# Generated by Yosys 0.8+599 (git sha1 463f7100, clang 6.0.0-1ubuntu2 -fPIC -Os)

.model CORE
.inputs i_IM_instruction[0] i_IM_instruction[1] i_IM_instruction[2] i_IM_instruction[3] i_IM_instruction[4] i_IM_instruction[5] i_IM_instruction[6] i_IM_instruction[7] i_IM_instruction[8] i_IM_instruction[9] i_IM_instruction[10] i_IM_instruction[11] i_IM_instruction[12] i_IM_instruction[13] i_IM_instruction[14] i_IM_instruction[15] i_IM_instruction[16] i_IM_instruction[17] i_IM_instruction[18] i_IM_instruction[19] i_IM_instruction[20] i_IM_instruction[21] i_IM_instruction[22] i_IM_instruction[23] i_IM_instruction[24] i_IM_instruction[25] i_IM_instruction[26] i_IM_instruction[27] i_IM_instruction[28] i_IM_instruction[29] i_IM_instruction[30] i_IM_instruction[31] i_DM_rd[0] i_DM_rd[1] i_DM_rd[2] i_DM_rd[3] i_DM_rd[4] i_DM_rd[5] i_DM_rd[6] i_DM_rd[7] i_DM_rd[8] i_DM_rd[9] i_DM_rd[10] i_DM_rd[11] i_DM_rd[12] i_DM_rd[13] i_DM_rd[14] i_DM_rd[15] i_DM_rd[16] i_DM_rd[17] i_DM_rd[18] i_DM_rd[19] i_DM_rd[20] i_DM_rd[21] i_DM_rd[22] i_DM_rd[23] i_DM_rd[24] i_DM_rd[25] i_DM_rd[26] i_DM_rd[27] i_DM_rd[28] i_DM_rd[29] i_DM_rd[30] i_DM_rd[31] i_clk i_rstn
.outputs o_IM_addr[0] o_IM_addr[1] o_IM_addr[2] o_IM_addr[3] o_IM_addr[4] o_IM_addr[5] o_IM_addr[6] o_IM_addr[7] o_IM_addr[8] o_IM_addr[9] o_IM_addr[10] o_IM_addr[11] o_IM_addr[12] o_IM_addr[13] o_IM_addr[14] o_IM_addr[15] o_IM_addr[16] o_IM_addr[17] o_IM_addr[18] o_IM_addr[19] o_IM_addr[20] o_IM_addr[21] o_IM_addr[22] o_IM_addr[23] o_IM_addr[24] o_IM_addr[25] o_IM_addr[26] o_IM_addr[27] o_IM_addr[28] o_IM_addr[29] o_IM_addr[30] o_IM_addr[31] o_DM_wd[0] o_DM_wd[1] o_DM_wd[2] o_DM_wd[3] o_DM_wd[4] o_DM_wd[5] o_DM_wd[6] o_DM_wd[7] o_DM_wd[8] o_DM_wd[9] o_DM_wd[10] o_DM_wd[11] o_DM_wd[12] o_DM_wd[13] o_DM_wd[14] o_DM_wd[15] o_DM_wd[16] o_DM_wd[17] o_DM_wd[18] o_DM_wd[19] o_DM_wd[20] o_DM_wd[21] o_DM_wd[22] o_DM_wd[23] o_DM_wd[24] o_DM_wd[25] o_DM_wd[26] o_DM_wd[27] o_DM_wd[28] o_DM_wd[29] o_DM_wd[30] o_DM_wd[31] o_DM_addr[0] o_DM_addr[1] o_DM_addr[2] o_DM_addr[3] o_DM_addr[4] o_DM_addr[5] o_DM_addr[6] o_DM_addr[7] o_DM_addr[8] o_DM_addr[9] o_DM_addr[10] o_DM_addr[11] o_DM_addr[12] o_DM_addr[13] o_DM_addr[14] o_DM_addr[15] o_DM_addr[16] o_DM_addr[17] o_DM_addr[18] o_DM_addr[19] o_DM_addr[20] o_DM_addr[21] o_DM_addr[22] o_DM_addr[23] o_DM_addr[24] o_DM_addr[25] o_DM_addr[26] o_DM_addr[27] o_DM_addr[28] o_DM_addr[29] o_DM_addr[30] o_DM_addr[31] o_DM_wen[0] o_DM_wen[1] o_DM_wen[2] o_DM_wen[3] o_DM_ren
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$rtlil.cc:1862:And$1775_new_ I3=$abc$34021$auto$rtlil.cc:1862:And$2187_new_ O=$abc$34021$auto$rtlil.cc:1969:NotGate$31911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=i_IM_instruction[8] I2=i_IM_instruction[7] I3=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 O=$abc$34021$auto$rtlil.cc:1862:And$2187_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=i_rstn I3=$abc$34021$MC_regWrite_new_inv_ O=$abc$34021$auto$rtlil.cc:1969:NotGate$32871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$34021$MC_regSrc[1]_new_inv_ I1=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12259[0]_new_ I2=$abc$34021$new_n1664_ I3=$abc$34021$alu_control.i_ALUOp[2]_new_ O=$abc$34021$MC_regWrite_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n1655_ I3=$abc$34021$auto$simplemap.cc:256:simplemap_eqne$9228_new_inv_ O=$abc$34021$MC_regSrc[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n1659_ I3=$abc$34021$new_n1656_ O=$abc$34021$new_n1655_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=i_IM_instruction[3] I1=i_IM_instruction[2] I2=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$12899[1]_new_inv_ I3=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$11683[0]_new_inv_ O=$abc$34021$new_n1656_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=i_IM_instruction[1] I3=i_IM_instruction[0] O=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$11683[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[6] I2=i_IM_instruction[5] I3=i_IM_instruction[4] O=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$12899[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$12921[0]_new_inv_ I3=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$12899[1]_new_inv_ O=$abc$34021$new_n1659_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=i_IM_instruction[1] I1=i_IM_instruction[0] I2=i_IM_instruction[2] I3=i_IM_instruction[3] O=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$12921[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=i_IM_instruction[6] I1=i_IM_instruction[5] I2=i_IM_instruction[4] I3=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$11687[0]_new_inv_ O=$abc$34021$auto$simplemap.cc:256:simplemap_eqne$9228_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=i_IM_instruction[1] I1=i_IM_instruction[0] I2=i_IM_instruction[3] I3=i_IM_instruction[2] O=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$11687[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$12921[0]_new_inv_ I2=i_IM_instruction[4] I3=i_IM_instruction[6] O=$abc$34021$alu_control.i_ALUOp[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$11687[0]_new_inv_ I2=i_IM_instruction[6] I3=i_IM_instruction[5] O=$abc$34021$new_n1664_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$11687[0]_new_inv_ I1=i_IM_instruction[5] I2=i_IM_instruction[4] I3=i_IM_instruction[6] O=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12259[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=i_IM_instruction[11] I1=i_IM_instruction[10] I2=i_IM_instruction[9] I3=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 O=$abc$34021$auto$rtlil.cc:1862:And$1775_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n1669_ I3=$abc$34021$auto$rtlil.cc:1862:And$2389_new_ O=$abc$34021$auto$rtlil.cc:1969:NotGate$31971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 I2=i_IM_instruction[8] I3=i_IM_instruction[7] O=$abc$34021$auto$rtlil.cc:1862:And$2389_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=i_IM_instruction[11] I1=i_IM_instruction[10] I2=i_IM_instruction[9] I3=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 O=$abc$34021$new_n1669_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$rtlil.cc:1862:And$5753_new_ I3=$abc$34021$auto$rtlil.cc:1862:And$1765_new_ O=$abc$34021$auto$rtlil.cc:1969:NotGate$32035
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=i_IM_instruction[8] I2=i_IM_instruction[7] I3=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 O=$abc$34021$auto$rtlil.cc:1862:And$1765_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=i_IM_instruction[11] I1=i_IM_instruction[9] I2=i_IM_instruction[10] I3=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 O=$abc$34021$auto$rtlil.cc:1862:And$5753_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n1675_ I3=$abc$34021$auto$rtlil.cc:1862:And$1983_new_ O=$abc$34021$auto$rtlil.cc:1969:NotGate$32185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=i_IM_instruction[7] I2=i_IM_instruction[8] I3=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 O=$abc$34021$auto$rtlil.cc:1862:And$1983_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[9] I1=i_IM_instruction[10] I2=i_IM_instruction[11] I3=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 O=$abc$34021$new_n1675_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$rtlil.cc:1862:And$3391_new_ I3=$abc$34021$auto$rtlil.cc:1862:And$1983_new_ O=$abc$34021$auto$rtlil.cc:1969:NotGate$32187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=i_IM_instruction[10] I1=i_IM_instruction[11] I2=i_IM_instruction[9] I3=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 O=$abc$34021$auto$rtlil.cc:1862:And$3391_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n1675_ I3=$abc$34021$auto$rtlil.cc:1862:And$1765_new_ O=$abc$34021$auto$rtlil.cc:1969:NotGate$32159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$rtlil.cc:1862:And$3391_new_ I3=$abc$34021$auto$rtlil.cc:1862:And$2389_new_ O=$abc$34021$auto$rtlil.cc:1969:NotGate$32225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n1675_ I3=$abc$34021$auto$rtlil.cc:1862:And$2187_new_ O=$abc$34021$auto$rtlil.cc:1969:NotGate$32393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$rtlil.cc:1862:And$2601_new_ I3=$abc$34021$auto$rtlil.cc:1862:And$2187_new_ O=$abc$34021$auto$rtlil.cc:1969:NotGate$32151
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=i_IM_instruction[9] I1=i_IM_instruction[11] I2=i_IM_instruction[10] I3=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 O=$abc$34021$auto$rtlil.cc:1862:And$2601_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$rtlil.cc:1862:And$1765_new_ I3=$abc$34021$new_n1669_ O=$abc$34021$auto$rtlil.cc:1969:NotGate$32423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$rtlil.cc:1862:And$2601_new_ I3=$abc$34021$auto$rtlil.cc:1862:And$2389_new_ O=$abc$34021$auto$rtlil.cc:1969:NotGate$32125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n1675_ I3=$abc$34021$auto$rtlil.cc:1862:And$2389_new_ O=$abc$34021$auto$rtlil.cc:1969:NotGate$32223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$rtlil.cc:1862:And$7327_new_ I3=$abc$34021$auto$rtlil.cc:1862:And$2187_new_ O=$abc$34021$auto$rtlil.cc:1969:NotGate$32935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 I1=i_IM_instruction[10] I2=i_IM_instruction[9] I3=i_IM_instruction[11] O=$abc$34021$auto$rtlil.cc:1862:And$7327_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110101010101010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$rtlil.cc:1862:And$7327_new_ I3=$abc$34021$auto$rtlil.cc:1862:And$1983_new_ O=$abc$34021$auto$rtlil.cc:1969:NotGate$32999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$rtlil.cc:1862:And$7327_new_ I3=$abc$34021$auto$rtlil.cc:1862:And$1765_new_ O=$abc$34021$auto$rtlil.cc:1969:NotGate$33063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n1691_ I3=$abc$34021$auto$rtlil.cc:1862:And$2389_new_ O=$abc$34021$auto$rtlil.cc:1969:NotGate$33127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=i_IM_instruction[11] I1=i_IM_instruction[10] I2=i_IM_instruction[9] I3=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 O=$abc$34021$new_n1691_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n1691_ I3=$abc$34021$auto$rtlil.cc:1862:And$2187_new_ O=$abc$34021$auto$rtlil.cc:1969:NotGate$33191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n1691_ I3=$abc$34021$auto$rtlil.cc:1862:And$1983_new_ O=$abc$34021$auto$rtlil.cc:1969:NotGate$33255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n1691_ I3=$abc$34021$auto$rtlil.cc:1862:And$1765_new_ O=$abc$34021$auto$rtlil.cc:1969:NotGate$33319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$rtlil.cc:1862:And$5753_new_ I3=$abc$34021$auto$rtlil.cc:1862:And$2389_new_ O=$abc$34021$auto$rtlil.cc:1969:NotGate$33383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$rtlil.cc:1862:And$5753_new_ I3=$abc$34021$auto$rtlil.cc:1862:And$2187_new_ O=$abc$34021$auto$rtlil.cc:1969:NotGate$33447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$rtlil.cc:1862:And$1983_new_ I3=$abc$34021$auto$rtlil.cc:1862:And$5753_new_ O=$abc$34021$auto$rtlil.cc:1969:NotGate$33511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$rtlil.cc:1862:And$1983_new_ I3=$abc$34021$auto$rtlil.cc:1862:And$1775_new_ O=$abc$34021$auto$rtlil.cc:1969:NotGate$32149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$rtlil.cc:1862:And$1765_new_ I3=$abc$34021$auto$rtlil.cc:1862:And$1775_new_ O=$abc$34021$auto$rtlil.cc:1969:NotGate$31907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$rtlil.cc:1862:And$1983_new_ I3=$abc$34021$new_n1669_ O=$abc$34021$auto$rtlil.cc:1969:NotGate$32405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n1669_ I3=$abc$34021$auto$rtlil.cc:1862:And$2187_new_ O=$abc$34021$auto$rtlil.cc:1969:NotGate$32691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$rtlil.cc:1862:And$3391_new_ I3=$abc$34021$auto$rtlil.cc:1862:And$2187_new_ O=$abc$34021$auto$rtlil.cc:1969:NotGate$32403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$rtlil.cc:1862:And$2601_new_ I3=$abc$34021$auto$rtlil.cc:1862:And$1765_new_ O=$abc$34021$auto$rtlil.cc:1969:NotGate$32127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$rtlil.cc:1862:And$2601_new_ I3=$abc$34021$auto$rtlil.cc:1862:And$1983_new_ O=$abc$34021$auto$rtlil.cc:1969:NotGate$32861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$rtlil.cc:1862:And$3391_new_ I3=$abc$34021$auto$rtlil.cc:1862:And$1765_new_ O=$abc$34021$auto$rtlil.cc:1969:NotGate$32099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$rtlil.cc:1862:And$2389_new_ I3=$abc$34021$auto$rtlil.cc:1862:And$1775_new_ O=$abc$34021$auto$rtlil.cc:1969:NotGate$31909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n1664_ I3=i_IM_instruction[4] O=o_DM_ren
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=i_rstn I3=$abc$34021$auto$rtlil.cc:1969:NotGate$31911 O=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21690
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=i_rstn I3=$abc$34021$auto$rtlil.cc:1969:NotGate$31971 O=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21978
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=i_rstn I3=$abc$34021$auto$rtlil.cc:1969:NotGate$32035 O=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22266
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=i_rstn I3=$abc$34021$auto$rtlil.cc:1969:NotGate$32099 O=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22554
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=i_rstn I3=$abc$34021$auto$rtlil.cc:1969:NotGate$32159 O=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22842
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=i_rstn I3=$abc$34021$auto$rtlil.cc:1969:NotGate$32187 O=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23130
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=i_rstn I3=$abc$34021$auto$rtlil.cc:1969:NotGate$32185 O=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23418
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=i_rstn I3=$abc$34021$auto$rtlil.cc:1969:NotGate$32225 O=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23706
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=i_rstn I3=$abc$34021$auto$rtlil.cc:1969:NotGate$32403 O=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23994
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=i_rstn I3=$abc$34021$auto$rtlil.cc:1969:NotGate$32393 O=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24282
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=i_rstn I3=$abc$34021$auto$rtlil.cc:1969:NotGate$32151 O=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24570
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=i_rstn I3=$abc$34021$auto$rtlil.cc:1969:NotGate$32223 O=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24858
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=i_rstn I3=$abc$34021$auto$rtlil.cc:1969:NotGate$32405 O=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25146
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=i_rstn I3=$abc$34021$auto$rtlil.cc:1969:NotGate$32423 O=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25434
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=i_rstn I3=$abc$34021$auto$rtlil.cc:1969:NotGate$32125 O=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25722
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=i_rstn I3=$abc$34021$auto$rtlil.cc:1969:NotGate$32935 O=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26202
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=i_rstn I3=$abc$34021$auto$rtlil.cc:1969:NotGate$32999 O=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26490
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=i_rstn I3=$abc$34021$auto$rtlil.cc:1969:NotGate$33063 O=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26778
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=i_rstn I3=$abc$34021$auto$rtlil.cc:1969:NotGate$33127 O=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27066
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=i_rstn I3=$abc$34021$auto$rtlil.cc:1969:NotGate$33191 O=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27354
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=i_rstn I3=$abc$34021$auto$rtlil.cc:1969:NotGate$33255 O=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27642
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=i_rstn I3=$abc$34021$auto$rtlil.cc:1969:NotGate$33319 O=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27930
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=i_rstn I3=$abc$34021$auto$rtlil.cc:1969:NotGate$33383 O=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28218
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=i_rstn I3=$abc$34021$auto$rtlil.cc:1969:NotGate$33447 O=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28506
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=i_rstn I3=$abc$34021$auto$rtlil.cc:1969:NotGate$33511 O=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28794
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=i_rstn I3=$abc$34021$auto$rtlil.cc:1969:NotGate$32149 O=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29082
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=i_rstn I3=$abc$34021$auto$rtlil.cc:1969:NotGate$31907 O=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29370
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=i_rstn I3=$abc$34021$auto$rtlil.cc:1969:NotGate$32691 O=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29658
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$abc$34021$new_n1738_ I1=$abc$34021$new_n1739_ I2=$abc$34021$auto$opt_reduce.cc:132:opt_mux$1109_new_inv_ I3=i_IM_instruction[20] O=IG_extendedImmediate[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n1664_ I3=$abc$34021$new_n1659_ O=$abc$34021$auto$opt_reduce.cc:132:opt_mux$1109_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=i_IM_instruction[21] I1=$abc$34021$new_n1656_ I2=i_IM_instruction[12] I3=$abc$34021$alu_control.i_ALUOp[2]_new_ O=$abc$34021$new_n1738_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=i_IM_instruction[7] I1=$abc$34021$LSU_wen_new_ I2=i_IM_instruction[8] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$13036_new_ O=$abc$34021$new_n1739_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$11687[0]_new_inv_ I1=i_IM_instruction[5] I2=i_IM_instruction[6] I3=i_IM_instruction[4] O=$abc$34021$LSU_wen_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$12899[1]_new_inv_ I3=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$11687[0]_new_inv_ O=$abc$34021$auto$simplemap.cc:309:simplemap_lut$13036_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=i_rstn I1=$abc$34021$BJC_result[1]_new_inv_ I2=$abc$34021$new_n1743_ I3=IG_extendedImmediate[0] O=$abc$34021$auto$dff2dffe.cc:175:make_patterns_logic$29972
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111101110111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n1743_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$opt_reduce.cc:132:opt_mux$1127_new_inv_ I2=$abc$34021$new_n3775_ I3=$abc$34021$new_n1745_ O=$abc$34021$new_n1744_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$34021$new_n3571_ I1=$abc$34021$new_n3355_ I2=$abc$34021$new_n3150_ I3=$abc$34021$new_n1746_ O=$abc$34021$new_n1745_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=o_DM_addr[14] I1=o_DM_addr[17] I2=o_DM_addr[12] I3=o_DM_addr[26] O=$abc$34021$new_n1746_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$34021$new_n4836_ I1=$abc$34021$new_n2732_ I2=$abc$34021$new_n2402_ I3=$abc$34021$new_n1748_ O=o_DM_addr[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111101
.gate SB_LUT4 I0=$abc$34021$new_n2315_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][26]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][18]_new_inv_ O=$abc$34021$new_n1748_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][26]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][22]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][26]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][24]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[26] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[25] O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=i_IM_instruction[16] I1=$abc$34021$new_n4629_ I2=$abc$34021$new_n1759_ I3=$abc$34021$new_n1758_ O=$abc$34021$memory\register_file.x$rdmux[1][1][0]$a$1457[26]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[7][26] I3=register_file.x[3][26] O=$abc$34021$new_n1758_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[6][26] I3=register_file.x[2][26] O=$abc$34021$new_n1759_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[22][26] I3=register_file.x[18][26] O=$abc$34021$new_n1762_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[23][26] I3=register_file.x[19][26] O=$abc$34021$new_n1763_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[20][26] I3=register_file.x[16][26] O=$abc$34021$new_n1765_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[21][26] I3=register_file.x[17][26] O=$abc$34021$new_n1766_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[15] I2=$abc$34021$new_n1770_ I3=$abc$34021$new_n1771_ O=$abc$34021$new_n1769_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[15][26] I3=register_file.x[11][26] O=$abc$34021$new_n1770_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[14][26] I3=register_file.x[10][26] O=$abc$34021$new_n1771_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[16] I2=$abc$34021$new_n1773_ I3=$abc$34021$new_n1774_ O=$abc$34021$new_n1772_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111011011100
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[12][26] I3=register_file.x[8][26] O=$abc$34021$new_n1773_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[13][26] I3=register_file.x[9][26] O=$abc$34021$new_n1774_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[29][26] I3=register_file.x[25][26] O=$abc$34021$new_n1779_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[28][26] I3=register_file.x[24][26] O=$abc$34021$new_n1780_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[4] I1=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$12921[0]_new_inv_ I2=i_IM_instruction[6] I3=i_IM_instruction[5] O=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ I2=$abc$34021$new_n1784_ I3=i_IM_instruction[18] O=$abc$34021$new_n1783_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n1785_ I2=i_IM_instruction[17] I3=i_IM_instruction[19] O=$abc$34021$new_n1784_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=i_IM_instruction[15] I3=i_IM_instruction[16] O=$abc$34021$new_n1785_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$34021$MC_ALUSrc2_new_inv_ I2=IG_extendedImmediate[0] I3=o_DM_wd[0] O=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=i_IM_instruction[24] I1=$abc$34021$new_n1794_ I2=i_IM_instruction[21] I3=$abc$34021$new_n1793_ O=$abc$34021$new_n1792_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[21][0] I3=register_file.x[17][0] O=$abc$34021$new_n1793_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[20][0] I3=register_file.x[16][0] O=$abc$34021$new_n1794_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[21] I1=$abc$34021$new_n1797_ I2=i_IM_instruction[24] I3=$abc$34021$new_n1796_ O=$abc$34021$new_n1795_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[7][0] I3=register_file.x[3][0] O=$abc$34021$new_n1796_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[6][0] I3=register_file.x[2][0] O=$abc$34021$new_n1797_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n1799_ I2=$abc$34021$new_n1801_ I3=$abc$34021$new_n1800_ O=$abc$34021$new_n1798_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=i_IM_instruction[21] I3=i_IM_instruction[24] O=$abc$34021$new_n1799_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[5][0] I3=register_file.x[1][0] O=$abc$34021$new_n1800_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[4][0] I3=register_file.x[0][0] O=$abc$34021$new_n1801_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$abc$34021$new_n1812_ I1=$abc$34021$new_n1809_ I2=$abc$34021$new_n1803_ I3=$abc$34021$new_n1806_ O=$abc$34021$new_n1802_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n1805_ I2=i_IM_instruction[21] I3=$abc$34021$new_n1804_ O=$abc$34021$new_n1803_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[29][0] I3=register_file.x[25][0] O=$abc$34021$new_n1804_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[28][0] I3=register_file.x[24][0] O=$abc$34021$new_n1805_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[24] I1=i_IM_instruction[21] I2=$abc$34021$new_n1808_ I3=$abc$34021$new_n1807_ O=$abc$34021$new_n1806_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[31][0] I3=register_file.x[27][0] O=$abc$34021$new_n1807_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[30][0] I3=register_file.x[26][0] O=$abc$34021$new_n1808_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[21] I1=$abc$34021$new_n1811_ I2=i_IM_instruction[24] I3=$abc$34021$new_n1810_ O=$abc$34021$new_n1809_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[15][0] I3=register_file.x[11][0] O=$abc$34021$new_n1810_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[14][0] I3=register_file.x[10][0] O=$abc$34021$new_n1811_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n1799_ I2=$abc$34021$new_n1814_ I3=$abc$34021$new_n1813_ O=$abc$34021$new_n1812_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[13][0] I3=register_file.x[9][0] O=$abc$34021$new_n1813_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[12][0] I3=register_file.x[8][0] O=$abc$34021$new_n1814_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$abc$34021$new_n1799_ I1=i_IM_instruction[20] I2=i_IM_instruction[22] I3=i_IM_instruction[23] O=$abc$34021$techmap\register_file.$reduce_or$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/REGISTER_FILE.sv:47$181_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$34021$LSU_wen_new_ I1=$abc$34021$new_n1664_ I2=$abc$34021$alu_control.i_ALUOp[2]_new_ I3=$abc$34021$new_n1659_ O=$abc$34021$MC_ALUSrc2_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[5][25] I3=register_file.x[1][25] O=$abc$34021$new_n1823_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=$abc$34021$new_n4644_ I2=$abc$34021$new_n1830_ I3=$abc$34021$new_n1829_ O=$abc$34021$memory\register_file.x$rdmux[1][1][0]$b$1458[25]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[11][25] I3=register_file.x[9][25] O=$abc$34021$new_n1829_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[16] I2=register_file.x[15][25] I3=register_file.x[13][25] O=$abc$34021$new_n1830_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[19] I1=i_IM_instruction[18] I2=$abc$34021$memory\register_file.x$rdmux[1][1][1]$b$1461[25]_new_ I3=$abc$34021$memory\register_file.x$rdmux[1][1][1]$a$1460[25]_new_ O=$abc$34021$new_n1831_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[15] I1=$abc$34021$new_n4646_ I2=$abc$34021$new_n1837_ I3=$abc$34021$new_n1836_ O=$abc$34021$memory\register_file.x$rdmux[1][1][1]$b$1461[25]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[16] I2=register_file.x[29][25] I3=register_file.x[25][25] O=$abc$34021$new_n1836_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[31][25] I3=register_file.x[27][25] O=$abc$34021$new_n1837_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[15] I1=$abc$34021$new_n4648_ I2=$abc$34021$new_n1843_ I3=$abc$34021$new_n1842_ O=$abc$34021$memory\register_file.x$rdmux[1][1][1]$a$1460[25]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[19][25] I3=register_file.x[17][25] O=$abc$34021$new_n1842_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[16] I2=register_file.x[23][25] I3=register_file.x[21][25] O=$abc$34021$new_n1843_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[24] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[23] O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=i_IM_instruction[19] I2=$abc$34021$memory\register_file.x$rdmux[1][1][0]$a$1457[24]_new_inv_ I3=$abc$34021$memory\register_file.x$rdmux[1][1][0]$b$1458[24]_new_inv_ O=$abc$34021$new_n1847_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011001000010000
.gate SB_LUT4 I0=i_IM_instruction[16] I1=$abc$34021$new_n4654_ I2=$abc$34021$new_n1853_ I3=$abc$34021$new_n1852_ O=$abc$34021$memory\register_file.x$rdmux[1][1][0]$a$1457[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[7][24] I3=register_file.x[3][24] O=$abc$34021$new_n1852_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[6][24] I3=register_file.x[2][24] O=$abc$34021$new_n1853_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[16] I1=$abc$34021$new_n4656_ I2=$abc$34021$new_n1859_ I3=$abc$34021$new_n1858_ O=$abc$34021$memory\register_file.x$rdmux[1][1][0]$b$1458[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[14][24] I3=register_file.x[10][24] O=$abc$34021$new_n1858_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[15][24] I3=register_file.x[11][24] O=$abc$34021$new_n1859_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$34021$new_n1866_ I1=i_IM_instruction[17] I2=register_file.x[21][24] I3=register_file.x[17][24] O=$abc$34021$new_n1865_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$false I2=i_IM_instruction[15] I3=i_IM_instruction[16] O=$abc$34021$new_n1866_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$34021$new_n1785_ I1=i_IM_instruction[17] I2=register_file.x[20][24] I3=register_file.x[16][24] O=$abc$34021$new_n1867_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[31][24] I3=register_file.x[27][24] O=$abc$34021$new_n1870_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[30][24] I3=register_file.x[26][24] O=$abc$34021$new_n1871_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[29][24] I3=register_file.x[25][24] O=$abc$34021$new_n1873_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[28][24] I3=register_file.x[24][24] O=$abc$34021$new_n1874_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=pc[24] I3=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ O=$abc$34021$new_n1875_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$34021$new_n1879_ I1=i_IM_instruction[15] I2=$abc$34021$new_n1883_ I3=$abc$34021$new_n1882_ O=$abc$34021$memory\register_file.x$rdmux[1][1][0]$b$1458[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[15] I2=$abc$34021$new_n1880_ I3=$abc$34021$new_n1881_ O=$abc$34021$new_n1879_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011001000010000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[12][23] I3=register_file.x[8][23] O=$abc$34021$new_n1880_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[14][23] I3=register_file.x[10][23] O=$abc$34021$new_n1881_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[16] I2=register_file.x[13][23] I3=register_file.x[9][23] O=$abc$34021$new_n1882_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[15][23] I3=register_file.x[11][23] O=$abc$34021$new_n1883_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[7][23] I3=register_file.x[3][23] O=$abc$34021$new_n1888_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[6][23] I3=register_file.x[2][23] O=$abc$34021$new_n1889_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n1896_ I2=$abc$34021$new_n1897_ I3=i_IM_instruction[16] O=$abc$34021$new_n1895_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[21][23] I3=register_file.x[17][23] O=$abc$34021$new_n1896_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[20][23] I3=register_file.x[16][23] O=$abc$34021$new_n1897_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[29][23] I3=register_file.x[25][23] O=$abc$34021$new_n1899_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[28][23] I3=register_file.x[24][23] O=$abc$34021$new_n1900_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[31][23] I3=register_file.x[27][23] O=$abc$34021$new_n1902_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[30][23] I3=register_file.x[26][23] O=$abc$34021$new_n1903_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$34021$MC_ALUSrc2_new_inv_ I2=o_DM_wd[1] I3=IG_extendedImmediate[1] O=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=i_IM_instruction[24] I1=$abc$34021$techmap\register_file.$reduce_or$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/REGISTER_FILE.sv:47$181_Y_new_inv_ I2=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[1]_new_inv_ I3=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[1]_new_inv_ O=o_DM_wd[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$34021$new_n1911_ I1=$abc$34021$new_n1908_ I2=$abc$34021$new_n1917_ I3=$abc$34021$new_n1914_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n1910_ I3=$abc$34021$new_n1909_ O=$abc$34021$new_n1908_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[23][1] I3=register_file.x[19][1] O=$abc$34021$new_n1909_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[22][1] I3=register_file.x[18][1] O=$abc$34021$new_n1910_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n1913_ I2=i_IM_instruction[21] I3=$abc$34021$new_n1912_ O=$abc$34021$new_n1911_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[21][1] I3=register_file.x[17][1] O=$abc$34021$new_n1912_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[20][1] I3=register_file.x[16][1] O=$abc$34021$new_n1913_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n1916_ I2=i_IM_instruction[21] I3=$abc$34021$new_n1915_ O=$abc$34021$new_n1914_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[29][1] I3=register_file.x[25][1] O=$abc$34021$new_n1915_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[28][1] I3=register_file.x[24][1] O=$abc$34021$new_n1916_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n1919_ I3=$abc$34021$new_n1918_ O=$abc$34021$new_n1917_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[31][1] I3=register_file.x[27][1] O=$abc$34021$new_n1918_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[30][1] I3=register_file.x[26][1] O=$abc$34021$new_n1919_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n1924_ I1=$abc$34021$new_n1921_ I2=$abc$34021$new_n1930_ I3=$abc$34021$new_n1927_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n1923_ I2=i_IM_instruction[21] I3=$abc$34021$new_n1922_ O=$abc$34021$new_n1921_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[13][1] I3=register_file.x[9][1] O=$abc$34021$new_n1922_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[12][1] I3=register_file.x[8][1] O=$abc$34021$new_n1923_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n1926_ I3=$abc$34021$new_n1925_ O=$abc$34021$new_n1924_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[15][1] I3=register_file.x[11][1] O=$abc$34021$new_n1925_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[14][1] I3=register_file.x[10][1] O=$abc$34021$new_n1926_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n1929_ I2=i_IM_instruction[21] I3=$abc$34021$new_n1928_ O=$abc$34021$new_n1927_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[5][1] I3=register_file.x[1][1] O=$abc$34021$new_n1928_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[4][1] I3=register_file.x[0][1] O=$abc$34021$new_n1929_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n1932_ I3=$abc$34021$new_n1931_ O=$abc$34021$new_n1930_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[7][1] I3=register_file.x[3][1] O=$abc$34021$new_n1931_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[6][1] I3=register_file.x[2][1] O=$abc$34021$new_n1932_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n1934_ I1=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17867[1]_new_inv_ I2=$abc$34021$auto$opt_reduce.cc:132:opt_mux$1109_new_inv_ I3=i_IM_instruction[21] O=IG_extendedImmediate[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111101110111
.gate SB_LUT4 I0=i_IM_instruction[22] I1=$abc$34021$new_n1656_ I2=i_IM_instruction[8] I3=$abc$34021$LSU_wen_new_ O=$abc$34021$new_n1934_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=i_IM_instruction[13] I1=$abc$34021$alu_control.i_ALUOp[2]_new_ I2=i_IM_instruction[9] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$13036_new_ O=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17867[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][22]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][20]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[22] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[21] O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[5][22] I3=register_file.x[1][22] O=$abc$34021$new_n1944_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=$abc$34021$new_n4674_ I2=$abc$34021$new_n1951_ I3=$abc$34021$new_n1950_ O=$abc$34021$memory\register_file.x$rdmux[1][1][0]$b$1458[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[11][22] I3=register_file.x[9][22] O=$abc$34021$new_n1950_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[16] I2=register_file.x[15][22] I3=register_file.x[13][22] O=$abc$34021$new_n1951_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[19] I1=i_IM_instruction[18] I2=$abc$34021$memory\register_file.x$rdmux[1][1][1]$b$1461[22]_new_ I3=$abc$34021$memory\register_file.x$rdmux[1][1][1]$a$1460[22]_new_ O=$abc$34021$new_n1952_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[15] I1=$abc$34021$new_n4676_ I2=$abc$34021$new_n1958_ I3=$abc$34021$new_n1957_ O=$abc$34021$memory\register_file.x$rdmux[1][1][1]$b$1461[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[16] I2=register_file.x[29][22] I3=register_file.x[25][22] O=$abc$34021$new_n1957_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[31][22] I3=register_file.x[27][22] O=$abc$34021$new_n1958_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[15] I1=$abc$34021$new_n4678_ I2=$abc$34021$new_n1964_ I3=$abc$34021$new_n1963_ O=$abc$34021$memory\register_file.x$rdmux[1][1][1]$a$1460[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[19][22] I3=register_file.x[17][22] O=$abc$34021$new_n1963_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[16] I2=register_file.x[23][22] I3=register_file.x[21][22] O=$abc$34021$new_n1964_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$34021$new_n1993_ I1=$abc$34021$new_n1783_ I2=$abc$34021$new_n1967_ I3=$abc$34021$new_n1980_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=i_IM_instruction[19] I2=$abc$34021$new_n1974_ I3=$abc$34021$new_n1968_ O=$abc$34021$new_n1967_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$abc$34021$new_n1969_ I1=i_IM_instruction[16] I2=$abc$34021$new_n1973_ I3=$abc$34021$new_n1972_ O=$abc$34021$new_n1968_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n1970_ I2=$abc$34021$new_n1971_ I3=i_IM_instruction[16] O=$abc$34021$new_n1969_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[12][21] I3=register_file.x[8][21] O=$abc$34021$new_n1970_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[13][21] I3=register_file.x[9][21] O=$abc$34021$new_n1971_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[14][21] I3=register_file.x[10][21] O=$abc$34021$new_n1972_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[15][21] I3=register_file.x[11][21] O=$abc$34021$new_n1973_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$34021$new_n1975_ I1=i_IM_instruction[16] I2=$abc$34021$new_n1979_ I3=$abc$34021$new_n1978_ O=$abc$34021$new_n1974_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n1976_ I2=$abc$34021$new_n1977_ I3=i_IM_instruction[16] O=$abc$34021$new_n1975_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[4][21] I3=register_file.x[0][21] O=$abc$34021$new_n1976_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[5][21] I3=register_file.x[1][21] O=$abc$34021$new_n1977_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[7][21] I3=register_file.x[3][21] O=$abc$34021$new_n1978_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[6][21] I3=register_file.x[2][21] O=$abc$34021$new_n1979_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[19] I1=i_IM_instruction[18] I2=$abc$34021$memory\register_file.x$rdmux[1][1][1]$b$1461[21]_new_ I3=$abc$34021$memory\register_file.x$rdmux[1][1][1]$a$1460[21]_new_ O=$abc$34021$new_n1980_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[15] I1=$abc$34021$new_n4680_ I2=$abc$34021$new_n1986_ I3=$abc$34021$new_n1985_ O=$abc$34021$memory\register_file.x$rdmux[1][1][1]$b$1461[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[16] I2=register_file.x[29][21] I3=register_file.x[25][21] O=$abc$34021$new_n1985_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[31][21] I3=register_file.x[27][21] O=$abc$34021$new_n1986_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[15] I1=$abc$34021$new_n4682_ I2=$abc$34021$new_n1992_ I3=$abc$34021$new_n1991_ O=$abc$34021$memory\register_file.x$rdmux[1][1][1]$a$1460[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[19][21] I3=register_file.x[17][21] O=$abc$34021$new_n1991_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[16] I2=register_file.x[23][21] I3=register_file.x[21][21] O=$abc$34021$new_n1992_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=$false I2=pc[21] I3=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ O=$abc$34021$new_n1993_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[20] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[19] O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[5][20] I3=register_file.x[1][20] O=$abc$34021$new_n2001_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=$abc$34021$new_n4690_ I2=$abc$34021$new_n2008_ I3=$abc$34021$new_n2007_ O=$abc$34021$memory\register_file.x$rdmux[1][1][0]$b$1458[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[11][20] I3=register_file.x[9][20] O=$abc$34021$new_n2007_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[16] I2=register_file.x[15][20] I3=register_file.x[13][20] O=$abc$34021$new_n2008_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[19] I1=i_IM_instruction[18] I2=$abc$34021$memory\register_file.x$rdmux[1][1][1]$b$1461[20]_new_ I3=$abc$34021$memory\register_file.x$rdmux[1][1][1]$a$1460[20]_new_ O=$abc$34021$new_n2009_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[15] I1=$abc$34021$new_n4692_ I2=$abc$34021$new_n2015_ I3=$abc$34021$new_n2014_ O=$abc$34021$memory\register_file.x$rdmux[1][1][1]$b$1461[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[16] I2=register_file.x[29][20] I3=register_file.x[25][20] O=$abc$34021$new_n2014_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[31][20] I3=register_file.x[27][20] O=$abc$34021$new_n2015_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[15] I1=$abc$34021$new_n4694_ I2=$abc$34021$new_n2021_ I3=$abc$34021$new_n2020_ O=$abc$34021$memory\register_file.x$rdmux[1][1][1]$a$1460[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[19][20] I3=register_file.x[17][20] O=$abc$34021$new_n2020_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[16] I2=register_file.x[23][20] I3=register_file.x[21][20] O=$abc$34021$new_n2021_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$34021$new_n4702_ I1=$abc$34021$new_n2024_ I2=pc[19] I3=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=i_IM_instruction[18] I1=i_IM_instruction[19] I2=$abc$34021$memory\register_file.x$rdmux[1][1][0]$a$1457[19]_new_ I3=$abc$34021$memory\register_file.x$rdmux[1][1][0]$b$1458[19]_new_ O=$abc$34021$new_n2024_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100100011
.gate SB_LUT4 I0=i_IM_instruction[16] I1=$abc$34021$new_n4696_ I2=$abc$34021$new_n2030_ I3=$abc$34021$new_n2029_ O=$abc$34021$memory\register_file.x$rdmux[1][1][0]$a$1457[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[7][19] I3=register_file.x[3][19] O=$abc$34021$new_n2029_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[6][19] I3=register_file.x[2][19] O=$abc$34021$new_n2030_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[16] I1=$abc$34021$new_n4698_ I2=$abc$34021$new_n2036_ I3=$abc$34021$new_n2035_ O=$abc$34021$memory\register_file.x$rdmux[1][1][0]$b$1458[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[14][19] I3=register_file.x[10][19] O=$abc$34021$new_n2035_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[15][19] I3=register_file.x[11][19] O=$abc$34021$new_n2036_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2050_ I2=$abc$34021$new_n2049_ I3=$abc$34021$new_n2046_ O=$abc$34021$new_n2045_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[15] I2=$abc$34021$new_n2047_ I3=$abc$34021$new_n2048_ O=$abc$34021$new_n2046_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[23][19] I3=register_file.x[19][19] O=$abc$34021$new_n2047_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[22][19] I3=register_file.x[18][19] O=$abc$34021$new_n2048_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$34021$new_n1866_ I1=i_IM_instruction[17] I2=register_file.x[21][19] I3=register_file.x[17][19] O=$abc$34021$new_n2049_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$34021$new_n1785_ I1=i_IM_instruction[17] I2=register_file.x[20][19] I3=register_file.x[16][19] O=$abc$34021$new_n2050_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$34021$MC_ALUSrc2_new_inv_ I2=o_DM_wd[2] I3=IG_extendedImmediate[2] O=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=i_IM_instruction[24] I1=$abc$34021$techmap\register_file.$reduce_or$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/REGISTER_FILE.sv:47$181_Y_new_inv_ I2=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[2]_new_inv_ I3=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[2]_new_inv_ O=o_DM_wd[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$34021$new_n2057_ I1=$abc$34021$new_n2054_ I2=$abc$34021$new_n2063_ I3=$abc$34021$new_n2060_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n2056_ I3=$abc$34021$new_n2055_ O=$abc$34021$new_n2054_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[23][2] I3=register_file.x[19][2] O=$abc$34021$new_n2055_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[22][2] I3=register_file.x[18][2] O=$abc$34021$new_n2056_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n2059_ I2=i_IM_instruction[21] I3=$abc$34021$new_n2058_ O=$abc$34021$new_n2057_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[21][2] I3=register_file.x[17][2] O=$abc$34021$new_n2058_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[20][2] I3=register_file.x[16][2] O=$abc$34021$new_n2059_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n2062_ I2=i_IM_instruction[21] I3=$abc$34021$new_n2061_ O=$abc$34021$new_n2060_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[29][2] I3=register_file.x[25][2] O=$abc$34021$new_n2061_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[28][2] I3=register_file.x[24][2] O=$abc$34021$new_n2062_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n2065_ I3=$abc$34021$new_n2064_ O=$abc$34021$new_n2063_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[31][2] I3=register_file.x[27][2] O=$abc$34021$new_n2064_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[30][2] I3=register_file.x[26][2] O=$abc$34021$new_n2065_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n2070_ I1=$abc$34021$new_n2067_ I2=$abc$34021$new_n2076_ I3=$abc$34021$new_n2073_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n2069_ I2=i_IM_instruction[21] I3=$abc$34021$new_n2068_ O=$abc$34021$new_n2067_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[13][2] I3=register_file.x[9][2] O=$abc$34021$new_n2068_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[12][2] I3=register_file.x[8][2] O=$abc$34021$new_n2069_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n2072_ I3=$abc$34021$new_n2071_ O=$abc$34021$new_n2070_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[15][2] I3=register_file.x[11][2] O=$abc$34021$new_n2071_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[14][2] I3=register_file.x[10][2] O=$abc$34021$new_n2072_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n2075_ I2=i_IM_instruction[21] I3=$abc$34021$new_n2074_ O=$abc$34021$new_n2073_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[5][2] I3=register_file.x[1][2] O=$abc$34021$new_n2074_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[4][2] I3=register_file.x[0][2] O=$abc$34021$new_n2075_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n2078_ I3=$abc$34021$new_n2077_ O=$abc$34021$new_n2076_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[7][2] I3=register_file.x[3][2] O=$abc$34021$new_n2077_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[6][2] I3=register_file.x[2][2] O=$abc$34021$new_n2078_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n2080_ I1=$abc$34021$new_n2081_ I2=$abc$34021$auto$opt_reduce.cc:132:opt_mux$1109_new_inv_ I3=i_IM_instruction[22] O=IG_extendedImmediate[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111101110111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n1656_ I2=i_IM_instruction[14] I3=$abc$34021$alu_control.i_ALUOp[2]_new_ O=$abc$34021$new_n2080_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=i_IM_instruction[9] I1=$abc$34021$LSU_wen_new_ I2=i_IM_instruction[10] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$13036_new_ O=$abc$34021$new_n2081_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][18]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][14]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][18]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][16]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[18] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[17] O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n2086_ I2=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ I3=pc[18] O=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$34021$new_n1783_ I1=i_IM_instruction[19] I2=$abc$34021$memory\register_file.x$rdmux[1][0][0]$a$1454[18]_new_ I3=$abc$34021$memory\register_file.x$rdmux[1][0][0]$b$1455[18]_new_ O=$abc$34021$new_n2086_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$abc$34021$new_n2091_ I1=$abc$34021$new_n2088_ I2=$abc$34021$new_n2097_ I3=$abc$34021$new_n2094_ O=$abc$34021$memory\register_file.x$rdmux[1][0][0]$a$1454[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$false I1=i_IM_instruction[16] I2=$abc$34021$new_n2090_ I3=$abc$34021$new_n2089_ O=$abc$34021$new_n2088_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[7][18] I3=register_file.x[3][18] O=$abc$34021$new_n2089_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[6][18] I3=register_file.x[2][18] O=$abc$34021$new_n2090_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2092_ I2=$abc$34021$new_n2093_ I3=i_IM_instruction[16] O=$abc$34021$new_n2091_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[5][18] I3=register_file.x[1][18] O=$abc$34021$new_n2092_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[4][18] I3=register_file.x[0][18] O=$abc$34021$new_n2093_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[16] I2=$abc$34021$new_n2096_ I3=$abc$34021$new_n2095_ O=$abc$34021$new_n2094_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[14][18] I3=register_file.x[10][18] O=$abc$34021$new_n2095_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[15][18] I3=register_file.x[11][18] O=$abc$34021$new_n2096_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2098_ I2=$abc$34021$new_n2099_ I3=i_IM_instruction[16] O=$abc$34021$new_n2097_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[12][18] I3=register_file.x[8][18] O=$abc$34021$new_n2098_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[13][18] I3=register_file.x[9][18] O=$abc$34021$new_n2099_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$34021$new_n2104_ I1=$abc$34021$new_n2101_ I2=$abc$34021$new_n2110_ I3=$abc$34021$new_n2107_ O=$abc$34021$memory\register_file.x$rdmux[1][0][0]$b$1455[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[15] I2=$abc$34021$new_n2102_ I3=$abc$34021$new_n2103_ O=$abc$34021$new_n2101_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[23][18] I3=register_file.x[19][18] O=$abc$34021$new_n2102_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[22][18] I3=register_file.x[18][18] O=$abc$34021$new_n2103_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2105_ I2=$abc$34021$new_n2106_ I3=i_IM_instruction[16] O=$abc$34021$new_n2104_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[21][18] I3=register_file.x[17][18] O=$abc$34021$new_n2105_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[20][18] I3=register_file.x[16][18] O=$abc$34021$new_n2106_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[16] I2=$abc$34021$new_n2109_ I3=$abc$34021$new_n2108_ O=$abc$34021$new_n2107_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[29][18] I3=register_file.x[25][18] O=$abc$34021$new_n2108_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[28][18] I3=register_file.x[24][18] O=$abc$34021$new_n2109_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=i_IM_instruction[16] I2=$abc$34021$new_n2111_ I3=$abc$34021$new_n2112_ O=$abc$34021$new_n2110_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[31][18] I3=register_file.x[27][18] O=$abc$34021$new_n2111_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[30][18] I3=register_file.x[26][18] O=$abc$34021$new_n2112_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$34021$new_n2116_ I1=i_IM_instruction[15] I2=$abc$34021$new_n2120_ I3=$abc$34021$new_n2119_ O=$abc$34021$memory\register_file.x$rdmux[1][1][0]$b$1458[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[15] I2=$abc$34021$new_n2117_ I3=$abc$34021$new_n2118_ O=$abc$34021$new_n2116_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011001000010000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[12][17] I3=register_file.x[8][17] O=$abc$34021$new_n2117_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[14][17] I3=register_file.x[10][17] O=$abc$34021$new_n2118_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[16] I2=register_file.x[13][17] I3=register_file.x[9][17] O=$abc$34021$new_n2119_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[15][17] I3=register_file.x[11][17] O=$abc$34021$new_n2120_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[7][17] I3=register_file.x[3][17] O=$abc$34021$new_n2125_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[6][17] I3=register_file.x[2][17] O=$abc$34021$new_n2126_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2133_ I2=$abc$34021$new_n2134_ I3=i_IM_instruction[16] O=$abc$34021$new_n2132_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[21][17] I3=register_file.x[17][17] O=$abc$34021$new_n2133_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[20][17] I3=register_file.x[16][17] O=$abc$34021$new_n2134_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[29][17] I3=register_file.x[25][17] O=$abc$34021$new_n2136_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[28][17] I3=register_file.x[24][17] O=$abc$34021$new_n2137_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[31][17] I3=register_file.x[27][17] O=$abc$34021$new_n2139_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[30][17] I3=register_file.x[26][17] O=$abc$34021$new_n2140_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[16] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[15] O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n2144_ I2=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ I3=pc[15] O=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$34021$new_n1783_ I1=i_IM_instruction[19] I2=$abc$34021$memory\register_file.x$rdmux[1][0][0]$a$1454[15]_new_ I3=$abc$34021$memory\register_file.x$rdmux[1][0][0]$b$1455[15]_new_ O=$abc$34021$new_n2144_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$abc$34021$new_n2155_ I1=$abc$34021$new_n2146_ I2=$abc$34021$new_n2152_ I3=$abc$34021$new_n2149_ O=$abc$34021$memory\register_file.x$rdmux[1][0][0]$a$1454[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$false I1=i_IM_instruction[16] I2=$abc$34021$new_n2148_ I3=$abc$34021$new_n2147_ O=$abc$34021$new_n2146_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[7][15] I3=register_file.x[3][15] O=$abc$34021$new_n2147_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[6][15] I3=register_file.x[2][15] O=$abc$34021$new_n2148_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[16] I2=$abc$34021$new_n2151_ I3=$abc$34021$new_n2150_ O=$abc$34021$new_n2149_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[14][15] I3=register_file.x[10][15] O=$abc$34021$new_n2150_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[15][15] I3=register_file.x[11][15] O=$abc$34021$new_n2151_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2153_ I2=$abc$34021$new_n2154_ I3=i_IM_instruction[16] O=$abc$34021$new_n2152_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[13][15] I3=register_file.x[9][15] O=$abc$34021$new_n2153_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[12][15] I3=register_file.x[8][15] O=$abc$34021$new_n2154_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2156_ I2=$abc$34021$new_n2157_ I3=i_IM_instruction[16] O=$abc$34021$new_n2155_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[5][15] I3=register_file.x[1][15] O=$abc$34021$new_n2156_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[4][15] I3=register_file.x[0][15] O=$abc$34021$new_n2157_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$34021$new_n2162_ I1=$abc$34021$new_n2159_ I2=$abc$34021$new_n2168_ I3=$abc$34021$new_n2165_ O=$abc$34021$memory\register_file.x$rdmux[1][0][0]$b$1455[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[15] I2=$abc$34021$new_n2160_ I3=$abc$34021$new_n2161_ O=$abc$34021$new_n2159_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[23][15] I3=register_file.x[19][15] O=$abc$34021$new_n2160_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[22][15] I3=register_file.x[18][15] O=$abc$34021$new_n2161_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2163_ I2=$abc$34021$new_n2164_ I3=i_IM_instruction[16] O=$abc$34021$new_n2162_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[21][15] I3=register_file.x[17][15] O=$abc$34021$new_n2163_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[20][15] I3=register_file.x[16][15] O=$abc$34021$new_n2164_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[16] I2=$abc$34021$new_n2167_ I3=$abc$34021$new_n2166_ O=$abc$34021$new_n2165_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[29][15] I3=register_file.x[25][15] O=$abc$34021$new_n2166_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[28][15] I3=register_file.x[24][15] O=$abc$34021$new_n2167_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=i_IM_instruction[16] I2=$abc$34021$new_n2169_ I3=$abc$34021$new_n2170_ O=$abc$34021$new_n2168_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[31][15] I3=register_file.x[27][15] O=$abc$34021$new_n2169_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[30][15] I3=register_file.x[26][15] O=$abc$34021$new_n2170_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$34021$new_n2198_ I1=$abc$34021$new_n1783_ I2=$abc$34021$new_n2172_ I3=$abc$34021$new_n2185_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=i_IM_instruction[19] I2=$abc$34021$new_n2179_ I3=$abc$34021$new_n2173_ O=$abc$34021$new_n2172_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$abc$34021$new_n2174_ I1=i_IM_instruction[16] I2=$abc$34021$new_n2178_ I3=$abc$34021$new_n2177_ O=$abc$34021$new_n2173_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2175_ I2=$abc$34021$new_n2176_ I3=i_IM_instruction[16] O=$abc$34021$new_n2174_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[12][16] I3=register_file.x[8][16] O=$abc$34021$new_n2175_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[13][16] I3=register_file.x[9][16] O=$abc$34021$new_n2176_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[14][16] I3=register_file.x[10][16] O=$abc$34021$new_n2177_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[15][16] I3=register_file.x[11][16] O=$abc$34021$new_n2178_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$34021$new_n2180_ I1=i_IM_instruction[16] I2=$abc$34021$new_n2184_ I3=$abc$34021$new_n2183_ O=$abc$34021$new_n2179_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2181_ I2=$abc$34021$new_n2182_ I3=i_IM_instruction[16] O=$abc$34021$new_n2180_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[4][16] I3=register_file.x[0][16] O=$abc$34021$new_n2181_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[5][16] I3=register_file.x[1][16] O=$abc$34021$new_n2182_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[7][16] I3=register_file.x[3][16] O=$abc$34021$new_n2183_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[6][16] I3=register_file.x[2][16] O=$abc$34021$new_n2184_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[19] I1=i_IM_instruction[18] I2=$abc$34021$memory\register_file.x$rdmux[1][1][1]$b$1461[16]_new_ I3=$abc$34021$memory\register_file.x$rdmux[1][1][1]$a$1460[16]_new_ O=$abc$34021$new_n2185_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[15] I1=$abc$34021$new_n4716_ I2=$abc$34021$new_n2191_ I3=$abc$34021$new_n2190_ O=$abc$34021$memory\register_file.x$rdmux[1][1][1]$b$1461[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[16] I2=register_file.x[29][16] I3=register_file.x[25][16] O=$abc$34021$new_n2190_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[31][16] I3=register_file.x[27][16] O=$abc$34021$new_n2191_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[15] I1=$abc$34021$new_n4718_ I2=$abc$34021$new_n2197_ I3=$abc$34021$new_n2196_ O=$abc$34021$memory\register_file.x$rdmux[1][1][1]$a$1460[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[19][16] I3=register_file.x[17][16] O=$abc$34021$new_n2196_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[16] I2=register_file.x[23][16] I3=register_file.x[21][16] O=$abc$34021$new_n2197_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=$false I2=pc[16] I3=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ O=$abc$34021$new_n2198_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][14]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][12]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[14] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[13] O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$34021$new_n2228_ I1=$abc$34021$new_n1783_ I2=$abc$34021$new_n2202_ I3=$abc$34021$new_n2215_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=i_IM_instruction[19] I2=$abc$34021$new_n2209_ I3=$abc$34021$new_n2203_ O=$abc$34021$new_n2202_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$abc$34021$new_n2204_ I1=i_IM_instruction[16] I2=$abc$34021$new_n2208_ I3=$abc$34021$new_n2207_ O=$abc$34021$new_n2203_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2205_ I2=$abc$34021$new_n2206_ I3=i_IM_instruction[16] O=$abc$34021$new_n2204_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[12][14] I3=register_file.x[8][14] O=$abc$34021$new_n2205_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[13][14] I3=register_file.x[9][14] O=$abc$34021$new_n2206_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[14][14] I3=register_file.x[10][14] O=$abc$34021$new_n2207_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[15][14] I3=register_file.x[11][14] O=$abc$34021$new_n2208_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$34021$new_n2210_ I1=i_IM_instruction[16] I2=$abc$34021$new_n2214_ I3=$abc$34021$new_n2213_ O=$abc$34021$new_n2209_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2211_ I2=$abc$34021$new_n2212_ I3=i_IM_instruction[16] O=$abc$34021$new_n2210_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[4][14] I3=register_file.x[0][14] O=$abc$34021$new_n2211_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[5][14] I3=register_file.x[1][14] O=$abc$34021$new_n2212_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[7][14] I3=register_file.x[3][14] O=$abc$34021$new_n2213_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[6][14] I3=register_file.x[2][14] O=$abc$34021$new_n2214_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[19] I1=i_IM_instruction[18] I2=$abc$34021$memory\register_file.x$rdmux[1][1][1]$b$1461[14]_new_ I3=$abc$34021$memory\register_file.x$rdmux[1][1][1]$a$1460[14]_new_ O=$abc$34021$new_n2215_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[15] I1=$abc$34021$new_n4720_ I2=$abc$34021$new_n2221_ I3=$abc$34021$new_n2220_ O=$abc$34021$memory\register_file.x$rdmux[1][1][1]$b$1461[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[16] I2=register_file.x[29][14] I3=register_file.x[25][14] O=$abc$34021$new_n2220_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[31][14] I3=register_file.x[27][14] O=$abc$34021$new_n2221_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[15] I1=$abc$34021$new_n4722_ I2=$abc$34021$new_n2227_ I3=$abc$34021$new_n2226_ O=$abc$34021$memory\register_file.x$rdmux[1][1][1]$a$1460[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[19][14] I3=register_file.x[17][14] O=$abc$34021$new_n2226_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[16] I2=register_file.x[23][14] I3=register_file.x[21][14] O=$abc$34021$new_n2227_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=$false I2=pc[14] I3=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ O=$abc$34021$new_n2228_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$34021$new_n2256_ I1=$abc$34021$new_n1783_ I2=$abc$34021$new_n2230_ I3=$abc$34021$new_n2243_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=i_IM_instruction[19] I2=$abc$34021$new_n2237_ I3=$abc$34021$new_n2231_ O=$abc$34021$new_n2230_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$abc$34021$new_n2232_ I1=i_IM_instruction[16] I2=$abc$34021$new_n2236_ I3=$abc$34021$new_n2235_ O=$abc$34021$new_n2231_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2233_ I2=$abc$34021$new_n2234_ I3=i_IM_instruction[16] O=$abc$34021$new_n2232_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[12][13] I3=register_file.x[8][13] O=$abc$34021$new_n2233_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[13][13] I3=register_file.x[9][13] O=$abc$34021$new_n2234_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[14][13] I3=register_file.x[10][13] O=$abc$34021$new_n2235_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[15][13] I3=register_file.x[11][13] O=$abc$34021$new_n2236_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$34021$new_n2238_ I1=i_IM_instruction[16] I2=$abc$34021$new_n2242_ I3=$abc$34021$new_n2241_ O=$abc$34021$new_n2237_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2239_ I2=$abc$34021$new_n2240_ I3=i_IM_instruction[16] O=$abc$34021$new_n2238_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[4][13] I3=register_file.x[0][13] O=$abc$34021$new_n2239_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[5][13] I3=register_file.x[1][13] O=$abc$34021$new_n2240_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[7][13] I3=register_file.x[3][13] O=$abc$34021$new_n2241_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[6][13] I3=register_file.x[2][13] O=$abc$34021$new_n2242_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[19] I1=i_IM_instruction[18] I2=$abc$34021$memory\register_file.x$rdmux[1][1][1]$b$1461[13]_new_ I3=$abc$34021$memory\register_file.x$rdmux[1][1][1]$a$1460[13]_new_ O=$abc$34021$new_n2243_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[15] I1=$abc$34021$new_n4724_ I2=$abc$34021$new_n2249_ I3=$abc$34021$new_n2248_ O=$abc$34021$memory\register_file.x$rdmux[1][1][1]$b$1461[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[16] I2=register_file.x[29][13] I3=register_file.x[25][13] O=$abc$34021$new_n2248_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[31][13] I3=register_file.x[27][13] O=$abc$34021$new_n2249_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[15] I1=$abc$34021$new_n4726_ I2=$abc$34021$new_n2255_ I3=$abc$34021$new_n2254_ O=$abc$34021$memory\register_file.x$rdmux[1][1][1]$a$1460[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[19][13] I3=register_file.x[17][13] O=$abc$34021$new_n2254_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[16] I2=register_file.x[23][13] I3=register_file.x[21][13] O=$abc$34021$new_n2255_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=$false I2=pc[13] I3=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ O=$abc$34021$new_n2256_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[12] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[11] O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$34021$new_n4734_ I1=$abc$34021$new_n2259_ I2=pc[12] I3=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=i_IM_instruction[18] I1=i_IM_instruction[19] I2=$abc$34021$memory\register_file.x$rdmux[1][1][0]$b$1458[12]_new_inv_ I3=$abc$34021$memory\register_file.x$rdmux[1][1][0]$a$1457[12]_new_inv_ O=$abc$34021$new_n2259_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[16] I1=$abc$34021$new_n4728_ I2=$abc$34021$new_n2265_ I3=$abc$34021$new_n2264_ O=$abc$34021$memory\register_file.x$rdmux[1][1][0]$b$1458[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[13][12] I3=register_file.x[9][12] O=$abc$34021$new_n2264_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[12][12] I3=register_file.x[8][12] O=$abc$34021$new_n2265_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[16] I1=$abc$34021$new_n4730_ I2=$abc$34021$new_n2271_ I3=$abc$34021$new_n2270_ O=$abc$34021$memory\register_file.x$rdmux[1][1][0]$a$1457[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[5][12] I3=register_file.x[1][12] O=$abc$34021$new_n2270_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[4][12] I3=register_file.x[0][12] O=$abc$34021$new_n2271_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2278_ I2=$abc$34021$new_n2277_ I3=$abc$34021$new_n2274_ O=$abc$34021$new_n2273_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[15] I2=$abc$34021$new_n2275_ I3=$abc$34021$new_n2276_ O=$abc$34021$new_n2274_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[23][12] I3=register_file.x[19][12] O=$abc$34021$new_n2275_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[22][12] I3=register_file.x[18][12] O=$abc$34021$new_n2276_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$34021$new_n1866_ I1=i_IM_instruction[17] I2=register_file.x[21][12] I3=register_file.x[17][12] O=$abc$34021$new_n2277_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$34021$new_n1785_ I1=i_IM_instruction[17] I2=register_file.x[20][12] I3=register_file.x[16][12] O=$abc$34021$new_n2278_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17545[0]_new_ I1=$abc$34021$new_n2300_ I2=i_IM_instruction[19] I3=$abc$34021$memory\register_file.x$rdmux[1][0][0]$a$1454[11]_new_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$memory\register_file.x$rdmux[1][1][0]$b$1458[11]_new_ I2=$abc$34021$new_n2297_ I3=$abc$34021$new_n2294_ O=$abc$34021$memory\register_file.x$rdmux[1][0][0]$a$1454[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=$abc$34021$new_n2289_ I1=i_IM_instruction[15] I2=$abc$34021$new_n2293_ I3=$abc$34021$new_n2292_ O=$abc$34021$memory\register_file.x$rdmux[1][1][0]$b$1458[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[15] I2=$abc$34021$new_n2290_ I3=$abc$34021$new_n2291_ O=$abc$34021$new_n2289_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011001000010000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[12][11] I3=register_file.x[8][11] O=$abc$34021$new_n2290_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[14][11] I3=register_file.x[10][11] O=$abc$34021$new_n2291_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[16] I2=register_file.x[13][11] I3=register_file.x[9][11] O=$abc$34021$new_n2292_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[15][11] I3=register_file.x[11][11] O=$abc$34021$new_n2293_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[16] I2=$abc$34021$new_n2296_ I3=$abc$34021$new_n2295_ O=$abc$34021$new_n2294_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[5][11] I3=register_file.x[1][11] O=$abc$34021$new_n2295_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[4][11] I3=register_file.x[0][11] O=$abc$34021$new_n2296_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[16] I2=$abc$34021$new_n2299_ I3=$abc$34021$new_n2298_ O=$abc$34021$new_n2297_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[7][11] I3=register_file.x[3][11] O=$abc$34021$new_n2298_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[6][11] I3=register_file.x[2][11] O=$abc$34021$new_n2299_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n1783_ I2=$abc$34021$memory\register_file.x$rdmux[1][0][0]$b$1455[11]_new_ I3=i_IM_instruction[19] O=$abc$34021$new_n2300_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$abc$34021$new_n2305_ I1=$abc$34021$new_n2302_ I2=$abc$34021$new_n2311_ I3=$abc$34021$new_n2308_ O=$abc$34021$memory\register_file.x$rdmux[1][0][0]$b$1455[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[15] I2=$abc$34021$new_n2303_ I3=$abc$34021$new_n2304_ O=$abc$34021$new_n2302_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[23][11] I3=register_file.x[19][11] O=$abc$34021$new_n2303_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[22][11] I3=register_file.x[18][11] O=$abc$34021$new_n2304_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2306_ I2=$abc$34021$new_n2307_ I3=i_IM_instruction[16] O=$abc$34021$new_n2305_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[21][11] I3=register_file.x[17][11] O=$abc$34021$new_n2306_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[20][11] I3=register_file.x[16][11] O=$abc$34021$new_n2307_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[16] I2=$abc$34021$new_n2310_ I3=$abc$34021$new_n2309_ O=$abc$34021$new_n2308_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[29][11] I3=register_file.x[25][11] O=$abc$34021$new_n2309_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[28][11] I3=register_file.x[24][11] O=$abc$34021$new_n2310_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=i_IM_instruction[16] I2=$abc$34021$new_n2312_ I3=$abc$34021$new_n2313_ O=$abc$34021$new_n2311_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[31][11] I3=register_file.x[27][11] O=$abc$34021$new_n2312_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[30][11] I3=register_file.x[26][11] O=$abc$34021$new_n2313_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$false I2=pc[11] I3=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ O=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17545[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$simplemap.cc:309:simplemap_lut$11198_new_ I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[4] O=$abc$34021$new_n2315_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$34021$MC_ALUSrc2_new_inv_ I2=o_DM_wd[4] I3=IG_extendedImmediate[4] O=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=i_IM_instruction[24] I1=$abc$34021$techmap\register_file.$reduce_or$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/REGISTER_FILE.sv:47$181_Y_new_inv_ I2=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[4]_new_inv_ I3=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[4]_new_inv_ O=o_DM_wd[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$34021$new_n2322_ I1=$abc$34021$new_n2319_ I2=$abc$34021$new_n2328_ I3=$abc$34021$new_n2325_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n2321_ I3=$abc$34021$new_n2320_ O=$abc$34021$new_n2319_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[23][4] I3=register_file.x[19][4] O=$abc$34021$new_n2320_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[22][4] I3=register_file.x[18][4] O=$abc$34021$new_n2321_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n2324_ I2=i_IM_instruction[21] I3=$abc$34021$new_n2323_ O=$abc$34021$new_n2322_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[21][4] I3=register_file.x[17][4] O=$abc$34021$new_n2323_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[20][4] I3=register_file.x[16][4] O=$abc$34021$new_n2324_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n2327_ I2=i_IM_instruction[21] I3=$abc$34021$new_n2326_ O=$abc$34021$new_n2325_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[29][4] I3=register_file.x[25][4] O=$abc$34021$new_n2326_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[28][4] I3=register_file.x[24][4] O=$abc$34021$new_n2327_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n2330_ I3=$abc$34021$new_n2329_ O=$abc$34021$new_n2328_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[31][4] I3=register_file.x[27][4] O=$abc$34021$new_n2329_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[30][4] I3=register_file.x[26][4] O=$abc$34021$new_n2330_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n2335_ I1=$abc$34021$new_n2332_ I2=$abc$34021$new_n2341_ I3=$abc$34021$new_n2338_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n2334_ I2=i_IM_instruction[21] I3=$abc$34021$new_n2333_ O=$abc$34021$new_n2332_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[13][4] I3=register_file.x[9][4] O=$abc$34021$new_n2333_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[12][4] I3=register_file.x[8][4] O=$abc$34021$new_n2334_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n2337_ I3=$abc$34021$new_n2336_ O=$abc$34021$new_n2335_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[15][4] I3=register_file.x[11][4] O=$abc$34021$new_n2336_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[14][4] I3=register_file.x[10][4] O=$abc$34021$new_n2337_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n2340_ I2=i_IM_instruction[21] I3=$abc$34021$new_n2339_ O=$abc$34021$new_n2338_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[5][4] I3=register_file.x[1][4] O=$abc$34021$new_n2339_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[4][4] I3=register_file.x[0][4] O=$abc$34021$new_n2340_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n2343_ I3=$abc$34021$new_n2342_ O=$abc$34021$new_n2341_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[7][4] I3=register_file.x[3][4] O=$abc$34021$new_n2342_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[6][4] I3=register_file.x[2][4] O=$abc$34021$new_n2343_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n2347_ I1=$abc$34021$new_n2345_ I2=$abc$34021$auto$opt_reduce.cc:132:opt_mux$1109_new_inv_ I3=i_IM_instruction[24] O=IG_extendedImmediate[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=$false I1=$false I2=i_IM_instruction[25] I3=$abc$34021$new_n2346_ O=$abc$34021$new_n2345_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$12899[1]_new_inv_ I1=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$11683[0]_new_inv_ I2=i_IM_instruction[3] I3=i_IM_instruction[2] O=$abc$34021$new_n2346_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111111110111
.gate SB_LUT4 I0=i_IM_instruction[16] I1=$abc$34021$alu_control.i_ALUOp[2]_new_ I2=i_IM_instruction[11] I3=$abc$34021$LSU_wen_new_ O=$abc$34021$new_n2347_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$34021$alu_control.o_ALUControlLines[1]_new_inv_ I1=$abc$34021$new_n2363_ I2=$abc$34021$new_n2357_ I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$11127[1]_new_ O=$abc$34021$auto$simplemap.cc:309:simplemap_lut$11198_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n2356_ I2=$abc$34021$new_n2350_ I3=i_IM_instruction[13] O=$abc$34021$alu_control.o_ALUControlLines[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$simplemap.cc:309:simplemap_lut$11956[0]_new_inv_ I2=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12259[0]_new_ I3=$abc$34021$auto$simplemap.cc:168:logic_reduce$13814_new_inv_ O=$abc$34021$new_n2350_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$12855[1]_new_inv_ I1=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$11687[0]_new_inv_ I2=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$12899[1]_new_inv_ I3=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$12921[0]_new_inv_ O=$abc$34021$auto$simplemap.cc:309:simplemap_lut$11956[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=i_IM_instruction[4] I2=i_IM_instruction[6] I3=i_IM_instruction[5] O=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$12855[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n2354_ I2=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$13832[0]_new_inv_ I3=i_IM_instruction[30] O=$abc$34021$auto$simplemap.cc:168:logic_reduce$13814_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=i_IM_instruction[31] I3=i_IM_instruction[29] O=$abc$34021$new_n2354_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=i_IM_instruction[28] I1=i_IM_instruction[27] I2=i_IM_instruction[26] I3=i_IM_instruction[25] O=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$13832[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ I2=$abc$34021$auto$simplemap.cc:309:simplemap_lut$13036_new_ I3=i_IM_instruction[14] O=$abc$34021$new_n2356_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$34021$new_n2360_ I1=$abc$34021$techmap$techmap\alu_control.$procmux$869.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13628_Y[1]_new_ I2=$abc$34021$auto$simplemap.cc:168:logic_reduce$13753_new_inv_ I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12259[0]_new_ O=$abc$34021$new_n2357_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101010101010
.gate SB_LUT4 I0=$false I1=$abc$34021$alu_control.i_ALUOp[2]_new_ I2=$abc$34021$auto$simplemap.cc:309:simplemap_lut$13036_new_ I3=$abc$34021$techmap$techmap\alu_control.$procmux$977.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13620_Y[2]_new_inv_ O=$abc$34021$new_n2360_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$false I1=$false I2=i_IM_instruction[14] I3=i_IM_instruction[13] O=$abc$34021$techmap$techmap\alu_control.$procmux$977.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13620_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[30] I2=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$13832[0]_new_inv_ I3=$abc$34021$new_n2354_ O=$abc$34021$techmap$techmap\alu_control.$procmux$869.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13628_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n2364_ I2=$abc$34021$new_n2350_ I3=$abc$34021$new_n2367_ O=$abc$34021$new_n2363_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n2883_ I2=$abc$34021$auto$simplemap.cc:309:simplemap_lut$11956[0]_new_inv_ I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12259[0]_new_ O=$abc$34021$new_n2364_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$false I2=i_IM_instruction[12] I3=i_IM_instruction[13] O=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12179[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=i_IM_instruction[14] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12179[0]_new_ O=$abc$34021$new_n2367_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$34021$new_n2364_ I1=$abc$34021$new_n2369_ I2=$abc$34021$new_n2350_ I3=$abc$34021$new_n2370_ O=$abc$34021$auto$simplemap.cc:309:simplemap_lut$11127[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010001000
.gate SB_LUT4 I0=$abc$34021$alu_control.i_ALUOp[2]_new_ I1=i_IM_instruction[13] I2=$abc$34021$auto$simplemap.cc:309:simplemap_lut$13036_new_ I3=i_IM_instruction[14] O=$abc$34021$new_n2369_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=$false I1=i_IM_instruction[12] I2=i_IM_instruction[13] I3=i_IM_instruction[14] O=$abc$34021$new_n2370_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$false I1=$abc$34021$MC_ALUSrc2_new_inv_ I2=o_DM_wd[3] I3=IG_extendedImmediate[3] O=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=i_IM_instruction[24] I1=$abc$34021$techmap\register_file.$reduce_or$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/REGISTER_FILE.sv:47$181_Y_new_inv_ I2=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[3]_new_ I3=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[3]_new_ O=o_DM_wd[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011001000010000
.gate SB_LUT4 I0=$abc$34021$new_n2380_ I1=$abc$34021$new_n2374_ I2=$abc$34021$new_n2383_ I3=$abc$34021$new_n2377_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n2376_ I2=i_IM_instruction[21] I3=$abc$34021$new_n2375_ O=$abc$34021$new_n2374_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[13][3] I3=register_file.x[9][3] O=$abc$34021$new_n2375_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[12][3] I3=register_file.x[8][3] O=$abc$34021$new_n2376_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n2379_ I3=$abc$34021$new_n2378_ O=$abc$34021$new_n2377_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[7][3] I3=register_file.x[3][3] O=$abc$34021$new_n2378_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[6][3] I3=register_file.x[2][3] O=$abc$34021$new_n2379_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n2382_ I3=$abc$34021$new_n2381_ O=$abc$34021$new_n2380_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[15][3] I3=register_file.x[11][3] O=$abc$34021$new_n2381_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[14][3] I3=register_file.x[10][3] O=$abc$34021$new_n2382_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n2385_ I2=i_IM_instruction[21] I3=$abc$34021$new_n2384_ O=$abc$34021$new_n2383_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[5][3] I3=register_file.x[1][3] O=$abc$34021$new_n2384_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[4][3] I3=register_file.x[0][3] O=$abc$34021$new_n2385_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n2396_ I1=$abc$34021$new_n2387_ I2=$abc$34021$new_n2393_ I3=$abc$34021$new_n2390_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n2389_ I3=$abc$34021$new_n2388_ O=$abc$34021$new_n2387_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[31][3] I3=register_file.x[27][3] O=$abc$34021$new_n2388_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[30][3] I3=register_file.x[26][3] O=$abc$34021$new_n2389_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n2392_ I3=$abc$34021$new_n2391_ O=$abc$34021$new_n2390_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[23][3] I3=register_file.x[19][3] O=$abc$34021$new_n2391_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[22][3] I3=register_file.x[18][3] O=$abc$34021$new_n2392_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n2395_ I2=i_IM_instruction[21] I3=$abc$34021$new_n2394_ O=$abc$34021$new_n2393_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[21][3] I3=register_file.x[17][3] O=$abc$34021$new_n2394_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[20][3] I3=register_file.x[16][3] O=$abc$34021$new_n2395_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n2398_ I2=i_IM_instruction[21] I3=$abc$34021$new_n2397_ O=$abc$34021$new_n2396_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[29][3] I3=register_file.x[25][3] O=$abc$34021$new_n2397_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[28][3] I3=register_file.x[24][3] O=$abc$34021$new_n2398_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n2400_ I1=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17853[1]_new_inv_ I2=$abc$34021$auto$opt_reduce.cc:132:opt_mux$1109_new_inv_ I3=i_IM_instruction[23] O=IG_extendedImmediate[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111101110111
.gate SB_LUT4 I0=i_IM_instruction[24] I1=$abc$34021$new_n1656_ I2=i_IM_instruction[10] I3=$abc$34021$LSU_wen_new_ O=$abc$34021$new_n2400_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=i_IM_instruction[15] I1=$abc$34021$alu_control.i_ALUOp[2]_new_ I2=i_IM_instruction[11] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$13036_new_ O=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17853[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$34021$new_n2731_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][10]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][2]_new_ O=$abc$34021$new_n2402_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101000001000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][10]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][6]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][10]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][8]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[10] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[9] O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=i_IM_instruction[19] I2=$abc$34021$memory\register_file.x$rdmux[1][1][0]$a$1457[10]_new_ I3=$abc$34021$memory\register_file.x$rdmux[1][1][0]$b$1458[10]_new_ O=$abc$34021$new_n2407_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100100011
.gate SB_LUT4 I0=i_IM_instruction[16] I1=$abc$34021$new_n4742_ I2=$abc$34021$new_n2413_ I3=$abc$34021$new_n2412_ O=$abc$34021$memory\register_file.x$rdmux[1][1][0]$a$1457[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[7][10] I3=register_file.x[3][10] O=$abc$34021$new_n2412_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[6][10] I3=register_file.x[2][10] O=$abc$34021$new_n2413_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[16] I1=$abc$34021$new_n4744_ I2=$abc$34021$new_n2419_ I3=$abc$34021$new_n2418_ O=$abc$34021$memory\register_file.x$rdmux[1][1][0]$b$1458[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[14][10] I3=register_file.x[10][10] O=$abc$34021$new_n2418_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[15][10] I3=register_file.x[11][10] O=$abc$34021$new_n2419_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[31][10] I3=register_file.x[27][10] O=$abc$34021$new_n2423_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[30][10] I3=register_file.x[26][10] O=$abc$34021$new_n2424_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[29][10] I3=register_file.x[25][10] O=$abc$34021$new_n2426_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[28][10] I3=register_file.x[24][10] O=$abc$34021$new_n2427_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$34021$new_n1785_ I1=i_IM_instruction[17] I2=register_file.x[20][10] I3=register_file.x[16][10] O=$abc$34021$new_n2432_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$34021$new_n1866_ I1=i_IM_instruction[17] I2=register_file.x[21][10] I3=register_file.x[17][10] O=$abc$34021$new_n2433_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$false I2=pc[10] I3=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ O=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17531[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$34021$new_n2438_ I1=i_IM_instruction[16] I2=$abc$34021$new_n2442_ I3=$abc$34021$new_n2441_ O=$abc$34021$memory\register_file.x$rdmux[1][1][1]$b$1461[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=i_IM_instruction[16] I2=$abc$34021$new_n2439_ I3=$abc$34021$new_n2440_ O=$abc$34021$new_n2438_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[28][9] I3=register_file.x[24][9] O=$abc$34021$new_n2439_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[29][9] I3=register_file.x[25][9] O=$abc$34021$new_n2440_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[31][9] I3=register_file.x[27][9] O=$abc$34021$new_n2441_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[30][9] I3=register_file.x[26][9] O=$abc$34021$new_n2442_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[23][9] I3=register_file.x[19][9] O=$abc$34021$new_n2445_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[22][9] I3=register_file.x[18][9] O=$abc$34021$new_n2446_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[20][9] I3=register_file.x[16][9] O=$abc$34021$new_n2448_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[21][9] I3=register_file.x[17][9] O=$abc$34021$new_n2449_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$34021$new_n2452_ I1=$abc$34021$new_n2456_ I2=$abc$34021$new_n2455_ I3=i_IM_instruction[15] O=$abc$34021$memory\register_file.x$rdmux[1][1][0]$b$1458[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=$abc$34021$new_n2453_ I3=$abc$34021$new_n2454_ O=$abc$34021$new_n2452_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[16] I2=register_file.x[11][9] I3=register_file.x[9][9] O=$abc$34021$new_n2453_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=i_IM_instruction[16] I2=register_file.x[15][9] I3=register_file.x[13][9] O=$abc$34021$new_n2454_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[10][9] I3=register_file.x[8][9] O=$abc$34021$new_n2455_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[16] I2=register_file.x[14][9] I3=register_file.x[12][9] O=$abc$34021$new_n2456_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[7][9] I3=register_file.x[3][9] O=$abc$34021$new_n2459_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[6][9] I3=register_file.x[2][9] O=$abc$34021$new_n2460_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[4][9] I3=register_file.x[0][9] O=$abc$34021$new_n2462_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[5][9] I3=register_file.x[1][9] O=$abc$34021$new_n2463_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=pc[9] I3=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ O=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17517[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[8] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[7] O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$34021$new_n2493_ I1=$abc$34021$new_n1783_ I2=$abc$34021$new_n2467_ I3=$abc$34021$new_n2480_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[18] I1=i_IM_instruction[19] I2=$abc$34021$memory\register_file.x$rdmux[1][1][0]$b$1458[8]_new_ I3=$abc$34021$memory\register_file.x$rdmux[1][1][0]$a$1457[8]_new_ O=$abc$34021$new_n2467_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=i_IM_instruction[16] I1=$abc$34021$new_n4753_ I2=$abc$34021$new_n2473_ I3=$abc$34021$new_n2472_ O=$abc$34021$memory\register_file.x$rdmux[1][1][0]$b$1458[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[14][8] I3=register_file.x[10][8] O=$abc$34021$new_n2472_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[15][8] I3=register_file.x[11][8] O=$abc$34021$new_n2473_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[16] I1=$abc$34021$new_n4755_ I2=$abc$34021$new_n2479_ I3=$abc$34021$new_n2478_ O=$abc$34021$memory\register_file.x$rdmux[1][1][0]$a$1457[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[7][8] I3=register_file.x[3][8] O=$abc$34021$new_n2478_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[6][8] I3=register_file.x[2][8] O=$abc$34021$new_n2479_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[19] I1=i_IM_instruction[18] I2=$abc$34021$memory\register_file.x$rdmux[1][1][1]$b$1461[8]_new_ I3=$abc$34021$memory\register_file.x$rdmux[1][1][1]$a$1460[8]_new_ O=$abc$34021$new_n2480_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[15] I1=$abc$34021$new_n4757_ I2=$abc$34021$new_n2486_ I3=$abc$34021$new_n2485_ O=$abc$34021$memory\register_file.x$rdmux[1][1][1]$b$1461[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[16] I2=register_file.x[29][8] I3=register_file.x[25][8] O=$abc$34021$new_n2485_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[31][8] I3=register_file.x[27][8] O=$abc$34021$new_n2486_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[15] I1=$abc$34021$new_n4759_ I2=$abc$34021$new_n2492_ I3=$abc$34021$new_n2491_ O=$abc$34021$memory\register_file.x$rdmux[1][1][1]$a$1460[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[19][8] I3=register_file.x[17][8] O=$abc$34021$new_n2491_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[16] I2=register_file.x[23][8] I3=register_file.x[21][8] O=$abc$34021$new_n2492_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=$false I2=pc[8] I3=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ O=$abc$34021$new_n2493_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[13][7] I3=register_file.x[9][7] O=$abc$34021$new_n2498_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[12][7] I3=register_file.x[8][7] O=$abc$34021$new_n2499_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[5][7] I3=register_file.x[1][7] O=$abc$34021$new_n2500_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[4][7] I3=register_file.x[0][7] O=$abc$34021$new_n2501_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=i_IM_instruction[19] I1=$abc$34021$new_n2506_ I2=$abc$34021$new_n2507_ I3=i_IM_instruction[18] O=$abc$34021$new_n2505_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[20][7] I3=register_file.x[16][7] O=$abc$34021$new_n2506_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[21][7] I3=register_file.x[17][7] O=$abc$34021$new_n2507_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$34021$new_n2510_ I1=i_IM_instruction[18] I2=$abc$34021$new_n2514_ I3=$abc$34021$new_n2513_ O=$abc$34021$new_n2509_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[19] I1=$abc$34021$new_n2511_ I2=$abc$34021$new_n2512_ I3=i_IM_instruction[18] O=$abc$34021$new_n2510_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[23][7] I3=register_file.x[19][7] O=$abc$34021$new_n2511_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[22][7] I3=register_file.x[18][7] O=$abc$34021$new_n2512_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[31][7] I3=register_file.x[27][7] O=$abc$34021$new_n2513_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[30][7] I3=register_file.x[26][7] O=$abc$34021$new_n2514_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[15][7] I3=register_file.x[11][7] O=$abc$34021$new_n2517_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[14][7] I3=register_file.x[10][7] O=$abc$34021$new_n2518_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[6][7] I3=register_file.x[2][7] O=$abc$34021$new_n2520_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[7][7] I3=register_file.x[3][7] O=$abc$34021$new_n2521_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=$false I2=pc[7] I3=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ O=$abc$34021$new_n2522_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][6]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][4]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[6] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[5] O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17475[0]_new_ I1=$abc$34021$new_n1783_ I2=$abc$34021$new_n2526_ I3=$abc$34021$new_n2539_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[18] I1=i_IM_instruction[19] I2=$abc$34021$memory\register_file.x$rdmux[1][1][0]$b$1458[6]_new_ I3=$abc$34021$memory\register_file.x$rdmux[1][1][0]$a$1457[6]_new_ O=$abc$34021$new_n2526_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=i_IM_instruction[16] I1=$abc$34021$new_n4766_ I2=$abc$34021$new_n2532_ I3=$abc$34021$new_n2531_ O=$abc$34021$memory\register_file.x$rdmux[1][1][0]$b$1458[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[14][6] I3=register_file.x[10][6] O=$abc$34021$new_n2531_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[15][6] I3=register_file.x[11][6] O=$abc$34021$new_n2532_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[16] I1=$abc$34021$new_n4768_ I2=$abc$34021$new_n2538_ I3=$abc$34021$new_n2537_ O=$abc$34021$memory\register_file.x$rdmux[1][1][0]$a$1457[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[7][6] I3=register_file.x[3][6] O=$abc$34021$new_n2537_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[6][6] I3=register_file.x[2][6] O=$abc$34021$new_n2538_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[19] I1=i_IM_instruction[18] I2=$abc$34021$memory\register_file.x$rdmux[1][1][1]$b$1461[6]_new_ I3=$abc$34021$memory\register_file.x$rdmux[1][1][1]$a$1460[6]_new_ O=$abc$34021$new_n2539_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[15] I1=$abc$34021$new_n4770_ I2=$abc$34021$new_n2545_ I3=$abc$34021$new_n2544_ O=$abc$34021$memory\register_file.x$rdmux[1][1][1]$b$1461[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[16] I2=register_file.x[29][6] I3=register_file.x[25][6] O=$abc$34021$new_n2544_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[31][6] I3=register_file.x[27][6] O=$abc$34021$new_n2545_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[15] I1=$abc$34021$new_n4772_ I2=$abc$34021$new_n2551_ I3=$abc$34021$new_n2550_ O=$abc$34021$memory\register_file.x$rdmux[1][1][1]$a$1460[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[19][6] I3=register_file.x[17][6] O=$abc$34021$new_n2550_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[16] I2=register_file.x[23][6] I3=register_file.x[21][6] O=$abc$34021$new_n2551_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=$false I2=pc[6] I3=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ O=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17475[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$34021$new_n2555_ I1=$abc$34021$new_n2565_ I2=$abc$34021$new_n2562_ I3=i_IM_instruction[19] O=$abc$34021$new_n2554_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=i_IM_instruction[19] I2=$abc$34021$new_n2556_ I3=$abc$34021$new_n2559_ O=$abc$34021$new_n2555_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=i_IM_instruction[16] I2=$abc$34021$new_n2558_ I3=$abc$34021$new_n2557_ O=$abc$34021$new_n2556_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[22][5] I3=register_file.x[18][5] O=$abc$34021$new_n2557_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[23][5] I3=register_file.x[19][5] O=$abc$34021$new_n2558_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[16] I2=$abc$34021$new_n2560_ I3=$abc$34021$new_n2561_ O=$abc$34021$new_n2559_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[20][5] I3=register_file.x[16][5] O=$abc$34021$new_n2560_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[21][5] I3=register_file.x[17][5] O=$abc$34021$new_n2561_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[15] I2=$abc$34021$new_n2563_ I3=$abc$34021$new_n2564_ O=$abc$34021$new_n2562_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[7][5] I3=register_file.x[3][5] O=$abc$34021$new_n2563_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[6][5] I3=register_file.x[2][5] O=$abc$34021$new_n2564_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[16] I2=$abc$34021$new_n2566_ I3=$abc$34021$new_n2567_ O=$abc$34021$new_n2565_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[5][5] I3=register_file.x[1][5] O=$abc$34021$new_n2566_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[4][5] I3=register_file.x[0][5] O=$abc$34021$new_n2567_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2573_ I2=$abc$34021$new_n2570_ I3=i_IM_instruction[19] O=$abc$34021$new_n2569_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[15] I2=$abc$34021$new_n2571_ I3=$abc$34021$new_n2572_ O=$abc$34021$new_n2570_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[15][5] I3=register_file.x[11][5] O=$abc$34021$new_n2571_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[14][5] I3=register_file.x[10][5] O=$abc$34021$new_n2572_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[16] I2=$abc$34021$new_n2574_ I3=$abc$34021$new_n2575_ O=$abc$34021$new_n2573_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111011011100
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[12][5] I3=register_file.x[8][5] O=$abc$34021$new_n2574_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[13][5] I3=register_file.x[9][5] O=$abc$34021$new_n2575_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=i_IM_instruction[19] I1=$abc$34021$new_n2580_ I2=$abc$34021$new_n2581_ I3=i_IM_instruction[16] O=$abc$34021$new_n2579_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[29][5] I3=register_file.x[25][5] O=$abc$34021$new_n2580_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[28][5] I3=register_file.x[24][5] O=$abc$34021$new_n2581_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$false I2=pc[5] I3=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ O=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17461[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[4] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[3] O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$34021$new_n2587_ I1=i_IM_instruction[16] I2=$abc$34021$new_n2591_ I3=$abc$34021$new_n2590_ O=$abc$34021$memory\register_file.x$rdmux[1][1][1]$b$1461[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=i_IM_instruction[16] I2=$abc$34021$new_n2588_ I3=$abc$34021$new_n2589_ O=$abc$34021$new_n2587_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[28][3] I3=register_file.x[24][3] O=$abc$34021$new_n2588_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[29][3] I3=register_file.x[25][3] O=$abc$34021$new_n2589_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[31][3] I3=register_file.x[27][3] O=$abc$34021$new_n2590_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[30][3] I3=register_file.x[26][3] O=$abc$34021$new_n2591_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[23][3] I3=register_file.x[19][3] O=$abc$34021$new_n2594_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[22][3] I3=register_file.x[18][3] O=$abc$34021$new_n2595_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[20][3] I3=register_file.x[16][3] O=$abc$34021$new_n2597_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[21][3] I3=register_file.x[17][3] O=$abc$34021$new_n2598_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$34021$new_n2601_ I1=$abc$34021$new_n2605_ I2=$abc$34021$new_n2604_ I3=i_IM_instruction[15] O=$abc$34021$memory\register_file.x$rdmux[1][1][0]$b$1458[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=$abc$34021$new_n2602_ I3=$abc$34021$new_n2603_ O=$abc$34021$new_n2601_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[16] I2=register_file.x[11][3] I3=register_file.x[9][3] O=$abc$34021$new_n2602_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=i_IM_instruction[16] I2=register_file.x[15][3] I3=register_file.x[13][3] O=$abc$34021$new_n2603_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[10][3] I3=register_file.x[8][3] O=$abc$34021$new_n2604_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[16] I2=register_file.x[14][3] I3=register_file.x[12][3] O=$abc$34021$new_n2605_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[7][3] I3=register_file.x[3][3] O=$abc$34021$new_n2608_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[6][3] I3=register_file.x[2][3] O=$abc$34021$new_n2609_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[4][3] I3=register_file.x[0][3] O=$abc$34021$new_n2611_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[5][3] I3=register_file.x[1][3] O=$abc$34021$new_n2612_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=pc[3] I3=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ O=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17433[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$34021$new_n4791_ I1=$abc$34021$new_n2615_ I2=pc[4] I3=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=i_IM_instruction[18] I1=i_IM_instruction[19] I2=$abc$34021$memory\register_file.x$rdmux[1][1][0]$b$1458[4]_new_inv_ I3=$abc$34021$memory\register_file.x$rdmux[1][1][0]$a$1457[4]_new_inv_ O=$abc$34021$new_n2615_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[16] I1=$abc$34021$new_n4785_ I2=$abc$34021$new_n2621_ I3=$abc$34021$new_n2620_ O=$abc$34021$memory\register_file.x$rdmux[1][1][0]$b$1458[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[13][4] I3=register_file.x[9][4] O=$abc$34021$new_n2620_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[12][4] I3=register_file.x[8][4] O=$abc$34021$new_n2621_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[16] I1=$abc$34021$new_n4787_ I2=$abc$34021$new_n2627_ I3=$abc$34021$new_n2626_ O=$abc$34021$memory\register_file.x$rdmux[1][1][0]$a$1457[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[5][4] I3=register_file.x[1][4] O=$abc$34021$new_n2626_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[4][4] I3=register_file.x[0][4] O=$abc$34021$new_n2627_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2634_ I2=$abc$34021$new_n2633_ I3=$abc$34021$new_n2630_ O=$abc$34021$new_n2629_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[15] I2=$abc$34021$new_n2631_ I3=$abc$34021$new_n2632_ O=$abc$34021$new_n2630_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[23][4] I3=register_file.x[19][4] O=$abc$34021$new_n2631_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[22][4] I3=register_file.x[18][4] O=$abc$34021$new_n2632_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$34021$new_n1866_ I1=i_IM_instruction[17] I2=register_file.x[21][4] I3=register_file.x[17][4] O=$abc$34021$new_n2633_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$34021$new_n1785_ I1=i_IM_instruction[17] I2=register_file.x[20][4] I3=register_file.x[16][4] O=$abc$34021$new_n2634_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I1=$abc$34021$new_n2702_ I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][2]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[2] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[1] O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[14][2] I3=register_file.x[10][2] O=$abc$34021$new_n2648_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[15][2] I3=register_file.x[11][2] O=$abc$34021$new_n2649_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[16] I2=$abc$34021$new_n2652_ I3=$abc$34021$new_n2651_ O=$abc$34021$new_n2650_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[7][2] I3=register_file.x[3][2] O=$abc$34021$new_n2651_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[6][2] I3=register_file.x[2][2] O=$abc$34021$new_n2652_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[12][2] I3=register_file.x[8][2] O=$abc$34021$new_n2654_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[13][2] I3=register_file.x[9][2] O=$abc$34021$new_n2655_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[4][2] I3=register_file.x[0][2] O=$abc$34021$new_n2657_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[5][2] I3=register_file.x[1][2] O=$abc$34021$new_n2658_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[19] I1=$abc$34021$new_n2660_ I2=$abc$34021$new_n2666_ I3=$abc$34021$new_n2669_ O=$abc$34021$new_n2659_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$abc$34021$new_n2661_ I1=i_IM_instruction[16] I2=$abc$34021$new_n2665_ I3=$abc$34021$new_n2664_ O=$abc$34021$new_n2660_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2662_ I2=$abc$34021$new_n2663_ I3=i_IM_instruction[16] O=$abc$34021$new_n2661_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[29][2] I3=register_file.x[25][2] O=$abc$34021$new_n2662_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[28][2] I3=register_file.x[24][2] O=$abc$34021$new_n2663_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[31][2] I3=register_file.x[27][2] O=$abc$34021$new_n2664_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[30][2] I3=register_file.x[26][2] O=$abc$34021$new_n2665_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[16] I2=$abc$34021$new_n2668_ I3=$abc$34021$new_n2667_ O=$abc$34021$new_n2666_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[23][2] I3=register_file.x[19][2] O=$abc$34021$new_n2667_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[22][2] I3=register_file.x[18][2] O=$abc$34021$new_n2668_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2670_ I2=$abc$34021$new_n2671_ I3=i_IM_instruction[16] O=$abc$34021$new_n2669_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[21][2] I3=register_file.x[17][2] O=$abc$34021$new_n2670_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[20][2] I3=register_file.x[16][2] O=$abc$34021$new_n2671_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$false I2=pc[2] I3=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ O=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17419[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[14][1] I3=register_file.x[10][1] O=$abc$34021$new_n2677_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[15][1] I3=register_file.x[11][1] O=$abc$34021$new_n2678_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[16] I2=$abc$34021$new_n2681_ I3=$abc$34021$new_n2680_ O=$abc$34021$new_n2679_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[7][1] I3=register_file.x[3][1] O=$abc$34021$new_n2680_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[6][1] I3=register_file.x[2][1] O=$abc$34021$new_n2681_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[12][1] I3=register_file.x[8][1] O=$abc$34021$new_n2683_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[13][1] I3=register_file.x[9][1] O=$abc$34021$new_n2684_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[4][1] I3=register_file.x[0][1] O=$abc$34021$new_n2686_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[5][1] I3=register_file.x[1][1] O=$abc$34021$new_n2687_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[19] I1=$abc$34021$new_n2689_ I2=$abc$34021$new_n2695_ I3=$abc$34021$new_n2698_ O=$abc$34021$new_n2688_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$abc$34021$new_n2690_ I1=i_IM_instruction[16] I2=$abc$34021$new_n2694_ I3=$abc$34021$new_n2693_ O=$abc$34021$new_n2689_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2691_ I2=$abc$34021$new_n2692_ I3=i_IM_instruction[16] O=$abc$34021$new_n2690_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[29][1] I3=register_file.x[25][1] O=$abc$34021$new_n2691_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[28][1] I3=register_file.x[24][1] O=$abc$34021$new_n2692_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[31][1] I3=register_file.x[27][1] O=$abc$34021$new_n2693_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[30][1] I3=register_file.x[26][1] O=$abc$34021$new_n2694_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[16] I2=$abc$34021$new_n2697_ I3=$abc$34021$new_n2696_ O=$abc$34021$new_n2695_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[23][1] I3=register_file.x[19][1] O=$abc$34021$new_n2696_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[22][1] I3=register_file.x[18][1] O=$abc$34021$new_n2697_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2699_ I2=$abc$34021$new_n2700_ I3=i_IM_instruction[16] O=$abc$34021$new_n2698_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[21][1] I3=register_file.x[17][1] O=$abc$34021$new_n2699_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[20][1] I3=register_file.x[16][1] O=$abc$34021$new_n2700_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$false I2=pc[1] I3=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ O=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17405[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[0] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] O=$abc$34021$new_n2702_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$34021$new_n2730_ I1=$abc$34021$new_n1783_ I2=$abc$34021$new_n2704_ I3=$abc$34021$new_n2717_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[19] I1=$abc$34021$new_n2705_ I2=$abc$34021$new_n2711_ I3=$abc$34021$new_n2714_ O=$abc$34021$new_n2704_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000010001
.gate SB_LUT4 I0=$abc$34021$new_n2706_ I1=$abc$34021$new_n2710_ I2=$abc$34021$new_n2709_ I3=i_IM_instruction[16] O=$abc$34021$new_n2705_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=i_IM_instruction[16] I2=$abc$34021$new_n2707_ I3=$abc$34021$new_n2708_ O=$abc$34021$new_n2706_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[15][0] I3=register_file.x[11][0] O=$abc$34021$new_n2707_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[14][0] I3=register_file.x[10][0] O=$abc$34021$new_n2708_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[12][0] I3=register_file.x[8][0] O=$abc$34021$new_n2709_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[13][0] I3=register_file.x[9][0] O=$abc$34021$new_n2710_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[16] I2=$abc$34021$new_n2713_ I3=$abc$34021$new_n2712_ O=$abc$34021$new_n2711_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[7][0] I3=register_file.x[3][0] O=$abc$34021$new_n2712_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[6][0] I3=register_file.x[2][0] O=$abc$34021$new_n2713_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2715_ I2=$abc$34021$new_n2716_ I3=i_IM_instruction[16] O=$abc$34021$new_n2714_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[5][0] I3=register_file.x[1][0] O=$abc$34021$new_n2715_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[4][0] I3=register_file.x[0][0] O=$abc$34021$new_n2716_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[19] I1=$abc$34021$new_n2718_ I2=$abc$34021$new_n2724_ I3=$abc$34021$new_n2727_ O=$abc$34021$new_n2717_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$abc$34021$new_n2719_ I1=i_IM_instruction[16] I2=$abc$34021$new_n2723_ I3=$abc$34021$new_n2722_ O=$abc$34021$new_n2718_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2720_ I2=$abc$34021$new_n2721_ I3=i_IM_instruction[16] O=$abc$34021$new_n2719_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[29][0] I3=register_file.x[25][0] O=$abc$34021$new_n2720_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[28][0] I3=register_file.x[24][0] O=$abc$34021$new_n2721_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[31][0] I3=register_file.x[27][0] O=$abc$34021$new_n2722_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[30][0] I3=register_file.x[26][0] O=$abc$34021$new_n2723_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[16] I2=$abc$34021$new_n2726_ I3=$abc$34021$new_n2725_ O=$abc$34021$new_n2724_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[23][0] I3=register_file.x[19][0] O=$abc$34021$new_n2725_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[22][0] I3=register_file.x[18][0] O=$abc$34021$new_n2726_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2728_ I2=$abc$34021$new_n2729_ I3=i_IM_instruction[16] O=$abc$34021$new_n2727_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[21][0] I3=register_file.x[17][0] O=$abc$34021$new_n2728_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[20][0] I3=register_file.x[16][0] O=$abc$34021$new_n2729_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$false I2=S_B[0] I3=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ O=$abc$34021$new_n2730_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$simplemap.cc:309:simplemap_lut$11198_new_ I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[4] O=$abc$34021$new_n2731_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n2881_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][26]_new_ O=$abc$34021$new_n2732_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][26]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][30]_new_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][26]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101000001000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][26]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][28]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[26] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[27] O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$34021$new_n2763_ I1=$abc$34021$new_n1783_ I2=$abc$34021$new_n2737_ I3=$abc$34021$new_n2750_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=i_IM_instruction[19] I2=$abc$34021$new_n2744_ I3=$abc$34021$new_n2738_ O=$abc$34021$new_n2737_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$abc$34021$new_n2739_ I1=i_IM_instruction[16] I2=$abc$34021$new_n2743_ I3=$abc$34021$new_n2742_ O=$abc$34021$new_n2738_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2740_ I2=$abc$34021$new_n2741_ I3=i_IM_instruction[16] O=$abc$34021$new_n2739_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[12][27] I3=register_file.x[8][27] O=$abc$34021$new_n2740_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[13][27] I3=register_file.x[9][27] O=$abc$34021$new_n2741_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[14][27] I3=register_file.x[10][27] O=$abc$34021$new_n2742_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[15][27] I3=register_file.x[11][27] O=$abc$34021$new_n2743_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$34021$new_n2745_ I1=i_IM_instruction[16] I2=$abc$34021$new_n2749_ I3=$abc$34021$new_n2748_ O=$abc$34021$new_n2744_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2746_ I2=$abc$34021$new_n2747_ I3=i_IM_instruction[16] O=$abc$34021$new_n2745_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[4][27] I3=register_file.x[0][27] O=$abc$34021$new_n2746_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[5][27] I3=register_file.x[1][27] O=$abc$34021$new_n2747_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[7][27] I3=register_file.x[3][27] O=$abc$34021$new_n2748_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[6][27] I3=register_file.x[2][27] O=$abc$34021$new_n2749_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[19] I1=i_IM_instruction[18] I2=$abc$34021$memory\register_file.x$rdmux[1][1][1]$b$1461[27]_new_ I3=$abc$34021$memory\register_file.x$rdmux[1][1][1]$a$1460[27]_new_ O=$abc$34021$new_n2750_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[15] I1=$abc$34021$new_n4805_ I2=$abc$34021$new_n2756_ I3=$abc$34021$new_n2755_ O=$abc$34021$memory\register_file.x$rdmux[1][1][1]$b$1461[27]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[16] I2=register_file.x[29][27] I3=register_file.x[25][27] O=$abc$34021$new_n2755_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[31][27] I3=register_file.x[27][27] O=$abc$34021$new_n2756_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[15] I1=$abc$34021$new_n4807_ I2=$abc$34021$new_n2762_ I3=$abc$34021$new_n2761_ O=$abc$34021$memory\register_file.x$rdmux[1][1][1]$a$1460[27]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[19][27] I3=register_file.x[17][27] O=$abc$34021$new_n2761_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[16] I2=register_file.x[23][27] I3=register_file.x[21][27] O=$abc$34021$new_n2762_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=$false I2=pc[27] I3=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ O=$abc$34021$new_n2763_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[28] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[29] O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$34021$new_n2767_ I1=$abc$34021$new_n2777_ I2=$abc$34021$new_n2774_ I3=i_IM_instruction[19] O=$abc$34021$new_n2766_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=i_IM_instruction[19] I2=$abc$34021$new_n2768_ I3=$abc$34021$new_n2771_ O=$abc$34021$new_n2767_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=i_IM_instruction[16] I2=$abc$34021$new_n2770_ I3=$abc$34021$new_n2769_ O=$abc$34021$new_n2768_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[22][28] I3=register_file.x[18][28] O=$abc$34021$new_n2769_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[23][28] I3=register_file.x[19][28] O=$abc$34021$new_n2770_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[16] I2=$abc$34021$new_n2772_ I3=$abc$34021$new_n2773_ O=$abc$34021$new_n2771_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[20][28] I3=register_file.x[16][28] O=$abc$34021$new_n2772_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[21][28] I3=register_file.x[17][28] O=$abc$34021$new_n2773_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[15] I2=$abc$34021$new_n2775_ I3=$abc$34021$new_n2776_ O=$abc$34021$new_n2774_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[7][28] I3=register_file.x[3][28] O=$abc$34021$new_n2775_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[6][28] I3=register_file.x[2][28] O=$abc$34021$new_n2776_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[16] I2=$abc$34021$new_n2778_ I3=$abc$34021$new_n2779_ O=$abc$34021$new_n2777_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[5][28] I3=register_file.x[1][28] O=$abc$34021$new_n2778_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[4][28] I3=register_file.x[0][28] O=$abc$34021$new_n2779_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2785_ I2=$abc$34021$new_n2782_ I3=i_IM_instruction[19] O=$abc$34021$new_n2781_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[15] I2=$abc$34021$new_n2783_ I3=$abc$34021$new_n2784_ O=$abc$34021$new_n2782_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[15][28] I3=register_file.x[11][28] O=$abc$34021$new_n2783_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[14][28] I3=register_file.x[10][28] O=$abc$34021$new_n2784_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[16] I2=$abc$34021$new_n2786_ I3=$abc$34021$new_n2787_ O=$abc$34021$new_n2785_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111011011100
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[12][28] I3=register_file.x[8][28] O=$abc$34021$new_n2786_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[13][28] I3=register_file.x[9][28] O=$abc$34021$new_n2787_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=i_IM_instruction[19] I1=$abc$34021$new_n2792_ I2=$abc$34021$new_n2793_ I3=i_IM_instruction[16] O=$abc$34021$new_n2791_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[29][28] I3=register_file.x[25][28] O=$abc$34021$new_n2792_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[28][28] I3=register_file.x[24][28] O=$abc$34021$new_n2793_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$false I2=pc[28] I3=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ O=$abc$34021$new_n2794_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[5][29] I3=register_file.x[1][29] O=$abc$34021$new_n2801_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=$abc$34021$new_n4819_ I2=$abc$34021$new_n2808_ I3=$abc$34021$new_n2807_ O=$abc$34021$memory\register_file.x$rdmux[1][1][0]$b$1458[29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[11][29] I3=register_file.x[9][29] O=$abc$34021$new_n2807_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[16] I2=register_file.x[15][29] I3=register_file.x[13][29] O=$abc$34021$new_n2808_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[19] I1=i_IM_instruction[18] I2=$abc$34021$memory\register_file.x$rdmux[1][1][1]$b$1461[29]_new_ I3=$abc$34021$memory\register_file.x$rdmux[1][1][1]$a$1460[29]_new_ O=$abc$34021$new_n2809_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[15] I1=$abc$34021$new_n4821_ I2=$abc$34021$new_n2815_ I3=$abc$34021$new_n2814_ O=$abc$34021$memory\register_file.x$rdmux[1][1][1]$b$1461[29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[16] I2=register_file.x[29][29] I3=register_file.x[25][29] O=$abc$34021$new_n2814_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[31][29] I3=register_file.x[27][29] O=$abc$34021$new_n2815_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[15] I1=$abc$34021$new_n4823_ I2=$abc$34021$new_n2821_ I3=$abc$34021$new_n2820_ O=$abc$34021$memory\register_file.x$rdmux[1][1][1]$a$1460[29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[19][29] I3=register_file.x[17][29] O=$abc$34021$new_n2820_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[16] I2=register_file.x[23][29] I3=register_file.x[21][29] O=$abc$34021$new_n2821_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[30] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[31] O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$34021$new_n2827_ I1=i_IM_instruction[15] I2=$abc$34021$new_n2831_ I3=$abc$34021$new_n2830_ O=$abc$34021$memory\register_file.x$rdmux[1][1][0]$b$1458[30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[15] I2=$abc$34021$new_n2828_ I3=$abc$34021$new_n2829_ O=$abc$34021$new_n2827_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011001000010000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[12][30] I3=register_file.x[8][30] O=$abc$34021$new_n2828_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[14][30] I3=register_file.x[10][30] O=$abc$34021$new_n2829_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[16] I2=register_file.x[13][30] I3=register_file.x[9][30] O=$abc$34021$new_n2830_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[15][30] I3=register_file.x[11][30] O=$abc$34021$new_n2831_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[7][30] I3=register_file.x[3][30] O=$abc$34021$new_n2836_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[6][30] I3=register_file.x[2][30] O=$abc$34021$new_n2837_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2844_ I2=$abc$34021$new_n2845_ I3=i_IM_instruction[16] O=$abc$34021$new_n2843_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[21][30] I3=register_file.x[17][30] O=$abc$34021$new_n2844_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[20][30] I3=register_file.x[16][30] O=$abc$34021$new_n2845_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[29][30] I3=register_file.x[25][30] O=$abc$34021$new_n2847_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[28][30] I3=register_file.x[24][30] O=$abc$34021$new_n2848_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[31][30] I3=register_file.x[27][30] O=$abc$34021$new_n2850_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[30][30] I3=register_file.x[26][30] O=$abc$34021$new_n2851_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n2854_ I2=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ I3=pc[31] O=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$34021$new_n1783_ I1=i_IM_instruction[19] I2=$abc$34021$memory\register_file.x$rdmux[1][0][0]$a$1454[31]_new_ I3=$abc$34021$memory\register_file.x$rdmux[1][0][0]$b$1455[31]_new_ O=$abc$34021$new_n2854_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$abc$34021$new_n2859_ I1=$abc$34021$new_n2856_ I2=$abc$34021$new_n2865_ I3=$abc$34021$new_n2862_ O=$abc$34021$memory\register_file.x$rdmux[1][0][0]$a$1454[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$false I1=i_IM_instruction[16] I2=$abc$34021$new_n2858_ I3=$abc$34021$new_n2857_ O=$abc$34021$new_n2856_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[7][31] I3=register_file.x[3][31] O=$abc$34021$new_n2857_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[6][31] I3=register_file.x[2][31] O=$abc$34021$new_n2858_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2860_ I2=$abc$34021$new_n2861_ I3=i_IM_instruction[16] O=$abc$34021$new_n2859_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[5][31] I3=register_file.x[1][31] O=$abc$34021$new_n2860_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[4][31] I3=register_file.x[0][31] O=$abc$34021$new_n2861_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[16] I2=$abc$34021$new_n2864_ I3=$abc$34021$new_n2863_ O=$abc$34021$new_n2862_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[14][31] I3=register_file.x[10][31] O=$abc$34021$new_n2863_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[15][31] I3=register_file.x[11][31] O=$abc$34021$new_n2864_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2866_ I2=$abc$34021$new_n2867_ I3=i_IM_instruction[16] O=$abc$34021$new_n2865_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[12][31] I3=register_file.x[8][31] O=$abc$34021$new_n2866_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[13][31] I3=register_file.x[9][31] O=$abc$34021$new_n2867_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$34021$new_n2872_ I1=$abc$34021$new_n2869_ I2=$abc$34021$new_n2878_ I3=$abc$34021$new_n2875_ O=$abc$34021$memory\register_file.x$rdmux[1][0][0]$b$1455[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[15] I2=$abc$34021$new_n2870_ I3=$abc$34021$new_n2871_ O=$abc$34021$new_n2869_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[23][31] I3=register_file.x[19][31] O=$abc$34021$new_n2870_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[17] I2=register_file.x[22][31] I3=register_file.x[18][31] O=$abc$34021$new_n2871_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2873_ I2=$abc$34021$new_n2874_ I3=i_IM_instruction[16] O=$abc$34021$new_n2872_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[21][31] I3=register_file.x[17][31] O=$abc$34021$new_n2873_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[20][31] I3=register_file.x[16][31] O=$abc$34021$new_n2874_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[16] I2=$abc$34021$new_n2877_ I3=$abc$34021$new_n2876_ O=$abc$34021$new_n2875_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[29][31] I3=register_file.x[25][31] O=$abc$34021$new_n2876_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[28][31] I3=register_file.x[24][31] O=$abc$34021$new_n2877_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=i_IM_instruction[16] I2=$abc$34021$new_n2879_ I3=$abc$34021$new_n2880_ O=$abc$34021$new_n2878_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[31][31] I3=register_file.x[27][31] O=$abc$34021$new_n2879_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[17] I1=i_IM_instruction[15] I2=register_file.x[30][31] I3=register_file.x[26][31] O=$abc$34021$new_n2880_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n2882_ I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[4] O=$abc$34021$new_n2881_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n2883_ I2=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12259[0]_new_ I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$11956[0]_new_inv_ O=$abc$34021$new_n2882_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=i_IM_instruction[14] I1=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12179[0]_new_ I2=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$13832[0]_new_inv_ I3=$abc$34021$new_n2354_ O=$abc$34021$new_n2883_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17755[0]_new_inv_ I2=$abc$34021$new_n2919_ I3=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[26] O=$abc$34021$new_n2885_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$34021$alu_control.i_ALUOp[2]_new_ I1=i_IM_instruction[5] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[14] I3=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36$12_Y[26] O=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17755[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101010111110111
.gate SB_LUT4 I0=$false I1=$abc$34021$MC_ALUSrc2_new_inv_ I2=o_DM_wd[14] I3=IG_extendedImmediate[14] O=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=i_IM_instruction[24] I1=$abc$34021$techmap\register_file.$reduce_or$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/REGISTER_FILE.sv:47$181_Y_new_inv_ I2=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[14]_new_inv_ I3=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[14]_new_inv_ O=o_DM_wd[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$34021$new_n2893_ I1=$abc$34021$new_n2890_ I2=$abc$34021$new_n2899_ I3=$abc$34021$new_n2896_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n2892_ I3=$abc$34021$new_n2891_ O=$abc$34021$new_n2890_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[23][14] I3=register_file.x[19][14] O=$abc$34021$new_n2891_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[22][14] I3=register_file.x[18][14] O=$abc$34021$new_n2892_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n2895_ I2=i_IM_instruction[21] I3=$abc$34021$new_n2894_ O=$abc$34021$new_n2893_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[21][14] I3=register_file.x[17][14] O=$abc$34021$new_n2894_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[20][14] I3=register_file.x[16][14] O=$abc$34021$new_n2895_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n2898_ I3=$abc$34021$new_n2897_ O=$abc$34021$new_n2896_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[31][14] I3=register_file.x[27][14] O=$abc$34021$new_n2897_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[30][14] I3=register_file.x[26][14] O=$abc$34021$new_n2898_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n2901_ I2=i_IM_instruction[21] I3=$abc$34021$new_n2900_ O=$abc$34021$new_n2899_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[29][14] I3=register_file.x[25][14] O=$abc$34021$new_n2900_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[28][14] I3=register_file.x[24][14] O=$abc$34021$new_n2901_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n2906_ I1=$abc$34021$new_n2903_ I2=$abc$34021$new_n2912_ I3=$abc$34021$new_n2909_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n2905_ I2=i_IM_instruction[21] I3=$abc$34021$new_n2904_ O=$abc$34021$new_n2903_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[13][14] I3=register_file.x[9][14] O=$abc$34021$new_n2904_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[12][14] I3=register_file.x[8][14] O=$abc$34021$new_n2905_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n2908_ I3=$abc$34021$new_n2907_ O=$abc$34021$new_n2906_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[15][14] I3=register_file.x[11][14] O=$abc$34021$new_n2907_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[14][14] I3=register_file.x[10][14] O=$abc$34021$new_n2908_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n2911_ I2=i_IM_instruction[21] I3=$abc$34021$new_n2910_ O=$abc$34021$new_n2909_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[5][14] I3=register_file.x[1][14] O=$abc$34021$new_n2910_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[4][14] I3=register_file.x[0][14] O=$abc$34021$new_n2911_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n2914_ I3=$abc$34021$new_n2913_ O=$abc$34021$new_n2912_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[7][14] I3=register_file.x[3][14] O=$abc$34021$new_n2913_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[6][14] I3=register_file.x[2][14] O=$abc$34021$new_n2914_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n2918_ I3=$abc$34021$new_n2916_ O=IG_extendedImmediate[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=i_IM_instruction[31] I1=$abc$34021$new_n2917_ I2=$abc$34021$new_n1664_ I3=$abc$34021$new_n1659_ O=$abc$34021$new_n2916_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[5] I2=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$11687[0]_new_inv_ I3=i_IM_instruction[4] O=$abc$34021$new_n2917_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=$abc$34021$new_n1656_ I2=i_IM_instruction[26] I3=$abc$34021$alu_control.i_ALUOp[2]_new_ O=$abc$34021$new_n2918_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$simplemap.cc:309:simplemap_lut$11127[1]_new_ I3=$abc$34021$new_n2357_ O=$abc$34021$new_n2919_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n2367_ I3=$abc$34021$new_n2350_ O=$abc$34021$new_n2920_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n2924_ I2=o_DM_wd[26] I3=$abc$34021$MC_ALUSrc2_new_inv_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$false I2=i_IM_instruction[31] I3=$abc$34021$MC_ALUSrc2_new_inv_ O=$abc$34021$new_n2924_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=i_IM_instruction[24] I1=$abc$34021$techmap\register_file.$reduce_or$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/REGISTER_FILE.sv:47$181_Y_new_inv_ I2=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[26]_new_inv_ I3=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[26]_new_inv_ O=o_DM_wd[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$34021$new_n2930_ I1=$abc$34021$new_n2927_ I2=$abc$34021$new_n2936_ I3=$abc$34021$new_n2933_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n2929_ I3=$abc$34021$new_n2928_ O=$abc$34021$new_n2927_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[31][26] I3=register_file.x[27][26] O=$abc$34021$new_n2928_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[30][26] I3=register_file.x[26][26] O=$abc$34021$new_n2929_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n2932_ I2=i_IM_instruction[21] I3=$abc$34021$new_n2931_ O=$abc$34021$new_n2930_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[29][26] I3=register_file.x[25][26] O=$abc$34021$new_n2931_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[28][26] I3=register_file.x[24][26] O=$abc$34021$new_n2932_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n2935_ I2=i_IM_instruction[21] I3=$abc$34021$new_n2934_ O=$abc$34021$new_n2933_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[21][26] I3=register_file.x[17][26] O=$abc$34021$new_n2934_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[20][26] I3=register_file.x[16][26] O=$abc$34021$new_n2935_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n2938_ I3=$abc$34021$new_n2937_ O=$abc$34021$new_n2936_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[23][26] I3=register_file.x[19][26] O=$abc$34021$new_n2937_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[22][26] I3=register_file.x[18][26] O=$abc$34021$new_n2938_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n2943_ I1=$abc$34021$new_n2940_ I2=$abc$34021$new_n2949_ I3=$abc$34021$new_n2946_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n2942_ I3=$abc$34021$new_n2941_ O=$abc$34021$new_n2940_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[7][26] I3=register_file.x[3][26] O=$abc$34021$new_n2941_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[6][26] I3=register_file.x[2][26] O=$abc$34021$new_n2942_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n2945_ I2=i_IM_instruction[21] I3=$abc$34021$new_n2944_ O=$abc$34021$new_n2943_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[5][26] I3=register_file.x[1][26] O=$abc$34021$new_n2944_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[4][26] I3=register_file.x[0][26] O=$abc$34021$new_n2945_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n2948_ I3=$abc$34021$new_n2947_ O=$abc$34021$new_n2946_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[15][26] I3=register_file.x[11][26] O=$abc$34021$new_n2947_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[14][26] I3=register_file.x[10][26] O=$abc$34021$new_n2948_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n2951_ I2=i_IM_instruction[21] I3=$abc$34021$new_n2950_ O=$abc$34021$new_n2949_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[13][26] I3=register_file.x[9][26] O=$abc$34021$new_n2950_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[12][26] I3=register_file.x[8][26] O=$abc$34021$new_n2951_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$auto$simplemap.cc:309:simplemap_lut$11127[1]_new_ I1=$abc$34021$new_n2363_ I2=$abc$34021$new_n2357_ I3=$abc$34021$alu_control.o_ALUControlLines[1]_new_inv_ O=$abc$34021$techmap$techmap\alu.$procmux$994.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11079_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$alu_control.o_ALUControlLines[1]_new_inv_ I3=$abc$34021$new_n2920_ O=$abc$34021$new_n2953_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$simplemap.cc:309:simplemap_lut$11127[1]_new_ I2=$abc$34021$new_n2920_ I3=$abc$34021$alu_control.o_ALUControlLines[1]_new_inv_ O=$abc$34021$new_n2955_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$simplemap.cc:309:simplemap_lut$11127[1]_new_ I3=$abc$34021$new_n2920_ O=$abc$34021$new_n2956_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$34021$new_n2979_ I1=$abc$34021$new_n3026_ I2=$abc$34021$new_n2972_ I3=$abc$34021$new_n2958_ O=o_DM_addr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111101
.gate SB_LUT4 I0=$abc$34021$new_n2881_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][4]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][12]_new_inv_ O=$abc$34021$new_n2958_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][12]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][16]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][12]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][14]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[12] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[13] O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[14] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[15] O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][16]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][18]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[16] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[17] O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[18] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[19] O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n2970_ I3=$abc$34021$new_n2967_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][20]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][22]_new_inv_ O=$abc$34021$new_n2967_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[20] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[21] O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[22] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[23] O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][26]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][24]_new_inv_ O=$abc$34021$new_n2970_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100100011
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[24] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[25] O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$34021$new_n2315_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][12]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][4]_new_inv_ O=$abc$34021$new_n2972_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][12]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][8]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][12]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][10]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][8]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][6]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][4]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][0]_new_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][4]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][2]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[0] O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$34021$new_n2980_ I1=$abc$34021$new_n3017_ I2=$abc$34021$techmap$techmap\alu.$procmux$994.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11079_Y_new_inv_ I3=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[12] O=$abc$34021$new_n2979_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$34021$new_n2981_ I1=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17559[0]_new_ I2=$abc$34021$new_n3016_ I3=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[12] O=$abc$34021$new_n2980_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[12] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[12] I2=$abc$34021$new_n2982_ I3=$abc$34021$new_n2984_ O=$abc$34021$new_n2981_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000111010001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n2983_ I3=$abc$34021$new_n2363_ O=$abc$34021$new_n2982_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$simplemap.cc:309:simplemap_lut$11127[1]_new_ I3=$abc$34021$alu_control.o_ALUControlLines[1]_new_inv_ O=$abc$34021$new_n2983_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$simplemap.cc:309:simplemap_lut$11127[1]_new_ I2=$abc$34021$new_n2363_ I3=$abc$34021$alu_control.o_ALUControlLines[1]_new_inv_ O=$abc$34021$new_n2984_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$abc$34021$MC_ALUSrc2_new_inv_ I2=o_DM_wd[12] I3=IG_extendedImmediate[12] O=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=i_IM_instruction[24] I1=$abc$34021$new_n2993_ I2=i_IM_instruction[21] I3=$abc$34021$new_n2992_ O=$abc$34021$new_n2991_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[21][12] I3=register_file.x[17][12] O=$abc$34021$new_n2992_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[20][12] I3=register_file.x[16][12] O=$abc$34021$new_n2993_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[21] I1=$abc$34021$new_n2996_ I2=i_IM_instruction[24] I3=$abc$34021$new_n2995_ O=$abc$34021$new_n2994_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[7][12] I3=register_file.x[3][12] O=$abc$34021$new_n2995_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[6][12] I3=register_file.x[2][12] O=$abc$34021$new_n2996_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n1799_ I2=$abc$34021$new_n2999_ I3=$abc$34021$new_n2998_ O=$abc$34021$new_n2997_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[5][12] I3=register_file.x[1][12] O=$abc$34021$new_n2998_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[4][12] I3=register_file.x[0][12] O=$abc$34021$new_n2999_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$abc$34021$new_n3010_ I1=$abc$34021$new_n3007_ I2=$abc$34021$new_n3001_ I3=$abc$34021$new_n3004_ O=$abc$34021$new_n3000_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3003_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3002_ O=$abc$34021$new_n3001_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[29][12] I3=register_file.x[25][12] O=$abc$34021$new_n3002_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[28][12] I3=register_file.x[24][12] O=$abc$34021$new_n3003_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[24] I1=i_IM_instruction[21] I2=$abc$34021$new_n3006_ I3=$abc$34021$new_n3005_ O=$abc$34021$new_n3004_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[31][12] I3=register_file.x[27][12] O=$abc$34021$new_n3005_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[30][12] I3=register_file.x[26][12] O=$abc$34021$new_n3006_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[21] I1=$abc$34021$new_n3009_ I2=i_IM_instruction[24] I3=$abc$34021$new_n3008_ O=$abc$34021$new_n3007_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[15][12] I3=register_file.x[11][12] O=$abc$34021$new_n3008_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[14][12] I3=register_file.x[10][12] O=$abc$34021$new_n3009_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n1799_ I2=$abc$34021$new_n3012_ I3=$abc$34021$new_n3011_ O=$abc$34021$new_n3010_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[13][12] I3=register_file.x[9][12] O=$abc$34021$new_n3011_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[12][12] I3=register_file.x[8][12] O=$abc$34021$new_n3012_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n3014_ I3=$abc$34021$new_n2916_ O=IG_extendedImmediate[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=i_IM_instruction[13] I1=$abc$34021$new_n1656_ I2=$abc$34021$alu_control.i_ALUOp[2]_new_ I3=i_IM_instruction[24] O=$abc$34021$new_n3014_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$34021$alu_control.i_ALUOp[2]_new_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=i_IM_instruction[5] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[12] O=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17559[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$simplemap.cc:309:simplemap_lut$11127[1]_new_ I3=$abc$34021$new_n2357_ O=$abc$34021$new_n3016_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n3019_ I3=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[12]_new_ O=$abc$34021$new_n3017_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[12] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[12] O=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$simplemap.cc:309:simplemap_lut$11127[1]_new_ I2=$abc$34021$alu_control.o_ALUControlLines[1]_new_inv_ I3=$abc$34021$new_n3020_ O=$abc$34021$new_n3019_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n2367_ I2=$abc$34021$new_n2364_ I3=$abc$34021$new_n2350_ O=$abc$34021$new_n3020_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n3030_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][28]_new_ O=$abc$34021$new_n3026_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][20]_new_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][28]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][28]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][30]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[30] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[31] O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n2882_ I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[4] O=$abc$34021$new_n3030_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[1] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[0] O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$34021$new_n2953_ I1=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[17]_new_ I2=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[17] I3=$abc$34021$techmap$techmap\alu.$procmux$994.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11079_Y_new_inv_ O=$abc$34021$new_n3036_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[17] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[17] O=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$abc$34021$MC_ALUSrc2_new_inv_ I2=o_DM_wd[17] I3=IG_extendedImmediate[17] O=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=i_IM_instruction[24] I1=$abc$34021$techmap\register_file.$reduce_or$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/REGISTER_FILE.sv:47$181_Y_new_inv_ I2=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[17]_new_inv_ I3=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[17]_new_inv_ O=o_DM_wd[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$34021$new_n3044_ I1=$abc$34021$new_n3041_ I2=$abc$34021$new_n3050_ I3=$abc$34021$new_n3047_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n3043_ I3=$abc$34021$new_n3042_ O=$abc$34021$new_n3041_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[23][17] I3=register_file.x[19][17] O=$abc$34021$new_n3042_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[22][17] I3=register_file.x[18][17] O=$abc$34021$new_n3043_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n3046_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3045_ O=$abc$34021$new_n3044_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[21][17] I3=register_file.x[17][17] O=$abc$34021$new_n3045_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[20][17] I3=register_file.x[16][17] O=$abc$34021$new_n3046_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3049_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3048_ O=$abc$34021$new_n3047_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[29][17] I3=register_file.x[25][17] O=$abc$34021$new_n3048_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[28][17] I3=register_file.x[24][17] O=$abc$34021$new_n3049_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3052_ I3=$abc$34021$new_n3051_ O=$abc$34021$new_n3050_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[31][17] I3=register_file.x[27][17] O=$abc$34021$new_n3051_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[30][17] I3=register_file.x[26][17] O=$abc$34021$new_n3052_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n3057_ I1=$abc$34021$new_n3054_ I2=$abc$34021$new_n3063_ I3=$abc$34021$new_n3060_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3056_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3055_ O=$abc$34021$new_n3054_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[13][17] I3=register_file.x[9][17] O=$abc$34021$new_n3055_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[12][17] I3=register_file.x[8][17] O=$abc$34021$new_n3056_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3059_ I3=$abc$34021$new_n3058_ O=$abc$34021$new_n3057_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[15][17] I3=register_file.x[11][17] O=$abc$34021$new_n3058_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[14][17] I3=register_file.x[10][17] O=$abc$34021$new_n3059_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3062_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3061_ O=$abc$34021$new_n3060_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[5][17] I3=register_file.x[1][17] O=$abc$34021$new_n3061_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[4][17] I3=register_file.x[0][17] O=$abc$34021$new_n3062_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3065_ I3=$abc$34021$new_n3064_ O=$abc$34021$new_n3063_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[7][17] I3=register_file.x[3][17] O=$abc$34021$new_n3064_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[6][17] I3=register_file.x[2][17] O=$abc$34021$new_n3065_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n3067_ I3=$abc$34021$new_n2916_ O=IG_extendedImmediate[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n1656_ I2=i_IM_instruction[29] I3=$abc$34021$alu_control.i_ALUOp[2]_new_ O=$abc$34021$new_n3067_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$34021$new_n3101_ I1=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17629[0]_new_inv_ I2=$abc$34021$new_n3016_ I3=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[17] O=$abc$34021$new_n3068_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$abc$34021$alu_control.i_ALUOp[2]_new_ I1=i_IM_instruction[5] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[5] I3=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36$12_Y[17] O=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17629[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101010111110111
.gate SB_LUT4 I0=$false I1=$abc$34021$MC_ALUSrc2_new_inv_ I2=o_DM_wd[5] I3=IG_extendedImmediate[5] O=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=i_IM_instruction[24] I1=$abc$34021$techmap\register_file.$reduce_or$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/REGISTER_FILE.sv:47$181_Y_new_inv_ I2=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[5]_new_inv_ I3=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[5]_new_inv_ O=o_DM_wd[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$34021$new_n3076_ I1=$abc$34021$new_n3073_ I2=$abc$34021$new_n3082_ I3=$abc$34021$new_n3079_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3075_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3074_ O=$abc$34021$new_n3073_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[29][5] I3=register_file.x[25][5] O=$abc$34021$new_n3074_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[28][5] I3=register_file.x[24][5] O=$abc$34021$new_n3075_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3078_ I3=$abc$34021$new_n3077_ O=$abc$34021$new_n3076_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[31][5] I3=register_file.x[27][5] O=$abc$34021$new_n3077_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[30][5] I3=register_file.x[26][5] O=$abc$34021$new_n3078_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n3081_ I3=$abc$34021$new_n3080_ O=$abc$34021$new_n3079_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[23][5] I3=register_file.x[19][5] O=$abc$34021$new_n3080_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[22][5] I3=register_file.x[18][5] O=$abc$34021$new_n3081_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n3084_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3083_ O=$abc$34021$new_n3082_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[21][5] I3=register_file.x[17][5] O=$abc$34021$new_n3083_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[20][5] I3=register_file.x[16][5] O=$abc$34021$new_n3084_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n3089_ I1=$abc$34021$new_n3086_ I2=$abc$34021$new_n3095_ I3=$abc$34021$new_n3092_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n3088_ I3=$abc$34021$new_n3087_ O=$abc$34021$new_n3086_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[7][5] I3=register_file.x[3][5] O=$abc$34021$new_n3087_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[6][5] I3=register_file.x[2][5] O=$abc$34021$new_n3088_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n3091_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3090_ O=$abc$34021$new_n3089_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[5][5] I3=register_file.x[1][5] O=$abc$34021$new_n3090_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[4][5] I3=register_file.x[0][5] O=$abc$34021$new_n3091_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n3094_ I3=$abc$34021$new_n3093_ O=$abc$34021$new_n3092_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[15][5] I3=register_file.x[11][5] O=$abc$34021$new_n3093_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[14][5] I3=register_file.x[10][5] O=$abc$34021$new_n3094_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n3097_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3096_ O=$abc$34021$new_n3095_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[13][5] I3=register_file.x[9][5] O=$abc$34021$new_n3096_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[12][5] I3=register_file.x[8][5] O=$abc$34021$new_n3097_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3100_ I2=i_IM_instruction[25] I3=$abc$34021$new_n3099_ O=IG_extendedImmediate[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$34021$LSU_wen_new_ I2=$abc$34021$new_n1664_ I3=$abc$34021$new_n1659_ O=$abc$34021$new_n3099_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=i_IM_instruction[17] I1=$abc$34021$alu_control.i_ALUOp[2]_new_ I2=i_IM_instruction[26] I3=$abc$34021$new_n2346_ O=$abc$34021$new_n3100_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[17] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[17] I2=$abc$34021$new_n2955_ I3=$abc$34021$new_n2956_ O=$abc$34021$new_n3101_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000111010001111
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][17]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][21]_new_inv_ O=$abc$34021$new_n3102_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][17]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][19]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[17] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[18] O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[19] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[20] O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][21]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][23]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[21] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[22] O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[23] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[24] O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][25]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][29]_new_inv_ O=$abc$34021$new_n3109_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][25]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][27]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[26] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[25] O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[27] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[28] O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I1=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][29]_new_inv_ I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[31] O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110110001101
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[29] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[30] O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][17]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][13]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][17]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][15]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[17] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[16] O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[15] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[14] O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][13]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][11]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[13] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[12] O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[11] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[10] O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I1=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][9]_new_inv_ I2=$abc$34021$new_n3128_ I3=$abc$34021$new_n3127_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][9]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][7]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[9] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[8] O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[7] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[6] O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[5] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[4] O=$abc$34021$new_n3127_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[3] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[2] O=$abc$34021$new_n3128_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$34021$new_n3142_ I1=$abc$34021$new_n3130_ I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$10\buffer[31:0][30]_new_inv_ I3=$abc$34021$new_n2315_ O=o_DM_addr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=$abc$34021$new_n2881_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][14]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][6]_new_inv_ O=$abc$34021$new_n3130_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n3133_ I3=$abc$34021$new_n3132_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][22]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][24]_new_inv_ O=$abc$34021$new_n3132_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][26]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][28]_new_inv_ O=$abc$34021$new_n3133_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][14]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][18]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][14]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][16]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][18]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][20]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I1=$abc$34021$new_n2702_ I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][2]_new_inv_ O=$abc$34021$new_n3141_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$abc$34021$new_n3145_ I1=$abc$34021$new_n3148_ I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][30]_new_ I3=$abc$34021$new_n3030_ O=$abc$34021$new_n3142_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][22]_new_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][30]_new_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$34021$new_n3147_ I1=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17587[0]_new_inv_ I2=$abc$34021$new_n2919_ I3=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[14] O=$abc$34021$new_n3145_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$abc$34021$alu_control.i_ALUOp[2]_new_ I1=i_IM_instruction[5] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I3=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36$12_Y[14] O=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17587[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101010111110111
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[14] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[14] I2=$abc$34021$new_n2955_ I3=$abc$34021$new_n2956_ O=$abc$34021$new_n3147_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000111010001111
.gate SB_LUT4 I0=$abc$34021$new_n2953_ I1=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[14]_new_ I2=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[14] I3=$abc$34021$techmap$techmap\alu.$procmux$994.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11079_Y_new_inv_ O=$abc$34021$new_n3148_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[14] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[14] O=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=o_DM_addr[13] I1=o_DM_addr[24] I2=o_DM_addr[15] I3=o_DM_addr[8] O=$abc$34021$new_n3150_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$34021$new_n2881_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][0]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][8]_new_inv_ O=$abc$34021$new_n3152_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][12]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][8]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][8]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][10]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[8] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[9] O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[10] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[11] O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][16]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][20]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][20]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][22]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$34021$new_n2315_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][8]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][0]_new_ O=$abc$34021$new_n3159_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101000001000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][8]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][4]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][0]_new_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][24]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][28]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][24]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][26]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][24]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][28]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][30]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$MC_ALUSrc2_new_inv_ I2=o_DM_wd[8] I3=IG_extendedImmediate[8] O=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=i_IM_instruction[24] I1=$abc$34021$techmap\register_file.$reduce_or$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/REGISTER_FILE.sv:47$181_Y_new_inv_ I2=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[8]_new_inv_ I3=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[8]_new_inv_ O=o_DM_wd[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$34021$new_n3174_ I1=$abc$34021$new_n3171_ I2=$abc$34021$new_n3180_ I3=$abc$34021$new_n3177_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n3173_ I3=$abc$34021$new_n3172_ O=$abc$34021$new_n3171_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[23][8] I3=register_file.x[19][8] O=$abc$34021$new_n3172_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[22][8] I3=register_file.x[18][8] O=$abc$34021$new_n3173_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n3176_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3175_ O=$abc$34021$new_n3174_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[21][8] I3=register_file.x[17][8] O=$abc$34021$new_n3175_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[20][8] I3=register_file.x[16][8] O=$abc$34021$new_n3176_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3179_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3178_ O=$abc$34021$new_n3177_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[29][8] I3=register_file.x[25][8] O=$abc$34021$new_n3178_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[28][8] I3=register_file.x[24][8] O=$abc$34021$new_n3179_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3182_ I3=$abc$34021$new_n3181_ O=$abc$34021$new_n3180_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[31][8] I3=register_file.x[27][8] O=$abc$34021$new_n3181_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[30][8] I3=register_file.x[26][8] O=$abc$34021$new_n3182_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n3187_ I1=$abc$34021$new_n3184_ I2=$abc$34021$new_n3193_ I3=$abc$34021$new_n3190_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3186_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3185_ O=$abc$34021$new_n3184_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[13][8] I3=register_file.x[9][8] O=$abc$34021$new_n3185_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[12][8] I3=register_file.x[8][8] O=$abc$34021$new_n3186_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3189_ I3=$abc$34021$new_n3188_ O=$abc$34021$new_n3187_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[15][8] I3=register_file.x[11][8] O=$abc$34021$new_n3188_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[14][8] I3=register_file.x[10][8] O=$abc$34021$new_n3189_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3192_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3191_ O=$abc$34021$new_n3190_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[5][8] I3=register_file.x[1][8] O=$abc$34021$new_n3191_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[4][8] I3=register_file.x[0][8] O=$abc$34021$new_n3192_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3195_ I3=$abc$34021$new_n3194_ O=$abc$34021$new_n3193_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[7][8] I3=register_file.x[3][8] O=$abc$34021$new_n3194_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[6][8] I3=register_file.x[2][8] O=$abc$34021$new_n3195_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3197_ I2=i_IM_instruction[28] I3=$abc$34021$new_n3099_ O=IG_extendedImmediate[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=i_IM_instruction[20] I1=$abc$34021$alu_control.i_ALUOp[2]_new_ I2=i_IM_instruction[29] I3=$abc$34021$new_n2346_ O=$abc$34021$new_n3197_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$34021$new_n2953_ I1=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[8]_new_ I2=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[8] I3=$abc$34021$techmap$techmap\alu.$procmux$994.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11079_Y_new_inv_ O=$abc$34021$new_n3200_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[8] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[8] O=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n3203_ I3=$abc$34021$new_n3255_ O=o_DM_addr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$34021$new_n4855_ I1=$abc$34021$new_n2315_ I2=$abc$34021$new_n3204_ I3=$abc$34021$new_n3207_ O=$abc$34021$new_n3203_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][15]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][11]_new_inv_ O=$abc$34021$new_n3204_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][15]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][13]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][11]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][9]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][7]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][3]_new_ O=$abc$34021$new_n3207_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][7]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][5]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[5] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[4] O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$34021$new_n3217_ I1=$abc$34021$techmap$techmap\alu.$procmux$994.$and$/usr/local/bin/../share/yosys/techmap.v:434$11081_Y[15]_new_ I2=$abc$34021$new_n2919_ I3=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[15] O=$abc$34021$new_n3216_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$simplemap.cc:309:simplemap_lut$14377_new_ I3=IG_extendedImmediate[3] O=$abc$34021$new_n3217_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=i_IM_instruction[5] I3=$abc$34021$alu_control.i_ALUOp[2]_new_ O=$abc$34021$auto$simplemap.cc:309:simplemap_lut$14377_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$34021$MC_ALUSrc2_new_inv_ I2=o_DM_wd[15] I3=IG_extendedImmediate[15] O=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=i_IM_instruction[24] I1=$abc$34021$techmap\register_file.$reduce_or$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/REGISTER_FILE.sv:47$181_Y_new_inv_ I2=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[15]_new_inv_ I3=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[15]_new_inv_ O=o_DM_wd[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$34021$new_n3227_ I1=$abc$34021$new_n3224_ I2=$abc$34021$new_n3233_ I3=$abc$34021$new_n3230_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n3226_ I3=$abc$34021$new_n3225_ O=$abc$34021$new_n3224_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[23][15] I3=register_file.x[19][15] O=$abc$34021$new_n3225_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[22][15] I3=register_file.x[18][15] O=$abc$34021$new_n3226_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n3229_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3228_ O=$abc$34021$new_n3227_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[21][15] I3=register_file.x[17][15] O=$abc$34021$new_n3228_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[20][15] I3=register_file.x[16][15] O=$abc$34021$new_n3229_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3232_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3231_ O=$abc$34021$new_n3230_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[29][15] I3=register_file.x[25][15] O=$abc$34021$new_n3231_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[28][15] I3=register_file.x[24][15] O=$abc$34021$new_n3232_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3235_ I3=$abc$34021$new_n3234_ O=$abc$34021$new_n3233_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[31][15] I3=register_file.x[27][15] O=$abc$34021$new_n3234_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[30][15] I3=register_file.x[26][15] O=$abc$34021$new_n3235_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n3240_ I1=$abc$34021$new_n3237_ I2=$abc$34021$new_n3246_ I3=$abc$34021$new_n3243_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n3239_ I3=$abc$34021$new_n3238_ O=$abc$34021$new_n3237_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[15][15] I3=register_file.x[11][15] O=$abc$34021$new_n3238_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[14][15] I3=register_file.x[10][15] O=$abc$34021$new_n3239_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n3242_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3241_ O=$abc$34021$new_n3240_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[13][15] I3=register_file.x[9][15] O=$abc$34021$new_n3241_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[12][15] I3=register_file.x[8][15] O=$abc$34021$new_n3242_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3245_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3244_ O=$abc$34021$new_n3243_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[5][15] I3=register_file.x[1][15] O=$abc$34021$new_n3244_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[4][15] I3=register_file.x[0][15] O=$abc$34021$new_n3245_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3248_ I3=$abc$34021$new_n3247_ O=$abc$34021$new_n3246_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[7][15] I3=register_file.x[3][15] O=$abc$34021$new_n3247_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[6][15] I3=register_file.x[2][15] O=$abc$34021$new_n3248_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n3250_ I3=$abc$34021$new_n2916_ O=IG_extendedImmediate[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=i_IM_instruction[16] I1=$abc$34021$new_n1656_ I2=i_IM_instruction[27] I3=$abc$34021$alu_control.i_ALUOp[2]_new_ O=$abc$34021$new_n3250_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][31]_new_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[31] O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$34021$new_n2881_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][15]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][7]_new_inv_ O=$abc$34021$new_n3255_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n3258_ I3=$abc$34021$new_n3257_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][23]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][25]_new_inv_ O=$abc$34021$new_n3257_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][27]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][29]_new_inv_ O=$abc$34021$new_n3258_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][15]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][19]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][17]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][15]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[15] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[16] O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][19]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][21]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$34021$new_n2731_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][8]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][0]_new_ O=$abc$34021$new_n3264_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101000001000
.gate SB_LUT4 I0=$abc$34021$new_n2315_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][24]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][16]_new_inv_ O=$abc$34021$new_n3265_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][24]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][20]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][24]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][22]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][20]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][18]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][12]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][16]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][16]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][14]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17727[0]_new_inv_ I2=$abc$34021$new_n2919_ I3=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[24] O=$abc$34021$new_n3273_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$34021$alu_control.i_ALUOp[2]_new_ I1=i_IM_instruction[5] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[12] I3=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36$12_Y[24] O=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17727[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101010111110111
.gate SB_LUT4 I0=$abc$34021$new_n2953_ I1=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[24]_new_ I2=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[24] I3=$abc$34021$techmap$techmap\alu.$procmux$994.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11079_Y_new_inv_ O=$abc$34021$new_n3275_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[24] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[24] O=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[24]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n2924_ I2=o_DM_wd[24] I3=$abc$34021$MC_ALUSrc2_new_inv_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=i_IM_instruction[24] I1=$abc$34021$techmap\register_file.$reduce_or$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/REGISTER_FILE.sv:47$181_Y_new_inv_ I2=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[24]_new_inv_ I3=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[24]_new_inv_ O=o_DM_wd[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$34021$new_n3283_ I1=$abc$34021$new_n3280_ I2=$abc$34021$new_n3289_ I3=$abc$34021$new_n3286_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n3282_ I3=$abc$34021$new_n3281_ O=$abc$34021$new_n3280_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[23][24] I3=register_file.x[19][24] O=$abc$34021$new_n3281_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[22][24] I3=register_file.x[18][24] O=$abc$34021$new_n3282_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n3285_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3284_ O=$abc$34021$new_n3283_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[21][24] I3=register_file.x[17][24] O=$abc$34021$new_n3284_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[20][24] I3=register_file.x[16][24] O=$abc$34021$new_n3285_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3288_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3287_ O=$abc$34021$new_n3286_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[29][24] I3=register_file.x[25][24] O=$abc$34021$new_n3287_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[28][24] I3=register_file.x[24][24] O=$abc$34021$new_n3288_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3291_ I3=$abc$34021$new_n3290_ O=$abc$34021$new_n3289_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[31][24] I3=register_file.x[27][24] O=$abc$34021$new_n3290_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[30][24] I3=register_file.x[26][24] O=$abc$34021$new_n3291_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n3296_ I1=$abc$34021$new_n3293_ I2=$abc$34021$new_n3302_ I3=$abc$34021$new_n3299_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3295_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3294_ O=$abc$34021$new_n3293_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[13][24] I3=register_file.x[9][24] O=$abc$34021$new_n3294_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[12][24] I3=register_file.x[8][24] O=$abc$34021$new_n3295_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3298_ I3=$abc$34021$new_n3297_ O=$abc$34021$new_n3296_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[15][24] I3=register_file.x[11][24] O=$abc$34021$new_n3297_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[14][24] I3=register_file.x[10][24] O=$abc$34021$new_n3298_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3301_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3300_ O=$abc$34021$new_n3299_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[5][24] I3=register_file.x[1][24] O=$abc$34021$new_n3300_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[4][24] I3=register_file.x[0][24] O=$abc$34021$new_n3301_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3304_ I3=$abc$34021$new_n3303_ O=$abc$34021$new_n3302_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[7][24] I3=register_file.x[3][24] O=$abc$34021$new_n3303_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[6][24] I3=register_file.x[2][24] O=$abc$34021$new_n3304_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3317_ I2=$abc$34021$new_n3312_ I3=$abc$34021$new_n3308_ O=o_DM_addr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$abc$34021$new_n2315_ I1=$abc$34021$new_n3310_ I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][13]_new_inv_ O=$abc$34021$new_n3308_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][13]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][9]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][5]_new_inv_ O=$abc$34021$new_n3310_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I1=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][1]_new_ I2=$abc$34021$new_n3128_ I3=$abc$34021$new_n3127_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=$abc$34021$new_n2881_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][5]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][13]_new_inv_ O=$abc$34021$new_n3312_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][17]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][13]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][15]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][13]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[13] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[14] O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][21]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][25]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$34021$new_n3319_ I1=$abc$34021$new_n3030_ I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][21]_new_ I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] O=$abc$34021$new_n3317_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101010101010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][29]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3354_ I2=$abc$34021$new_n3322_ I3=$abc$34021$new_n3320_ O=$abc$34021$new_n3319_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17573[0]_new_inv_ I2=$abc$34021$new_n3016_ I3=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[13] O=$abc$34021$new_n3320_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$34021$alu_control.i_ALUOp[2]_new_ I1=i_IM_instruction[5] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I3=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36$12_Y[13] O=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17573[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101010111110111
.gate SB_LUT4 I0=$abc$34021$new_n2953_ I1=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[13]_new_ I2=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[13] I3=$abc$34021$techmap$techmap\alu.$procmux$994.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11079_Y_new_inv_ O=$abc$34021$new_n3322_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[13] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[13] O=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$abc$34021$MC_ALUSrc2_new_inv_ I2=o_DM_wd[13] I3=IG_extendedImmediate[13] O=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=i_IM_instruction[24] I1=$abc$34021$techmap\register_file.$reduce_or$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/REGISTER_FILE.sv:47$181_Y_new_inv_ I2=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[13]_new_inv_ I3=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[13]_new_inv_ O=o_DM_wd[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$34021$new_n3330_ I1=$abc$34021$new_n3327_ I2=$abc$34021$new_n3336_ I3=$abc$34021$new_n3333_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n3329_ I3=$abc$34021$new_n3328_ O=$abc$34021$new_n3327_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[23][13] I3=register_file.x[19][13] O=$abc$34021$new_n3328_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[22][13] I3=register_file.x[18][13] O=$abc$34021$new_n3329_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n3332_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3331_ O=$abc$34021$new_n3330_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[21][13] I3=register_file.x[17][13] O=$abc$34021$new_n3331_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[20][13] I3=register_file.x[16][13] O=$abc$34021$new_n3332_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n3335_ I3=$abc$34021$new_n3334_ O=$abc$34021$new_n3333_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[31][13] I3=register_file.x[27][13] O=$abc$34021$new_n3334_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[30][13] I3=register_file.x[26][13] O=$abc$34021$new_n3335_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n3338_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3337_ O=$abc$34021$new_n3336_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[29][13] I3=register_file.x[25][13] O=$abc$34021$new_n3337_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[28][13] I3=register_file.x[24][13] O=$abc$34021$new_n3338_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n3343_ I1=$abc$34021$new_n3340_ I2=$abc$34021$new_n3349_ I3=$abc$34021$new_n3346_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3342_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3341_ O=$abc$34021$new_n3340_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[13][13] I3=register_file.x[9][13] O=$abc$34021$new_n3341_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[12][13] I3=register_file.x[8][13] O=$abc$34021$new_n3342_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3345_ I3=$abc$34021$new_n3344_ O=$abc$34021$new_n3343_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[15][13] I3=register_file.x[11][13] O=$abc$34021$new_n3344_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[14][13] I3=register_file.x[10][13] O=$abc$34021$new_n3345_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3348_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3347_ O=$abc$34021$new_n3346_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[5][13] I3=register_file.x[1][13] O=$abc$34021$new_n3347_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[4][13] I3=register_file.x[0][13] O=$abc$34021$new_n3348_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3351_ I3=$abc$34021$new_n3350_ O=$abc$34021$new_n3349_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[7][13] I3=register_file.x[3][13] O=$abc$34021$new_n3350_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[6][13] I3=register_file.x[2][13] O=$abc$34021$new_n3351_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n3353_ I3=$abc$34021$new_n2916_ O=IG_extendedImmediate[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=i_IM_instruction[14] I1=$abc$34021$new_n1656_ I2=$abc$34021$alu_control.i_ALUOp[2]_new_ I3=i_IM_instruction[25] O=$abc$34021$new_n3353_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[13] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[13] I2=$abc$34021$new_n2955_ I3=$abc$34021$new_n2956_ O=$abc$34021$new_n3354_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000111010001111
.gate SB_LUT4 I0=o_DM_addr[22] I1=o_DM_addr[11] I2=o_DM_addr[30] I3=o_DM_addr[2] O=$abc$34021$new_n3355_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$34021$new_n4862_ I1=$abc$34021$new_n3357_ I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][18]_new_inv_ I3=$abc$34021$new_n3030_ O=o_DM_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=$abc$34021$new_n2881_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$7\buffer[31:0][2]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][2]_new_inv_ O=$abc$34021$new_n3357_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3359_ I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][6]_new_inv_ I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$7\buffer[31:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][4]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][2]_new_inv_ O=$abc$34021$new_n3359_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[4] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[5] O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[2] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[3] O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][8]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][6]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[6] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[7] O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][14]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][10]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][12]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][10]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][18]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][10]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][26]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][30]_new_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][22]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][18]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][22]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][24]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$34021$new_n2953_ I1=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[2]_new_ I2=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[2] I3=$abc$34021$techmap$techmap\alu.$procmux$994.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11079_Y_new_inv_ O=$abc$34021$new_n3374_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[2] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] O=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][2]_new_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$10\buffer[31:0][18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$34021$new_n3379_ I1=$abc$34021$new_n3443_ I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$10\buffer[31:0][30]_new_inv_ I3=$abc$34021$new_n2731_ O=o_DM_addr[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=$abc$34021$new_n3380_ I1=$abc$34021$new_n3441_ I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][30]_new_ I3=$abc$34021$new_n2881_ O=$abc$34021$new_n3379_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$abc$34021$new_n3412_ I1=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17811[0]_new_inv_ I2=$abc$34021$new_n2919_ I3=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[30] O=$abc$34021$new_n3380_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$abc$34021$alu_control.i_ALUOp[2]_new_ I1=i_IM_instruction[5] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[18] I3=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36$12_Y[30] O=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17811[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101010111110111
.gate SB_LUT4 I0=$false I1=$abc$34021$MC_ALUSrc2_new_inv_ I2=o_DM_wd[18] I3=IG_extendedImmediate[18] O=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=i_IM_instruction[24] I1=$abc$34021$techmap\register_file.$reduce_or$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/REGISTER_FILE.sv:47$181_Y_new_inv_ I2=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[18]_new_inv_ I3=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[18]_new_inv_ O=o_DM_wd[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$34021$new_n3388_ I1=$abc$34021$new_n3385_ I2=$abc$34021$new_n3394_ I3=$abc$34021$new_n3391_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n3387_ I3=$abc$34021$new_n3386_ O=$abc$34021$new_n3385_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[23][18] I3=register_file.x[19][18] O=$abc$34021$new_n3386_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[22][18] I3=register_file.x[18][18] O=$abc$34021$new_n3387_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n3390_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3389_ O=$abc$34021$new_n3388_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[21][18] I3=register_file.x[17][18] O=$abc$34021$new_n3389_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[20][18] I3=register_file.x[16][18] O=$abc$34021$new_n3390_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3393_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3392_ O=$abc$34021$new_n3391_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[29][18] I3=register_file.x[25][18] O=$abc$34021$new_n3392_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[28][18] I3=register_file.x[24][18] O=$abc$34021$new_n3393_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3396_ I3=$abc$34021$new_n3395_ O=$abc$34021$new_n3394_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[31][18] I3=register_file.x[27][18] O=$abc$34021$new_n3395_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[30][18] I3=register_file.x[26][18] O=$abc$34021$new_n3396_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n3401_ I1=$abc$34021$new_n3398_ I2=$abc$34021$new_n3407_ I3=$abc$34021$new_n3404_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3400_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3399_ O=$abc$34021$new_n3398_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[13][18] I3=register_file.x[9][18] O=$abc$34021$new_n3399_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[12][18] I3=register_file.x[8][18] O=$abc$34021$new_n3400_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3403_ I3=$abc$34021$new_n3402_ O=$abc$34021$new_n3401_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[15][18] I3=register_file.x[11][18] O=$abc$34021$new_n3402_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[14][18] I3=register_file.x[10][18] O=$abc$34021$new_n3403_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3406_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3405_ O=$abc$34021$new_n3404_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[5][18] I3=register_file.x[1][18] O=$abc$34021$new_n3405_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[4][18] I3=register_file.x[0][18] O=$abc$34021$new_n3406_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3409_ I3=$abc$34021$new_n3408_ O=$abc$34021$new_n3407_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[7][18] I3=register_file.x[3][18] O=$abc$34021$new_n3408_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[6][18] I3=register_file.x[2][18] O=$abc$34021$new_n3409_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n3411_ I3=$abc$34021$new_n2916_ O=IG_extendedImmediate[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=i_IM_instruction[19] I1=$abc$34021$new_n1656_ I2=i_IM_instruction[30] I3=$abc$34021$alu_control.i_ALUOp[2]_new_ O=$abc$34021$new_n3411_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[30] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[30] I2=$abc$34021$new_n2955_ I3=$abc$34021$new_n2956_ O=$abc$34021$new_n3412_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000111010001111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n2924_ I2=o_DM_wd[30] I3=$abc$34021$MC_ALUSrc2_new_inv_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=i_IM_instruction[24] I1=$abc$34021$techmap\register_file.$reduce_or$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/REGISTER_FILE.sv:47$181_Y_new_inv_ I2=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[30]_new_inv_ I3=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[30]_new_inv_ O=o_DM_wd[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$34021$new_n3419_ I1=$abc$34021$new_n3416_ I2=$abc$34021$new_n3425_ I3=$abc$34021$new_n3422_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3418_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3417_ O=$abc$34021$new_n3416_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[21][30] I3=register_file.x[17][30] O=$abc$34021$new_n3417_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[20][30] I3=register_file.x[16][30] O=$abc$34021$new_n3418_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3421_ I3=$abc$34021$new_n3420_ O=$abc$34021$new_n3419_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[23][30] I3=register_file.x[19][30] O=$abc$34021$new_n3420_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[22][30] I3=register_file.x[18][30] O=$abc$34021$new_n3421_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3424_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3423_ O=$abc$34021$new_n3422_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[29][30] I3=register_file.x[25][30] O=$abc$34021$new_n3423_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[28][30] I3=register_file.x[24][30] O=$abc$34021$new_n3424_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3427_ I3=$abc$34021$new_n3426_ O=$abc$34021$new_n3425_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[31][30] I3=register_file.x[27][30] O=$abc$34021$new_n3426_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[30][30] I3=register_file.x[26][30] O=$abc$34021$new_n3427_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n3432_ I1=$abc$34021$new_n3429_ I2=$abc$34021$new_n3438_ I3=$abc$34021$new_n3435_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3431_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3430_ O=$abc$34021$new_n3429_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[13][30] I3=register_file.x[9][30] O=$abc$34021$new_n3430_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[12][30] I3=register_file.x[8][30] O=$abc$34021$new_n3431_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3434_ I3=$abc$34021$new_n3433_ O=$abc$34021$new_n3432_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[15][30] I3=register_file.x[11][30] O=$abc$34021$new_n3433_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[14][30] I3=register_file.x[10][30] O=$abc$34021$new_n3434_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n3437_ I3=$abc$34021$new_n3436_ O=$abc$34021$new_n3435_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[7][30] I3=register_file.x[3][30] O=$abc$34021$new_n3436_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[6][30] I3=register_file.x[2][30] O=$abc$34021$new_n3437_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n3440_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3439_ O=$abc$34021$new_n3438_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[5][30] I3=register_file.x[1][30] O=$abc$34021$new_n3439_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[4][30] I3=register_file.x[0][30] O=$abc$34021$new_n3440_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n2953_ I1=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[30]_new_ I2=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[30] I3=$abc$34021$techmap$techmap\alu.$procmux$994.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11079_Y_new_inv_ O=$abc$34021$new_n3441_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[30] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[30] O=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$abc$34021$new_n2315_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][30]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][22]_new_inv_ O=$abc$34021$new_n3443_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3445_ I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][26]_new_inv_ I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][30]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][28]_new_inv_ O=$abc$34021$new_n3445_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[30] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[29] O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[28] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[27] O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][22]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][18]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3459_ I2=$abc$34021$new_n3453_ I3=$abc$34021$new_n3450_ O=o_DM_addr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$abc$34021$new_n2315_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][11]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][3]_new_ O=$abc$34021$new_n3450_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101000001000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][11]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][7]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][3]_new_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$34021$new_n2881_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][11]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][3]_new_inv_ O=$abc$34021$new_n3453_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][23]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][19]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][23]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][25]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][15]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][11]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][13]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][11]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[11] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[12] O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3460_ I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][27]_new_ I3=$abc$34021$new_n3030_ O=$abc$34021$new_n3459_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$34021$new_n3461_ I1=$abc$34021$new_n3497_ I2=$abc$34021$new_n3016_ I3=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[11] O=$abc$34021$new_n3460_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17545[0]_new_ I1=$abc$34021$new_n3495_ I2=$abc$34021$new_n3462_ I3=$abc$34021$techmap\alu.$and$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:34$11_Y[11]_new_ O=$abc$34021$new_n3461_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$simplemap.cc:309:simplemap_lut$11630[0]_new_ I3=$abc$34021$new_n3020_ O=$abc$34021$new_n3462_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$simplemap.cc:309:simplemap_lut$11127[1]_new_ I3=$abc$34021$alu_control.o_ALUControlLines[1]_new_inv_ O=$abc$34021$auto$simplemap.cc:309:simplemap_lut$11630[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[11] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[11] O=$abc$34021$techmap\alu.$and$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:34$11_Y[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$34021$MC_ALUSrc2_new_inv_ I2=o_DM_wd[11] I3=IG_extendedImmediate[11] O=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=i_IM_instruction[24] I1=$abc$34021$techmap\register_file.$reduce_or$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/REGISTER_FILE.sv:47$181_Y_new_inv_ I2=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[11]_new_inv_ I3=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[11]_new_inv_ O=o_DM_wd[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$34021$new_n3471_ I1=$abc$34021$new_n3468_ I2=$abc$34021$new_n3477_ I3=$abc$34021$new_n3474_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n3470_ I3=$abc$34021$new_n3469_ O=$abc$34021$new_n3468_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[23][11] I3=register_file.x[19][11] O=$abc$34021$new_n3469_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[22][11] I3=register_file.x[18][11] O=$abc$34021$new_n3470_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n3473_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3472_ O=$abc$34021$new_n3471_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[21][11] I3=register_file.x[17][11] O=$abc$34021$new_n3472_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[20][11] I3=register_file.x[16][11] O=$abc$34021$new_n3473_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n3476_ I3=$abc$34021$new_n3475_ O=$abc$34021$new_n3474_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[31][11] I3=register_file.x[27][11] O=$abc$34021$new_n3475_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[30][11] I3=register_file.x[26][11] O=$abc$34021$new_n3476_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n3479_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3478_ O=$abc$34021$new_n3477_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[29][11] I3=register_file.x[25][11] O=$abc$34021$new_n3478_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[28][11] I3=register_file.x[24][11] O=$abc$34021$new_n3479_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n3484_ I1=$abc$34021$new_n3481_ I2=$abc$34021$new_n3490_ I3=$abc$34021$new_n3487_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3483_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3482_ O=$abc$34021$new_n3481_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[13][11] I3=register_file.x[9][11] O=$abc$34021$new_n3482_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[12][11] I3=register_file.x[8][11] O=$abc$34021$new_n3483_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3486_ I3=$abc$34021$new_n3485_ O=$abc$34021$new_n3484_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[15][11] I3=register_file.x[11][11] O=$abc$34021$new_n3485_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[14][11] I3=register_file.x[10][11] O=$abc$34021$new_n3486_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3489_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3488_ O=$abc$34021$new_n3487_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[5][11] I3=register_file.x[1][11] O=$abc$34021$new_n3488_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[4][11] I3=register_file.x[0][11] O=$abc$34021$new_n3489_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3492_ I3=$abc$34021$new_n3491_ O=$abc$34021$new_n3490_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[7][11] I3=register_file.x[3][11] O=$abc$34021$new_n3491_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[6][11] I3=register_file.x[2][11] O=$abc$34021$new_n3492_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n3494_ I3=$abc$34021$new_n2916_ O=IG_extendedImmediate[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=i_IM_instruction[12] I1=$abc$34021$new_n1656_ I2=$abc$34021$alu_control.i_ALUOp[2]_new_ I3=i_IM_instruction[23] O=$abc$34021$new_n3494_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[11] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[11] I2=$abc$34021$new_n3496_ I3=$abc$34021$new_n3019_ O=$abc$34021$new_n3495_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011001110000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$simplemap.cc:309:simplemap_lut$11127[1]_new_ I2=$abc$34021$new_n3020_ I3=$abc$34021$alu_control.o_ALUControlLines[1]_new_inv_ O=$abc$34021$new_n3496_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][27]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][31]_new_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][27]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101000001000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][27]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][29]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3501_ I2=$abc$34021$new_n3569_ I3=$abc$34021$new_n3567_ O=o_DM_addr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100111111
.gate SB_LUT4 I0=$abc$34021$new_n3503_ I1=$abc$34021$new_n3565_ I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][22]_new_inv_ I3=$abc$34021$new_n2881_ O=$abc$34021$new_n3501_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010001000
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I1=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][22]_new_ I2=$abc$34021$new_n3132_ I3=$abc$34021$new_n3133_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=$abc$34021$new_n3505_ I1=$abc$34021$new_n3504_ I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[10] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$14377_new_ O=$abc$34021$new_n3503_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010001000
.gate SB_LUT4 I0=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[22] I1=$abc$34021$new_n2919_ I2=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ I3=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36$12_Y[22] O=$abc$34021$new_n3504_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[22] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[22] I2=$abc$34021$new_n2955_ I3=$abc$34021$new_n2956_ O=$abc$34021$new_n3505_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000111010001111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n2924_ I2=o_DM_wd[22] I3=$abc$34021$MC_ALUSrc2_new_inv_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=i_IM_instruction[24] I1=$abc$34021$techmap\register_file.$reduce_or$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/REGISTER_FILE.sv:47$181_Y_new_inv_ I2=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[22]_new_inv_ I3=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[22]_new_inv_ O=o_DM_wd[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$34021$new_n3512_ I1=$abc$34021$new_n3509_ I2=$abc$34021$new_n3518_ I3=$abc$34021$new_n3515_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n3511_ I3=$abc$34021$new_n3510_ O=$abc$34021$new_n3509_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[23][22] I3=register_file.x[19][22] O=$abc$34021$new_n3510_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[22][22] I3=register_file.x[18][22] O=$abc$34021$new_n3511_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n3514_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3513_ O=$abc$34021$new_n3512_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[21][22] I3=register_file.x[17][22] O=$abc$34021$new_n3513_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[20][22] I3=register_file.x[16][22] O=$abc$34021$new_n3514_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3517_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3516_ O=$abc$34021$new_n3515_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[29][22] I3=register_file.x[25][22] O=$abc$34021$new_n3516_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[28][22] I3=register_file.x[24][22] O=$abc$34021$new_n3517_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3520_ I3=$abc$34021$new_n3519_ O=$abc$34021$new_n3518_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[31][22] I3=register_file.x[27][22] O=$abc$34021$new_n3519_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[30][22] I3=register_file.x[26][22] O=$abc$34021$new_n3520_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n3525_ I1=$abc$34021$new_n3522_ I2=$abc$34021$new_n3531_ I3=$abc$34021$new_n3528_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3524_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3523_ O=$abc$34021$new_n3522_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[13][22] I3=register_file.x[9][22] O=$abc$34021$new_n3523_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[12][22] I3=register_file.x[8][22] O=$abc$34021$new_n3524_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3527_ I3=$abc$34021$new_n3526_ O=$abc$34021$new_n3525_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[15][22] I3=register_file.x[11][22] O=$abc$34021$new_n3526_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[14][22] I3=register_file.x[10][22] O=$abc$34021$new_n3527_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3530_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3529_ O=$abc$34021$new_n3528_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[5][22] I3=register_file.x[1][22] O=$abc$34021$new_n3529_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[4][22] I3=register_file.x[0][22] O=$abc$34021$new_n3530_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3533_ I3=$abc$34021$new_n3532_ O=$abc$34021$new_n3531_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[7][22] I3=register_file.x[3][22] O=$abc$34021$new_n3532_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[6][22] I3=register_file.x[2][22] O=$abc$34021$new_n3533_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$MC_ALUSrc2_new_inv_ I2=o_DM_wd[10] I3=IG_extendedImmediate[10] O=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=i_IM_instruction[24] I1=$abc$34021$techmap\register_file.$reduce_or$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/REGISTER_FILE.sv:47$181_Y_new_inv_ I2=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[10]_new_inv_ I3=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[10]_new_inv_ O=o_DM_wd[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$34021$new_n3540_ I1=$abc$34021$new_n3537_ I2=$abc$34021$new_n3546_ I3=$abc$34021$new_n3543_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n3539_ I3=$abc$34021$new_n3538_ O=$abc$34021$new_n3537_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[23][10] I3=register_file.x[19][10] O=$abc$34021$new_n3538_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[22][10] I3=register_file.x[18][10] O=$abc$34021$new_n3539_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n3542_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3541_ O=$abc$34021$new_n3540_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[21][10] I3=register_file.x[17][10] O=$abc$34021$new_n3541_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[20][10] I3=register_file.x[16][10] O=$abc$34021$new_n3542_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n3545_ I3=$abc$34021$new_n3544_ O=$abc$34021$new_n3543_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[31][10] I3=register_file.x[27][10] O=$abc$34021$new_n3544_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[30][10] I3=register_file.x[26][10] O=$abc$34021$new_n3545_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n3548_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3547_ O=$abc$34021$new_n3546_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[29][10] I3=register_file.x[25][10] O=$abc$34021$new_n3547_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[28][10] I3=register_file.x[24][10] O=$abc$34021$new_n3548_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n3553_ I1=$abc$34021$new_n3550_ I2=$abc$34021$new_n3559_ I3=$abc$34021$new_n3556_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3552_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3551_ O=$abc$34021$new_n3550_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[13][10] I3=register_file.x[9][10] O=$abc$34021$new_n3551_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[12][10] I3=register_file.x[8][10] O=$abc$34021$new_n3552_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3555_ I3=$abc$34021$new_n3554_ O=$abc$34021$new_n3553_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[15][10] I3=register_file.x[11][10] O=$abc$34021$new_n3554_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[14][10] I3=register_file.x[10][10] O=$abc$34021$new_n3555_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3558_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3557_ O=$abc$34021$new_n3556_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[5][10] I3=register_file.x[1][10] O=$abc$34021$new_n3557_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[4][10] I3=register_file.x[0][10] O=$abc$34021$new_n3558_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3561_ I3=$abc$34021$new_n3560_ O=$abc$34021$new_n3559_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[7][10] I3=register_file.x[3][10] O=$abc$34021$new_n3560_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[6][10] I3=register_file.x[2][10] O=$abc$34021$new_n3561_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n3564_ I1=$abc$34021$techmap$techmap\imm_generator.$procmux$803.$and$/usr/local/bin/../share/yosys/techmap.v:434$12977_Y[10]_new_ I2=$abc$34021$new_n3099_ I3=i_IM_instruction[30] O=IG_extendedImmediate[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=$false I1=$false I2=i_IM_instruction[7] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$13036_new_ O=$abc$34021$techmap$techmap\imm_generator.$procmux$803.$and$/usr/local/bin/../share/yosys/techmap.v:434$12977_Y[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=$abc$34021$new_n1656_ I2=$abc$34021$alu_control.i_ALUOp[2]_new_ I3=i_IM_instruction[22] O=$abc$34021$new_n3564_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$34021$new_n2953_ I1=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[22]_new_ I2=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[22] I3=$abc$34021$techmap$techmap\alu.$procmux$994.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11079_Y_new_inv_ O=$abc$34021$new_n3565_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[22] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[22] O=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[4] I1=$abc$34021$new_n3568_ I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][22]_new_inv_ I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] O=$abc$34021$new_n3567_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][14]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][10]_new_inv_ O=$abc$34021$new_n3568_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n2315_ I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$10\buffer[31:0][22]_new_ I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$11198_new_ O=$abc$34021$new_n3569_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I1=$abc$34021$new_n3141_ I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][6]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$10\buffer[31:0][22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=o_DM_addr[20] I1=o_DM_addr[19] I2=o_DM_addr[27] I3=o_DM_addr[31] O=$abc$34021$new_n3571_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n2731_ I2=$abc$34021$new_n3204_ I3=$abc$34021$new_n3207_ O=$abc$34021$new_n3573_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$abc$34021$new_n3578_ I1=$abc$34021$new_n3577_ I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[19] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$14377_new_ O=$abc$34021$new_n3576_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010001000
.gate SB_LUT4 I0=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[31] I1=$abc$34021$new_n2919_ I2=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ I3=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36$12_Y[31] O=$abc$34021$new_n3577_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[31] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[31] I2=$abc$34021$new_n2955_ I3=$abc$34021$new_n2956_ O=$abc$34021$new_n3578_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000111010001111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n2924_ I2=o_DM_wd[31] I3=$abc$34021$MC_ALUSrc2_new_inv_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=i_IM_instruction[24] I1=$abc$34021$techmap\register_file.$reduce_or$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/REGISTER_FILE.sv:47$181_Y_new_inv_ I2=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[31]_new_inv_ I3=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[31]_new_inv_ O=o_DM_wd[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$34021$new_n3585_ I1=$abc$34021$new_n3582_ I2=$abc$34021$new_n3591_ I3=$abc$34021$new_n3588_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n3584_ I3=$abc$34021$new_n3583_ O=$abc$34021$new_n3582_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[23][31] I3=register_file.x[19][31] O=$abc$34021$new_n3583_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[22][31] I3=register_file.x[18][31] O=$abc$34021$new_n3584_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n3587_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3586_ O=$abc$34021$new_n3585_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[21][31] I3=register_file.x[17][31] O=$abc$34021$new_n3586_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[20][31] I3=register_file.x[16][31] O=$abc$34021$new_n3587_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n3590_ I3=$abc$34021$new_n3589_ O=$abc$34021$new_n3588_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[31][31] I3=register_file.x[27][31] O=$abc$34021$new_n3589_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[30][31] I3=register_file.x[26][31] O=$abc$34021$new_n3590_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n3593_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3592_ O=$abc$34021$new_n3591_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[29][31] I3=register_file.x[25][31] O=$abc$34021$new_n3592_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[28][31] I3=register_file.x[24][31] O=$abc$34021$new_n3593_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n3598_ I1=$abc$34021$new_n3595_ I2=$abc$34021$new_n3604_ I3=$abc$34021$new_n3601_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3597_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3596_ O=$abc$34021$new_n3595_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[13][31] I3=register_file.x[9][31] O=$abc$34021$new_n3596_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[12][31] I3=register_file.x[8][31] O=$abc$34021$new_n3597_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3600_ I3=$abc$34021$new_n3599_ O=$abc$34021$new_n3598_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[15][31] I3=register_file.x[11][31] O=$abc$34021$new_n3599_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[14][31] I3=register_file.x[10][31] O=$abc$34021$new_n3600_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3603_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3602_ O=$abc$34021$new_n3601_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[5][31] I3=register_file.x[1][31] O=$abc$34021$new_n3602_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[4][31] I3=register_file.x[0][31] O=$abc$34021$new_n3603_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3606_ I3=$abc$34021$new_n3605_ O=$abc$34021$new_n3604_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[7][31] I3=register_file.x[3][31] O=$abc$34021$new_n3605_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[6][31] I3=register_file.x[2][31] O=$abc$34021$new_n3606_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n2924_ I2=o_DM_wd[19] I3=$abc$34021$MC_ALUSrc2_new_inv_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=i_IM_instruction[24] I1=$abc$34021$techmap\register_file.$reduce_or$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/REGISTER_FILE.sv:47$181_Y_new_inv_ I2=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[19]_new_inv_ I3=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[19]_new_inv_ O=o_DM_wd[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$34021$new_n3613_ I1=$abc$34021$new_n3610_ I2=$abc$34021$new_n3619_ I3=$abc$34021$new_n3616_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n3612_ I3=$abc$34021$new_n3611_ O=$abc$34021$new_n3610_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[23][19] I3=register_file.x[19][19] O=$abc$34021$new_n3611_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[22][19] I3=register_file.x[18][19] O=$abc$34021$new_n3612_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n3615_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3614_ O=$abc$34021$new_n3613_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[21][19] I3=register_file.x[17][19] O=$abc$34021$new_n3614_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[20][19] I3=register_file.x[16][19] O=$abc$34021$new_n3615_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3618_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3617_ O=$abc$34021$new_n3616_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[29][19] I3=register_file.x[25][19] O=$abc$34021$new_n3617_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[28][19] I3=register_file.x[24][19] O=$abc$34021$new_n3618_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3621_ I3=$abc$34021$new_n3620_ O=$abc$34021$new_n3619_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[31][19] I3=register_file.x[27][19] O=$abc$34021$new_n3620_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[30][19] I3=register_file.x[26][19] O=$abc$34021$new_n3621_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n3626_ I1=$abc$34021$new_n3623_ I2=$abc$34021$new_n3632_ I3=$abc$34021$new_n3629_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n3625_ I3=$abc$34021$new_n3624_ O=$abc$34021$new_n3623_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[15][19] I3=register_file.x[11][19] O=$abc$34021$new_n3624_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[14][19] I3=register_file.x[10][19] O=$abc$34021$new_n3625_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n3628_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3627_ O=$abc$34021$new_n3626_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[13][19] I3=register_file.x[9][19] O=$abc$34021$new_n3627_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[12][19] I3=register_file.x[8][19] O=$abc$34021$new_n3628_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3631_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3630_ O=$abc$34021$new_n3629_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[5][19] I3=register_file.x[1][19] O=$abc$34021$new_n3630_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[4][19] I3=register_file.x[0][19] O=$abc$34021$new_n3631_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3634_ I3=$abc$34021$new_n3633_ O=$abc$34021$new_n3632_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[7][19] I3=register_file.x[3][19] O=$abc$34021$new_n3633_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[6][19] I3=register_file.x[2][19] O=$abc$34021$new_n3634_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n2953_ I1=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[31]_new_ I2=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[31] I3=$abc$34021$techmap$techmap\alu.$procmux$994.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11079_Y_new_inv_ O=$abc$34021$new_n3635_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[31] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[31] O=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][23]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][19]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][23]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][21]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[23] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[22] O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[21] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[20] O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][17]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][19]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[19] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[18] O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][27]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][25]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[26] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[27] O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[25] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[24] O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I1=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][29]_new_inv_ I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[30] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] O=$abc$34021$new_n3649_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[29] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[28] O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3656_ I2=$abc$34021$new_n3653_ I3=$abc$34021$new_n3652_ O=o_DM_addr[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$abc$34021$new_n2731_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][11]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][3]_new_ O=$abc$34021$new_n3652_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101000001000
.gate SB_LUT4 I0=$abc$34021$new_n2315_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][27]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][19]_new_inv_ O=$abc$34021$new_n3653_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][23]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][27]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][15]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][19]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3657_ I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][27]_new_ I3=$abc$34021$new_n2881_ O=$abc$34021$new_n3656_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3690_ I2=$abc$34021$new_n3660_ I3=$abc$34021$new_n3658_ O=$abc$34021$new_n3657_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17769[0]_new_inv_ I2=$abc$34021$new_n3016_ I3=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[27] O=$abc$34021$new_n3658_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$34021$auto$simplemap.cc:309:simplemap_lut$14377_new_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[15] I2=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36$12_Y[27] I3=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ O=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17769[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$abc$34021$new_n2953_ I1=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[27]_new_ I2=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[27] I3=$abc$34021$techmap$techmap\alu.$procmux$994.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11079_Y_new_inv_ O=$abc$34021$new_n3660_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[27] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[27] O=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[27]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n2924_ I2=o_DM_wd[27] I3=$abc$34021$MC_ALUSrc2_new_inv_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=i_IM_instruction[24] I1=$abc$34021$techmap\register_file.$reduce_or$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/REGISTER_FILE.sv:47$181_Y_new_inv_ I2=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[27]_new_inv_ I3=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[27]_new_inv_ O=o_DM_wd[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$34021$new_n3668_ I1=$abc$34021$new_n3665_ I2=$abc$34021$new_n3674_ I3=$abc$34021$new_n3671_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3667_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3666_ O=$abc$34021$new_n3665_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[21][27] I3=register_file.x[17][27] O=$abc$34021$new_n3666_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[20][27] I3=register_file.x[16][27] O=$abc$34021$new_n3667_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3670_ I3=$abc$34021$new_n3669_ O=$abc$34021$new_n3668_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[23][27] I3=register_file.x[19][27] O=$abc$34021$new_n3669_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[22][27] I3=register_file.x[18][27] O=$abc$34021$new_n3670_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n3673_ I3=$abc$34021$new_n3672_ O=$abc$34021$new_n3671_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[31][27] I3=register_file.x[27][27] O=$abc$34021$new_n3672_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[30][27] I3=register_file.x[26][27] O=$abc$34021$new_n3673_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n3676_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3675_ O=$abc$34021$new_n3674_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[29][27] I3=register_file.x[25][27] O=$abc$34021$new_n3675_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[28][27] I3=register_file.x[24][27] O=$abc$34021$new_n3676_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n3681_ I1=$abc$34021$new_n3678_ I2=$abc$34021$new_n3687_ I3=$abc$34021$new_n3684_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3680_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3679_ O=$abc$34021$new_n3678_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[13][27] I3=register_file.x[9][27] O=$abc$34021$new_n3679_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[12][27] I3=register_file.x[8][27] O=$abc$34021$new_n3680_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3683_ I3=$abc$34021$new_n3682_ O=$abc$34021$new_n3681_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[15][27] I3=register_file.x[11][27] O=$abc$34021$new_n3682_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[14][27] I3=register_file.x[10][27] O=$abc$34021$new_n3683_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3686_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3685_ O=$abc$34021$new_n3684_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[5][27] I3=register_file.x[1][27] O=$abc$34021$new_n3685_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[4][27] I3=register_file.x[0][27] O=$abc$34021$new_n3686_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3689_ I3=$abc$34021$new_n3688_ O=$abc$34021$new_n3687_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[7][27] I3=register_file.x[3][27] O=$abc$34021$new_n3688_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[6][27] I3=register_file.x[2][27] O=$abc$34021$new_n3689_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[27] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[27] I2=$abc$34021$new_n2955_ I3=$abc$34021$new_n2956_ O=$abc$34021$new_n3690_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000111010001111
.gate SB_LUT4 I0=$abc$34021$new_n3694_ I1=$abc$34021$new_n3734_ I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][19]_new_inv_ I3=$abc$34021$new_n2881_ O=o_DM_addr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][11]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][19]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][27]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][31]_new_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$34021$new_n3696_ I1=$abc$34021$new_n3732_ I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$10\buffer[31:0][19]_new_ I3=$abc$34021$new_n2731_ O=$abc$34021$new_n3694_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][3]_new_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$10\buffer[31:0][19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$34021$new_n3697_ I1=$abc$34021$new_n3731_ I2=$abc$34021$techmap\alu.$and$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:34$11_Y[19]_new_ I3=$abc$34021$new_n2984_ O=$abc$34021$new_n3696_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$34021$techmap$techmap\alu.$procmux$994.$and$/usr/local/bin/../share/yosys/techmap.v:434$11082_Y[19]_new_ I1=$abc$34021$techmap$techmap\alu.$procmux$994.$and$/usr/local/bin/../share/yosys/techmap.v:434$11081_Y[19]_new_ I2=$abc$34021$new_n3016_ I3=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[19] O=$abc$34021$new_n3697_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$simplemap.cc:309:simplemap_lut$14377_new_ I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[7] O=$abc$34021$techmap$techmap\alu.$procmux$994.$and$/usr/local/bin/../share/yosys/techmap.v:434$11082_Y[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$34021$MC_ALUSrc2_new_inv_ I2=o_DM_wd[7] I3=IG_extendedImmediate[7] O=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=i_IM_instruction[24] I1=$abc$34021$techmap\register_file.$reduce_or$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/REGISTER_FILE.sv:47$181_Y_new_inv_ I2=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[7]_new_ I3=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[7]_new_inv_ O=o_DM_wd[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$34021$new_n3708_ I1=$abc$34021$new_n3702_ I2=$abc$34021$new_n3711_ I3=$abc$34021$new_n3705_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3704_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3703_ O=$abc$34021$new_n3702_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[29][7] I3=register_file.x[25][7] O=$abc$34021$new_n3703_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[28][7] I3=register_file.x[24][7] O=$abc$34021$new_n3704_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n3707_ I3=$abc$34021$new_n3706_ O=$abc$34021$new_n3705_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[23][7] I3=register_file.x[19][7] O=$abc$34021$new_n3706_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[22][7] I3=register_file.x[18][7] O=$abc$34021$new_n3707_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3710_ I3=$abc$34021$new_n3709_ O=$abc$34021$new_n3708_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[31][7] I3=register_file.x[27][7] O=$abc$34021$new_n3709_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[30][7] I3=register_file.x[26][7] O=$abc$34021$new_n3710_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n3713_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3712_ O=$abc$34021$new_n3711_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[21][7] I3=register_file.x[17][7] O=$abc$34021$new_n3712_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[20][7] I3=register_file.x[16][7] O=$abc$34021$new_n3713_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n3718_ I1=$abc$34021$new_n3715_ I2=$abc$34021$new_n3721_ I3=$abc$34021$new_n3724_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n3717_ I3=$abc$34021$new_n3716_ O=$abc$34021$new_n3715_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[7][7] I3=register_file.x[3][7] O=$abc$34021$new_n3716_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[6][7] I3=register_file.x[2][7] O=$abc$34021$new_n3717_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n3720_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3719_ O=$abc$34021$new_n3718_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[5][7] I3=register_file.x[1][7] O=$abc$34021$new_n3719_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[4][7] I3=register_file.x[0][7] O=$abc$34021$new_n3720_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n3723_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3722_ O=$abc$34021$new_n3721_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[13][7] I3=register_file.x[9][7] O=$abc$34021$new_n3722_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[12][7] I3=register_file.x[8][7] O=$abc$34021$new_n3723_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n3726_ I3=$abc$34021$new_n3725_ O=$abc$34021$new_n3724_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[15][7] I3=register_file.x[11][7] O=$abc$34021$new_n3725_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[14][7] I3=register_file.x[10][7] O=$abc$34021$new_n3726_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3728_ I2=i_IM_instruction[27] I3=$abc$34021$new_n3099_ O=IG_extendedImmediate[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=i_IM_instruction[19] I1=$abc$34021$alu_control.i_ALUOp[2]_new_ I2=i_IM_instruction[28] I3=$abc$34021$new_n2346_ O=$abc$34021$new_n3728_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[19] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[19] O=$abc$34021$techmap\alu.$and$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:34$11_Y[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[19] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[19] I2=$abc$34021$new_n2982_ I3=$abc$34021$new_n3733_ O=$abc$34021$new_n3732_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100110001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$simplemap.cc:309:simplemap_lut$11127[1]_new_ I3=$abc$34021$new_n2363_ O=$abc$34021$new_n3733_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$34021$new_n2315_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][11]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][19]_new_inv_ O=$abc$34021$new_n3734_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3736_ I2=$abc$34021$new_n3773_ I3=$abc$34021$new_n3771_ O=o_DM_addr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100111111
.gate SB_LUT4 I0=$abc$34021$new_n3738_ I1=$abc$34021$new_n3769_ I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][20]_new_inv_ I3=$abc$34021$new_n2881_ O=$abc$34021$new_n3736_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010001000
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I1=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][20]_new_ I2=$abc$34021$new_n2967_ I3=$abc$34021$new_n2970_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=$abc$34021$new_n3740_ I1=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17671[0]_new_inv_ I2=$abc$34021$new_n3016_ I3=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[20] O=$abc$34021$new_n3738_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$abc$34021$alu_control.i_ALUOp[2]_new_ I1=i_IM_instruction[5] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[8] I3=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36$12_Y[20] O=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17671[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101010111110111
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[20] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[20] I2=$abc$34021$new_n2955_ I3=$abc$34021$new_n2956_ O=$abc$34021$new_n3740_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000111010001111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n2924_ I2=o_DM_wd[20] I3=$abc$34021$MC_ALUSrc2_new_inv_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=i_IM_instruction[24] I1=$abc$34021$techmap\register_file.$reduce_or$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/REGISTER_FILE.sv:47$181_Y_new_inv_ I2=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[20]_new_inv_ I3=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[20]_new_inv_ O=o_DM_wd[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$34021$new_n3747_ I1=$abc$34021$new_n3744_ I2=$abc$34021$new_n3753_ I3=$abc$34021$new_n3750_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n3746_ I3=$abc$34021$new_n3745_ O=$abc$34021$new_n3744_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[23][20] I3=register_file.x[19][20] O=$abc$34021$new_n3745_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[22][20] I3=register_file.x[18][20] O=$abc$34021$new_n3746_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n3749_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3748_ O=$abc$34021$new_n3747_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[21][20] I3=register_file.x[17][20] O=$abc$34021$new_n3748_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[20][20] I3=register_file.x[16][20] O=$abc$34021$new_n3749_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3752_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3751_ O=$abc$34021$new_n3750_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[29][20] I3=register_file.x[25][20] O=$abc$34021$new_n3751_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[28][20] I3=register_file.x[24][20] O=$abc$34021$new_n3752_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3755_ I3=$abc$34021$new_n3754_ O=$abc$34021$new_n3753_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[31][20] I3=register_file.x[27][20] O=$abc$34021$new_n3754_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[30][20] I3=register_file.x[26][20] O=$abc$34021$new_n3755_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n3760_ I1=$abc$34021$new_n3757_ I2=$abc$34021$new_n3766_ I3=$abc$34021$new_n3763_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3759_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3758_ O=$abc$34021$new_n3757_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[13][20] I3=register_file.x[9][20] O=$abc$34021$new_n3758_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[12][20] I3=register_file.x[8][20] O=$abc$34021$new_n3759_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3762_ I3=$abc$34021$new_n3761_ O=$abc$34021$new_n3760_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[15][20] I3=register_file.x[11][20] O=$abc$34021$new_n3761_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[14][20] I3=register_file.x[10][20] O=$abc$34021$new_n3762_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n3765_ I3=$abc$34021$new_n3764_ O=$abc$34021$new_n3763_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[7][20] I3=register_file.x[3][20] O=$abc$34021$new_n3764_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[6][20] I3=register_file.x[2][20] O=$abc$34021$new_n3765_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n3768_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3767_ O=$abc$34021$new_n3766_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[5][20] I3=register_file.x[1][20] O=$abc$34021$new_n3767_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[4][20] I3=register_file.x[0][20] O=$abc$34021$new_n3768_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n2953_ I1=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[20]_new_ I2=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[20] I3=$abc$34021$techmap$techmap\alu.$procmux$994.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11079_Y_new_inv_ O=$abc$34021$new_n3769_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[20] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[20] O=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[4] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][12]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][20]_new_inv_ O=$abc$34021$new_n3771_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][20]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][16]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n2315_ I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$10\buffer[31:0][20]_new_ I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$11198_new_ O=$abc$34021$new_n3773_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][4]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][0]_new_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$10\buffer[31:0][20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101000001000
.gate SB_LUT4 I0=$abc$34021$new_n4186_ I1=$abc$34021$new_n4148_ I2=$abc$34021$new_n3926_ I3=$abc$34021$new_n3776_ O=$abc$34021$new_n3775_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=o_DM_addr[9] I1=o_DM_addr[5] I2=o_DM_addr[23] I3=o_DM_addr[29] O=$abc$34021$new_n3776_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][23]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][25]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][17]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][21]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][21]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][19]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$34021$new_n2731_ I1=$abc$34021$new_n3310_ I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][13]_new_inv_ O=$abc$34021$new_n3785_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$abc$34021$new_n3787_ I1=$abc$34021$new_n2881_ I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][21]_new_ I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] O=$abc$34021$new_n3786_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101010101010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n3819_ I3=$abc$34021$new_n3788_ O=$abc$34021$new_n3787_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$34021$new_n3790_ I1=$abc$34021$new_n3789_ I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[17] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$14377_new_ O=$abc$34021$new_n3788_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010001000
.gate SB_LUT4 I0=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[29] I1=$abc$34021$new_n3016_ I2=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ I3=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36$12_Y[29] O=$abc$34021$new_n3789_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[29] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[29] I2=$abc$34021$new_n2955_ I3=$abc$34021$new_n2956_ O=$abc$34021$new_n3790_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000111010001111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n2924_ I2=o_DM_wd[29] I3=$abc$34021$MC_ALUSrc2_new_inv_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=i_IM_instruction[24] I1=$abc$34021$techmap\register_file.$reduce_or$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/REGISTER_FILE.sv:47$181_Y_new_inv_ I2=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[29]_new_inv_ I3=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[29]_new_inv_ O=o_DM_wd[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$34021$new_n3797_ I1=$abc$34021$new_n3794_ I2=$abc$34021$new_n3803_ I3=$abc$34021$new_n3800_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3796_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3795_ O=$abc$34021$new_n3794_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[29][29] I3=register_file.x[25][29] O=$abc$34021$new_n3795_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[28][29] I3=register_file.x[24][29] O=$abc$34021$new_n3796_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3799_ I3=$abc$34021$new_n3798_ O=$abc$34021$new_n3797_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[31][29] I3=register_file.x[27][29] O=$abc$34021$new_n3798_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[30][29] I3=register_file.x[26][29] O=$abc$34021$new_n3799_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3802_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3801_ O=$abc$34021$new_n3800_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[21][29] I3=register_file.x[17][29] O=$abc$34021$new_n3801_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[20][29] I3=register_file.x[16][29] O=$abc$34021$new_n3802_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3805_ I3=$abc$34021$new_n3804_ O=$abc$34021$new_n3803_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[23][29] I3=register_file.x[19][29] O=$abc$34021$new_n3804_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[22][29] I3=register_file.x[18][29] O=$abc$34021$new_n3805_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n3810_ I1=$abc$34021$new_n3807_ I2=$abc$34021$new_n3816_ I3=$abc$34021$new_n3813_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n3809_ I3=$abc$34021$new_n3808_ O=$abc$34021$new_n3807_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[7][29] I3=register_file.x[3][29] O=$abc$34021$new_n3808_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[6][29] I3=register_file.x[2][29] O=$abc$34021$new_n3809_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n3812_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3811_ O=$abc$34021$new_n3810_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[5][29] I3=register_file.x[1][29] O=$abc$34021$new_n3811_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[4][29] I3=register_file.x[0][29] O=$abc$34021$new_n3812_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3815_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3814_ O=$abc$34021$new_n3813_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[13][29] I3=register_file.x[9][29] O=$abc$34021$new_n3814_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[12][29] I3=register_file.x[8][29] O=$abc$34021$new_n3815_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3818_ I3=$abc$34021$new_n3817_ O=$abc$34021$new_n3816_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[15][29] I3=register_file.x[11][29] O=$abc$34021$new_n3817_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[14][29] I3=register_file.x[10][29] O=$abc$34021$new_n3818_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n2953_ I1=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[29]_new_ I2=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[29] I3=$abc$34021$techmap$techmap\alu.$procmux$994.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11079_Y_new_inv_ O=$abc$34021$new_n3819_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[29] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[29] O=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$abc$34021$new_n3822_ I1=$abc$34021$new_n3858_ I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][23]_new_inv_ I3=$abc$34021$new_n2881_ O=o_DM_addr[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=$abc$34021$new_n3824_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$new_n2731_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][7]_new_inv_ O=$abc$34021$new_n3822_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][7]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][3]_new_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3857_ I2=$abc$34021$new_n3827_ I3=$abc$34021$new_n3825_ O=$abc$34021$new_n3824_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3826_ I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[11] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$14377_new_ O=$abc$34021$new_n3825_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[23] I1=$abc$34021$new_n2919_ I2=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ I3=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36$12_Y[23] O=$abc$34021$new_n3826_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$34021$new_n2953_ I1=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[23]_new_ I2=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[23] I3=$abc$34021$techmap$techmap\alu.$procmux$994.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11079_Y_new_inv_ O=$abc$34021$new_n3827_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[23] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[23] O=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n2924_ I2=o_DM_wd[23] I3=$abc$34021$MC_ALUSrc2_new_inv_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=i_IM_instruction[24] I1=$abc$34021$techmap\register_file.$reduce_or$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/REGISTER_FILE.sv:47$181_Y_new_inv_ I2=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[23]_new_inv_ I3=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[23]_new_inv_ O=o_DM_wd[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$34021$new_n3835_ I1=$abc$34021$new_n3832_ I2=$abc$34021$new_n3841_ I3=$abc$34021$new_n3838_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n3834_ I3=$abc$34021$new_n3833_ O=$abc$34021$new_n3832_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[23][23] I3=register_file.x[19][23] O=$abc$34021$new_n3833_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[22][23] I3=register_file.x[18][23] O=$abc$34021$new_n3834_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n3837_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3836_ O=$abc$34021$new_n3835_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[21][23] I3=register_file.x[17][23] O=$abc$34021$new_n3836_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[20][23] I3=register_file.x[16][23] O=$abc$34021$new_n3837_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3840_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3839_ O=$abc$34021$new_n3838_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[29][23] I3=register_file.x[25][23] O=$abc$34021$new_n3839_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[28][23] I3=register_file.x[24][23] O=$abc$34021$new_n3840_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3843_ I3=$abc$34021$new_n3842_ O=$abc$34021$new_n3841_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[31][23] I3=register_file.x[27][23] O=$abc$34021$new_n3842_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[30][23] I3=register_file.x[26][23] O=$abc$34021$new_n3843_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n3848_ I1=$abc$34021$new_n3845_ I2=$abc$34021$new_n3854_ I3=$abc$34021$new_n3851_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3847_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3846_ O=$abc$34021$new_n3845_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[13][23] I3=register_file.x[9][23] O=$abc$34021$new_n3846_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[12][23] I3=register_file.x[8][23] O=$abc$34021$new_n3847_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3850_ I3=$abc$34021$new_n3849_ O=$abc$34021$new_n3848_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[15][23] I3=register_file.x[11][23] O=$abc$34021$new_n3849_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[14][23] I3=register_file.x[10][23] O=$abc$34021$new_n3850_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3853_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3852_ O=$abc$34021$new_n3851_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[5][23] I3=register_file.x[1][23] O=$abc$34021$new_n3852_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[4][23] I3=register_file.x[0][23] O=$abc$34021$new_n3853_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3856_ I3=$abc$34021$new_n3855_ O=$abc$34021$new_n3854_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[7][23] I3=register_file.x[3][23] O=$abc$34021$new_n3855_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[6][23] I3=register_file.x[2][23] O=$abc$34021$new_n3856_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[23] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[23] I2=$abc$34021$new_n2955_ I3=$abc$34021$new_n2956_ O=$abc$34021$new_n3857_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000111010001111
.gate SB_LUT4 I0=$abc$34021$new_n2315_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][15]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][23]_new_inv_ O=$abc$34021$new_n3858_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][15]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][11]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I1=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][23]_new_ I2=$abc$34021$new_n3258_ I3=$abc$34021$new_n3257_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][13]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][21]_new_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$34021$new_n2953_ I1=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[5]_new_ I2=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[5] I3=$abc$34021$techmap$techmap\alu.$procmux$994.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11079_Y_new_inv_ O=$abc$34021$new_n3865_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[5] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[5] O=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17461[0]_new_ I2=$abc$34021$new_n2919_ I3=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[5] O=$abc$34021$new_n3868_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$34021$new_n3877_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][5]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$7\buffer[31:0][5]_new_inv_ O=$abc$34021$new_n3870_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][9]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][5]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$7\buffer[31:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][11]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][9]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[9] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[10] O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][5]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][7]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[5] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[6] O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[7] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[8] O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n3878_ I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[4] O=$abc$34021$new_n3877_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$34021$alu_control.o_ALUControlLines[1]_new_inv_ I2=$abc$34021$auto$simplemap.cc:309:simplemap_lut$11127[1]_new_ I3=$abc$34021$new_n3020_ O=$abc$34021$new_n3878_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n3878_ I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[4] O=$abc$34021$new_n3879_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$34021$new_n3883_ I1=$abc$34021$new_n3925_ I2=$abc$34021$new_n3921_ I3=$abc$34021$new_n3881_ O=o_DM_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111101
.gate SB_LUT4 I0=$abc$34021$new_n2315_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][9]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][1]_new_ O=$abc$34021$new_n3881_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101000001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][1]_new_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3885_ I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][25]_new_ I3=$abc$34021$new_n3920_ O=$abc$34021$new_n3883_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][25]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][29]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][25]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3886_ I2=$abc$34021$techmap$techmap\alu.$procmux$994.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11079_Y_new_inv_ I3=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[9] O=$abc$34021$new_n3885_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17523[0]_new_inv_ I2=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[9]_new_ I3=$abc$34021$new_n3733_ O=$abc$34021$new_n3886_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[9] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[9] O=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$abc$34021$MC_ALUSrc2_new_inv_ I2=o_DM_wd[9] I3=IG_extendedImmediate[9] O=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=i_IM_instruction[24] I1=$abc$34021$techmap\register_file.$reduce_or$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/REGISTER_FILE.sv:47$181_Y_new_inv_ I2=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[9]_new_ I3=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[9]_new_inv_ O=o_DM_wd[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$34021$new_n3900_ I1=$abc$34021$new_n3891_ I2=$abc$34021$new_n3897_ I3=$abc$34021$new_n3894_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3893_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3892_ O=$abc$34021$new_n3891_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[29][9] I3=register_file.x[25][9] O=$abc$34021$new_n3892_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[28][9] I3=register_file.x[24][9] O=$abc$34021$new_n3893_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n3896_ I3=$abc$34021$new_n3895_ O=$abc$34021$new_n3894_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[23][9] I3=register_file.x[19][9] O=$abc$34021$new_n3895_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[22][9] I3=register_file.x[18][9] O=$abc$34021$new_n3896_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n3899_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3898_ O=$abc$34021$new_n3897_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[21][9] I3=register_file.x[17][9] O=$abc$34021$new_n3898_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[20][9] I3=register_file.x[16][9] O=$abc$34021$new_n3899_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3902_ I3=$abc$34021$new_n3901_ O=$abc$34021$new_n3900_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[31][9] I3=register_file.x[27][9] O=$abc$34021$new_n3901_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[30][9] I3=register_file.x[26][9] O=$abc$34021$new_n3902_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n3907_ I1=$abc$34021$new_n3904_ I2=$abc$34021$new_n3910_ I3=$abc$34021$new_n3913_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n3906_ I3=$abc$34021$new_n3905_ O=$abc$34021$new_n3904_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[7][9] I3=register_file.x[3][9] O=$abc$34021$new_n3905_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[6][9] I3=register_file.x[2][9] O=$abc$34021$new_n3906_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n3909_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3908_ O=$abc$34021$new_n3907_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[5][9] I3=register_file.x[1][9] O=$abc$34021$new_n3908_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[4][9] I3=register_file.x[0][9] O=$abc$34021$new_n3909_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n3912_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3911_ O=$abc$34021$new_n3910_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[13][9] I3=register_file.x[9][9] O=$abc$34021$new_n3911_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[12][9] I3=register_file.x[8][9] O=$abc$34021$new_n3912_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n3915_ I3=$abc$34021$new_n3914_ O=$abc$34021$new_n3913_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[15][9] I3=register_file.x[11][9] O=$abc$34021$new_n3914_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[14][9] I3=register_file.x[10][9] O=$abc$34021$new_n3915_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3917_ I2=i_IM_instruction[29] I3=$abc$34021$new_n3099_ O=IG_extendedImmediate[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=i_IM_instruction[21] I1=$abc$34021$alu_control.i_ALUOp[2]_new_ I2=i_IM_instruction[30] I3=$abc$34021$new_n2346_ O=$abc$34021$new_n3917_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[9] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[9] I2=$abc$34021$new_n3919_ I3=$abc$34021$new_n2984_ O=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17523[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110100011111000
.gate SB_LUT4 I0=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17517[0]_new_ I1=$abc$34021$auto$simplemap.cc:309:simplemap_lut$11127[1]_new_ I2=$abc$34021$alu_control.o_ALUControlLines[1]_new_inv_ I3=$abc$34021$new_n2363_ O=$abc$34021$new_n3919_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n2364_ I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[4] O=$abc$34021$new_n3920_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$34021$new_n3924_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][9]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][1]_new_inv_ O=$abc$34021$new_n3921_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][17]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][21]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][13]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][9]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[4] I3=$abc$34021$new_n2364_ O=$abc$34021$new_n3924_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=o_DM_addr[7] I1=o_DM_addr[6] I2=o_DM_addr[1] I3=o_DM_addr[0] O=$abc$34021$new_n3926_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$34021$new_n3928_ I1=$abc$34021$new_n3941_ I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][16]_new_inv_ I3=$abc$34021$new_n3920_ O=o_DM_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=$abc$34021$new_n3929_ I1=$abc$34021$new_n3935_ I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][0]_new_inv_ I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] O=$abc$34021$new_n3928_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$34021$new_n3931_ I1=$abc$34021$new_n3930_ I2=$abc$34021$techmap$techmap\alu.$procmux$994.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11079_Y_new_inv_ I3=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[0] O=$abc$34021$new_n3929_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][0]_new_ I3=$abc$34021$new_n2315_ O=$abc$34021$new_n3930_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$34021$new_n3932_ I1=$abc$34021$new_n3934_ I2=$abc$34021$new_n2919_ I3=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[0] O=$abc$34021$new_n3931_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17391[0]_new_ I1=$abc$34021$new_n2984_ I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[0] O=$abc$34021$new_n3932_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=$false I2=alu.i_Op1[0] I3=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ O=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17391[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[0] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$new_n3496_ I3=$abc$34021$new_n3019_ O=$abc$34021$new_n3934_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011001110000
.gate SB_LUT4 I0=$abc$34021$new_n2881_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$new_n3936_ I3=$abc$34021$new_n3938_ O=$abc$34021$new_n3935_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=$abc$34021$new_n3937_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][2]_new_inv_ I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] O=$abc$34021$new_n3936_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010000000
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[0] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[1] O=$abc$34021$new_n3937_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][4]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][6]_new_inv_ O=$abc$34021$new_n3938_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][8]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][16]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][24]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][28]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4112_ I2=$abc$34021$new_n3942_ I3=$abc$34021$new_n4045_ O=$abc$34021$new_n3941_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$34021$new_n4011_ I1=$abc$34021$new_n3948_ I2=$abc$34021$new_n3945_ I3=$abc$34021$new_n3943_ O=$abc$34021$new_n3942_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3944_ I2=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[23]_new_ I3=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[20]_new_ O=$abc$34021$new_n3943_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[26] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[26] O=$abc$34021$new_n3944_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[7]_new_ I1=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[9]_new_ I2=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[31]_new_ I3=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[11]_new_ O=$abc$34021$new_n3945_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[11] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[11] O=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[7] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[7] O=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[3]_new_ I1=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[25]_new_ I2=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[6]_new_ I3=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[27]_new_ O=$abc$34021$new_n3948_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[6] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[6] O=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$abc$34021$MC_ALUSrc2_new_inv_ I2=o_DM_wd[6] I3=IG_extendedImmediate[6] O=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=i_IM_instruction[24] I1=$abc$34021$techmap\register_file.$reduce_or$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/REGISTER_FILE.sv:47$181_Y_new_inv_ I2=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[6]_new_inv_ I3=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[6]_new_inv_ O=o_DM_wd[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$34021$new_n3956_ I1=$abc$34021$new_n3953_ I2=$abc$34021$new_n3962_ I3=$abc$34021$new_n3959_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n3955_ I3=$abc$34021$new_n3954_ O=$abc$34021$new_n3953_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[23][6] I3=register_file.x[19][6] O=$abc$34021$new_n3954_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[22][6] I3=register_file.x[18][6] O=$abc$34021$new_n3955_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n3958_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3957_ O=$abc$34021$new_n3956_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[21][6] I3=register_file.x[17][6] O=$abc$34021$new_n3957_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[20][6] I3=register_file.x[16][6] O=$abc$34021$new_n3958_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3961_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3960_ O=$abc$34021$new_n3959_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[29][6] I3=register_file.x[25][6] O=$abc$34021$new_n3960_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[28][6] I3=register_file.x[24][6] O=$abc$34021$new_n3961_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3964_ I3=$abc$34021$new_n3963_ O=$abc$34021$new_n3962_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[31][6] I3=register_file.x[27][6] O=$abc$34021$new_n3963_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[30][6] I3=register_file.x[26][6] O=$abc$34021$new_n3964_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n3969_ I1=$abc$34021$new_n3966_ I2=$abc$34021$new_n3975_ I3=$abc$34021$new_n3972_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3968_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3967_ O=$abc$34021$new_n3966_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[13][6] I3=register_file.x[9][6] O=$abc$34021$new_n3967_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[12][6] I3=register_file.x[8][6] O=$abc$34021$new_n3968_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3971_ I3=$abc$34021$new_n3970_ O=$abc$34021$new_n3969_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[15][6] I3=register_file.x[11][6] O=$abc$34021$new_n3970_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[14][6] I3=register_file.x[10][6] O=$abc$34021$new_n3971_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3974_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3973_ O=$abc$34021$new_n3972_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[5][6] I3=register_file.x[1][6] O=$abc$34021$new_n3973_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[4][6] I3=register_file.x[0][6] O=$abc$34021$new_n3974_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3977_ I3=$abc$34021$new_n3976_ O=$abc$34021$new_n3975_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[7][6] I3=register_file.x[3][6] O=$abc$34021$new_n3976_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[6][6] I3=register_file.x[2][6] O=$abc$34021$new_n3977_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3979_ I2=i_IM_instruction[26] I3=$abc$34021$new_n3099_ O=IG_extendedImmediate[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$alu_control.i_ALUOp[2]_new_ I2=i_IM_instruction[27] I3=$abc$34021$new_n2346_ O=$abc$34021$new_n3979_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[25] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[25] O=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[25]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n2924_ I2=o_DM_wd[25] I3=$abc$34021$MC_ALUSrc2_new_inv_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=i_IM_instruction[24] I1=$abc$34021$techmap\register_file.$reduce_or$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/REGISTER_FILE.sv:47$181_Y_new_inv_ I2=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[25]_new_inv_ I3=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[25]_new_inv_ O=o_DM_wd[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=i_IM_instruction[21] I1=register_file.x[16][25] I2=i_IM_instruction[20] I3=i_IM_instruction[22] O=$abc$34021$new_n3987_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3990_ I3=$abc$34021$new_n3989_ O=$abc$34021$new_n3988_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[23][25] I3=register_file.x[19][25] O=$abc$34021$new_n3989_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[22][25] I3=register_file.x[18][25] O=$abc$34021$new_n3990_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3993_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3992_ O=$abc$34021$new_n3991_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[29][25] I3=register_file.x[25][25] O=$abc$34021$new_n3992_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[28][25] I3=register_file.x[24][25] O=$abc$34021$new_n3993_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n3996_ I3=$abc$34021$new_n3995_ O=$abc$34021$new_n3994_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[31][25] I3=register_file.x[27][25] O=$abc$34021$new_n3995_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[30][25] I3=register_file.x[26][25] O=$abc$34021$new_n3996_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n4001_ I1=$abc$34021$new_n3998_ I2=$abc$34021$new_n4007_ I3=$abc$34021$new_n4004_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4000_ I2=i_IM_instruction[21] I3=$abc$34021$new_n3999_ O=$abc$34021$new_n3998_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[13][25] I3=register_file.x[9][25] O=$abc$34021$new_n3999_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[12][25] I3=register_file.x[8][25] O=$abc$34021$new_n4000_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n4003_ I3=$abc$34021$new_n4002_ O=$abc$34021$new_n4001_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[15][25] I3=register_file.x[11][25] O=$abc$34021$new_n4002_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[14][25] I3=register_file.x[10][25] O=$abc$34021$new_n4003_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4006_ I2=i_IM_instruction[21] I3=$abc$34021$new_n4005_ O=$abc$34021$new_n4004_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[5][25] I3=register_file.x[1][25] O=$abc$34021$new_n4005_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[4][25] I3=register_file.x[0][25] O=$abc$34021$new_n4006_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n4009_ I3=$abc$34021$new_n4008_ O=$abc$34021$new_n4007_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[7][25] I3=register_file.x[3][25] O=$abc$34021$new_n4008_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[6][25] I3=register_file.x[2][25] O=$abc$34021$new_n4009_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[3] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] O=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[4]_new_ I1=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[16]_new_ I2=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[1]_new_ I3=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[13]_new_ O=$abc$34021$new_n4011_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[1] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] O=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[16] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[16] O=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$abc$34021$MC_ALUSrc2_new_inv_ I2=o_DM_wd[16] I3=IG_extendedImmediate[16] O=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=i_IM_instruction[24] I1=$abc$34021$techmap\register_file.$reduce_or$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/REGISTER_FILE.sv:47$181_Y_new_inv_ I2=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[16]_new_inv_ I3=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[16]_new_inv_ O=o_DM_wd[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$34021$new_n4020_ I1=$abc$34021$new_n4017_ I2=$abc$34021$new_n4026_ I3=$abc$34021$new_n4023_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n4019_ I3=$abc$34021$new_n4018_ O=$abc$34021$new_n4017_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[23][16] I3=register_file.x[19][16] O=$abc$34021$new_n4018_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[22][16] I3=register_file.x[18][16] O=$abc$34021$new_n4019_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n4022_ I2=i_IM_instruction[21] I3=$abc$34021$new_n4021_ O=$abc$34021$new_n4020_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[21][16] I3=register_file.x[17][16] O=$abc$34021$new_n4021_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[20][16] I3=register_file.x[16][16] O=$abc$34021$new_n4022_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4025_ I2=i_IM_instruction[21] I3=$abc$34021$new_n4024_ O=$abc$34021$new_n4023_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[29][16] I3=register_file.x[25][16] O=$abc$34021$new_n4024_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[28][16] I3=register_file.x[24][16] O=$abc$34021$new_n4025_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n4028_ I3=$abc$34021$new_n4027_ O=$abc$34021$new_n4026_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[31][16] I3=register_file.x[27][16] O=$abc$34021$new_n4027_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[30][16] I3=register_file.x[26][16] O=$abc$34021$new_n4028_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n4033_ I1=$abc$34021$new_n4030_ I2=$abc$34021$new_n4039_ I3=$abc$34021$new_n4036_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4032_ I2=i_IM_instruction[21] I3=$abc$34021$new_n4031_ O=$abc$34021$new_n4030_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[13][16] I3=register_file.x[9][16] O=$abc$34021$new_n4031_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[12][16] I3=register_file.x[8][16] O=$abc$34021$new_n4032_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n4035_ I3=$abc$34021$new_n4034_ O=$abc$34021$new_n4033_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[15][16] I3=register_file.x[11][16] O=$abc$34021$new_n4034_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[14][16] I3=register_file.x[10][16] O=$abc$34021$new_n4035_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4038_ I2=i_IM_instruction[21] I3=$abc$34021$new_n4037_ O=$abc$34021$new_n4036_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[5][16] I3=register_file.x[1][16] O=$abc$34021$new_n4037_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[4][16] I3=register_file.x[0][16] O=$abc$34021$new_n4038_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n4041_ I3=$abc$34021$new_n4040_ O=$abc$34021$new_n4039_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[7][16] I3=register_file.x[3][16] O=$abc$34021$new_n4040_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[6][16] I3=register_file.x[2][16] O=$abc$34021$new_n4041_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n4043_ I3=$abc$34021$new_n2916_ O=IG_extendedImmediate[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=i_IM_instruction[17] I1=$abc$34021$new_n1656_ I2=i_IM_instruction[28] I3=$abc$34021$alu_control.i_ALUOp[2]_new_ O=$abc$34021$new_n4043_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[4] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[4] O=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$abc$34021$new_n4110_ I1=$abc$34021$new_n4078_ I2=$abc$34021$new_n4076_ I3=$abc$34021$new_n4046_ O=$abc$34021$new_n4045_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[28]_new_ I1=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[29]_new_ I2=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[22]_new_ I3=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[17]_new_ O=$abc$34021$new_n4046_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[28] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[28] O=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[28]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n2924_ I2=o_DM_wd[28] I3=$abc$34021$MC_ALUSrc2_new_inv_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=i_IM_instruction[24] I1=$abc$34021$techmap\register_file.$reduce_or$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/REGISTER_FILE.sv:47$181_Y_new_inv_ I2=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[28]_new_inv_ I3=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[28]_new_inv_ O=o_DM_wd[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$34021$new_n4054_ I1=$abc$34021$new_n4051_ I2=$abc$34021$new_n4060_ I3=$abc$34021$new_n4057_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n4053_ I3=$abc$34021$new_n4052_ O=$abc$34021$new_n4051_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[23][28] I3=register_file.x[19][28] O=$abc$34021$new_n4052_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[22][28] I3=register_file.x[18][28] O=$abc$34021$new_n4053_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n4056_ I2=i_IM_instruction[21] I3=$abc$34021$new_n4055_ O=$abc$34021$new_n4054_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[21][28] I3=register_file.x[17][28] O=$abc$34021$new_n4055_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[20][28] I3=register_file.x[16][28] O=$abc$34021$new_n4056_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4059_ I2=i_IM_instruction[21] I3=$abc$34021$new_n4058_ O=$abc$34021$new_n4057_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[29][28] I3=register_file.x[25][28] O=$abc$34021$new_n4058_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[28][28] I3=register_file.x[24][28] O=$abc$34021$new_n4059_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n4062_ I3=$abc$34021$new_n4061_ O=$abc$34021$new_n4060_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[31][28] I3=register_file.x[27][28] O=$abc$34021$new_n4061_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[30][28] I3=register_file.x[26][28] O=$abc$34021$new_n4062_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n4067_ I1=$abc$34021$new_n4064_ I2=$abc$34021$new_n4073_ I3=$abc$34021$new_n4070_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4066_ I2=i_IM_instruction[21] I3=$abc$34021$new_n4065_ O=$abc$34021$new_n4064_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[13][28] I3=register_file.x[9][28] O=$abc$34021$new_n4065_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[12][28] I3=register_file.x[8][28] O=$abc$34021$new_n4066_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n4069_ I3=$abc$34021$new_n4068_ O=$abc$34021$new_n4067_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[15][28] I3=register_file.x[11][28] O=$abc$34021$new_n4068_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[14][28] I3=register_file.x[10][28] O=$abc$34021$new_n4069_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4072_ I2=i_IM_instruction[21] I3=$abc$34021$new_n4071_ O=$abc$34021$new_n4070_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[5][28] I3=register_file.x[1][28] O=$abc$34021$new_n4071_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[4][28] I3=register_file.x[0][28] O=$abc$34021$new_n4072_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n4075_ I3=$abc$34021$new_n4074_ O=$abc$34021$new_n4073_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[7][28] I3=register_file.x[3][28] O=$abc$34021$new_n4074_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[6][28] I3=register_file.x[2][28] O=$abc$34021$new_n4075_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[10]_new_ I1=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[5]_new_ I2=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[24]_new_ I3=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[12]_new_ O=$abc$34021$new_n4076_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[10] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[10] O=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[21]_new_ I1=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[19]_new_ I2=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[15]_new_ I3=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[14]_new_ O=$abc$34021$new_n4078_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[15] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[15] O=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[19] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[19] O=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[21] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[21] O=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n2924_ I2=o_DM_wd[21] I3=$abc$34021$MC_ALUSrc2_new_inv_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=i_IM_instruction[24] I1=$abc$34021$techmap\register_file.$reduce_or$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/REGISTER_FILE.sv:47$181_Y_new_inv_ I2=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[21]_new_inv_ I3=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[21]_new_inv_ O=o_DM_wd[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$34021$new_n4088_ I1=$abc$34021$new_n4085_ I2=$abc$34021$new_n4094_ I3=$abc$34021$new_n4091_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=i_IM_instruction[21] I2=$abc$34021$new_n4087_ I3=$abc$34021$new_n4086_ O=$abc$34021$new_n4085_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[23][21] I3=register_file.x[19][21] O=$abc$34021$new_n4086_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[22][21] I3=register_file.x[18][21] O=$abc$34021$new_n4087_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n4090_ I2=i_IM_instruction[21] I3=$abc$34021$new_n4089_ O=$abc$34021$new_n4088_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[21][21] I3=register_file.x[17][21] O=$abc$34021$new_n4089_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[20][21] I3=register_file.x[16][21] O=$abc$34021$new_n4090_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4093_ I2=i_IM_instruction[21] I3=$abc$34021$new_n4092_ O=$abc$34021$new_n4091_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[29][21] I3=register_file.x[25][21] O=$abc$34021$new_n4092_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[28][21] I3=register_file.x[24][21] O=$abc$34021$new_n4093_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n4096_ I3=$abc$34021$new_n4095_ O=$abc$34021$new_n4094_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[31][21] I3=register_file.x[27][21] O=$abc$34021$new_n4095_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[30][21] I3=register_file.x[26][21] O=$abc$34021$new_n4096_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$new_n4101_ I1=$abc$34021$new_n4098_ I2=$abc$34021$new_n4107_ I3=$abc$34021$new_n4104_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$a$1361[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4100_ I2=i_IM_instruction[21] I3=$abc$34021$new_n4099_ O=$abc$34021$new_n4098_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[5][21] I3=register_file.x[1][21] O=$abc$34021$new_n4099_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[4][21] I3=register_file.x[0][21] O=$abc$34021$new_n4100_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[23] I1=i_IM_instruction[21] I2=$abc$34021$new_n4103_ I3=$abc$34021$new_n4102_ O=$abc$34021$new_n4101_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[7][21] I3=register_file.x[3][21] O=$abc$34021$new_n4102_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[6][21] I3=register_file.x[2][21] O=$abc$34021$new_n4103_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=i_IM_instruction[21] I1=i_IM_instruction[20] I2=$abc$34021$new_n4105_ I3=$abc$34021$new_n4106_ O=$abc$34021$new_n4104_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010100010
.gate SB_LUT4 I0=$false I1=i_IM_instruction[22] I2=register_file.x[15][21] I3=register_file.x[11][21] O=$abc$34021$new_n4105_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=i_IM_instruction[22] I2=register_file.x[14][21] I3=register_file.x[10][21] O=$abc$34021$new_n4106_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=i_IM_instruction[23] I1=$abc$34021$new_n4109_ I2=i_IM_instruction[21] I3=$abc$34021$new_n4108_ O=$abc$34021$new_n4107_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[13][21] I3=register_file.x[9][21] O=$abc$34021$new_n4108_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=i_IM_instruction[22] I1=i_IM_instruction[20] I2=register_file.x[12][21] I3=register_file.x[8][21] O=$abc$34021$new_n4109_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[18]_new_ I1=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[30]_new_ I2=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[2]_new_ I3=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[8]_new_ O=$abc$34021$new_n4110_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[18] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[18] O=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$abc$34021$new_n4113_ I1=$abc$34021$new_n2363_ I2=$abc$34021$new_n2983_ I3=$abc$34021$auto$rtlil.cc:1864:Xor$1250_new_inv_ O=$abc$34021$new_n4112_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:491:replace_alu$1233[31] I1=$abc$34021$new_n2363_ I2=$abc$34021$new_n2357_ I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$11630[0]_new_ O=$abc$34021$new_n4113_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4118_ I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][5]_new_inv_ I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$7\buffer[31:0][1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][1]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][3]_new_inv_ O=$abc$34021$new_n4118_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[1] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[2] O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[3] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[4] O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3030_ I2=$abc$34021$new_n3102_ I3=$abc$34021$new_n3109_ O=$abc$34021$new_n4121_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$abc$34021$new_n4126_ I1=$abc$34021$new_n4125_ I2=$abc$34021$new_n3016_ I3=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[1] O=$abc$34021$new_n4124_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[1] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17405[0]_new_ I3=$abc$34021$new_n2955_ O=$abc$34021$new_n4125_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110000
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n2956_ I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[1] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] O=$abc$34021$new_n4126_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$34021$new_n2953_ I1=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[1]_new_ I2=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[1] I3=$abc$34021$techmap$techmap\alu.$procmux$994.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11079_Y_new_inv_ O=$abc$34021$new_n4127_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$34021$new_n4131_ I1=$abc$34021$new_n4882_ I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][6]_new_inv_ I3=$abc$34021$new_n3877_ O=o_DM_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111101110111
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][6]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$7\buffer[31:0][6]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][6]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][10]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$7\buffer[31:0][6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$34021$new_n2315_ I1=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$10\buffer[31:0][22]_new_ I2=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[6] I3=$abc$34021$new_n2919_ O=$abc$34021$new_n4131_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[6] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[6] I2=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17475[0]_new_ I3=$abc$34021$new_n2955_ O=$abc$34021$new_n4136_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110000
.gate SB_LUT4 I0=$abc$34021$new_n4141_ I1=$abc$34021$new_n4885_ I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][7]_new_inv_ I3=$abc$34021$new_n3877_ O=o_DM_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111101110111
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][7]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$7\buffer[31:0][7]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][11]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][7]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$7\buffer[31:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][9]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][7]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$abc$34021$new_n4142_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$new_n2315_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][7]_new_inv_ O=$abc$34021$new_n4141_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[7] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[7] I2=$abc$34021$new_n2522_ I3=$abc$34021$new_n2955_ O=$abc$34021$new_n4147_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110000
.gate SB_LUT4 I0=o_DM_addr[21] I1=o_DM_addr[16] I2=o_DM_addr[4] I3=o_DM_addr[10] O=$abc$34021$new_n4148_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$34021$new_n2315_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][10]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][2]_new_ O=$abc$34021$new_n4150_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101000001000
.gate SB_LUT4 I0=$abc$34021$new_n2881_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][2]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][10]_new_inv_ O=$abc$34021$new_n4151_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17531[0]_new_ I2=$abc$34021$new_n2919_ I3=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[10] O=$abc$34021$new_n4156_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$34021$new_n2953_ I1=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[10]_new_ I2=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[10] I3=$abc$34021$techmap$techmap\alu.$procmux$994.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11079_Y_new_inv_ O=$abc$34021$new_n4157_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4160_ I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][4]_new_inv_ I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][8]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][4]_new_inv_ O=$abc$34021$new_n4160_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][4]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][6]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$34021$new_n3920_ I1=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][20]_new_inv_ I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$10\buffer[31:0][20]_new_ I3=$abc$34021$new_n2315_ O=$abc$34021$new_n4162_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$abc$34021$new_n2953_ I1=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[4]_new_ I2=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[4] I3=$abc$34021$techmap$techmap\alu.$procmux$994.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11079_Y_new_inv_ O=$abc$34021$new_n4164_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[4] I1=$abc$34021$new_n2919_ I2=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ I3=pc[4] O=$abc$34021$new_n4166_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$34021$new_n4169_ I1=$abc$34021$new_n4175_ I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][16]_new_inv_ I3=$abc$34021$new_n2881_ O=o_DM_addr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=$abc$34021$new_n4170_ I1=$abc$34021$new_n2731_ I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][0]_new_ I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] O=$abc$34021$new_n4169_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101010101010
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4174_ I2=$abc$34021$new_n4172_ I3=$abc$34021$new_n4171_ O=$abc$34021$new_n4170_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$34021$new_n2953_ I1=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[16]_new_ I2=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[16] I3=$abc$34021$techmap$techmap\alu.$procmux$994.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11079_Y_new_inv_ O=$abc$34021$new_n4171_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17615[0]_new_inv_ I2=$abc$34021$new_n3016_ I3=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[16] O=$abc$34021$new_n4172_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$34021$alu_control.i_ALUOp[2]_new_ I1=i_IM_instruction[5] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[4] I3=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36$12_Y[16] O=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17615[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101010111110111
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[16] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[16] I2=$abc$34021$new_n2955_ I3=$abc$34021$new_n2956_ O=$abc$34021$new_n4174_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000111010001111
.gate SB_LUT4 I0=$abc$34021$new_n2315_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][8]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][16]_new_inv_ O=$abc$34021$new_n4175_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$new_n2731_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][5]_new_inv_ O=$abc$34021$new_n4178_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17685[0]_new_inv_ I2=$abc$34021$new_n3016_ I3=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[21] O=$abc$34021$new_n4180_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$34021$alu_control.i_ALUOp[2]_new_ I1=i_IM_instruction[5] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[9] I3=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36$12_Y[21] O=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17685[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101010111110111
.gate SB_LUT4 I0=$abc$34021$new_n2953_ I1=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[21]_new_ I2=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[21] I3=$abc$34021$techmap$techmap\alu.$procmux$994.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11079_Y_new_inv_ O=$abc$34021$new_n4184_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$34021$new_n2315_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][13]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][21]_new_inv_ O=$abc$34021$new_n4185_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=o_DM_addr[25] I1=o_DM_addr[28] I2=o_DM_addr[18] I3=o_DM_addr[3] O=$abc$34021$new_n4186_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$34021$new_n2953_ I1=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[3]_new_ I2=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[3] I3=$abc$34021$techmap$techmap\alu.$procmux$994.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11079_Y_new_inv_ O=$abc$34021$new_n4192_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$34021$new_n4199_ I1=$abc$34021$new_n4205_ I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][18]_new_inv_ I3=$abc$34021$new_n2881_ O=o_DM_addr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4200_ I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$10\buffer[31:0][18]_new_ I3=$abc$34021$new_n2731_ O=$abc$34021$new_n4199_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$34021$new_n4204_ I1=$abc$34021$new_n4201_ I2=$abc$34021$new_n4202_ I3=$abc$34021$techmap$techmap\alu.$procmux$994.$and$/usr/local/bin/../share/yosys/techmap.v:434$11082_Y[18]_new_ O=$abc$34021$new_n4200_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$abc$34021$new_n2953_ I1=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[18]_new_ I2=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[18] I3=$abc$34021$techmap$techmap\alu.$procmux$994.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11079_Y_new_inv_ O=$abc$34021$new_n4201_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[18] I1=$abc$34021$new_n2919_ I2=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ I3=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36$12_Y[18] O=$abc$34021$new_n4202_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$simplemap.cc:309:simplemap_lut$14377_new_ I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[6] O=$abc$34021$techmap$techmap\alu.$procmux$994.$and$/usr/local/bin/../share/yosys/techmap.v:434$11082_Y[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[18] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[18] I2=$abc$34021$new_n2955_ I3=$abc$34021$new_n2956_ O=$abc$34021$new_n4204_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000111010001111
.gate SB_LUT4 I0=$abc$34021$new_n2315_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][18]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][10]_new_inv_ O=$abc$34021$new_n4205_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$34021$new_n4208_ I1=$abc$34021$new_n4207_ I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$7\buffer[31:0][28]_new_inv_ I3=$abc$34021$new_n2315_ O=o_DM_addr[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=$abc$34021$new_n2731_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][12]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][4]_new_inv_ O=$abc$34021$new_n4207_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4209_ I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][28]_new_ I3=$abc$34021$new_n2881_ O=$abc$34021$new_n4208_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4213_ I2=$abc$34021$new_n4212_ I3=$abc$34021$new_n4210_ O=$abc$34021$new_n4209_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4211_ I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[16] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$14377_new_ O=$abc$34021$new_n4210_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[28] I1=$abc$34021$new_n2919_ I2=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ I3=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36$12_Y[28] O=$abc$34021$new_n4211_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$34021$new_n2953_ I1=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[28]_new_ I2=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[28] I3=$abc$34021$techmap$techmap\alu.$procmux$994.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11079_Y_new_inv_ O=$abc$34021$new_n4212_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[28] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[28] I2=$abc$34021$new_n2955_ I3=$abc$34021$new_n2956_ O=$abc$34021$new_n4213_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000111010001111
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I1=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][20]_new_inv_ I2=$abc$34021$new_n4216_ I3=$abc$34021$new_n4215_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$7\buffer[31:0][28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][24]_new_inv_ O=$abc$34021$new_n4215_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][26]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][28]_new_inv_ O=$abc$34021$new_n4216_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4221_ I2=$abc$34021$new_n4220_ I3=$abc$34021$new_n4218_ O=o_DM_addr[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$abc$34021$new_n2315_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][17]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][25]_new_inv_ O=$abc$34021$new_n4218_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][25]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][21]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$34021$new_n2731_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][9]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][1]_new_ O=$abc$34021$new_n4220_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101000001000
.gate SB_LUT4 I0=$abc$34021$new_n4222_ I1=$abc$34021$new_n4225_ I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][25]_new_ I3=$abc$34021$new_n2881_ O=$abc$34021$new_n4221_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$abc$34021$new_n4224_ I1=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17741[0]_new_inv_ I2=$abc$34021$new_n2919_ I3=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[25] O=$abc$34021$new_n4222_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$abc$34021$alu_control.i_ALUOp[2]_new_ I1=i_IM_instruction[5] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[13] I3=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36$12_Y[25] O=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17741[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101010111110111
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[25] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[25] I2=$abc$34021$new_n2955_ I3=$abc$34021$new_n2956_ O=$abc$34021$new_n4224_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000111010001111
.gate SB_LUT4 I0=$abc$34021$new_n2953_ I1=$abc$34021$auto$alumacc.cc:490:replace_alu$1256[25]_new_ I2=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[25] I3=$abc$34021$techmap$techmap\alu.$procmux$994.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11079_Y_new_inv_ O=$abc$34021$new_n4225_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=i_IM_instruction[14] I2=i_IM_instruction[12] I3=i_IM_instruction[13] O=$abc$34021$auto$opt_reduce.cc:132:opt_mux$1127_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100111100
.gate SB_LUT4 I0=$abc$34021$techmap$techmap\branch_jump_control.$procmux$730.$and$/usr/local/bin/../share/yosys/techmap.v:434$9119_Y[1]_new_ I1=$abc$34021$new_n1745_ I2=$abc$34021$new_n3775_ I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$13036_new_ O=$abc$34021$new_n4227_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=$abc$34021$auto$simplemap.cc:309:simplemap_lut$13036_new_ I1=i_IM_instruction[12] I2=i_IM_instruction[14] I3=i_IM_instruction[13] O=$abc$34021$techmap$techmap\branch_jump_control.$procmux$730.$and$/usr/local/bin/../share/yosys/techmap.v:434$9119_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000101000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n1659_ I3=$abc$34021$techmap$techmap\branch_jump_control.$procmux$730.$and$/usr/local/bin/../share/yosys/techmap.v:434$9119_Y[1]_new_ O=$abc$34021$BJC_result[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=i_rstn I3=$abc$34021$auto$rtlil.cc:1969:NotGate$32127 O=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29976
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=i_rstn I3=$abc$34021$auto$rtlil.cc:1969:NotGate$32861 O=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30264
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=i_rstn I3=$abc$34021$auto$rtlil.cc:1969:NotGate$31909 O=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30552
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4242_ I2=$abc$34021$MC_regSrc[1]_new_inv_ I3=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[0]_new_inv_ O=register_file.i_Wd[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=o_DM_ren I1=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14879_Y[0]_new_inv_ I2=o_DM_addr[0] I3=$abc$34021$MC_regSrc[0]_new_inv_ O=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[0]_new_ I1=i_IM_instruction[13] I2=$abc$34021$new_n4238_ I3=$abc$34021$new_n4236_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14879_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$false I1=$false I2=o_DM_addr[0] I3=$abc$34021$techmap$techmap\load_store_unit.$shiftx$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/LOAD_STORE_UNIT.sv:48$95.$3\buffer[63:0][8]_new_inv_ O=$abc$34021$new_n4236_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=o_DM_addr[1] I2=i_DM_rd[24] I3=i_DM_rd[8] O=$abc$34021$techmap$techmap\load_store_unit.$shiftx$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/LOAD_STORE_UNIT.sv:48$95.$3\buffer[63:0][8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=o_DM_addr[1] I1=o_DM_addr[0] I2=i_DM_rd[16] I3=i_DM_rd[0] O=$abc$34021$new_n4238_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=i_DM_rd[0] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12170_new_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=i_IM_instruction[13] I2=i_IM_instruction[14] I3=i_IM_instruction[12] O=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12170_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$simplemap.cc:256:simplemap_eqne$9228_new_inv_ I3=o_DM_ren O=$abc$34021$MC_regSrc[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=S_B[0] I3=$abc$34021$new_n1655_ O=$abc$34021$new_n4242_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 I1=$abc$34021$new_n4242_ I2=$abc$34021$MC_regSrc[1]_new_inv_ I3=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[0]_new_inv_ O=$abc$34021$auto$rtlil.cc:1906:Mux$1285[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4251_ I2=$abc$34021$MC_regSrc[1]_new_inv_ I3=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[1]_new_inv_ O=register_file.i_Wd[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=o_DM_ren I1=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14879_Y[1]_new_inv_ I2=o_DM_addr[1] I3=$abc$34021$MC_regSrc[0]_new_inv_ O=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[1]_new_ I1=i_IM_instruction[13] I2=$abc$34021$new_n4249_ I3=$abc$34021$new_n4247_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14879_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$false I1=$false I2=o_DM_addr[0] I3=$abc$34021$techmap$techmap\load_store_unit.$shiftx$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/LOAD_STORE_UNIT.sv:48$95.$3\buffer[63:0][9]_new_inv_ O=$abc$34021$new_n4247_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=o_DM_addr[1] I2=i_DM_rd[25] I3=i_DM_rd[9] O=$abc$34021$techmap$techmap\load_store_unit.$shiftx$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/LOAD_STORE_UNIT.sv:48$95.$3\buffer[63:0][9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=o_DM_addr[1] I1=o_DM_addr[0] I2=i_DM_rd[17] I3=i_DM_rd[1] O=$abc$34021$new_n4249_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=i_DM_rd[1] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12170_new_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=pc[1] I3=$abc$34021$new_n1655_ O=$abc$34021$new_n4251_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 I1=$abc$34021$new_n4251_ I2=$abc$34021$MC_regSrc[1]_new_inv_ I3=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[1]_new_inv_ O=$abc$34021$auto$rtlil.cc:1906:Mux$1285[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4260_ I2=$abc$34021$MC_regSrc[1]_new_inv_ I3=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[2]_new_inv_ O=register_file.i_Wd[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=o_DM_ren I1=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14879_Y[2]_new_inv_ I2=o_DM_addr[2] I3=$abc$34021$MC_regSrc[0]_new_inv_ O=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[2]_new_ I1=i_IM_instruction[13] I2=$abc$34021$new_n4258_ I3=$abc$34021$new_n4256_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14879_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$false I1=$false I2=o_DM_addr[0] I3=$abc$34021$techmap$techmap\load_store_unit.$shiftx$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/LOAD_STORE_UNIT.sv:48$95.$3\buffer[63:0][10]_new_inv_ O=$abc$34021$new_n4256_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=o_DM_addr[1] I2=i_DM_rd[26] I3=i_DM_rd[10] O=$abc$34021$techmap$techmap\load_store_unit.$shiftx$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/LOAD_STORE_UNIT.sv:48$95.$3\buffer[63:0][10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=o_DM_addr[1] I1=o_DM_addr[0] I2=i_DM_rd[18] I3=i_DM_rd[2] O=$abc$34021$new_n4258_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=i_DM_rd[2] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12170_new_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=pc[2] I3=$abc$34021$new_n1655_ O=$abc$34021$new_n4260_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 I1=$abc$34021$new_n4260_ I2=$abc$34021$MC_regSrc[1]_new_inv_ I3=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[2]_new_inv_ O=$abc$34021$auto$rtlil.cc:1906:Mux$1285[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4271_ I2=$abc$34021$MC_regSrc[1]_new_inv_ I3=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[3]_new_inv_ O=register_file.i_Wd[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=$false I2=o_DM_addr[1] I3=o_DM_addr[0] O=$abc$34021$techmap$techmap\load_store_unit.$procmux$681.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14448_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4269_ I2=$abc$34021$techmap$techmap\load_store_unit.$procmux$681.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14448_Y[3]_new_ I3=i_DM_rd[19] O=$abc$34021$new_n4267_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$false I2=o_DM_addr[1] I3=o_DM_addr[0] O=$abc$34021$techmap$techmap\load_store_unit.$procmux$681.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14448_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=o_DM_addr[0] I1=o_DM_addr[1] I2=i_DM_rd[27] I3=i_DM_rd[11] O=$abc$34021$new_n4269_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$S_FOUR[3]_new_inv_ I3=$abc$34021$new_n1655_ O=$abc$34021$new_n4271_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=pc[3] I3=pc[2] O=$abc$34021$S_FOUR[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 I1=$abc$34021$new_n4271_ I2=$abc$34021$MC_regSrc[1]_new_inv_ I3=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[3]_new_inv_ O=$abc$34021$auto$rtlil.cc:1906:Mux$1285[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4281_ I2=$abc$34021$MC_regSrc[1]_new_inv_ I3=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[4]_new_inv_ O=register_file.i_Wd[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4279_ I2=$abc$34021$techmap$techmap\load_store_unit.$procmux$681.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14448_Y[3]_new_ I3=i_DM_rd[20] O=$abc$34021$new_n4278_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=o_DM_addr[0] I1=o_DM_addr[1] I2=i_DM_rd[28] I3=i_DM_rd[12] O=$abc$34021$new_n4279_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$false I2=S_FOUR[4] I3=$abc$34021$new_n1655_ O=$abc$34021$new_n4281_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 I1=$abc$34021$new_n4281_ I2=$abc$34021$MC_regSrc[1]_new_inv_ I3=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[4]_new_inv_ O=$abc$34021$auto$rtlil.cc:1906:Mux$1285[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4290_ I2=$abc$34021$MC_regSrc[1]_new_inv_ I3=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[5]_new_inv_ O=register_file.i_Wd[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=o_DM_ren I1=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14879_Y[5]_new_inv_ I2=o_DM_addr[5] I3=$abc$34021$MC_regSrc[0]_new_inv_ O=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[5]_new_ I1=i_IM_instruction[13] I2=$abc$34021$new_n4288_ I3=$abc$34021$new_n4286_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14879_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$false I1=$false I2=o_DM_addr[0] I3=$abc$34021$techmap$techmap\load_store_unit.$shiftx$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/LOAD_STORE_UNIT.sv:48$95.$3\buffer[63:0][13]_new_inv_ O=$abc$34021$new_n4286_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=o_DM_addr[1] I2=i_DM_rd[29] I3=i_DM_rd[13] O=$abc$34021$techmap$techmap\load_store_unit.$shiftx$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/LOAD_STORE_UNIT.sv:48$95.$3\buffer[63:0][13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=o_DM_addr[1] I1=o_DM_addr[0] I2=i_DM_rd[21] I3=i_DM_rd[5] O=$abc$34021$new_n4288_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=i_DM_rd[5] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12170_new_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=S_FOUR[5] I3=$abc$34021$new_n1655_ O=$abc$34021$new_n4290_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 I1=$abc$34021$new_n4290_ I2=$abc$34021$MC_regSrc[1]_new_inv_ I3=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[5]_new_inv_ O=$abc$34021$auto$rtlil.cc:1906:Mux$1285[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4299_ I2=$abc$34021$MC_regSrc[1]_new_inv_ I3=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[6]_new_inv_ O=register_file.i_Wd[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=o_DM_ren I1=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14879_Y[6]_new_inv_ I2=o_DM_addr[6] I3=$abc$34021$MC_regSrc[0]_new_inv_ O=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[6]_new_ I1=i_IM_instruction[13] I2=$abc$34021$new_n4297_ I3=$abc$34021$new_n4295_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14879_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$false I1=$false I2=o_DM_addr[0] I3=$abc$34021$techmap$techmap\load_store_unit.$shiftx$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/LOAD_STORE_UNIT.sv:48$95.$3\buffer[63:0][14]_new_inv_ O=$abc$34021$new_n4295_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=o_DM_addr[1] I2=i_DM_rd[30] I3=i_DM_rd[14] O=$abc$34021$techmap$techmap\load_store_unit.$shiftx$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/LOAD_STORE_UNIT.sv:48$95.$3\buffer[63:0][14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=o_DM_addr[1] I1=o_DM_addr[0] I2=i_DM_rd[22] I3=i_DM_rd[6] O=$abc$34021$new_n4297_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=i_DM_rd[6] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12170_new_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=S_FOUR[6] I3=$abc$34021$new_n1655_ O=$abc$34021$new_n4299_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 I1=$abc$34021$new_n4299_ I2=$abc$34021$MC_regSrc[1]_new_inv_ I3=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[6]_new_inv_ O=$abc$34021$auto$rtlil.cc:1906:Mux$1285[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$abc$34021$MC_regSrc[1]_new_inv_ I1=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[7]_new_inv_ I2=S_FOUR[7] I3=$abc$34021$new_n1655_ O=register_file.i_Wd[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=o_DM_ren I1=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14879_Y[7]_new_inv_ I2=o_DM_addr[7] I3=$abc$34021$MC_regSrc[0]_new_inv_ O=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[7]_new_ I1=i_IM_instruction[13] I2=$abc$34021$new_n4305_ I3=$abc$34021$new_n4304_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14879_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=o_DM_addr[0] I1=o_DM_addr[1] I2=i_DM_rd[31] I3=i_DM_rd[15] O=$abc$34021$new_n4304_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=o_DM_addr[1] I1=o_DM_addr[0] I2=i_DM_rd[23] I3=i_DM_rd[7] O=$abc$34021$new_n4305_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=$false I2=i_DM_rd[7] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12170_new_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=register_file.i_Wd[7] I3=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 O=$abc$34021$auto$rtlil.cc:1906:Mux$1285[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4315_ I2=$abc$34021$MC_regSrc[1]_new_inv_ I3=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[8]_new_inv_ O=register_file.i_Wd[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4310_ I2=o_DM_addr[8] I3=$abc$34021$MC_regSrc[0]_new_inv_ O=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=o_DM_ren I1=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14884_Y[7]_new_ I2=$abc$34021$new_n4313_ I3=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[8]_new_ O=$abc$34021$new_n4310_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$simplemap.cc:168:logic_reduce$13753_new_inv_ I2=$abc$34021$new_n4304_ I3=$abc$34021$new_n4305_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14884_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$false I1=i_IM_instruction[14] I2=i_IM_instruction[13] I3=i_IM_instruction[12] O=$abc$34021$auto$simplemap.cc:168:logic_reduce$13753_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12179[0]_new_ I1=o_DM_addr[0] I2=$abc$34021$techmap$techmap\load_store_unit.$shiftx$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/LOAD_STORE_UNIT.sv:48$95.$3\buffer[63:0][8]_new_inv_ I3=i_DM_rd[16] O=$abc$34021$new_n4313_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101000000010
.gate SB_LUT4 I0=$false I1=$false I2=i_DM_rd[8] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12170_new_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=S_FOUR[8] I3=$abc$34021$new_n1655_ O=$abc$34021$new_n4315_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 I1=$abc$34021$new_n4315_ I2=$abc$34021$MC_regSrc[1]_new_inv_ I3=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[8]_new_inv_ O=$abc$34021$auto$rtlil.cc:1906:Mux$1285[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4322_ I2=$abc$34021$MC_regSrc[1]_new_inv_ I3=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[9]_new_inv_ O=register_file.i_Wd[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4319_ I2=o_DM_addr[9] I3=$abc$34021$MC_regSrc[0]_new_inv_ O=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=o_DM_ren I1=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14884_Y[7]_new_ I2=$abc$34021$new_n4320_ I3=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[9]_new_ O=$abc$34021$new_n4319_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12179[0]_new_ I1=o_DM_addr[0] I2=$abc$34021$techmap$techmap\load_store_unit.$shiftx$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/LOAD_STORE_UNIT.sv:48$95.$3\buffer[63:0][9]_new_inv_ I3=i_DM_rd[17] O=$abc$34021$new_n4320_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101000000010
.gate SB_LUT4 I0=$false I1=$false I2=i_DM_rd[9] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12170_new_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=S_FOUR[9] I3=$abc$34021$new_n1655_ O=$abc$34021$new_n4322_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 I1=$abc$34021$new_n4322_ I2=$abc$34021$MC_regSrc[1]_new_inv_ I3=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[9]_new_inv_ O=$abc$34021$auto$rtlil.cc:1906:Mux$1285[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4329_ I2=$abc$34021$MC_regSrc[1]_new_inv_ I3=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[10]_new_inv_ O=register_file.i_Wd[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4326_ I2=o_DM_addr[10] I3=$abc$34021$MC_regSrc[0]_new_inv_ O=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=o_DM_ren I1=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14884_Y[7]_new_ I2=$abc$34021$new_n4327_ I3=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[10]_new_ O=$abc$34021$new_n4326_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12179[0]_new_ I1=o_DM_addr[0] I2=$abc$34021$techmap$techmap\load_store_unit.$shiftx$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/LOAD_STORE_UNIT.sv:48$95.$3\buffer[63:0][10]_new_inv_ I3=i_DM_rd[18] O=$abc$34021$new_n4327_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101000000010
.gate SB_LUT4 I0=$false I1=$false I2=i_DM_rd[10] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12170_new_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=S_FOUR[10] I3=$abc$34021$new_n1655_ O=$abc$34021$new_n4329_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 I1=$abc$34021$new_n4329_ I2=$abc$34021$MC_regSrc[1]_new_inv_ I3=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[10]_new_inv_ O=$abc$34021$auto$rtlil.cc:1906:Mux$1285[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4337_ I2=$abc$34021$MC_regSrc[1]_new_inv_ I3=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[11]_new_inv_ O=register_file.i_Wd[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4333_ I2=o_DM_addr[11] I3=$abc$34021$MC_regSrc[0]_new_inv_ O=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=o_DM_ren I1=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14884_Y[7]_new_ I2=$abc$34021$new_n4334_ I3=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[11]_new_ O=$abc$34021$new_n4333_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12179[0]_new_ I1=o_DM_addr[0] I2=$abc$34021$techmap$techmap\load_store_unit.$shiftx$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/LOAD_STORE_UNIT.sv:48$95.$3\buffer[63:0][11]_new_inv_ I3=i_DM_rd[19] O=$abc$34021$new_n4334_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101000000010
.gate SB_LUT4 I0=$false I1=o_DM_addr[1] I2=i_DM_rd[27] I3=i_DM_rd[11] O=$abc$34021$techmap$techmap\load_store_unit.$shiftx$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/LOAD_STORE_UNIT.sv:48$95.$3\buffer[63:0][11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=i_DM_rd[11] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12170_new_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=S_FOUR[11] I3=$abc$34021$new_n1655_ O=$abc$34021$new_n4337_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 I1=$abc$34021$new_n4337_ I2=$abc$34021$MC_regSrc[1]_new_inv_ I3=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[11]_new_inv_ O=$abc$34021$auto$rtlil.cc:1906:Mux$1285[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4345_ I2=$abc$34021$MC_regSrc[1]_new_inv_ I3=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[12]_new_inv_ O=register_file.i_Wd[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4341_ I2=o_DM_addr[12] I3=$abc$34021$MC_regSrc[0]_new_inv_ O=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=o_DM_ren I1=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14884_Y[7]_new_ I2=$abc$34021$new_n4342_ I3=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[12]_new_ O=$abc$34021$new_n4341_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12179[0]_new_ I1=o_DM_addr[0] I2=$abc$34021$techmap$techmap\load_store_unit.$shiftx$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/LOAD_STORE_UNIT.sv:48$95.$3\buffer[63:0][12]_new_inv_ I3=i_DM_rd[20] O=$abc$34021$new_n4342_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101000000010
.gate SB_LUT4 I0=$false I1=o_DM_addr[1] I2=i_DM_rd[28] I3=i_DM_rd[12] O=$abc$34021$techmap$techmap\load_store_unit.$shiftx$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/LOAD_STORE_UNIT.sv:48$95.$3\buffer[63:0][12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=i_DM_rd[12] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12170_new_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=S_FOUR[12] I3=$abc$34021$new_n1655_ O=$abc$34021$new_n4345_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 I1=$abc$34021$new_n4345_ I2=$abc$34021$MC_regSrc[1]_new_inv_ I3=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[12]_new_inv_ O=$abc$34021$auto$rtlil.cc:1906:Mux$1285[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4352_ I2=$abc$34021$MC_regSrc[1]_new_inv_ I3=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[13]_new_inv_ O=register_file.i_Wd[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4349_ I2=o_DM_addr[13] I3=$abc$34021$MC_regSrc[0]_new_inv_ O=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=o_DM_ren I1=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14884_Y[7]_new_ I2=$abc$34021$new_n4350_ I3=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[13]_new_ O=$abc$34021$new_n4349_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12179[0]_new_ I1=o_DM_addr[0] I2=$abc$34021$techmap$techmap\load_store_unit.$shiftx$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/LOAD_STORE_UNIT.sv:48$95.$3\buffer[63:0][13]_new_inv_ I3=i_DM_rd[21] O=$abc$34021$new_n4350_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101000000010
.gate SB_LUT4 I0=$false I1=$false I2=i_DM_rd[13] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12170_new_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=S_FOUR[13] I3=$abc$34021$new_n1655_ O=$abc$34021$new_n4352_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 I1=$abc$34021$new_n4352_ I2=$abc$34021$MC_regSrc[1]_new_inv_ I3=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[13]_new_inv_ O=$abc$34021$auto$rtlil.cc:1906:Mux$1285[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4359_ I2=$abc$34021$MC_regSrc[1]_new_inv_ I3=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[14]_new_inv_ O=register_file.i_Wd[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4356_ I2=o_DM_addr[14] I3=$abc$34021$MC_regSrc[0]_new_inv_ O=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=o_DM_ren I1=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14884_Y[7]_new_ I2=$abc$34021$new_n4357_ I3=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[14]_new_ O=$abc$34021$new_n4356_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12179[0]_new_ I1=o_DM_addr[0] I2=$abc$34021$techmap$techmap\load_store_unit.$shiftx$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/LOAD_STORE_UNIT.sv:48$95.$3\buffer[63:0][14]_new_inv_ I3=i_DM_rd[22] O=$abc$34021$new_n4357_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101000000010
.gate SB_LUT4 I0=$false I1=$false I2=i_DM_rd[14] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12170_new_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=S_FOUR[14] I3=$abc$34021$new_n1655_ O=$abc$34021$new_n4359_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 I1=$abc$34021$new_n4359_ I2=$abc$34021$MC_regSrc[1]_new_inv_ I3=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[14]_new_inv_ O=$abc$34021$auto$rtlil.cc:1906:Mux$1285[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4367_ I2=$abc$34021$MC_regSrc[1]_new_inv_ I3=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[15]_new_inv_ O=register_file.i_Wd[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4363_ I2=o_DM_addr[15] I3=$abc$34021$MC_regSrc[0]_new_inv_ O=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=o_DM_ren I1=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14884_Y[7]_new_ I2=$abc$34021$new_n4364_ I3=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[15]_new_ O=$abc$34021$new_n4363_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12179[0]_new_ I1=o_DM_addr[0] I2=$abc$34021$techmap$techmap\load_store_unit.$shiftx$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/LOAD_STORE_UNIT.sv:48$99.$12\buffer[95:0][71]_new_inv_ I3=i_DM_rd[23] O=$abc$34021$new_n4364_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101000000010
.gate SB_LUT4 I0=$false I1=o_DM_addr[1] I2=i_DM_rd[31] I3=i_DM_rd[15] O=$abc$34021$techmap$techmap\load_store_unit.$shiftx$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/LOAD_STORE_UNIT.sv:48$99.$12\buffer[95:0][71]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=i_DM_rd[15] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12170_new_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=S_FOUR[15] I3=$abc$34021$new_n1655_ O=$abc$34021$new_n4367_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 I1=$abc$34021$new_n4367_ I2=$abc$34021$MC_regSrc[1]_new_inv_ I3=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[15]_new_inv_ O=$abc$34021$auto$rtlil.cc:1906:Mux$1285[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4370_ I2=S_FOUR[16] I3=$abc$34021$new_n1655_ O=register_file.i_Wd[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$34021$MC_regSrc[1]_new_inv_ I1=$abc$34021$new_n4371_ I2=$abc$34021$MC_regSrc[0]_new_inv_ I3=o_DM_addr[16] O=$abc$34021$new_n4370_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=o_DM_ren I1=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14884_Y[7]_new_ I2=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14883_Y[31]_new_ I3=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[16]_new_ O=$abc$34021$new_n4371_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12182_new_ I1=o_DM_addr[0] I2=$abc$34021$techmap$techmap\load_store_unit.$shiftx$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/LOAD_STORE_UNIT.sv:48$99.$12\buffer[95:0][71]_new_inv_ I3=$abc$34021$new_n4373_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14883_Y[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101000000010
.gate SB_LUT4 I0=$false I1=o_DM_addr[1] I2=i_DM_rd[7] I3=i_DM_rd[23] O=$abc$34021$new_n4373_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12179[0]_new_ I3=i_IM_instruction[14] O=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12182_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=i_DM_rd[16] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12170_new_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 I1=$abc$34021$new_n4370_ I2=S_FOUR[16] I3=$abc$34021$new_n1655_ O=$abc$34021$auto$rtlil.cc:1906:Mux$1285[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=o_DM_ren I1=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14884_Y[7]_new_ I2=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14883_Y[31]_new_ I3=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[17]_new_ O=$abc$34021$new_n4378_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=$false I2=i_DM_rd[17] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12170_new_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=register_file.i_Wd[17] I3=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 O=$abc$34021$auto$rtlil.cc:1906:Mux$1285[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4384_ I2=S_FOUR[18] I3=$abc$34021$new_n1655_ O=register_file.i_Wd[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$34021$MC_regSrc[1]_new_inv_ I1=$abc$34021$new_n4385_ I2=$abc$34021$MC_regSrc[0]_new_inv_ I3=o_DM_addr[18] O=$abc$34021$new_n4384_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=o_DM_ren I1=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14884_Y[7]_new_ I2=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14883_Y[31]_new_ I3=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[18]_new_ O=$abc$34021$new_n4385_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=$false I2=i_DM_rd[18] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12170_new_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 I1=$abc$34021$new_n4384_ I2=S_FOUR[18] I3=$abc$34021$new_n1655_ O=$abc$34021$auto$rtlil.cc:1906:Mux$1285[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4389_ I2=S_FOUR[19] I3=$abc$34021$new_n1655_ O=register_file.i_Wd[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$34021$MC_regSrc[1]_new_inv_ I1=$abc$34021$new_n4390_ I2=$abc$34021$MC_regSrc[0]_new_inv_ I3=o_DM_addr[19] O=$abc$34021$new_n4389_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=o_DM_ren I1=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14884_Y[7]_new_ I2=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14883_Y[31]_new_ I3=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[19]_new_ O=$abc$34021$new_n4390_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=$false I2=i_DM_rd[19] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12170_new_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 I1=$abc$34021$new_n4389_ I2=S_FOUR[19] I3=$abc$34021$new_n1655_ O=$abc$34021$auto$rtlil.cc:1906:Mux$1285[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4394_ I2=S_FOUR[20] I3=$abc$34021$new_n1655_ O=register_file.i_Wd[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$34021$MC_regSrc[1]_new_inv_ I1=$abc$34021$new_n4395_ I2=$abc$34021$MC_regSrc[0]_new_inv_ I3=o_DM_addr[20] O=$abc$34021$new_n4394_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=o_DM_ren I1=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14884_Y[7]_new_ I2=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14883_Y[31]_new_ I3=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[20]_new_ O=$abc$34021$new_n4395_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=$false I2=i_DM_rd[20] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12170_new_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 I1=$abc$34021$new_n4394_ I2=S_FOUR[20] I3=$abc$34021$new_n1655_ O=$abc$34021$auto$rtlil.cc:1906:Mux$1285[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4399_ I2=S_FOUR[21] I3=$abc$34021$new_n1655_ O=register_file.i_Wd[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$34021$MC_regSrc[1]_new_inv_ I1=$abc$34021$new_n4400_ I2=$abc$34021$MC_regSrc[0]_new_inv_ I3=o_DM_addr[21] O=$abc$34021$new_n4399_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=o_DM_ren I1=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14884_Y[7]_new_ I2=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14883_Y[31]_new_ I3=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[21]_new_ O=$abc$34021$new_n4400_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=$false I2=i_DM_rd[21] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12170_new_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 I1=$abc$34021$new_n4399_ I2=S_FOUR[21] I3=$abc$34021$new_n1655_ O=$abc$34021$auto$rtlil.cc:1906:Mux$1285[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4404_ I2=S_FOUR[22] I3=$abc$34021$new_n1655_ O=register_file.i_Wd[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$34021$MC_regSrc[1]_new_inv_ I1=$abc$34021$new_n4405_ I2=$abc$34021$MC_regSrc[0]_new_inv_ I3=o_DM_addr[22] O=$abc$34021$new_n4404_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=o_DM_ren I1=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14884_Y[7]_new_ I2=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14883_Y[31]_new_ I3=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[22]_new_ O=$abc$34021$new_n4405_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=$false I2=i_DM_rd[22] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12170_new_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 I1=$abc$34021$new_n4404_ I2=S_FOUR[22] I3=$abc$34021$new_n1655_ O=$abc$34021$auto$rtlil.cc:1906:Mux$1285[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4409_ I2=S_FOUR[23] I3=$abc$34021$new_n1655_ O=register_file.i_Wd[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$34021$MC_regSrc[1]_new_inv_ I1=$abc$34021$new_n4410_ I2=$abc$34021$MC_regSrc[0]_new_inv_ I3=o_DM_addr[23] O=$abc$34021$new_n4409_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=o_DM_ren I1=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14884_Y[7]_new_ I2=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14883_Y[31]_new_ I3=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[23]_new_ O=$abc$34021$new_n4410_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=$false I2=i_DM_rd[23] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12170_new_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 I1=$abc$34021$new_n4409_ I2=S_FOUR[23] I3=$abc$34021$new_n1655_ O=$abc$34021$auto$rtlil.cc:1906:Mux$1285[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=o_DM_ren I1=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14884_Y[7]_new_ I2=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14883_Y[31]_new_ I3=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[24]_new_ O=$abc$34021$new_n4414_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=$false I2=i_DM_rd[24] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12170_new_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[24]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=register_file.i_Wd[24] I3=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 O=$abc$34021$auto$rtlil.cc:1906:Mux$1285[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4420_ I2=S_FOUR[25] I3=$abc$34021$new_n1655_ O=register_file.i_Wd[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$34021$MC_regSrc[1]_new_inv_ I1=$abc$34021$new_n4421_ I2=$abc$34021$MC_regSrc[0]_new_inv_ I3=o_DM_addr[25] O=$abc$34021$new_n4420_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=o_DM_ren I1=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14884_Y[7]_new_ I2=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14883_Y[31]_new_ I3=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[25]_new_ O=$abc$34021$new_n4421_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=$false I2=i_DM_rd[25] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12170_new_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[25]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 I1=$abc$34021$new_n4420_ I2=S_FOUR[25] I3=$abc$34021$new_n1655_ O=$abc$34021$auto$rtlil.cc:1906:Mux$1285[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4425_ I2=S_FOUR[26] I3=$abc$34021$new_n1655_ O=register_file.i_Wd[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$34021$MC_regSrc[1]_new_inv_ I1=$abc$34021$new_n4426_ I2=$abc$34021$MC_regSrc[0]_new_inv_ I3=o_DM_addr[26] O=$abc$34021$new_n4425_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=o_DM_ren I1=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14884_Y[7]_new_ I2=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14883_Y[31]_new_ I3=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[26]_new_ O=$abc$34021$new_n4426_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=$false I2=i_DM_rd[26] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12170_new_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[26]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 I1=$abc$34021$new_n4425_ I2=S_FOUR[26] I3=$abc$34021$new_n1655_ O=$abc$34021$auto$rtlil.cc:1906:Mux$1285[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4430_ I2=S_FOUR[27] I3=$abc$34021$new_n1655_ O=register_file.i_Wd[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$34021$MC_regSrc[1]_new_inv_ I1=$abc$34021$new_n4431_ I2=$abc$34021$MC_regSrc[0]_new_inv_ I3=o_DM_addr[27] O=$abc$34021$new_n4430_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=o_DM_ren I1=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14884_Y[7]_new_ I2=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14883_Y[31]_new_ I3=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[27]_new_ O=$abc$34021$new_n4431_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=$false I2=i_DM_rd[27] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12170_new_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[27]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 I1=$abc$34021$new_n4430_ I2=S_FOUR[27] I3=$abc$34021$new_n1655_ O=$abc$34021$auto$rtlil.cc:1906:Mux$1285[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4435_ I2=S_FOUR[28] I3=$abc$34021$new_n1655_ O=register_file.i_Wd[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$34021$MC_regSrc[1]_new_inv_ I1=$abc$34021$new_n4436_ I2=$abc$34021$MC_regSrc[0]_new_inv_ I3=o_DM_addr[28] O=$abc$34021$new_n4435_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=o_DM_ren I1=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14884_Y[7]_new_ I2=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14883_Y[31]_new_ I3=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[28]_new_ O=$abc$34021$new_n4436_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=$false I2=i_DM_rd[28] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12170_new_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[28]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 I1=$abc$34021$new_n4435_ I2=S_FOUR[28] I3=$abc$34021$new_n1655_ O=$abc$34021$auto$rtlil.cc:1906:Mux$1285[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=o_DM_ren I1=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14884_Y[7]_new_ I2=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14883_Y[31]_new_ I3=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[29]_new_ O=$abc$34021$new_n4440_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=$false I2=i_DM_rd[29] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12170_new_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=register_file.i_Wd[29] I3=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 O=$abc$34021$auto$rtlil.cc:1906:Mux$1285[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4446_ I2=S_FOUR[30] I3=$abc$34021$new_n1655_ O=register_file.i_Wd[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$34021$MC_regSrc[1]_new_inv_ I1=$abc$34021$new_n4447_ I2=$abc$34021$MC_regSrc[0]_new_inv_ I3=o_DM_addr[30] O=$abc$34021$new_n4446_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=o_DM_ren I1=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14884_Y[7]_new_ I2=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14883_Y[31]_new_ I3=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[30]_new_ O=$abc$34021$new_n4447_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=$false I2=i_DM_rd[30] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12170_new_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 I1=$abc$34021$new_n4446_ I2=S_FOUR[30] I3=$abc$34021$new_n1655_ O=$abc$34021$auto$rtlil.cc:1906:Mux$1285[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4451_ I2=S_FOUR[31] I3=$abc$34021$new_n1655_ O=register_file.i_Wd[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$34021$MC_regSrc[1]_new_inv_ I1=$abc$34021$new_n4452_ I2=$abc$34021$MC_regSrc[0]_new_inv_ I3=o_DM_addr[31] O=$abc$34021$new_n4451_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=o_DM_ren I1=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14884_Y[7]_new_ I2=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14883_Y[31]_new_ I3=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[31]_new_ O=$abc$34021$new_n4452_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=$false I2=i_DM_rd[31] I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12170_new_ O=$abc$34021$techmap$techmap\load_store_unit.$procmux$660.$and$/usr/local/bin/../share/yosys/techmap.v:434$14882_Y[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$34021$auto$rtlil.cc:1969:NotGate$32871 I1=$abc$34021$new_n4451_ I2=S_FOUR[31] I3=$abc$34021$new_n1655_ O=$abc$34021$auto$rtlil.cc:1906:Mux$1285[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$abc$34021$LSU_wen_new_ I1=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12170_new_ I2=$abc$34021$techmap$techmap\load_store_unit.$procmux$681.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14448_Y[0]_new_ I3=$abc$34021$techmap$techmap\alu_control.$procmux$977.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13620_Y[2]_new_inv_ O=o_DM_wen[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12182_new_ I3=o_DM_addr[1] O=$abc$34021$techmap$techmap\load_store_unit.$procmux$704.$and$/usr/local/bin/../share/yosys/techmap.v:434$14450_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$34021$LSU_wen_new_ I1=$abc$34021$new_n4461_ I2=$abc$34021$techmap$techmap\load_store_unit.$procmux$681.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14448_Y[3]_new_ I3=$abc$34021$techmap$techmap\alu_control.$procmux$977.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13620_Y[2]_new_inv_ O=o_DM_wen[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12170_new_ I2=$abc$34021$techmap$techmap\load_store_unit.$procmux$704.$and$/usr/local/bin/../share/yosys/techmap.v:434$14450_Y[1]_new_ I3=o_DM_addr[0] O=$abc$34021$new_n4461_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$abc$34021$LSU_wen_new_ I2=$abc$34021$new_n4463_ I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12170_new_ O=o_DM_wen[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=o_DM_addr[1] I1=o_DM_addr[0] I2=$abc$34021$auto$simplemap.cc:168:logic_reduce$13753_new_inv_ I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12182_new_ O=$abc$34021$new_n4463_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110101111111
.gate SB_LUT4 I0=$abc$34021$new_n2916_ I1=i_IM_instruction[31] I2=$abc$34021$alu_control.i_ALUOp[2]_new_ I3=$abc$34021$new_n1656_ O=IG_extendedImmediate[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011101010
.gate SB_LUT4 I0=$abc$34021$BJC_result[1]_new_inv_ I1=$abc$34021$new_n1743_ I2=S_B[0] I3=S_B[0] O=mux_pc[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$34021$BJC_result[1]_new_inv_ I2=o_DM_addr[1] I3=pc[1] O=mux_pc[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$abc$34021$BJC_result[1]_new_inv_ I1=o_DM_addr[2] I2=$abc$34021$new_n4468_ I3=$abc$34021$new_n4469_ O=mux_pc[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=$abc$34021$new_n1655_ I1=pc[2] I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4468_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100000
.gate SB_LUT4 I0=S_B[2] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4469_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=$abc$34021$BJC_result[1]_new_inv_ I1=o_DM_addr[3] I2=$abc$34021$new_n4471_ I3=$abc$34021$new_n4472_ O=mux_pc[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=S_B[3] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4471_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=$abc$34021$new_n1655_ I1=$abc$34021$S_FOUR[3]_new_inv_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4472_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100000
.gate SB_LUT4 I0=$abc$34021$BJC_result[1]_new_inv_ I1=o_DM_addr[4] I2=$abc$34021$new_n4474_ I3=$abc$34021$new_n4475_ O=mux_pc[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=S_B[4] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4474_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=S_FOUR[4] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4475_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010000000
.gate SB_LUT4 I0=$abc$34021$BJC_result[1]_new_inv_ I1=o_DM_addr[5] I2=$abc$34021$new_n4477_ I3=$abc$34021$new_n4478_ O=mux_pc[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=S_B[5] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4477_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=S_FOUR[5] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4478_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010000000
.gate SB_LUT4 I0=$abc$34021$BJC_result[1]_new_inv_ I1=o_DM_addr[6] I2=$abc$34021$new_n4480_ I3=$abc$34021$new_n4481_ O=mux_pc[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=S_B[6] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4480_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=S_FOUR[6] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4481_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010000000
.gate SB_LUT4 I0=$abc$34021$BJC_result[1]_new_inv_ I1=o_DM_addr[7] I2=$abc$34021$new_n4483_ I3=$abc$34021$new_n4484_ O=mux_pc[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=S_B[7] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4483_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=S_FOUR[7] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4484_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010000000
.gate SB_LUT4 I0=$abc$34021$BJC_result[1]_new_inv_ I1=o_DM_addr[8] I2=$abc$34021$new_n4486_ I3=$abc$34021$new_n4487_ O=mux_pc[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=S_B[8] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4486_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=S_FOUR[8] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4487_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010000000
.gate SB_LUT4 I0=$abc$34021$BJC_result[1]_new_inv_ I1=o_DM_addr[9] I2=$abc$34021$new_n4489_ I3=$abc$34021$new_n4490_ O=mux_pc[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=S_B[9] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4489_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=S_FOUR[9] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4490_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010000000
.gate SB_LUT4 I0=$abc$34021$BJC_result[1]_new_inv_ I1=o_DM_addr[10] I2=$abc$34021$new_n4492_ I3=$abc$34021$new_n4493_ O=mux_pc[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=S_B[10] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4492_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=S_FOUR[10] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4493_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010000000
.gate SB_LUT4 I0=$abc$34021$BJC_result[1]_new_inv_ I1=o_DM_addr[11] I2=$abc$34021$new_n4495_ I3=$abc$34021$new_n4496_ O=mux_pc[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=S_B[11] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4495_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=S_FOUR[11] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4496_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010000000
.gate SB_LUT4 I0=$abc$34021$BJC_result[1]_new_inv_ I1=o_DM_addr[12] I2=$abc$34021$new_n4498_ I3=$abc$34021$new_n4499_ O=mux_pc[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=S_B[12] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4498_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=S_FOUR[12] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4499_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010000000
.gate SB_LUT4 I0=$abc$34021$BJC_result[1]_new_inv_ I1=o_DM_addr[13] I2=$abc$34021$new_n4501_ I3=$abc$34021$new_n4502_ O=mux_pc[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=S_B[13] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4501_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=S_FOUR[13] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4502_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010000000
.gate SB_LUT4 I0=$abc$34021$BJC_result[1]_new_inv_ I1=o_DM_addr[14] I2=$abc$34021$new_n4504_ I3=$abc$34021$new_n4505_ O=mux_pc[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=S_B[14] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4504_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=S_FOUR[14] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4505_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010000000
.gate SB_LUT4 I0=$abc$34021$BJC_result[1]_new_inv_ I1=o_DM_addr[15] I2=$abc$34021$new_n4507_ I3=$abc$34021$new_n4508_ O=mux_pc[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=S_B[15] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4507_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=S_FOUR[15] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4508_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010000000
.gate SB_LUT4 I0=$abc$34021$BJC_result[1]_new_inv_ I1=o_DM_addr[16] I2=$abc$34021$new_n4510_ I3=$abc$34021$new_n4511_ O=mux_pc[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=S_B[16] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4510_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=S_FOUR[16] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4511_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010000000
.gate SB_LUT4 I0=$abc$34021$BJC_result[1]_new_inv_ I1=o_DM_addr[17] I2=$abc$34021$new_n4513_ I3=$abc$34021$new_n4514_ O=mux_pc[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=S_B[17] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4513_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=S_FOUR[17] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4514_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010000000
.gate SB_LUT4 I0=$abc$34021$BJC_result[1]_new_inv_ I1=o_DM_addr[18] I2=$abc$34021$new_n4516_ I3=$abc$34021$new_n4517_ O=mux_pc[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=S_B[18] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4516_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=S_FOUR[18] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4517_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010000000
.gate SB_LUT4 I0=$abc$34021$BJC_result[1]_new_inv_ I1=o_DM_addr[19] I2=$abc$34021$new_n4519_ I3=$abc$34021$new_n4520_ O=mux_pc[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=S_B[19] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4519_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=S_FOUR[19] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4520_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010000000
.gate SB_LUT4 I0=$abc$34021$BJC_result[1]_new_inv_ I1=o_DM_addr[20] I2=$abc$34021$new_n4522_ I3=$abc$34021$new_n4523_ O=mux_pc[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=S_B[20] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4522_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=S_FOUR[20] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4523_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010000000
.gate SB_LUT4 I0=$abc$34021$BJC_result[1]_new_inv_ I1=o_DM_addr[21] I2=$abc$34021$new_n4525_ I3=$abc$34021$new_n4526_ O=mux_pc[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=S_B[21] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4525_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=S_FOUR[21] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4526_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010000000
.gate SB_LUT4 I0=$abc$34021$BJC_result[1]_new_inv_ I1=o_DM_addr[22] I2=$abc$34021$new_n4528_ I3=$abc$34021$new_n4529_ O=mux_pc[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=S_B[22] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4528_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=S_FOUR[22] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4529_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010000000
.gate SB_LUT4 I0=$abc$34021$BJC_result[1]_new_inv_ I1=o_DM_addr[23] I2=$abc$34021$new_n4531_ I3=$abc$34021$new_n4532_ O=mux_pc[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=S_B[23] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4531_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=S_FOUR[23] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4532_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010000000
.gate SB_LUT4 I0=$abc$34021$BJC_result[1]_new_inv_ I1=o_DM_addr[24] I2=$abc$34021$new_n4534_ I3=$abc$34021$new_n4535_ O=mux_pc[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=S_B[24] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4534_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=S_FOUR[24] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4535_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010000000
.gate SB_LUT4 I0=$abc$34021$BJC_result[1]_new_inv_ I1=o_DM_addr[25] I2=$abc$34021$new_n4537_ I3=$abc$34021$new_n4538_ O=mux_pc[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=S_B[25] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4537_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=S_FOUR[25] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4538_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010000000
.gate SB_LUT4 I0=$abc$34021$BJC_result[1]_new_inv_ I1=o_DM_addr[26] I2=$abc$34021$new_n4540_ I3=$abc$34021$new_n4541_ O=mux_pc[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=S_B[26] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4540_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=S_FOUR[26] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4541_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010000000
.gate SB_LUT4 I0=$abc$34021$BJC_result[1]_new_inv_ I1=o_DM_addr[27] I2=$abc$34021$new_n4543_ I3=$abc$34021$new_n4544_ O=mux_pc[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=S_B[27] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4543_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=S_FOUR[27] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4544_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010000000
.gate SB_LUT4 I0=$abc$34021$BJC_result[1]_new_inv_ I1=o_DM_addr[28] I2=$abc$34021$new_n4546_ I3=$abc$34021$new_n4547_ O=mux_pc[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=S_B[28] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4546_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=S_FOUR[28] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4547_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010000000
.gate SB_LUT4 I0=$abc$34021$BJC_result[1]_new_inv_ I1=o_DM_addr[29] I2=$abc$34021$new_n4549_ I3=$abc$34021$new_n4550_ O=mux_pc[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=S_B[29] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4549_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=S_FOUR[29] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4550_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010000000
.gate SB_LUT4 I0=$abc$34021$BJC_result[1]_new_inv_ I1=o_DM_addr[30] I2=$abc$34021$new_n4552_ I3=$abc$34021$new_n4553_ O=mux_pc[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=S_B[30] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4552_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=S_FOUR[30] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4553_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010000000
.gate SB_LUT4 I0=$abc$34021$BJC_result[1]_new_inv_ I1=o_DM_addr[31] I2=$abc$34021$new_n4555_ I3=$abc$34021$new_n4556_ O=mux_pc[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=S_B[31] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4555_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=S_FOUR[31] I1=$abc$34021$new_n1655_ I2=$abc$34021$new_n1744_ I3=$abc$34021$new_n4227_ O=$abc$34021$new_n4556_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010000000
.gate SB_LUT4 I0=$abc$34021$auto$rtlil.cc:1862:And$7327_new_ I1=$abc$34021$auto$rtlil.cc:1862:And$2389_new_ I2=$abc$34021$MC_regWrite_new_inv_ I3=i_rstn O=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26010
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=i_rstn O=$abc$34021$auto$rtlil.cc:1969:NotGate$32131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] O=alu.i_Op2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] O=alu.i_Op2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] O=alu.i_Op2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] O=alu.i_Op2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[4] O=alu.i_Op2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[5] O=alu.i_Op2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[6] O=alu.i_Op2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[7] O=alu.i_Op2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[8] O=alu.i_Op2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[9] O=alu.i_Op2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[10] O=alu.i_Op2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[11] O=alu.i_Op2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[12] O=alu.i_Op2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[13] O=alu.i_Op2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[14] O=alu.i_Op2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[15] O=alu.i_Op2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[16] O=alu.i_Op2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[17] O=alu.i_Op2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[18] O=alu.i_Op2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[19] O=alu.i_Op2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[20] O=alu.i_Op2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[21] O=alu.i_Op2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[22] O=alu.i_Op2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[23] O=alu.i_Op2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[24] O=alu.i_Op2[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[25] O=alu.i_Op2[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[26] O=alu.i_Op2[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[27] O=alu.i_Op2[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[28] O=alu.i_Op2[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[29] O=alu.i_Op2[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[30] O=alu.i_Op2[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[31] O=alu.i_Op2[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[0] O=alu.i_Op1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[1] O=alu.i_Op1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[2] O=alu.i_Op1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[3] O=alu.i_Op1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[4] O=alu.i_Op1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[5] O=alu.i_Op1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[6] O=alu.i_Op1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[7] O=alu.i_Op1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[8] O=alu.i_Op1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[9] O=alu.i_Op1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[10] O=alu.i_Op1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[11] O=alu.i_Op1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[12] O=alu.i_Op1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[13] O=alu.i_Op1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[14] O=alu.i_Op1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[15] O=alu.i_Op1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[16] O=alu.i_Op1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[17] O=alu.i_Op1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[18] O=alu.i_Op1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[19] O=alu.i_Op1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[20] O=alu.i_Op1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[21] O=alu.i_Op1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[22] O=alu.i_Op1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[23] O=alu.i_Op1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[24] O=alu.i_Op1[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[25] O=alu.i_Op1[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[26] O=alu.i_Op1[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[27] O=alu.i_Op1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[28] O=alu.i_Op1[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[29] O=alu.i_Op1[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[30] O=alu.i_Op1[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[31] O=alu.i_Op1[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=i_IM_instruction[16] I1=$abc$34021$new_n1766_ I2=$abc$34021$new_n1763_ I3=$abc$34021$new_n1762_ O=$abc$34021$new_n4623_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4623_ I2=i_IM_instruction[16] I3=$abc$34021$new_n1765_ O=$abc$34021$memory\register_file.x$rdmux[1][1][1]$a$1460[26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111111000011
.gate SB_LUT4 I0=i_IM_instruction[19] I1=$abc$34021$new_n1784_ I2=$abc$34021$memory\register_file.x$rdmux[1][1][1]$a$1460[26]_new_inv_ I3=$abc$34021$memory\register_file.x$rdmux[1][1][0]$a$1457[26]_new_ O=$abc$34021$new_n4625_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110110011111101
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[5][26] I3=register_file.x[4][26] O=$abc$34021$new_n4628_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4628_ I1=i_IM_instruction[17] I2=register_file.x[1][26] I3=register_file.x[0][26] O=$abc$34021$new_n4629_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[31][26] I3=register_file.x[30][26] O=$abc$34021$new_n4630_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$34021$new_n4630_ I1=i_IM_instruction[17] I2=register_file.x[27][26] I3=register_file.x[26][26] O=$abc$34021$new_n4631_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[23][0] I3=register_file.x[22][0] O=$abc$34021$new_n4633_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$34021$new_n4633_ I1=i_IM_instruction[22] I2=register_file.x[19][0] I3=register_file.x[18][0] O=$abc$34021$new_n4634_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=$abc$34021$new_n1798_ I1=$abc$34021$new_n1792_ I2=$abc$34021$new_n4634_ I3=i_IM_instruction[21] O=$abc$34021$new_n4635_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$abc$34021$techmap\register_file.$reduce_or$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/REGISTER_FILE.sv:47$181_Y_new_inv_ I1=$abc$34021$new_n1802_ I2=$abc$34021$new_n4635_ I3=$abc$34021$new_n1795_ O=o_DM_wd[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100000001
.gate SB_LUT4 I0=$abc$34021$new_n1823_ I1=i_IM_instruction[15] I2=i_IM_instruction[17] I3=register_file.x[4][25] O=$abc$34021$new_n4637_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100011101010111
.gate SB_LUT4 I0=$false I1=i_IM_instruction[16] I2=$abc$34021$new_n4637_ I3=$abc$34021$new_n4642_ O=$abc$34021$new_n4638_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=i_IM_instruction[19] I2=$abc$34021$memory\register_file.x$rdmux[1][1][0]$b$1458[25]_new_ I3=$abc$34021$new_n4638_ O=$abc$34021$new_n4639_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110110011111101
.gate SB_LUT4 I0=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ I1=pc[25] I2=$abc$34021$new_n4639_ I3=$abc$34021$new_n1831_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[7][25] I3=register_file.x[6][25] O=$abc$34021$new_n4641_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$34021$new_n4641_ I1=i_IM_instruction[17] I2=register_file.x[3][25] I3=register_file.x[2][25] O=$abc$34021$new_n4642_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[14][25] I3=register_file.x[12][25] O=$abc$34021$new_n4643_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4643_ I1=i_IM_instruction[17] I2=register_file.x[10][25] I3=register_file.x[8][25] O=$abc$34021$new_n4644_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[30][25] I3=register_file.x[28][25] O=$abc$34021$new_n4645_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4645_ I1=i_IM_instruction[17] I2=register_file.x[26][25] I3=register_file.x[24][25] O=$abc$34021$new_n4646_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[22][25] I3=register_file.x[20][25] O=$abc$34021$new_n4647_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4647_ I1=i_IM_instruction[17] I2=register_file.x[18][25] I3=register_file.x[16][25] O=$abc$34021$new_n4648_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[16] I2=$abc$34021$new_n1870_ I3=$abc$34021$new_n1871_ O=$abc$34021$new_n4649_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$34021$new_n4649_ I1=i_IM_instruction[16] I2=$abc$34021$new_n1873_ I3=$abc$34021$new_n1874_ O=$abc$34021$memory\register_file.x$rdmux[1][1][1]$b$1461[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=$abc$34021$new_n1875_ I1=$abc$34021$new_n4924_ I2=$abc$34021$new_n1783_ I3=$abc$34021$new_n1847_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[5][24] I3=register_file.x[4][24] O=$abc$34021$new_n4653_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$34021$new_n4653_ I1=i_IM_instruction[17] I2=register_file.x[1][24] I3=register_file.x[0][24] O=$abc$34021$new_n4654_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[13][24] I3=register_file.x[12][24] O=$abc$34021$new_n4655_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$34021$new_n4655_ I1=i_IM_instruction[17] I2=register_file.x[9][24] I3=register_file.x[8][24] O=$abc$34021$new_n4656_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ I2=i_IM_instruction[19] I3=pc[23] O=$abc$34021$new_n4657_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=i_IM_instruction[16] I1=$abc$34021$new_n4926_ I2=$abc$34021$new_n1889_ I3=$abc$34021$new_n1888_ O=$abc$34021$new_n4659_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=$false I1=i_IM_instruction[18] I2=$abc$34021$memory\register_file.x$rdmux[1][1][0]$b$1458[23]_new_ I3=$abc$34021$new_n4659_ O=$abc$34021$new_n4660_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$34021$new_n4657_ I1=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ I2=$abc$34021$memory\register_file.x$rdmux[1][0][0]$b$1455[23]_new_ I3=$abc$34021$new_n4660_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=i_IM_instruction[16] I1=$abc$34021$new_n1900_ I2=$abc$34021$new_n1903_ I3=$abc$34021$new_n1902_ O=$abc$34021$new_n4662_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$abc$34021$new_n4662_ I1=i_IM_instruction[16] I2=i_IM_instruction[18] I3=$abc$34021$new_n1899_ O=$abc$34021$new_n4663_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100111101101111
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[23][23] I3=register_file.x[22][23] O=$abc$34021$new_n4664_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4664_ I1=i_IM_instruction[17] I2=register_file.x[18][23] I3=register_file.x[19][23] O=$abc$34021$new_n4665_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010101100111
.gate SB_LUT4 I0=$abc$34021$new_n4663_ I1=$abc$34021$new_n1895_ I2=i_IM_instruction[16] I3=$abc$34021$new_n4665_ O=$abc$34021$memory\register_file.x$rdmux[1][0][0]$b$1455[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110111011101
.gate SB_LUT4 I0=$abc$34021$new_n1944_ I1=i_IM_instruction[15] I2=i_IM_instruction[17] I3=register_file.x[4][22] O=$abc$34021$new_n4667_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100011101010111
.gate SB_LUT4 I0=$false I1=i_IM_instruction[16] I2=$abc$34021$new_n4667_ I3=$abc$34021$new_n4672_ O=$abc$34021$new_n4668_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=i_IM_instruction[19] I2=$abc$34021$memory\register_file.x$rdmux[1][1][0]$b$1458[22]_new_ I3=$abc$34021$new_n4668_ O=$abc$34021$new_n4669_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110110011111101
.gate SB_LUT4 I0=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ I1=pc[22] I2=$abc$34021$new_n4669_ I3=$abc$34021$new_n1952_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[7][22] I3=register_file.x[6][22] O=$abc$34021$new_n4671_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$34021$new_n4671_ I1=i_IM_instruction[17] I2=register_file.x[3][22] I3=register_file.x[2][22] O=$abc$34021$new_n4672_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[14][22] I3=register_file.x[12][22] O=$abc$34021$new_n4673_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4673_ I1=i_IM_instruction[17] I2=register_file.x[10][22] I3=register_file.x[8][22] O=$abc$34021$new_n4674_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[30][22] I3=register_file.x[28][22] O=$abc$34021$new_n4675_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4675_ I1=i_IM_instruction[17] I2=register_file.x[26][22] I3=register_file.x[24][22] O=$abc$34021$new_n4676_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[22][22] I3=register_file.x[20][22] O=$abc$34021$new_n4677_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4677_ I1=i_IM_instruction[17] I2=register_file.x[18][22] I3=register_file.x[16][22] O=$abc$34021$new_n4678_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[30][21] I3=register_file.x[28][21] O=$abc$34021$new_n4679_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4679_ I1=i_IM_instruction[17] I2=register_file.x[26][21] I3=register_file.x[24][21] O=$abc$34021$new_n4680_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[22][21] I3=register_file.x[20][21] O=$abc$34021$new_n4681_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4681_ I1=i_IM_instruction[17] I2=register_file.x[18][21] I3=register_file.x[16][21] O=$abc$34021$new_n4682_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=$abc$34021$new_n2001_ I1=i_IM_instruction[15] I2=i_IM_instruction[17] I3=register_file.x[4][20] O=$abc$34021$new_n4683_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100011101010111
.gate SB_LUT4 I0=$false I1=i_IM_instruction[16] I2=$abc$34021$new_n4683_ I3=$abc$34021$new_n4688_ O=$abc$34021$new_n4684_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=i_IM_instruction[19] I2=$abc$34021$memory\register_file.x$rdmux[1][1][0]$b$1458[20]_new_ I3=$abc$34021$new_n4684_ O=$abc$34021$new_n4685_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110110011111101
.gate SB_LUT4 I0=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ I1=pc[20] I2=$abc$34021$new_n4685_ I3=$abc$34021$new_n2009_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[7][20] I3=register_file.x[6][20] O=$abc$34021$new_n4687_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$34021$new_n4687_ I1=i_IM_instruction[17] I2=register_file.x[3][20] I3=register_file.x[2][20] O=$abc$34021$new_n4688_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[14][20] I3=register_file.x[12][20] O=$abc$34021$new_n4689_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4689_ I1=i_IM_instruction[17] I2=register_file.x[10][20] I3=register_file.x[8][20] O=$abc$34021$new_n4690_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[30][20] I3=register_file.x[28][20] O=$abc$34021$new_n4691_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4691_ I1=i_IM_instruction[17] I2=register_file.x[26][20] I3=register_file.x[24][20] O=$abc$34021$new_n4692_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[22][20] I3=register_file.x[20][20] O=$abc$34021$new_n4693_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4693_ I1=i_IM_instruction[17] I2=register_file.x[18][20] I3=register_file.x[16][20] O=$abc$34021$new_n4694_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[5][19] I3=register_file.x[4][19] O=$abc$34021$new_n4695_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$34021$new_n4695_ I1=i_IM_instruction[17] I2=register_file.x[1][19] I3=register_file.x[0][19] O=$abc$34021$new_n4696_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[13][19] I3=register_file.x[12][19] O=$abc$34021$new_n4697_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$34021$new_n4697_ I1=i_IM_instruction[17] I2=register_file.x[9][19] I3=register_file.x[8][19] O=$abc$34021$new_n4698_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[31][19] I3=register_file.x[30][19] O=$abc$34021$new_n4699_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4699_ I1=i_IM_instruction[17] I2=register_file.x[27][19] I3=register_file.x[26][19] O=$abc$34021$new_n4700_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=i_IM_instruction[16] I2=$abc$34021$new_n4700_ I3=$abc$34021$new_n4704_ O=$abc$34021$new_n4701_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$abc$34021$new_n1783_ I1=i_IM_instruction[19] I2=$abc$34021$new_n4701_ I3=$abc$34021$new_n2045_ O=$abc$34021$new_n4702_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[29][19] I3=register_file.x[28][19] O=$abc$34021$new_n4703_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4703_ I1=i_IM_instruction[17] I2=register_file.x[25][19] I3=register_file.x[24][19] O=$abc$34021$new_n4704_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ I2=i_IM_instruction[19] I3=pc[17] O=$abc$34021$new_n4705_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=i_IM_instruction[16] I1=$abc$34021$new_n4928_ I2=$abc$34021$new_n2126_ I3=$abc$34021$new_n2125_ O=$abc$34021$new_n4707_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=$false I1=i_IM_instruction[18] I2=$abc$34021$memory\register_file.x$rdmux[1][1][0]$b$1458[17]_new_ I3=$abc$34021$new_n4707_ O=$abc$34021$new_n4708_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$34021$new_n4705_ I1=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ I2=$abc$34021$memory\register_file.x$rdmux[1][0][0]$b$1455[17]_new_ I3=$abc$34021$new_n4708_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=i_IM_instruction[16] I1=$abc$34021$new_n2137_ I2=$abc$34021$new_n2140_ I3=$abc$34021$new_n2139_ O=$abc$34021$new_n4710_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$abc$34021$new_n4710_ I1=i_IM_instruction[16] I2=i_IM_instruction[18] I3=$abc$34021$new_n2136_ O=$abc$34021$new_n4711_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100111101101111
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[23][17] I3=register_file.x[22][17] O=$abc$34021$new_n4712_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4712_ I1=i_IM_instruction[17] I2=register_file.x[18][17] I3=register_file.x[19][17] O=$abc$34021$new_n4713_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010101100111
.gate SB_LUT4 I0=$abc$34021$new_n4711_ I1=$abc$34021$new_n2132_ I2=i_IM_instruction[16] I3=$abc$34021$new_n4713_ O=$abc$34021$memory\register_file.x$rdmux[1][0][0]$b$1455[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110111011101
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[30][16] I3=register_file.x[28][16] O=$abc$34021$new_n4715_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4715_ I1=i_IM_instruction[17] I2=register_file.x[26][16] I3=register_file.x[24][16] O=$abc$34021$new_n4716_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[22][16] I3=register_file.x[20][16] O=$abc$34021$new_n4717_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4717_ I1=i_IM_instruction[17] I2=register_file.x[18][16] I3=register_file.x[16][16] O=$abc$34021$new_n4718_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[30][14] I3=register_file.x[28][14] O=$abc$34021$new_n4719_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4719_ I1=i_IM_instruction[17] I2=register_file.x[26][14] I3=register_file.x[24][14] O=$abc$34021$new_n4720_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[22][14] I3=register_file.x[20][14] O=$abc$34021$new_n4721_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4721_ I1=i_IM_instruction[17] I2=register_file.x[18][14] I3=register_file.x[16][14] O=$abc$34021$new_n4722_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[30][13] I3=register_file.x[28][13] O=$abc$34021$new_n4723_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4723_ I1=i_IM_instruction[17] I2=register_file.x[26][13] I3=register_file.x[24][13] O=$abc$34021$new_n4724_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[22][13] I3=register_file.x[20][13] O=$abc$34021$new_n4725_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4725_ I1=i_IM_instruction[17] I2=register_file.x[18][13] I3=register_file.x[16][13] O=$abc$34021$new_n4726_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[15][12] I3=register_file.x[14][12] O=$abc$34021$new_n4727_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$34021$new_n4727_ I1=i_IM_instruction[17] I2=register_file.x[11][12] I3=register_file.x[10][12] O=$abc$34021$new_n4728_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[7][12] I3=register_file.x[6][12] O=$abc$34021$new_n4729_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$34021$new_n4729_ I1=i_IM_instruction[17] I2=register_file.x[3][12] I3=register_file.x[2][12] O=$abc$34021$new_n4730_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[31][12] I3=register_file.x[30][12] O=$abc$34021$new_n4731_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4731_ I1=i_IM_instruction[17] I2=register_file.x[27][12] I3=register_file.x[26][12] O=$abc$34021$new_n4732_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=i_IM_instruction[16] I2=$abc$34021$new_n4732_ I3=$abc$34021$new_n4736_ O=$abc$34021$new_n4733_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$abc$34021$new_n1783_ I1=i_IM_instruction[19] I2=$abc$34021$new_n4733_ I3=$abc$34021$new_n2273_ O=$abc$34021$new_n4734_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[29][12] I3=register_file.x[28][12] O=$abc$34021$new_n4735_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4735_ I1=i_IM_instruction[17] I2=register_file.x[25][12] I3=register_file.x[24][12] O=$abc$34021$new_n4736_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[16] I2=$abc$34021$new_n2423_ I3=$abc$34021$new_n2424_ O=$abc$34021$new_n4737_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$34021$new_n4737_ I1=i_IM_instruction[16] I2=$abc$34021$new_n2426_ I3=$abc$34021$new_n2427_ O=$abc$34021$memory\register_file.x$rdmux[1][1][1]$b$1461[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17531[0]_new_ I1=$abc$34021$new_n4932_ I2=$abc$34021$new_n1783_ I3=$abc$34021$new_n2407_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[5][10] I3=register_file.x[4][10] O=$abc$34021$new_n4741_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$34021$new_n4741_ I1=i_IM_instruction[17] I2=register_file.x[1][10] I3=register_file.x[0][10] O=$abc$34021$new_n4742_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[13][10] I3=register_file.x[12][10] O=$abc$34021$new_n4743_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$34021$new_n4743_ I1=i_IM_instruction[17] I2=register_file.x[9][10] I3=register_file.x[8][10] O=$abc$34021$new_n4744_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[16] I2=$abc$34021$new_n2445_ I3=$abc$34021$new_n2446_ O=$abc$34021$new_n4745_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4745_ I1=i_IM_instruction[16] I2=$abc$34021$new_n2448_ I3=$abc$34021$new_n2449_ O=$abc$34021$memory\register_file.x$rdmux[1][1][1]$a$1460[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010101100111
.gate SB_LUT4 I0=i_IM_instruction[19] I1=i_IM_instruction[18] I2=$abc$34021$memory\register_file.x$rdmux[1][1][1]$b$1461[9]_new_ I3=$abc$34021$memory\register_file.x$rdmux[1][1][1]$a$1460[9]_new_inv_ O=$abc$34021$new_n4747_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101010111110111
.gate SB_LUT4 I0=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17517[0]_new_ I1=$abc$34021$new_n4747_ I2=$abc$34021$new_n1783_ I3=$abc$34021$new_n4751_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[16] I2=$abc$34021$new_n2459_ I3=$abc$34021$new_n2460_ O=$abc$34021$new_n4749_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4749_ I1=i_IM_instruction[16] I2=$abc$34021$new_n2462_ I3=$abc$34021$new_n2463_ O=$abc$34021$memory\register_file.x$rdmux[1][1][0]$a$1457[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010101100111
.gate SB_LUT4 I0=i_IM_instruction[18] I1=i_IM_instruction[19] I2=$abc$34021$memory\register_file.x$rdmux[1][1][0]$b$1458[9]_new_ I3=$abc$34021$memory\register_file.x$rdmux[1][1][0]$a$1457[9]_new_inv_ O=$abc$34021$new_n4751_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[13][8] I3=register_file.x[12][8] O=$abc$34021$new_n4752_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$34021$new_n4752_ I1=i_IM_instruction[17] I2=register_file.x[9][8] I3=register_file.x[8][8] O=$abc$34021$new_n4753_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[5][8] I3=register_file.x[4][8] O=$abc$34021$new_n4754_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$34021$new_n4754_ I1=i_IM_instruction[17] I2=register_file.x[1][8] I3=register_file.x[0][8] O=$abc$34021$new_n4755_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[30][8] I3=register_file.x[28][8] O=$abc$34021$new_n4756_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4756_ I1=i_IM_instruction[17] I2=register_file.x[26][8] I3=register_file.x[24][8] O=$abc$34021$new_n4757_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[22][8] I3=register_file.x[20][8] O=$abc$34021$new_n4758_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4758_ I1=i_IM_instruction[17] I2=register_file.x[18][8] I3=register_file.x[16][8] O=$abc$34021$new_n4759_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2521_ I2=$abc$34021$new_n2518_ I3=$abc$34021$new_n2517_ O=$abc$34021$new_n4760_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$abc$34021$new_n4760_ I1=i_IM_instruction[19] I2=i_IM_instruction[18] I3=$abc$34021$new_n2520_ O=$abc$34021$new_n4761_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=$abc$34021$new_n1783_ I1=i_IM_instruction[16] I2=$abc$34021$new_n4761_ I3=$abc$34021$new_n2509_ O=$abc$34021$new_n4762_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110011011100110
.gate SB_LUT4 I0=i_IM_instruction[16] I1=$abc$34021$new_n2522_ I2=$abc$34021$new_n4762_ I3=$abc$34021$new_n4937_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100001
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[13][6] I3=register_file.x[12][6] O=$abc$34021$new_n4765_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$34021$new_n4765_ I1=i_IM_instruction[17] I2=register_file.x[9][6] I3=register_file.x[8][6] O=$abc$34021$new_n4766_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[5][6] I3=register_file.x[4][6] O=$abc$34021$new_n4767_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$34021$new_n4767_ I1=i_IM_instruction[17] I2=register_file.x[1][6] I3=register_file.x[0][6] O=$abc$34021$new_n4768_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[30][6] I3=register_file.x[28][6] O=$abc$34021$new_n4769_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4769_ I1=i_IM_instruction[17] I2=register_file.x[26][6] I3=register_file.x[24][6] O=$abc$34021$new_n4770_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[22][6] I3=register_file.x[20][6] O=$abc$34021$new_n4771_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4771_ I1=i_IM_instruction[17] I2=register_file.x[18][6] I3=register_file.x[16][6] O=$abc$34021$new_n4772_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[31][5] I3=register_file.x[30][5] O=$abc$34021$new_n4773_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$34021$new_n4773_ I1=i_IM_instruction[17] I2=register_file.x[27][5] I3=register_file.x[26][5] O=$abc$34021$new_n4774_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=$abc$34021$new_n2569_ I1=$abc$34021$new_n2579_ I2=$abc$34021$new_n4774_ I3=i_IM_instruction[16] O=$abc$34021$new_n4775_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110111011101
.gate SB_LUT4 I0=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17461[0]_new_ I1=$abc$34021$new_n4775_ I2=$abc$34021$new_n1783_ I3=$abc$34021$new_n2554_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[16] I2=$abc$34021$new_n2594_ I3=$abc$34021$new_n2595_ O=$abc$34021$new_n4777_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4777_ I1=i_IM_instruction[16] I2=$abc$34021$new_n2597_ I3=$abc$34021$new_n2598_ O=$abc$34021$memory\register_file.x$rdmux[1][1][1]$a$1460[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010101100111
.gate SB_LUT4 I0=i_IM_instruction[19] I1=i_IM_instruction[18] I2=$abc$34021$memory\register_file.x$rdmux[1][1][1]$b$1461[3]_new_ I3=$abc$34021$memory\register_file.x$rdmux[1][1][1]$a$1460[3]_new_inv_ O=$abc$34021$new_n4779_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101010111110111
.gate SB_LUT4 I0=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17433[0]_new_ I1=$abc$34021$new_n4779_ I2=$abc$34021$new_n1783_ I3=$abc$34021$new_n4783_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[16] I2=$abc$34021$new_n2608_ I3=$abc$34021$new_n2609_ O=$abc$34021$new_n4781_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4781_ I1=i_IM_instruction[16] I2=$abc$34021$new_n2611_ I3=$abc$34021$new_n2612_ O=$abc$34021$memory\register_file.x$rdmux[1][1][0]$a$1457[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010101100111
.gate SB_LUT4 I0=i_IM_instruction[18] I1=i_IM_instruction[19] I2=$abc$34021$memory\register_file.x$rdmux[1][1][0]$b$1458[3]_new_ I3=$abc$34021$memory\register_file.x$rdmux[1][1][0]$a$1457[3]_new_inv_ O=$abc$34021$new_n4783_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[15][4] I3=register_file.x[14][4] O=$abc$34021$new_n4784_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$34021$new_n4784_ I1=i_IM_instruction[17] I2=register_file.x[11][4] I3=register_file.x[10][4] O=$abc$34021$new_n4785_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[7][4] I3=register_file.x[6][4] O=$abc$34021$new_n4786_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$34021$new_n4786_ I1=i_IM_instruction[17] I2=register_file.x[3][4] I3=register_file.x[2][4] O=$abc$34021$new_n4787_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[31][4] I3=register_file.x[30][4] O=$abc$34021$new_n4788_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4788_ I1=i_IM_instruction[17] I2=register_file.x[27][4] I3=register_file.x[26][4] O=$abc$34021$new_n4789_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=i_IM_instruction[16] I2=$abc$34021$new_n4789_ I3=$abc$34021$new_n4793_ O=$abc$34021$new_n4790_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$abc$34021$new_n1783_ I1=i_IM_instruction[19] I2=$abc$34021$new_n4790_ I3=$abc$34021$new_n2629_ O=$abc$34021$new_n4791_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[29][4] I3=register_file.x[28][4] O=$abc$34021$new_n4792_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4792_ I1=i_IM_instruction[17] I2=register_file.x[25][4] I3=register_file.x[24][4] O=$abc$34021$new_n4793_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2657_ I2=$abc$34021$new_n2649_ I3=$abc$34021$new_n2648_ O=$abc$34021$new_n4794_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2658_ I2=$abc$34021$new_n2655_ I3=$abc$34021$new_n2654_ O=$abc$34021$new_n4795_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=i_IM_instruction[18] I1=i_IM_instruction[16] I2=$abc$34021$new_n4795_ I3=$abc$34021$new_n4794_ O=$abc$34021$new_n4796_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110110101110101
.gate SB_LUT4 I0=$abc$34021$new_n4796_ I1=i_IM_instruction[18] I2=i_IM_instruction[19] I3=$abc$34021$new_n2650_ O=$abc$34021$new_n4797_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111010011110110
.gate SB_LUT4 I0=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17419[0]_new_ I1=$abc$34021$new_n4797_ I2=$abc$34021$new_n1783_ I3=$abc$34021$new_n2659_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2686_ I2=$abc$34021$new_n2678_ I3=$abc$34021$new_n2677_ O=$abc$34021$new_n4799_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2687_ I2=$abc$34021$new_n2684_ I3=$abc$34021$new_n2683_ O=$abc$34021$new_n4800_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=i_IM_instruction[18] I1=i_IM_instruction[16] I2=$abc$34021$new_n4800_ I3=$abc$34021$new_n4799_ O=$abc$34021$new_n4801_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110110101110101
.gate SB_LUT4 I0=$abc$34021$new_n4801_ I1=i_IM_instruction[18] I2=i_IM_instruction[19] I3=$abc$34021$new_n2679_ O=$abc$34021$new_n4802_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111010011110110
.gate SB_LUT4 I0=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17405[0]_new_ I1=$abc$34021$new_n4802_ I2=$abc$34021$new_n1783_ I3=$abc$34021$new_n2688_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[30][27] I3=register_file.x[28][27] O=$abc$34021$new_n4804_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4804_ I1=i_IM_instruction[17] I2=register_file.x[26][27] I3=register_file.x[24][27] O=$abc$34021$new_n4805_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[22][27] I3=register_file.x[20][27] O=$abc$34021$new_n4806_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4806_ I1=i_IM_instruction[17] I2=register_file.x[18][27] I3=register_file.x[16][27] O=$abc$34021$new_n4807_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[31][28] I3=register_file.x[30][28] O=$abc$34021$new_n4808_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$34021$new_n4808_ I1=i_IM_instruction[17] I2=register_file.x[27][28] I3=register_file.x[26][28] O=$abc$34021$new_n4809_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=$abc$34021$new_n2781_ I1=$abc$34021$new_n2791_ I2=$abc$34021$new_n4809_ I3=i_IM_instruction[16] O=$abc$34021$new_n4810_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110111011101
.gate SB_LUT4 I0=$abc$34021$new_n2794_ I1=$abc$34021$new_n4810_ I2=$abc$34021$new_n1783_ I3=$abc$34021$new_n2766_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$abc$34021$new_n2801_ I1=i_IM_instruction[15] I2=i_IM_instruction[17] I3=register_file.x[4][29] O=$abc$34021$new_n4812_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100011101010111
.gate SB_LUT4 I0=$false I1=i_IM_instruction[16] I2=$abc$34021$new_n4812_ I3=$abc$34021$new_n4817_ O=$abc$34021$new_n4813_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=i_IM_instruction[18] I1=i_IM_instruction[19] I2=$abc$34021$memory\register_file.x$rdmux[1][1][0]$b$1458[29]_new_ I3=$abc$34021$new_n4813_ O=$abc$34021$new_n4814_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110110011111101
.gate SB_LUT4 I0=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ I1=pc[29] I2=$abc$34021$new_n4814_ I3=$abc$34021$new_n2809_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[7][29] I3=register_file.x[6][29] O=$abc$34021$new_n4816_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$34021$new_n4816_ I1=i_IM_instruction[17] I2=register_file.x[3][29] I3=register_file.x[2][29] O=$abc$34021$new_n4817_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[14][29] I3=register_file.x[12][29] O=$abc$34021$new_n4818_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4818_ I1=i_IM_instruction[17] I2=register_file.x[10][29] I3=register_file.x[8][29] O=$abc$34021$new_n4819_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[30][29] I3=register_file.x[28][29] O=$abc$34021$new_n4820_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4820_ I1=i_IM_instruction[17] I2=register_file.x[26][29] I3=register_file.x[24][29] O=$abc$34021$new_n4821_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=i_IM_instruction[16] I1=i_IM_instruction[17] I2=register_file.x[22][29] I3=register_file.x[20][29] O=$abc$34021$new_n4822_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4822_ I1=i_IM_instruction[17] I2=register_file.x[18][29] I3=register_file.x[16][29] O=$abc$34021$new_n4823_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ I2=i_IM_instruction[19] I3=pc[30] O=$abc$34021$new_n4824_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=i_IM_instruction[16] I1=$abc$34021$new_n4939_ I2=$abc$34021$new_n2837_ I3=$abc$34021$new_n2836_ O=$abc$34021$new_n4826_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=$false I1=i_IM_instruction[18] I2=$abc$34021$memory\register_file.x$rdmux[1][1][0]$b$1458[30]_new_ I3=$abc$34021$new_n4826_ O=$abc$34021$new_n4827_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$34021$new_n4824_ I1=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ I2=$abc$34021$memory\register_file.x$rdmux[1][0][0]$b$1455[30]_new_ I3=$abc$34021$new_n4827_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=i_IM_instruction[16] I1=$abc$34021$new_n2848_ I2=$abc$34021$new_n2851_ I3=$abc$34021$new_n2850_ O=$abc$34021$new_n4829_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$abc$34021$new_n4829_ I1=i_IM_instruction[16] I2=i_IM_instruction[18] I3=$abc$34021$new_n2847_ O=$abc$34021$new_n4830_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100111101101111
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[23][30] I3=register_file.x[22][30] O=$abc$34021$new_n4831_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4831_ I1=i_IM_instruction[17] I2=register_file.x[18][30] I3=register_file.x[19][30] O=$abc$34021$new_n4832_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010101100111
.gate SB_LUT4 I0=$abc$34021$new_n4830_ I1=$abc$34021$new_n2843_ I2=i_IM_instruction[16] I3=$abc$34021$new_n4832_ O=$abc$34021$memory\register_file.x$rdmux[1][0][0]$b$1455[30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110111011101
.gate SB_LUT4 I0=$abc$34021$auto$simplemap.cc:309:simplemap_lut$11127[1]_new_ I1=$abc$34021$alu_control.o_ALUControlLines[1]_new_inv_ I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[26] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[26] O=$abc$34021$new_n4834_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111011100111
.gate SB_LUT4 I0=$abc$34021$techmap$techmap\alu.$procmux$994.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11079_Y_new_inv_ I1=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[26] I2=$abc$34021$new_n4834_ I3=$abc$34021$new_n2920_ O=$abc$34021$new_n4835_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n2885_ I3=$abc$34021$new_n4835_ O=$abc$34021$new_n4836_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[23][12] I3=register_file.x[22][12] O=$abc$34021$new_n4837_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$34021$new_n4837_ I1=i_IM_instruction[22] I2=register_file.x[19][12] I3=register_file.x[18][12] O=$abc$34021$new_n4838_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=$abc$34021$new_n2997_ I1=$abc$34021$new_n2991_ I2=$abc$34021$new_n4838_ I3=i_IM_instruction[21] O=$abc$34021$new_n4839_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$abc$34021$new_n3000_ I1=$abc$34021$techmap\register_file.$reduce_or$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/REGISTER_FILE.sv:47$181_Y_new_inv_ I2=$abc$34021$new_n4839_ I3=$abc$34021$new_n2994_ O=o_DM_wd[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100000001
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[4] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][1]_new_ I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] O=$abc$34021$new_n4841_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=$abc$34021$new_n4841_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[4] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][17]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][9]_new_inv_ O=$abc$34021$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4_Y[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$34021$new_n3068_ I1=$abc$34021$new_n2881_ I2=$abc$34021$new_n3109_ I3=$abc$34021$new_n3102_ O=$abc$34021$new_n4843_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=$abc$34021$new_n3036_ I1=$abc$34021$new_n4843_ I2=$abc$34021$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4_Y[17]_new_ I3=$abc$34021$auto$simplemap.cc:309:simplemap_lut$11198_new_ O=o_DM_addr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][14]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][10]_new_inv_ O=$abc$34021$new_n4845_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I1=$abc$34021$new_n3141_ I2=$abc$34021$new_n4845_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][6]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$10\buffer[31:0][30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011000110100001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n2955_ I3=$abc$34021$new_n2493_ O=$abc$34021$new_n4847_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[8] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[8] I2=$abc$34021$new_n4847_ I3=$abc$34021$new_n2956_ O=$abc$34021$new_n4848_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110100011111000
.gate SB_LUT4 I0=$abc$34021$new_n3200_ I1=$abc$34021$new_n3198_ I2=$abc$34021$new_n3030_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][24]_new_ O=$abc$34021$new_n4849_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$34021$new_n4849_ I1=$abc$34021$new_n4848_ I2=$abc$34021$new_n3159_ I3=$abc$34021$new_n3152_ O=o_DM_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111110111
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[3] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[1] O=$abc$34021$new_n4851_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$34021$new_n4851_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[2] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[0] O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=$abc$34021$alu_control.o_ALUControlLines[1]_new_inv_ I1=$abc$34021$auto$simplemap.cc:309:simplemap_lut$11127[1]_new_ I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[15] I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[15] O=$abc$34021$new_n4853_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111011100111
.gate SB_LUT4 I0=$abc$34021$new_n3216_ I1=$abc$34021$new_n3251_ I2=$abc$34021$new_n4853_ I3=$abc$34021$new_n2920_ O=$abc$34021$new_n4854_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$34021$new_n4854_ I1=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][23]_new_ I2=$abc$34021$new_n3030_ I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] O=$abc$34021$new_n4855_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101010101010
.gate SB_LUT4 I0=$abc$34021$new_n3275_ I1=$abc$34021$new_n3273_ I2=$abc$34021$new_n2881_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][24]_new_ O=$abc$34021$new_n4856_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[24] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[24] I2=$abc$34021$new_n2955_ I3=$abc$34021$new_n2956_ O=$abc$34021$new_n4857_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000111010001111
.gate SB_LUT4 I0=$abc$34021$new_n4857_ I1=$abc$34021$new_n4856_ I2=$abc$34021$new_n3265_ I3=$abc$34021$new_n3264_ O=o_DM_addr[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111110111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3374_ I2=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[2] I3=$abc$34021$new_n2919_ O=$abc$34021$new_n4859_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n2955_ I3=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17419[0]_new_ O=$abc$34021$new_n4860_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[2] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$new_n4860_ I3=$abc$34021$new_n2956_ O=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17425[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110100011111000
.gate SB_LUT4 I0=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17425[0]_new_inv_ I1=$abc$34021$new_n4859_ I2=$abc$34021$new_n2315_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$10\buffer[31:0][18]_new_ O=$abc$34021$new_n4862_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I1=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][27]_new_inv_ I2=$abc$34021$new_n3649_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][31]_new_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][29]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$1\buffer[31:0][27]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][29]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$3\buffer[31:0][25]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$34021$new_n2315_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][29]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][21]_new_inv_ O=$abc$34021$new_n4868_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3786_ I2=$abc$34021$new_n4868_ I3=$abc$34021$new_n3785_ O=o_DM_addr[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100111111
.gate SB_LUT4 I0=$abc$34021$new_n3868_ I1=$abc$34021$new_n2315_ I2=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][5]_new_inv_ O=$abc$34021$new_n4870_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[5] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[5] I2=$abc$34021$new_n2955_ I3=$abc$34021$new_n2956_ O=$abc$34021$new_n4871_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000111010001111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n3865_ I2=$abc$34021$new_n4871_ I3=$abc$34021$new_n4870_ O=$abc$34021$new_n4872_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$34021$new_n4872_ I1=$abc$34021$new_n3870_ I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][21]_new_inv_ I3=$abc$34021$new_n3879_ O=o_DM_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=i_IM_instruction[20] I1=i_IM_instruction[22] I2=register_file.x[21][25] I3=register_file.x[20][25] O=$abc$34021$new_n4874_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$34021$new_n4874_ I1=i_IM_instruction[22] I2=$abc$34021$new_n3987_ I3=register_file.x[17][25] O=$abc$34021$new_n4875_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110111101001111
.gate SB_LUT4 I0=$abc$34021$new_n3988_ I1=$abc$34021$new_n4875_ I2=$abc$34021$new_n3994_ I3=$abc$34021$new_n3991_ O=$abc$34021$memory\register_file.x$rdmux[0][0][0]$b$1362[25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$34021$new_n4127_ I1=$abc$34021$new_n2315_ I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][1]_new_ I3=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] O=$abc$34021$new_n4877_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101010101010
.gate SB_LUT4 I0=$abc$34021$new_n2881_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$7\buffer[31:0][1]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][1]_new_inv_ O=$abc$34021$new_n4878_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$abc$34021$new_n4124_ I1=$abc$34021$new_n4877_ I2=$abc$34021$new_n4878_ I3=$abc$34021$new_n4121_ O=o_DM_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111101111111
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[6] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[6] I2=$abc$34021$new_n3019_ I3=$abc$34021$new_n3462_ O=$abc$34021$new_n4880_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000111010011111
.gate SB_LUT4 I0=$abc$34021$new_n4880_ I1=$abc$34021$new_n4136_ I2=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[6] I3=$abc$34021$techmap$techmap\alu.$procmux$994.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11079_Y_new_inv_ O=$abc$34021$new_n4881_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4881_ I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][22]_new_inv_ I3=$abc$34021$new_n3879_ O=$abc$34021$new_n4882_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[7] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[7] I2=$abc$34021$new_n3019_ I3=$abc$34021$new_n3462_ O=$abc$34021$new_n4883_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000111010011111
.gate SB_LUT4 I0=$abc$34021$new_n4883_ I1=$abc$34021$new_n4147_ I2=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[7] I3=$abc$34021$techmap$techmap\alu.$procmux$994.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11079_Y_new_inv_ O=$abc$34021$new_n4884_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4884_ I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][23]_new_inv_ I3=$abc$34021$new_n3879_ O=$abc$34021$new_n4885_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$abc$34021$new_n4157_ I1=$abc$34021$new_n4156_ I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][26]_new_ I3=$abc$34021$new_n3030_ O=$abc$34021$new_n4886_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[10] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[10] I2=$abc$34021$new_n2955_ I3=$abc$34021$new_n2956_ O=$abc$34021$new_n4887_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000111010001111
.gate SB_LUT4 I0=$abc$34021$new_n4887_ I1=$abc$34021$new_n4886_ I2=$abc$34021$new_n4151_ I3=$abc$34021$new_n4150_ O=o_DM_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111110111
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[4] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[4] I2=$abc$34021$new_n2955_ I3=$abc$34021$new_n2956_ O=$abc$34021$new_n4889_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000111010001111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4166_ I2=$abc$34021$new_n4164_ I3=$abc$34021$new_n4889_ O=$abc$34021$new_n4890_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$34021$new_n4162_ I1=$abc$34021$new_n4890_ I2=$abc$34021$new_n3924_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][4]_new_inv_ O=o_DM_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011111110111
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[21] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[21] I2=$abc$34021$new_n2955_ I3=$abc$34021$new_n2956_ O=$abc$34021$new_n4892_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000111010001111
.gate SB_LUT4 I0=$abc$34021$new_n4184_ I1=$abc$34021$new_n4180_ I2=$abc$34021$new_n4892_ I3=$abc$34021$new_n4178_ O=$abc$34021$new_n4893_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$abc$34021$new_n4893_ I1=$abc$34021$new_n4185_ I2=$abc$34021$new_n2881_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][21]_new_inv_ O=o_DM_addr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111111101
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][3]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$1\buffer[31:0][5]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][3]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$4\buffer[31:0][7]_new_inv_ O=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$7\buffer[31:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$34021$new_n3877_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$7\buffer[31:0][3]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][3]_new_inv_ O=$abc$34021$new_n4897_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$abc$34021$new_n4902_ I1=$abc$34021$new_n4897_ I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$10\buffer[31:0][19]_new_inv_ I3=$abc$34021$new_n3879_ O=o_DM_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111101110111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4192_ I2=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[3] I3=$abc$34021$new_n3016_ O=$abc$34021$new_n4899_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$34021$new_n2955_ I3=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17433[0]_new_ O=$abc$34021$new_n4900_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[3] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$new_n4900_ I3=$abc$34021$new_n2956_ O=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17439[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110100011111000
.gate SB_LUT4 I0=$abc$34021$new_n4899_ I1=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$17439[0]_new_inv_ I2=$abc$34021$new_n2315_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$10\buffer[31:0][19]_new_ O=$abc$34021$new_n4902_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=i_IM_instruction[13] I1=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12170_new_ I2=i_DM_rd[3] I3=$abc$34021$techmap$techmap\load_store_unit.$procmux$681.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14448_Y[0]_new_ O=$abc$34021$new_n4903_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000010110010101
.gate SB_LUT4 I0=$abc$34021$new_n4903_ I1=i_IM_instruction[13] I2=o_DM_ren I3=$abc$34021$new_n4267_ O=$abc$34021$new_n4904_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110111101001111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4904_ I2=$abc$34021$MC_regSrc[0]_new_inv_ I3=o_DM_addr[3] O=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=i_IM_instruction[13] I1=$abc$34021$auto$simplemap.cc:309:simplemap_lut$12170_new_ I2=i_DM_rd[4] I3=$abc$34021$techmap$techmap\load_store_unit.$procmux$681.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14448_Y[0]_new_ O=$abc$34021$new_n4906_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000010110010101
.gate SB_LUT4 I0=$abc$34021$new_n4906_ I1=i_IM_instruction[13] I2=o_DM_ren I3=$abc$34021$new_n4278_ O=$abc$34021$new_n4907_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110111101001111
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4907_ I2=$abc$34021$MC_regSrc[0]_new_inv_ I3=o_DM_addr[4] O=$abc$34021$ternary$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:227$325_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$34021$new_n1655_ I1=S_FOUR[17] I2=o_DM_addr[17] I3=o_DM_ren O=$abc$34021$new_n4909_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111001001110
.gate SB_LUT4 I0=$abc$34021$new_n1655_ I1=$abc$34021$auto$simplemap.cc:256:simplemap_eqne$9228_new_inv_ I2=$abc$34021$new_n4909_ I3=$abc$34021$new_n4378_ O=register_file.i_Wd[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111001001010010
.gate SB_LUT4 I0=$abc$34021$new_n1655_ I1=S_FOUR[24] I2=o_DM_addr[24] I3=o_DM_ren O=$abc$34021$new_n4911_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111001001110
.gate SB_LUT4 I0=$abc$34021$new_n1655_ I1=$abc$34021$auto$simplemap.cc:256:simplemap_eqne$9228_new_inv_ I2=$abc$34021$new_n4911_ I3=$abc$34021$new_n4414_ O=register_file.i_Wd[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111001001010010
.gate SB_LUT4 I0=$abc$34021$new_n1655_ I1=S_FOUR[29] I2=o_DM_addr[29] I3=o_DM_ren O=$abc$34021$new_n4913_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111001001110
.gate SB_LUT4 I0=$abc$34021$new_n1655_ I1=$abc$34021$auto$simplemap.cc:256:simplemap_eqne$9228_new_inv_ I2=$abc$34021$new_n4913_ I3=$abc$34021$new_n4440_ O=register_file.i_Wd[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111001001010010
.gate SB_LUT4 I0=i_IM_instruction[14] I1=i_IM_instruction[13] I2=o_DM_addr[0] I3=o_DM_addr[1] O=$abc$34021$new_n4915_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$abc$34021$LSU_wen_new_ I1=$abc$34021$techmap$techmap\load_store_unit.$procmux$704.$and$/usr/local/bin/../share/yosys/techmap.v:434$14450_Y[1]_new_ I2=$abc$34021$new_n4915_ I3=i_IM_instruction[12] O=o_DM_wen[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=i_IM_instruction[16] I1=$abc$34021$new_n4631_ I2=$abc$34021$new_n1780_ I3=$abc$34021$new_n1779_ O=$abc$34021$memory\register_file.x$rdmux[1][1][1]$b$1461[26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=i_IM_instruction[19] I1=$abc$34021$memory\register_file.x$rdmux[1][1][1]$b$1461[26]_new_inv_ I2=$abc$34021$new_n1772_ I3=$abc$34021$new_n1769_ O=$abc$34021$new_n4918_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110110001101
.gate SB_LUT4 I0=$false I1=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ I2=i_IM_instruction[18] I3=pc[26] O=$abc$34021$new_n4919_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$abc$34021$new_n4919_ I1=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ I2=$abc$34021$new_n4918_ I3=$abc$34021$new_n4625_ O=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[23][24] I3=register_file.x[22][24] O=$abc$34021$new_n4921_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4921_ I1=i_IM_instruction[17] I2=register_file.x[19][24] I3=register_file.x[18][24] O=$abc$34021$new_n4922_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=$abc$34021$new_n1867_ I1=$abc$34021$new_n1865_ I2=$abc$34021$new_n4922_ I3=i_IM_instruction[16] O=$abc$34021$memory\register_file.x$rdmux[1][1][1]$a$1460[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=i_IM_instruction[19] I1=i_IM_instruction[18] I2=$abc$34021$memory\register_file.x$rdmux[1][1][1]$b$1461[24]_new_inv_ I3=$abc$34021$memory\register_file.x$rdmux[1][1][1]$a$1460[24]_new_inv_ O=$abc$34021$new_n4924_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110101111111
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[5][23] I3=register_file.x[4][23] O=$abc$34021$new_n4925_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4925_ I2=i_IM_instruction[17] I3=register_file.x[1][23] O=$abc$34021$new_n4926_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[5][17] I3=register_file.x[4][17] O=$abc$34021$new_n4927_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4927_ I2=i_IM_instruction[17] I3=register_file.x[1][17] O=$abc$34021$new_n4928_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[23][10] I3=register_file.x[22][10] O=$abc$34021$new_n4929_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4929_ I1=i_IM_instruction[17] I2=register_file.x[19][10] I3=register_file.x[18][10] O=$abc$34021$new_n4930_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=$abc$34021$new_n2433_ I1=$abc$34021$new_n2432_ I2=$abc$34021$new_n4930_ I3=i_IM_instruction[16] O=$abc$34021$memory\register_file.x$rdmux[1][1][1]$a$1460[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=i_IM_instruction[19] I1=i_IM_instruction[18] I2=$abc$34021$memory\register_file.x$rdmux[1][1][1]$b$1461[10]_new_inv_ I3=$abc$34021$memory\register_file.x$rdmux[1][1][1]$a$1460[10]_new_inv_ O=$abc$34021$new_n4932_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110101111111
.gate SB_LUT4 I0=i_IM_instruction[18] I1=$abc$34021$new_n2501_ I2=$abc$34021$new_n2499_ I3=$abc$34021$new_n2498_ O=$abc$34021$new_n4933_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$abc$34021$new_n4933_ I1=i_IM_instruction[19] I2=i_IM_instruction[18] I3=$abc$34021$new_n2500_ O=$abc$34021$new_n4934_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[29][7] I3=register_file.x[28][7] O=$abc$34021$new_n4935_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$34021$new_n4935_ I1=i_IM_instruction[17] I2=register_file.x[24][7] I3=register_file.x[25][7] O=$abc$34021$new_n4936_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010101100111
.gate SB_LUT4 I0=$abc$34021$new_n4934_ I1=$abc$34021$new_n2505_ I2=$abc$34021$new_n4936_ I3=i_IM_instruction[18] O=$abc$34021$new_n4937_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=i_IM_instruction[15] I1=i_IM_instruction[17] I2=register_file.x[5][30] I3=register_file.x[4][30] O=$abc$34021$new_n4938_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$false I1=$abc$34021$new_n4938_ I2=i_IM_instruction[17] I3=register_file.x[1][30] O=$abc$34021$new_n4939_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$abc$34021$new_n2315_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][31]_new_inv_ I3=$abc$34021$techmap$techmap\alu.$shl$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:27$4.$5\buffer[31:0][23]_new_inv_ O=$abc$34021$new_n4940_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$abc$34021$new_n3635_ I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=$abc$34021$techmap$techmap\alu.$shr$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:31$8.$11\buffer[31:0][23]_new_ I3=$abc$34021$new_n2881_ O=$abc$34021$new_n4941_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101010101010
.gate SB_LUT4 I0=$abc$34021$new_n3576_ I1=$abc$34021$new_n4940_ I2=$abc$34021$new_n4941_ I3=$abc$34021$new_n3573_ O=o_DM_addr[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111101111111
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1225.C[10] I1=IG_extendedImmediate[9] I2=pc[10] I3=$false O=S_B[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1225.C[10] CO=$auto$alumacc.cc:474:replace_alu$1225.C[11] I0=pc[10] I1=IG_extendedImmediate[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1225.C[11] I1=IG_extendedImmediate[10] I2=pc[11] I3=$false O=S_B[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1225.C[11] CO=$auto$alumacc.cc:474:replace_alu$1225.C[12] I0=pc[11] I1=IG_extendedImmediate[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1225.C[12] I1=IG_extendedImmediate[11] I2=pc[12] I3=$false O=S_B[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1225.C[12] CO=$auto$alumacc.cc:474:replace_alu$1225.C[13] I0=pc[12] I1=IG_extendedImmediate[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1225.C[13] I1=IG_extendedImmediate[12] I2=pc[13] I3=$false O=S_B[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1225.C[13] CO=$auto$alumacc.cc:474:replace_alu$1225.C[14] I0=pc[13] I1=IG_extendedImmediate[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1225.C[14] I1=IG_extendedImmediate[13] I2=pc[14] I3=$false O=S_B[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1225.C[14] CO=$auto$alumacc.cc:474:replace_alu$1225.C[15] I0=pc[14] I1=IG_extendedImmediate[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1225.C[15] I1=IG_extendedImmediate[14] I2=pc[15] I3=$false O=S_B[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1225.C[15] CO=$auto$alumacc.cc:474:replace_alu$1225.C[16] I0=pc[15] I1=IG_extendedImmediate[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1225.C[16] I1=IG_extendedImmediate[15] I2=pc[16] I3=$false O=S_B[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1225.C[16] CO=$auto$alumacc.cc:474:replace_alu$1225.C[17] I0=pc[16] I1=IG_extendedImmediate[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1225.C[17] I1=IG_extendedImmediate[16] I2=pc[17] I3=$false O=S_B[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1225.C[17] CO=$auto$alumacc.cc:474:replace_alu$1225.C[18] I0=pc[17] I1=IG_extendedImmediate[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1225.C[18] I1=IG_extendedImmediate[17] I2=pc[18] I3=$false O=S_B[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1225.C[18] CO=$auto$alumacc.cc:474:replace_alu$1225.C[19] I0=pc[18] I1=IG_extendedImmediate[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1225.C[19] I1=IG_extendedImmediate[18] I2=pc[19] I3=$false O=S_B[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1225.C[19] CO=$auto$alumacc.cc:474:replace_alu$1225.C[20] I0=pc[19] I1=IG_extendedImmediate[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$1225.C[2] I0=pc[1] I1=IG_extendedImmediate[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1225.C[20] I1=IG_extendedImmediate[30] I2=pc[20] I3=$false O=S_B[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1225.C[20] CO=$auto$alumacc.cc:474:replace_alu$1225.C[21] I0=pc[20] I1=IG_extendedImmediate[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1225.C[21] I1=IG_extendedImmediate[30] I2=pc[21] I3=$false O=S_B[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1225.C[21] CO=$auto$alumacc.cc:474:replace_alu$1225.C[22] I0=pc[21] I1=IG_extendedImmediate[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1225.C[22] I1=IG_extendedImmediate[30] I2=pc[22] I3=$false O=S_B[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1225.C[22] CO=$auto$alumacc.cc:474:replace_alu$1225.C[23] I0=pc[22] I1=IG_extendedImmediate[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1225.C[23] I1=IG_extendedImmediate[30] I2=pc[23] I3=$false O=S_B[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1225.C[23] CO=$auto$alumacc.cc:474:replace_alu$1225.C[24] I0=pc[23] I1=IG_extendedImmediate[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1225.C[24] I1=IG_extendedImmediate[30] I2=pc[24] I3=$false O=S_B[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1225.C[24] CO=$auto$alumacc.cc:474:replace_alu$1225.C[25] I0=pc[24] I1=IG_extendedImmediate[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1225.C[25] I1=IG_extendedImmediate[30] I2=pc[25] I3=$false O=S_B[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1225.C[25] CO=$auto$alumacc.cc:474:replace_alu$1225.C[26] I0=pc[25] I1=IG_extendedImmediate[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1225.C[26] I1=IG_extendedImmediate[30] I2=pc[26] I3=$false O=S_B[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1225.C[26] CO=$auto$alumacc.cc:474:replace_alu$1225.C[27] I0=pc[26] I1=IG_extendedImmediate[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1225.C[27] I1=IG_extendedImmediate[30] I2=pc[27] I3=$false O=S_B[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1225.C[27] CO=$auto$alumacc.cc:474:replace_alu$1225.C[28] I0=pc[27] I1=IG_extendedImmediate[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1225.C[28] I1=IG_extendedImmediate[30] I2=pc[28] I3=$false O=S_B[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1225.C[28] CO=$auto$alumacc.cc:474:replace_alu$1225.C[29] I0=pc[28] I1=IG_extendedImmediate[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1225.C[29] I1=IG_extendedImmediate[30] I2=pc[29] I3=$false O=S_B[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1225.C[29] CO=$auto$alumacc.cc:474:replace_alu$1225.C[30] I0=pc[29] I1=IG_extendedImmediate[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1225.C[2] I1=IG_extendedImmediate[1] I2=pc[2] I3=$false O=S_B[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1225.C[2] CO=$auto$alumacc.cc:474:replace_alu$1225.C[3] I0=pc[2] I1=IG_extendedImmediate[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1225.C[30] I1=IG_extendedImmediate[30] I2=pc[30] I3=$false O=S_B[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1225.C[30] CO=$auto$alumacc.cc:474:replace_alu$1225.C[31] I0=pc[30] I1=IG_extendedImmediate[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1225.C[31] I1=IG_extendedImmediate[30] I2=pc[31] I3=$false O=S_B[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1225.C[3] I1=IG_extendedImmediate[2] I2=pc[3] I3=$false O=S_B[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1225.C[3] CO=$auto$alumacc.cc:474:replace_alu$1225.C[4] I0=pc[3] I1=IG_extendedImmediate[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1225.C[4] I1=IG_extendedImmediate[3] I2=pc[4] I3=$false O=S_B[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1225.C[4] CO=$auto$alumacc.cc:474:replace_alu$1225.C[5] I0=pc[4] I1=IG_extendedImmediate[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1225.C[5] I1=IG_extendedImmediate[4] I2=pc[5] I3=$false O=S_B[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1225.C[5] CO=$auto$alumacc.cc:474:replace_alu$1225.C[6] I0=pc[5] I1=IG_extendedImmediate[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1225.C[6] I1=IG_extendedImmediate[5] I2=pc[6] I3=$false O=S_B[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1225.C[6] CO=$auto$alumacc.cc:474:replace_alu$1225.C[7] I0=pc[6] I1=IG_extendedImmediate[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1225.C[7] I1=IG_extendedImmediate[6] I2=pc[7] I3=$false O=S_B[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1225.C[7] CO=$auto$alumacc.cc:474:replace_alu$1225.C[8] I0=pc[7] I1=IG_extendedImmediate[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1225.C[8] I1=IG_extendedImmediate[7] I2=pc[8] I3=$false O=S_B[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1225.C[8] CO=$auto$alumacc.cc:474:replace_alu$1225.C[9] I0=pc[8] I1=IG_extendedImmediate[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1225.C[9] I1=IG_extendedImmediate[8] I2=pc[9] I3=$false O=S_B[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1225.C[9] CO=$auto$alumacc.cc:474:replace_alu$1225.C[10] I0=pc[9] I1=IG_extendedImmediate[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:234|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1228.C[10] I1=pc[10] I2=$false I3=$false O=S_FOUR[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1228.C[10] CO=$auto$alumacc.cc:474:replace_alu$1228.C[11] I0=$false I1=pc[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1228.C[11] I1=pc[11] I2=$false I3=$false O=S_FOUR[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1228.C[11] CO=$auto$alumacc.cc:474:replace_alu$1228.C[12] I0=$false I1=pc[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1228.C[12] I1=pc[12] I2=$false I3=$false O=S_FOUR[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1228.C[12] CO=$auto$alumacc.cc:474:replace_alu$1228.C[13] I0=$false I1=pc[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1228.C[13] I1=pc[13] I2=$false I3=$false O=S_FOUR[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1228.C[13] CO=$auto$alumacc.cc:474:replace_alu$1228.C[14] I0=$false I1=pc[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1228.C[14] I1=pc[14] I2=$false I3=$false O=S_FOUR[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1228.C[14] CO=$auto$alumacc.cc:474:replace_alu$1228.C[15] I0=$false I1=pc[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1228.C[15] I1=pc[15] I2=$false I3=$false O=S_FOUR[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1228.C[15] CO=$auto$alumacc.cc:474:replace_alu$1228.C[16] I0=$false I1=pc[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1228.C[16] I1=pc[16] I2=$false I3=$false O=S_FOUR[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1228.C[16] CO=$auto$alumacc.cc:474:replace_alu$1228.C[17] I0=$false I1=pc[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1228.C[17] I1=pc[17] I2=$false I3=$false O=S_FOUR[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1228.C[17] CO=$auto$alumacc.cc:474:replace_alu$1228.C[18] I0=$false I1=pc[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1228.C[18] I1=pc[18] I2=$false I3=$false O=S_FOUR[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1228.C[18] CO=$auto$alumacc.cc:474:replace_alu$1228.C[19] I0=$false I1=pc[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1228.C[19] I1=pc[19] I2=$false I3=$false O=S_FOUR[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1228.C[19] CO=$auto$alumacc.cc:474:replace_alu$1228.C[20] I0=$false I1=pc[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1228.C[20] I1=pc[20] I2=$false I3=$false O=S_FOUR[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1228.C[20] CO=$auto$alumacc.cc:474:replace_alu$1228.C[21] I0=$false I1=pc[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1228.C[21] I1=pc[21] I2=$false I3=$false O=S_FOUR[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1228.C[21] CO=$auto$alumacc.cc:474:replace_alu$1228.C[22] I0=$false I1=pc[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1228.C[22] I1=pc[22] I2=$false I3=$false O=S_FOUR[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1228.C[22] CO=$auto$alumacc.cc:474:replace_alu$1228.C[23] I0=$false I1=pc[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1228.C[23] I1=pc[23] I2=$false I3=$false O=S_FOUR[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1228.C[23] CO=$auto$alumacc.cc:474:replace_alu$1228.C[24] I0=$false I1=pc[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1228.C[24] I1=pc[24] I2=$false I3=$false O=S_FOUR[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1228.C[24] CO=$auto$alumacc.cc:474:replace_alu$1228.C[25] I0=$false I1=pc[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1228.C[25] I1=pc[25] I2=$false I3=$false O=S_FOUR[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1228.C[25] CO=$auto$alumacc.cc:474:replace_alu$1228.C[26] I0=$false I1=pc[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1228.C[26] I1=pc[26] I2=$false I3=$false O=S_FOUR[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1228.C[26] CO=$auto$alumacc.cc:474:replace_alu$1228.C[27] I0=$false I1=pc[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1228.C[27] I1=pc[27] I2=$false I3=$false O=S_FOUR[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1228.C[27] CO=$auto$alumacc.cc:474:replace_alu$1228.C[28] I0=$false I1=pc[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1228.C[28] I1=pc[28] I2=$false I3=$false O=S_FOUR[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1228.C[28] CO=$auto$alumacc.cc:474:replace_alu$1228.C[29] I0=$false I1=pc[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1228.C[29] I1=pc[29] I2=$false I3=$false O=S_FOUR[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1228.C[29] CO=$auto$alumacc.cc:474:replace_alu$1228.C[30] I0=$false I1=pc[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1228.C[30] I1=pc[30] I2=$false I3=$false O=S_FOUR[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1228.C[30] CO=$auto$alumacc.cc:474:replace_alu$1228.C[31] I0=$false I1=pc[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1228.C[31] I1=pc[31] I2=$false I3=$false O=S_FOUR[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=pc[2] CO=$auto$alumacc.cc:474:replace_alu$1228.C[4] I0=$false I1=pc[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1228.C[4] I1=pc[4] I2=$false I3=$false O=S_FOUR[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1228.C[4] CO=$auto$alumacc.cc:474:replace_alu$1228.C[5] I0=$false I1=pc[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1228.C[5] I1=pc[5] I2=$false I3=$false O=S_FOUR[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1228.C[5] CO=$auto$alumacc.cc:474:replace_alu$1228.C[6] I0=$false I1=pc[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1228.C[6] I1=pc[6] I2=$false I3=$false O=S_FOUR[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1228.C[6] CO=$auto$alumacc.cc:474:replace_alu$1228.C[7] I0=$false I1=pc[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1228.C[7] I1=pc[7] I2=$false I3=$false O=S_FOUR[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1228.C[7] CO=$auto$alumacc.cc:474:replace_alu$1228.C[8] I0=$false I1=pc[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1228.C[8] I1=pc[8] I2=$false I3=$false O=S_FOUR[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1228.C[8] CO=$auto$alumacc.cc:474:replace_alu$1228.C[9] I0=$false I1=pc[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1228.C[9] I1=pc[9] I2=$false I3=$false O=S_FOUR[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1228.C[9] CO=$auto$alumacc.cc:474:replace_alu$1228.C[10] I0=$false I1=pc[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$1231.C[1] I0=alu.i_Op2[0] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:29|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1231.C[10] CO=$auto$alumacc.cc:474:replace_alu$1231.C[11] I0=alu.i_Op2[10] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:29|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1231.C[11] CO=$auto$alumacc.cc:474:replace_alu$1231.C[12] I0=alu.i_Op2[11] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:29|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1231.C[12] CO=$auto$alumacc.cc:474:replace_alu$1231.C[13] I0=alu.i_Op2[12] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:29|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1231.C[13] CO=$auto$alumacc.cc:474:replace_alu$1231.C[14] I0=alu.i_Op2[13] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:29|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1231.C[14] CO=$auto$alumacc.cc:474:replace_alu$1231.C[15] I0=alu.i_Op2[14] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:29|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1231.C[15] CO=$auto$alumacc.cc:474:replace_alu$1231.C[16] I0=alu.i_Op2[15] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:29|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1231.C[16] CO=$auto$alumacc.cc:474:replace_alu$1231.C[17] I0=alu.i_Op2[16] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:29|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1231.C[17] CO=$auto$alumacc.cc:474:replace_alu$1231.C[18] I0=alu.i_Op2[17] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:29|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1231.C[18] CO=$auto$alumacc.cc:474:replace_alu$1231.C[19] I0=alu.i_Op2[18] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:29|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1231.C[19] CO=$auto$alumacc.cc:474:replace_alu$1231.C[20] I0=alu.i_Op2[19] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:29|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1231.C[1] CO=$auto$alumacc.cc:474:replace_alu$1231.C[2] I0=alu.i_Op2[1] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:29|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1231.C[20] CO=$auto$alumacc.cc:474:replace_alu$1231.C[21] I0=alu.i_Op2[20] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:29|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1231.C[21] CO=$auto$alumacc.cc:474:replace_alu$1231.C[22] I0=alu.i_Op2[21] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:29|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1231.C[22] CO=$auto$alumacc.cc:474:replace_alu$1231.C[23] I0=alu.i_Op2[22] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:29|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1231.C[23] CO=$auto$alumacc.cc:474:replace_alu$1231.C[24] I0=alu.i_Op2[23] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:29|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1231.C[24] CO=$auto$alumacc.cc:474:replace_alu$1231.C[25] I0=alu.i_Op2[24] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:29|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1231.C[25] CO=$auto$alumacc.cc:474:replace_alu$1231.C[26] I0=alu.i_Op2[25] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:29|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1231.C[26] CO=$auto$alumacc.cc:474:replace_alu$1231.C[27] I0=alu.i_Op2[26] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:29|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1231.C[27] CO=$auto$alumacc.cc:474:replace_alu$1231.C[28] I0=alu.i_Op2[27] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:29|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1231.C[28] CO=$auto$alumacc.cc:474:replace_alu$1231.C[29] I0=alu.i_Op2[28] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:29|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1231.C[29] CO=$auto$alumacc.cc:474:replace_alu$1231.C[30] I0=alu.i_Op2[29] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:29|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1231.C[2] CO=$auto$alumacc.cc:474:replace_alu$1231.C[3] I0=alu.i_Op2[2] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:29|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1231.C[30] CO=$auto$alumacc.cc:474:replace_alu$1231.C[31] I0=alu.i_Op2[30] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:29|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1231.C[31] CO=$abc$34021$auto$alumacc.cc:491:replace_alu$1233[31] I0=alu.i_Op2[31] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:29|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1231.C[3] CO=$auto$alumacc.cc:474:replace_alu$1231.C[4] I0=alu.i_Op2[3] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:29|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1231.C[4] CO=$auto$alumacc.cc:474:replace_alu$1231.C[5] I0=alu.i_Op2[4] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:29|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1231.C[5] CO=$auto$alumacc.cc:474:replace_alu$1231.C[6] I0=alu.i_Op2[5] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:29|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1231.C[6] CO=$auto$alumacc.cc:474:replace_alu$1231.C[7] I0=alu.i_Op2[6] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:29|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1231.C[7] CO=$auto$alumacc.cc:474:replace_alu$1231.C[8] I0=alu.i_Op2[7] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:29|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1231.C[8] CO=$auto$alumacc.cc:474:replace_alu$1231.C[9] I0=alu.i_Op2[8] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:29|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1231.C[9] CO=$auto$alumacc.cc:474:replace_alu$1231.C[10] I0=alu.i_Op2[9] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:29|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$1242.C[1] I0=alu.i_Op2[0] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:28|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1242.C[10] CO=$auto$alumacc.cc:474:replace_alu$1242.C[11] I0=alu.i_Op2[10] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:28|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1242.C[11] CO=$auto$alumacc.cc:474:replace_alu$1242.C[12] I0=alu.i_Op2[11] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:28|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1242.C[12] CO=$auto$alumacc.cc:474:replace_alu$1242.C[13] I0=alu.i_Op2[12] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:28|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1242.C[13] CO=$auto$alumacc.cc:474:replace_alu$1242.C[14] I0=alu.i_Op2[13] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:28|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1242.C[14] CO=$auto$alumacc.cc:474:replace_alu$1242.C[15] I0=alu.i_Op2[14] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:28|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1242.C[15] CO=$auto$alumacc.cc:474:replace_alu$1242.C[16] I0=alu.i_Op2[15] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:28|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1242.C[16] CO=$auto$alumacc.cc:474:replace_alu$1242.C[17] I0=alu.i_Op2[16] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:28|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1242.C[17] CO=$auto$alumacc.cc:474:replace_alu$1242.C[18] I0=alu.i_Op2[17] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:28|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1242.C[18] CO=$auto$alumacc.cc:474:replace_alu$1242.C[19] I0=alu.i_Op2[18] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:28|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1242.C[19] CO=$auto$alumacc.cc:474:replace_alu$1242.C[20] I0=alu.i_Op2[19] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:28|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1242.C[1] CO=$auto$alumacc.cc:474:replace_alu$1242.C[2] I0=alu.i_Op2[1] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:28|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1242.C[20] CO=$auto$alumacc.cc:474:replace_alu$1242.C[21] I0=alu.i_Op2[20] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:28|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1242.C[21] CO=$auto$alumacc.cc:474:replace_alu$1242.C[22] I0=alu.i_Op2[21] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:28|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1242.C[22] CO=$auto$alumacc.cc:474:replace_alu$1242.C[23] I0=alu.i_Op2[22] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:28|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1242.C[23] CO=$auto$alumacc.cc:474:replace_alu$1242.C[24] I0=alu.i_Op2[23] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:28|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1242.C[24] CO=$auto$alumacc.cc:474:replace_alu$1242.C[25] I0=alu.i_Op2[24] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:28|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1242.C[25] CO=$auto$alumacc.cc:474:replace_alu$1242.C[26] I0=alu.i_Op2[25] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:28|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1242.C[26] CO=$auto$alumacc.cc:474:replace_alu$1242.C[27] I0=alu.i_Op2[26] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:28|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1242.C[27] CO=$auto$alumacc.cc:474:replace_alu$1242.C[28] I0=alu.i_Op2[27] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:28|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1242.C[28] CO=$auto$alumacc.cc:474:replace_alu$1242.C[29] I0=alu.i_Op2[28] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:28|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1242.C[29] CO=$auto$alumacc.cc:474:replace_alu$1242.C[30] I0=alu.i_Op2[29] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:28|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1242.C[2] CO=$auto$alumacc.cc:474:replace_alu$1242.C[3] I0=alu.i_Op2[2] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:28|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1242.C[30] CO=$abc$34021$auto$alumacc.cc:474:replace_alu$1242.C[31] I0=alu.i_Op2[30] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:28|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$34021$auto$alumacc.cc:474:replace_alu$1242.C[31] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[31] I2=alu.i_Op2[31] I3=$abc$34021$auto$alumacc.cc:491:replace_alu$1244[31] O=$abc$34021$auto$rtlil.cc:1864:Xor$1250_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:28|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011110011000011
.gate SB_CARRY CI=$abc$34021$auto$alumacc.cc:474:replace_alu$1242.C[31] CO=$abc$34021$auto$alumacc.cc:491:replace_alu$1244[31] I0=alu.i_Op2[31] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:28|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1242.C[3] CO=$auto$alumacc.cc:474:replace_alu$1242.C[4] I0=alu.i_Op2[3] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:28|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1242.C[4] CO=$auto$alumacc.cc:474:replace_alu$1242.C[5] I0=alu.i_Op2[4] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:28|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1242.C[5] CO=$auto$alumacc.cc:474:replace_alu$1242.C[6] I0=alu.i_Op2[5] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:28|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1242.C[6] CO=$auto$alumacc.cc:474:replace_alu$1242.C[7] I0=alu.i_Op2[6] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:28|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1242.C[7] CO=$auto$alumacc.cc:474:replace_alu$1242.C[8] I0=alu.i_Op2[7] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:28|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1242.C[8] CO=$auto$alumacc.cc:474:replace_alu$1242.C[9] I0=alu.i_Op2[8] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:28|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1242.C[9] CO=$auto$alumacc.cc:474:replace_alu$1242.C[10] I0=alu.i_Op2[9] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1231.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:28|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=alu.i_Op1[0] I2=alu.i_Op2[0] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$1255.C[1] I0=alu.i_Op2[0] I1=alu.i_Op1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1255.C[10] I1=alu.i_Op1[10] I2=alu.i_Op2[10] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1255.C[10] CO=$auto$alumacc.cc:474:replace_alu$1255.C[11] I0=alu.i_Op2[10] I1=alu.i_Op1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1255.C[11] I1=alu.i_Op1[11] I2=alu.i_Op2[11] I3=$abc$34021$techmap$techmap\alu.$procmux$994.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11079_Y_new_inv_ O=$abc$34021$new_n3497_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011000000000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1255.C[11] CO=$auto$alumacc.cc:474:replace_alu$1255.C[12] I0=alu.i_Op2[11] I1=alu.i_Op1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1255.C[12] I1=alu.i_Op1[12] I2=alu.i_Op2[12] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1255.C[12] CO=$auto$alumacc.cc:474:replace_alu$1255.C[13] I0=alu.i_Op2[12] I1=alu.i_Op1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1255.C[13] I1=alu.i_Op1[13] I2=alu.i_Op2[13] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1255.C[13] CO=$auto$alumacc.cc:474:replace_alu$1255.C[14] I0=alu.i_Op2[13] I1=alu.i_Op1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1255.C[14] I1=alu.i_Op1[14] I2=alu.i_Op2[14] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1255.C[14] CO=$auto$alumacc.cc:474:replace_alu$1255.C[15] I0=alu.i_Op2[14] I1=alu.i_Op1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1255.C[15] I1=alu.i_Op1[15] I2=alu.i_Op2[15] I3=$abc$34021$techmap$techmap\alu.$procmux$994.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11079_Y_new_inv_ O=$abc$34021$new_n3251_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011000000000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1255.C[15] CO=$auto$alumacc.cc:474:replace_alu$1255.C[16] I0=alu.i_Op2[15] I1=alu.i_Op1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1255.C[16] I1=alu.i_Op1[16] I2=alu.i_Op2[16] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1255.C[16] CO=$auto$alumacc.cc:474:replace_alu$1255.C[17] I0=alu.i_Op2[16] I1=alu.i_Op1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1255.C[17] I1=alu.i_Op1[17] I2=alu.i_Op2[17] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1255.C[17] CO=$auto$alumacc.cc:474:replace_alu$1255.C[18] I0=alu.i_Op2[17] I1=alu.i_Op1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1255.C[18] I1=alu.i_Op1[18] I2=alu.i_Op2[18] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1255.C[18] CO=$auto$alumacc.cc:474:replace_alu$1255.C[19] I0=alu.i_Op2[18] I1=alu.i_Op1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1255.C[19] I1=alu.i_Op1[19] I2=alu.i_Op2[19] I3=$abc$34021$techmap$techmap\alu.$procmux$994.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$11079_Y_new_inv_ O=$abc$34021$new_n3731_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011000000000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1255.C[19] CO=$auto$alumacc.cc:474:replace_alu$1255.C[20] I0=alu.i_Op2[19] I1=alu.i_Op1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1255.C[1] I1=alu.i_Op1[1] I2=alu.i_Op2[1] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1255.C[1] CO=$auto$alumacc.cc:474:replace_alu$1255.C[2] I0=alu.i_Op2[1] I1=alu.i_Op1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1255.C[20] I1=alu.i_Op1[20] I2=alu.i_Op2[20] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1255.C[20] CO=$auto$alumacc.cc:474:replace_alu$1255.C[21] I0=alu.i_Op2[20] I1=alu.i_Op1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1255.C[21] I1=alu.i_Op1[21] I2=alu.i_Op2[21] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1255.C[21] CO=$auto$alumacc.cc:474:replace_alu$1255.C[22] I0=alu.i_Op2[21] I1=alu.i_Op1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1255.C[22] I1=alu.i_Op1[22] I2=alu.i_Op2[22] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1255.C[22] CO=$auto$alumacc.cc:474:replace_alu$1255.C[23] I0=alu.i_Op2[22] I1=alu.i_Op1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1255.C[23] I1=alu.i_Op1[23] I2=alu.i_Op2[23] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1255.C[23] CO=$auto$alumacc.cc:474:replace_alu$1255.C[24] I0=alu.i_Op2[23] I1=alu.i_Op1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1255.C[24] I1=alu.i_Op1[24] I2=alu.i_Op2[24] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1255.C[24] CO=$auto$alumacc.cc:474:replace_alu$1255.C[25] I0=alu.i_Op2[24] I1=alu.i_Op1[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1255.C[25] I1=alu.i_Op1[25] I2=alu.i_Op2[25] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1255.C[25] CO=$auto$alumacc.cc:474:replace_alu$1255.C[26] I0=alu.i_Op2[25] I1=alu.i_Op1[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1255.C[26] I1=alu.i_Op1[26] I2=alu.i_Op2[26] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1255.C[26] CO=$auto$alumacc.cc:474:replace_alu$1255.C[27] I0=alu.i_Op2[26] I1=alu.i_Op1[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1255.C[27] I1=alu.i_Op1[27] I2=alu.i_Op2[27] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1255.C[27] CO=$auto$alumacc.cc:474:replace_alu$1255.C[28] I0=alu.i_Op2[27] I1=alu.i_Op1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1255.C[28] I1=alu.i_Op1[28] I2=alu.i_Op2[28] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1255.C[28] CO=$auto$alumacc.cc:474:replace_alu$1255.C[29] I0=alu.i_Op2[28] I1=alu.i_Op1[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1255.C[29] I1=alu.i_Op1[29] I2=alu.i_Op2[29] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1255.C[29] CO=$auto$alumacc.cc:474:replace_alu$1255.C[30] I0=alu.i_Op2[29] I1=alu.i_Op1[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1255.C[2] I1=alu.i_Op1[2] I2=alu.i_Op2[2] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1255.C[2] CO=$auto$alumacc.cc:474:replace_alu$1255.C[3] I0=alu.i_Op2[2] I1=alu.i_Op1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1255.C[30] I1=alu.i_Op1[30] I2=alu.i_Op2[30] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1255.C[30] CO=$auto$alumacc.cc:474:replace_alu$1255.C[31] I0=alu.i_Op2[30] I1=alu.i_Op1[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1255.C[31] I1=alu.i_Op1[31] I2=alu.i_Op2[31] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1255.C[3] I1=alu.i_Op1[3] I2=alu.i_Op2[3] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1255.C[3] CO=$auto$alumacc.cc:474:replace_alu$1255.C[4] I0=alu.i_Op2[3] I1=alu.i_Op1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1255.C[4] I1=alu.i_Op1[4] I2=alu.i_Op2[4] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1255.C[4] CO=$auto$alumacc.cc:474:replace_alu$1255.C[5] I0=alu.i_Op2[4] I1=alu.i_Op1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1255.C[5] I1=alu.i_Op1[5] I2=alu.i_Op2[5] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1255.C[5] CO=$auto$alumacc.cc:474:replace_alu$1255.C[6] I0=alu.i_Op2[5] I1=alu.i_Op1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1255.C[6] I1=alu.i_Op1[6] I2=alu.i_Op2[6] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1255.C[6] CO=$auto$alumacc.cc:474:replace_alu$1255.C[7] I0=alu.i_Op2[6] I1=alu.i_Op1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1255.C[7] I1=alu.i_Op1[7] I2=alu.i_Op2[7] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1255.C[7] CO=$auto$alumacc.cc:474:replace_alu$1255.C[8] I0=alu.i_Op2[7] I1=alu.i_Op1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1255.C[8] I1=alu.i_Op1[8] I2=alu.i_Op2[8] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1255.C[8] CO=$auto$alumacc.cc:474:replace_alu$1255.C[9] I0=alu.i_Op2[8] I1=alu.i_Op1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1255.C[9] I1=alu.i_Op1[9] I2=alu.i_Op2[9] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25$2_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1255.C[9] CO=$auto$alumacc.cc:474:replace_alu$1255.C[10] I0=alu.i_Op2[9] I1=alu.i_Op1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:25|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$1258.C[13] I0=alu.i_Op1[12] I1=alu.i_Op2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1258.C[13] I1=alu.i_Op2[1] I2=alu.i_Op1[13] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36$12_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1258.C[13] CO=$auto$alumacc.cc:474:replace_alu$1258.C[14] I0=alu.i_Op1[13] I1=alu.i_Op2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1258.C[14] I1=alu.i_Op2[2] I2=alu.i_Op1[14] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36$12_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1258.C[14] CO=$auto$alumacc.cc:474:replace_alu$1258.C[15] I0=alu.i_Op1[14] I1=alu.i_Op2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1258.C[15] I1=alu.i_Op2[3] I2=alu.i_Op1[15] I3=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ O=$abc$34021$techmap$techmap\alu.$procmux$994.$and$/usr/local/bin/../share/yosys/techmap.v:434$11081_Y[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011000000000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1258.C[15] CO=$auto$alumacc.cc:474:replace_alu$1258.C[16] I0=alu.i_Op1[15] I1=alu.i_Op2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1258.C[16] I1=alu.i_Op2[4] I2=alu.i_Op1[16] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36$12_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1258.C[16] CO=$auto$alumacc.cc:474:replace_alu$1258.C[17] I0=alu.i_Op1[16] I1=alu.i_Op2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1258.C[17] I1=alu.i_Op2[5] I2=alu.i_Op1[17] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36$12_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1258.C[17] CO=$auto$alumacc.cc:474:replace_alu$1258.C[18] I0=alu.i_Op1[17] I1=alu.i_Op2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1258.C[18] I1=alu.i_Op2[6] I2=alu.i_Op1[18] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36$12_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1258.C[18] CO=$auto$alumacc.cc:474:replace_alu$1258.C[19] I0=alu.i_Op1[18] I1=alu.i_Op2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1258.C[19] I1=alu.i_Op2[7] I2=alu.i_Op1[19] I3=$abc$34021$auto$simplemap.cc:127:simplemap_reduce$18414[0]_new_ O=$abc$34021$techmap$techmap\alu.$procmux$994.$and$/usr/local/bin/../share/yosys/techmap.v:434$11081_Y[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011000000000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1258.C[19] CO=$auto$alumacc.cc:474:replace_alu$1258.C[20] I0=alu.i_Op1[19] I1=alu.i_Op2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1258.C[20] I1=alu.i_Op2[8] I2=alu.i_Op1[20] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36$12_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1258.C[20] CO=$auto$alumacc.cc:474:replace_alu$1258.C[21] I0=alu.i_Op1[20] I1=alu.i_Op2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1258.C[21] I1=alu.i_Op2[9] I2=alu.i_Op1[21] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36$12_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1258.C[21] CO=$auto$alumacc.cc:474:replace_alu$1258.C[22] I0=alu.i_Op1[21] I1=alu.i_Op2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1258.C[22] I1=alu.i_Op2[10] I2=alu.i_Op1[22] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36$12_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1258.C[22] CO=$auto$alumacc.cc:474:replace_alu$1258.C[23] I0=alu.i_Op1[22] I1=alu.i_Op2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1258.C[23] I1=alu.i_Op2[11] I2=alu.i_Op1[23] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36$12_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1258.C[23] CO=$auto$alumacc.cc:474:replace_alu$1258.C[24] I0=alu.i_Op1[23] I1=alu.i_Op2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1258.C[24] I1=alu.i_Op2[12] I2=alu.i_Op1[24] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36$12_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1258.C[24] CO=$auto$alumacc.cc:474:replace_alu$1258.C[25] I0=alu.i_Op1[24] I1=alu.i_Op2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1258.C[25] I1=alu.i_Op2[13] I2=alu.i_Op1[25] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36$12_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1258.C[25] CO=$auto$alumacc.cc:474:replace_alu$1258.C[26] I0=alu.i_Op1[25] I1=alu.i_Op2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1258.C[26] I1=alu.i_Op2[14] I2=alu.i_Op1[26] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36$12_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1258.C[26] CO=$auto$alumacc.cc:474:replace_alu$1258.C[27] I0=alu.i_Op1[26] I1=alu.i_Op2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1258.C[27] I1=alu.i_Op2[15] I2=alu.i_Op1[27] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36$12_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1258.C[27] CO=$auto$alumacc.cc:474:replace_alu$1258.C[28] I0=alu.i_Op1[27] I1=alu.i_Op2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1258.C[28] I1=alu.i_Op2[16] I2=alu.i_Op1[28] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36$12_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1258.C[28] CO=$auto$alumacc.cc:474:replace_alu$1258.C[29] I0=alu.i_Op1[28] I1=alu.i_Op2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1258.C[29] I1=alu.i_Op2[17] I2=alu.i_Op1[29] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36$12_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1258.C[29] CO=$auto$alumacc.cc:474:replace_alu$1258.C[30] I0=alu.i_Op1[29] I1=alu.i_Op2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1258.C[30] I1=alu.i_Op2[18] I2=alu.i_Op1[30] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36$12_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1258.C[30] CO=$auto$alumacc.cc:474:replace_alu$1258.C[31] I0=alu.i_Op1[30] I1=alu.i_Op2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1258.C[31] I1=alu.i_Op2[19] I2=alu.i_Op1[31] I3=$false O=$abc$34021$techmap\alu.$add$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36$12_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:36|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$true I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0] I2=alu.i_Op1[0] I3=$false O=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$1261.C[1] I0=alu.i_Op1[0] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1261.C[10] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[10] I2=alu.i_Op1[10] I3=$false O=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1261.C[10] CO=$auto$alumacc.cc:474:replace_alu$1261.C[11] I0=alu.i_Op1[10] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1261.C[11] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[11] I2=alu.i_Op1[11] I3=$false O=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1261.C[11] CO=$auto$alumacc.cc:474:replace_alu$1261.C[12] I0=alu.i_Op1[11] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1261.C[12] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[12] I2=alu.i_Op1[12] I3=$false O=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1261.C[12] CO=$auto$alumacc.cc:474:replace_alu$1261.C[13] I0=alu.i_Op1[12] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1261.C[13] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[13] I2=alu.i_Op1[13] I3=$false O=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1261.C[13] CO=$auto$alumacc.cc:474:replace_alu$1261.C[14] I0=alu.i_Op1[13] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1261.C[14] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[14] I2=alu.i_Op1[14] I3=$false O=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1261.C[14] CO=$auto$alumacc.cc:474:replace_alu$1261.C[15] I0=alu.i_Op1[14] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1261.C[15] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[15] I2=alu.i_Op1[15] I3=$false O=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1261.C[15] CO=$auto$alumacc.cc:474:replace_alu$1261.C[16] I0=alu.i_Op1[15] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1261.C[16] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[16] I2=alu.i_Op1[16] I3=$false O=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1261.C[16] CO=$auto$alumacc.cc:474:replace_alu$1261.C[17] I0=alu.i_Op1[16] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1261.C[17] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[17] I2=alu.i_Op1[17] I3=$false O=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1261.C[17] CO=$auto$alumacc.cc:474:replace_alu$1261.C[18] I0=alu.i_Op1[17] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1261.C[18] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[18] I2=alu.i_Op1[18] I3=$false O=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1261.C[18] CO=$auto$alumacc.cc:474:replace_alu$1261.C[19] I0=alu.i_Op1[18] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1261.C[19] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[19] I2=alu.i_Op1[19] I3=$false O=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1261.C[19] CO=$auto$alumacc.cc:474:replace_alu$1261.C[20] I0=alu.i_Op1[19] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1261.C[1] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1] I2=alu.i_Op1[1] I3=$false O=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1261.C[1] CO=$auto$alumacc.cc:474:replace_alu$1261.C[2] I0=alu.i_Op1[1] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1261.C[20] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[20] I2=alu.i_Op1[20] I3=$false O=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1261.C[20] CO=$auto$alumacc.cc:474:replace_alu$1261.C[21] I0=alu.i_Op1[20] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1261.C[21] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[21] I2=alu.i_Op1[21] I3=$false O=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1261.C[21] CO=$auto$alumacc.cc:474:replace_alu$1261.C[22] I0=alu.i_Op1[21] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1261.C[22] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[22] I2=alu.i_Op1[22] I3=$false O=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1261.C[22] CO=$auto$alumacc.cc:474:replace_alu$1261.C[23] I0=alu.i_Op1[22] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1261.C[23] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[23] I2=alu.i_Op1[23] I3=$false O=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1261.C[23] CO=$auto$alumacc.cc:474:replace_alu$1261.C[24] I0=alu.i_Op1[23] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1261.C[24] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[24] I2=alu.i_Op1[24] I3=$false O=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1261.C[24] CO=$auto$alumacc.cc:474:replace_alu$1261.C[25] I0=alu.i_Op1[24] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1261.C[25] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[25] I2=alu.i_Op1[25] I3=$false O=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1261.C[25] CO=$auto$alumacc.cc:474:replace_alu$1261.C[26] I0=alu.i_Op1[25] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1261.C[26] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[26] I2=alu.i_Op1[26] I3=$false O=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1261.C[26] CO=$auto$alumacc.cc:474:replace_alu$1261.C[27] I0=alu.i_Op1[26] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1261.C[27] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[27] I2=alu.i_Op1[27] I3=$false O=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1261.C[27] CO=$auto$alumacc.cc:474:replace_alu$1261.C[28] I0=alu.i_Op1[27] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1261.C[28] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[28] I2=alu.i_Op1[28] I3=$false O=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1261.C[28] CO=$auto$alumacc.cc:474:replace_alu$1261.C[29] I0=alu.i_Op1[28] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1261.C[29] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[29] I2=alu.i_Op1[29] I3=$false O=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1261.C[29] CO=$auto$alumacc.cc:474:replace_alu$1261.C[30] I0=alu.i_Op1[29] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1261.C[2] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2] I2=alu.i_Op1[2] I3=$false O=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1261.C[2] CO=$auto$alumacc.cc:474:replace_alu$1261.C[3] I0=alu.i_Op1[2] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1261.C[30] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[30] I2=alu.i_Op1[30] I3=$false O=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1261.C[30] CO=$auto$alumacc.cc:474:replace_alu$1261.C[31] I0=alu.i_Op1[30] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1261.C[31] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[31] I2=alu.i_Op1[31] I3=$false O=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1261.C[3] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3] I2=alu.i_Op1[3] I3=$false O=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1261.C[3] CO=$auto$alumacc.cc:474:replace_alu$1261.C[4] I0=alu.i_Op1[3] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1261.C[4] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[4] I2=alu.i_Op1[4] I3=$false O=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1261.C[4] CO=$auto$alumacc.cc:474:replace_alu$1261.C[5] I0=alu.i_Op1[4] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1261.C[5] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[5] I2=alu.i_Op1[5] I3=$false O=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1261.C[5] CO=$auto$alumacc.cc:474:replace_alu$1261.C[6] I0=alu.i_Op1[5] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1261.C[6] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[6] I2=alu.i_Op1[6] I3=$false O=$abc$34021$techmap\alu.$sub$/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26$3_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1261.C[6] CO=$auto$alumacc.cc:474:replace_alu$1261.C[7] I0=alu.i_Op1[6] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1261.C[7] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[7] I2=alu.i_Op1[7] I3=$abc$34021$new_n3016_ O=$abc$34021$new_n4142_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011000000000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1261.C[7] CO=$auto$alumacc.cc:474:replace_alu$1261.C[8] I0=alu.i_Op1[7] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1261.C[8] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[8] I2=alu.i_Op1[8] I3=$abc$34021$new_n2919_ O=$abc$34021$new_n3198_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011000000000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1261.C[8] CO=$auto$alumacc.cc:474:replace_alu$1261.C[9] I0=alu.i_Op1[8] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$auto$alumacc.cc:474:replace_alu$1261.C[9] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[9] I2=alu.i_Op1[9] I3=$abc$34021$new_n3016_ O=$abc$34021$new_n3925_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011000000000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1261.C[9] CO=$auto$alumacc.cc:474:replace_alu$1261.C[10] I0=alu.i_Op1[9] I1=$abc$34021$auto$alumacc.cc:474:replace_alu$1261.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:257|/home/tanarus/Documentos/RiscV/implementations/RV32I/src/ALU.sv:26|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[0] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21690 Q=register_file.x[2][0] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[1] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21690 Q=register_file.x[2][1] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[2] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21690 Q=register_file.x[2][2] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[3] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21690 Q=register_file.x[2][3] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[4] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21690 Q=register_file.x[2][4] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[5] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21690 Q=register_file.x[2][5] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[6] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21690 Q=register_file.x[2][6] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[7] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21690 Q=register_file.x[2][7] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[8] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21690 Q=register_file.x[2][8] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[9] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21690 Q=register_file.x[2][9] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[10] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21690 Q=register_file.x[2][10] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[11] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21690 Q=register_file.x[2][11] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[12] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21690 Q=register_file.x[2][12] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[13] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21690 Q=register_file.x[2][13] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[14] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21690 Q=register_file.x[2][14] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[15] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21690 Q=register_file.x[2][15] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[16] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21690 Q=register_file.x[2][16] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[17] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21690 Q=register_file.x[2][17] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[18] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21690 Q=register_file.x[2][18] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[19] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21690 Q=register_file.x[2][19] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[20] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21690 Q=register_file.x[2][20] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[21] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21690 Q=register_file.x[2][21] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[22] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21690 Q=register_file.x[2][22] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[23] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21690 Q=register_file.x[2][23] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[24] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21690 Q=register_file.x[2][24] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[25] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21690 Q=register_file.x[2][25] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[26] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21690 Q=register_file.x[2][26] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[27] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21690 Q=register_file.x[2][27] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[28] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21690 Q=register_file.x[2][28] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[29] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21690 Q=register_file.x[2][29] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[30] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21690 Q=register_file.x[2][30] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[31] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21690 Q=register_file.x[2][31] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[0] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21978 Q=register_file.x[19][0] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[1] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21978 Q=register_file.x[19][1] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[2] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21978 Q=register_file.x[19][2] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[3] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21978 Q=register_file.x[19][3] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[4] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21978 Q=register_file.x[19][4] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[5] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21978 Q=register_file.x[19][5] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[6] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21978 Q=register_file.x[19][6] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[7] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21978 Q=register_file.x[19][7] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[8] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21978 Q=register_file.x[19][8] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[9] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21978 Q=register_file.x[19][9] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[10] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21978 Q=register_file.x[19][10] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[11] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21978 Q=register_file.x[19][11] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[12] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21978 Q=register_file.x[19][12] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[13] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21978 Q=register_file.x[19][13] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[14] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21978 Q=register_file.x[19][14] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[15] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21978 Q=register_file.x[19][15] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[16] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21978 Q=register_file.x[19][16] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[17] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21978 Q=register_file.x[19][17] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[18] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21978 Q=register_file.x[19][18] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[19] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21978 Q=register_file.x[19][19] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[20] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21978 Q=register_file.x[19][20] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[21] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21978 Q=register_file.x[19][21] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[22] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21978 Q=register_file.x[19][22] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[23] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21978 Q=register_file.x[19][23] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[24] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21978 Q=register_file.x[19][24] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[25] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21978 Q=register_file.x[19][25] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[26] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21978 Q=register_file.x[19][26] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[27] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21978 Q=register_file.x[19][27] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[28] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21978 Q=register_file.x[19][28] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[29] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21978 Q=register_file.x[19][29] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[30] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21978 Q=register_file.x[19][30] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[31] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$21978 Q=register_file.x[19][31] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[0] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22266 Q=register_file.x[20][0] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32035
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[1] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22266 Q=register_file.x[20][1] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32035
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[2] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22266 Q=register_file.x[20][2] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32035
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[3] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22266 Q=register_file.x[20][3] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32035
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[4] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22266 Q=register_file.x[20][4] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32035
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[5] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22266 Q=register_file.x[20][5] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32035
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[6] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22266 Q=register_file.x[20][6] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32035
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[7] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22266 Q=register_file.x[20][7] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32035
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[8] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22266 Q=register_file.x[20][8] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32035
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[9] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22266 Q=register_file.x[20][9] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32035
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[10] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22266 Q=register_file.x[20][10] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32035
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[11] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22266 Q=register_file.x[20][11] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32035
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[12] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22266 Q=register_file.x[20][12] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32035
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[13] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22266 Q=register_file.x[20][13] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32035
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[14] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22266 Q=register_file.x[20][14] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32035
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[15] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22266 Q=register_file.x[20][15] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32035
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[16] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22266 Q=register_file.x[20][16] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32035
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[17] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22266 Q=register_file.x[20][17] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32035
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[18] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22266 Q=register_file.x[20][18] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32035
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[19] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22266 Q=register_file.x[20][19] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32035
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[20] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22266 Q=register_file.x[20][20] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32035
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[21] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22266 Q=register_file.x[20][21] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32035
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[22] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22266 Q=register_file.x[20][22] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32035
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[23] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22266 Q=register_file.x[20][23] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32035
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[24] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22266 Q=register_file.x[20][24] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32035
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[25] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22266 Q=register_file.x[20][25] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32035
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[26] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22266 Q=register_file.x[20][26] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32035
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[27] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22266 Q=register_file.x[20][27] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32035
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[28] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22266 Q=register_file.x[20][28] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32035
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[29] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22266 Q=register_file.x[20][29] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32035
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[30] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22266 Q=register_file.x[20][30] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32035
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[31] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22266 Q=register_file.x[20][31] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32035
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[0] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22554 Q=register_file.x[8][0] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[1] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22554 Q=register_file.x[8][1] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[2] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22554 Q=register_file.x[8][2] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[3] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22554 Q=register_file.x[8][3] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[4] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22554 Q=register_file.x[8][4] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[5] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22554 Q=register_file.x[8][5] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[6] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22554 Q=register_file.x[8][6] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[7] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22554 Q=register_file.x[8][7] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[8] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22554 Q=register_file.x[8][8] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[9] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22554 Q=register_file.x[8][9] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[10] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22554 Q=register_file.x[8][10] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[11] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22554 Q=register_file.x[8][11] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[12] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22554 Q=register_file.x[8][12] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[13] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22554 Q=register_file.x[8][13] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[14] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22554 Q=register_file.x[8][14] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[15] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22554 Q=register_file.x[8][15] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[16] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22554 Q=register_file.x[8][16] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[17] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22554 Q=register_file.x[8][17] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[18] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22554 Q=register_file.x[8][18] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[19] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22554 Q=register_file.x[8][19] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[20] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22554 Q=register_file.x[8][20] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[21] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22554 Q=register_file.x[8][21] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[22] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22554 Q=register_file.x[8][22] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[23] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22554 Q=register_file.x[8][23] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[24] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22554 Q=register_file.x[8][24] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[25] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22554 Q=register_file.x[8][25] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[26] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22554 Q=register_file.x[8][26] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[27] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22554 Q=register_file.x[8][27] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[28] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22554 Q=register_file.x[8][28] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[29] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22554 Q=register_file.x[8][29] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[30] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22554 Q=register_file.x[8][30] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[31] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22554 Q=register_file.x[8][31] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[0] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22842 Q=register_file.x[12][0] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[1] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22842 Q=register_file.x[12][1] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[2] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22842 Q=register_file.x[12][2] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[3] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22842 Q=register_file.x[12][3] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[4] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22842 Q=register_file.x[12][4] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[5] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22842 Q=register_file.x[12][5] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[6] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22842 Q=register_file.x[12][6] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[7] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22842 Q=register_file.x[12][7] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[8] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22842 Q=register_file.x[12][8] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[9] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22842 Q=register_file.x[12][9] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[10] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22842 Q=register_file.x[12][10] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[11] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22842 Q=register_file.x[12][11] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[12] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22842 Q=register_file.x[12][12] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[13] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22842 Q=register_file.x[12][13] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[14] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22842 Q=register_file.x[12][14] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[15] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22842 Q=register_file.x[12][15] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[16] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22842 Q=register_file.x[12][16] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[17] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22842 Q=register_file.x[12][17] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[18] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22842 Q=register_file.x[12][18] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[19] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22842 Q=register_file.x[12][19] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[20] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22842 Q=register_file.x[12][20] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[21] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22842 Q=register_file.x[12][21] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[22] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22842 Q=register_file.x[12][22] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[23] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22842 Q=register_file.x[12][23] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[24] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22842 Q=register_file.x[12][24] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[25] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22842 Q=register_file.x[12][25] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[26] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22842 Q=register_file.x[12][26] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[27] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22842 Q=register_file.x[12][27] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[28] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22842 Q=register_file.x[12][28] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[29] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22842 Q=register_file.x[12][29] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[30] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22842 Q=register_file.x[12][30] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[31] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$22842 Q=register_file.x[12][31] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[0] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23130 Q=register_file.x[9][0] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[1] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23130 Q=register_file.x[9][1] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[2] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23130 Q=register_file.x[9][2] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[3] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23130 Q=register_file.x[9][3] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[4] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23130 Q=register_file.x[9][4] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[5] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23130 Q=register_file.x[9][5] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[6] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23130 Q=register_file.x[9][6] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[7] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23130 Q=register_file.x[9][7] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[8] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23130 Q=register_file.x[9][8] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[9] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23130 Q=register_file.x[9][9] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[10] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23130 Q=register_file.x[9][10] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[11] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23130 Q=register_file.x[9][11] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[12] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23130 Q=register_file.x[9][12] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[13] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23130 Q=register_file.x[9][13] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[14] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23130 Q=register_file.x[9][14] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[15] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23130 Q=register_file.x[9][15] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[16] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23130 Q=register_file.x[9][16] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[17] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23130 Q=register_file.x[9][17] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[18] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23130 Q=register_file.x[9][18] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[19] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23130 Q=register_file.x[9][19] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[20] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23130 Q=register_file.x[9][20] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[21] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23130 Q=register_file.x[9][21] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[22] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23130 Q=register_file.x[9][22] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[23] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23130 Q=register_file.x[9][23] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[24] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23130 Q=register_file.x[9][24] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[25] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23130 Q=register_file.x[9][25] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[26] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23130 Q=register_file.x[9][26] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[27] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23130 Q=register_file.x[9][27] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[28] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23130 Q=register_file.x[9][28] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[29] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23130 Q=register_file.x[9][29] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[30] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23130 Q=register_file.x[9][30] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[31] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23130 Q=register_file.x[9][31] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[0] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23418 Q=register_file.x[13][0] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[1] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23418 Q=register_file.x[13][1] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[2] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23418 Q=register_file.x[13][2] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[3] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23418 Q=register_file.x[13][3] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[4] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23418 Q=register_file.x[13][4] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[5] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23418 Q=register_file.x[13][5] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[6] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23418 Q=register_file.x[13][6] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[7] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23418 Q=register_file.x[13][7] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[8] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23418 Q=register_file.x[13][8] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[9] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23418 Q=register_file.x[13][9] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[10] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23418 Q=register_file.x[13][10] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[11] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23418 Q=register_file.x[13][11] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[12] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23418 Q=register_file.x[13][12] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[13] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23418 Q=register_file.x[13][13] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[14] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23418 Q=register_file.x[13][14] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[15] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23418 Q=register_file.x[13][15] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[16] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23418 Q=register_file.x[13][16] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[17] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23418 Q=register_file.x[13][17] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[18] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23418 Q=register_file.x[13][18] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[19] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23418 Q=register_file.x[13][19] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[20] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23418 Q=register_file.x[13][20] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[21] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23418 Q=register_file.x[13][21] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[22] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23418 Q=register_file.x[13][22] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[23] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23418 Q=register_file.x[13][23] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[24] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23418 Q=register_file.x[13][24] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[25] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23418 Q=register_file.x[13][25] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[26] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23418 Q=register_file.x[13][26] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[27] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23418 Q=register_file.x[13][27] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[28] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23418 Q=register_file.x[13][28] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[29] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23418 Q=register_file.x[13][29] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[30] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23418 Q=register_file.x[13][30] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[31] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23418 Q=register_file.x[13][31] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[0] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23706 Q=register_file.x[11][0] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[1] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23706 Q=register_file.x[11][1] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[2] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23706 Q=register_file.x[11][2] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[3] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23706 Q=register_file.x[11][3] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[4] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23706 Q=register_file.x[11][4] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[5] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23706 Q=register_file.x[11][5] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[6] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23706 Q=register_file.x[11][6] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[7] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23706 Q=register_file.x[11][7] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[8] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23706 Q=register_file.x[11][8] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[9] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23706 Q=register_file.x[11][9] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[10] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23706 Q=register_file.x[11][10] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[11] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23706 Q=register_file.x[11][11] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[12] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23706 Q=register_file.x[11][12] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[13] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23706 Q=register_file.x[11][13] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[14] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23706 Q=register_file.x[11][14] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[15] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23706 Q=register_file.x[11][15] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[16] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23706 Q=register_file.x[11][16] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[17] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23706 Q=register_file.x[11][17] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[18] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23706 Q=register_file.x[11][18] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[19] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23706 Q=register_file.x[11][19] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[20] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23706 Q=register_file.x[11][20] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[21] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23706 Q=register_file.x[11][21] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[22] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23706 Q=register_file.x[11][22] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[23] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23706 Q=register_file.x[11][23] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[24] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23706 Q=register_file.x[11][24] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[25] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23706 Q=register_file.x[11][25] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[26] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23706 Q=register_file.x[11][26] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[27] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23706 Q=register_file.x[11][27] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[28] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23706 Q=register_file.x[11][28] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[29] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23706 Q=register_file.x[11][29] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[30] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23706 Q=register_file.x[11][30] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[31] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23706 Q=register_file.x[11][31] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[0] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23994 Q=register_file.x[10][0] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[1] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23994 Q=register_file.x[10][1] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[2] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23994 Q=register_file.x[10][2] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[3] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23994 Q=register_file.x[10][3] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[4] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23994 Q=register_file.x[10][4] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[5] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23994 Q=register_file.x[10][5] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[6] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23994 Q=register_file.x[10][6] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[7] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23994 Q=register_file.x[10][7] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[8] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23994 Q=register_file.x[10][8] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[9] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23994 Q=register_file.x[10][9] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[10] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23994 Q=register_file.x[10][10] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[11] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23994 Q=register_file.x[10][11] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[12] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23994 Q=register_file.x[10][12] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[13] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23994 Q=register_file.x[10][13] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[14] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23994 Q=register_file.x[10][14] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[15] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23994 Q=register_file.x[10][15] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[16] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23994 Q=register_file.x[10][16] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[17] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23994 Q=register_file.x[10][17] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[18] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23994 Q=register_file.x[10][18] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[19] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23994 Q=register_file.x[10][19] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[20] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23994 Q=register_file.x[10][20] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[21] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23994 Q=register_file.x[10][21] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[22] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23994 Q=register_file.x[10][22] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[23] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23994 Q=register_file.x[10][23] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[24] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23994 Q=register_file.x[10][24] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[25] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23994 Q=register_file.x[10][25] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[26] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23994 Q=register_file.x[10][26] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[27] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23994 Q=register_file.x[10][27] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[28] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23994 Q=register_file.x[10][28] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[29] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23994 Q=register_file.x[10][29] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[30] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23994 Q=register_file.x[10][30] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[31] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$23994 Q=register_file.x[10][31] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[0] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24282 Q=register_file.x[14][0] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[1] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24282 Q=register_file.x[14][1] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[2] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24282 Q=register_file.x[14][2] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[3] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24282 Q=register_file.x[14][3] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[4] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24282 Q=register_file.x[14][4] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[5] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24282 Q=register_file.x[14][5] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[6] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24282 Q=register_file.x[14][6] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[7] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24282 Q=register_file.x[14][7] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[8] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24282 Q=register_file.x[14][8] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[9] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24282 Q=register_file.x[14][9] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[10] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24282 Q=register_file.x[14][10] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[11] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24282 Q=register_file.x[14][11] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[12] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24282 Q=register_file.x[14][12] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[13] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24282 Q=register_file.x[14][13] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[14] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24282 Q=register_file.x[14][14] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[15] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24282 Q=register_file.x[14][15] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[16] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24282 Q=register_file.x[14][16] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[17] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24282 Q=register_file.x[14][17] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[18] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24282 Q=register_file.x[14][18] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[19] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24282 Q=register_file.x[14][19] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[20] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24282 Q=register_file.x[14][20] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[21] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24282 Q=register_file.x[14][21] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[22] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24282 Q=register_file.x[14][22] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[23] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24282 Q=register_file.x[14][23] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[24] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24282 Q=register_file.x[14][24] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[25] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24282 Q=register_file.x[14][25] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[26] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24282 Q=register_file.x[14][26] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[27] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24282 Q=register_file.x[14][27] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[28] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24282 Q=register_file.x[14][28] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[29] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24282 Q=register_file.x[14][29] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[30] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24282 Q=register_file.x[14][30] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[31] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24282 Q=register_file.x[14][31] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[0] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24570 Q=register_file.x[6][0] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32151
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[1] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24570 Q=register_file.x[6][1] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32151
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[2] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24570 Q=register_file.x[6][2] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32151
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[3] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24570 Q=register_file.x[6][3] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32151
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[4] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24570 Q=register_file.x[6][4] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32151
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[5] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24570 Q=register_file.x[6][5] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32151
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[6] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24570 Q=register_file.x[6][6] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32151
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[7] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24570 Q=register_file.x[6][7] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32151
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[8] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24570 Q=register_file.x[6][8] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32151
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[9] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24570 Q=register_file.x[6][9] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32151
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[10] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24570 Q=register_file.x[6][10] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32151
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[11] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24570 Q=register_file.x[6][11] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32151
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[12] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24570 Q=register_file.x[6][12] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32151
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[13] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24570 Q=register_file.x[6][13] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32151
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[14] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24570 Q=register_file.x[6][14] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32151
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[15] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24570 Q=register_file.x[6][15] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32151
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[16] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24570 Q=register_file.x[6][16] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32151
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[17] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24570 Q=register_file.x[6][17] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32151
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[18] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24570 Q=register_file.x[6][18] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32151
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[19] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24570 Q=register_file.x[6][19] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32151
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[20] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24570 Q=register_file.x[6][20] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32151
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[21] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24570 Q=register_file.x[6][21] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32151
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[22] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24570 Q=register_file.x[6][22] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32151
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[23] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24570 Q=register_file.x[6][23] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32151
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[24] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24570 Q=register_file.x[6][24] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32151
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[25] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24570 Q=register_file.x[6][25] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32151
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[26] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24570 Q=register_file.x[6][26] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32151
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[27] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24570 Q=register_file.x[6][27] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32151
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[28] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24570 Q=register_file.x[6][28] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32151
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[29] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24570 Q=register_file.x[6][29] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32151
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[30] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24570 Q=register_file.x[6][30] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32151
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[31] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24570 Q=register_file.x[6][31] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32151
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[0] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24858 Q=register_file.x[15][0] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[1] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24858 Q=register_file.x[15][1] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[2] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24858 Q=register_file.x[15][2] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[3] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24858 Q=register_file.x[15][3] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[4] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24858 Q=register_file.x[15][4] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[5] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24858 Q=register_file.x[15][5] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[6] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24858 Q=register_file.x[15][6] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[7] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24858 Q=register_file.x[15][7] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[8] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24858 Q=register_file.x[15][8] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[9] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24858 Q=register_file.x[15][9] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[10] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24858 Q=register_file.x[15][10] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[11] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24858 Q=register_file.x[15][11] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[12] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24858 Q=register_file.x[15][12] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[13] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24858 Q=register_file.x[15][13] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[14] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24858 Q=register_file.x[15][14] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[15] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24858 Q=register_file.x[15][15] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[16] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24858 Q=register_file.x[15][16] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[17] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24858 Q=register_file.x[15][17] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[18] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24858 Q=register_file.x[15][18] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[19] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24858 Q=register_file.x[15][19] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[20] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24858 Q=register_file.x[15][20] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[21] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24858 Q=register_file.x[15][21] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[22] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24858 Q=register_file.x[15][22] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[23] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24858 Q=register_file.x[15][23] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[24] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24858 Q=register_file.x[15][24] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[25] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24858 Q=register_file.x[15][25] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[26] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24858 Q=register_file.x[15][26] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[27] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24858 Q=register_file.x[15][27] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[28] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24858 Q=register_file.x[15][28] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[29] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24858 Q=register_file.x[15][29] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[30] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24858 Q=register_file.x[15][30] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[31] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$24858 Q=register_file.x[15][31] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[0] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25146 Q=register_file.x[17][0] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[1] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25146 Q=register_file.x[17][1] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[2] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25146 Q=register_file.x[17][2] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[3] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25146 Q=register_file.x[17][3] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[4] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25146 Q=register_file.x[17][4] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[5] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25146 Q=register_file.x[17][5] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[6] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25146 Q=register_file.x[17][6] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[7] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25146 Q=register_file.x[17][7] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[8] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25146 Q=register_file.x[17][8] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[9] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25146 Q=register_file.x[17][9] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[10] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25146 Q=register_file.x[17][10] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[11] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25146 Q=register_file.x[17][11] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[12] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25146 Q=register_file.x[17][12] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[13] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25146 Q=register_file.x[17][13] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[14] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25146 Q=register_file.x[17][14] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[15] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25146 Q=register_file.x[17][15] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[16] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25146 Q=register_file.x[17][16] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[17] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25146 Q=register_file.x[17][17] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[18] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25146 Q=register_file.x[17][18] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[19] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25146 Q=register_file.x[17][19] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[20] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25146 Q=register_file.x[17][20] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[21] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25146 Q=register_file.x[17][21] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[22] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25146 Q=register_file.x[17][22] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[23] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25146 Q=register_file.x[17][23] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[24] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25146 Q=register_file.x[17][24] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[25] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25146 Q=register_file.x[17][25] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[26] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25146 Q=register_file.x[17][26] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[27] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25146 Q=register_file.x[17][27] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[28] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25146 Q=register_file.x[17][28] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[29] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25146 Q=register_file.x[17][29] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[30] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25146 Q=register_file.x[17][30] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[31] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25146 Q=register_file.x[17][31] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[0] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25434 Q=register_file.x[16][0] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[1] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25434 Q=register_file.x[16][1] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[2] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25434 Q=register_file.x[16][2] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[3] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25434 Q=register_file.x[16][3] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[4] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25434 Q=register_file.x[16][4] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[5] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25434 Q=register_file.x[16][5] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[6] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25434 Q=register_file.x[16][6] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[7] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25434 Q=register_file.x[16][7] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[8] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25434 Q=register_file.x[16][8] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[9] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25434 Q=register_file.x[16][9] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[10] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25434 Q=register_file.x[16][10] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[11] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25434 Q=register_file.x[16][11] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[12] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25434 Q=register_file.x[16][12] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[13] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25434 Q=register_file.x[16][13] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[14] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25434 Q=register_file.x[16][14] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[15] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25434 Q=register_file.x[16][15] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[16] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25434 Q=register_file.x[16][16] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[17] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25434 Q=register_file.x[16][17] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[18] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25434 Q=register_file.x[16][18] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[19] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25434 Q=register_file.x[16][19] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[20] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25434 Q=register_file.x[16][20] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[21] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25434 Q=register_file.x[16][21] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[22] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25434 Q=register_file.x[16][22] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[23] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25434 Q=register_file.x[16][23] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[24] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25434 Q=register_file.x[16][24] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[25] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25434 Q=register_file.x[16][25] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[26] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25434 Q=register_file.x[16][26] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[27] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25434 Q=register_file.x[16][27] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[28] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25434 Q=register_file.x[16][28] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[29] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25434 Q=register_file.x[16][29] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[30] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25434 Q=register_file.x[16][30] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[31] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25434 Q=register_file.x[16][31] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[0] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25722 Q=register_file.x[7][0] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[1] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25722 Q=register_file.x[7][1] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[2] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25722 Q=register_file.x[7][2] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[3] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25722 Q=register_file.x[7][3] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[4] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25722 Q=register_file.x[7][4] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[5] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25722 Q=register_file.x[7][5] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[6] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25722 Q=register_file.x[7][6] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[7] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25722 Q=register_file.x[7][7] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[8] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25722 Q=register_file.x[7][8] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[9] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25722 Q=register_file.x[7][9] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[10] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25722 Q=register_file.x[7][10] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[11] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25722 Q=register_file.x[7][11] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[12] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25722 Q=register_file.x[7][12] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[13] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25722 Q=register_file.x[7][13] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[14] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25722 Q=register_file.x[7][14] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[15] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25722 Q=register_file.x[7][15] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[16] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25722 Q=register_file.x[7][16] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[17] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25722 Q=register_file.x[7][17] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[18] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25722 Q=register_file.x[7][18] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[19] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25722 Q=register_file.x[7][19] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[20] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25722 Q=register_file.x[7][20] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[21] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25722 Q=register_file.x[7][21] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[22] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25722 Q=register_file.x[7][22] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[23] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25722 Q=register_file.x[7][23] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[24] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25722 Q=register_file.x[7][24] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[25] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25722 Q=register_file.x[7][25] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[26] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25722 Q=register_file.x[7][26] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[27] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25722 Q=register_file.x[7][27] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[28] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25722 Q=register_file.x[7][28] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[29] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25722 Q=register_file.x[7][29] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[30] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25722 Q=register_file.x[7][30] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[31] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$25722 Q=register_file.x[7][31] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=register_file.i_Wd[0] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26010 Q=register_file.x[31][0] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=register_file.i_Wd[1] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26010 Q=register_file.x[31][1] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=register_file.i_Wd[2] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26010 Q=register_file.x[31][2] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=register_file.i_Wd[3] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26010 Q=register_file.x[31][3] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=register_file.i_Wd[4] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26010 Q=register_file.x[31][4] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=register_file.i_Wd[5] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26010 Q=register_file.x[31][5] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=register_file.i_Wd[6] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26010 Q=register_file.x[31][6] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=register_file.i_Wd[7] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26010 Q=register_file.x[31][7] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=register_file.i_Wd[8] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26010 Q=register_file.x[31][8] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=register_file.i_Wd[9] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26010 Q=register_file.x[31][9] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=register_file.i_Wd[10] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26010 Q=register_file.x[31][10] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=register_file.i_Wd[11] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26010 Q=register_file.x[31][11] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=register_file.i_Wd[12] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26010 Q=register_file.x[31][12] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=register_file.i_Wd[13] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26010 Q=register_file.x[31][13] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=register_file.i_Wd[14] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26010 Q=register_file.x[31][14] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=register_file.i_Wd[15] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26010 Q=register_file.x[31][15] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=register_file.i_Wd[16] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26010 Q=register_file.x[31][16] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=register_file.i_Wd[17] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26010 Q=register_file.x[31][17] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=register_file.i_Wd[18] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26010 Q=register_file.x[31][18] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=register_file.i_Wd[19] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26010 Q=register_file.x[31][19] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=register_file.i_Wd[20] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26010 Q=register_file.x[31][20] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=register_file.i_Wd[21] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26010 Q=register_file.x[31][21] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=register_file.i_Wd[22] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26010 Q=register_file.x[31][22] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=register_file.i_Wd[23] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26010 Q=register_file.x[31][23] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=register_file.i_Wd[24] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26010 Q=register_file.x[31][24] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=register_file.i_Wd[25] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26010 Q=register_file.x[31][25] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=register_file.i_Wd[26] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26010 Q=register_file.x[31][26] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=register_file.i_Wd[27] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26010 Q=register_file.x[31][27] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=register_file.i_Wd[28] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26010 Q=register_file.x[31][28] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=register_file.i_Wd[29] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26010 Q=register_file.x[31][29] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=register_file.i_Wd[30] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26010 Q=register_file.x[31][30] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=register_file.i_Wd[31] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26010 Q=register_file.x[31][31] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[0] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26202 Q=register_file.x[30][0] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[1] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26202 Q=register_file.x[30][1] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[2] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26202 Q=register_file.x[30][2] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[3] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26202 Q=register_file.x[30][3] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[4] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26202 Q=register_file.x[30][4] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[5] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26202 Q=register_file.x[30][5] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[6] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26202 Q=register_file.x[30][6] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[7] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26202 Q=register_file.x[30][7] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[8] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26202 Q=register_file.x[30][8] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[9] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26202 Q=register_file.x[30][9] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[10] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26202 Q=register_file.x[30][10] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[11] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26202 Q=register_file.x[30][11] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[12] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26202 Q=register_file.x[30][12] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[13] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26202 Q=register_file.x[30][13] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[14] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26202 Q=register_file.x[30][14] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[15] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26202 Q=register_file.x[30][15] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[16] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26202 Q=register_file.x[30][16] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[17] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26202 Q=register_file.x[30][17] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[18] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26202 Q=register_file.x[30][18] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[19] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26202 Q=register_file.x[30][19] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[20] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26202 Q=register_file.x[30][20] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[21] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26202 Q=register_file.x[30][21] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[22] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26202 Q=register_file.x[30][22] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[23] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26202 Q=register_file.x[30][23] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[24] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26202 Q=register_file.x[30][24] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[25] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26202 Q=register_file.x[30][25] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[26] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26202 Q=register_file.x[30][26] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[27] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26202 Q=register_file.x[30][27] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[28] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26202 Q=register_file.x[30][28] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[29] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26202 Q=register_file.x[30][29] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[30] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26202 Q=register_file.x[30][30] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[31] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26202 Q=register_file.x[30][31] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[0] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26490 Q=register_file.x[29][0] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[1] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26490 Q=register_file.x[29][1] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[2] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26490 Q=register_file.x[29][2] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[3] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26490 Q=register_file.x[29][3] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[4] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26490 Q=register_file.x[29][4] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[5] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26490 Q=register_file.x[29][5] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[6] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26490 Q=register_file.x[29][6] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[7] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26490 Q=register_file.x[29][7] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[8] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26490 Q=register_file.x[29][8] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[9] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26490 Q=register_file.x[29][9] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[10] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26490 Q=register_file.x[29][10] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[11] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26490 Q=register_file.x[29][11] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[12] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26490 Q=register_file.x[29][12] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[13] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26490 Q=register_file.x[29][13] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[14] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26490 Q=register_file.x[29][14] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[15] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26490 Q=register_file.x[29][15] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[16] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26490 Q=register_file.x[29][16] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[17] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26490 Q=register_file.x[29][17] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[18] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26490 Q=register_file.x[29][18] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[19] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26490 Q=register_file.x[29][19] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[20] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26490 Q=register_file.x[29][20] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[21] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26490 Q=register_file.x[29][21] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[22] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26490 Q=register_file.x[29][22] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[23] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26490 Q=register_file.x[29][23] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[24] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26490 Q=register_file.x[29][24] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[25] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26490 Q=register_file.x[29][25] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[26] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26490 Q=register_file.x[29][26] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[27] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26490 Q=register_file.x[29][27] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[28] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26490 Q=register_file.x[29][28] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[29] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26490 Q=register_file.x[29][29] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[30] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26490 Q=register_file.x[29][30] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[31] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26490 Q=register_file.x[29][31] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[0] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26778 Q=register_file.x[28][0] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[1] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26778 Q=register_file.x[28][1] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[2] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26778 Q=register_file.x[28][2] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[3] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26778 Q=register_file.x[28][3] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[4] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26778 Q=register_file.x[28][4] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[5] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26778 Q=register_file.x[28][5] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[6] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26778 Q=register_file.x[28][6] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[7] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26778 Q=register_file.x[28][7] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[8] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26778 Q=register_file.x[28][8] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[9] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26778 Q=register_file.x[28][9] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[10] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26778 Q=register_file.x[28][10] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[11] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26778 Q=register_file.x[28][11] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[12] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26778 Q=register_file.x[28][12] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[13] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26778 Q=register_file.x[28][13] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[14] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26778 Q=register_file.x[28][14] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[15] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26778 Q=register_file.x[28][15] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[16] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26778 Q=register_file.x[28][16] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[17] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26778 Q=register_file.x[28][17] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[18] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26778 Q=register_file.x[28][18] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[19] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26778 Q=register_file.x[28][19] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[20] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26778 Q=register_file.x[28][20] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[21] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26778 Q=register_file.x[28][21] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[22] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26778 Q=register_file.x[28][22] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[23] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26778 Q=register_file.x[28][23] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[24] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26778 Q=register_file.x[28][24] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[25] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26778 Q=register_file.x[28][25] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[26] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26778 Q=register_file.x[28][26] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[27] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26778 Q=register_file.x[28][27] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[28] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26778 Q=register_file.x[28][28] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[29] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26778 Q=register_file.x[28][29] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[30] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26778 Q=register_file.x[28][30] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[31] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$26778 Q=register_file.x[28][31] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[0] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27066 Q=register_file.x[27][0] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[1] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27066 Q=register_file.x[27][1] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[2] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27066 Q=register_file.x[27][2] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[3] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27066 Q=register_file.x[27][3] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[4] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27066 Q=register_file.x[27][4] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[5] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27066 Q=register_file.x[27][5] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[6] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27066 Q=register_file.x[27][6] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[7] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27066 Q=register_file.x[27][7] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[8] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27066 Q=register_file.x[27][8] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[9] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27066 Q=register_file.x[27][9] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[10] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27066 Q=register_file.x[27][10] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[11] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27066 Q=register_file.x[27][11] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[12] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27066 Q=register_file.x[27][12] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[13] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27066 Q=register_file.x[27][13] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[14] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27066 Q=register_file.x[27][14] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[15] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27066 Q=register_file.x[27][15] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[16] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27066 Q=register_file.x[27][16] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[17] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27066 Q=register_file.x[27][17] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[18] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27066 Q=register_file.x[27][18] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[19] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27066 Q=register_file.x[27][19] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[20] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27066 Q=register_file.x[27][20] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[21] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27066 Q=register_file.x[27][21] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[22] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27066 Q=register_file.x[27][22] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[23] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27066 Q=register_file.x[27][23] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[24] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27066 Q=register_file.x[27][24] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[25] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27066 Q=register_file.x[27][25] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[26] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27066 Q=register_file.x[27][26] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[27] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27066 Q=register_file.x[27][27] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[28] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27066 Q=register_file.x[27][28] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[29] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27066 Q=register_file.x[27][29] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[30] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27066 Q=register_file.x[27][30] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[31] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27066 Q=register_file.x[27][31] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[0] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27354 Q=register_file.x[26][0] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[1] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27354 Q=register_file.x[26][1] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[2] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27354 Q=register_file.x[26][2] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[3] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27354 Q=register_file.x[26][3] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[4] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27354 Q=register_file.x[26][4] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[5] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27354 Q=register_file.x[26][5] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[6] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27354 Q=register_file.x[26][6] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[7] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27354 Q=register_file.x[26][7] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[8] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27354 Q=register_file.x[26][8] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[9] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27354 Q=register_file.x[26][9] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[10] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27354 Q=register_file.x[26][10] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[11] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27354 Q=register_file.x[26][11] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[12] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27354 Q=register_file.x[26][12] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[13] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27354 Q=register_file.x[26][13] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[14] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27354 Q=register_file.x[26][14] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[15] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27354 Q=register_file.x[26][15] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[16] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27354 Q=register_file.x[26][16] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[17] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27354 Q=register_file.x[26][17] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[18] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27354 Q=register_file.x[26][18] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[19] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27354 Q=register_file.x[26][19] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[20] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27354 Q=register_file.x[26][20] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[21] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27354 Q=register_file.x[26][21] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[22] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27354 Q=register_file.x[26][22] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[23] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27354 Q=register_file.x[26][23] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[24] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27354 Q=register_file.x[26][24] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[25] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27354 Q=register_file.x[26][25] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[26] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27354 Q=register_file.x[26][26] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[27] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27354 Q=register_file.x[26][27] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[28] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27354 Q=register_file.x[26][28] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[29] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27354 Q=register_file.x[26][29] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[30] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27354 Q=register_file.x[26][30] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[31] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27354 Q=register_file.x[26][31] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[0] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27642 Q=register_file.x[25][0] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[1] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27642 Q=register_file.x[25][1] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[2] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27642 Q=register_file.x[25][2] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[3] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27642 Q=register_file.x[25][3] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[4] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27642 Q=register_file.x[25][4] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[5] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27642 Q=register_file.x[25][5] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[6] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27642 Q=register_file.x[25][6] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[7] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27642 Q=register_file.x[25][7] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[8] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27642 Q=register_file.x[25][8] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[9] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27642 Q=register_file.x[25][9] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[10] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27642 Q=register_file.x[25][10] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[11] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27642 Q=register_file.x[25][11] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[12] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27642 Q=register_file.x[25][12] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[13] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27642 Q=register_file.x[25][13] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[14] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27642 Q=register_file.x[25][14] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[15] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27642 Q=register_file.x[25][15] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[16] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27642 Q=register_file.x[25][16] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[17] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27642 Q=register_file.x[25][17] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[18] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27642 Q=register_file.x[25][18] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[19] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27642 Q=register_file.x[25][19] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[20] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27642 Q=register_file.x[25][20] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[21] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27642 Q=register_file.x[25][21] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[22] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27642 Q=register_file.x[25][22] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[23] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27642 Q=register_file.x[25][23] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[24] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27642 Q=register_file.x[25][24] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[25] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27642 Q=register_file.x[25][25] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[26] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27642 Q=register_file.x[25][26] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[27] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27642 Q=register_file.x[25][27] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[28] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27642 Q=register_file.x[25][28] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[29] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27642 Q=register_file.x[25][29] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[30] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27642 Q=register_file.x[25][30] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[31] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27642 Q=register_file.x[25][31] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[0] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27930 Q=register_file.x[24][0] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[1] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27930 Q=register_file.x[24][1] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[2] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27930 Q=register_file.x[24][2] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[3] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27930 Q=register_file.x[24][3] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[4] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27930 Q=register_file.x[24][4] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[5] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27930 Q=register_file.x[24][5] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[6] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27930 Q=register_file.x[24][6] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[7] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27930 Q=register_file.x[24][7] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[8] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27930 Q=register_file.x[24][8] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[9] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27930 Q=register_file.x[24][9] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[10] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27930 Q=register_file.x[24][10] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[11] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27930 Q=register_file.x[24][11] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[12] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27930 Q=register_file.x[24][12] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[13] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27930 Q=register_file.x[24][13] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[14] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27930 Q=register_file.x[24][14] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[15] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27930 Q=register_file.x[24][15] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[16] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27930 Q=register_file.x[24][16] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[17] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27930 Q=register_file.x[24][17] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[18] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27930 Q=register_file.x[24][18] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[19] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27930 Q=register_file.x[24][19] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[20] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27930 Q=register_file.x[24][20] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[21] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27930 Q=register_file.x[24][21] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[22] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27930 Q=register_file.x[24][22] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[23] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27930 Q=register_file.x[24][23] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[24] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27930 Q=register_file.x[24][24] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[25] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27930 Q=register_file.x[24][25] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[26] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27930 Q=register_file.x[24][26] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[27] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27930 Q=register_file.x[24][27] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[28] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27930 Q=register_file.x[24][28] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[29] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27930 Q=register_file.x[24][29] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[30] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27930 Q=register_file.x[24][30] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[31] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$27930 Q=register_file.x[24][31] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[0] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28218 Q=register_file.x[23][0] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[1] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28218 Q=register_file.x[23][1] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[2] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28218 Q=register_file.x[23][2] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[3] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28218 Q=register_file.x[23][3] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[4] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28218 Q=register_file.x[23][4] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[5] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28218 Q=register_file.x[23][5] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[6] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28218 Q=register_file.x[23][6] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[7] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28218 Q=register_file.x[23][7] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[8] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28218 Q=register_file.x[23][8] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[9] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28218 Q=register_file.x[23][9] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[10] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28218 Q=register_file.x[23][10] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[11] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28218 Q=register_file.x[23][11] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[12] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28218 Q=register_file.x[23][12] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[13] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28218 Q=register_file.x[23][13] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[14] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28218 Q=register_file.x[23][14] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[15] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28218 Q=register_file.x[23][15] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[16] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28218 Q=register_file.x[23][16] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[17] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28218 Q=register_file.x[23][17] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[18] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28218 Q=register_file.x[23][18] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[19] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28218 Q=register_file.x[23][19] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[20] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28218 Q=register_file.x[23][20] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[21] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28218 Q=register_file.x[23][21] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[22] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28218 Q=register_file.x[23][22] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[23] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28218 Q=register_file.x[23][23] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[24] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28218 Q=register_file.x[23][24] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[25] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28218 Q=register_file.x[23][25] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[26] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28218 Q=register_file.x[23][26] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[27] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28218 Q=register_file.x[23][27] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[28] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28218 Q=register_file.x[23][28] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[29] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28218 Q=register_file.x[23][29] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[30] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28218 Q=register_file.x[23][30] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[31] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28218 Q=register_file.x[23][31] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[0] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28506 Q=register_file.x[22][0] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[1] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28506 Q=register_file.x[22][1] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[2] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28506 Q=register_file.x[22][2] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[3] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28506 Q=register_file.x[22][3] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[4] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28506 Q=register_file.x[22][4] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[5] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28506 Q=register_file.x[22][5] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[6] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28506 Q=register_file.x[22][6] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[7] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28506 Q=register_file.x[22][7] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[8] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28506 Q=register_file.x[22][8] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[9] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28506 Q=register_file.x[22][9] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[10] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28506 Q=register_file.x[22][10] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[11] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28506 Q=register_file.x[22][11] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[12] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28506 Q=register_file.x[22][12] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[13] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28506 Q=register_file.x[22][13] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[14] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28506 Q=register_file.x[22][14] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[15] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28506 Q=register_file.x[22][15] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[16] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28506 Q=register_file.x[22][16] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[17] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28506 Q=register_file.x[22][17] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[18] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28506 Q=register_file.x[22][18] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[19] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28506 Q=register_file.x[22][19] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[20] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28506 Q=register_file.x[22][20] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[21] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28506 Q=register_file.x[22][21] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[22] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28506 Q=register_file.x[22][22] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[23] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28506 Q=register_file.x[22][23] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[24] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28506 Q=register_file.x[22][24] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[25] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28506 Q=register_file.x[22][25] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[26] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28506 Q=register_file.x[22][26] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[27] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28506 Q=register_file.x[22][27] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[28] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28506 Q=register_file.x[22][28] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[29] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28506 Q=register_file.x[22][29] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[30] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28506 Q=register_file.x[22][30] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[31] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28506 Q=register_file.x[22][31] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[0] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28794 Q=register_file.x[21][0] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[1] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28794 Q=register_file.x[21][1] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[2] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28794 Q=register_file.x[21][2] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[3] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28794 Q=register_file.x[21][3] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[4] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28794 Q=register_file.x[21][4] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[5] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28794 Q=register_file.x[21][5] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[6] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28794 Q=register_file.x[21][6] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[7] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28794 Q=register_file.x[21][7] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[8] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28794 Q=register_file.x[21][8] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[9] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28794 Q=register_file.x[21][9] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[10] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28794 Q=register_file.x[21][10] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[11] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28794 Q=register_file.x[21][11] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[12] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28794 Q=register_file.x[21][12] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[13] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28794 Q=register_file.x[21][13] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[14] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28794 Q=register_file.x[21][14] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[15] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28794 Q=register_file.x[21][15] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[16] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28794 Q=register_file.x[21][16] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[17] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28794 Q=register_file.x[21][17] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[18] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28794 Q=register_file.x[21][18] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[19] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28794 Q=register_file.x[21][19] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[20] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28794 Q=register_file.x[21][20] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[21] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28794 Q=register_file.x[21][21] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[22] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28794 Q=register_file.x[21][22] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[23] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28794 Q=register_file.x[21][23] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[24] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28794 Q=register_file.x[21][24] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[25] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28794 Q=register_file.x[21][25] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[26] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28794 Q=register_file.x[21][26] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[27] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28794 Q=register_file.x[21][27] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[28] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28794 Q=register_file.x[21][28] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[29] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28794 Q=register_file.x[21][29] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[30] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28794 Q=register_file.x[21][30] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[31] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$28794 Q=register_file.x[21][31] R=$abc$34021$auto$rtlil.cc:1969:NotGate$33511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[0] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29082 Q=register_file.x[1][0] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[1] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29082 Q=register_file.x[1][1] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[2] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29082 Q=register_file.x[1][2] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[3] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29082 Q=register_file.x[1][3] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[4] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29082 Q=register_file.x[1][4] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[5] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29082 Q=register_file.x[1][5] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[6] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29082 Q=register_file.x[1][6] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[7] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29082 Q=register_file.x[1][7] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[8] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29082 Q=register_file.x[1][8] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[9] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29082 Q=register_file.x[1][9] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[10] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29082 Q=register_file.x[1][10] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[11] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29082 Q=register_file.x[1][11] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[12] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29082 Q=register_file.x[1][12] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[13] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29082 Q=register_file.x[1][13] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[14] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29082 Q=register_file.x[1][14] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[15] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29082 Q=register_file.x[1][15] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[16] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29082 Q=register_file.x[1][16] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[17] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29082 Q=register_file.x[1][17] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[18] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29082 Q=register_file.x[1][18] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[19] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29082 Q=register_file.x[1][19] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[20] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29082 Q=register_file.x[1][20] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[21] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29082 Q=register_file.x[1][21] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[22] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29082 Q=register_file.x[1][22] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[23] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29082 Q=register_file.x[1][23] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[24] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29082 Q=register_file.x[1][24] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[25] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29082 Q=register_file.x[1][25] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[26] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29082 Q=register_file.x[1][26] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[27] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29082 Q=register_file.x[1][27] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[28] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29082 Q=register_file.x[1][28] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[29] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29082 Q=register_file.x[1][29] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[30] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29082 Q=register_file.x[1][30] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[31] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29082 Q=register_file.x[1][31] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[0] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29370 Q=register_file.x[0][0] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[1] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29370 Q=register_file.x[0][1] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[2] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29370 Q=register_file.x[0][2] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[3] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29370 Q=register_file.x[0][3] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[4] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29370 Q=register_file.x[0][4] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[5] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29370 Q=register_file.x[0][5] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[6] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29370 Q=register_file.x[0][6] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[7] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29370 Q=register_file.x[0][7] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[8] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29370 Q=register_file.x[0][8] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[9] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29370 Q=register_file.x[0][9] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[10] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29370 Q=register_file.x[0][10] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[11] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29370 Q=register_file.x[0][11] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[12] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29370 Q=register_file.x[0][12] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[13] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29370 Q=register_file.x[0][13] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[14] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29370 Q=register_file.x[0][14] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[15] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29370 Q=register_file.x[0][15] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[16] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29370 Q=register_file.x[0][16] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[17] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29370 Q=register_file.x[0][17] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[18] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29370 Q=register_file.x[0][18] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[19] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29370 Q=register_file.x[0][19] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[20] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29370 Q=register_file.x[0][20] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[21] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29370 Q=register_file.x[0][21] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[22] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29370 Q=register_file.x[0][22] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[23] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29370 Q=register_file.x[0][23] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[24] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29370 Q=register_file.x[0][24] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[25] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29370 Q=register_file.x[0][25] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[26] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29370 Q=register_file.x[0][26] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[27] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29370 Q=register_file.x[0][27] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[28] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29370 Q=register_file.x[0][28] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[29] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29370 Q=register_file.x[0][29] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[30] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29370 Q=register_file.x[0][30] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[31] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29370 Q=register_file.x[0][31] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[0] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29658 Q=register_file.x[18][0] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[1] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29658 Q=register_file.x[18][1] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[2] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29658 Q=register_file.x[18][2] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[3] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29658 Q=register_file.x[18][3] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[4] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29658 Q=register_file.x[18][4] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[5] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29658 Q=register_file.x[18][5] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[6] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29658 Q=register_file.x[18][6] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[7] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29658 Q=register_file.x[18][7] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[8] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29658 Q=register_file.x[18][8] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[9] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29658 Q=register_file.x[18][9] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[10] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29658 Q=register_file.x[18][10] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[11] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29658 Q=register_file.x[18][11] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[12] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29658 Q=register_file.x[18][12] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[13] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29658 Q=register_file.x[18][13] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[14] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29658 Q=register_file.x[18][14] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[15] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29658 Q=register_file.x[18][15] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[16] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29658 Q=register_file.x[18][16] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[17] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29658 Q=register_file.x[18][17] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[18] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29658 Q=register_file.x[18][18] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[19] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29658 Q=register_file.x[18][19] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[20] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29658 Q=register_file.x[18][20] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[21] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29658 Q=register_file.x[18][21] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[22] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29658 Q=register_file.x[18][22] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[23] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29658 Q=register_file.x[18][23] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[24] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29658 Q=register_file.x[18][24] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[25] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29658 Q=register_file.x[18][25] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[26] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29658 Q=register_file.x[18][26] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[27] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29658 Q=register_file.x[18][27] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[28] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29658 Q=register_file.x[18][28] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[29] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29658 Q=register_file.x[18][29] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[30] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29658 Q=register_file.x[18][30] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[31] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29658 Q=register_file.x[18][31] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=i_clk D=mux_pc[0] Q=S_B[0] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:161|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=i_clk D=mux_pc[1] E=$abc$34021$auto$dff2dffe.cc:175:make_patterns_logic$29972 Q=pc[1] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:161|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=i_clk D=mux_pc[2] Q=pc[2] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:161|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=mux_pc[3] Q=pc[3] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:161|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=mux_pc[4] Q=pc[4] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:161|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=mux_pc[5] Q=pc[5] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:161|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=mux_pc[6] Q=pc[6] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:161|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=mux_pc[7] Q=pc[7] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:161|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=mux_pc[8] Q=pc[8] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:161|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=mux_pc[9] Q=pc[9] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:161|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=mux_pc[10] Q=pc[10] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:161|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=mux_pc[11] Q=pc[11] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:161|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=mux_pc[12] Q=pc[12] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:161|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=mux_pc[13] Q=pc[13] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:161|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=mux_pc[14] Q=pc[14] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:161|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=mux_pc[15] Q=pc[15] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:161|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=mux_pc[16] Q=pc[16] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:161|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=mux_pc[17] Q=pc[17] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:161|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=mux_pc[18] Q=pc[18] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:161|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=mux_pc[19] Q=pc[19] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:161|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=mux_pc[20] Q=pc[20] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:161|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=mux_pc[21] Q=pc[21] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:161|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=mux_pc[22] Q=pc[22] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:161|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=mux_pc[23] Q=pc[23] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:161|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=mux_pc[24] Q=pc[24] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:161|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=mux_pc[25] Q=pc[25] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:161|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=mux_pc[26] Q=pc[26] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:161|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=mux_pc[27] Q=pc[27] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:161|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=mux_pc[28] Q=pc[28] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:161|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=mux_pc[29] Q=pc[29] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:161|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=mux_pc[30] Q=pc[30] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:161|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=mux_pc[31] Q=pc[31] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tanarus/Documentos/RiscV/implementations/RV32I/src/CORE.sv:161|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[0] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29976 Q=register_file.x[4][0] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[1] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29976 Q=register_file.x[4][1] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[2] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29976 Q=register_file.x[4][2] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[3] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29976 Q=register_file.x[4][3] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[4] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29976 Q=register_file.x[4][4] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[5] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29976 Q=register_file.x[4][5] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[6] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29976 Q=register_file.x[4][6] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[7] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29976 Q=register_file.x[4][7] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[8] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29976 Q=register_file.x[4][8] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[9] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29976 Q=register_file.x[4][9] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[10] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29976 Q=register_file.x[4][10] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[11] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29976 Q=register_file.x[4][11] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[12] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29976 Q=register_file.x[4][12] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[13] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29976 Q=register_file.x[4][13] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[14] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29976 Q=register_file.x[4][14] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[15] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29976 Q=register_file.x[4][15] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[16] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29976 Q=register_file.x[4][16] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[17] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29976 Q=register_file.x[4][17] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[18] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29976 Q=register_file.x[4][18] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[19] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29976 Q=register_file.x[4][19] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[20] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29976 Q=register_file.x[4][20] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[21] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29976 Q=register_file.x[4][21] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[22] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29976 Q=register_file.x[4][22] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[23] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29976 Q=register_file.x[4][23] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[24] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29976 Q=register_file.x[4][24] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[25] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29976 Q=register_file.x[4][25] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[26] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29976 Q=register_file.x[4][26] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[27] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29976 Q=register_file.x[4][27] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[28] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29976 Q=register_file.x[4][28] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[29] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29976 Q=register_file.x[4][29] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[30] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29976 Q=register_file.x[4][30] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[31] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$29976 Q=register_file.x[4][31] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[0] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30264 Q=register_file.x[5][0] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[1] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30264 Q=register_file.x[5][1] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[2] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30264 Q=register_file.x[5][2] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[3] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30264 Q=register_file.x[5][3] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[4] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30264 Q=register_file.x[5][4] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[5] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30264 Q=register_file.x[5][5] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[6] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30264 Q=register_file.x[5][6] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[7] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30264 Q=register_file.x[5][7] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[8] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30264 Q=register_file.x[5][8] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[9] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30264 Q=register_file.x[5][9] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[10] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30264 Q=register_file.x[5][10] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[11] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30264 Q=register_file.x[5][11] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[12] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30264 Q=register_file.x[5][12] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[13] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30264 Q=register_file.x[5][13] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[14] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30264 Q=register_file.x[5][14] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[15] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30264 Q=register_file.x[5][15] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[16] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30264 Q=register_file.x[5][16] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[17] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30264 Q=register_file.x[5][17] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[18] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30264 Q=register_file.x[5][18] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[19] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30264 Q=register_file.x[5][19] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[20] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30264 Q=register_file.x[5][20] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[21] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30264 Q=register_file.x[5][21] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[22] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30264 Q=register_file.x[5][22] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[23] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30264 Q=register_file.x[5][23] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[24] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30264 Q=register_file.x[5][24] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[25] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30264 Q=register_file.x[5][25] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[26] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30264 Q=register_file.x[5][26] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[27] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30264 Q=register_file.x[5][27] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[28] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30264 Q=register_file.x[5][28] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[29] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30264 Q=register_file.x[5][29] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[30] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30264 Q=register_file.x[5][30] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[31] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30264 Q=register_file.x[5][31] R=$abc$34021$auto$rtlil.cc:1969:NotGate$32861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[0] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30552 Q=register_file.x[3][0] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[1] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30552 Q=register_file.x[3][1] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[2] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30552 Q=register_file.x[3][2] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[3] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30552 Q=register_file.x[3][3] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[4] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30552 Q=register_file.x[3][4] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[5] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30552 Q=register_file.x[3][5] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[6] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30552 Q=register_file.x[3][6] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[7] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30552 Q=register_file.x[3][7] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[8] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30552 Q=register_file.x[3][8] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[9] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30552 Q=register_file.x[3][9] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[10] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30552 Q=register_file.x[3][10] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[11] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30552 Q=register_file.x[3][11] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[12] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30552 Q=register_file.x[3][12] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[13] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30552 Q=register_file.x[3][13] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[14] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30552 Q=register_file.x[3][14] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[15] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30552 Q=register_file.x[3][15] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[16] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30552 Q=register_file.x[3][16] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[17] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30552 Q=register_file.x[3][17] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[18] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30552 Q=register_file.x[3][18] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[19] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30552 Q=register_file.x[3][19] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[20] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30552 Q=register_file.x[3][20] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[21] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30552 Q=register_file.x[3][21] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[22] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30552 Q=register_file.x[3][22] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[23] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30552 Q=register_file.x[3][23] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[24] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30552 Q=register_file.x[3][24] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[25] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30552 Q=register_file.x[3][25] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[26] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30552 Q=register_file.x[3][26] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[27] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30552 Q=register_file.x[3][27] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[28] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30552 Q=register_file.x[3][28] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[29] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30552 Q=register_file.x[3][29] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[30] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30552 Q=register_file.x[3][30] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$34021$auto$rtlil.cc:1906:Mux$1285[31] E=$abc$34021$auto$dff2dffe.cc:158:make_patterns_logic$30552 Q=register_file.x[3][31] R=$abc$34021$auto$rtlil.cc:1969:NotGate$31909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.names $false $auto$alumacc.cc:474:replace_alu$1225.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1225.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1228.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1228.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1228.C[2]
1 1
.names pc[2] $auto$alumacc.cc:474:replace_alu$1228.C[3]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$1231.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$1242.C[0]
1 1
.names $abc$34021$auto$alumacc.cc:474:replace_alu$1242.C[31] $auto$alumacc.cc:474:replace_alu$1242.C[31]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1255.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1258.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1258.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1258.C[2]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1258.C[3]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1258.C[4]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1258.C[5]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1258.C[6]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1258.C[7]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1258.C[8]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1258.C[9]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1258.C[10]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1258.C[11]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1258.C[12]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$1261.C[0]
1 1
.names alu.i_Op1[0] ALU_Op1[0]
1 1
.names alu.i_Op1[1] ALU_Op1[1]
1 1
.names alu.i_Op1[2] ALU_Op1[2]
1 1
.names alu.i_Op1[3] ALU_Op1[3]
1 1
.names alu.i_Op1[4] ALU_Op1[4]
1 1
.names alu.i_Op1[5] ALU_Op1[5]
1 1
.names alu.i_Op1[6] ALU_Op1[6]
1 1
.names alu.i_Op1[7] ALU_Op1[7]
1 1
.names alu.i_Op1[8] ALU_Op1[8]
1 1
.names alu.i_Op1[9] ALU_Op1[9]
1 1
.names alu.i_Op1[10] ALU_Op1[10]
1 1
.names alu.i_Op1[11] ALU_Op1[11]
1 1
.names alu.i_Op1[12] ALU_Op1[12]
1 1
.names alu.i_Op1[13] ALU_Op1[13]
1 1
.names alu.i_Op1[14] ALU_Op1[14]
1 1
.names alu.i_Op1[15] ALU_Op1[15]
1 1
.names alu.i_Op1[16] ALU_Op1[16]
1 1
.names alu.i_Op1[17] ALU_Op1[17]
1 1
.names alu.i_Op1[18] ALU_Op1[18]
1 1
.names alu.i_Op1[19] ALU_Op1[19]
1 1
.names alu.i_Op1[20] ALU_Op1[20]
1 1
.names alu.i_Op1[21] ALU_Op1[21]
1 1
.names alu.i_Op1[22] ALU_Op1[22]
1 1
.names alu.i_Op1[23] ALU_Op1[23]
1 1
.names alu.i_Op1[24] ALU_Op1[24]
1 1
.names alu.i_Op1[25] ALU_Op1[25]
1 1
.names alu.i_Op1[26] ALU_Op1[26]
1 1
.names alu.i_Op1[27] ALU_Op1[27]
1 1
.names alu.i_Op1[28] ALU_Op1[28]
1 1
.names alu.i_Op1[29] ALU_Op1[29]
1 1
.names alu.i_Op1[30] ALU_Op1[30]
1 1
.names alu.i_Op1[31] ALU_Op1[31]
1 1
.names alu.i_Op2[0] ALU_Op2[0]
1 1
.names alu.i_Op2[1] ALU_Op2[1]
1 1
.names alu.i_Op2[2] ALU_Op2[2]
1 1
.names alu.i_Op2[3] ALU_Op2[3]
1 1
.names alu.i_Op2[4] ALU_Op2[4]
1 1
.names alu.i_Op2[5] ALU_Op2[5]
1 1
.names alu.i_Op2[6] ALU_Op2[6]
1 1
.names alu.i_Op2[7] ALU_Op2[7]
1 1
.names alu.i_Op2[8] ALU_Op2[8]
1 1
.names alu.i_Op2[9] ALU_Op2[9]
1 1
.names alu.i_Op2[10] ALU_Op2[10]
1 1
.names alu.i_Op2[11] ALU_Op2[11]
1 1
.names alu.i_Op2[12] ALU_Op2[12]
1 1
.names alu.i_Op2[13] ALU_Op2[13]
1 1
.names alu.i_Op2[14] ALU_Op2[14]
1 1
.names alu.i_Op2[15] ALU_Op2[15]
1 1
.names alu.i_Op2[16] ALU_Op2[16]
1 1
.names alu.i_Op2[17] ALU_Op2[17]
1 1
.names alu.i_Op2[18] ALU_Op2[18]
1 1
.names alu.i_Op2[19] ALU_Op2[19]
1 1
.names alu.i_Op2[20] ALU_Op2[20]
1 1
.names alu.i_Op2[21] ALU_Op2[21]
1 1
.names alu.i_Op2[22] ALU_Op2[22]
1 1
.names alu.i_Op2[23] ALU_Op2[23]
1 1
.names alu.i_Op2[24] ALU_Op2[24]
1 1
.names alu.i_Op2[25] ALU_Op2[25]
1 1
.names alu.i_Op2[26] ALU_Op2[26]
1 1
.names alu.i_Op2[27] ALU_Op2[27]
1 1
.names alu.i_Op2[28] ALU_Op2[28]
1 1
.names alu.i_Op2[29] ALU_Op2[29]
1 1
.names alu.i_Op2[30] ALU_Op2[30]
1 1
.names alu.i_Op2[31] ALU_Op2[31]
1 1
.names o_DM_addr[0] ALU_Result[0]
1 1
.names o_DM_addr[1] ALU_Result[1]
1 1
.names o_DM_addr[2] ALU_Result[2]
1 1
.names o_DM_addr[3] ALU_Result[3]
1 1
.names o_DM_addr[4] ALU_Result[4]
1 1
.names o_DM_addr[5] ALU_Result[5]
1 1
.names o_DM_addr[6] ALU_Result[6]
1 1
.names o_DM_addr[7] ALU_Result[7]
1 1
.names o_DM_addr[8] ALU_Result[8]
1 1
.names o_DM_addr[9] ALU_Result[9]
1 1
.names o_DM_addr[10] ALU_Result[10]
1 1
.names o_DM_addr[11] ALU_Result[11]
1 1
.names o_DM_addr[12] ALU_Result[12]
1 1
.names o_DM_addr[13] ALU_Result[13]
1 1
.names o_DM_addr[14] ALU_Result[14]
1 1
.names o_DM_addr[15] ALU_Result[15]
1 1
.names o_DM_addr[16] ALU_Result[16]
1 1
.names o_DM_addr[17] ALU_Result[17]
1 1
.names o_DM_addr[18] ALU_Result[18]
1 1
.names o_DM_addr[19] ALU_Result[19]
1 1
.names o_DM_addr[20] ALU_Result[20]
1 1
.names o_DM_addr[21] ALU_Result[21]
1 1
.names o_DM_addr[22] ALU_Result[22]
1 1
.names o_DM_addr[23] ALU_Result[23]
1 1
.names o_DM_addr[24] ALU_Result[24]
1 1
.names o_DM_addr[25] ALU_Result[25]
1 1
.names o_DM_addr[26] ALU_Result[26]
1 1
.names o_DM_addr[27] ALU_Result[27]
1 1
.names o_DM_addr[28] ALU_Result[28]
1 1
.names o_DM_addr[29] ALU_Result[29]
1 1
.names o_DM_addr[30] ALU_Result[30]
1 1
.names o_DM_addr[31] ALU_Result[31]
1 1
.names i_IM_instruction[20] CSR_addr[0]
1 1
.names i_IM_instruction[21] CSR_addr[1]
1 1
.names i_IM_instruction[22] CSR_addr[2]
1 1
.names i_IM_instruction[23] CSR_addr[3]
1 1
.names i_IM_instruction[24] CSR_addr[4]
1 1
.names i_IM_instruction[25] CSR_addr[5]
1 1
.names i_IM_instruction[26] CSR_addr[6]
1 1
.names i_IM_instruction[27] CSR_addr[7]
1 1
.names i_IM_instruction[28] CSR_addr[8]
1 1
.names i_IM_instruction[29] CSR_addr[9]
1 1
.names i_IM_instruction[30] CSR_addr[10]
1 1
.names i_IM_instruction[31] CSR_addr[11]
1 1
.names $false CSR_rd[0]
1 1
.names $false CSR_rd[1]
1 1
.names $false CSR_rd[2]
1 1
.names $false CSR_rd[3]
1 1
.names $false CSR_rd[4]
1 1
.names i_IM_instruction[12] Funct3[0]
1 1
.names i_IM_instruction[13] Funct3[1]
1 1
.names i_IM_instruction[14] Funct3[2]
1 1
.names i_IM_instruction[25] Funct7[0]
1 1
.names i_IM_instruction[26] Funct7[1]
1 1
.names i_IM_instruction[27] Funct7[2]
1 1
.names i_IM_instruction[28] Funct7[3]
1 1
.names i_IM_instruction[29] Funct7[4]
1 1
.names i_IM_instruction[30] Funct7[5]
1 1
.names i_IM_instruction[31] Funct7[6]
1 1
.names IG_extendedImmediate[30] IG_extendedImmediate[19]
1 1
.names IG_extendedImmediate[30] IG_extendedImmediate[20]
1 1
.names IG_extendedImmediate[30] IG_extendedImmediate[21]
1 1
.names IG_extendedImmediate[30] IG_extendedImmediate[22]
1 1
.names IG_extendedImmediate[30] IG_extendedImmediate[23]
1 1
.names IG_extendedImmediate[30] IG_extendedImmediate[24]
1 1
.names IG_extendedImmediate[30] IG_extendedImmediate[25]
1 1
.names IG_extendedImmediate[30] IG_extendedImmediate[26]
1 1
.names IG_extendedImmediate[30] IG_extendedImmediate[27]
1 1
.names IG_extendedImmediate[30] IG_extendedImmediate[28]
1 1
.names IG_extendedImmediate[30] IG_extendedImmediate[29]
1 1
.names i_IM_instruction[0] IG_instruction[0]
1 1
.names i_IM_instruction[1] IG_instruction[1]
1 1
.names i_IM_instruction[2] IG_instruction[2]
1 1
.names i_IM_instruction[3] IG_instruction[3]
1 1
.names i_IM_instruction[4] IG_instruction[4]
1 1
.names i_IM_instruction[5] IG_instruction[5]
1 1
.names i_IM_instruction[6] IG_instruction[6]
1 1
.names i_IM_instruction[7] IG_instruction[7]
1 1
.names i_IM_instruction[8] IG_instruction[8]
1 1
.names i_IM_instruction[9] IG_instruction[9]
1 1
.names i_IM_instruction[10] IG_instruction[10]
1 1
.names i_IM_instruction[11] IG_instruction[11]
1 1
.names i_IM_instruction[12] IG_instruction[12]
1 1
.names i_IM_instruction[13] IG_instruction[13]
1 1
.names i_IM_instruction[14] IG_instruction[14]
1 1
.names i_IM_instruction[15] IG_instruction[15]
1 1
.names i_IM_instruction[16] IG_instruction[16]
1 1
.names i_IM_instruction[17] IG_instruction[17]
1 1
.names i_IM_instruction[18] IG_instruction[18]
1 1
.names i_IM_instruction[19] IG_instruction[19]
1 1
.names i_IM_instruction[20] IG_instruction[20]
1 1
.names i_IM_instruction[21] IG_instruction[21]
1 1
.names i_IM_instruction[22] IG_instruction[22]
1 1
.names i_IM_instruction[23] IG_instruction[23]
1 1
.names i_IM_instruction[24] IG_instruction[24]
1 1
.names i_IM_instruction[25] IG_instruction[25]
1 1
.names i_IM_instruction[26] IG_instruction[26]
1 1
.names i_IM_instruction[27] IG_instruction[27]
1 1
.names i_IM_instruction[28] IG_instruction[28]
1 1
.names i_IM_instruction[29] IG_instruction[29]
1 1
.names i_IM_instruction[30] IG_instruction[30]
1 1
.names i_IM_instruction[31] IG_instruction[31]
1 1
.names $false JALR_RESULT[0]
1 1
.names o_DM_addr[1] JALR_RESULT[1]
1 1
.names o_DM_addr[2] JALR_RESULT[2]
1 1
.names o_DM_addr[3] JALR_RESULT[3]
1 1
.names o_DM_addr[4] JALR_RESULT[4]
1 1
.names o_DM_addr[5] JALR_RESULT[5]
1 1
.names o_DM_addr[6] JALR_RESULT[6]
1 1
.names o_DM_addr[7] JALR_RESULT[7]
1 1
.names o_DM_addr[8] JALR_RESULT[8]
1 1
.names o_DM_addr[9] JALR_RESULT[9]
1 1
.names o_DM_addr[10] JALR_RESULT[10]
1 1
.names o_DM_addr[11] JALR_RESULT[11]
1 1
.names o_DM_addr[12] JALR_RESULT[12]
1 1
.names o_DM_addr[13] JALR_RESULT[13]
1 1
.names o_DM_addr[14] JALR_RESULT[14]
1 1
.names o_DM_addr[15] JALR_RESULT[15]
1 1
.names o_DM_addr[16] JALR_RESULT[16]
1 1
.names o_DM_addr[17] JALR_RESULT[17]
1 1
.names o_DM_addr[18] JALR_RESULT[18]
1 1
.names o_DM_addr[19] JALR_RESULT[19]
1 1
.names o_DM_addr[20] JALR_RESULT[20]
1 1
.names o_DM_addr[21] JALR_RESULT[21]
1 1
.names o_DM_addr[22] JALR_RESULT[22]
1 1
.names o_DM_addr[23] JALR_RESULT[23]
1 1
.names o_DM_addr[24] JALR_RESULT[24]
1 1
.names o_DM_addr[25] JALR_RESULT[25]
1 1
.names o_DM_addr[26] JALR_RESULT[26]
1 1
.names o_DM_addr[27] JALR_RESULT[27]
1 1
.names o_DM_addr[28] JALR_RESULT[28]
1 1
.names o_DM_addr[29] JALR_RESULT[29]
1 1
.names o_DM_addr[30] JALR_RESULT[30]
1 1
.names o_DM_addr[31] JALR_RESULT[31]
1 1
.names o_DM_addr[0] LSU_low_addr[0]
1 1
.names o_DM_addr[1] LSU_low_addr[1]
1 1
.names o_DM_wen[0] LSU_range_select[0]
1 1
.names o_DM_wen[1] LSU_range_select[1]
1 1
.names o_DM_wen[2] LSU_range_select[2]
1 1
.names o_DM_wen[3] LSU_range_select[3]
1 1
.names i_DM_rd[0] LSU_rd[0]
1 1
.names i_DM_rd[1] LSU_rd[1]
1 1
.names i_DM_rd[2] LSU_rd[2]
1 1
.names i_DM_rd[3] LSU_rd[3]
1 1
.names i_DM_rd[4] LSU_rd[4]
1 1
.names i_DM_rd[5] LSU_rd[5]
1 1
.names i_DM_rd[6] LSU_rd[6]
1 1
.names i_DM_rd[7] LSU_rd[7]
1 1
.names i_DM_rd[8] LSU_rd[8]
1 1
.names i_DM_rd[9] LSU_rd[9]
1 1
.names i_DM_rd[10] LSU_rd[10]
1 1
.names i_DM_rd[11] LSU_rd[11]
1 1
.names i_DM_rd[12] LSU_rd[12]
1 1
.names i_DM_rd[13] LSU_rd[13]
1 1
.names i_DM_rd[14] LSU_rd[14]
1 1
.names i_DM_rd[15] LSU_rd[15]
1 1
.names i_DM_rd[16] LSU_rd[16]
1 1
.names i_DM_rd[17] LSU_rd[17]
1 1
.names i_DM_rd[18] LSU_rd[18]
1 1
.names i_DM_rd[19] LSU_rd[19]
1 1
.names i_DM_rd[20] LSU_rd[20]
1 1
.names i_DM_rd[21] LSU_rd[21]
1 1
.names i_DM_rd[22] LSU_rd[22]
1 1
.names i_DM_rd[23] LSU_rd[23]
1 1
.names i_DM_rd[24] LSU_rd[24]
1 1
.names i_DM_rd[25] LSU_rd[25]
1 1
.names i_DM_rd[26] LSU_rd[26]
1 1
.names i_DM_rd[27] LSU_rd[27]
1 1
.names i_DM_rd[28] LSU_rd[28]
1 1
.names i_DM_rd[29] LSU_rd[29]
1 1
.names i_DM_rd[30] LSU_rd[30]
1 1
.names i_DM_rd[31] LSU_rd[31]
1 1
.names o_DM_ren LSU_ren
1 1
.names o_DM_ren MC_memRead
1 1
.names i_IM_instruction[0] OPCode[0]
1 1
.names i_IM_instruction[1] OPCode[1]
1 1
.names i_IM_instruction[2] OPCode[2]
1 1
.names i_IM_instruction[3] OPCode[3]
1 1
.names i_IM_instruction[4] OPCode[4]
1 1
.names i_IM_instruction[5] OPCode[5]
1 1
.names i_IM_instruction[6] OPCode[6]
1 1
.names o_DM_wd[0] RF_rd2[0]
1 1
.names o_DM_wd[1] RF_rd2[1]
1 1
.names o_DM_wd[2] RF_rd2[2]
1 1
.names o_DM_wd[3] RF_rd2[3]
1 1
.names o_DM_wd[4] RF_rd2[4]
1 1
.names o_DM_wd[5] RF_rd2[5]
1 1
.names o_DM_wd[6] RF_rd2[6]
1 1
.names o_DM_wd[7] RF_rd2[7]
1 1
.names o_DM_wd[8] RF_rd2[8]
1 1
.names o_DM_wd[9] RF_rd2[9]
1 1
.names o_DM_wd[10] RF_rd2[10]
1 1
.names o_DM_wd[11] RF_rd2[11]
1 1
.names o_DM_wd[12] RF_rd2[12]
1 1
.names o_DM_wd[13] RF_rd2[13]
1 1
.names o_DM_wd[14] RF_rd2[14]
1 1
.names o_DM_wd[15] RF_rd2[15]
1 1
.names o_DM_wd[16] RF_rd2[16]
1 1
.names o_DM_wd[17] RF_rd2[17]
1 1
.names o_DM_wd[18] RF_rd2[18]
1 1
.names o_DM_wd[19] RF_rd2[19]
1 1
.names o_DM_wd[20] RF_rd2[20]
1 1
.names o_DM_wd[21] RF_rd2[21]
1 1
.names o_DM_wd[22] RF_rd2[22]
1 1
.names o_DM_wd[23] RF_rd2[23]
1 1
.names o_DM_wd[24] RF_rd2[24]
1 1
.names o_DM_wd[25] RF_rd2[25]
1 1
.names o_DM_wd[26] RF_rd2[26]
1 1
.names o_DM_wd[27] RF_rd2[27]
1 1
.names o_DM_wd[28] RF_rd2[28]
1 1
.names o_DM_wd[29] RF_rd2[29]
1 1
.names o_DM_wd[30] RF_rd2[30]
1 1
.names o_DM_wd[31] RF_rd2[31]
1 1
.names i_IM_instruction[15] RF_rnum1[0]
1 1
.names i_IM_instruction[16] RF_rnum1[1]
1 1
.names i_IM_instruction[17] RF_rnum1[2]
1 1
.names i_IM_instruction[18] RF_rnum1[3]
1 1
.names i_IM_instruction[19] RF_rnum1[4]
1 1
.names i_IM_instruction[20] RF_rnum2[0]
1 1
.names i_IM_instruction[21] RF_rnum2[1]
1 1
.names i_IM_instruction[22] RF_rnum2[2]
1 1
.names i_IM_instruction[23] RF_rnum2[3]
1 1
.names i_IM_instruction[24] RF_rnum2[4]
1 1
.names register_file.i_Wd[0] RF_wd[0]
1 1
.names register_file.i_Wd[1] RF_wd[1]
1 1
.names register_file.i_Wd[2] RF_wd[2]
1 1
.names register_file.i_Wd[3] RF_wd[3]
1 1
.names register_file.i_Wd[4] RF_wd[4]
1 1
.names register_file.i_Wd[5] RF_wd[5]
1 1
.names register_file.i_Wd[6] RF_wd[6]
1 1
.names register_file.i_Wd[7] RF_wd[7]
1 1
.names register_file.i_Wd[8] RF_wd[8]
1 1
.names register_file.i_Wd[9] RF_wd[9]
1 1
.names register_file.i_Wd[10] RF_wd[10]
1 1
.names register_file.i_Wd[11] RF_wd[11]
1 1
.names register_file.i_Wd[12] RF_wd[12]
1 1
.names register_file.i_Wd[13] RF_wd[13]
1 1
.names register_file.i_Wd[14] RF_wd[14]
1 1
.names register_file.i_Wd[15] RF_wd[15]
1 1
.names register_file.i_Wd[16] RF_wd[16]
1 1
.names register_file.i_Wd[17] RF_wd[17]
1 1
.names register_file.i_Wd[18] RF_wd[18]
1 1
.names register_file.i_Wd[19] RF_wd[19]
1 1
.names register_file.i_Wd[20] RF_wd[20]
1 1
.names register_file.i_Wd[21] RF_wd[21]
1 1
.names register_file.i_Wd[22] RF_wd[22]
1 1
.names register_file.i_Wd[23] RF_wd[23]
1 1
.names register_file.i_Wd[24] RF_wd[24]
1 1
.names register_file.i_Wd[25] RF_wd[25]
1 1
.names register_file.i_Wd[26] RF_wd[26]
1 1
.names register_file.i_Wd[27] RF_wd[27]
1 1
.names register_file.i_Wd[28] RF_wd[28]
1 1
.names register_file.i_Wd[29] RF_wd[29]
1 1
.names register_file.i_Wd[30] RF_wd[30]
1 1
.names register_file.i_Wd[31] RF_wd[31]
1 1
.names i_IM_instruction[7] RF_wnum[0]
1 1
.names i_IM_instruction[8] RF_wnum[1]
1 1
.names i_IM_instruction[9] RF_wnum[2]
1 1
.names i_IM_instruction[10] RF_wnum[3]
1 1
.names i_IM_instruction[11] RF_wnum[4]
1 1
.names $false SH_B[0]
1 1
.names IG_extendedImmediate[0] SH_B[1]
1 1
.names IG_extendedImmediate[1] SH_B[2]
1 1
.names IG_extendedImmediate[2] SH_B[3]
1 1
.names IG_extendedImmediate[3] SH_B[4]
1 1
.names IG_extendedImmediate[4] SH_B[5]
1 1
.names IG_extendedImmediate[5] SH_B[6]
1 1
.names IG_extendedImmediate[6] SH_B[7]
1 1
.names IG_extendedImmediate[7] SH_B[8]
1 1
.names IG_extendedImmediate[8] SH_B[9]
1 1
.names IG_extendedImmediate[9] SH_B[10]
1 1
.names IG_extendedImmediate[10] SH_B[11]
1 1
.names IG_extendedImmediate[11] SH_B[12]
1 1
.names IG_extendedImmediate[12] SH_B[13]
1 1
.names IG_extendedImmediate[13] SH_B[14]
1 1
.names IG_extendedImmediate[14] SH_B[15]
1 1
.names IG_extendedImmediate[15] SH_B[16]
1 1
.names IG_extendedImmediate[16] SH_B[17]
1 1
.names IG_extendedImmediate[17] SH_B[18]
1 1
.names IG_extendedImmediate[18] SH_B[19]
1 1
.names IG_extendedImmediate[30] SH_B[20]
1 1
.names IG_extendedImmediate[30] SH_B[21]
1 1
.names IG_extendedImmediate[30] SH_B[22]
1 1
.names IG_extendedImmediate[30] SH_B[23]
1 1
.names IG_extendedImmediate[30] SH_B[24]
1 1
.names IG_extendedImmediate[30] SH_B[25]
1 1
.names IG_extendedImmediate[30] SH_B[26]
1 1
.names IG_extendedImmediate[30] SH_B[27]
1 1
.names IG_extendedImmediate[30] SH_B[28]
1 1
.names IG_extendedImmediate[30] SH_B[29]
1 1
.names IG_extendedImmediate[30] SH_B[30]
1 1
.names IG_extendedImmediate[30] SH_B[31]
1 1
.names S_B[0] S_FOUR[0]
1 1
.names pc[1] S_FOUR[1]
1 1
.names o_DM_addr[0] alu.o_Result[0]
1 1
.names o_DM_addr[1] alu.o_Result[1]
1 1
.names o_DM_addr[2] alu.o_Result[2]
1 1
.names o_DM_addr[3] alu.o_Result[3]
1 1
.names o_DM_addr[4] alu.o_Result[4]
1 1
.names o_DM_addr[5] alu.o_Result[5]
1 1
.names o_DM_addr[6] alu.o_Result[6]
1 1
.names o_DM_addr[7] alu.o_Result[7]
1 1
.names o_DM_addr[8] alu.o_Result[8]
1 1
.names o_DM_addr[9] alu.o_Result[9]
1 1
.names o_DM_addr[10] alu.o_Result[10]
1 1
.names o_DM_addr[11] alu.o_Result[11]
1 1
.names o_DM_addr[12] alu.o_Result[12]
1 1
.names o_DM_addr[13] alu.o_Result[13]
1 1
.names o_DM_addr[14] alu.o_Result[14]
1 1
.names o_DM_addr[15] alu.o_Result[15]
1 1
.names o_DM_addr[16] alu.o_Result[16]
1 1
.names o_DM_addr[17] alu.o_Result[17]
1 1
.names o_DM_addr[18] alu.o_Result[18]
1 1
.names o_DM_addr[19] alu.o_Result[19]
1 1
.names o_DM_addr[20] alu.o_Result[20]
1 1
.names o_DM_addr[21] alu.o_Result[21]
1 1
.names o_DM_addr[22] alu.o_Result[22]
1 1
.names o_DM_addr[23] alu.o_Result[23]
1 1
.names o_DM_addr[24] alu.o_Result[24]
1 1
.names o_DM_addr[25] alu.o_Result[25]
1 1
.names o_DM_addr[26] alu.o_Result[26]
1 1
.names o_DM_addr[27] alu.o_Result[27]
1 1
.names o_DM_addr[28] alu.o_Result[28]
1 1
.names o_DM_addr[29] alu.o_Result[29]
1 1
.names o_DM_addr[30] alu.o_Result[30]
1 1
.names o_DM_addr[31] alu.o_Result[31]
1 1
.names i_IM_instruction[12] alu_control.i_Funct3[0]
1 1
.names i_IM_instruction[13] alu_control.i_Funct3[1]
1 1
.names i_IM_instruction[14] alu_control.i_Funct3[2]
1 1
.names i_IM_instruction[25] alu_control.i_Funct7[0]
1 1
.names i_IM_instruction[26] alu_control.i_Funct7[1]
1 1
.names i_IM_instruction[27] alu_control.i_Funct7[2]
1 1
.names i_IM_instruction[28] alu_control.i_Funct7[3]
1 1
.names i_IM_instruction[29] alu_control.i_Funct7[4]
1 1
.names i_IM_instruction[30] alu_control.i_Funct7[5]
1 1
.names i_IM_instruction[31] alu_control.i_Funct7[6]
1 1
.names i_IM_instruction[12] branch_jump_control.i_Funct3[0]
1 1
.names i_IM_instruction[13] branch_jump_control.i_Funct3[1]
1 1
.names i_IM_instruction[14] branch_jump_control.i_Funct3[2]
1 1
.names i_IM_instruction[12] csr.i_Funct3[0]
1 1
.names i_IM_instruction[13] csr.i_Funct3[1]
1 1
.names i_IM_instruction[14] csr.i_Funct3[2]
1 1
.names i_IM_instruction[20] csr.i_addr[0]
1 1
.names i_IM_instruction[21] csr.i_addr[1]
1 1
.names i_IM_instruction[22] csr.i_addr[2]
1 1
.names i_IM_instruction[23] csr.i_addr[3]
1 1
.names i_IM_instruction[24] csr.i_addr[4]
1 1
.names i_IM_instruction[25] csr.i_addr[5]
1 1
.names i_IM_instruction[26] csr.i_addr[6]
1 1
.names i_IM_instruction[27] csr.i_addr[7]
1 1
.names i_IM_instruction[28] csr.i_addr[8]
1 1
.names i_IM_instruction[29] csr.i_addr[9]
1 1
.names i_IM_instruction[30] csr.i_addr[10]
1 1
.names i_IM_instruction[31] csr.i_addr[11]
1 1
.names i_clk csr.i_clk
1 1
.names i_rstn csr.i_rstn
1 1
.names $false csr.o_rd[0]
1 1
.names $false csr.o_rd[1]
1 1
.names $false csr.o_rd[2]
1 1
.names $false csr.o_rd[3]
1 1
.names $false csr.o_rd[4]
1 1
.names IG_extendedImmediate[0] imm_generator.ExtendedImmediate[0]
1 1
.names IG_extendedImmediate[1] imm_generator.ExtendedImmediate[1]
1 1
.names IG_extendedImmediate[2] imm_generator.ExtendedImmediate[2]
1 1
.names IG_extendedImmediate[3] imm_generator.ExtendedImmediate[3]
1 1
.names IG_extendedImmediate[4] imm_generator.ExtendedImmediate[4]
1 1
.names IG_extendedImmediate[5] imm_generator.ExtendedImmediate[5]
1 1
.names IG_extendedImmediate[6] imm_generator.ExtendedImmediate[6]
1 1
.names IG_extendedImmediate[7] imm_generator.ExtendedImmediate[7]
1 1
.names IG_extendedImmediate[8] imm_generator.ExtendedImmediate[8]
1 1
.names IG_extendedImmediate[9] imm_generator.ExtendedImmediate[9]
1 1
.names IG_extendedImmediate[10] imm_generator.ExtendedImmediate[10]
1 1
.names IG_extendedImmediate[11] imm_generator.ExtendedImmediate[11]
1 1
.names IG_extendedImmediate[12] imm_generator.ExtendedImmediate[12]
1 1
.names IG_extendedImmediate[13] imm_generator.ExtendedImmediate[13]
1 1
.names IG_extendedImmediate[14] imm_generator.ExtendedImmediate[14]
1 1
.names IG_extendedImmediate[15] imm_generator.ExtendedImmediate[15]
1 1
.names IG_extendedImmediate[16] imm_generator.ExtendedImmediate[16]
1 1
.names IG_extendedImmediate[17] imm_generator.ExtendedImmediate[17]
1 1
.names IG_extendedImmediate[18] imm_generator.ExtendedImmediate[18]
1 1
.names IG_extendedImmediate[30] imm_generator.ExtendedImmediate[19]
1 1
.names IG_extendedImmediate[30] imm_generator.ExtendedImmediate[20]
1 1
.names IG_extendedImmediate[30] imm_generator.ExtendedImmediate[21]
1 1
.names IG_extendedImmediate[30] imm_generator.ExtendedImmediate[22]
1 1
.names IG_extendedImmediate[30] imm_generator.ExtendedImmediate[23]
1 1
.names IG_extendedImmediate[30] imm_generator.ExtendedImmediate[24]
1 1
.names IG_extendedImmediate[30] imm_generator.ExtendedImmediate[25]
1 1
.names IG_extendedImmediate[30] imm_generator.ExtendedImmediate[26]
1 1
.names IG_extendedImmediate[30] imm_generator.ExtendedImmediate[27]
1 1
.names IG_extendedImmediate[30] imm_generator.ExtendedImmediate[28]
1 1
.names IG_extendedImmediate[30] imm_generator.ExtendedImmediate[29]
1 1
.names IG_extendedImmediate[30] imm_generator.ExtendedImmediate[30]
1 1
.names IG_extendedImmediate[31] imm_generator.ExtendedImmediate[31]
1 1
.names i_IM_instruction[0] imm_generator.i_Instruction[0]
1 1
.names i_IM_instruction[1] imm_generator.i_Instruction[1]
1 1
.names i_IM_instruction[2] imm_generator.i_Instruction[2]
1 1
.names i_IM_instruction[3] imm_generator.i_Instruction[3]
1 1
.names i_IM_instruction[4] imm_generator.i_Instruction[4]
1 1
.names i_IM_instruction[5] imm_generator.i_Instruction[5]
1 1
.names i_IM_instruction[6] imm_generator.i_Instruction[6]
1 1
.names i_IM_instruction[7] imm_generator.i_Instruction[7]
1 1
.names i_IM_instruction[8] imm_generator.i_Instruction[8]
1 1
.names i_IM_instruction[9] imm_generator.i_Instruction[9]
1 1
.names i_IM_instruction[10] imm_generator.i_Instruction[10]
1 1
.names i_IM_instruction[11] imm_generator.i_Instruction[11]
1 1
.names i_IM_instruction[12] imm_generator.i_Instruction[12]
1 1
.names i_IM_instruction[13] imm_generator.i_Instruction[13]
1 1
.names i_IM_instruction[14] imm_generator.i_Instruction[14]
1 1
.names i_IM_instruction[15] imm_generator.i_Instruction[15]
1 1
.names i_IM_instruction[16] imm_generator.i_Instruction[16]
1 1
.names i_IM_instruction[17] imm_generator.i_Instruction[17]
1 1
.names i_IM_instruction[18] imm_generator.i_Instruction[18]
1 1
.names i_IM_instruction[19] imm_generator.i_Instruction[19]
1 1
.names i_IM_instruction[20] imm_generator.i_Instruction[20]
1 1
.names i_IM_instruction[21] imm_generator.i_Instruction[21]
1 1
.names i_IM_instruction[22] imm_generator.i_Instruction[22]
1 1
.names i_IM_instruction[23] imm_generator.i_Instruction[23]
1 1
.names i_IM_instruction[24] imm_generator.i_Instruction[24]
1 1
.names i_IM_instruction[25] imm_generator.i_Instruction[25]
1 1
.names i_IM_instruction[26] imm_generator.i_Instruction[26]
1 1
.names i_IM_instruction[27] imm_generator.i_Instruction[27]
1 1
.names i_IM_instruction[28] imm_generator.i_Instruction[28]
1 1
.names i_IM_instruction[29] imm_generator.i_Instruction[29]
1 1
.names i_IM_instruction[30] imm_generator.i_Instruction[30]
1 1
.names i_IM_instruction[31] imm_generator.i_Instruction[31]
1 1
.names IG_extendedImmediate[0] imm_generator.o_ExtendedImmediate[0]
1 1
.names IG_extendedImmediate[1] imm_generator.o_ExtendedImmediate[1]
1 1
.names IG_extendedImmediate[2] imm_generator.o_ExtendedImmediate[2]
1 1
.names IG_extendedImmediate[3] imm_generator.o_ExtendedImmediate[3]
1 1
.names IG_extendedImmediate[4] imm_generator.o_ExtendedImmediate[4]
1 1
.names IG_extendedImmediate[5] imm_generator.o_ExtendedImmediate[5]
1 1
.names IG_extendedImmediate[6] imm_generator.o_ExtendedImmediate[6]
1 1
.names IG_extendedImmediate[7] imm_generator.o_ExtendedImmediate[7]
1 1
.names IG_extendedImmediate[8] imm_generator.o_ExtendedImmediate[8]
1 1
.names IG_extendedImmediate[9] imm_generator.o_ExtendedImmediate[9]
1 1
.names IG_extendedImmediate[10] imm_generator.o_ExtendedImmediate[10]
1 1
.names IG_extendedImmediate[11] imm_generator.o_ExtendedImmediate[11]
1 1
.names IG_extendedImmediate[12] imm_generator.o_ExtendedImmediate[12]
1 1
.names IG_extendedImmediate[13] imm_generator.o_ExtendedImmediate[13]
1 1
.names IG_extendedImmediate[14] imm_generator.o_ExtendedImmediate[14]
1 1
.names IG_extendedImmediate[15] imm_generator.o_ExtendedImmediate[15]
1 1
.names IG_extendedImmediate[16] imm_generator.o_ExtendedImmediate[16]
1 1
.names IG_extendedImmediate[17] imm_generator.o_ExtendedImmediate[17]
1 1
.names IG_extendedImmediate[18] imm_generator.o_ExtendedImmediate[18]
1 1
.names IG_extendedImmediate[30] imm_generator.o_ExtendedImmediate[19]
1 1
.names IG_extendedImmediate[30] imm_generator.o_ExtendedImmediate[20]
1 1
.names IG_extendedImmediate[30] imm_generator.o_ExtendedImmediate[21]
1 1
.names IG_extendedImmediate[30] imm_generator.o_ExtendedImmediate[22]
1 1
.names IG_extendedImmediate[30] imm_generator.o_ExtendedImmediate[23]
1 1
.names IG_extendedImmediate[30] imm_generator.o_ExtendedImmediate[24]
1 1
.names IG_extendedImmediate[30] imm_generator.o_ExtendedImmediate[25]
1 1
.names IG_extendedImmediate[30] imm_generator.o_ExtendedImmediate[26]
1 1
.names IG_extendedImmediate[30] imm_generator.o_ExtendedImmediate[27]
1 1
.names IG_extendedImmediate[30] imm_generator.o_ExtendedImmediate[28]
1 1
.names IG_extendedImmediate[30] imm_generator.o_ExtendedImmediate[29]
1 1
.names IG_extendedImmediate[30] imm_generator.o_ExtendedImmediate[30]
1 1
.names IG_extendedImmediate[31] imm_generator.o_ExtendedImmediate[31]
1 1
.names i_IM_instruction[12] load_store_unit.i_Func3[0]
1 1
.names i_IM_instruction[13] load_store_unit.i_Func3[1]
1 1
.names i_IM_instruction[14] load_store_unit.i_Func3[2]
1 1
.names o_DM_addr[0] load_store_unit.i_low_addr[0]
1 1
.names o_DM_addr[1] load_store_unit.i_low_addr[1]
1 1
.names i_DM_rd[0] load_store_unit.i_rd[0]
1 1
.names i_DM_rd[1] load_store_unit.i_rd[1]
1 1
.names i_DM_rd[2] load_store_unit.i_rd[2]
1 1
.names i_DM_rd[3] load_store_unit.i_rd[3]
1 1
.names i_DM_rd[4] load_store_unit.i_rd[4]
1 1
.names i_DM_rd[5] load_store_unit.i_rd[5]
1 1
.names i_DM_rd[6] load_store_unit.i_rd[6]
1 1
.names i_DM_rd[7] load_store_unit.i_rd[7]
1 1
.names i_DM_rd[8] load_store_unit.i_rd[8]
1 1
.names i_DM_rd[9] load_store_unit.i_rd[9]
1 1
.names i_DM_rd[10] load_store_unit.i_rd[10]
1 1
.names i_DM_rd[11] load_store_unit.i_rd[11]
1 1
.names i_DM_rd[12] load_store_unit.i_rd[12]
1 1
.names i_DM_rd[13] load_store_unit.i_rd[13]
1 1
.names i_DM_rd[14] load_store_unit.i_rd[14]
1 1
.names i_DM_rd[15] load_store_unit.i_rd[15]
1 1
.names i_DM_rd[16] load_store_unit.i_rd[16]
1 1
.names i_DM_rd[17] load_store_unit.i_rd[17]
1 1
.names i_DM_rd[18] load_store_unit.i_rd[18]
1 1
.names i_DM_rd[19] load_store_unit.i_rd[19]
1 1
.names i_DM_rd[20] load_store_unit.i_rd[20]
1 1
.names i_DM_rd[21] load_store_unit.i_rd[21]
1 1
.names i_DM_rd[22] load_store_unit.i_rd[22]
1 1
.names i_DM_rd[23] load_store_unit.i_rd[23]
1 1
.names i_DM_rd[24] load_store_unit.i_rd[24]
1 1
.names i_DM_rd[25] load_store_unit.i_rd[25]
1 1
.names i_DM_rd[26] load_store_unit.i_rd[26]
1 1
.names i_DM_rd[27] load_store_unit.i_rd[27]
1 1
.names i_DM_rd[28] load_store_unit.i_rd[28]
1 1
.names i_DM_rd[29] load_store_unit.i_rd[29]
1 1
.names i_DM_rd[30] load_store_unit.i_rd[30]
1 1
.names i_DM_rd[31] load_store_unit.i_rd[31]
1 1
.names o_DM_ren load_store_unit.i_ren
1 1
.names o_DM_wen[0] load_store_unit.o_range_select[0]
1 1
.names o_DM_wen[1] load_store_unit.o_range_select[1]
1 1
.names o_DM_wen[2] load_store_unit.o_range_select[2]
1 1
.names o_DM_wen[3] load_store_unit.o_range_select[3]
1 1
.names i_IM_instruction[0] main_control.i_OPCode[0]
1 1
.names i_IM_instruction[1] main_control.i_OPCode[1]
1 1
.names i_IM_instruction[2] main_control.i_OPCode[2]
1 1
.names i_IM_instruction[3] main_control.i_OPCode[3]
1 1
.names i_IM_instruction[4] main_control.i_OPCode[4]
1 1
.names i_IM_instruction[5] main_control.i_OPCode[5]
1 1
.names i_IM_instruction[6] main_control.i_OPCode[6]
1 1
.names o_DM_ren main_control.o_MemRead
1 1
.names S_B[0] o_IM_addr[0]
1 1
.names pc[1] o_IM_addr[1]
1 1
.names pc[2] o_IM_addr[2]
1 1
.names pc[3] o_IM_addr[3]
1 1
.names pc[4] o_IM_addr[4]
1 1
.names pc[5] o_IM_addr[5]
1 1
.names pc[6] o_IM_addr[6]
1 1
.names pc[7] o_IM_addr[7]
1 1
.names pc[8] o_IM_addr[8]
1 1
.names pc[9] o_IM_addr[9]
1 1
.names pc[10] o_IM_addr[10]
1 1
.names pc[11] o_IM_addr[11]
1 1
.names pc[12] o_IM_addr[12]
1 1
.names pc[13] o_IM_addr[13]
1 1
.names pc[14] o_IM_addr[14]
1 1
.names pc[15] o_IM_addr[15]
1 1
.names pc[16] o_IM_addr[16]
1 1
.names pc[17] o_IM_addr[17]
1 1
.names pc[18] o_IM_addr[18]
1 1
.names pc[19] o_IM_addr[19]
1 1
.names pc[20] o_IM_addr[20]
1 1
.names pc[21] o_IM_addr[21]
1 1
.names pc[22] o_IM_addr[22]
1 1
.names pc[23] o_IM_addr[23]
1 1
.names pc[24] o_IM_addr[24]
1 1
.names pc[25] o_IM_addr[25]
1 1
.names pc[26] o_IM_addr[26]
1 1
.names pc[27] o_IM_addr[27]
1 1
.names pc[28] o_IM_addr[28]
1 1
.names pc[29] o_IM_addr[29]
1 1
.names pc[30] o_IM_addr[30]
1 1
.names pc[31] o_IM_addr[31]
1 1
.names S_B[0] pc[0]
1 1
.names i_IM_instruction[15] register_file.i_Rnum1[0]
1 1
.names i_IM_instruction[16] register_file.i_Rnum1[1]
1 1
.names i_IM_instruction[17] register_file.i_Rnum1[2]
1 1
.names i_IM_instruction[18] register_file.i_Rnum1[3]
1 1
.names i_IM_instruction[19] register_file.i_Rnum1[4]
1 1
.names i_IM_instruction[20] register_file.i_Rnum2[0]
1 1
.names i_IM_instruction[21] register_file.i_Rnum2[1]
1 1
.names i_IM_instruction[22] register_file.i_Rnum2[2]
1 1
.names i_IM_instruction[23] register_file.i_Rnum2[3]
1 1
.names i_IM_instruction[24] register_file.i_Rnum2[4]
1 1
.names i_IM_instruction[7] register_file.i_Wnum[0]
1 1
.names i_IM_instruction[8] register_file.i_Wnum[1]
1 1
.names i_IM_instruction[9] register_file.i_Wnum[2]
1 1
.names i_IM_instruction[10] register_file.i_Wnum[3]
1 1
.names i_IM_instruction[11] register_file.i_Wnum[4]
1 1
.names i_clk register_file.i_clk
1 1
.names i_rstn register_file.i_rstn
1 1
.names o_DM_wd[0] register_file.o_Rd2[0]
1 1
.names o_DM_wd[1] register_file.o_Rd2[1]
1 1
.names o_DM_wd[2] register_file.o_Rd2[2]
1 1
.names o_DM_wd[3] register_file.o_Rd2[3]
1 1
.names o_DM_wd[4] register_file.o_Rd2[4]
1 1
.names o_DM_wd[5] register_file.o_Rd2[5]
1 1
.names o_DM_wd[6] register_file.o_Rd2[6]
1 1
.names o_DM_wd[7] register_file.o_Rd2[7]
1 1
.names o_DM_wd[8] register_file.o_Rd2[8]
1 1
.names o_DM_wd[9] register_file.o_Rd2[9]
1 1
.names o_DM_wd[10] register_file.o_Rd2[10]
1 1
.names o_DM_wd[11] register_file.o_Rd2[11]
1 1
.names o_DM_wd[12] register_file.o_Rd2[12]
1 1
.names o_DM_wd[13] register_file.o_Rd2[13]
1 1
.names o_DM_wd[14] register_file.o_Rd2[14]
1 1
.names o_DM_wd[15] register_file.o_Rd2[15]
1 1
.names o_DM_wd[16] register_file.o_Rd2[16]
1 1
.names o_DM_wd[17] register_file.o_Rd2[17]
1 1
.names o_DM_wd[18] register_file.o_Rd2[18]
1 1
.names o_DM_wd[19] register_file.o_Rd2[19]
1 1
.names o_DM_wd[20] register_file.o_Rd2[20]
1 1
.names o_DM_wd[21] register_file.o_Rd2[21]
1 1
.names o_DM_wd[22] register_file.o_Rd2[22]
1 1
.names o_DM_wd[23] register_file.o_Rd2[23]
1 1
.names o_DM_wd[24] register_file.o_Rd2[24]
1 1
.names o_DM_wd[25] register_file.o_Rd2[25]
1 1
.names o_DM_wd[26] register_file.o_Rd2[26]
1 1
.names o_DM_wd[27] register_file.o_Rd2[27]
1 1
.names o_DM_wd[28] register_file.o_Rd2[28]
1 1
.names o_DM_wd[29] register_file.o_Rd2[29]
1 1
.names o_DM_wd[30] register_file.o_Rd2[30]
1 1
.names o_DM_wd[31] register_file.o_Rd2[31]
1 1
.end
