
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116455                       # Number of seconds simulated
sim_ticks                                116455405864                       # Number of ticks simulated
final_tick                               1171286023943                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  65488                       # Simulator instruction rate (inst/s)
host_op_rate                                    82707                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3474145                       # Simulator tick rate (ticks/s)
host_mem_usage                               16890248                       # Number of bytes of host memory used
host_seconds                                 33520.59                       # Real time elapsed on the host
sim_insts                                  2195187364                       # Number of instructions simulated
sim_ops                                    2772391978                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       659968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1174144                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1837696                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1209984                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1209984                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5156                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9173                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 14357                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9453                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9453                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15388                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      5667131                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15388                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10082349                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                15780255                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15388                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15388                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              30776                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10390106                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10390106                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10390106                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15388                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      5667131                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15388                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10082349                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               26170361                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               139802409                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23414268                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18995744                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1999255                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9680774                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9020906                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2522507                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92167                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102364485                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128015128                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23414268                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11543413                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28200623                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6511022                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2645637                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11956439                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1571410                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137696980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.138437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.542215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109496357     79.52%     79.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1985512      1.44%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3647731      2.65%     83.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3293104      2.39%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2103965      1.53%     87.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1715455      1.25%     88.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          997191      0.72%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1038482      0.75%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13419183      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137696980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.167481                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.915686                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       101321961                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4005705                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27835453                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        47841                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4486012                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4047773                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          224                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154991314                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1281                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4486012                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       102138521                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1065331                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1778039                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27048917                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1180152                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153292673                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        226013                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       508903                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    216804675                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713871005                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713871005                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45100106                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33812                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4234264                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14565059                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7209473                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81815                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1609079                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         150420454                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139766759                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       156136                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     26365078                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57963221                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    137696980                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.015031                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.560435                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79150247     57.48%     57.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24100256     17.50%     74.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12664677      9.20%     84.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7322233      5.32%     89.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8105312      5.89%     95.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3012406      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2667789      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       512042      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       162018      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137696980                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         559399     68.63%     68.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        117777     14.45%     83.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137901     16.92%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117701757     84.21%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1977938      1.42%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12897719      9.23%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7172439      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139766759                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.999745                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             815077                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005832                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    418201711                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    176819549                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136702969                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140581836                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       268314                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3371624                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          205                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       118431                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4486012                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         686646                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       106867                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    150454266                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        63152                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14565059                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7209473                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         92575                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          205                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1117007                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1119571                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2236578                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137461478                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12387801                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2305281                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19559905                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19563861                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7172104                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.983255                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             136828319                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136702969                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79790847                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        224098893                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.977830                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356052                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     27325312                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2024391                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133210968                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.924319                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.694538                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     82562984     61.98%     61.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23466440     17.62%     79.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11655760      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3956763      2.97%     91.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4884333      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1706570      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1208223      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       997513      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2772382      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133210968                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2772382                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280893314                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          305395642                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41807                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2105429                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.398024                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.398024                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.715295                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.715295                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618941695                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      191354294                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      144359583                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               139802409                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21617288                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17820279                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1918842                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8708353                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8281901                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2263698                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        84804                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    105100280                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             118769347                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21617288                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10545599                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24803336                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5697725                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3374277                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12191318                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1587896                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    137024637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.064045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.484456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       112221301     81.90%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1281320      0.94%     82.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1824184      1.33%     84.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2390773      1.74%     85.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2684580      1.96%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2002563      1.46%     89.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1160482      0.85%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1691183      1.23%     91.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11768251      8.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    137024637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.154627                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.849552                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       103935770                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4927133                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24358332                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        56894                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3746507                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3453084                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          240                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     143274018                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1285                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3746507                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       104655312                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1035261                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2592979                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23698180                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1296392                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     142332997                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1002                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        260627                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       536203                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          801                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    198461381                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    664951265                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    664951265                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162092212                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        36369165                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37569                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21746                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3892821                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13516218                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7031183                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       116577                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1587253                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         138393362                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37533                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        129427094                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25692                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20039397                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47420228                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5885                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    137024637                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.944553                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.504800                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     82238071     60.02%     60.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22086282     16.12%     76.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12213664      8.91%     85.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7871352      5.74%     90.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7237451      5.28%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2897340      2.11%     98.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1739858      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       501176      0.37%     99.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       239443      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    137024637                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          62226     22.73%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         91473     33.41%     56.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       120058     43.86%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    108656549     83.95%     83.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1980715      1.53%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15823      0.01%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11797785      9.12%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6976222      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     129427094                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.925786                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             273757                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002115                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    396178274                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    158470620                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    126987061                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     129700851                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       317865                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2819842                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          113                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          328                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       175138                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          113                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3746507                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         783565                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       105875                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    138430895                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1265678                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13516218                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7031183                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21709                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         80612                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          328                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1124438                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1090449                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2214887                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    127706907                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11638600                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1720187                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18613332                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17888748                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6974732                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.913481                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             126987314                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            126987061                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         74385314                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        202093763                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.908332                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368073                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     94929591                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    116672230                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21766433                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31648                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1950372                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    133278130                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.875404                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.682127                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     85956849     64.49%     64.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22769290     17.08%     81.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8922975      6.70%     88.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4597189      3.45%     91.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4029896      3.02%     94.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1925166      1.44%     96.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1654053      1.24%     97.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       786005      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2636707      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    133278130                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     94929591                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     116672230                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17552421                       # Number of memory references committed
system.switch_cpus1.commit.loads             10696376                       # Number of loads committed
system.switch_cpus1.commit.membars              15824                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16733293                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        105164383                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2380588                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2636707                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           269080086                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          280623873                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44322                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2777772                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           94929591                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            116672230                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     94929591                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.472696                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.472696                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.679027                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.679027                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       575447291                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      176179376                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      134246195                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31648                       # number of misc regfile writes
system.l20.replacements                          5171                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          358604                       # Total number of references to valid blocks.
system.l20.sampled_refs                         13363                       # Sample count of references to valid blocks.
system.l20.avg_refs                         26.835591                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          268.041831                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    11.986285                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2492.086747                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5419.885137                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.032720                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001463                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.304210                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.661607                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        33686                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  33686                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10277                       # number of Writeback hits
system.l20.Writeback_hits::total                10277                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        33686                       # number of demand (read+write) hits
system.l20.demand_hits::total                   33686                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        33686                       # number of overall hits
system.l20.overall_hits::total                  33686                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         5156                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 5170                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         5156                       # number of demand (read+write) misses
system.l20.demand_misses::total                  5170                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         5156                       # number of overall misses
system.l20.overall_misses::total                 5170                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2717550                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1207327249                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1210044799                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2717550                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1207327249                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1210044799                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2717550                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1207327249                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1210044799                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38842                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38856                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10277                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10277                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38842                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38856                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38842                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38856                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.132743                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.133055                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.132743                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.133055                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.132743                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.133055                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 194110.714286                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 234159.668154                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 234051.218375                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 194110.714286                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 234159.668154                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 234051.218375                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 194110.714286                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 234159.668154                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 234051.218375                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3423                       # number of writebacks
system.l20.writebacks::total                     3423                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         5156                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            5170                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         5156                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             5170                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         5156                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            5170                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1878819                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    898119735                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    899998554                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1878819                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    898119735                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    899998554                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1878819                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    898119735                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    899998554                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.132743                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.133055                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.132743                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.133055                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.132743                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.133055                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 134201.357143                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 174189.242630                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 174080.958221                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 134201.357143                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 174189.242630                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 174080.958221                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 134201.357143                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 174189.242630                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 174080.958221                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          9188                       # number of replacements
system.l21.tagsinuse                      8191.984164                       # Cycle average of tags in use
system.l21.total_refs                          554344                       # Total number of references to valid blocks.
system.l21.sampled_refs                         17380                       # Sample count of references to valid blocks.
system.l21.avg_refs                         31.895512                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          366.347232                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.543443                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3918.301543                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3898.791945                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.044720                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001043                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.478308                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.475927                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        40578                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  40578                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           23998                       # number of Writeback hits
system.l21.Writeback_hits::total                23998                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        40578                       # number of demand (read+write) hits
system.l21.demand_hits::total                   40578                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        40578                       # number of overall hits
system.l21.overall_hits::total                  40578                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         9170                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 9184                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         9173                       # number of demand (read+write) misses
system.l21.demand_misses::total                  9187                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         9173                       # number of overall misses
system.l21.overall_misses::total                 9187                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3472582                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2495263147                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2498735729                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       782709                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       782709                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3472582                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2496045856                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2499518438                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3472582                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2496045856                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2499518438                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        49748                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              49762                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        23998                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            23998                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        49751                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               49765                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        49751                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              49765                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.184329                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.184558                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.184378                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.184608                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.184378                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.184608                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 248041.571429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 272111.575463                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 272074.883384                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       260903                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       260903                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 248041.571429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 272107.909735                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 272071.235224                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 248041.571429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 272107.909735                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 272071.235224                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                6030                       # number of writebacks
system.l21.writebacks::total                     6030                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         9170                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            9184                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         9173                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             9187                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         9173                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            9187                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2631927                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1944236291                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1946868218                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       602559                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       602559                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2631927                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1944838850                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1947470777                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2631927                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1944838850                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1947470777                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.184329                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.184558                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.184378                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.184608                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.184378                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.184608                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 187994.785714                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 212021.405780                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 211984.779834                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       200853                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       200853                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 187994.785714                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 212017.753189                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 211981.144770                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 187994.785714                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 212017.753189                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 211981.144770                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996535                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011964072                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2185667.542117                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996535                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11956423                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11956423                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11956423                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11956423                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11956423                       # number of overall hits
system.cpu0.icache.overall_hits::total       11956423                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3313090                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3313090                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3313090                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3313090                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3313090                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3313090                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11956439                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11956439                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11956439                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11956439                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11956439                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11956439                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 207068.125000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 207068.125000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 207068.125000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 207068.125000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 207068.125000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 207068.125000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2833750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2833750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2833750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2833750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2833750                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2833750                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 202410.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 202410.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 202410.714286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 202410.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 202410.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 202410.714286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38842                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168060633                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39098                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4298.445777                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.607882                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.392118                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904718                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095282                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9318757                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9318757                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16376534                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16376534                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16376534                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16376534                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117538                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117538                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117538                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117538                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117538                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117538                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  13238385886                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13238385886                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  13238385886                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13238385886                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  13238385886                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13238385886                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9436295                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9436295                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16494072                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16494072                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16494072                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16494072                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012456                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012456                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007126                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007126                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007126                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007126                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 112630.688679                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 112630.688679                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 112630.688679                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 112630.688679                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 112630.688679                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 112630.688679                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10277                       # number of writebacks
system.cpu0.dcache.writebacks::total            10277                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78696                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78696                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78696                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78696                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78696                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78696                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38842                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38842                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38842                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38842                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38842                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38842                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3441048992                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3441048992                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3441048992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3441048992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3441048992                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3441048992                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004116                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004116                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002355                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002355                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002355                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002355                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88590.932290                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88590.932290                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 88590.932290                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88590.932290                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 88590.932290                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88590.932290                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.996421                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1012456688                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2037136.193159                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996421                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022430                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796469                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12191301                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12191301                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12191301                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12191301                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12191301                       # number of overall hits
system.cpu1.icache.overall_hits::total       12191301                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4377463                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4377463                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4377463                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4377463                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4377463                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4377463                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12191318                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12191318                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12191318                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12191318                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12191318                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12191318                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 257497.823529                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 257497.823529                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 257497.823529                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 257497.823529                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 257497.823529                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 257497.823529                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3588782                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3588782                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3588782                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3588782                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3588782                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3588782                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 256341.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 256341.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 256341.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 256341.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 256341.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 256341.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 49751                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171530603                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50007                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3430.131842                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.276349                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.723651                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911236                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088764                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8664772                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8664772                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6820457                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6820457                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16661                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16661                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15824                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15824                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15485229                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15485229                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15485229                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15485229                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       143696                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       143696                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2979                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2979                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       146675                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        146675                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       146675                       # number of overall misses
system.cpu1.dcache.overall_misses::total       146675                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18215794706                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18215794706                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    637161137                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    637161137                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18852955843                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18852955843                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18852955843                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18852955843                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8808468                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8808468                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6823436                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6823436                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16661                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16661                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15824                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15824                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15631904                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15631904                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15631904                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15631904                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016313                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016313                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000437                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000437                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009383                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009383                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009383                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009383                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 126766.191863                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 126766.191863                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 213884.235314                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 213884.235314                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 128535.577590                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 128535.577590                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 128535.577590                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 128535.577590                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1637191                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 181910.111111                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23998                       # number of writebacks
system.cpu1.dcache.writebacks::total            23998                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        93948                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        93948                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2976                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2976                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        96924                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        96924                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        96924                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        96924                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        49748                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        49748                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        49751                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        49751                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        49751                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        49751                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5228111861                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5228111861                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       807609                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       807609                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5228919470                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5228919470                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5228919470                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5228919470                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005648                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005648                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003183                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003183                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003183                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003183                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 105091.900398                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 105091.900398                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       269203                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       269203                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 105101.796346                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 105101.796346                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 105101.796346                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 105101.796346                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
