{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625699452253 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625699452254 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 07 19:10:52 2021 " "Processing started: Wed Jul 07 19:10:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625699452254 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625699452254 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DCalles_Lab5_MagnitudeComparator -c DCalles_Lab5_MagnitudeComparator " "Command: quartus_map --read_settings_files=on --write_settings_files=off DCalles_Lab5_MagnitudeComparator -c DCalles_Lab5_MagnitudeComparator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625699452254 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1625699452689 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625699452689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcalles_lab5_magnitudecomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file dcalles_lab5_magnitudecomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 DCalles_Lab5_MagnitudeComparator " "Found entity 1: DCalles_Lab5_MagnitudeComparator" {  } { { "DCalles_Lab5_MagnitudeComparator.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab5/Magnitude-Comparator-FPGA/Verilog/DCalles_Lab5_MagnitudeComparator.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625699459903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625699459903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegments.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegments.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegments " "Found entity 1: SevenSegments" {  } { { "SevenSegments.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab5/Magnitude-Comparator-FPGA/Verilog/SevenSegments.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625699459905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625699459905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentsmodified.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentsmodified.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentsModified " "Found entity 1: SevenSegmentsModified" {  } { { "SevenSegmentsModified.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab5/Magnitude-Comparator-FPGA/Verilog/SevenSegmentsModified.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625699459907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625699459907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab5/Magnitude-Comparator-FPGA/Verilog/Comparator.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625699459908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625699459908 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DCalles_Lab5_MagnitudeComparator " "Elaborating entity \"DCalles_Lab5_MagnitudeComparator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625699459935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Comparator:Comparator1 " "Elaborating entity \"Comparator\" for hierarchy \"Comparator:Comparator1\"" {  } { { "DCalles_Lab5_MagnitudeComparator.v" "Comparator1" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab5/Magnitude-Comparator-FPGA/Verilog/DCalles_Lab5_MagnitudeComparator.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625699459936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegments SevenSegments:SevenSegmentsL " "Elaborating entity \"SevenSegments\" for hierarchy \"SevenSegments:SevenSegmentsL\"" {  } { { "DCalles_Lab5_MagnitudeComparator.v" "SevenSegmentsL" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab5/Magnitude-Comparator-FPGA/Verilog/DCalles_Lab5_MagnitudeComparator.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625699459937 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SevenSegments.v(27) " "Verilog HDL Case Statement warning at SevenSegments.v(27): case item expression covers a value already covered by a previous case item" {  } { { "SevenSegments.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab5/Magnitude-Comparator-FPGA/Verilog/SevenSegments.v" 27 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1625699459937 "|DCalles_Lab5_MagnitudeComparator|SevenSegments:SevenSegmentsL"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SevenSegments.v(28) " "Verilog HDL Case Statement warning at SevenSegments.v(28): case item expression covers a value already covered by a previous case item" {  } { { "SevenSegments.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab5/Magnitude-Comparator-FPGA/Verilog/SevenSegments.v" 28 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1625699459937 "|DCalles_Lab5_MagnitudeComparator|SevenSegments:SevenSegmentsL"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SevenSegments.v(29) " "Verilog HDL Case Statement warning at SevenSegments.v(29): case item expression covers a value already covered by a previous case item" {  } { { "SevenSegments.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab5/Magnitude-Comparator-FPGA/Verilog/SevenSegments.v" 29 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1625699459937 "|DCalles_Lab5_MagnitudeComparator|SevenSegments:SevenSegmentsL"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SevenSegments.v(30) " "Verilog HDL Case Statement warning at SevenSegments.v(30): case item expression covers a value already covered by a previous case item" {  } { { "SevenSegments.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab5/Magnitude-Comparator-FPGA/Verilog/SevenSegments.v" 30 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1625699459937 "|DCalles_Lab5_MagnitudeComparator|SevenSegments:SevenSegmentsL"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SevenSegments.v(31) " "Verilog HDL Case Statement warning at SevenSegments.v(31): case item expression covers a value already covered by a previous case item" {  } { { "SevenSegments.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab5/Magnitude-Comparator-FPGA/Verilog/SevenSegments.v" 31 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1625699459937 "|DCalles_Lab5_MagnitudeComparator|SevenSegments:SevenSegmentsL"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SevenSegments.v(32) " "Verilog HDL Case Statement warning at SevenSegments.v(32): case item expression covers a value already covered by a previous case item" {  } { { "SevenSegments.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab5/Magnitude-Comparator-FPGA/Verilog/SevenSegments.v" 32 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1625699459937 "|DCalles_Lab5_MagnitudeComparator|SevenSegments:SevenSegmentsL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentsModified SevenSegmentsModified:SevenSegmentsM " "Elaborating entity \"SevenSegmentsModified\" for hierarchy \"SevenSegmentsModified:SevenSegmentsM\"" {  } { { "DCalles_Lab5_MagnitudeComparator.v" "SevenSegmentsM" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab5/Magnitude-Comparator-FPGA/Verilog/DCalles_Lab5_MagnitudeComparator.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625699459937 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SevenSegmentsModified.v(21) " "Verilog HDL Case Statement warning at SevenSegmentsModified.v(21): case item expression covers a value already covered by a previous case item" {  } { { "SevenSegmentsModified.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab5/Magnitude-Comparator-FPGA/Verilog/SevenSegmentsModified.v" 21 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1625699459939 "|DCalles_Lab5_MagnitudeComparator|SevenSegmentsModified:SevenSegmentsM"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SevenSegmentsModified.v(18) " "Verilog HDL Case Statement information at SevenSegmentsModified.v(18): all case item expressions in this case statement are onehot" {  } { { "SevenSegmentsModified.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab5/Magnitude-Comparator-FPGA/Verilog/SevenSegmentsModified.v" 18 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1625699459939 "|DCalles_Lab5_MagnitudeComparator|SevenSegmentsModified:SevenSegmentsM"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segmentM\[1\] VCC " "Pin \"segmentM\[1\]\" is stuck at VCC" {  } { { "DCalles_Lab5_MagnitudeComparator.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab5/Magnitude-Comparator-FPGA/Verilog/DCalles_Lab5_MagnitudeComparator.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625699460287 "|DCalles_Lab5_MagnitudeComparator|segmentM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentM\[2\] VCC " "Pin \"segmentM\[2\]\" is stuck at VCC" {  } { { "DCalles_Lab5_MagnitudeComparator.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab5/Magnitude-Comparator-FPGA/Verilog/DCalles_Lab5_MagnitudeComparator.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625699460287 "|DCalles_Lab5_MagnitudeComparator|segmentM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentM\[6\] GND " "Pin \"segmentM\[6\]\" is stuck at GND" {  } { { "DCalles_Lab5_MagnitudeComparator.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab5/Magnitude-Comparator-FPGA/Verilog/DCalles_Lab5_MagnitudeComparator.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625699460287 "|DCalles_Lab5_MagnitudeComparator|segmentM[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1625699460287 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1625699460352 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1625699460600 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625699460600 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1625699460626 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1625699460626 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1625699460626 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1625699460626 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625699460638 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 07 19:11:00 2021 " "Processing ended: Wed Jul 07 19:11:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625699460638 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625699460638 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625699460638 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625699460638 ""}
