INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/milos/Documents/Studia/FPGA/Kalkulator/modifier.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity modifier
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/milos/Documents/Studia/FPGA/Kalkulator/receiver.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity receiver
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/milos/Documents/Studia/FPGA/Kalkulator/transmitter.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/milos/Documents/Studia/FPGA/Kalkulator/tb.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity receive_TB
