{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765041127799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765041127799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  7 00:12:07 2025 " "Processing started: Sun Dec  7 00:12:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765041127799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1765041127799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Selection_Sort -c Selection_Sort " "Command: quartus_sta Selection_Sort -c Selection_Sort" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1765041127799 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1765041127831 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1765041128219 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1765041128219 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765041128259 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765041128259 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "264 " "The Timing Analyzer is analyzing 264 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1765041128792 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Selection_Sort.sdc " "Synopsys Design Constraints File file not found: 'Selection_Sort.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1765041128821 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1765041128821 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_clk i_clk " "create_clock -period 1.000 -name i_clk i_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1765041128825 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_rst_n i_rst_n " "create_clock -period 1.000 -name i_rst_n i_rst_n" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1765041128825 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765041128825 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_UNIT\|mem_unit.waddr_a\[0\]~10  from: dataa  to: combout " "Cell: RAM_UNIT\|mem_unit.waddr_a\[0\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765041128830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_UNIT\|mem_unit.waddr_a\[1\]~14  from: dataa  to: combout " "Cell: RAM_UNIT\|mem_unit.waddr_a\[1\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765041128830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_UNIT\|mem_unit.waddr_a\[2\]~18  from: dataa  to: combout " "Cell: RAM_UNIT\|mem_unit.waddr_a\[2\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765041128830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_UNIT\|mem_unit.waddr_a\[3\]~22  from: dataa  to: combout " "Cell: RAM_UNIT\|mem_unit.waddr_a\[3\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765041128830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_UNIT\|mem_unit.waddr_a\[4\]~26  from: datad  to: combout " "Cell: RAM_UNIT\|mem_unit.waddr_a\[4\]~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765041128830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_UNIT\|mem_unit.waddr_a\[5\]~30  from: datab  to: combout " "Cell: RAM_UNIT\|mem_unit.waddr_a\[5\]~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765041128830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_UNIT\|mem_unit.waddr_a\[6\]~6  from: datac  to: combout " "Cell: RAM_UNIT\|mem_unit.waddr_a\[6\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765041128830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_UNIT\|mem_unit.waddr_a\[7\]~2  from: dataa  to: combout " "Cell: RAM_UNIT\|mem_unit.waddr_a\[7\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765041128830 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1765041128830 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1765041128831 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765041128832 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1765041128833 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1765041128837 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1765041128858 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1765041128858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.282 " "Worst-case setup slack is -7.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041128859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041128859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.282            -143.950 i_clk  " "   -7.282            -143.950 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041128859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.845           -1296.717 i_rst_n  " "   -5.845           -1296.717 i_rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041128859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765041128859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.072 " "Worst-case hold slack is -2.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041128861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041128861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.072              -2.072 i_rst_n  " "   -2.072              -2.072 i_rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041128861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 i_clk  " "    0.250               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041128861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765041128861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.859 " "Worst-case recovery slack is -1.859" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041128862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041128862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.859            -137.940 i_clk  " "   -1.859            -137.940 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041128862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765041128862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.680 " "Worst-case removal slack is 0.680" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041128864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041128864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.680               0.000 i_clk  " "    0.680               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041128864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765041128864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.938 " "Worst-case minimum pulse width slack is -1.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041128866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041128866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.938           -2324.581 i_rst_n  " "   -1.938           -2324.581 i_rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041128866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -65.219 i_clk  " "   -0.538             -65.219 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041128866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765041128866 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1765041128881 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1765041128914 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1765041130249 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_UNIT\|mem_unit.waddr_a\[0\]~10  from: dataa  to: combout " "Cell: RAM_UNIT\|mem_unit.waddr_a\[0\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765041130371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_UNIT\|mem_unit.waddr_a\[1\]~14  from: dataa  to: combout " "Cell: RAM_UNIT\|mem_unit.waddr_a\[1\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765041130371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_UNIT\|mem_unit.waddr_a\[2\]~18  from: dataa  to: combout " "Cell: RAM_UNIT\|mem_unit.waddr_a\[2\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765041130371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_UNIT\|mem_unit.waddr_a\[3\]~22  from: dataa  to: combout " "Cell: RAM_UNIT\|mem_unit.waddr_a\[3\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765041130371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_UNIT\|mem_unit.waddr_a\[4\]~26  from: datad  to: combout " "Cell: RAM_UNIT\|mem_unit.waddr_a\[4\]~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765041130371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_UNIT\|mem_unit.waddr_a\[5\]~30  from: datab  to: combout " "Cell: RAM_UNIT\|mem_unit.waddr_a\[5\]~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765041130371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_UNIT\|mem_unit.waddr_a\[6\]~6  from: datac  to: combout " "Cell: RAM_UNIT\|mem_unit.waddr_a\[6\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765041130371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_UNIT\|mem_unit.waddr_a\[7\]~2  from: dataa  to: combout " "Cell: RAM_UNIT\|mem_unit.waddr_a\[7\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765041130371 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1765041130371 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765041130372 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1765041130379 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1765041130379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.121 " "Worst-case setup slack is -7.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041130380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041130380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.121            -141.675 i_clk  " "   -7.121            -141.675 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041130380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.848           -1303.624 i_rst_n  " "   -5.848           -1303.624 i_rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041130380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765041130380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.922 " "Worst-case hold slack is -1.922" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041130384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041130384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.922              -1.922 i_rst_n  " "   -1.922              -1.922 i_rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041130384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227               0.000 i_clk  " "    0.227               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041130384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765041130384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.625 " "Worst-case recovery slack is -1.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041130385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041130385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.625            -120.555 i_clk  " "   -1.625            -120.555 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041130385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765041130385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.440 " "Worst-case removal slack is 0.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041130386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041130386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 i_clk  " "    0.440               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041130386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765041130386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.937 " "Worst-case minimum pulse width slack is -1.937" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041130387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041130387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.937           -2469.317 i_rst_n  " "   -1.937           -2469.317 i_rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041130387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -66.615 i_clk  " "   -0.538             -66.615 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041130387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765041130387 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1765041130401 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1765041130612 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1765041131466 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_UNIT\|mem_unit.waddr_a\[0\]~10  from: dataa  to: combout " "Cell: RAM_UNIT\|mem_unit.waddr_a\[0\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765041131547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_UNIT\|mem_unit.waddr_a\[1\]~14  from: dataa  to: combout " "Cell: RAM_UNIT\|mem_unit.waddr_a\[1\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765041131547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_UNIT\|mem_unit.waddr_a\[2\]~18  from: dataa  to: combout " "Cell: RAM_UNIT\|mem_unit.waddr_a\[2\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765041131547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_UNIT\|mem_unit.waddr_a\[3\]~22  from: dataa  to: combout " "Cell: RAM_UNIT\|mem_unit.waddr_a\[3\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765041131547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_UNIT\|mem_unit.waddr_a\[4\]~26  from: datad  to: combout " "Cell: RAM_UNIT\|mem_unit.waddr_a\[4\]~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765041131547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_UNIT\|mem_unit.waddr_a\[5\]~30  from: datab  to: combout " "Cell: RAM_UNIT\|mem_unit.waddr_a\[5\]~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765041131547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_UNIT\|mem_unit.waddr_a\[6\]~6  from: datac  to: combout " "Cell: RAM_UNIT\|mem_unit.waddr_a\[6\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765041131547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_UNIT\|mem_unit.waddr_a\[7\]~2  from: dataa  to: combout " "Cell: RAM_UNIT\|mem_unit.waddr_a\[7\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765041131547 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1765041131547 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765041131547 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1765041131551 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1765041131551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.005 " "Worst-case setup slack is -4.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041131552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041131552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.005             -35.769 i_clk  " "   -4.005             -35.769 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041131552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.865            -609.260 i_rst_n  " "   -2.865            -609.260 i_rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041131552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765041131552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.042 " "Worst-case hold slack is -1.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041131555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041131555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.042              -1.042 i_rst_n  " "   -1.042              -1.042 i_rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041131555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 i_clk  " "    0.143               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041131555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765041131555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.332 " "Worst-case recovery slack is -1.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041131556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041131556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.332             -98.353 i_clk  " "   -1.332             -98.353 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041131556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765041131556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.347 " "Worst-case removal slack is 0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041131558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041131558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 i_clk  " "    0.347               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041131558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765041131558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.232 " "Worst-case minimum pulse width slack is -1.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041131560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041131560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.232           -1234.322 i_rst_n  " "   -1.232           -1234.322 i_rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041131560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.085              -6.614 i_clk  " "   -0.085              -6.614 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041131560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765041131560 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1765041131573 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_UNIT\|mem_unit.waddr_a\[0\]~10  from: dataa  to: combout " "Cell: RAM_UNIT\|mem_unit.waddr_a\[0\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765041131726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_UNIT\|mem_unit.waddr_a\[1\]~14  from: dataa  to: combout " "Cell: RAM_UNIT\|mem_unit.waddr_a\[1\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765041131726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_UNIT\|mem_unit.waddr_a\[2\]~18  from: dataa  to: combout " "Cell: RAM_UNIT\|mem_unit.waddr_a\[2\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765041131726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_UNIT\|mem_unit.waddr_a\[3\]~22  from: dataa  to: combout " "Cell: RAM_UNIT\|mem_unit.waddr_a\[3\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765041131726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_UNIT\|mem_unit.waddr_a\[4\]~26  from: datad  to: combout " "Cell: RAM_UNIT\|mem_unit.waddr_a\[4\]~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765041131726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_UNIT\|mem_unit.waddr_a\[5\]~30  from: datab  to: combout " "Cell: RAM_UNIT\|mem_unit.waddr_a\[5\]~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765041131726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_UNIT\|mem_unit.waddr_a\[6\]~6  from: datac  to: combout " "Cell: RAM_UNIT\|mem_unit.waddr_a\[6\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765041131726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_UNIT\|mem_unit.waddr_a\[7\]~2  from: dataa  to: combout " "Cell: RAM_UNIT\|mem_unit.waddr_a\[7\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765041131726 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1765041131726 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765041131727 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1765041131731 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1765041131731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.603 " "Worst-case setup slack is -3.603" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041131732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041131732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.603             -27.047 i_clk  " "   -3.603             -27.047 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041131732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.459            -515.770 i_rst_n  " "   -2.459            -515.770 i_rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041131732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765041131732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.947 " "Worst-case hold slack is -0.947" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041131736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041131736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.947              -0.947 i_rst_n  " "   -0.947              -0.947 i_rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041131736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 i_clk  " "    0.132               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041131736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765041131736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.136 " "Worst-case recovery slack is -1.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041131737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041131737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.136             -83.907 i_clk  " "   -1.136             -83.907 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041131737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765041131737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.231 " "Worst-case removal slack is 0.231" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041131738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041131738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 i_clk  " "    0.231               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041131738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765041131738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.083 " "Worst-case minimum pulse width slack is -1.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041131740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041131740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.083           -1085.499 i_rst_n  " "   -1.083           -1085.499 i_rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041131740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.085              -6.680 i_clk  " "   -0.085              -6.680 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765041131740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765041131740 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1765041132815 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1765041132815 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "887 " "Peak virtual memory: 887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765041132844 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  7 00:12:12 2025 " "Processing ended: Sun Dec  7 00:12:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765041132844 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765041132844 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765041132844 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1765041132844 ""}
