// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "04/03/2024 10:26:37"

// 
// Device: Altera EP4CGX30CF23C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module component_test (
	REG_write_outp,
	clk,
	global_reset,
	REG_write_inp,
	instruction,
	PC_inc,
	REG_write_adr_inp,
	REG_write_data_inp,
	ALU_src,
	MEM_write,
	MEM_read,
	MEM_to_REG,
	jump,
	branch,
	ALU_funct,
	ALU_op,
	ALU_shamt,
	PC_branch_offset,
	PC_jump,
	REG_data1,
	REG_data2,
	REG_write_adr_outp);
output 	REG_write_outp;
input 	clk;
input 	global_reset;
input 	REG_write_inp;
input 	[31:0] instruction;
input 	[31:0] PC_inc;
input 	[2:0] REG_write_adr_inp;
input 	[7:0] REG_write_data_inp;
output 	ALU_src;
output 	MEM_write;
output 	MEM_read;
output 	MEM_to_REG;
output 	jump;
output 	branch;
output 	[5:0] ALU_funct;
output 	[5:0] ALU_op;
output 	[10:6] ALU_shamt;
output 	[31:0] PC_branch_offset;
output 	[31:0] PC_jump;
output 	[7:0] REG_data1;
output 	[7:0] REG_data2;
output 	[2:0] REG_write_adr_outp;

// Design Ports Information
// REG_write_outp	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[31]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[30]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc[25]	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc[24]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc[23]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc[22]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc[21]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc[20]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc[19]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc[18]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc[17]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc[16]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc[15]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc[14]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc[13]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc[12]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc[11]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc[10]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc[9]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc[8]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc[7]	=>  Location: PIN_W5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc[6]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc[5]	=>  Location: PIN_A1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc[4]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc[3]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc[2]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc[1]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc[0]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_write_adr_inp[2]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_write_adr_inp[1]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_write_adr_inp[0]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_src	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_write	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_read	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_to_REG	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_funct[5]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_funct[4]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_funct[3]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_funct[2]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_funct[1]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_funct[0]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_op[5]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_op[4]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_op[3]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_op[2]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_op[1]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_op[0]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_shamt[10]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_shamt[9]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_shamt[8]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_shamt[7]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_shamt[6]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offset[31]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offset[30]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offset[29]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offset[28]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offset[27]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offset[26]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offset[25]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offset[24]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offset[23]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offset[22]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offset[21]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offset[20]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offset[19]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offset[18]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offset[17]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offset[16]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offset[15]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offset[14]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offset[13]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offset[12]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offset[11]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offset[10]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offset[9]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offset[8]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offset[7]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offset[6]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offset[5]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offset[4]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offset[3]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offset[2]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offset[1]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offset[0]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_jump[31]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_jump[30]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_jump[29]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_jump[28]	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_jump[27]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_jump[26]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_jump[25]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_jump[24]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_jump[23]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_jump[22]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_jump[21]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_jump[20]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_jump[19]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_jump[18]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_jump[17]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_jump[16]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_jump[15]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_jump[14]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_jump[13]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_jump[12]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_jump[11]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_jump[10]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_jump[9]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_jump[8]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_jump[7]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_jump[6]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_jump[5]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_jump[4]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_jump[3]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_jump[2]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_jump[1]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_jump[0]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_data1[7]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_data1[6]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_data1[5]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_data1[4]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_data1[3]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_data1[2]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_data1[1]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_data1[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_data2[7]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_data2[6]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_data2[5]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_data2[4]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_data2[3]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_data2[2]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_data2[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_data2[0]	=>  Location: PIN_K13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_write_adr_outp[2]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_write_adr_outp[1]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_write_adr_outp[0]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[26]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[28]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[27]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[29]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[5]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[4]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[3]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[2]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[1]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[0]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[10]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[9]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[8]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[7]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[6]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[14]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[13]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[12]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[11]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc[31]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc[30]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc[29]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc[28]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc[27]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc[26]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[25]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[24]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[23]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[22]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[21]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[20]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[19]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[18]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[17]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[16]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// global_reset	=>  Location: PIN_M11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_write_data_inp[7]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_write_inp	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_write_data_inp[6]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_write_data_inp[5]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_write_data_inp[4]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_write_data_inp[3]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_write_data_inp[2]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_write_data_inp[1]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_write_data_inp[0]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \instruction[31]~input_o ;
wire \instruction[30]~input_o ;
wire \PC_inc[25]~input_o ;
wire \PC_inc[24]~input_o ;
wire \PC_inc[23]~input_o ;
wire \PC_inc[22]~input_o ;
wire \PC_inc[21]~input_o ;
wire \PC_inc[20]~input_o ;
wire \PC_inc[19]~input_o ;
wire \PC_inc[18]~input_o ;
wire \PC_inc[17]~input_o ;
wire \PC_inc[16]~input_o ;
wire \PC_inc[15]~input_o ;
wire \PC_inc[14]~input_o ;
wire \PC_inc[13]~input_o ;
wire \PC_inc[12]~input_o ;
wire \PC_inc[11]~input_o ;
wire \PC_inc[10]~input_o ;
wire \PC_inc[9]~input_o ;
wire \PC_inc[8]~input_o ;
wire \PC_inc[7]~input_o ;
wire \PC_inc[6]~input_o ;
wire \PC_inc[5]~input_o ;
wire \PC_inc[4]~input_o ;
wire \PC_inc[3]~input_o ;
wire \PC_inc[2]~input_o ;
wire \PC_inc[1]~input_o ;
wire \PC_inc[0]~input_o ;
wire \REG_write_adr_inp[2]~input_o ;
wire \REG_write_adr_inp[1]~input_o ;
wire \REG_write_adr_inp[0]~input_o ;
wire \REG_data1[7]~output_o ;
wire \REG_data1[6]~output_o ;
wire \REG_data1[5]~output_o ;
wire \REG_data1[4]~output_o ;
wire \REG_data1[3]~output_o ;
wire \REG_data1[2]~output_o ;
wire \REG_data1[1]~output_o ;
wire \REG_data1[0]~output_o ;
wire \REG_data2[7]~output_o ;
wire \REG_data2[6]~output_o ;
wire \REG_data2[5]~output_o ;
wire \REG_data2[4]~output_o ;
wire \REG_data2[3]~output_o ;
wire \REG_data2[2]~output_o ;
wire \REG_data2[1]~output_o ;
wire \REG_data2[0]~output_o ;
wire \REG_write_outp~output_o ;
wire \ALU_src~output_o ;
wire \MEM_write~output_o ;
wire \MEM_read~output_o ;
wire \MEM_to_REG~output_o ;
wire \jump~output_o ;
wire \branch~output_o ;
wire \ALU_funct[5]~output_o ;
wire \ALU_funct[4]~output_o ;
wire \ALU_funct[3]~output_o ;
wire \ALU_funct[2]~output_o ;
wire \ALU_funct[1]~output_o ;
wire \ALU_funct[0]~output_o ;
wire \ALU_op[5]~output_o ;
wire \ALU_op[4]~output_o ;
wire \ALU_op[3]~output_o ;
wire \ALU_op[2]~output_o ;
wire \ALU_op[1]~output_o ;
wire \ALU_op[0]~output_o ;
wire \ALU_shamt[10]~output_o ;
wire \ALU_shamt[9]~output_o ;
wire \ALU_shamt[8]~output_o ;
wire \ALU_shamt[7]~output_o ;
wire \ALU_shamt[6]~output_o ;
wire \PC_branch_offset[31]~output_o ;
wire \PC_branch_offset[30]~output_o ;
wire \PC_branch_offset[29]~output_o ;
wire \PC_branch_offset[28]~output_o ;
wire \PC_branch_offset[27]~output_o ;
wire \PC_branch_offset[26]~output_o ;
wire \PC_branch_offset[25]~output_o ;
wire \PC_branch_offset[24]~output_o ;
wire \PC_branch_offset[23]~output_o ;
wire \PC_branch_offset[22]~output_o ;
wire \PC_branch_offset[21]~output_o ;
wire \PC_branch_offset[20]~output_o ;
wire \PC_branch_offset[19]~output_o ;
wire \PC_branch_offset[18]~output_o ;
wire \PC_branch_offset[17]~output_o ;
wire \PC_branch_offset[16]~output_o ;
wire \PC_branch_offset[15]~output_o ;
wire \PC_branch_offset[14]~output_o ;
wire \PC_branch_offset[13]~output_o ;
wire \PC_branch_offset[12]~output_o ;
wire \PC_branch_offset[11]~output_o ;
wire \PC_branch_offset[10]~output_o ;
wire \PC_branch_offset[9]~output_o ;
wire \PC_branch_offset[8]~output_o ;
wire \PC_branch_offset[7]~output_o ;
wire \PC_branch_offset[6]~output_o ;
wire \PC_branch_offset[5]~output_o ;
wire \PC_branch_offset[4]~output_o ;
wire \PC_branch_offset[3]~output_o ;
wire \PC_branch_offset[2]~output_o ;
wire \PC_branch_offset[1]~output_o ;
wire \PC_branch_offset[0]~output_o ;
wire \PC_jump[31]~output_o ;
wire \PC_jump[30]~output_o ;
wire \PC_jump[29]~output_o ;
wire \PC_jump[28]~output_o ;
wire \PC_jump[27]~output_o ;
wire \PC_jump[26]~output_o ;
wire \PC_jump[25]~output_o ;
wire \PC_jump[24]~output_o ;
wire \PC_jump[23]~output_o ;
wire \PC_jump[22]~output_o ;
wire \PC_jump[21]~output_o ;
wire \PC_jump[20]~output_o ;
wire \PC_jump[19]~output_o ;
wire \PC_jump[18]~output_o ;
wire \PC_jump[17]~output_o ;
wire \PC_jump[16]~output_o ;
wire \PC_jump[15]~output_o ;
wire \PC_jump[14]~output_o ;
wire \PC_jump[13]~output_o ;
wire \PC_jump[12]~output_o ;
wire \PC_jump[11]~output_o ;
wire \PC_jump[10]~output_o ;
wire \PC_jump[9]~output_o ;
wire \PC_jump[8]~output_o ;
wire \PC_jump[7]~output_o ;
wire \PC_jump[6]~output_o ;
wire \PC_jump[5]~output_o ;
wire \PC_jump[4]~output_o ;
wire \PC_jump[3]~output_o ;
wire \PC_jump[2]~output_o ;
wire \PC_jump[1]~output_o ;
wire \PC_jump[0]~output_o ;
wire \REG_write_adr_outp[2]~output_o ;
wire \REG_write_adr_outp[1]~output_o ;
wire \REG_write_adr_outp[0]~output_o ;
wire \instruction[21]~input_o ;
wire \instruction[22]~input_o ;
wire \instruction[23]~input_o ;
wire \inst|registers|dec1|Equal0~1_combout ;
wire \inst|registers|dec1|Equal0~0_combout ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \REG_write_data_inp[7]~input_o ;
wire \global_reset~input_o ;
wire \global_reset~inputclkctrl_outclk ;
wire \instruction[12]~input_o ;
wire \instruction[28]~input_o ;
wire \instruction[17]~input_o ;
wire \instruction[27]~input_o ;
wire \inst|REG_mux|tsb0|loop0:1:tsb|outp~0_combout ;
wire \instruction[13]~input_o ;
wire \instruction[18]~input_o ;
wire \inst|REG_mux|tsb0|loop0:2:tsb|outp~0_combout ;
wire \REG_write_inp~input_o ;
wire \instruction[11]~input_o ;
wire \instruction[16]~input_o ;
wire \inst|REG_mux|tsb0|loop0:0:tsb|outp~0_combout ;
wire \inst|registers|decode|Equal0~0_combout ;
wire \inst|registers|loop0:0:reg|loop0:7:dff|master|q_t~q ;
wire \inst|registers|loop0:0:reg|loop0:7:dff|slave|q_t~q ;
wire \inst|registers|loop0:1:reg|loop0:7:dff|master|q_t~feeder_combout ;
wire \inst|registers|decode|Equal0~1_combout ;
wire \inst|registers|loop0:1:reg|loop0:7:dff|master|q_t~q ;
wire \inst|registers|loop0:1:reg|loop0:7:dff|slave|q_t~q ;
wire \inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~1_combout ;
wire \inst|registers|dec1|Equal0~3_combout ;
wire \inst|registers|loop0:3:reg|loop0:7:dff|master|q_t~feeder_combout ;
wire \inst|registers|decode|Equal0~3_combout ;
wire \inst|registers|loop0:3:reg|loop0:7:dff|master|q_t~q ;
wire \inst|registers|loop0:3:reg|loop0:7:dff|slave|q_t~feeder_combout ;
wire \inst|registers|loop0:3:reg|loop0:7:dff|slave|q_t~q ;
wire \inst|registers|dec1|Equal0~2_combout ;
wire \inst|registers|decode|Equal0~2_combout ;
wire \inst|registers|loop0:2:reg|loop0:7:dff|master|q_t~q ;
wire \inst|registers|loop0:2:reg|loop0:7:dff|slave|q_t~q ;
wire \inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~2_combout ;
wire \inst|registers|loop0:7:reg|loop0:7:dff|master|q_t~feeder_combout ;
wire \inst|registers|decode|Equal0~7_combout ;
wire \inst|registers|loop0:7:reg|loop0:7:dff|master|q_t~q ;
wire \inst|registers|loop0:7:reg|loop0:7:dff|slave|q_t~q ;
wire \inst|registers|dec1|Equal0~6_combout ;
wire \inst|registers|loop0:6:reg|loop0:7:dff|master|q_t~feeder_combout ;
wire \inst|registers|decode|Equal0~6_combout ;
wire \inst|registers|loop0:6:reg|loop0:7:dff|master|q_t~q ;
wire \inst|registers|loop0:6:reg|loop0:7:dff|slave|q_t~q ;
wire \inst|registers|dec1|Equal0~7_combout ;
wire \inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~4_combout ;
wire \inst|registers|loop0:4:reg|loop0:7:dff|master|q_t~feeder_combout ;
wire \inst|registers|decode|Equal0~4_combout ;
wire \inst|registers|loop0:4:reg|loop0:7:dff|master|q_t~q ;
wire \inst|registers|loop0:4:reg|loop0:7:dff|slave|q_t~feeder_combout ;
wire \inst|registers|loop0:4:reg|loop0:7:dff|slave|q_t~q ;
wire \inst|registers|dec1|Equal0~4_combout ;
wire \inst|registers|dec1|Equal0~5_combout ;
wire \inst|registers|loop0:5:reg|loop0:7:dff|master|q_t~feeder_combout ;
wire \inst|registers|decode|Equal0~5_combout ;
wire \inst|registers|loop0:5:reg|loop0:7:dff|master|q_t~q ;
wire \inst|registers|loop0:5:reg|loop0:7:dff|slave|q_t~feeder_combout ;
wire \inst|registers|loop0:5:reg|loop0:7:dff|slave|q_t~q ;
wire \inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~3_combout ;
wire \inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~5_combout ;
wire \REG_write_data_inp[6]~input_o ;
wire \inst|registers|loop0:4:reg|loop0:6:dff|master|q_t~q ;
wire \inst|registers|loop0:4:reg|loop0:6:dff|slave|q_t~q ;
wire \inst|registers|loop0:5:reg|loop0:6:dff|master|q_t~feeder_combout ;
wire \inst|registers|loop0:5:reg|loop0:6:dff|master|q_t~q ;
wire \inst|registers|loop0:5:reg|loop0:6:dff|slave|q_t~feeder_combout ;
wire \inst|registers|loop0:5:reg|loop0:6:dff|slave|q_t~q ;
wire \inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~3_combout ;
wire \inst|registers|loop0:1:reg|loop0:6:dff|master|q_t~q ;
wire \inst|registers|loop0:1:reg|loop0:6:dff|slave|q_t~q ;
wire \inst|registers|loop0:0:reg|loop0:6:dff|master|q_t~feeder_combout ;
wire \inst|registers|loop0:0:reg|loop0:6:dff|master|q_t~q ;
wire \inst|registers|loop0:0:reg|loop0:6:dff|slave|q_t~q ;
wire \inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~1_combout ;
wire \inst|registers|loop0:7:reg|loop0:6:dff|master|q_t~q ;
wire \inst|registers|loop0:7:reg|loop0:6:dff|slave|q_t~q ;
wire \inst|registers|loop0:6:reg|loop0:6:dff|master|q_t~q ;
wire \inst|registers|loop0:6:reg|loop0:6:dff|slave|q_t~q ;
wire \inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~4_combout ;
wire \inst|registers|loop0:3:reg|loop0:6:dff|master|q_t~q ;
wire \inst|registers|loop0:3:reg|loop0:6:dff|slave|q_t~feeder_combout ;
wire \inst|registers|loop0:3:reg|loop0:6:dff|slave|q_t~q ;
wire \inst|registers|loop0:2:reg|loop0:6:dff|master|q_t~q ;
wire \inst|registers|loop0:2:reg|loop0:6:dff|slave|q_t~q ;
wire \inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~2_combout ;
wire \inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~5_combout ;
wire \REG_write_data_inp[5]~input_o ;
wire \inst|registers|loop0:4:reg|loop0:5:dff|master|q_t~feeder_combout ;
wire \inst|registers|loop0:4:reg|loop0:5:dff|master|q_t~q ;
wire \inst|registers|loop0:4:reg|loop0:5:dff|slave|q_t~q ;
wire \inst|registers|loop0:5:reg|loop0:5:dff|master|q_t~q ;
wire \inst|registers|loop0:5:reg|loop0:5:dff|slave|q_t~feeder_combout ;
wire \inst|registers|loop0:5:reg|loop0:5:dff|slave|q_t~q ;
wire \inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~3_combout ;
wire \inst|registers|loop0:7:reg|loop0:5:dff|master|q_t~q ;
wire \inst|registers|loop0:7:reg|loop0:5:dff|slave|q_t~feeder_combout ;
wire \inst|registers|loop0:7:reg|loop0:5:dff|slave|q_t~q ;
wire \inst|registers|loop0:6:reg|loop0:5:dff|master|q_t~feeder_combout ;
wire \inst|registers|loop0:6:reg|loop0:5:dff|master|q_t~q ;
wire \inst|registers|loop0:6:reg|loop0:5:dff|slave|q_t~feeder_combout ;
wire \inst|registers|loop0:6:reg|loop0:5:dff|slave|q_t~q ;
wire \inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~4_combout ;
wire \inst|registers|loop0:3:reg|loop0:5:dff|master|q_t~feeder_combout ;
wire \inst|registers|loop0:3:reg|loop0:5:dff|master|q_t~q ;
wire \inst|registers|loop0:3:reg|loop0:5:dff|slave|q_t~feeder_combout ;
wire \inst|registers|loop0:3:reg|loop0:5:dff|slave|q_t~q ;
wire \inst|registers|loop0:2:reg|loop0:5:dff|master|q_t~q ;
wire \inst|registers|loop0:2:reg|loop0:5:dff|slave|q_t~q ;
wire \inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~2_combout ;
wire \inst|registers|loop0:1:reg|loop0:5:dff|master|q_t~q ;
wire \inst|registers|loop0:1:reg|loop0:5:dff|slave|q_t~q ;
wire \inst|registers|loop0:0:reg|loop0:5:dff|master|q_t~feeder_combout ;
wire \inst|registers|loop0:0:reg|loop0:5:dff|master|q_t~q ;
wire \inst|registers|loop0:0:reg|loop0:5:dff|slave|q_t~q ;
wire \inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~1_combout ;
wire \inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~5_combout ;
wire \REG_write_data_inp[4]~input_o ;
wire \inst|registers|loop0:1:reg|loop0:4:dff|master|q_t~feeder_combout ;
wire \inst|registers|loop0:1:reg|loop0:4:dff|master|q_t~q ;
wire \inst|registers|loop0:1:reg|loop0:4:dff|slave|q_t~q ;
wire \inst|registers|loop0:0:reg|loop0:4:dff|master|q_t~feeder_combout ;
wire \inst|registers|loop0:0:reg|loop0:4:dff|master|q_t~q ;
wire \inst|registers|loop0:0:reg|loop0:4:dff|slave|q_t~q ;
wire \inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~1_combout ;
wire \inst|registers|loop0:7:reg|loop0:4:dff|master|q_t~feeder_combout ;
wire \inst|registers|loop0:7:reg|loop0:4:dff|master|q_t~q ;
wire \inst|registers|loop0:7:reg|loop0:4:dff|slave|q_t~q ;
wire \inst|registers|loop0:6:reg|loop0:4:dff|master|q_t~feeder_combout ;
wire \inst|registers|loop0:6:reg|loop0:4:dff|master|q_t~q ;
wire \inst|registers|loop0:6:reg|loop0:4:dff|slave|q_t~q ;
wire \inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~4_combout ;
wire \inst|registers|loop0:3:reg|loop0:4:dff|master|q_t~feeder_combout ;
wire \inst|registers|loop0:3:reg|loop0:4:dff|master|q_t~q ;
wire \inst|registers|loop0:3:reg|loop0:4:dff|slave|q_t~feeder_combout ;
wire \inst|registers|loop0:3:reg|loop0:4:dff|slave|q_t~q ;
wire \inst|registers|loop0:2:reg|loop0:4:dff|master|q_t~feeder_combout ;
wire \inst|registers|loop0:2:reg|loop0:4:dff|master|q_t~q ;
wire \inst|registers|loop0:2:reg|loop0:4:dff|slave|q_t~q ;
wire \inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~2_combout ;
wire \inst|registers|loop0:5:reg|loop0:4:dff|master|q_t~q ;
wire \inst|registers|loop0:5:reg|loop0:4:dff|slave|q_t~q ;
wire \inst|registers|loop0:4:reg|loop0:4:dff|master|q_t~q ;
wire \inst|registers|loop0:4:reg|loop0:4:dff|slave|q_t~q ;
wire \inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~3_combout ;
wire \inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~5_combout ;
wire \REG_write_data_inp[3]~input_o ;
wire \inst|registers|loop0:5:reg|loop0:3:dff|master|q_t~q ;
wire \inst|registers|loop0:5:reg|loop0:3:dff|slave|q_t~q ;
wire \inst|registers|loop0:4:reg|loop0:3:dff|master|q_t~feeder_combout ;
wire \inst|registers|loop0:4:reg|loop0:3:dff|master|q_t~q ;
wire \inst|registers|loop0:4:reg|loop0:3:dff|slave|q_t~q ;
wire \inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~3_combout ;
wire \inst|registers|loop0:3:reg|loop0:3:dff|master|q_t~feeder_combout ;
wire \inst|registers|loop0:3:reg|loop0:3:dff|master|q_t~q ;
wire \inst|registers|loop0:3:reg|loop0:3:dff|slave|q_t~feeder_combout ;
wire \inst|registers|loop0:3:reg|loop0:3:dff|slave|q_t~q ;
wire \inst|registers|loop0:2:reg|loop0:3:dff|master|q_t~feeder_combout ;
wire \inst|registers|loop0:2:reg|loop0:3:dff|master|q_t~q ;
wire \inst|registers|loop0:2:reg|loop0:3:dff|slave|q_t~q ;
wire \inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~2_combout ;
wire \inst|registers|loop0:1:reg|loop0:3:dff|master|q_t~feeder_combout ;
wire \inst|registers|loop0:1:reg|loop0:3:dff|master|q_t~q ;
wire \inst|registers|loop0:1:reg|loop0:3:dff|slave|q_t~q ;
wire \inst|registers|loop0:0:reg|loop0:3:dff|master|q_t~feeder_combout ;
wire \inst|registers|loop0:0:reg|loop0:3:dff|master|q_t~q ;
wire \inst|registers|loop0:0:reg|loop0:3:dff|slave|q_t~q ;
wire \inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~1_combout ;
wire \inst|registers|loop0:7:reg|loop0:3:dff|master|q_t~feeder_combout ;
wire \inst|registers|loop0:7:reg|loop0:3:dff|master|q_t~q ;
wire \inst|registers|loop0:7:reg|loop0:3:dff|slave|q_t~q ;
wire \inst|registers|loop0:6:reg|loop0:3:dff|master|q_t~feeder_combout ;
wire \inst|registers|loop0:6:reg|loop0:3:dff|master|q_t~q ;
wire \inst|registers|loop0:6:reg|loop0:3:dff|slave|q_t~q ;
wire \inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~4_combout ;
wire \inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~5_combout ;
wire \REG_write_data_inp[2]~input_o ;
wire \inst|registers|loop0:5:reg|loop0:2:dff|master|q_t~feeder_combout ;
wire \inst|registers|loop0:5:reg|loop0:2:dff|master|q_t~q ;
wire \inst|registers|loop0:5:reg|loop0:2:dff|slave|q_t~q ;
wire \inst|registers|loop0:4:reg|loop0:2:dff|master|q_t~feeder_combout ;
wire \inst|registers|loop0:4:reg|loop0:2:dff|master|q_t~q ;
wire \inst|registers|loop0:4:reg|loop0:2:dff|slave|q_t~q ;
wire \inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~3_combout ;
wire \inst|registers|loop0:7:reg|loop0:2:dff|master|q_t~q ;
wire \inst|registers|loop0:7:reg|loop0:2:dff|slave|q_t~feeder_combout ;
wire \inst|registers|loop0:7:reg|loop0:2:dff|slave|q_t~q ;
wire \inst|registers|loop0:6:reg|loop0:2:dff|master|q_t~feeder_combout ;
wire \inst|registers|loop0:6:reg|loop0:2:dff|master|q_t~q ;
wire \inst|registers|loop0:6:reg|loop0:2:dff|slave|q_t~feeder_combout ;
wire \inst|registers|loop0:6:reg|loop0:2:dff|slave|q_t~q ;
wire \inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~4_combout ;
wire \inst|registers|loop0:3:reg|loop0:2:dff|master|q_t~q ;
wire \inst|registers|loop0:3:reg|loop0:2:dff|slave|q_t~feeder_combout ;
wire \inst|registers|loop0:3:reg|loop0:2:dff|slave|q_t~q ;
wire \inst|registers|loop0:2:reg|loop0:2:dff|master|q_t~feeder_combout ;
wire \inst|registers|loop0:2:reg|loop0:2:dff|master|q_t~q ;
wire \inst|registers|loop0:2:reg|loop0:2:dff|slave|q_t~feeder_combout ;
wire \inst|registers|loop0:2:reg|loop0:2:dff|slave|q_t~q ;
wire \inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~2_combout ;
wire \inst|registers|loop0:0:reg|loop0:2:dff|master|q_t~q ;
wire \inst|registers|loop0:0:reg|loop0:2:dff|slave|q_t~feeder_combout ;
wire \inst|registers|loop0:0:reg|loop0:2:dff|slave|q_t~q ;
wire \inst|registers|loop0:1:reg|loop0:2:dff|master|q_t~q ;
wire \inst|registers|loop0:1:reg|loop0:2:dff|slave|q_t~q ;
wire \inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~1_combout ;
wire \inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~5_combout ;
wire \REG_write_data_inp[1]~input_o ;
wire \inst|registers|loop0:7:reg|loop0:1:dff|master|q_t~feeder_combout ;
wire \inst|registers|loop0:7:reg|loop0:1:dff|master|q_t~q ;
wire \inst|registers|loop0:7:reg|loop0:1:dff|slave|q_t~feeder_combout ;
wire \inst|registers|loop0:7:reg|loop0:1:dff|slave|q_t~q ;
wire \inst|registers|loop0:6:reg|loop0:1:dff|master|q_t~feeder_combout ;
wire \inst|registers|loop0:6:reg|loop0:1:dff|master|q_t~q ;
wire \inst|registers|loop0:6:reg|loop0:1:dff|slave|q_t~feeder_combout ;
wire \inst|registers|loop0:6:reg|loop0:1:dff|slave|q_t~q ;
wire \inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~4_combout ;
wire \inst|registers|loop0:2:reg|loop0:1:dff|master|q_t~feeder_combout ;
wire \inst|registers|loop0:2:reg|loop0:1:dff|master|q_t~q ;
wire \inst|registers|loop0:2:reg|loop0:1:dff|slave|q_t~q ;
wire \inst|registers|loop0:3:reg|loop0:1:dff|master|q_t~q ;
wire \inst|registers|loop0:3:reg|loop0:1:dff|slave|q_t~q ;
wire \inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~2_combout ;
wire \inst|registers|loop0:5:reg|loop0:1:dff|master|q_t~feeder_combout ;
wire \inst|registers|loop0:5:reg|loop0:1:dff|master|q_t~q ;
wire \inst|registers|loop0:5:reg|loop0:1:dff|slave|q_t~feeder_combout ;
wire \inst|registers|loop0:5:reg|loop0:1:dff|slave|q_t~q ;
wire \inst|registers|loop0:4:reg|loop0:1:dff|master|q_t~q ;
wire \inst|registers|loop0:4:reg|loop0:1:dff|slave|q_t~q ;
wire \inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~3_combout ;
wire \inst|registers|loop0:0:reg|loop0:1:dff|master|q_t~feeder_combout ;
wire \inst|registers|loop0:0:reg|loop0:1:dff|master|q_t~q ;
wire \inst|registers|loop0:0:reg|loop0:1:dff|slave|q_t~q ;
wire \inst|registers|loop0:1:reg|loop0:1:dff|master|q_t~q ;
wire \inst|registers|loop0:1:reg|loop0:1:dff|slave|q_t~feeder_combout ;
wire \inst|registers|loop0:1:reg|loop0:1:dff|slave|q_t~q ;
wire \inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~1_combout ;
wire \inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~5_combout ;
wire \REG_write_data_inp[0]~input_o ;
wire \inst|registers|loop0:1:reg|loop0:0:dff|master|q_t~feeder_combout ;
wire \inst|registers|loop0:1:reg|loop0:0:dff|master|q_t~q ;
wire \inst|registers|loop0:1:reg|loop0:0:dff|slave|q_t~q ;
wire \inst|registers|loop0:0:reg|loop0:0:dff|master|q_t~q ;
wire \inst|registers|loop0:0:reg|loop0:0:dff|slave|q_t~q ;
wire \inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~1_combout ;
wire \inst|registers|loop0:4:reg|loop0:0:dff|master|q_t~feeder_combout ;
wire \inst|registers|loop0:4:reg|loop0:0:dff|master|q_t~q ;
wire \inst|registers|loop0:4:reg|loop0:0:dff|slave|q_t~feeder_combout ;
wire \inst|registers|loop0:4:reg|loop0:0:dff|slave|q_t~q ;
wire \inst|registers|loop0:5:reg|loop0:0:dff|master|q_t~feeder_combout ;
wire \inst|registers|loop0:5:reg|loop0:0:dff|master|q_t~q ;
wire \inst|registers|loop0:5:reg|loop0:0:dff|slave|q_t~q ;
wire \inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~3_combout ;
wire \inst|registers|loop0:3:reg|loop0:0:dff|master|q_t~feeder_combout ;
wire \inst|registers|loop0:3:reg|loop0:0:dff|master|q_t~q ;
wire \inst|registers|loop0:3:reg|loop0:0:dff|slave|q_t~feeder_combout ;
wire \inst|registers|loop0:3:reg|loop0:0:dff|slave|q_t~q ;
wire \inst|registers|loop0:2:reg|loop0:0:dff|master|q_t~q ;
wire \inst|registers|loop0:2:reg|loop0:0:dff|slave|q_t~q ;
wire \inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~2_combout ;
wire \inst|registers|loop0:6:reg|loop0:0:dff|master|q_t~feeder_combout ;
wire \inst|registers|loop0:6:reg|loop0:0:dff|master|q_t~q ;
wire \inst|registers|loop0:6:reg|loop0:0:dff|slave|q_t~feeder_combout ;
wire \inst|registers|loop0:6:reg|loop0:0:dff|slave|q_t~q ;
wire \inst|registers|loop0:7:reg|loop0:0:dff|master|q_t~q ;
wire \inst|registers|loop0:7:reg|loop0:0:dff|slave|q_t~feeder_combout ;
wire \inst|registers|loop0:7:reg|loop0:0:dff|slave|q_t~q ;
wire \inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~4_combout ;
wire \inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~5_combout ;
wire \inst|registers|dec2|Equal0~1_combout ;
wire \inst|registers|dec2|Equal0~0_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~1_combout ;
wire \inst|registers|dec2|Equal0~7_combout ;
wire \inst|registers|dec2|Equal0~6_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~4_combout ;
wire \inst|registers|dec2|Equal0~5_combout ;
wire \inst|registers|dec2|Equal0~4_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~3_combout ;
wire \inst|registers|dec2|Equal0~3_combout ;
wire \inst|registers|dec2|Equal0~2_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~2_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~5_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~2_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~3_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~4_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~1_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~5_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~1_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~3_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~2_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~4_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~5_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~4_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~1_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~2_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~3_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~5_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~2_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~3_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~4_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~1_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~5_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~2_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~1_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~3_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~4_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~5_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~4_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~2_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~3_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~1_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~5_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~1_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~4_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~3_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~2_combout ;
wire \inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~5_combout ;
wire \instruction[29]~input_o ;
wire \instruction[26]~input_o ;
wire \inst|MainControlUnit_rkjerh|RegWrite~combout ;
wire \inst|MainControlUnit_rkjerh|MemWrite~combout ;
wire \inst|MainControlUnit_rkjerh|MemRead~combout ;
wire \instruction[5]~input_o ;
wire \instruction[4]~input_o ;
wire \instruction[3]~input_o ;
wire \instruction[2]~input_o ;
wire \instruction[1]~input_o ;
wire \instruction[0]~input_o ;
wire \inst|MainControlUnit_rkjerh|R~0_combout ;
wire \instruction[10]~input_o ;
wire \instruction[9]~input_o ;
wire \instruction[8]~input_o ;
wire \instruction[7]~input_o ;
wire \instruction[6]~input_o ;
wire \instruction[15]~input_o ;
wire \instruction[14]~input_o ;
wire \PC_inc[31]~input_o ;
wire \PC_inc[30]~input_o ;
wire \PC_inc[29]~input_o ;
wire \PC_inc[28]~input_o ;
wire \PC_inc[27]~input_o ;
wire \PC_inc[26]~input_o ;
wire \instruction[25]~input_o ;
wire \instruction[24]~input_o ;
wire \instruction[20]~input_o ;
wire \instruction[19]~input_o ;


// Location: IOOBUF_X81_Y59_N16
cycloneiv_io_obuf \REG_data1[7]~output (
	.i(\inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_data1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_data1[7]~output .bus_hold = "false";
defparam \REG_data1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y62_N2
cycloneiv_io_obuf \REG_data1[6]~output (
	.i(\inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_data1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_data1[6]~output .bus_hold = "false";
defparam \REG_data1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y55_N2
cycloneiv_io_obuf \REG_data1[5]~output (
	.i(\inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_data1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_data1[5]~output .bus_hold = "false";
defparam \REG_data1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y63_N2
cycloneiv_io_obuf \REG_data1[4]~output (
	.i(\inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_data1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_data1[4]~output .bus_hold = "false";
defparam \REG_data1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y49_N2
cycloneiv_io_obuf \REG_data1[3]~output (
	.i(\inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_data1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_data1[3]~output .bus_hold = "false";
defparam \REG_data1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y59_N9
cycloneiv_io_obuf \REG_data1[2]~output (
	.i(\inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_data1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_data1[2]~output .bus_hold = "false";
defparam \REG_data1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y64_N2
cycloneiv_io_obuf \REG_data1[1]~output (
	.i(\inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_data1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_data1[1]~output .bus_hold = "false";
defparam \REG_data1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y65_N9
cycloneiv_io_obuf \REG_data1[0]~output (
	.i(\inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_data1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_data1[0]~output .bus_hold = "false";
defparam \REG_data1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y64_N23
cycloneiv_io_obuf \REG_data2[7]~output (
	.i(\inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_data2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_data2[7]~output .bus_hold = "false";
defparam \REG_data2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y52_N9
cycloneiv_io_obuf \REG_data2[6]~output (
	.i(\inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_data2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_data2[6]~output .bus_hold = "false";
defparam \REG_data2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y59_N2
cycloneiv_io_obuf \REG_data2[5]~output (
	.i(\inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_data2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_data2[5]~output .bus_hold = "false";
defparam \REG_data2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y47_N2
cycloneiv_io_obuf \REG_data2[4]~output (
	.i(\inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_data2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_data2[4]~output .bus_hold = "false";
defparam \REG_data2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y62_N16
cycloneiv_io_obuf \REG_data2[3]~output (
	.i(\inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_data2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_data2[3]~output .bus_hold = "false";
defparam \REG_data2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y62_N9
cycloneiv_io_obuf \REG_data2[2]~output (
	.i(\inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_data2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_data2[2]~output .bus_hold = "false";
defparam \REG_data2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y61_N2
cycloneiv_io_obuf \REG_data2[1]~output (
	.i(\inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_data2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_data2[1]~output .bus_hold = "false";
defparam \REG_data2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y64_N16
cycloneiv_io_obuf \REG_data2[0]~output (
	.i(\inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_data2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_data2[0]~output .bus_hold = "false";
defparam \REG_data2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y61_N9
cycloneiv_io_obuf \REG_write_outp~output (
	.i(\inst|MainControlUnit_rkjerh|RegWrite~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_write_outp~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_write_outp~output .bus_hold = "false";
defparam \REG_write_outp~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y67_N23
cycloneiv_io_obuf \ALU_src~output (
	.i(\instruction[26]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_src~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_src~output .bus_hold = "false";
defparam \ALU_src~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y50_N2
cycloneiv_io_obuf \MEM_write~output (
	.i(\inst|MainControlUnit_rkjerh|MemWrite~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_write~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_write~output .bus_hold = "false";
defparam \MEM_write~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y67_N9
cycloneiv_io_obuf \MEM_read~output (
	.i(\inst|MainControlUnit_rkjerh|MemRead~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_read~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_read~output .bus_hold = "false";
defparam \MEM_read~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y67_N16
cycloneiv_io_obuf \MEM_to_REG~output (
	.i(\inst|MainControlUnit_rkjerh|MemRead~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_to_REG~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_to_REG~output .bus_hold = "false";
defparam \MEM_to_REG~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y67_N9
cycloneiv_io_obuf \jump~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\jump~output_o ),
	.obar());
// synopsys translate_off
defparam \jump~output .bus_hold = "false";
defparam \jump~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y26_N9
cycloneiv_io_obuf \branch~output (
	.i(\instruction[28]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch~output_o ),
	.obar());
// synopsys translate_off
defparam \branch~output .bus_hold = "false";
defparam \branch~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N2
cycloneiv_io_obuf \ALU_funct[5]~output (
	.i(\instruction[5]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_funct[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_funct[5]~output .bus_hold = "false";
defparam \ALU_funct[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N16
cycloneiv_io_obuf \ALU_funct[4]~output (
	.i(\instruction[4]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_funct[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_funct[4]~output .bus_hold = "false";
defparam \ALU_funct[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y67_N2
cycloneiv_io_obuf \ALU_funct[3]~output (
	.i(\instruction[3]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_funct[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_funct[3]~output .bus_hold = "false";
defparam \ALU_funct[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cycloneiv_io_obuf \ALU_funct[2]~output (
	.i(\instruction[2]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_funct[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_funct[2]~output .bus_hold = "false";
defparam \ALU_funct[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y67_N2
cycloneiv_io_obuf \ALU_funct[1]~output (
	.i(\instruction[1]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_funct[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_funct[1]~output .bus_hold = "false";
defparam \ALU_funct[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cycloneiv_io_obuf \ALU_funct[0]~output (
	.i(\instruction[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_funct[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_funct[0]~output .bus_hold = "false";
defparam \ALU_funct[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneiv_io_obuf \ALU_op[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_op[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_op[5]~output .bus_hold = "false";
defparam \ALU_op[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N16
cycloneiv_io_obuf \ALU_op[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_op[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_op[4]~output .bus_hold = "false";
defparam \ALU_op[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y67_N23
cycloneiv_io_obuf \ALU_op[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_op[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_op[3]~output .bus_hold = "false";
defparam \ALU_op[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N9
cycloneiv_io_obuf \ALU_op[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_op[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_op[2]~output .bus_hold = "false";
defparam \ALU_op[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y47_N9
cycloneiv_io_obuf \ALU_op[1]~output (
	.i(!\inst|MainControlUnit_rkjerh|R~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_op[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_op[1]~output .bus_hold = "false";
defparam \ALU_op[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y41_N2
cycloneiv_io_obuf \ALU_op[0]~output (
	.i(\instruction[28]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_op[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_op[0]~output .bus_hold = "false";
defparam \ALU_op[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y67_N23
cycloneiv_io_obuf \ALU_shamt[10]~output (
	.i(\instruction[10]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_shamt[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_shamt[10]~output .bus_hold = "false";
defparam \ALU_shamt[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y67_N2
cycloneiv_io_obuf \ALU_shamt[9]~output (
	.i(\instruction[9]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_shamt[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_shamt[9]~output .bus_hold = "false";
defparam \ALU_shamt[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneiv_io_obuf \ALU_shamt[8]~output (
	.i(\instruction[8]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_shamt[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_shamt[8]~output .bus_hold = "false";
defparam \ALU_shamt[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneiv_io_obuf \ALU_shamt[7]~output (
	.i(\instruction[7]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_shamt[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_shamt[7]~output .bus_hold = "false";
defparam \ALU_shamt[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneiv_io_obuf \ALU_shamt[6]~output (
	.i(\instruction[6]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_shamt[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_shamt[6]~output .bus_hold = "false";
defparam \ALU_shamt[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneiv_io_obuf \PC_branch_offset[31]~output (
	.i(\instruction[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_branch_offset[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_branch_offset[31]~output .bus_hold = "false";
defparam \PC_branch_offset[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y67_N16
cycloneiv_io_obuf \PC_branch_offset[30]~output (
	.i(\instruction[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_branch_offset[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_branch_offset[30]~output .bus_hold = "false";
defparam \PC_branch_offset[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N16
cycloneiv_io_obuf \PC_branch_offset[29]~output (
	.i(\instruction[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_branch_offset[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_branch_offset[29]~output .bus_hold = "false";
defparam \PC_branch_offset[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y67_N2
cycloneiv_io_obuf \PC_branch_offset[28]~output (
	.i(\instruction[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_branch_offset[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_branch_offset[28]~output .bus_hold = "false";
defparam \PC_branch_offset[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y67_N23
cycloneiv_io_obuf \PC_branch_offset[27]~output (
	.i(\instruction[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_branch_offset[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_branch_offset[27]~output .bus_hold = "false";
defparam \PC_branch_offset[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneiv_io_obuf \PC_branch_offset[26]~output (
	.i(\instruction[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_branch_offset[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_branch_offset[26]~output .bus_hold = "false";
defparam \PC_branch_offset[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneiv_io_obuf \PC_branch_offset[25]~output (
	.i(\instruction[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_branch_offset[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_branch_offset[25]~output .bus_hold = "false";
defparam \PC_branch_offset[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cycloneiv_io_obuf \PC_branch_offset[24]~output (
	.i(\instruction[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_branch_offset[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_branch_offset[24]~output .bus_hold = "false";
defparam \PC_branch_offset[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneiv_io_obuf \PC_branch_offset[23]~output (
	.i(\instruction[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_branch_offset[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_branch_offset[23]~output .bus_hold = "false";
defparam \PC_branch_offset[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y67_N2
cycloneiv_io_obuf \PC_branch_offset[22]~output (
	.i(\instruction[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_branch_offset[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_branch_offset[22]~output .bus_hold = "false";
defparam \PC_branch_offset[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneiv_io_obuf \PC_branch_offset[21]~output (
	.i(\instruction[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_branch_offset[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_branch_offset[21]~output .bus_hold = "false";
defparam \PC_branch_offset[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y67_N23
cycloneiv_io_obuf \PC_branch_offset[20]~output (
	.i(\instruction[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_branch_offset[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_branch_offset[20]~output .bus_hold = "false";
defparam \PC_branch_offset[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y67_N9
cycloneiv_io_obuf \PC_branch_offset[19]~output (
	.i(\instruction[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_branch_offset[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_branch_offset[19]~output .bus_hold = "false";
defparam \PC_branch_offset[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y67_N16
cycloneiv_io_obuf \PC_branch_offset[18]~output (
	.i(\instruction[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_branch_offset[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_branch_offset[18]~output .bus_hold = "false";
defparam \PC_branch_offset[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneiv_io_obuf \PC_branch_offset[17]~output (
	.i(\instruction[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_branch_offset[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_branch_offset[17]~output .bus_hold = "false";
defparam \PC_branch_offset[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y67_N9
cycloneiv_io_obuf \PC_branch_offset[16]~output (
	.i(\instruction[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_branch_offset[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_branch_offset[16]~output .bus_hold = "false";
defparam \PC_branch_offset[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y67_N16
cycloneiv_io_obuf \PC_branch_offset[15]~output (
	.i(\instruction[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_branch_offset[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_branch_offset[15]~output .bus_hold = "false";
defparam \PC_branch_offset[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y67_N23
cycloneiv_io_obuf \PC_branch_offset[14]~output (
	.i(\instruction[14]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_branch_offset[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_branch_offset[14]~output .bus_hold = "false";
defparam \PC_branch_offset[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y42_N9
cycloneiv_io_obuf \PC_branch_offset[13]~output (
	.i(\instruction[13]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_branch_offset[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_branch_offset[13]~output .bus_hold = "false";
defparam \PC_branch_offset[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y67_N2
cycloneiv_io_obuf \PC_branch_offset[12]~output (
	.i(\instruction[12]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_branch_offset[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_branch_offset[12]~output .bus_hold = "false";
defparam \PC_branch_offset[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y39_N2
cycloneiv_io_obuf \PC_branch_offset[11]~output (
	.i(\instruction[11]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_branch_offset[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_branch_offset[11]~output .bus_hold = "false";
defparam \PC_branch_offset[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y67_N2
cycloneiv_io_obuf \PC_branch_offset[10]~output (
	.i(\instruction[10]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_branch_offset[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_branch_offset[10]~output .bus_hold = "false";
defparam \PC_branch_offset[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y67_N23
cycloneiv_io_obuf \PC_branch_offset[9]~output (
	.i(\instruction[9]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_branch_offset[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_branch_offset[9]~output .bus_hold = "false";
defparam \PC_branch_offset[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneiv_io_obuf \PC_branch_offset[8]~output (
	.i(\instruction[8]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_branch_offset[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_branch_offset[8]~output .bus_hold = "false";
defparam \PC_branch_offset[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N23
cycloneiv_io_obuf \PC_branch_offset[7]~output (
	.i(\instruction[7]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_branch_offset[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_branch_offset[7]~output .bus_hold = "false";
defparam \PC_branch_offset[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N23
cycloneiv_io_obuf \PC_branch_offset[6]~output (
	.i(\instruction[6]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_branch_offset[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_branch_offset[6]~output .bus_hold = "false";
defparam \PC_branch_offset[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N9
cycloneiv_io_obuf \PC_branch_offset[5]~output (
	.i(\instruction[5]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_branch_offset[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_branch_offset[5]~output .bus_hold = "false";
defparam \PC_branch_offset[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N23
cycloneiv_io_obuf \PC_branch_offset[4]~output (
	.i(\instruction[4]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_branch_offset[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_branch_offset[4]~output .bus_hold = "false";
defparam \PC_branch_offset[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y67_N9
cycloneiv_io_obuf \PC_branch_offset[3]~output (
	.i(\instruction[3]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_branch_offset[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_branch_offset[3]~output .bus_hold = "false";
defparam \PC_branch_offset[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N9
cycloneiv_io_obuf \PC_branch_offset[2]~output (
	.i(\instruction[2]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_branch_offset[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_branch_offset[2]~output .bus_hold = "false";
defparam \PC_branch_offset[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y67_N16
cycloneiv_io_obuf \PC_branch_offset[1]~output (
	.i(\instruction[1]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_branch_offset[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_branch_offset[1]~output .bus_hold = "false";
defparam \PC_branch_offset[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N2
cycloneiv_io_obuf \PC_branch_offset[0]~output (
	.i(\instruction[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_branch_offset[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_branch_offset[0]~output .bus_hold = "false";
defparam \PC_branch_offset[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N23
cycloneiv_io_obuf \PC_jump[31]~output (
	.i(\PC_inc[31]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_jump[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_jump[31]~output .bus_hold = "false";
defparam \PC_jump[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y67_N16
cycloneiv_io_obuf \PC_jump[30]~output (
	.i(\PC_inc[30]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_jump[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_jump[30]~output .bus_hold = "false";
defparam \PC_jump[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y16_N9
cycloneiv_io_obuf \PC_jump[29]~output (
	.i(\PC_inc[29]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_jump[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_jump[29]~output .bus_hold = "false";
defparam \PC_jump[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y6_N9
cycloneiv_io_obuf \PC_jump[28]~output (
	.i(\PC_inc[28]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_jump[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_jump[28]~output .bus_hold = "false";
defparam \PC_jump[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y67_N2
cycloneiv_io_obuf \PC_jump[27]~output (
	.i(\PC_inc[27]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_jump[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_jump[27]~output .bus_hold = "false";
defparam \PC_jump[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N23
cycloneiv_io_obuf \PC_jump[26]~output (
	.i(\PC_inc[26]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_jump[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_jump[26]~output .bus_hold = "false";
defparam \PC_jump[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y7_N16
cycloneiv_io_obuf \PC_jump[25]~output (
	.i(\instruction[25]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_jump[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_jump[25]~output .bus_hold = "false";
defparam \PC_jump[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y67_N9
cycloneiv_io_obuf \PC_jump[24]~output (
	.i(\instruction[24]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_jump[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_jump[24]~output .bus_hold = "false";
defparam \PC_jump[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y65_N16
cycloneiv_io_obuf \PC_jump[23]~output (
	.i(\instruction[23]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_jump[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_jump[23]~output .bus_hold = "false";
defparam \PC_jump[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y67_N2
cycloneiv_io_obuf \PC_jump[22]~output (
	.i(\instruction[22]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_jump[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_jump[22]~output .bus_hold = "false";
defparam \PC_jump[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y25_N9
cycloneiv_io_obuf \PC_jump[21]~output (
	.i(\instruction[21]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_jump[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_jump[21]~output .bus_hold = "false";
defparam \PC_jump[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y67_N2
cycloneiv_io_obuf \PC_jump[20]~output (
	.i(\instruction[20]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_jump[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_jump[20]~output .bus_hold = "false";
defparam \PC_jump[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneiv_io_obuf \PC_jump[19]~output (
	.i(\instruction[19]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_jump[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_jump[19]~output .bus_hold = "false";
defparam \PC_jump[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y65_N2
cycloneiv_io_obuf \PC_jump[18]~output (
	.i(\instruction[18]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_jump[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_jump[18]~output .bus_hold = "false";
defparam \PC_jump[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y46_N9
cycloneiv_io_obuf \PC_jump[17]~output (
	.i(\instruction[17]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_jump[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_jump[17]~output .bus_hold = "false";
defparam \PC_jump[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y67_N2
cycloneiv_io_obuf \PC_jump[16]~output (
	.i(\instruction[16]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_jump[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_jump[16]~output .bus_hold = "false";
defparam \PC_jump[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y67_N16
cycloneiv_io_obuf \PC_jump[15]~output (
	.i(\instruction[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_jump[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_jump[15]~output .bus_hold = "false";
defparam \PC_jump[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y67_N16
cycloneiv_io_obuf \PC_jump[14]~output (
	.i(\instruction[14]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_jump[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_jump[14]~output .bus_hold = "false";
defparam \PC_jump[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y43_N2
cycloneiv_io_obuf \PC_jump[13]~output (
	.i(\instruction[13]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_jump[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_jump[13]~output .bus_hold = "false";
defparam \PC_jump[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y67_N9
cycloneiv_io_obuf \PC_jump[12]~output (
	.i(\instruction[12]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_jump[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_jump[12]~output .bus_hold = "false";
defparam \PC_jump[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y44_N9
cycloneiv_io_obuf \PC_jump[11]~output (
	.i(\instruction[11]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_jump[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_jump[11]~output .bus_hold = "false";
defparam \PC_jump[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y67_N16
cycloneiv_io_obuf \PC_jump[10]~output (
	.i(\instruction[10]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_jump[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_jump[10]~output .bus_hold = "false";
defparam \PC_jump[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y67_N16
cycloneiv_io_obuf \PC_jump[9]~output (
	.i(\instruction[9]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_jump[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_jump[9]~output .bus_hold = "false";
defparam \PC_jump[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneiv_io_obuf \PC_jump[8]~output (
	.i(\instruction[8]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_jump[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_jump[8]~output .bus_hold = "false";
defparam \PC_jump[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneiv_io_obuf \PC_jump[7]~output (
	.i(\instruction[7]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_jump[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_jump[7]~output .bus_hold = "false";
defparam \PC_jump[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N16
cycloneiv_io_obuf \PC_jump[6]~output (
	.i(\instruction[6]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_jump[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_jump[6]~output .bus_hold = "false";
defparam \PC_jump[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N16
cycloneiv_io_obuf \PC_jump[5]~output (
	.i(\instruction[5]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_jump[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_jump[5]~output .bus_hold = "false";
defparam \PC_jump[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cycloneiv_io_obuf \PC_jump[4]~output (
	.i(\instruction[4]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_jump[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_jump[4]~output .bus_hold = "false";
defparam \PC_jump[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y67_N23
cycloneiv_io_obuf \PC_jump[3]~output (
	.i(\instruction[3]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_jump[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_jump[3]~output .bus_hold = "false";
defparam \PC_jump[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneiv_io_obuf \PC_jump[2]~output (
	.i(\instruction[2]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_jump[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_jump[2]~output .bus_hold = "false";
defparam \PC_jump[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y67_N9
cycloneiv_io_obuf \PC_jump[1]~output (
	.i(\instruction[1]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_jump[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_jump[1]~output .bus_hold = "false";
defparam \PC_jump[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N16
cycloneiv_io_obuf \PC_jump[0]~output (
	.i(\instruction[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_jump[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_jump[0]~output .bus_hold = "false";
defparam \PC_jump[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y46_N16
cycloneiv_io_obuf \REG_write_adr_outp[2]~output (
	.i(\inst|REG_mux|tsb0|loop0:2:tsb|outp~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_write_adr_outp[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_write_adr_outp[2]~output .bus_hold = "false";
defparam \REG_write_adr_outp[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y61_N16
cycloneiv_io_obuf \REG_write_adr_outp[1]~output (
	.i(\inst|REG_mux|tsb0|loop0:1:tsb|outp~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_write_adr_outp[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_write_adr_outp[1]~output .bus_hold = "false";
defparam \REG_write_adr_outp[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y50_N9
cycloneiv_io_obuf \REG_write_adr_outp[0]~output (
	.i(\inst|REG_mux|tsb0|loop0:0:tsb|outp~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_write_adr_outp[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_write_adr_outp[0]~output .bus_hold = "false";
defparam \REG_write_adr_outp[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X81_Y25_N1
cycloneiv_io_ibuf \instruction[21]~input (
	.i(instruction[21]),
	.ibar(gnd),
	.o(\instruction[21]~input_o ));
// synopsys translate_off
defparam \instruction[21]~input .bus_hold = "false";
defparam \instruction[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y67_N8
cycloneiv_io_ibuf \instruction[22]~input (
	.i(instruction[22]),
	.ibar(gnd),
	.o(\instruction[22]~input_o ));
// synopsys translate_off
defparam \instruction[22]~input .bus_hold = "false";
defparam \instruction[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y64_N8
cycloneiv_io_ibuf \instruction[23]~input (
	.i(instruction[23]),
	.ibar(gnd),
	.o(\instruction[23]~input_o ));
// synopsys translate_off
defparam \instruction[23]~input .bus_hold = "false";
defparam \instruction[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N28
cycloneiv_lcell_comb \inst|registers|dec1|Equal0~1 (
// Equation(s):
// \inst|registers|dec1|Equal0~1_combout  = (!\instruction[21]~input_o  & (!\instruction[22]~input_o  & !\instruction[23]~input_o ))

	.dataa(\instruction[21]~input_o ),
	.datab(gnd),
	.datac(\instruction[22]~input_o ),
	.datad(\instruction[23]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|dec1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|dec1|Equal0~1 .lut_mask = 16'h0005;
defparam \inst|registers|dec1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N2
cycloneiv_lcell_comb \inst|registers|dec1|Equal0~0 (
// Equation(s):
// \inst|registers|dec1|Equal0~0_combout  = (\instruction[21]~input_o  & (!\instruction[22]~input_o  & !\instruction[23]~input_o ))

	.dataa(\instruction[21]~input_o ),
	.datab(gnd),
	.datac(\instruction[22]~input_o ),
	.datad(\instruction[23]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|dec1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|dec1|Equal0~0 .lut_mask = 16'h000A;
defparam \inst|registers|dec1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N15
cycloneiv_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G29
cycloneiv_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X81_Y56_N1
cycloneiv_io_ibuf \REG_write_data_inp[7]~input (
	.i(REG_write_data_inp[7]),
	.ibar(gnd),
	.o(\REG_write_data_inp[7]~input_o ));
// synopsys translate_off
defparam \REG_write_data_inp[7]~input .bus_hold = "false";
defparam \REG_write_data_inp[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N22
cycloneiv_io_ibuf \global_reset~input (
	.i(global_reset),
	.ibar(gnd),
	.o(\global_reset~input_o ));
// synopsys translate_off
defparam \global_reset~input .bus_hold = "false";
defparam \global_reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G28
cycloneiv_clkctrl \global_reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\global_reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\global_reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \global_reset~inputclkctrl .clock_type = "global clock";
defparam \global_reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X63_Y67_N15
cycloneiv_io_ibuf \instruction[12]~input (
	.i(instruction[12]),
	.ibar(gnd),
	.o(\instruction[12]~input_o ));
// synopsys translate_off
defparam \instruction[12]~input .bus_hold = "false";
defparam \instruction[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y26_N1
cycloneiv_io_ibuf \instruction[28]~input (
	.i(instruction[28]),
	.ibar(gnd),
	.o(\instruction[28]~input_o ));
// synopsys translate_off
defparam \instruction[28]~input .bus_hold = "false";
defparam \instruction[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y46_N1
cycloneiv_io_ibuf \instruction[17]~input (
	.i(instruction[17]),
	.ibar(gnd),
	.o(\instruction[17]~input_o ));
// synopsys translate_off
defparam \instruction[17]~input .bus_hold = "false";
defparam \instruction[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y52_N1
cycloneiv_io_ibuf \instruction[27]~input (
	.i(instruction[27]),
	.ibar(gnd),
	.o(\instruction[27]~input_o ));
// synopsys translate_off
defparam \instruction[27]~input .bus_hold = "false";
defparam \instruction[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X80_Y54_N10
cycloneiv_lcell_comb \inst|REG_mux|tsb0|loop0:1:tsb|outp~0 (
// Equation(s):
// \inst|REG_mux|tsb0|loop0:1:tsb|outp~0_combout  = (\instruction[28]~input_o  & (((\instruction[17]~input_o )))) # (!\instruction[28]~input_o  & ((\instruction[27]~input_o  & ((\instruction[17]~input_o ))) # (!\instruction[27]~input_o  & 
// (\instruction[12]~input_o ))))

	.dataa(\instruction[12]~input_o ),
	.datab(\instruction[28]~input_o ),
	.datac(\instruction[17]~input_o ),
	.datad(\instruction[27]~input_o ),
	.cin(gnd),
	.combout(\inst|REG_mux|tsb0|loop0:1:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|REG_mux|tsb0|loop0:1:tsb|outp~0 .lut_mask = 16'hF0E2;
defparam \inst|REG_mux|tsb0|loop0:1:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y42_N1
cycloneiv_io_ibuf \instruction[13]~input (
	.i(instruction[13]),
	.ibar(gnd),
	.o(\instruction[13]~input_o ));
// synopsys translate_off
defparam \instruction[13]~input .bus_hold = "false";
defparam \instruction[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y65_N22
cycloneiv_io_ibuf \instruction[18]~input (
	.i(instruction[18]),
	.ibar(gnd),
	.o(\instruction[18]~input_o ));
// synopsys translate_off
defparam \instruction[18]~input .bus_hold = "false";
defparam \instruction[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X80_Y54_N24
cycloneiv_lcell_comb \inst|REG_mux|tsb0|loop0:2:tsb|outp~0 (
// Equation(s):
// \inst|REG_mux|tsb0|loop0:2:tsb|outp~0_combout  = (\instruction[27]~input_o  & (((\instruction[18]~input_o )))) # (!\instruction[27]~input_o  & ((\instruction[28]~input_o  & ((\instruction[18]~input_o ))) # (!\instruction[28]~input_o  & 
// (\instruction[13]~input_o ))))

	.dataa(\instruction[13]~input_o ),
	.datab(\instruction[27]~input_o ),
	.datac(\instruction[28]~input_o ),
	.datad(\instruction[18]~input_o ),
	.cin(gnd),
	.combout(\inst|REG_mux|tsb0|loop0:2:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|REG_mux|tsb0|loop0:2:tsb|outp~0 .lut_mask = 16'hFE02;
defparam \inst|REG_mux|tsb0|loop0:2:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y49_N15
cycloneiv_io_ibuf \REG_write_inp~input (
	.i(REG_write_inp),
	.ibar(gnd),
	.o(\REG_write_inp~input_o ));
// synopsys translate_off
defparam \REG_write_inp~input .bus_hold = "false";
defparam \REG_write_inp~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y44_N1
cycloneiv_io_ibuf \instruction[11]~input (
	.i(instruction[11]),
	.ibar(gnd),
	.o(\instruction[11]~input_o ));
// synopsys translate_off
defparam \instruction[11]~input .bus_hold = "false";
defparam \instruction[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y67_N1
cycloneiv_io_ibuf \instruction[16]~input (
	.i(instruction[16]),
	.ibar(gnd),
	.o(\instruction[16]~input_o ));
// synopsys translate_off
defparam \instruction[16]~input .bus_hold = "false";
defparam \instruction[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X80_Y54_N28
cycloneiv_lcell_comb \inst|REG_mux|tsb0|loop0:0:tsb|outp~0 (
// Equation(s):
// \inst|REG_mux|tsb0|loop0:0:tsb|outp~0_combout  = (\instruction[28]~input_o  & (((\instruction[16]~input_o )))) # (!\instruction[28]~input_o  & ((\instruction[27]~input_o  & ((\instruction[16]~input_o ))) # (!\instruction[27]~input_o  & 
// (\instruction[11]~input_o ))))

	.dataa(\instruction[11]~input_o ),
	.datab(\instruction[16]~input_o ),
	.datac(\instruction[28]~input_o ),
	.datad(\instruction[27]~input_o ),
	.cin(gnd),
	.combout(\inst|REG_mux|tsb0|loop0:0:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|REG_mux|tsb0|loop0:0:tsb|outp~0 .lut_mask = 16'hCCCA;
defparam \inst|REG_mux|tsb0|loop0:0:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y54_N20
cycloneiv_lcell_comb \inst|registers|decode|Equal0~0 (
// Equation(s):
// \inst|registers|decode|Equal0~0_combout  = (!\inst|REG_mux|tsb0|loop0:1:tsb|outp~0_combout  & (!\inst|REG_mux|tsb0|loop0:2:tsb|outp~0_combout  & (\REG_write_inp~input_o  & !\inst|REG_mux|tsb0|loop0:0:tsb|outp~0_combout )))

	.dataa(\inst|REG_mux|tsb0|loop0:1:tsb|outp~0_combout ),
	.datab(\inst|REG_mux|tsb0|loop0:2:tsb|outp~0_combout ),
	.datac(\REG_write_inp~input_o ),
	.datad(\inst|REG_mux|tsb0|loop0:0:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst|registers|decode|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|decode|Equal0~0 .lut_mask = 16'h0010;
defparam \inst|registers|decode|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y55_N15
dffeas \inst|registers|loop0:0:reg|loop0:7:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_write_data_inp[7]~input_o ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registers|decode|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:0:reg|loop0:7:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:0:reg|loop0:7:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:0:reg|loop0:7:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y55_N21
dffeas \inst|registers|loop0:0:reg|loop0:7:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:0:reg|loop0:7:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:0:reg|loop0:7:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:0:reg|loop0:7:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:0:reg|loop0:7:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y55_N20
cycloneiv_lcell_comb \inst|registers|loop0:1:reg|loop0:7:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:1:reg|loop0:7:dff|master|q_t~feeder_combout  = \REG_write_data_inp[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[7]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:1:reg|loop0:7:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:1:reg|loop0:7:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:1:reg|loop0:7:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y54_N22
cycloneiv_lcell_comb \inst|registers|decode|Equal0~1 (
// Equation(s):
// \inst|registers|decode|Equal0~1_combout  = (!\inst|REG_mux|tsb0|loop0:1:tsb|outp~0_combout  & (!\inst|REG_mux|tsb0|loop0:2:tsb|outp~0_combout  & (\REG_write_inp~input_o  & \inst|REG_mux|tsb0|loop0:0:tsb|outp~0_combout )))

	.dataa(\inst|REG_mux|tsb0|loop0:1:tsb|outp~0_combout ),
	.datab(\inst|REG_mux|tsb0|loop0:2:tsb|outp~0_combout ),
	.datac(\REG_write_inp~input_o ),
	.datad(\inst|REG_mux|tsb0|loop0:0:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst|registers|decode|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|decode|Equal0~1 .lut_mask = 16'h1000;
defparam \inst|registers|decode|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y55_N21
dffeas \inst|registers|loop0:1:reg|loop0:7:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:1:reg|loop0:7:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:1:reg|loop0:7:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:1:reg|loop0:7:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:1:reg|loop0:7:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y55_N13
dffeas \inst|registers|loop0:1:reg|loop0:7:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:1:reg|loop0:7:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:1:reg|loop0:7:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:1:reg|loop0:7:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:1:reg|loop0:7:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N20
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~1 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~1_combout  = (\inst|registers|dec1|Equal0~1_combout  & (\inst|registers|loop0:0:reg|loop0:7:dff|slave|q_t~q  & ((\inst|registers|loop0:1:reg|loop0:7:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~0_combout 
// )))) # (!\inst|registers|dec1|Equal0~1_combout  & (((\inst|registers|loop0:1:reg|loop0:7:dff|slave|q_t~q )) # (!\inst|registers|dec1|Equal0~0_combout )))

	.dataa(\inst|registers|dec1|Equal0~1_combout ),
	.datab(\inst|registers|dec1|Equal0~0_combout ),
	.datac(\inst|registers|loop0:0:reg|loop0:7:dff|slave|q_t~q ),
	.datad(\inst|registers|loop0:1:reg|loop0:7:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~1 .lut_mask = 16'hF531;
defparam \inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N24
cycloneiv_lcell_comb \inst|registers|dec1|Equal0~3 (
// Equation(s):
// \inst|registers|dec1|Equal0~3_combout  = (!\instruction[21]~input_o  & (\instruction[22]~input_o  & !\instruction[23]~input_o ))

	.dataa(\instruction[21]~input_o ),
	.datab(gnd),
	.datac(\instruction[22]~input_o ),
	.datad(\instruction[23]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|dec1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|dec1|Equal0~3 .lut_mask = 16'h0050;
defparam \inst|registers|dec1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y55_N0
cycloneiv_lcell_comb \inst|registers|loop0:3:reg|loop0:7:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:3:reg|loop0:7:dff|master|q_t~feeder_combout  = \REG_write_data_inp[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[7]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:3:reg|loop0:7:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:3:reg|loop0:7:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:3:reg|loop0:7:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y54_N30
cycloneiv_lcell_comb \inst|registers|decode|Equal0~3 (
// Equation(s):
// \inst|registers|decode|Equal0~3_combout  = (\inst|REG_mux|tsb0|loop0:1:tsb|outp~0_combout  & (!\inst|REG_mux|tsb0|loop0:2:tsb|outp~0_combout  & (\REG_write_inp~input_o  & \inst|REG_mux|tsb0|loop0:0:tsb|outp~0_combout )))

	.dataa(\inst|REG_mux|tsb0|loop0:1:tsb|outp~0_combout ),
	.datab(\inst|REG_mux|tsb0|loop0:2:tsb|outp~0_combout ),
	.datac(\REG_write_inp~input_o ),
	.datad(\inst|REG_mux|tsb0|loop0:0:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst|registers|decode|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|decode|Equal0~3 .lut_mask = 16'h2000;
defparam \inst|registers|decode|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y55_N1
dffeas \inst|registers|loop0:3:reg|loop0:7:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:3:reg|loop0:7:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:3:reg|loop0:7:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:3:reg|loop0:7:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:3:reg|loop0:7:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y55_N4
cycloneiv_lcell_comb \inst|registers|loop0:3:reg|loop0:7:dff|slave|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:3:reg|loop0:7:dff|slave|q_t~feeder_combout  = \inst|registers|loop0:3:reg|loop0:7:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|registers|loop0:3:reg|loop0:7:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop0:3:reg|loop0:7:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:3:reg|loop0:7:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:3:reg|loop0:7:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y55_N5
dffeas \inst|registers|loop0:3:reg|loop0:7:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:3:reg|loop0:7:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:3:reg|loop0:7:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:3:reg|loop0:7:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:3:reg|loop0:7:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N16
cycloneiv_lcell_comb \inst|registers|dec1|Equal0~2 (
// Equation(s):
// \inst|registers|dec1|Equal0~2_combout  = (\instruction[21]~input_o  & (\instruction[22]~input_o  & !\instruction[23]~input_o ))

	.dataa(\instruction[21]~input_o ),
	.datab(gnd),
	.datac(\instruction[22]~input_o ),
	.datad(\instruction[23]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|dec1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|dec1|Equal0~2 .lut_mask = 16'h00A0;
defparam \inst|registers|dec1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y54_N0
cycloneiv_lcell_comb \inst|registers|decode|Equal0~2 (
// Equation(s):
// \inst|registers|decode|Equal0~2_combout  = (\inst|REG_mux|tsb0|loop0:1:tsb|outp~0_combout  & (!\inst|REG_mux|tsb0|loop0:2:tsb|outp~0_combout  & (\REG_write_inp~input_o  & !\inst|REG_mux|tsb0|loop0:0:tsb|outp~0_combout )))

	.dataa(\inst|REG_mux|tsb0|loop0:1:tsb|outp~0_combout ),
	.datab(\inst|REG_mux|tsb0|loop0:2:tsb|outp~0_combout ),
	.datac(\REG_write_inp~input_o ),
	.datad(\inst|REG_mux|tsb0|loop0:0:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst|registers|decode|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|decode|Equal0~2 .lut_mask = 16'h0020;
defparam \inst|registers|decode|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y55_N23
dffeas \inst|registers|loop0:2:reg|loop0:7:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_write_data_inp[7]~input_o ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registers|decode|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:2:reg|loop0:7:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:2:reg|loop0:7:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:2:reg|loop0:7:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y55_N29
dffeas \inst|registers|loop0:2:reg|loop0:7:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:2:reg|loop0:7:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:2:reg|loop0:7:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:2:reg|loop0:7:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:2:reg|loop0:7:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y55_N22
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~2 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~2_combout  = (\inst|registers|dec1|Equal0~3_combout  & (\inst|registers|loop0:2:reg|loop0:7:dff|slave|q_t~q  & ((\inst|registers|loop0:3:reg|loop0:7:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~2_combout 
// )))) # (!\inst|registers|dec1|Equal0~3_combout  & ((\inst|registers|loop0:3:reg|loop0:7:dff|slave|q_t~q ) # ((!\inst|registers|dec1|Equal0~2_combout ))))

	.dataa(\inst|registers|dec1|Equal0~3_combout ),
	.datab(\inst|registers|loop0:3:reg|loop0:7:dff|slave|q_t~q ),
	.datac(\inst|registers|dec1|Equal0~2_combout ),
	.datad(\inst|registers|loop0:2:reg|loop0:7:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~2 .lut_mask = 16'hCF45;
defparam \inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y56_N4
cycloneiv_lcell_comb \inst|registers|loop0:7:reg|loop0:7:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:7:reg|loop0:7:dff|master|q_t~feeder_combout  = \REG_write_data_inp[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[7]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:7:reg|loop0:7:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:7:reg|loop0:7:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:7:reg|loop0:7:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y54_N18
cycloneiv_lcell_comb \inst|registers|decode|Equal0~7 (
// Equation(s):
// \inst|registers|decode|Equal0~7_combout  = (\inst|REG_mux|tsb0|loop0:1:tsb|outp~0_combout  & (\inst|REG_mux|tsb0|loop0:2:tsb|outp~0_combout  & (\REG_write_inp~input_o  & \inst|REG_mux|tsb0|loop0:0:tsb|outp~0_combout )))

	.dataa(\inst|REG_mux|tsb0|loop0:1:tsb|outp~0_combout ),
	.datab(\inst|REG_mux|tsb0|loop0:2:tsb|outp~0_combout ),
	.datac(\REG_write_inp~input_o ),
	.datad(\inst|REG_mux|tsb0|loop0:0:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst|registers|decode|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|decode|Equal0~7 .lut_mask = 16'h8000;
defparam \inst|registers|decode|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y56_N5
dffeas \inst|registers|loop0:7:reg|loop0:7:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:7:reg|loop0:7:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:7:reg|loop0:7:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:7:reg|loop0:7:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:7:reg|loop0:7:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y56_N23
dffeas \inst|registers|loop0:7:reg|loop0:7:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:7:reg|loop0:7:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:7:reg|loop0:7:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:7:reg|loop0:7:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:7:reg|loop0:7:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N20
cycloneiv_lcell_comb \inst|registers|dec1|Equal0~6 (
// Equation(s):
// \inst|registers|dec1|Equal0~6_combout  = (\instruction[21]~input_o  & (\instruction[22]~input_o  & \instruction[23]~input_o ))

	.dataa(\instruction[21]~input_o ),
	.datab(gnd),
	.datac(\instruction[22]~input_o ),
	.datad(\instruction[23]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|dec1|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|dec1|Equal0~6 .lut_mask = 16'hA000;
defparam \inst|registers|dec1|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N6
cycloneiv_lcell_comb \inst|registers|loop0:6:reg|loop0:7:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:6:reg|loop0:7:dff|master|q_t~feeder_combout  = \REG_write_data_inp[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[7]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:6:reg|loop0:7:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:6:reg|loop0:7:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:6:reg|loop0:7:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y54_N4
cycloneiv_lcell_comb \inst|registers|decode|Equal0~6 (
// Equation(s):
// \inst|registers|decode|Equal0~6_combout  = (\inst|REG_mux|tsb0|loop0:1:tsb|outp~0_combout  & (\inst|REG_mux|tsb0|loop0:2:tsb|outp~0_combout  & (\REG_write_inp~input_o  & !\inst|REG_mux|tsb0|loop0:0:tsb|outp~0_combout )))

	.dataa(\inst|REG_mux|tsb0|loop0:1:tsb|outp~0_combout ),
	.datab(\inst|REG_mux|tsb0|loop0:2:tsb|outp~0_combout ),
	.datac(\REG_write_inp~input_o ),
	.datad(\inst|REG_mux|tsb0|loop0:0:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst|registers|decode|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|decode|Equal0~6 .lut_mask = 16'h0080;
defparam \inst|registers|decode|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y56_N7
dffeas \inst|registers|loop0:6:reg|loop0:7:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:6:reg|loop0:7:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:6:reg|loop0:7:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:6:reg|loop0:7:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:6:reg|loop0:7:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y56_N31
dffeas \inst|registers|loop0:6:reg|loop0:7:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:6:reg|loop0:7:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:6:reg|loop0:7:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:6:reg|loop0:7:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:6:reg|loop0:7:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N22
cycloneiv_lcell_comb \inst|registers|dec1|Equal0~7 (
// Equation(s):
// \inst|registers|dec1|Equal0~7_combout  = (!\instruction[21]~input_o  & (\instruction[22]~input_o  & \instruction[23]~input_o ))

	.dataa(\instruction[21]~input_o ),
	.datab(gnd),
	.datac(\instruction[22]~input_o ),
	.datad(\instruction[23]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|dec1|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|dec1|Equal0~7 .lut_mask = 16'h5000;
defparam \inst|registers|dec1|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y56_N30
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~4 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~4_combout  = (\inst|registers|loop0:7:reg|loop0:7:dff|slave|q_t~q  & (((\inst|registers|loop0:6:reg|loop0:7:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~7_combout )))) # 
// (!\inst|registers|loop0:7:reg|loop0:7:dff|slave|q_t~q  & (!\inst|registers|dec1|Equal0~6_combout  & ((\inst|registers|loop0:6:reg|loop0:7:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~7_combout ))))

	.dataa(\inst|registers|loop0:7:reg|loop0:7:dff|slave|q_t~q ),
	.datab(\inst|registers|dec1|Equal0~6_combout ),
	.datac(\inst|registers|loop0:6:reg|loop0:7:dff|slave|q_t~q ),
	.datad(\inst|registers|dec1|Equal0~7_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~4 .lut_mask = 16'hB0BB;
defparam \inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N10
cycloneiv_lcell_comb \inst|registers|loop0:4:reg|loop0:7:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:4:reg|loop0:7:dff|master|q_t~feeder_combout  = \REG_write_data_inp[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[7]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:4:reg|loop0:7:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:4:reg|loop0:7:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:4:reg|loop0:7:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y54_N8
cycloneiv_lcell_comb \inst|registers|decode|Equal0~4 (
// Equation(s):
// \inst|registers|decode|Equal0~4_combout  = (!\inst|REG_mux|tsb0|loop0:1:tsb|outp~0_combout  & (\inst|REG_mux|tsb0|loop0:2:tsb|outp~0_combout  & (\REG_write_inp~input_o  & !\inst|REG_mux|tsb0|loop0:0:tsb|outp~0_combout )))

	.dataa(\inst|REG_mux|tsb0|loop0:1:tsb|outp~0_combout ),
	.datab(\inst|REG_mux|tsb0|loop0:2:tsb|outp~0_combout ),
	.datac(\REG_write_inp~input_o ),
	.datad(\inst|REG_mux|tsb0|loop0:0:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst|registers|decode|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|decode|Equal0~4 .lut_mask = 16'h0040;
defparam \inst|registers|decode|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y54_N11
dffeas \inst|registers|loop0:4:reg|loop0:7:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:4:reg|loop0:7:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:4:reg|loop0:7:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:4:reg|loop0:7:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:4:reg|loop0:7:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N6
cycloneiv_lcell_comb \inst|registers|loop0:4:reg|loop0:7:dff|slave|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:4:reg|loop0:7:dff|slave|q_t~feeder_combout  = \inst|registers|loop0:4:reg|loop0:7:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|registers|loop0:4:reg|loop0:7:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop0:4:reg|loop0:7:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:4:reg|loop0:7:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:4:reg|loop0:7:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y54_N7
dffeas \inst|registers|loop0:4:reg|loop0:7:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:4:reg|loop0:7:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:4:reg|loop0:7:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:4:reg|loop0:7:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:4:reg|loop0:7:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N6
cycloneiv_lcell_comb \inst|registers|dec1|Equal0~4 (
// Equation(s):
// \inst|registers|dec1|Equal0~4_combout  = (\instruction[21]~input_o  & (!\instruction[22]~input_o  & \instruction[23]~input_o ))

	.dataa(\instruction[21]~input_o ),
	.datab(gnd),
	.datac(\instruction[22]~input_o ),
	.datad(\instruction[23]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|dec1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|dec1|Equal0~4 .lut_mask = 16'h0A00;
defparam \inst|registers|dec1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N30
cycloneiv_lcell_comb \inst|registers|dec1|Equal0~5 (
// Equation(s):
// \inst|registers|dec1|Equal0~5_combout  = (!\instruction[21]~input_o  & (!\instruction[22]~input_o  & \instruction[23]~input_o ))

	.dataa(\instruction[21]~input_o ),
	.datab(gnd),
	.datac(\instruction[22]~input_o ),
	.datad(\instruction[23]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|dec1|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|dec1|Equal0~5 .lut_mask = 16'h0500;
defparam \inst|registers|dec1|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N12
cycloneiv_lcell_comb \inst|registers|loop0:5:reg|loop0:7:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:5:reg|loop0:7:dff|master|q_t~feeder_combout  = \REG_write_data_inp[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[7]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:5:reg|loop0:7:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:5:reg|loop0:7:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:5:reg|loop0:7:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y54_N2
cycloneiv_lcell_comb \inst|registers|decode|Equal0~5 (
// Equation(s):
// \inst|registers|decode|Equal0~5_combout  = (!\inst|REG_mux|tsb0|loop0:1:tsb|outp~0_combout  & (\inst|REG_mux|tsb0|loop0:2:tsb|outp~0_combout  & (\REG_write_inp~input_o  & \inst|REG_mux|tsb0|loop0:0:tsb|outp~0_combout )))

	.dataa(\inst|REG_mux|tsb0|loop0:1:tsb|outp~0_combout ),
	.datab(\inst|REG_mux|tsb0|loop0:2:tsb|outp~0_combout ),
	.datac(\REG_write_inp~input_o ),
	.datad(\inst|REG_mux|tsb0|loop0:0:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst|registers|decode|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|decode|Equal0~5 .lut_mask = 16'h4000;
defparam \inst|registers|decode|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y54_N13
dffeas \inst|registers|loop0:5:reg|loop0:7:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:5:reg|loop0:7:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:5:reg|loop0:7:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:5:reg|loop0:7:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:5:reg|loop0:7:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N24
cycloneiv_lcell_comb \inst|registers|loop0:5:reg|loop0:7:dff|slave|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:5:reg|loop0:7:dff|slave|q_t~feeder_combout  = \inst|registers|loop0:5:reg|loop0:7:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|registers|loop0:5:reg|loop0:7:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop0:5:reg|loop0:7:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:5:reg|loop0:7:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:5:reg|loop0:7:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y54_N25
dffeas \inst|registers|loop0:5:reg|loop0:7:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:5:reg|loop0:7:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:5:reg|loop0:7:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:5:reg|loop0:7:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:5:reg|loop0:7:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N0
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~3 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~3_combout  = (\inst|registers|loop0:4:reg|loop0:7:dff|slave|q_t~q  & (((\inst|registers|loop0:5:reg|loop0:7:dff|slave|q_t~q )) # (!\inst|registers|dec1|Equal0~4_combout ))) # 
// (!\inst|registers|loop0:4:reg|loop0:7:dff|slave|q_t~q  & (!\inst|registers|dec1|Equal0~5_combout  & ((\inst|registers|loop0:5:reg|loop0:7:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~4_combout ))))

	.dataa(\inst|registers|loop0:4:reg|loop0:7:dff|slave|q_t~q ),
	.datab(\inst|registers|dec1|Equal0~4_combout ),
	.datac(\inst|registers|dec1|Equal0~5_combout ),
	.datad(\inst|registers|loop0:5:reg|loop0:7:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~3 .lut_mask = 16'hAF23;
defparam \inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N16
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~5 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~5_combout  = (\inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~1_combout  & (\inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~2_combout  & (\inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~4_combout  & 
// \inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~3_combout )))

	.dataa(\inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~1_combout ),
	.datab(\inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~2_combout ),
	.datac(\inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~4_combout ),
	.datad(\inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~3_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~5 .lut_mask = 16'h8000;
defparam \inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y56_N8
cycloneiv_io_ibuf \REG_write_data_inp[6]~input (
	.i(REG_write_data_inp[6]),
	.ibar(gnd),
	.o(\REG_write_data_inp[6]~input_o ));
// synopsys translate_off
defparam \REG_write_data_inp[6]~input .bus_hold = "false";
defparam \REG_write_data_inp[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X78_Y54_N23
dffeas \inst|registers|loop0:4:reg|loop0:6:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_write_data_inp[6]~input_o ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registers|decode|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:4:reg|loop0:6:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:4:reg|loop0:6:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:4:reg|loop0:6:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y54_N17
dffeas \inst|registers|loop0:4:reg|loop0:6:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:4:reg|loop0:6:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:4:reg|loop0:6:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:4:reg|loop0:6:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:4:reg|loop0:6:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N28
cycloneiv_lcell_comb \inst|registers|loop0:5:reg|loop0:6:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:5:reg|loop0:6:dff|master|q_t~feeder_combout  = \REG_write_data_inp[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[6]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:5:reg|loop0:6:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:5:reg|loop0:6:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:5:reg|loop0:6:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y54_N29
dffeas \inst|registers|loop0:5:reg|loop0:6:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:5:reg|loop0:6:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:5:reg|loop0:6:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:5:reg|loop0:6:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:5:reg|loop0:6:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N6
cycloneiv_lcell_comb \inst|registers|loop0:5:reg|loop0:6:dff|slave|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:5:reg|loop0:6:dff|slave|q_t~feeder_combout  = \inst|registers|loop0:5:reg|loop0:6:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|registers|loop0:5:reg|loop0:6:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop0:5:reg|loop0:6:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:5:reg|loop0:6:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:5:reg|loop0:6:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y54_N7
dffeas \inst|registers|loop0:5:reg|loop0:6:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:5:reg|loop0:6:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:5:reg|loop0:6:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:5:reg|loop0:6:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:5:reg|loop0:6:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N2
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~3 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~3_combout  = (\inst|registers|loop0:4:reg|loop0:6:dff|slave|q_t~q  & (((\inst|registers|loop0:5:reg|loop0:6:dff|slave|q_t~q )) # (!\inst|registers|dec1|Equal0~4_combout ))) # 
// (!\inst|registers|loop0:4:reg|loop0:6:dff|slave|q_t~q  & (!\inst|registers|dec1|Equal0~5_combout  & ((\inst|registers|loop0:5:reg|loop0:6:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~4_combout ))))

	.dataa(\inst|registers|loop0:4:reg|loop0:6:dff|slave|q_t~q ),
	.datab(\inst|registers|dec1|Equal0~4_combout ),
	.datac(\inst|registers|dec1|Equal0~5_combout ),
	.datad(\inst|registers|loop0:5:reg|loop0:6:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~3 .lut_mask = 16'hAF23;
defparam \inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y55_N27
dffeas \inst|registers|loop0:1:reg|loop0:6:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_write_data_inp[6]~input_o ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registers|decode|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:1:reg|loop0:6:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:1:reg|loop0:6:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:1:reg|loop0:6:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y55_N19
dffeas \inst|registers|loop0:1:reg|loop0:6:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:1:reg|loop0:6:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:1:reg|loop0:6:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:1:reg|loop0:6:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:1:reg|loop0:6:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N4
cycloneiv_lcell_comb \inst|registers|loop0:0:reg|loop0:6:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:0:reg|loop0:6:dff|master|q_t~feeder_combout  = \REG_write_data_inp[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[6]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:0:reg|loop0:6:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:0:reg|loop0:6:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:0:reg|loop0:6:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y55_N5
dffeas \inst|registers|loop0:0:reg|loop0:6:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:0:reg|loop0:6:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:0:reg|loop0:6:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:0:reg|loop0:6:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:0:reg|loop0:6:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y55_N7
dffeas \inst|registers|loop0:0:reg|loop0:6:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:0:reg|loop0:6:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:0:reg|loop0:6:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:0:reg|loop0:6:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:0:reg|loop0:6:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N18
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~1 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~1_combout  = (\inst|registers|dec1|Equal0~1_combout  & (\inst|registers|loop0:0:reg|loop0:6:dff|slave|q_t~q  & ((\inst|registers|loop0:1:reg|loop0:6:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~0_combout 
// )))) # (!\inst|registers|dec1|Equal0~1_combout  & (((\inst|registers|loop0:1:reg|loop0:6:dff|slave|q_t~q )) # (!\inst|registers|dec1|Equal0~0_combout )))

	.dataa(\inst|registers|dec1|Equal0~1_combout ),
	.datab(\inst|registers|dec1|Equal0~0_combout ),
	.datac(\inst|registers|loop0:1:reg|loop0:6:dff|slave|q_t~q ),
	.datad(\inst|registers|loop0:0:reg|loop0:6:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~1 .lut_mask = 16'hF351;
defparam \inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y56_N15
dffeas \inst|registers|loop0:7:reg|loop0:6:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_write_data_inp[6]~input_o ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registers|decode|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:7:reg|loop0:6:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:7:reg|loop0:6:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:7:reg|loop0:6:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y56_N19
dffeas \inst|registers|loop0:7:reg|loop0:6:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:7:reg|loop0:6:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:7:reg|loop0:6:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:7:reg|loop0:6:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:7:reg|loop0:6:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y56_N17
dffeas \inst|registers|loop0:6:reg|loop0:6:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_write_data_inp[6]~input_o ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registers|decode|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:6:reg|loop0:6:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:6:reg|loop0:6:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:6:reg|loop0:6:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y56_N3
dffeas \inst|registers|loop0:6:reg|loop0:6:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:6:reg|loop0:6:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:6:reg|loop0:6:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:6:reg|loop0:6:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:6:reg|loop0:6:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y56_N18
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~4 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~4_combout  = (\inst|registers|dec1|Equal0~7_combout  & (\inst|registers|loop0:6:reg|loop0:6:dff|slave|q_t~q  & ((\inst|registers|loop0:7:reg|loop0:6:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~6_combout 
// )))) # (!\inst|registers|dec1|Equal0~7_combout  & (((\inst|registers|loop0:7:reg|loop0:6:dff|slave|q_t~q )) # (!\inst|registers|dec1|Equal0~6_combout )))

	.dataa(\inst|registers|dec1|Equal0~7_combout ),
	.datab(\inst|registers|dec1|Equal0~6_combout ),
	.datac(\inst|registers|loop0:7:reg|loop0:6:dff|slave|q_t~q ),
	.datad(\inst|registers|loop0:6:reg|loop0:6:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~4 .lut_mask = 16'hF351;
defparam \inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y55_N11
dffeas \inst|registers|loop0:3:reg|loop0:6:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_write_data_inp[6]~input_o ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registers|decode|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:3:reg|loop0:6:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:3:reg|loop0:6:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:3:reg|loop0:6:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y55_N16
cycloneiv_lcell_comb \inst|registers|loop0:3:reg|loop0:6:dff|slave|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:3:reg|loop0:6:dff|slave|q_t~feeder_combout  = \inst|registers|loop0:3:reg|loop0:6:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|registers|loop0:3:reg|loop0:6:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop0:3:reg|loop0:6:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:3:reg|loop0:6:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:3:reg|loop0:6:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y55_N17
dffeas \inst|registers|loop0:3:reg|loop0:6:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:3:reg|loop0:6:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:3:reg|loop0:6:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:3:reg|loop0:6:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:3:reg|loop0:6:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y55_N27
dffeas \inst|registers|loop0:2:reg|loop0:6:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_write_data_inp[6]~input_o ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registers|decode|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:2:reg|loop0:6:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:2:reg|loop0:6:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:2:reg|loop0:6:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y55_N19
dffeas \inst|registers|loop0:2:reg|loop0:6:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:2:reg|loop0:6:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:2:reg|loop0:6:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:2:reg|loop0:6:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:2:reg|loop0:6:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N18
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~2 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~2_combout  = (\inst|registers|loop0:3:reg|loop0:6:dff|slave|q_t~q  & (((\inst|registers|loop0:2:reg|loop0:6:dff|slave|q_t~q )) # (!\inst|registers|dec1|Equal0~3_combout ))) # 
// (!\inst|registers|loop0:3:reg|loop0:6:dff|slave|q_t~q  & (!\inst|registers|dec1|Equal0~2_combout  & ((\inst|registers|loop0:2:reg|loop0:6:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~3_combout ))))

	.dataa(\inst|registers|loop0:3:reg|loop0:6:dff|slave|q_t~q ),
	.datab(\inst|registers|dec1|Equal0~3_combout ),
	.datac(\inst|registers|loop0:2:reg|loop0:6:dff|slave|q_t~q ),
	.datad(\inst|registers|dec1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~2 .lut_mask = 16'hA2F3;
defparam \inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y54_N26
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~5 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~5_combout  = (\inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~3_combout  & (\inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~1_combout  & (\inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~4_combout  & 
// \inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~2_combout )))

	.dataa(\inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~3_combout ),
	.datab(\inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~1_combout ),
	.datac(\inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~4_combout ),
	.datad(\inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~2_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~5 .lut_mask = 16'h8000;
defparam \inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y53_N8
cycloneiv_io_ibuf \REG_write_data_inp[5]~input (
	.i(REG_write_data_inp[5]),
	.ibar(gnd),
	.o(\REG_write_data_inp[5]~input_o ));
// synopsys translate_off
defparam \REG_write_data_inp[5]~input .bus_hold = "false";
defparam \REG_write_data_inp[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N14
cycloneiv_lcell_comb \inst|registers|loop0:4:reg|loop0:5:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:4:reg|loop0:5:dff|master|q_t~feeder_combout  = \REG_write_data_inp[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[5]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:4:reg|loop0:5:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:4:reg|loop0:5:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:4:reg|loop0:5:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y54_N15
dffeas \inst|registers|loop0:4:reg|loop0:5:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:4:reg|loop0:5:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:4:reg|loop0:5:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:4:reg|loop0:5:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:4:reg|loop0:5:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y54_N3
dffeas \inst|registers|loop0:4:reg|loop0:5:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:4:reg|loop0:5:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:4:reg|loop0:5:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:4:reg|loop0:5:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:4:reg|loop0:5:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y54_N21
dffeas \inst|registers|loop0:5:reg|loop0:5:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_write_data_inp[5]~input_o ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registers|decode|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:5:reg|loop0:5:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:5:reg|loop0:5:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:5:reg|loop0:5:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N22
cycloneiv_lcell_comb \inst|registers|loop0:5:reg|loop0:5:dff|slave|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:5:reg|loop0:5:dff|slave|q_t~feeder_combout  = \inst|registers|loop0:5:reg|loop0:5:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|registers|loop0:5:reg|loop0:5:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop0:5:reg|loop0:5:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:5:reg|loop0:5:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:5:reg|loop0:5:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y54_N23
dffeas \inst|registers|loop0:5:reg|loop0:5:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:5:reg|loop0:5:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:5:reg|loop0:5:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:5:reg|loop0:5:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:5:reg|loop0:5:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N18
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~3 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~3_combout  = (\inst|registers|loop0:4:reg|loop0:5:dff|slave|q_t~q  & (((\inst|registers|loop0:5:reg|loop0:5:dff|slave|q_t~q )) # (!\inst|registers|dec1|Equal0~4_combout ))) # 
// (!\inst|registers|loop0:4:reg|loop0:5:dff|slave|q_t~q  & (!\inst|registers|dec1|Equal0~5_combout  & ((\inst|registers|loop0:5:reg|loop0:5:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~4_combout ))))

	.dataa(\inst|registers|loop0:4:reg|loop0:5:dff|slave|q_t~q ),
	.datab(\inst|registers|dec1|Equal0~4_combout ),
	.datac(\inst|registers|dec1|Equal0~5_combout ),
	.datad(\inst|registers|loop0:5:reg|loop0:5:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~3 .lut_mask = 16'hAF23;
defparam \inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y56_N21
dffeas \inst|registers|loop0:7:reg|loop0:5:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_write_data_inp[5]~input_o ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registers|decode|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:7:reg|loop0:5:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:7:reg|loop0:5:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:7:reg|loop0:5:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y56_N16
cycloneiv_lcell_comb \inst|registers|loop0:7:reg|loop0:5:dff|slave|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:7:reg|loop0:5:dff|slave|q_t~feeder_combout  = \inst|registers|loop0:7:reg|loop0:5:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|registers|loop0:7:reg|loop0:5:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop0:7:reg|loop0:5:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:7:reg|loop0:5:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:7:reg|loop0:5:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y56_N17
dffeas \inst|registers|loop0:7:reg|loop0:5:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:7:reg|loop0:5:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:7:reg|loop0:5:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:7:reg|loop0:5:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:7:reg|loop0:5:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N22
cycloneiv_lcell_comb \inst|registers|loop0:6:reg|loop0:5:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:6:reg|loop0:5:dff|master|q_t~feeder_combout  = \REG_write_data_inp[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[5]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:6:reg|loop0:5:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:6:reg|loop0:5:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:6:reg|loop0:5:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y56_N23
dffeas \inst|registers|loop0:6:reg|loop0:5:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:6:reg|loop0:5:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:6:reg|loop0:5:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:6:reg|loop0:5:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:6:reg|loop0:5:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y56_N16
cycloneiv_lcell_comb \inst|registers|loop0:6:reg|loop0:5:dff|slave|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:6:reg|loop0:5:dff|slave|q_t~feeder_combout  = \inst|registers|loop0:6:reg|loop0:5:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|registers|loop0:6:reg|loop0:5:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop0:6:reg|loop0:5:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:6:reg|loop0:5:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:6:reg|loop0:5:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y56_N17
dffeas \inst|registers|loop0:6:reg|loop0:5:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:6:reg|loop0:5:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:6:reg|loop0:5:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:6:reg|loop0:5:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:6:reg|loop0:5:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N2
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~4 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~4_combout  = (\inst|registers|dec1|Equal0~7_combout  & (\inst|registers|loop0:6:reg|loop0:5:dff|slave|q_t~q  & ((\inst|registers|loop0:7:reg|loop0:5:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~6_combout 
// )))) # (!\inst|registers|dec1|Equal0~7_combout  & (((\inst|registers|loop0:7:reg|loop0:5:dff|slave|q_t~q )) # (!\inst|registers|dec1|Equal0~6_combout )))

	.dataa(\inst|registers|dec1|Equal0~7_combout ),
	.datab(\inst|registers|dec1|Equal0~6_combout ),
	.datac(\inst|registers|loop0:7:reg|loop0:5:dff|slave|q_t~q ),
	.datad(\inst|registers|loop0:6:reg|loop0:5:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~4 .lut_mask = 16'hF351;
defparam \inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y55_N24
cycloneiv_lcell_comb \inst|registers|loop0:3:reg|loop0:5:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:3:reg|loop0:5:dff|master|q_t~feeder_combout  = \REG_write_data_inp[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[5]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:3:reg|loop0:5:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:3:reg|loop0:5:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:3:reg|loop0:5:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y55_N25
dffeas \inst|registers|loop0:3:reg|loop0:5:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:3:reg|loop0:5:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:3:reg|loop0:5:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:3:reg|loop0:5:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:3:reg|loop0:5:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y55_N30
cycloneiv_lcell_comb \inst|registers|loop0:3:reg|loop0:5:dff|slave|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:3:reg|loop0:5:dff|slave|q_t~feeder_combout  = \inst|registers|loop0:3:reg|loop0:5:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|registers|loop0:3:reg|loop0:5:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop0:3:reg|loop0:5:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:3:reg|loop0:5:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:3:reg|loop0:5:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y55_N31
dffeas \inst|registers|loop0:3:reg|loop0:5:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:3:reg|loop0:5:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:3:reg|loop0:5:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:3:reg|loop0:5:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:3:reg|loop0:5:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y55_N31
dffeas \inst|registers|loop0:2:reg|loop0:5:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_write_data_inp[5]~input_o ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registers|decode|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:2:reg|loop0:5:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:2:reg|loop0:5:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:2:reg|loop0:5:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y55_N13
dffeas \inst|registers|loop0:2:reg|loop0:5:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:2:reg|loop0:5:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:2:reg|loop0:5:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:2:reg|loop0:5:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:2:reg|loop0:5:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y55_N28
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~2 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~2_combout  = (\inst|registers|dec1|Equal0~3_combout  & (\inst|registers|loop0:2:reg|loop0:5:dff|slave|q_t~q  & ((\inst|registers|loop0:3:reg|loop0:5:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~2_combout 
// )))) # (!\inst|registers|dec1|Equal0~3_combout  & ((\inst|registers|loop0:3:reg|loop0:5:dff|slave|q_t~q ) # ((!\inst|registers|dec1|Equal0~2_combout ))))

	.dataa(\inst|registers|dec1|Equal0~3_combout ),
	.datab(\inst|registers|loop0:3:reg|loop0:5:dff|slave|q_t~q ),
	.datac(\inst|registers|dec1|Equal0~2_combout ),
	.datad(\inst|registers|loop0:2:reg|loop0:5:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~2 .lut_mask = 16'hCF45;
defparam \inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y55_N17
dffeas \inst|registers|loop0:1:reg|loop0:5:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_write_data_inp[5]~input_o ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registers|decode|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:1:reg|loop0:5:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:1:reg|loop0:5:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:1:reg|loop0:5:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y55_N29
dffeas \inst|registers|loop0:1:reg|loop0:5:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:1:reg|loop0:5:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:1:reg|loop0:5:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:1:reg|loop0:5:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:1:reg|loop0:5:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N26
cycloneiv_lcell_comb \inst|registers|loop0:0:reg|loop0:5:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:0:reg|loop0:5:dff|master|q_t~feeder_combout  = \REG_write_data_inp[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[5]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:0:reg|loop0:5:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:0:reg|loop0:5:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:0:reg|loop0:5:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y55_N27
dffeas \inst|registers|loop0:0:reg|loop0:5:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:0:reg|loop0:5:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:0:reg|loop0:5:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:0:reg|loop0:5:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:0:reg|loop0:5:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y55_N17
dffeas \inst|registers|loop0:0:reg|loop0:5:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:0:reg|loop0:5:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:0:reg|loop0:5:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:0:reg|loop0:5:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:0:reg|loop0:5:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N28
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~1 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~1_combout  = (\inst|registers|dec1|Equal0~1_combout  & (\inst|registers|loop0:0:reg|loop0:5:dff|slave|q_t~q  & ((\inst|registers|loop0:1:reg|loop0:5:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~0_combout 
// )))) # (!\inst|registers|dec1|Equal0~1_combout  & (((\inst|registers|loop0:1:reg|loop0:5:dff|slave|q_t~q )) # (!\inst|registers|dec1|Equal0~0_combout )))

	.dataa(\inst|registers|dec1|Equal0~1_combout ),
	.datab(\inst|registers|dec1|Equal0~0_combout ),
	.datac(\inst|registers|loop0:1:reg|loop0:5:dff|slave|q_t~q ),
	.datad(\inst|registers|loop0:0:reg|loop0:5:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~1 .lut_mask = 16'hF351;
defparam \inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N20
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~5 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~5_combout  = (\inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~3_combout  & (\inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~4_combout  & (\inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~2_combout  & 
// \inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~1_combout )))

	.dataa(\inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~3_combout ),
	.datab(\inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~4_combout ),
	.datac(\inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~2_combout ),
	.datad(\inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~1_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~5 .lut_mask = 16'h8000;
defparam \inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y55_N8
cycloneiv_io_ibuf \REG_write_data_inp[4]~input (
	.i(REG_write_data_inp[4]),
	.ibar(gnd),
	.o(\REG_write_data_inp[4]~input_o ));
// synopsys translate_off
defparam \REG_write_data_inp[4]~input .bus_hold = "false";
defparam \REG_write_data_inp[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X78_Y55_N6
cycloneiv_lcell_comb \inst|registers|loop0:1:reg|loop0:4:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:1:reg|loop0:4:dff|master|q_t~feeder_combout  = \REG_write_data_inp[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[4]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:1:reg|loop0:4:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:1:reg|loop0:4:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:1:reg|loop0:4:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y55_N7
dffeas \inst|registers|loop0:1:reg|loop0:4:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:1:reg|loop0:4:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:1:reg|loop0:4:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:1:reg|loop0:4:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:1:reg|loop0:4:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y55_N11
dffeas \inst|registers|loop0:1:reg|loop0:4:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:1:reg|loop0:4:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:1:reg|loop0:4:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:1:reg|loop0:4:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:1:reg|loop0:4:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N8
cycloneiv_lcell_comb \inst|registers|loop0:0:reg|loop0:4:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:0:reg|loop0:4:dff|master|q_t~feeder_combout  = \REG_write_data_inp[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[4]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:0:reg|loop0:4:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:0:reg|loop0:4:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:0:reg|loop0:4:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y55_N9
dffeas \inst|registers|loop0:0:reg|loop0:4:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:0:reg|loop0:4:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:0:reg|loop0:4:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:0:reg|loop0:4:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:0:reg|loop0:4:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y55_N1
dffeas \inst|registers|loop0:0:reg|loop0:4:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:0:reg|loop0:4:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:0:reg|loop0:4:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:0:reg|loop0:4:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:0:reg|loop0:4:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N10
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~1 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~1_combout  = (\inst|registers|dec1|Equal0~1_combout  & (\inst|registers|loop0:0:reg|loop0:4:dff|slave|q_t~q  & ((\inst|registers|loop0:1:reg|loop0:4:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~0_combout 
// )))) # (!\inst|registers|dec1|Equal0~1_combout  & (((\inst|registers|loop0:1:reg|loop0:4:dff|slave|q_t~q )) # (!\inst|registers|dec1|Equal0~0_combout )))

	.dataa(\inst|registers|dec1|Equal0~1_combout ),
	.datab(\inst|registers|dec1|Equal0~0_combout ),
	.datac(\inst|registers|loop0:1:reg|loop0:4:dff|slave|q_t~q ),
	.datad(\inst|registers|loop0:0:reg|loop0:4:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~1 .lut_mask = 16'hF351;
defparam \inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y56_N26
cycloneiv_lcell_comb \inst|registers|loop0:7:reg|loop0:4:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:7:reg|loop0:4:dff|master|q_t~feeder_combout  = \REG_write_data_inp[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[4]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:7:reg|loop0:4:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:7:reg|loop0:4:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:7:reg|loop0:4:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y56_N27
dffeas \inst|registers|loop0:7:reg|loop0:4:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:7:reg|loop0:4:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:7:reg|loop0:4:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:7:reg|loop0:4:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:7:reg|loop0:4:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y56_N13
dffeas \inst|registers|loop0:7:reg|loop0:4:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:7:reg|loop0:4:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:7:reg|loop0:4:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:7:reg|loop0:4:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:7:reg|loop0:4:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N0
cycloneiv_lcell_comb \inst|registers|loop0:6:reg|loop0:4:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:6:reg|loop0:4:dff|master|q_t~feeder_combout  = \REG_write_data_inp[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[4]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:6:reg|loop0:4:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:6:reg|loop0:4:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:6:reg|loop0:4:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y56_N1
dffeas \inst|registers|loop0:6:reg|loop0:4:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:6:reg|loop0:4:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:6:reg|loop0:4:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:6:reg|loop0:4:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:6:reg|loop0:4:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y56_N29
dffeas \inst|registers|loop0:6:reg|loop0:4:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:6:reg|loop0:4:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:6:reg|loop0:4:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:6:reg|loop0:4:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:6:reg|loop0:4:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y56_N12
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~4 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~4_combout  = (\inst|registers|dec1|Equal0~7_combout  & (\inst|registers|loop0:6:reg|loop0:4:dff|slave|q_t~q  & ((\inst|registers|loop0:7:reg|loop0:4:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~6_combout 
// )))) # (!\inst|registers|dec1|Equal0~7_combout  & (((\inst|registers|loop0:7:reg|loop0:4:dff|slave|q_t~q )) # (!\inst|registers|dec1|Equal0~6_combout )))

	.dataa(\inst|registers|dec1|Equal0~7_combout ),
	.datab(\inst|registers|dec1|Equal0~6_combout ),
	.datac(\inst|registers|loop0:7:reg|loop0:4:dff|slave|q_t~q ),
	.datad(\inst|registers|loop0:6:reg|loop0:4:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~4 .lut_mask = 16'hF351;
defparam \inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y55_N18
cycloneiv_lcell_comb \inst|registers|loop0:3:reg|loop0:4:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:3:reg|loop0:4:dff|master|q_t~feeder_combout  = \REG_write_data_inp[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[4]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:3:reg|loop0:4:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:3:reg|loop0:4:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:3:reg|loop0:4:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y55_N19
dffeas \inst|registers|loop0:3:reg|loop0:4:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:3:reg|loop0:4:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:3:reg|loop0:4:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:3:reg|loop0:4:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:3:reg|loop0:4:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y55_N14
cycloneiv_lcell_comb \inst|registers|loop0:3:reg|loop0:4:dff|slave|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:3:reg|loop0:4:dff|slave|q_t~feeder_combout  = \inst|registers|loop0:3:reg|loop0:4:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|registers|loop0:3:reg|loop0:4:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop0:3:reg|loop0:4:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:3:reg|loop0:4:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:3:reg|loop0:4:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y55_N15
dffeas \inst|registers|loop0:3:reg|loop0:4:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:3:reg|loop0:4:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:3:reg|loop0:4:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:3:reg|loop0:4:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:3:reg|loop0:4:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N14
cycloneiv_lcell_comb \inst|registers|loop0:2:reg|loop0:4:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:2:reg|loop0:4:dff|master|q_t~feeder_combout  = \REG_write_data_inp[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[4]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:2:reg|loop0:4:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:2:reg|loop0:4:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:2:reg|loop0:4:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y55_N15
dffeas \inst|registers|loop0:2:reg|loop0:4:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:2:reg|loop0:4:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:2:reg|loop0:4:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:2:reg|loop0:4:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:2:reg|loop0:4:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y55_N1
dffeas \inst|registers|loop0:2:reg|loop0:4:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:2:reg|loop0:4:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:2:reg|loop0:4:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:2:reg|loop0:4:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:2:reg|loop0:4:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N0
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~2 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~2_combout  = (\inst|registers|loop0:3:reg|loop0:4:dff|slave|q_t~q  & (((\inst|registers|loop0:2:reg|loop0:4:dff|slave|q_t~q )) # (!\inst|registers|dec1|Equal0~3_combout ))) # 
// (!\inst|registers|loop0:3:reg|loop0:4:dff|slave|q_t~q  & (!\inst|registers|dec1|Equal0~2_combout  & ((\inst|registers|loop0:2:reg|loop0:4:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~3_combout ))))

	.dataa(\inst|registers|loop0:3:reg|loop0:4:dff|slave|q_t~q ),
	.datab(\inst|registers|dec1|Equal0~3_combout ),
	.datac(\inst|registers|loop0:2:reg|loop0:4:dff|slave|q_t~q ),
	.datad(\inst|registers|dec1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~2 .lut_mask = 16'hA2F3;
defparam \inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y54_N5
dffeas \inst|registers|loop0:5:reg|loop0:4:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_write_data_inp[4]~input_o ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registers|decode|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:5:reg|loop0:4:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:5:reg|loop0:4:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:5:reg|loop0:4:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y54_N9
dffeas \inst|registers|loop0:5:reg|loop0:4:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:5:reg|loop0:4:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:5:reg|loop0:4:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:5:reg|loop0:4:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:5:reg|loop0:4:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y54_N5
dffeas \inst|registers|loop0:4:reg|loop0:4:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_write_data_inp[4]~input_o ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registers|decode|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:4:reg|loop0:4:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:4:reg|loop0:4:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:4:reg|loop0:4:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y54_N13
dffeas \inst|registers|loop0:4:reg|loop0:4:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:4:reg|loop0:4:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:4:reg|loop0:4:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:4:reg|loop0:4:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:4:reg|loop0:4:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N8
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~3 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~3_combout  = (\inst|registers|dec1|Equal0~5_combout  & (\inst|registers|loop0:4:reg|loop0:4:dff|slave|q_t~q  & ((\inst|registers|loop0:5:reg|loop0:4:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~4_combout 
// )))) # (!\inst|registers|dec1|Equal0~5_combout  & (((\inst|registers|loop0:5:reg|loop0:4:dff|slave|q_t~q )) # (!\inst|registers|dec1|Equal0~4_combout )))

	.dataa(\inst|registers|dec1|Equal0~5_combout ),
	.datab(\inst|registers|dec1|Equal0~4_combout ),
	.datac(\inst|registers|loop0:5:reg|loop0:4:dff|slave|q_t~q ),
	.datad(\inst|registers|loop0:4:reg|loop0:4:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~3 .lut_mask = 16'hF351;
defparam \inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N16
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~5 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~5_combout  = (\inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~1_combout  & (\inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~4_combout  & (\inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~2_combout  & 
// \inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~3_combout )))

	.dataa(\inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~1_combout ),
	.datab(\inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~4_combout ),
	.datac(\inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~2_combout ),
	.datad(\inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~3_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~5 .lut_mask = 16'h8000;
defparam \inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y52_N15
cycloneiv_io_ibuf \REG_write_data_inp[3]~input (
	.i(REG_write_data_inp[3]),
	.ibar(gnd),
	.o(\REG_write_data_inp[3]~input_o ));
// synopsys translate_off
defparam \REG_write_data_inp[3]~input .bus_hold = "false";
defparam \REG_write_data_inp[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y54_N15
dffeas \inst|registers|loop0:5:reg|loop0:3:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_write_data_inp[3]~input_o ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registers|decode|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:5:reg|loop0:3:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:5:reg|loop0:3:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:5:reg|loop0:3:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y54_N11
dffeas \inst|registers|loop0:5:reg|loop0:3:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:5:reg|loop0:3:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:5:reg|loop0:3:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:5:reg|loop0:3:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:5:reg|loop0:3:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N8
cycloneiv_lcell_comb \inst|registers|loop0:4:reg|loop0:3:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:4:reg|loop0:3:dff|master|q_t~feeder_combout  = \REG_write_data_inp[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[3]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:4:reg|loop0:3:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:4:reg|loop0:3:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:4:reg|loop0:3:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y54_N9
dffeas \inst|registers|loop0:4:reg|loop0:3:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:4:reg|loop0:3:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:4:reg|loop0:3:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:4:reg|loop0:3:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:4:reg|loop0:3:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y54_N25
dffeas \inst|registers|loop0:4:reg|loop0:3:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:4:reg|loop0:3:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:4:reg|loop0:3:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:4:reg|loop0:3:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:4:reg|loop0:3:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N10
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~3 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~3_combout  = (\inst|registers|dec1|Equal0~5_combout  & (\inst|registers|loop0:4:reg|loop0:3:dff|slave|q_t~q  & ((\inst|registers|loop0:5:reg|loop0:3:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~4_combout 
// )))) # (!\inst|registers|dec1|Equal0~5_combout  & (((\inst|registers|loop0:5:reg|loop0:3:dff|slave|q_t~q )) # (!\inst|registers|dec1|Equal0~4_combout )))

	.dataa(\inst|registers|dec1|Equal0~5_combout ),
	.datab(\inst|registers|dec1|Equal0~4_combout ),
	.datac(\inst|registers|loop0:5:reg|loop0:3:dff|slave|q_t~q ),
	.datad(\inst|registers|loop0:4:reg|loop0:3:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~3 .lut_mask = 16'hF351;
defparam \inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y55_N18
cycloneiv_lcell_comb \inst|registers|loop0:3:reg|loop0:3:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:3:reg|loop0:3:dff|master|q_t~feeder_combout  = \REG_write_data_inp[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[3]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:3:reg|loop0:3:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:3:reg|loop0:3:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:3:reg|loop0:3:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y55_N19
dffeas \inst|registers|loop0:3:reg|loop0:3:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:3:reg|loop0:3:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:3:reg|loop0:3:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:3:reg|loop0:3:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:3:reg|loop0:3:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N10
cycloneiv_lcell_comb \inst|registers|loop0:3:reg|loop0:3:dff|slave|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:3:reg|loop0:3:dff|slave|q_t~feeder_combout  = \inst|registers|loop0:3:reg|loop0:3:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|registers|loop0:3:reg|loop0:3:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop0:3:reg|loop0:3:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:3:reg|loop0:3:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:3:reg|loop0:3:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y55_N11
dffeas \inst|registers|loop0:3:reg|loop0:3:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:3:reg|loop0:3:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:3:reg|loop0:3:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:3:reg|loop0:3:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:3:reg|loop0:3:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N4
cycloneiv_lcell_comb \inst|registers|loop0:2:reg|loop0:3:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:2:reg|loop0:3:dff|master|q_t~feeder_combout  = \REG_write_data_inp[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[3]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:2:reg|loop0:3:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:2:reg|loop0:3:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:2:reg|loop0:3:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y55_N5
dffeas \inst|registers|loop0:2:reg|loop0:3:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:2:reg|loop0:3:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:2:reg|loop0:3:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:2:reg|loop0:3:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:2:reg|loop0:3:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y55_N3
dffeas \inst|registers|loop0:2:reg|loop0:3:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:2:reg|loop0:3:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:2:reg|loop0:3:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:2:reg|loop0:3:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:2:reg|loop0:3:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y55_N20
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~2 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~2_combout  = (\inst|registers|dec1|Equal0~2_combout  & (\inst|registers|loop0:3:reg|loop0:3:dff|slave|q_t~q  & ((\inst|registers|loop0:2:reg|loop0:3:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~3_combout 
// )))) # (!\inst|registers|dec1|Equal0~2_combout  & (((\inst|registers|loop0:2:reg|loop0:3:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~3_combout ))))

	.dataa(\inst|registers|dec1|Equal0~2_combout ),
	.datab(\inst|registers|loop0:3:reg|loop0:3:dff|slave|q_t~q ),
	.datac(\inst|registers|dec1|Equal0~3_combout ),
	.datad(\inst|registers|loop0:2:reg|loop0:3:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~2 .lut_mask = 16'hDD0D;
defparam \inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y55_N4
cycloneiv_lcell_comb \inst|registers|loop0:1:reg|loop0:3:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:1:reg|loop0:3:dff|master|q_t~feeder_combout  = \REG_write_data_inp[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[3]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:1:reg|loop0:3:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:1:reg|loop0:3:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:1:reg|loop0:3:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y55_N5
dffeas \inst|registers|loop0:1:reg|loop0:3:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:1:reg|loop0:3:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:1:reg|loop0:3:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:1:reg|loop0:3:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:1:reg|loop0:3:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y55_N31
dffeas \inst|registers|loop0:1:reg|loop0:3:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:1:reg|loop0:3:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:1:reg|loop0:3:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:1:reg|loop0:3:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:1:reg|loop0:3:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N22
cycloneiv_lcell_comb \inst|registers|loop0:0:reg|loop0:3:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:0:reg|loop0:3:dff|master|q_t~feeder_combout  = \REG_write_data_inp[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[3]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:0:reg|loop0:3:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:0:reg|loop0:3:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:0:reg|loop0:3:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y55_N23
dffeas \inst|registers|loop0:0:reg|loop0:3:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:0:reg|loop0:3:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:0:reg|loop0:3:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:0:reg|loop0:3:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:0:reg|loop0:3:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y55_N3
dffeas \inst|registers|loop0:0:reg|loop0:3:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:0:reg|loop0:3:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:0:reg|loop0:3:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:0:reg|loop0:3:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:0:reg|loop0:3:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N30
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~1 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~1_combout  = (\inst|registers|dec1|Equal0~1_combout  & (\inst|registers|loop0:0:reg|loop0:3:dff|slave|q_t~q  & ((\inst|registers|loop0:1:reg|loop0:3:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~0_combout 
// )))) # (!\inst|registers|dec1|Equal0~1_combout  & (((\inst|registers|loop0:1:reg|loop0:3:dff|slave|q_t~q )) # (!\inst|registers|dec1|Equal0~0_combout )))

	.dataa(\inst|registers|dec1|Equal0~1_combout ),
	.datab(\inst|registers|dec1|Equal0~0_combout ),
	.datac(\inst|registers|loop0:1:reg|loop0:3:dff|slave|q_t~q ),
	.datad(\inst|registers|loop0:0:reg|loop0:3:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~1 .lut_mask = 16'hF351;
defparam \inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y56_N8
cycloneiv_lcell_comb \inst|registers|loop0:7:reg|loop0:3:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:7:reg|loop0:3:dff|master|q_t~feeder_combout  = \REG_write_data_inp[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[3]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:7:reg|loop0:3:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:7:reg|loop0:3:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:7:reg|loop0:3:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y56_N9
dffeas \inst|registers|loop0:7:reg|loop0:3:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:7:reg|loop0:3:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:7:reg|loop0:3:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:7:reg|loop0:3:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:7:reg|loop0:3:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y56_N1
dffeas \inst|registers|loop0:7:reg|loop0:3:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:7:reg|loop0:3:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:7:reg|loop0:3:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:7:reg|loop0:3:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:7:reg|loop0:3:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N26
cycloneiv_lcell_comb \inst|registers|loop0:6:reg|loop0:3:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:6:reg|loop0:3:dff|master|q_t~feeder_combout  = \REG_write_data_inp[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[3]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:6:reg|loop0:3:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:6:reg|loop0:3:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:6:reg|loop0:3:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y56_N27
dffeas \inst|registers|loop0:6:reg|loop0:3:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:6:reg|loop0:3:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:6:reg|loop0:3:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:6:reg|loop0:3:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:6:reg|loop0:3:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y56_N11
dffeas \inst|registers|loop0:6:reg|loop0:3:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:6:reg|loop0:3:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:6:reg|loop0:3:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:6:reg|loop0:3:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:6:reg|loop0:3:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y56_N0
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~4 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~4_combout  = (\inst|registers|dec1|Equal0~7_combout  & (\inst|registers|loop0:6:reg|loop0:3:dff|slave|q_t~q  & ((\inst|registers|loop0:7:reg|loop0:3:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~6_combout 
// )))) # (!\inst|registers|dec1|Equal0~7_combout  & (((\inst|registers|loop0:7:reg|loop0:3:dff|slave|q_t~q )) # (!\inst|registers|dec1|Equal0~6_combout )))

	.dataa(\inst|registers|dec1|Equal0~7_combout ),
	.datab(\inst|registers|dec1|Equal0~6_combout ),
	.datac(\inst|registers|loop0:7:reg|loop0:3:dff|slave|q_t~q ),
	.datad(\inst|registers|loop0:6:reg|loop0:3:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~4 .lut_mask = 16'hF351;
defparam \inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N30
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~5 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~5_combout  = (\inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~3_combout  & (\inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~2_combout  & (\inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~1_combout  & 
// \inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~4_combout )))

	.dataa(\inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~3_combout ),
	.datab(\inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~2_combout ),
	.datac(\inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~1_combout ),
	.datad(\inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~4_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~5 .lut_mask = 16'h8000;
defparam \inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y53_N1
cycloneiv_io_ibuf \REG_write_data_inp[2]~input (
	.i(REG_write_data_inp[2]),
	.ibar(gnd),
	.o(\REG_write_data_inp[2]~input_o ));
// synopsys translate_off
defparam \REG_write_data_inp[2]~input .bus_hold = "false";
defparam \REG_write_data_inp[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N26
cycloneiv_lcell_comb \inst|registers|loop0:5:reg|loop0:2:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:5:reg|loop0:2:dff|master|q_t~feeder_combout  = \REG_write_data_inp[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[2]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:5:reg|loop0:2:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:5:reg|loop0:2:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:5:reg|loop0:2:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y54_N27
dffeas \inst|registers|loop0:5:reg|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:5:reg|loop0:2:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:5:reg|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:5:reg|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:5:reg|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y54_N17
dffeas \inst|registers|loop0:5:reg|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:5:reg|loop0:2:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:5:reg|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:5:reg|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:5:reg|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N30
cycloneiv_lcell_comb \inst|registers|loop0:4:reg|loop0:2:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:4:reg|loop0:2:dff|master|q_t~feeder_combout  = \REG_write_data_inp[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[2]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:4:reg|loop0:2:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:4:reg|loop0:2:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:4:reg|loop0:2:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y54_N31
dffeas \inst|registers|loop0:4:reg|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:4:reg|loop0:2:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:4:reg|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:4:reg|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:4:reg|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y54_N21
dffeas \inst|registers|loop0:4:reg|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:4:reg|loop0:2:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:4:reg|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:4:reg|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:4:reg|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N16
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~3 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~3_combout  = (\inst|registers|dec1|Equal0~5_combout  & (\inst|registers|loop0:4:reg|loop0:2:dff|slave|q_t~q  & ((\inst|registers|loop0:5:reg|loop0:2:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~4_combout 
// )))) # (!\inst|registers|dec1|Equal0~5_combout  & (((\inst|registers|loop0:5:reg|loop0:2:dff|slave|q_t~q )) # (!\inst|registers|dec1|Equal0~4_combout )))

	.dataa(\inst|registers|dec1|Equal0~5_combout ),
	.datab(\inst|registers|dec1|Equal0~4_combout ),
	.datac(\inst|registers|loop0:5:reg|loop0:2:dff|slave|q_t~q ),
	.datad(\inst|registers|loop0:4:reg|loop0:2:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~3 .lut_mask = 16'hF351;
defparam \inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y56_N7
dffeas \inst|registers|loop0:7:reg|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_write_data_inp[2]~input_o ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registers|decode|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:7:reg|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:7:reg|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:7:reg|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y56_N24
cycloneiv_lcell_comb \inst|registers|loop0:7:reg|loop0:2:dff|slave|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:7:reg|loop0:2:dff|slave|q_t~feeder_combout  = \inst|registers|loop0:7:reg|loop0:2:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|registers|loop0:7:reg|loop0:2:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop0:7:reg|loop0:2:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:7:reg|loop0:2:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:7:reg|loop0:2:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y56_N25
dffeas \inst|registers|loop0:7:reg|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:7:reg|loop0:2:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:7:reg|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:7:reg|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:7:reg|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N24
cycloneiv_lcell_comb \inst|registers|loop0:6:reg|loop0:2:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:6:reg|loop0:2:dff|master|q_t~feeder_combout  = \REG_write_data_inp[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[2]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:6:reg|loop0:2:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:6:reg|loop0:2:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:6:reg|loop0:2:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y56_N25
dffeas \inst|registers|loop0:6:reg|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:6:reg|loop0:2:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:6:reg|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:6:reg|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:6:reg|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y56_N12
cycloneiv_lcell_comb \inst|registers|loop0:6:reg|loop0:2:dff|slave|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:6:reg|loop0:2:dff|slave|q_t~feeder_combout  = \inst|registers|loop0:6:reg|loop0:2:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|registers|loop0:6:reg|loop0:2:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop0:6:reg|loop0:2:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:6:reg|loop0:2:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:6:reg|loop0:2:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y56_N13
dffeas \inst|registers|loop0:6:reg|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:6:reg|loop0:2:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:6:reg|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:6:reg|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:6:reg|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N18
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~4 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~4_combout  = (\inst|registers|dec1|Equal0~7_combout  & (\inst|registers|loop0:6:reg|loop0:2:dff|slave|q_t~q  & ((\inst|registers|loop0:7:reg|loop0:2:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~6_combout 
// )))) # (!\inst|registers|dec1|Equal0~7_combout  & (((\inst|registers|loop0:7:reg|loop0:2:dff|slave|q_t~q )) # (!\inst|registers|dec1|Equal0~6_combout )))

	.dataa(\inst|registers|dec1|Equal0~7_combout ),
	.datab(\inst|registers|dec1|Equal0~6_combout ),
	.datac(\inst|registers|loop0:7:reg|loop0:2:dff|slave|q_t~q ),
	.datad(\inst|registers|loop0:6:reg|loop0:2:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~4 .lut_mask = 16'hF351;
defparam \inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y55_N13
dffeas \inst|registers|loop0:3:reg|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_write_data_inp[2]~input_o ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registers|decode|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:3:reg|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:3:reg|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:3:reg|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y55_N26
cycloneiv_lcell_comb \inst|registers|loop0:3:reg|loop0:2:dff|slave|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:3:reg|loop0:2:dff|slave|q_t~feeder_combout  = \inst|registers|loop0:3:reg|loop0:2:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|registers|loop0:3:reg|loop0:2:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop0:3:reg|loop0:2:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:3:reg|loop0:2:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:3:reg|loop0:2:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y55_N27
dffeas \inst|registers|loop0:3:reg|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:3:reg|loop0:2:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:3:reg|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:3:reg|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:3:reg|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y56_N28
cycloneiv_lcell_comb \inst|registers|loop0:2:reg|loop0:2:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:2:reg|loop0:2:dff|master|q_t~feeder_combout  = \REG_write_data_inp[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[2]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:2:reg|loop0:2:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:2:reg|loop0:2:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:2:reg|loop0:2:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y56_N29
dffeas \inst|registers|loop0:2:reg|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:2:reg|loop0:2:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:2:reg|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:2:reg|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:2:reg|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y56_N30
cycloneiv_lcell_comb \inst|registers|loop0:2:reg|loop0:2:dff|slave|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:2:reg|loop0:2:dff|slave|q_t~feeder_combout  = \inst|registers|loop0:2:reg|loop0:2:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|registers|loop0:2:reg|loop0:2:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop0:2:reg|loop0:2:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:2:reg|loop0:2:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:2:reg|loop0:2:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y56_N31
dffeas \inst|registers|loop0:2:reg|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:2:reg|loop0:2:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:2:reg|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:2:reg|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:2:reg|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y55_N24
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~2 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~2_combout  = (\inst|registers|dec1|Equal0~3_combout  & (\inst|registers|loop0:2:reg|loop0:2:dff|slave|q_t~q  & ((\inst|registers|loop0:3:reg|loop0:2:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~2_combout 
// )))) # (!\inst|registers|dec1|Equal0~3_combout  & ((\inst|registers|loop0:3:reg|loop0:2:dff|slave|q_t~q ) # ((!\inst|registers|dec1|Equal0~2_combout ))))

	.dataa(\inst|registers|dec1|Equal0~3_combout ),
	.datab(\inst|registers|loop0:3:reg|loop0:2:dff|slave|q_t~q ),
	.datac(\inst|registers|loop0:2:reg|loop0:2:dff|slave|q_t~q ),
	.datad(\inst|registers|dec1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~2 .lut_mask = 16'hC4F5;
defparam \inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y55_N29
dffeas \inst|registers|loop0:0:reg|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_write_data_inp[2]~input_o ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registers|decode|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:0:reg|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:0:reg|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:0:reg|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N6
cycloneiv_lcell_comb \inst|registers|loop0:0:reg|loop0:2:dff|slave|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:0:reg|loop0:2:dff|slave|q_t~feeder_combout  = \inst|registers|loop0:0:reg|loop0:2:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|registers|loop0:0:reg|loop0:2:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop0:0:reg|loop0:2:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:0:reg|loop0:2:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:0:reg|loop0:2:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y55_N7
dffeas \inst|registers|loop0:0:reg|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:0:reg|loop0:2:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:0:reg|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:0:reg|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:0:reg|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y55_N1
dffeas \inst|registers|loop0:1:reg|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_write_data_inp[2]~input_o ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registers|decode|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:1:reg|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:1:reg|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:1:reg|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y55_N25
dffeas \inst|registers|loop0:1:reg|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:1:reg|loop0:2:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:1:reg|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:1:reg|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:1:reg|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N0
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~1 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~1_combout  = (\inst|registers|loop0:0:reg|loop0:2:dff|slave|q_t~q  & ((\inst|registers|loop0:1:reg|loop0:2:dff|slave|q_t~q ) # ((!\inst|registers|dec1|Equal0~0_combout )))) # 
// (!\inst|registers|loop0:0:reg|loop0:2:dff|slave|q_t~q  & (!\inst|registers|dec1|Equal0~1_combout  & ((\inst|registers|loop0:1:reg|loop0:2:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~0_combout ))))

	.dataa(\inst|registers|loop0:0:reg|loop0:2:dff|slave|q_t~q ),
	.datab(\inst|registers|loop0:1:reg|loop0:2:dff|slave|q_t~q ),
	.datac(\inst|registers|dec1|Equal0~1_combout ),
	.datad(\inst|registers|dec1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~1 .lut_mask = 16'h8CAF;
defparam \inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N24
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~5 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~5_combout  = (\inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~3_combout  & (\inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~4_combout  & (\inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~2_combout  & 
// \inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~1_combout )))

	.dataa(\inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~3_combout ),
	.datab(\inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~4_combout ),
	.datac(\inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~2_combout ),
	.datad(\inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~1_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~5 .lut_mask = 16'h8000;
defparam \inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y58_N8
cycloneiv_io_ibuf \REG_write_data_inp[1]~input (
	.i(REG_write_data_inp[1]),
	.ibar(gnd),
	.o(\REG_write_data_inp[1]~input_o ));
// synopsys translate_off
defparam \REG_write_data_inp[1]~input .bus_hold = "false";
defparam \REG_write_data_inp[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N18
cycloneiv_lcell_comb \inst|registers|loop0:7:reg|loop0:1:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:7:reg|loop0:1:dff|master|q_t~feeder_combout  = \REG_write_data_inp[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[1]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:7:reg|loop0:1:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:7:reg|loop0:1:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:7:reg|loop0:1:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y56_N19
dffeas \inst|registers|loop0:7:reg|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:7:reg|loop0:1:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:7:reg|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:7:reg|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:7:reg|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N4
cycloneiv_lcell_comb \inst|registers|loop0:7:reg|loop0:1:dff|slave|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:7:reg|loop0:1:dff|slave|q_t~feeder_combout  = \inst|registers|loop0:7:reg|loop0:1:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|registers|loop0:7:reg|loop0:1:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop0:7:reg|loop0:1:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:7:reg|loop0:1:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:7:reg|loop0:1:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y56_N5
dffeas \inst|registers|loop0:7:reg|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:7:reg|loop0:1:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:7:reg|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:7:reg|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:7:reg|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y56_N2
cycloneiv_lcell_comb \inst|registers|loop0:6:reg|loop0:1:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:6:reg|loop0:1:dff|master|q_t~feeder_combout  = \REG_write_data_inp[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[1]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:6:reg|loop0:1:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:6:reg|loop0:1:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:6:reg|loop0:1:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y56_N3
dffeas \inst|registers|loop0:6:reg|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:6:reg|loop0:1:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:6:reg|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:6:reg|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:6:reg|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y56_N12
cycloneiv_lcell_comb \inst|registers|loop0:6:reg|loop0:1:dff|slave|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:6:reg|loop0:1:dff|slave|q_t~feeder_combout  = \inst|registers|loop0:6:reg|loop0:1:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|registers|loop0:6:reg|loop0:1:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop0:6:reg|loop0:1:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:6:reg|loop0:1:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:6:reg|loop0:1:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y56_N13
dffeas \inst|registers|loop0:6:reg|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:6:reg|loop0:1:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:6:reg|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:6:reg|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:6:reg|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N10
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~4 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~4_combout  = (\inst|registers|dec1|Equal0~6_combout  & (\inst|registers|loop0:7:reg|loop0:1:dff|slave|q_t~q  & ((\inst|registers|loop0:6:reg|loop0:1:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~7_combout 
// )))) # (!\inst|registers|dec1|Equal0~6_combout  & (((\inst|registers|loop0:6:reg|loop0:1:dff|slave|q_t~q )) # (!\inst|registers|dec1|Equal0~7_combout )))

	.dataa(\inst|registers|dec1|Equal0~6_combout ),
	.datab(\inst|registers|dec1|Equal0~7_combout ),
	.datac(\inst|registers|loop0:7:reg|loop0:1:dff|slave|q_t~q ),
	.datad(\inst|registers|loop0:6:reg|loop0:1:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~4 .lut_mask = 16'hF531;
defparam \inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y56_N14
cycloneiv_lcell_comb \inst|registers|loop0:2:reg|loop0:1:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:2:reg|loop0:1:dff|master|q_t~feeder_combout  = \REG_write_data_inp[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[1]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:2:reg|loop0:1:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:2:reg|loop0:1:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:2:reg|loop0:1:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y56_N15
dffeas \inst|registers|loop0:2:reg|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:2:reg|loop0:1:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:2:reg|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:2:reg|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:2:reg|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y56_N9
dffeas \inst|registers|loop0:2:reg|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:2:reg|loop0:1:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:2:reg|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:2:reg|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:2:reg|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y55_N9
dffeas \inst|registers|loop0:3:reg|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_write_data_inp[1]~input_o ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registers|decode|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:3:reg|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:3:reg|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:3:reg|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y55_N25
dffeas \inst|registers|loop0:3:reg|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:3:reg|loop0:1:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:3:reg|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:3:reg|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:3:reg|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N24
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~2 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~2_combout  = (\inst|registers|loop0:2:reg|loop0:1:dff|slave|q_t~q  & (((\inst|registers|loop0:3:reg|loop0:1:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~2_combout )))) # 
// (!\inst|registers|loop0:2:reg|loop0:1:dff|slave|q_t~q  & (!\inst|registers|dec1|Equal0~3_combout  & ((\inst|registers|loop0:3:reg|loop0:1:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~2_combout ))))

	.dataa(\inst|registers|loop0:2:reg|loop0:1:dff|slave|q_t~q ),
	.datab(\inst|registers|dec1|Equal0~3_combout ),
	.datac(\inst|registers|loop0:3:reg|loop0:1:dff|slave|q_t~q ),
	.datad(\inst|registers|dec1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~2 .lut_mask = 16'hB0BB;
defparam \inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N18
cycloneiv_lcell_comb \inst|registers|loop0:5:reg|loop0:1:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:5:reg|loop0:1:dff|master|q_t~feeder_combout  = \REG_write_data_inp[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[1]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:5:reg|loop0:1:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:5:reg|loop0:1:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:5:reg|loop0:1:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y54_N19
dffeas \inst|registers|loop0:5:reg|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:5:reg|loop0:1:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:5:reg|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:5:reg|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:5:reg|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N12
cycloneiv_lcell_comb \inst|registers|loop0:5:reg|loop0:1:dff|slave|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:5:reg|loop0:1:dff|slave|q_t~feeder_combout  = \inst|registers|loop0:5:reg|loop0:1:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|registers|loop0:5:reg|loop0:1:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop0:5:reg|loop0:1:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:5:reg|loop0:1:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:5:reg|loop0:1:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y54_N13
dffeas \inst|registers|loop0:5:reg|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:5:reg|loop0:1:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:5:reg|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:5:reg|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:5:reg|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y54_N27
dffeas \inst|registers|loop0:4:reg|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_write_data_inp[1]~input_o ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registers|decode|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:4:reg|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:4:reg|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:4:reg|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y54_N19
dffeas \inst|registers|loop0:4:reg|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:4:reg|loop0:1:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:4:reg|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:4:reg|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:4:reg|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N10
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~3 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~3_combout  = (\inst|registers|dec1|Equal0~4_combout  & (\inst|registers|loop0:5:reg|loop0:1:dff|slave|q_t~q  & ((\inst|registers|loop0:4:reg|loop0:1:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~5_combout 
// )))) # (!\inst|registers|dec1|Equal0~4_combout  & (((\inst|registers|loop0:4:reg|loop0:1:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~5_combout ))))

	.dataa(\inst|registers|dec1|Equal0~4_combout ),
	.datab(\inst|registers|loop0:5:reg|loop0:1:dff|slave|q_t~q ),
	.datac(\inst|registers|dec1|Equal0~5_combout ),
	.datad(\inst|registers|loop0:4:reg|loop0:1:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~3 .lut_mask = 16'hDD0D;
defparam \inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N10
cycloneiv_lcell_comb \inst|registers|loop0:0:reg|loop0:1:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:0:reg|loop0:1:dff|master|q_t~feeder_combout  = \REG_write_data_inp[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[1]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:0:reg|loop0:1:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:0:reg|loop0:1:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:0:reg|loop0:1:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y56_N11
dffeas \inst|registers|loop0:0:reg|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:0:reg|loop0:1:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:0:reg|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:0:reg|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:0:reg|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y56_N25
dffeas \inst|registers|loop0:0:reg|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:0:reg|loop0:1:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:0:reg|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:0:reg|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:0:reg|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y55_N3
dffeas \inst|registers|loop0:1:reg|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_write_data_inp[1]~input_o ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registers|decode|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:1:reg|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:1:reg|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:1:reg|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y56_N18
cycloneiv_lcell_comb \inst|registers|loop0:1:reg|loop0:1:dff|slave|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:1:reg|loop0:1:dff|slave|q_t~feeder_combout  = \inst|registers|loop0:1:reg|loop0:1:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|registers|loop0:1:reg|loop0:1:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop0:1:reg|loop0:1:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:1:reg|loop0:1:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:1:reg|loop0:1:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y56_N19
dffeas \inst|registers|loop0:1:reg|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:1:reg|loop0:1:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:1:reg|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:1:reg|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:1:reg|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y56_N26
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~1 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~1_combout  = (\inst|registers|dec1|Equal0~1_combout  & (\inst|registers|loop0:0:reg|loop0:1:dff|slave|q_t~q  & ((\inst|registers|loop0:1:reg|loop0:1:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~0_combout 
// )))) # (!\inst|registers|dec1|Equal0~1_combout  & (((\inst|registers|loop0:1:reg|loop0:1:dff|slave|q_t~q )) # (!\inst|registers|dec1|Equal0~0_combout )))

	.dataa(\inst|registers|dec1|Equal0~1_combout ),
	.datab(\inst|registers|dec1|Equal0~0_combout ),
	.datac(\inst|registers|loop0:0:reg|loop0:1:dff|slave|q_t~q ),
	.datad(\inst|registers|loop0:1:reg|loop0:1:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~1 .lut_mask = 16'hF531;
defparam \inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N20
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~5 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~5_combout  = (\inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~4_combout  & (\inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~2_combout  & (\inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~3_combout  & 
// \inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~1_combout )))

	.dataa(\inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~4_combout ),
	.datab(\inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~2_combout ),
	.datac(\inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~3_combout ),
	.datad(\inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~1_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~5 .lut_mask = 16'h8000;
defparam \inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y58_N1
cycloneiv_io_ibuf \REG_write_data_inp[0]~input (
	.i(REG_write_data_inp[0]),
	.ibar(gnd),
	.o(\REG_write_data_inp[0]~input_o ));
// synopsys translate_off
defparam \REG_write_data_inp[0]~input .bus_hold = "false";
defparam \REG_write_data_inp[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X78_Y55_N14
cycloneiv_lcell_comb \inst|registers|loop0:1:reg|loop0:0:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:1:reg|loop0:0:dff|master|q_t~feeder_combout  = \REG_write_data_inp[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[0]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:1:reg|loop0:0:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:1:reg|loop0:0:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:1:reg|loop0:0:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y55_N15
dffeas \inst|registers|loop0:1:reg|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:1:reg|loop0:0:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:1:reg|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:1:reg|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:1:reg|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y55_N21
dffeas \inst|registers|loop0:1:reg|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:1:reg|loop0:0:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:1:reg|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:1:reg|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:1:reg|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y56_N13
dffeas \inst|registers|loop0:0:reg|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_write_data_inp[0]~input_o ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registers|decode|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:0:reg|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:0:reg|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:0:reg|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y56_N23
dffeas \inst|registers|loop0:0:reg|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:0:reg|loop0:0:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:0:reg|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:0:reg|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:0:reg|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N20
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~1 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~1_combout  = (\inst|registers|dec1|Equal0~1_combout  & (\inst|registers|loop0:0:reg|loop0:0:dff|slave|q_t~q  & ((\inst|registers|loop0:1:reg|loop0:0:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~0_combout 
// )))) # (!\inst|registers|dec1|Equal0~1_combout  & (((\inst|registers|loop0:1:reg|loop0:0:dff|slave|q_t~q )) # (!\inst|registers|dec1|Equal0~0_combout )))

	.dataa(\inst|registers|dec1|Equal0~1_combout ),
	.datab(\inst|registers|dec1|Equal0~0_combout ),
	.datac(\inst|registers|loop0:1:reg|loop0:0:dff|slave|q_t~q ),
	.datad(\inst|registers|loop0:0:reg|loop0:0:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~1 .lut_mask = 16'hF351;
defparam \inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y54_N2
cycloneiv_lcell_comb \inst|registers|loop0:4:reg|loop0:0:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:4:reg|loop0:0:dff|master|q_t~feeder_combout  = \REG_write_data_inp[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[0]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:4:reg|loop0:0:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:4:reg|loop0:0:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:4:reg|loop0:0:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y54_N3
dffeas \inst|registers|loop0:4:reg|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:4:reg|loop0:0:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:4:reg|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:4:reg|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:4:reg|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y54_N12
cycloneiv_lcell_comb \inst|registers|loop0:4:reg|loop0:0:dff|slave|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:4:reg|loop0:0:dff|slave|q_t~feeder_combout  = \inst|registers|loop0:4:reg|loop0:0:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|registers|loop0:4:reg|loop0:0:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop0:4:reg|loop0:0:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:4:reg|loop0:0:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:4:reg|loop0:0:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y54_N13
dffeas \inst|registers|loop0:4:reg|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:4:reg|loop0:0:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:4:reg|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:4:reg|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:4:reg|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N14
cycloneiv_lcell_comb \inst|registers|loop0:5:reg|loop0:0:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:5:reg|loop0:0:dff|master|q_t~feeder_combout  = \REG_write_data_inp[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[0]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:5:reg|loop0:0:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:5:reg|loop0:0:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:5:reg|loop0:0:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y54_N15
dffeas \inst|registers|loop0:5:reg|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:5:reg|loop0:0:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:5:reg|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:5:reg|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:5:reg|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y54_N5
dffeas \inst|registers|loop0:5:reg|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:5:reg|loop0:0:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:5:reg|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:5:reg|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:5:reg|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N4
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~3 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~3_combout  = (\inst|registers|loop0:4:reg|loop0:0:dff|slave|q_t~q  & (((\inst|registers|loop0:5:reg|loop0:0:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~4_combout )))) # 
// (!\inst|registers|loop0:4:reg|loop0:0:dff|slave|q_t~q  & (!\inst|registers|dec1|Equal0~5_combout  & ((\inst|registers|loop0:5:reg|loop0:0:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~4_combout ))))

	.dataa(\inst|registers|loop0:4:reg|loop0:0:dff|slave|q_t~q ),
	.datab(\inst|registers|dec1|Equal0~5_combout ),
	.datac(\inst|registers|loop0:5:reg|loop0:0:dff|slave|q_t~q ),
	.datad(\inst|registers|dec1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~3 .lut_mask = 16'hB0BB;
defparam \inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y55_N28
cycloneiv_lcell_comb \inst|registers|loop0:3:reg|loop0:0:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:3:reg|loop0:0:dff|master|q_t~feeder_combout  = \REG_write_data_inp[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[0]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:3:reg|loop0:0:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:3:reg|loop0:0:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:3:reg|loop0:0:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y55_N29
dffeas \inst|registers|loop0:3:reg|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:3:reg|loop0:0:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:3:reg|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:3:reg|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:3:reg|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N26
cycloneiv_lcell_comb \inst|registers|loop0:3:reg|loop0:0:dff|slave|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:3:reg|loop0:0:dff|slave|q_t~feeder_combout  = \inst|registers|loop0:3:reg|loop0:0:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|registers|loop0:3:reg|loop0:0:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop0:3:reg|loop0:0:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:3:reg|loop0:0:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:3:reg|loop0:0:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y55_N27
dffeas \inst|registers|loop0:3:reg|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:3:reg|loop0:0:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:3:reg|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:3:reg|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:3:reg|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y56_N5
dffeas \inst|registers|loop0:2:reg|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_write_data_inp[0]~input_o ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registers|decode|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:2:reg|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:2:reg|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:2:reg|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y56_N21
dffeas \inst|registers|loop0:2:reg|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|registers|loop0:2:reg|loop0:0:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:2:reg|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:2:reg|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:2:reg|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y56_N10
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~2 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~2_combout  = (\inst|registers|loop0:3:reg|loop0:0:dff|slave|q_t~q  & (((\inst|registers|loop0:2:reg|loop0:0:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~3_combout )))) # 
// (!\inst|registers|loop0:3:reg|loop0:0:dff|slave|q_t~q  & (!\inst|registers|dec1|Equal0~2_combout  & ((\inst|registers|loop0:2:reg|loop0:0:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~3_combout ))))

	.dataa(\inst|registers|loop0:3:reg|loop0:0:dff|slave|q_t~q ),
	.datab(\inst|registers|dec1|Equal0~2_combout ),
	.datac(\inst|registers|dec1|Equal0~3_combout ),
	.datad(\inst|registers|loop0:2:reg|loop0:0:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~2 .lut_mask = 16'hBB0B;
defparam \inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y56_N0
cycloneiv_lcell_comb \inst|registers|loop0:6:reg|loop0:0:dff|master|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:6:reg|loop0:0:dff|master|q_t~feeder_combout  = \REG_write_data_inp[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_write_data_inp[0]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|loop0:6:reg|loop0:0:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:6:reg|loop0:0:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:6:reg|loop0:0:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y56_N1
dffeas \inst|registers|loop0:6:reg|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:6:reg|loop0:0:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registers|decode|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:6:reg|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:6:reg|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:6:reg|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y56_N6
cycloneiv_lcell_comb \inst|registers|loop0:6:reg|loop0:0:dff|slave|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:6:reg|loop0:0:dff|slave|q_t~feeder_combout  = \inst|registers|loop0:6:reg|loop0:0:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|registers|loop0:6:reg|loop0:0:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop0:6:reg|loop0:0:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:6:reg|loop0:0:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:6:reg|loop0:0:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y56_N7
dffeas \inst|registers|loop0:6:reg|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:6:reg|loop0:0:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:6:reg|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:6:reg|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:6:reg|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y56_N13
dffeas \inst|registers|loop0:7:reg|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_write_data_inp[0]~input_o ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registers|decode|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:7:reg|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:7:reg|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:7:reg|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N2
cycloneiv_lcell_comb \inst|registers|loop0:7:reg|loop0:0:dff|slave|q_t~feeder (
// Equation(s):
// \inst|registers|loop0:7:reg|loop0:0:dff|slave|q_t~feeder_combout  = \inst|registers|loop0:7:reg|loop0:0:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|registers|loop0:7:reg|loop0:0:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop0:7:reg|loop0:0:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop0:7:reg|loop0:0:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst|registers|loop0:7:reg|loop0:0:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y56_N3
dffeas \inst|registers|loop0:7:reg|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|registers|loop0:7:reg|loop0:0:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registers|loop0:7:reg|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registers|loop0:7:reg|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst|registers|loop0:7:reg|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y56_N24
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~4 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~4_combout  = (\inst|registers|loop0:6:reg|loop0:0:dff|slave|q_t~q  & (((\inst|registers|loop0:7:reg|loop0:0:dff|slave|q_t~q )) # (!\inst|registers|dec1|Equal0~6_combout ))) # 
// (!\inst|registers|loop0:6:reg|loop0:0:dff|slave|q_t~q  & (!\inst|registers|dec1|Equal0~7_combout  & ((\inst|registers|loop0:7:reg|loop0:0:dff|slave|q_t~q ) # (!\inst|registers|dec1|Equal0~6_combout ))))

	.dataa(\inst|registers|loop0:6:reg|loop0:0:dff|slave|q_t~q ),
	.datab(\inst|registers|dec1|Equal0~6_combout ),
	.datac(\inst|registers|dec1|Equal0~7_combout ),
	.datad(\inst|registers|loop0:7:reg|loop0:0:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~4 .lut_mask = 16'hAF23;
defparam \inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N0
cycloneiv_lcell_comb \inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~5 (
// Equation(s):
// \inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~5_combout  = (\inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~1_combout  & (\inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~3_combout  & (\inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~2_combout  & 
// \inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~4_combout )))

	.dataa(\inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~1_combout ),
	.datab(\inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~3_combout ),
	.datac(\inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~2_combout ),
	.datad(\inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~4_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~5 .lut_mask = 16'h8000;
defparam \inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N16
cycloneiv_lcell_comb \inst|registers|dec2|Equal0~1 (
// Equation(s):
// \inst|registers|dec2|Equal0~1_combout  = (!\instruction[13]~input_o  & (!\instruction[12]~input_o  & !\instruction[11]~input_o ))

	.dataa(gnd),
	.datab(\instruction[13]~input_o ),
	.datac(\instruction[12]~input_o ),
	.datad(\instruction[11]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|dec2|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|dec2|Equal0~1 .lut_mask = 16'h0003;
defparam \inst|registers|dec2|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N30
cycloneiv_lcell_comb \inst|registers|dec2|Equal0~0 (
// Equation(s):
// \inst|registers|dec2|Equal0~0_combout  = (!\instruction[13]~input_o  & (!\instruction[12]~input_o  & \instruction[11]~input_o ))

	.dataa(gnd),
	.datab(\instruction[13]~input_o ),
	.datac(\instruction[12]~input_o ),
	.datad(\instruction[11]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|dec2|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|dec2|Equal0~0 .lut_mask = 16'h0300;
defparam \inst|registers|dec2|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N12
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~1 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~1_combout  = (\inst|registers|dec2|Equal0~1_combout  & (\inst|registers|loop0:0:reg|loop0:7:dff|slave|q_t~q  & ((\inst|registers|loop0:1:reg|loop0:7:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~0_combout 
// )))) # (!\inst|registers|dec2|Equal0~1_combout  & (((\inst|registers|loop0:1:reg|loop0:7:dff|slave|q_t~q )) # (!\inst|registers|dec2|Equal0~0_combout )))

	.dataa(\inst|registers|dec2|Equal0~1_combout ),
	.datab(\inst|registers|dec2|Equal0~0_combout ),
	.datac(\inst|registers|loop0:1:reg|loop0:7:dff|slave|q_t~q ),
	.datad(\inst|registers|loop0:0:reg|loop0:7:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~1 .lut_mask = 16'hF351;
defparam \inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N28
cycloneiv_lcell_comb \inst|registers|dec2|Equal0~7 (
// Equation(s):
// \inst|registers|dec2|Equal0~7_combout  = (\instruction[13]~input_o  & (\instruction[12]~input_o  & !\instruction[11]~input_o ))

	.dataa(gnd),
	.datab(\instruction[13]~input_o ),
	.datac(\instruction[12]~input_o ),
	.datad(\instruction[11]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|dec2|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|dec2|Equal0~7 .lut_mask = 16'h00C0;
defparam \inst|registers|dec2|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N6
cycloneiv_lcell_comb \inst|registers|dec2|Equal0~6 (
// Equation(s):
// \inst|registers|dec2|Equal0~6_combout  = (\instruction[13]~input_o  & (\instruction[12]~input_o  & \instruction[11]~input_o ))

	.dataa(gnd),
	.datab(\instruction[13]~input_o ),
	.datac(\instruction[12]~input_o ),
	.datad(\instruction[11]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|dec2|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|dec2|Equal0~6 .lut_mask = 16'hC000;
defparam \inst|registers|dec2|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y56_N22
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~4 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~4_combout  = (\inst|registers|loop0:6:reg|loop0:7:dff|slave|q_t~q  & (((\inst|registers|loop0:7:reg|loop0:7:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~6_combout )))) # 
// (!\inst|registers|loop0:6:reg|loop0:7:dff|slave|q_t~q  & (!\inst|registers|dec2|Equal0~7_combout  & ((\inst|registers|loop0:7:reg|loop0:7:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~6_combout ))))

	.dataa(\inst|registers|loop0:6:reg|loop0:7:dff|slave|q_t~q ),
	.datab(\inst|registers|dec2|Equal0~7_combout ),
	.datac(\inst|registers|loop0:7:reg|loop0:7:dff|slave|q_t~q ),
	.datad(\inst|registers|dec2|Equal0~6_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~4 .lut_mask = 16'hB0BB;
defparam \inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N8
cycloneiv_lcell_comb \inst|registers|dec2|Equal0~5 (
// Equation(s):
// \inst|registers|dec2|Equal0~5_combout  = (\instruction[13]~input_o  & (!\instruction[11]~input_o  & !\instruction[12]~input_o ))

	.dataa(gnd),
	.datab(\instruction[13]~input_o ),
	.datac(\instruction[11]~input_o ),
	.datad(\instruction[12]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|dec2|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|dec2|Equal0~5 .lut_mask = 16'h000C;
defparam \inst|registers|dec2|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N0
cycloneiv_lcell_comb \inst|registers|dec2|Equal0~4 (
// Equation(s):
// \inst|registers|dec2|Equal0~4_combout  = (\instruction[13]~input_o  & (\instruction[11]~input_o  & !\instruction[12]~input_o ))

	.dataa(gnd),
	.datab(\instruction[13]~input_o ),
	.datac(\instruction[11]~input_o ),
	.datad(\instruction[12]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|dec2|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|dec2|Equal0~4 .lut_mask = 16'h00C0;
defparam \inst|registers|dec2|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N0
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~3 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~3_combout  = (\inst|registers|dec2|Equal0~5_combout  & (\inst|registers|loop0:4:reg|loop0:7:dff|slave|q_t~q  & ((\inst|registers|loop0:5:reg|loop0:7:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~4_combout 
// )))) # (!\inst|registers|dec2|Equal0~5_combout  & ((\inst|registers|loop0:5:reg|loop0:7:dff|slave|q_t~q ) # ((!\inst|registers|dec2|Equal0~4_combout ))))

	.dataa(\inst|registers|dec2|Equal0~5_combout ),
	.datab(\inst|registers|loop0:5:reg|loop0:7:dff|slave|q_t~q ),
	.datac(\inst|registers|dec2|Equal0~4_combout ),
	.datad(\inst|registers|loop0:4:reg|loop0:7:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~3 .lut_mask = 16'hCF45;
defparam \inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N8
cycloneiv_lcell_comb \inst|registers|dec2|Equal0~3 (
// Equation(s):
// \inst|registers|dec2|Equal0~3_combout  = (!\instruction[13]~input_o  & (\instruction[12]~input_o  & !\instruction[11]~input_o ))

	.dataa(gnd),
	.datab(\instruction[13]~input_o ),
	.datac(\instruction[12]~input_o ),
	.datad(\instruction[11]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|dec2|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|dec2|Equal0~3 .lut_mask = 16'h0030;
defparam \inst|registers|dec2|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N22
cycloneiv_lcell_comb \inst|registers|dec2|Equal0~2 (
// Equation(s):
// \inst|registers|dec2|Equal0~2_combout  = (!\instruction[13]~input_o  & (\instruction[12]~input_o  & \instruction[11]~input_o ))

	.dataa(gnd),
	.datab(\instruction[13]~input_o ),
	.datac(\instruction[12]~input_o ),
	.datad(\instruction[11]~input_o ),
	.cin(gnd),
	.combout(\inst|registers|dec2|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|dec2|Equal0~2 .lut_mask = 16'h3000;
defparam \inst|registers|dec2|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N28
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~2 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~2_combout  = (\inst|registers|dec2|Equal0~3_combout  & (\inst|registers|loop0:2:reg|loop0:7:dff|slave|q_t~q  & ((\inst|registers|loop0:3:reg|loop0:7:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~2_combout 
// )))) # (!\inst|registers|dec2|Equal0~3_combout  & ((\inst|registers|loop0:3:reg|loop0:7:dff|slave|q_t~q ) # ((!\inst|registers|dec2|Equal0~2_combout ))))

	.dataa(\inst|registers|dec2|Equal0~3_combout ),
	.datab(\inst|registers|loop0:3:reg|loop0:7:dff|slave|q_t~q ),
	.datac(\inst|registers|loop0:2:reg|loop0:7:dff|slave|q_t~q ),
	.datad(\inst|registers|dec2|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~2 .lut_mask = 16'hC4F5;
defparam \inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N4
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~5 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~5_combout  = (\inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~1_combout  & (\inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~4_combout  & (\inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~3_combout  & 
// \inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~2_combout )))

	.dataa(\inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~1_combout ),
	.datab(\inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~4_combout ),
	.datac(\inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~3_combout ),
	.datad(\inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~2_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~5 .lut_mask = 16'h8000;
defparam \inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N8
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~2 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~2_combout  = (\inst|registers|loop0:3:reg|loop0:6:dff|slave|q_t~q  & ((\inst|registers|loop0:2:reg|loop0:6:dff|slave|q_t~q ) # ((!\inst|registers|dec2|Equal0~3_combout )))) # 
// (!\inst|registers|loop0:3:reg|loop0:6:dff|slave|q_t~q  & (!\inst|registers|dec2|Equal0~2_combout  & ((\inst|registers|loop0:2:reg|loop0:6:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~3_combout ))))

	.dataa(\inst|registers|loop0:3:reg|loop0:6:dff|slave|q_t~q ),
	.datab(\inst|registers|loop0:2:reg|loop0:6:dff|slave|q_t~q ),
	.datac(\inst|registers|dec2|Equal0~3_combout ),
	.datad(\inst|registers|dec2|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~2 .lut_mask = 16'h8ACF;
defparam \inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N16
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~3 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~3_combout  = (\inst|registers|dec2|Equal0~4_combout  & (\inst|registers|loop0:5:reg|loop0:6:dff|slave|q_t~q  & ((\inst|registers|loop0:4:reg|loop0:6:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~5_combout 
// )))) # (!\inst|registers|dec2|Equal0~4_combout  & (((\inst|registers|loop0:4:reg|loop0:6:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~5_combout ))))

	.dataa(\inst|registers|dec2|Equal0~4_combout ),
	.datab(\inst|registers|loop0:5:reg|loop0:6:dff|slave|q_t~q ),
	.datac(\inst|registers|loop0:4:reg|loop0:6:dff|slave|q_t~q ),
	.datad(\inst|registers|dec2|Equal0~5_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~3 .lut_mask = 16'hD0DD;
defparam \inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y56_N2
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~4 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~4_combout  = (\inst|registers|dec2|Equal0~6_combout  & (\inst|registers|loop0:7:reg|loop0:6:dff|slave|q_t~q  & ((\inst|registers|loop0:6:reg|loop0:6:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~7_combout 
// )))) # (!\inst|registers|dec2|Equal0~6_combout  & (((\inst|registers|loop0:6:reg|loop0:6:dff|slave|q_t~q )) # (!\inst|registers|dec2|Equal0~7_combout )))

	.dataa(\inst|registers|dec2|Equal0~6_combout ),
	.datab(\inst|registers|dec2|Equal0~7_combout ),
	.datac(\inst|registers|loop0:6:reg|loop0:6:dff|slave|q_t~q ),
	.datad(\inst|registers|loop0:7:reg|loop0:6:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~4 .lut_mask = 16'hF351;
defparam \inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N6
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~1 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~1_combout  = (\inst|registers|dec2|Equal0~1_combout  & (\inst|registers|loop0:0:reg|loop0:6:dff|slave|q_t~q  & ((\inst|registers|loop0:1:reg|loop0:6:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~0_combout 
// )))) # (!\inst|registers|dec2|Equal0~1_combout  & (((\inst|registers|loop0:1:reg|loop0:6:dff|slave|q_t~q )) # (!\inst|registers|dec2|Equal0~0_combout )))

	.dataa(\inst|registers|dec2|Equal0~1_combout ),
	.datab(\inst|registers|dec2|Equal0~0_combout ),
	.datac(\inst|registers|loop0:0:reg|loop0:6:dff|slave|q_t~q ),
	.datad(\inst|registers|loop0:1:reg|loop0:6:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~1 .lut_mask = 16'hF531;
defparam \inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y55_N22
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~5 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~5_combout  = (\inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~2_combout  & (\inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~3_combout  & (\inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~4_combout  & 
// \inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~1_combout )))

	.dataa(\inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~2_combout ),
	.datab(\inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~3_combout ),
	.datac(\inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~4_combout ),
	.datad(\inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~1_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~5 .lut_mask = 16'h8000;
defparam \inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N16
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~1 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~1_combout  = (\inst|registers|dec2|Equal0~1_combout  & (\inst|registers|loop0:0:reg|loop0:5:dff|slave|q_t~q  & ((\inst|registers|loop0:1:reg|loop0:5:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~0_combout 
// )))) # (!\inst|registers|dec2|Equal0~1_combout  & (((\inst|registers|loop0:1:reg|loop0:5:dff|slave|q_t~q )) # (!\inst|registers|dec2|Equal0~0_combout )))

	.dataa(\inst|registers|dec2|Equal0~1_combout ),
	.datab(\inst|registers|dec2|Equal0~0_combout ),
	.datac(\inst|registers|loop0:0:reg|loop0:5:dff|slave|q_t~q ),
	.datad(\inst|registers|loop0:1:reg|loop0:5:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~1 .lut_mask = 16'hF531;
defparam \inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N2
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~3 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~3_combout  = (\inst|registers|dec2|Equal0~4_combout  & (\inst|registers|loop0:5:reg|loop0:5:dff|slave|q_t~q  & ((\inst|registers|loop0:4:reg|loop0:5:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~5_combout 
// )))) # (!\inst|registers|dec2|Equal0~4_combout  & (((\inst|registers|loop0:4:reg|loop0:5:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~5_combout ))))

	.dataa(\inst|registers|dec2|Equal0~4_combout ),
	.datab(\inst|registers|loop0:5:reg|loop0:5:dff|slave|q_t~q ),
	.datac(\inst|registers|loop0:4:reg|loop0:5:dff|slave|q_t~q ),
	.datad(\inst|registers|dec2|Equal0~5_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~3 .lut_mask = 16'hD0DD;
defparam \inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N12
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~2 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~2_combout  = (\inst|registers|dec2|Equal0~3_combout  & (\inst|registers|loop0:2:reg|loop0:5:dff|slave|q_t~q  & ((\inst|registers|loop0:3:reg|loop0:5:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~2_combout 
// )))) # (!\inst|registers|dec2|Equal0~3_combout  & ((\inst|registers|loop0:3:reg|loop0:5:dff|slave|q_t~q ) # ((!\inst|registers|dec2|Equal0~2_combout ))))

	.dataa(\inst|registers|dec2|Equal0~3_combout ),
	.datab(\inst|registers|loop0:3:reg|loop0:5:dff|slave|q_t~q ),
	.datac(\inst|registers|loop0:2:reg|loop0:5:dff|slave|q_t~q ),
	.datad(\inst|registers|dec2|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~2 .lut_mask = 16'hC4F5;
defparam \inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N12
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~4 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~4_combout  = (\inst|registers|dec2|Equal0~7_combout  & (\inst|registers|loop0:6:reg|loop0:5:dff|slave|q_t~q  & ((\inst|registers|loop0:7:reg|loop0:5:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~6_combout 
// )))) # (!\inst|registers|dec2|Equal0~7_combout  & (((\inst|registers|loop0:7:reg|loop0:5:dff|slave|q_t~q )) # (!\inst|registers|dec2|Equal0~6_combout )))

	.dataa(\inst|registers|dec2|Equal0~7_combout ),
	.datab(\inst|registers|dec2|Equal0~6_combout ),
	.datac(\inst|registers|loop0:7:reg|loop0:5:dff|slave|q_t~q ),
	.datad(\inst|registers|loop0:6:reg|loop0:5:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~4 .lut_mask = 16'hF351;
defparam \inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N10
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~5 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~5_combout  = (\inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~1_combout  & (\inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~3_combout  & (\inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~2_combout  & 
// \inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~4_combout )))

	.dataa(\inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~1_combout ),
	.datab(\inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~3_combout ),
	.datac(\inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~2_combout ),
	.datad(\inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~4_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~5 .lut_mask = 16'h8000;
defparam \inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y56_N28
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~4 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~4_combout  = (\inst|registers|dec2|Equal0~6_combout  & (\inst|registers|loop0:7:reg|loop0:4:dff|slave|q_t~q  & ((\inst|registers|loop0:6:reg|loop0:4:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~7_combout 
// )))) # (!\inst|registers|dec2|Equal0~6_combout  & (((\inst|registers|loop0:6:reg|loop0:4:dff|slave|q_t~q )) # (!\inst|registers|dec2|Equal0~7_combout )))

	.dataa(\inst|registers|dec2|Equal0~6_combout ),
	.datab(\inst|registers|dec2|Equal0~7_combout ),
	.datac(\inst|registers|loop0:6:reg|loop0:4:dff|slave|q_t~q ),
	.datad(\inst|registers|loop0:7:reg|loop0:4:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~4 .lut_mask = 16'hF351;
defparam \inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N0
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~1 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~1_combout  = (\inst|registers|dec2|Equal0~1_combout  & (\inst|registers|loop0:0:reg|loop0:4:dff|slave|q_t~q  & ((\inst|registers|loop0:1:reg|loop0:4:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~0_combout 
// )))) # (!\inst|registers|dec2|Equal0~1_combout  & (((\inst|registers|loop0:1:reg|loop0:4:dff|slave|q_t~q )) # (!\inst|registers|dec2|Equal0~0_combout )))

	.dataa(\inst|registers|dec2|Equal0~1_combout ),
	.datab(\inst|registers|dec2|Equal0~0_combout ),
	.datac(\inst|registers|loop0:0:reg|loop0:4:dff|slave|q_t~q ),
	.datad(\inst|registers|loop0:1:reg|loop0:4:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~1 .lut_mask = 16'hF531;
defparam \inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N6
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~2 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~2_combout  = (\inst|registers|dec2|Equal0~2_combout  & (\inst|registers|loop0:3:reg|loop0:4:dff|slave|q_t~q  & ((\inst|registers|loop0:2:reg|loop0:4:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~3_combout 
// )))) # (!\inst|registers|dec2|Equal0~2_combout  & ((\inst|registers|loop0:2:reg|loop0:4:dff|slave|q_t~q ) # ((!\inst|registers|dec2|Equal0~3_combout ))))

	.dataa(\inst|registers|dec2|Equal0~2_combout ),
	.datab(\inst|registers|loop0:2:reg|loop0:4:dff|slave|q_t~q ),
	.datac(\inst|registers|dec2|Equal0~3_combout ),
	.datad(\inst|registers|loop0:3:reg|loop0:4:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~2 .lut_mask = 16'hCF45;
defparam \inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N12
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~3 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~3_combout  = (\inst|registers|dec2|Equal0~4_combout  & (\inst|registers|loop0:5:reg|loop0:4:dff|slave|q_t~q  & ((\inst|registers|loop0:4:reg|loop0:4:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~5_combout 
// )))) # (!\inst|registers|dec2|Equal0~4_combout  & (((\inst|registers|loop0:4:reg|loop0:4:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~5_combout ))))

	.dataa(\inst|registers|dec2|Equal0~4_combout ),
	.datab(\inst|registers|loop0:5:reg|loop0:4:dff|slave|q_t~q ),
	.datac(\inst|registers|loop0:4:reg|loop0:4:dff|slave|q_t~q ),
	.datad(\inst|registers|dec2|Equal0~5_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~3 .lut_mask = 16'hD0DD;
defparam \inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N28
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~5 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~5_combout  = (\inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~4_combout  & (\inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~1_combout  & (\inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~2_combout  & 
// \inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~3_combout )))

	.dataa(\inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~4_combout ),
	.datab(\inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~1_combout ),
	.datac(\inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~2_combout ),
	.datad(\inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~3_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~5 .lut_mask = 16'h8000;
defparam \inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N2
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~2 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~2_combout  = (\inst|registers|dec2|Equal0~3_combout  & (\inst|registers|loop0:2:reg|loop0:3:dff|slave|q_t~q  & ((\inst|registers|loop0:3:reg|loop0:3:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~2_combout 
// )))) # (!\inst|registers|dec2|Equal0~3_combout  & ((\inst|registers|loop0:3:reg|loop0:3:dff|slave|q_t~q ) # ((!\inst|registers|dec2|Equal0~2_combout ))))

	.dataa(\inst|registers|dec2|Equal0~3_combout ),
	.datab(\inst|registers|loop0:3:reg|loop0:3:dff|slave|q_t~q ),
	.datac(\inst|registers|loop0:2:reg|loop0:3:dff|slave|q_t~q ),
	.datad(\inst|registers|dec2|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~2 .lut_mask = 16'hC4F5;
defparam \inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N24
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~3 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~3_combout  = (\inst|registers|dec2|Equal0~4_combout  & (\inst|registers|loop0:5:reg|loop0:3:dff|slave|q_t~q  & ((\inst|registers|loop0:4:reg|loop0:3:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~5_combout 
// )))) # (!\inst|registers|dec2|Equal0~4_combout  & (((\inst|registers|loop0:4:reg|loop0:3:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~5_combout ))))

	.dataa(\inst|registers|dec2|Equal0~4_combout ),
	.datab(\inst|registers|loop0:5:reg|loop0:3:dff|slave|q_t~q ),
	.datac(\inst|registers|loop0:4:reg|loop0:3:dff|slave|q_t~q ),
	.datad(\inst|registers|dec2|Equal0~5_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~3 .lut_mask = 16'hD0DD;
defparam \inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y56_N10
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~4 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~4_combout  = (\inst|registers|dec2|Equal0~6_combout  & (\inst|registers|loop0:7:reg|loop0:3:dff|slave|q_t~q  & ((\inst|registers|loop0:6:reg|loop0:3:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~7_combout 
// )))) # (!\inst|registers|dec2|Equal0~6_combout  & (((\inst|registers|loop0:6:reg|loop0:3:dff|slave|q_t~q )) # (!\inst|registers|dec2|Equal0~7_combout )))

	.dataa(\inst|registers|dec2|Equal0~6_combout ),
	.datab(\inst|registers|dec2|Equal0~7_combout ),
	.datac(\inst|registers|loop0:6:reg|loop0:3:dff|slave|q_t~q ),
	.datad(\inst|registers|loop0:7:reg|loop0:3:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~4 .lut_mask = 16'hF351;
defparam \inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N2
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~1 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~1_combout  = (\inst|registers|loop0:1:reg|loop0:3:dff|slave|q_t~q  & (((\inst|registers|loop0:0:reg|loop0:3:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~1_combout )))) # 
// (!\inst|registers|loop0:1:reg|loop0:3:dff|slave|q_t~q  & (!\inst|registers|dec2|Equal0~0_combout  & ((\inst|registers|loop0:0:reg|loop0:3:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~1_combout ))))

	.dataa(\inst|registers|loop0:1:reg|loop0:3:dff|slave|q_t~q ),
	.datab(\inst|registers|dec2|Equal0~0_combout ),
	.datac(\inst|registers|loop0:0:reg|loop0:3:dff|slave|q_t~q ),
	.datad(\inst|registers|dec2|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~1 .lut_mask = 16'hB0BB;
defparam \inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N4
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~5 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~5_combout  = (\inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~2_combout  & (\inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~3_combout  & (\inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~4_combout  & 
// \inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~1_combout )))

	.dataa(\inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~2_combout ),
	.datab(\inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~3_combout ),
	.datac(\inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~4_combout ),
	.datad(\inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~1_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~5 .lut_mask = 16'h8000;
defparam \inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y55_N12
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~2 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~2_combout  = (\inst|registers|loop0:3:reg|loop0:2:dff|slave|q_t~q  & (((\inst|registers|loop0:2:reg|loop0:2:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~3_combout )))) # 
// (!\inst|registers|loop0:3:reg|loop0:2:dff|slave|q_t~q  & (!\inst|registers|dec2|Equal0~2_combout  & ((\inst|registers|loop0:2:reg|loop0:2:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~3_combout ))))

	.dataa(\inst|registers|loop0:3:reg|loop0:2:dff|slave|q_t~q ),
	.datab(\inst|registers|dec2|Equal0~2_combout ),
	.datac(\inst|registers|loop0:2:reg|loop0:2:dff|slave|q_t~q ),
	.datad(\inst|registers|dec2|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~2 .lut_mask = 16'hB0BB;
defparam \inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N24
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~1 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~1_combout  = (\inst|registers|dec2|Equal0~1_combout  & (\inst|registers|loop0:0:reg|loop0:2:dff|slave|q_t~q  & ((\inst|registers|loop0:1:reg|loop0:2:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~0_combout 
// )))) # (!\inst|registers|dec2|Equal0~1_combout  & (((\inst|registers|loop0:1:reg|loop0:2:dff|slave|q_t~q )) # (!\inst|registers|dec2|Equal0~0_combout )))

	.dataa(\inst|registers|dec2|Equal0~1_combout ),
	.datab(\inst|registers|dec2|Equal0~0_combout ),
	.datac(\inst|registers|loop0:1:reg|loop0:2:dff|slave|q_t~q ),
	.datad(\inst|registers|loop0:0:reg|loop0:2:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~1 .lut_mask = 16'hF351;
defparam \inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N20
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~3 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~3_combout  = (\inst|registers|dec2|Equal0~4_combout  & (\inst|registers|loop0:5:reg|loop0:2:dff|slave|q_t~q  & ((\inst|registers|loop0:4:reg|loop0:2:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~5_combout 
// )))) # (!\inst|registers|dec2|Equal0~4_combout  & (((\inst|registers|loop0:4:reg|loop0:2:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~5_combout ))))

	.dataa(\inst|registers|dec2|Equal0~4_combout ),
	.datab(\inst|registers|loop0:5:reg|loop0:2:dff|slave|q_t~q ),
	.datac(\inst|registers|loop0:4:reg|loop0:2:dff|slave|q_t~q ),
	.datad(\inst|registers|dec2|Equal0~5_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~3 .lut_mask = 16'hD0DD;
defparam \inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N22
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~4 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~4_combout  = (\inst|registers|dec2|Equal0~7_combout  & (\inst|registers|loop0:6:reg|loop0:2:dff|slave|q_t~q  & ((\inst|registers|loop0:7:reg|loop0:2:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~6_combout 
// )))) # (!\inst|registers|dec2|Equal0~7_combout  & (((\inst|registers|loop0:7:reg|loop0:2:dff|slave|q_t~q )) # (!\inst|registers|dec2|Equal0~6_combout )))

	.dataa(\inst|registers|dec2|Equal0~7_combout ),
	.datab(\inst|registers|dec2|Equal0~6_combout ),
	.datac(\inst|registers|loop0:7:reg|loop0:2:dff|slave|q_t~q ),
	.datad(\inst|registers|loop0:6:reg|loop0:2:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~4 .lut_mask = 16'hF351;
defparam \inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y55_N10
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~5 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~5_combout  = (\inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~2_combout  & (\inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~1_combout  & (\inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~3_combout  & 
// \inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~4_combout )))

	.dataa(\inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~2_combout ),
	.datab(\inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~1_combout ),
	.datac(\inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~3_combout ),
	.datad(\inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~4_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~5 .lut_mask = 16'h8000;
defparam \inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N14
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~4 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~4_combout  = (\inst|registers|loop0:6:reg|loop0:1:dff|slave|q_t~q  & (((\inst|registers|loop0:7:reg|loop0:1:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~6_combout )))) # 
// (!\inst|registers|loop0:6:reg|loop0:1:dff|slave|q_t~q  & (!\inst|registers|dec2|Equal0~7_combout  & ((\inst|registers|loop0:7:reg|loop0:1:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~6_combout ))))

	.dataa(\inst|registers|loop0:6:reg|loop0:1:dff|slave|q_t~q ),
	.datab(\inst|registers|dec2|Equal0~7_combout ),
	.datac(\inst|registers|loop0:7:reg|loop0:1:dff|slave|q_t~q ),
	.datad(\inst|registers|dec2|Equal0~6_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~4 .lut_mask = 16'hB0BB;
defparam \inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y56_N8
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~2 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~2_combout  = (\inst|registers|loop0:3:reg|loop0:1:dff|slave|q_t~q  & (((\inst|registers|loop0:2:reg|loop0:1:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~3_combout )))) # 
// (!\inst|registers|loop0:3:reg|loop0:1:dff|slave|q_t~q  & (!\inst|registers|dec2|Equal0~2_combout  & ((\inst|registers|loop0:2:reg|loop0:1:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~3_combout ))))

	.dataa(\inst|registers|loop0:3:reg|loop0:1:dff|slave|q_t~q ),
	.datab(\inst|registers|dec2|Equal0~2_combout ),
	.datac(\inst|registers|loop0:2:reg|loop0:1:dff|slave|q_t~q ),
	.datad(\inst|registers|dec2|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~2 .lut_mask = 16'hB0BB;
defparam \inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N18
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~3 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~3_combout  = (\inst|registers|dec2|Equal0~4_combout  & (\inst|registers|loop0:5:reg|loop0:1:dff|slave|q_t~q  & ((\inst|registers|loop0:4:reg|loop0:1:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~5_combout 
// )))) # (!\inst|registers|dec2|Equal0~4_combout  & (((\inst|registers|loop0:4:reg|loop0:1:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~5_combout ))))

	.dataa(\inst|registers|dec2|Equal0~4_combout ),
	.datab(\inst|registers|loop0:5:reg|loop0:1:dff|slave|q_t~q ),
	.datac(\inst|registers|loop0:4:reg|loop0:1:dff|slave|q_t~q ),
	.datad(\inst|registers|dec2|Equal0~5_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~3 .lut_mask = 16'hD0DD;
defparam \inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y56_N24
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~1 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~1_combout  = (\inst|registers|dec2|Equal0~1_combout  & (\inst|registers|loop0:0:reg|loop0:1:dff|slave|q_t~q  & ((\inst|registers|loop0:1:reg|loop0:1:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~0_combout 
// )))) # (!\inst|registers|dec2|Equal0~1_combout  & (((\inst|registers|loop0:1:reg|loop0:1:dff|slave|q_t~q )) # (!\inst|registers|dec2|Equal0~0_combout )))

	.dataa(\inst|registers|dec2|Equal0~1_combout ),
	.datab(\inst|registers|dec2|Equal0~0_combout ),
	.datac(\inst|registers|loop0:0:reg|loop0:1:dff|slave|q_t~q ),
	.datad(\inst|registers|loop0:1:reg|loop0:1:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~1 .lut_mask = 16'hF531;
defparam \inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y56_N0
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~5 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~5_combout  = (\inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~4_combout  & (\inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~2_combout  & (\inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~3_combout  & 
// \inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~1_combout )))

	.dataa(\inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~4_combout ),
	.datab(\inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~2_combout ),
	.datac(\inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~3_combout ),
	.datad(\inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~1_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~5 .lut_mask = 16'h8000;
defparam \inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y56_N22
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~1 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~1_combout  = (\inst|registers|dec2|Equal0~1_combout  & (\inst|registers|loop0:0:reg|loop0:0:dff|slave|q_t~q  & ((\inst|registers|loop0:1:reg|loop0:0:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~0_combout 
// )))) # (!\inst|registers|dec2|Equal0~1_combout  & (((\inst|registers|loop0:1:reg|loop0:0:dff|slave|q_t~q )) # (!\inst|registers|dec2|Equal0~0_combout )))

	.dataa(\inst|registers|dec2|Equal0~1_combout ),
	.datab(\inst|registers|dec2|Equal0~0_combout ),
	.datac(\inst|registers|loop0:0:reg|loop0:0:dff|slave|q_t~q ),
	.datad(\inst|registers|loop0:1:reg|loop0:0:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~1 .lut_mask = 16'hF531;
defparam \inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N24
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~4 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~4_combout  = (\inst|registers|dec2|Equal0~6_combout  & (\inst|registers|loop0:7:reg|loop0:0:dff|slave|q_t~q  & ((\inst|registers|loop0:6:reg|loop0:0:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~7_combout 
// )))) # (!\inst|registers|dec2|Equal0~6_combout  & (((\inst|registers|loop0:6:reg|loop0:0:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~7_combout ))))

	.dataa(\inst|registers|dec2|Equal0~6_combout ),
	.datab(\inst|registers|loop0:7:reg|loop0:0:dff|slave|q_t~q ),
	.datac(\inst|registers|loop0:6:reg|loop0:0:dff|slave|q_t~q ),
	.datad(\inst|registers|dec2|Equal0~7_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~4 .lut_mask = 16'hD0DD;
defparam \inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N26
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~3 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~3_combout  = (\inst|registers|loop0:4:reg|loop0:0:dff|slave|q_t~q  & (((\inst|registers|loop0:5:reg|loop0:0:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~4_combout )))) # 
// (!\inst|registers|loop0:4:reg|loop0:0:dff|slave|q_t~q  & (!\inst|registers|dec2|Equal0~5_combout  & ((\inst|registers|loop0:5:reg|loop0:0:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~4_combout ))))

	.dataa(\inst|registers|loop0:4:reg|loop0:0:dff|slave|q_t~q ),
	.datab(\inst|registers|dec2|Equal0~5_combout ),
	.datac(\inst|registers|loop0:5:reg|loop0:0:dff|slave|q_t~q ),
	.datad(\inst|registers|dec2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~3 .lut_mask = 16'hB0BB;
defparam \inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y56_N20
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~2 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~2_combout  = (\inst|registers|dec2|Equal0~3_combout  & (\inst|registers|loop0:2:reg|loop0:0:dff|slave|q_t~q  & ((\inst|registers|loop0:3:reg|loop0:0:dff|slave|q_t~q ) # (!\inst|registers|dec2|Equal0~2_combout 
// )))) # (!\inst|registers|dec2|Equal0~3_combout  & (((\inst|registers|loop0:3:reg|loop0:0:dff|slave|q_t~q )) # (!\inst|registers|dec2|Equal0~2_combout )))

	.dataa(\inst|registers|dec2|Equal0~3_combout ),
	.datab(\inst|registers|dec2|Equal0~2_combout ),
	.datac(\inst|registers|loop0:2:reg|loop0:0:dff|slave|q_t~q ),
	.datad(\inst|registers|loop0:3:reg|loop0:0:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~2 .lut_mask = 16'hF531;
defparam \inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y56_N6
cycloneiv_lcell_comb \inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~5 (
// Equation(s):
// \inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~5_combout  = (\inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~1_combout  & (\inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~4_combout  & (\inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~3_combout  & 
// \inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~2_combout )))

	.dataa(\inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~1_combout ),
	.datab(\inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~4_combout ),
	.datac(\inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~3_combout ),
	.datad(\inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~2_combout ),
	.cin(gnd),
	.combout(\inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~5 .lut_mask = 16'h8000;
defparam \inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y49_N8
cycloneiv_io_ibuf \instruction[29]~input (
	.i(instruction[29]),
	.ibar(gnd),
	.o(\instruction[29]~input_o ));
// synopsys translate_off
defparam \instruction[29]~input .bus_hold = "false";
defparam \instruction[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y67_N15
cycloneiv_io_ibuf \instruction[26]~input (
	.i(instruction[26]),
	.ibar(gnd),
	.o(\instruction[26]~input_o ));
// synopsys translate_off
defparam \instruction[26]~input .bus_hold = "false";
defparam \instruction[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X80_Y54_N16
cycloneiv_lcell_comb \inst|MainControlUnit_rkjerh|RegWrite (
// Equation(s):
// \inst|MainControlUnit_rkjerh|RegWrite~combout  = (\instruction[29]~input_o  & (((!\instruction[28]~input_o  & !\instruction[27]~input_o )))) # (!\instruction[29]~input_o  & ((\instruction[26]~input_o ) # ((!\instruction[28]~input_o  & 
// !\instruction[27]~input_o ))))

	.dataa(\instruction[29]~input_o ),
	.datab(\instruction[26]~input_o ),
	.datac(\instruction[28]~input_o ),
	.datad(\instruction[27]~input_o ),
	.cin(gnd),
	.combout(\inst|MainControlUnit_rkjerh|RegWrite~combout ),
	.cout());
// synopsys translate_off
defparam \inst|MainControlUnit_rkjerh|RegWrite .lut_mask = 16'h444F;
defparam \inst|MainControlUnit_rkjerh|RegWrite .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y54_N14
cycloneiv_lcell_comb \inst|MainControlUnit_rkjerh|MemWrite (
// Equation(s):
// \inst|MainControlUnit_rkjerh|MemWrite~combout  = (\instruction[26]~input_o  & \instruction[29]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\instruction[26]~input_o ),
	.datad(\instruction[29]~input_o ),
	.cin(gnd),
	.combout(\inst|MainControlUnit_rkjerh|MemWrite~combout ),
	.cout());
// synopsys translate_off
defparam \inst|MainControlUnit_rkjerh|MemWrite .lut_mask = 16'hF000;
defparam \inst|MainControlUnit_rkjerh|MemWrite .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y54_N12
cycloneiv_lcell_comb \inst|MainControlUnit_rkjerh|MemRead (
// Equation(s):
// \inst|MainControlUnit_rkjerh|MemRead~combout  = (\instruction[26]~input_o  & !\instruction[29]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\instruction[26]~input_o ),
	.datad(\instruction[29]~input_o ),
	.cin(gnd),
	.combout(\inst|MainControlUnit_rkjerh|MemRead~combout ),
	.cout());
// synopsys translate_off
defparam \inst|MainControlUnit_rkjerh|MemRead .lut_mask = 16'h00F0;
defparam \inst|MainControlUnit_rkjerh|MemRead .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N22
cycloneiv_io_ibuf \instruction[5]~input (
	.i(instruction[5]),
	.ibar(gnd),
	.o(\instruction[5]~input_o ));
// synopsys translate_off
defparam \instruction[5]~input .bus_hold = "false";
defparam \instruction[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N1
cycloneiv_io_ibuf \instruction[4]~input (
	.i(instruction[4]),
	.ibar(gnd),
	.o(\instruction[4]~input_o ));
// synopsys translate_off
defparam \instruction[4]~input .bus_hold = "false";
defparam \instruction[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y67_N15
cycloneiv_io_ibuf \instruction[3]~input (
	.i(instruction[3]),
	.ibar(gnd),
	.o(\instruction[3]~input_o ));
// synopsys translate_off
defparam \instruction[3]~input .bus_hold = "false";
defparam \instruction[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y0_N8
cycloneiv_io_ibuf \instruction[2]~input (
	.i(instruction[2]),
	.ibar(gnd),
	.o(\instruction[2]~input_o ));
// synopsys translate_off
defparam \instruction[2]~input .bus_hold = "false";
defparam \instruction[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y67_N22
cycloneiv_io_ibuf \instruction[1]~input (
	.i(instruction[1]),
	.ibar(gnd),
	.o(\instruction[1]~input_o ));
// synopsys translate_off
defparam \instruction[1]~input .bus_hold = "false";
defparam \instruction[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N8
cycloneiv_io_ibuf \instruction[0]~input (
	.i(instruction[0]),
	.ibar(gnd),
	.o(\instruction[0]~input_o ));
// synopsys translate_off
defparam \instruction[0]~input .bus_hold = "false";
defparam \instruction[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X80_Y54_N6
cycloneiv_lcell_comb \inst|MainControlUnit_rkjerh|R~0 (
// Equation(s):
// \inst|MainControlUnit_rkjerh|R~0_combout  = (\instruction[28]~input_o ) # (\instruction[27]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\instruction[28]~input_o ),
	.datad(\instruction[27]~input_o ),
	.cin(gnd),
	.combout(\inst|MainControlUnit_rkjerh|R~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MainControlUnit_rkjerh|R~0 .lut_mask = 16'hFFF0;
defparam \inst|MainControlUnit_rkjerh|R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y67_N1
cycloneiv_io_ibuf \instruction[10]~input (
	.i(instruction[10]),
	.ibar(gnd),
	.o(\instruction[10]~input_o ));
// synopsys translate_off
defparam \instruction[10]~input .bus_hold = "false";
defparam \instruction[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y67_N8
cycloneiv_io_ibuf \instruction[9]~input (
	.i(instruction[9]),
	.ibar(gnd),
	.o(\instruction[9]~input_o ));
// synopsys translate_off
defparam \instruction[9]~input .bus_hold = "false";
defparam \instruction[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N15
cycloneiv_io_ibuf \instruction[8]~input (
	.i(instruction[8]),
	.ibar(gnd),
	.o(\instruction[8]~input_o ));
// synopsys translate_off
defparam \instruction[8]~input .bus_hold = "false";
defparam \instruction[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N15
cycloneiv_io_ibuf \instruction[7]~input (
	.i(instruction[7]),
	.ibar(gnd),
	.o(\instruction[7]~input_o ));
// synopsys translate_off
defparam \instruction[7]~input .bus_hold = "false";
defparam \instruction[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N1
cycloneiv_io_ibuf \instruction[6]~input (
	.i(instruction[6]),
	.ibar(gnd),
	.o(\instruction[6]~input_o ));
// synopsys translate_off
defparam \instruction[6]~input .bus_hold = "false";
defparam \instruction[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y67_N22
cycloneiv_io_ibuf \instruction[15]~input (
	.i(instruction[15]),
	.ibar(gnd),
	.o(\instruction[15]~input_o ));
// synopsys translate_off
defparam \instruction[15]~input .bus_hold = "false";
defparam \instruction[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y67_N8
cycloneiv_io_ibuf \instruction[14]~input (
	.i(instruction[14]),
	.ibar(gnd),
	.o(\instruction[14]~input_o ));
// synopsys translate_off
defparam \instruction[14]~input .bus_hold = "false";
defparam \instruction[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N15
cycloneiv_io_ibuf \PC_inc[31]~input (
	.i(PC_inc[31]),
	.ibar(gnd),
	.o(\PC_inc[31]~input_o ));
// synopsys translate_off
defparam \PC_inc[31]~input .bus_hold = "false";
defparam \PC_inc[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y67_N1
cycloneiv_io_ibuf \PC_inc[30]~input (
	.i(PC_inc[30]),
	.ibar(gnd),
	.o(\PC_inc[30]~input_o ));
// synopsys translate_off
defparam \PC_inc[30]~input .bus_hold = "false";
defparam \PC_inc[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y16_N1
cycloneiv_io_ibuf \PC_inc[29]~input (
	.i(PC_inc[29]),
	.ibar(gnd),
	.o(\PC_inc[29]~input_o ));
// synopsys translate_off
defparam \PC_inc[29]~input .bus_hold = "false";
defparam \PC_inc[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y6_N15
cycloneiv_io_ibuf \PC_inc[28]~input (
	.i(PC_inc[28]),
	.ibar(gnd),
	.o(\PC_inc[28]~input_o ));
// synopsys translate_off
defparam \PC_inc[28]~input .bus_hold = "false";
defparam \PC_inc[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y67_N15
cycloneiv_io_ibuf \PC_inc[27]~input (
	.i(PC_inc[27]),
	.ibar(gnd),
	.o(\PC_inc[27]~input_o ));
// synopsys translate_off
defparam \PC_inc[27]~input .bus_hold = "false";
defparam \PC_inc[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N15
cycloneiv_io_ibuf \PC_inc[26]~input (
	.i(PC_inc[26]),
	.ibar(gnd),
	.o(\PC_inc[26]~input_o ));
// synopsys translate_off
defparam \PC_inc[26]~input .bus_hold = "false";
defparam \PC_inc[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y7_N1
cycloneiv_io_ibuf \instruction[25]~input (
	.i(instruction[25]),
	.ibar(gnd),
	.o(\instruction[25]~input_o ));
// synopsys translate_off
defparam \instruction[25]~input .bus_hold = "false";
defparam \instruction[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y67_N1
cycloneiv_io_ibuf \instruction[24]~input (
	.i(instruction[24]),
	.ibar(gnd),
	.o(\instruction[24]~input_o ));
// synopsys translate_off
defparam \instruction[24]~input .bus_hold = "false";
defparam \instruction[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y67_N8
cycloneiv_io_ibuf \instruction[20]~input (
	.i(instruction[20]),
	.ibar(gnd),
	.o(\instruction[20]~input_o ));
// synopsys translate_off
defparam \instruction[20]~input .bus_hold = "false";
defparam \instruction[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N8
cycloneiv_io_ibuf \instruction[19]~input (
	.i(instruction[19]),
	.ibar(gnd),
	.o(\instruction[19]~input_o ));
// synopsys translate_off
defparam \instruction[19]~input .bus_hold = "false";
defparam \instruction[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y7_N8
cycloneiv_io_ibuf \instruction[31]~input (
	.i(instruction[31]),
	.ibar(gnd),
	.o(\instruction[31]~input_o ));
// synopsys translate_off
defparam \instruction[31]~input .bus_hold = "false";
defparam \instruction[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y67_N1
cycloneiv_io_ibuf \instruction[30]~input (
	.i(instruction[30]),
	.ibar(gnd),
	.o(\instruction[30]~input_o ));
// synopsys translate_off
defparam \instruction[30]~input .bus_hold = "false";
defparam \instruction[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y8_N1
cycloneiv_io_ibuf \PC_inc[25]~input (
	.i(PC_inc[25]),
	.ibar(gnd),
	.o(\PC_inc[25]~input_o ));
// synopsys translate_off
defparam \PC_inc[25]~input .bus_hold = "false";
defparam \PC_inc[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N15
cycloneiv_io_ibuf \PC_inc[24]~input (
	.i(PC_inc[24]),
	.ibar(gnd),
	.o(\PC_inc[24]~input_o ));
// synopsys translate_off
defparam \PC_inc[24]~input .bus_hold = "false";
defparam \PC_inc[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N8
cycloneiv_io_ibuf \PC_inc[23]~input (
	.i(PC_inc[23]),
	.ibar(gnd),
	.o(\PC_inc[23]~input_o ));
// synopsys translate_off
defparam \PC_inc[23]~input .bus_hold = "false";
defparam \PC_inc[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y20_N1
cycloneiv_io_ibuf \PC_inc[22]~input (
	.i(PC_inc[22]),
	.ibar(gnd),
	.o(\PC_inc[22]~input_o ));
// synopsys translate_off
defparam \PC_inc[22]~input .bus_hold = "false";
defparam \PC_inc[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N15
cycloneiv_io_ibuf \PC_inc[21]~input (
	.i(PC_inc[21]),
	.ibar(gnd),
	.o(\PC_inc[21]~input_o ));
// synopsys translate_off
defparam \PC_inc[21]~input .bus_hold = "false";
defparam \PC_inc[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y6_N1
cycloneiv_io_ibuf \PC_inc[20]~input (
	.i(PC_inc[20]),
	.ibar(gnd),
	.o(\PC_inc[20]~input_o ));
// synopsys translate_off
defparam \PC_inc[20]~input .bus_hold = "false";
defparam \PC_inc[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N1
cycloneiv_io_ibuf \PC_inc[19]~input (
	.i(PC_inc[19]),
	.ibar(gnd),
	.o(\PC_inc[19]~input_o ));
// synopsys translate_off
defparam \PC_inc[19]~input .bus_hold = "false";
defparam \PC_inc[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y10_N1
cycloneiv_io_ibuf \PC_inc[18]~input (
	.i(PC_inc[18]),
	.ibar(gnd),
	.o(\PC_inc[18]~input_o ));
// synopsys translate_off
defparam \PC_inc[18]~input .bus_hold = "false";
defparam \PC_inc[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y21_N8
cycloneiv_io_ibuf \PC_inc[17]~input (
	.i(PC_inc[17]),
	.ibar(gnd),
	.o(\PC_inc[17]~input_o ));
// synopsys translate_off
defparam \PC_inc[17]~input .bus_hold = "false";
defparam \PC_inc[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y67_N22
cycloneiv_io_ibuf \PC_inc[16]~input (
	.i(PC_inc[16]),
	.ibar(gnd),
	.o(\PC_inc[16]~input_o ));
// synopsys translate_off
defparam \PC_inc[16]~input .bus_hold = "false";
defparam \PC_inc[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y10_N8
cycloneiv_io_ibuf \PC_inc[15]~input (
	.i(PC_inc[15]),
	.ibar(gnd),
	.o(\PC_inc[15]~input_o ));
// synopsys translate_off
defparam \PC_inc[15]~input .bus_hold = "false";
defparam \PC_inc[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N8
cycloneiv_io_ibuf \PC_inc[14]~input (
	.i(PC_inc[14]),
	.ibar(gnd),
	.o(\PC_inc[14]~input_o ));
// synopsys translate_off
defparam \PC_inc[14]~input .bus_hold = "false";
defparam \PC_inc[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N1
cycloneiv_io_ibuf \PC_inc[13]~input (
	.i(PC_inc[13]),
	.ibar(gnd),
	.o(\PC_inc[13]~input_o ));
// synopsys translate_off
defparam \PC_inc[13]~input .bus_hold = "false";
defparam \PC_inc[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y67_N15
cycloneiv_io_ibuf \PC_inc[12]~input (
	.i(PC_inc[12]),
	.ibar(gnd),
	.o(\PC_inc[12]~input_o ));
// synopsys translate_off
defparam \PC_inc[12]~input .bus_hold = "false";
defparam \PC_inc[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y67_N8
cycloneiv_io_ibuf \PC_inc[11]~input (
	.i(PC_inc[11]),
	.ibar(gnd),
	.o(\PC_inc[11]~input_o ));
// synopsys translate_off
defparam \PC_inc[11]~input .bus_hold = "false";
defparam \PC_inc[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y67_N15
cycloneiv_io_ibuf \PC_inc[10]~input (
	.i(PC_inc[10]),
	.ibar(gnd),
	.o(\PC_inc[10]~input_o ));
// synopsys translate_off
defparam \PC_inc[10]~input .bus_hold = "false";
defparam \PC_inc[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y67_N8
cycloneiv_io_ibuf \PC_inc[9]~input (
	.i(PC_inc[9]),
	.ibar(gnd),
	.o(\PC_inc[9]~input_o ));
// synopsys translate_off
defparam \PC_inc[9]~input .bus_hold = "false";
defparam \PC_inc[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y67_N22
cycloneiv_io_ibuf \PC_inc[8]~input (
	.i(PC_inc[8]),
	.ibar(gnd),
	.o(\PC_inc[8]~input_o ));
// synopsys translate_off
defparam \PC_inc[8]~input .bus_hold = "false";
defparam \PC_inc[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cycloneiv_io_ibuf \PC_inc[7]~input (
	.i(PC_inc[7]),
	.ibar(gnd),
	.o(\PC_inc[7]~input_o ));
// synopsys translate_off
defparam \PC_inc[7]~input .bus_hold = "false";
defparam \PC_inc[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N15
cycloneiv_io_ibuf \PC_inc[6]~input (
	.i(PC_inc[6]),
	.ibar(gnd),
	.o(\PC_inc[6]~input_o ));
// synopsys translate_off
defparam \PC_inc[6]~input .bus_hold = "false";
defparam \PC_inc[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y67_N8
cycloneiv_io_ibuf \PC_inc[5]~input (
	.i(PC_inc[5]),
	.ibar(gnd),
	.o(\PC_inc[5]~input_o ));
// synopsys translate_off
defparam \PC_inc[5]~input .bus_hold = "false";
defparam \PC_inc[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N8
cycloneiv_io_ibuf \PC_inc[4]~input (
	.i(PC_inc[4]),
	.ibar(gnd),
	.o(\PC_inc[4]~input_o ));
// synopsys translate_off
defparam \PC_inc[4]~input .bus_hold = "false";
defparam \PC_inc[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y0_N22
cycloneiv_io_ibuf \PC_inc[3]~input (
	.i(PC_inc[3]),
	.ibar(gnd),
	.o(\PC_inc[3]~input_o ));
// synopsys translate_off
defparam \PC_inc[3]~input .bus_hold = "false";
defparam \PC_inc[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y67_N8
cycloneiv_io_ibuf \PC_inc[2]~input (
	.i(PC_inc[2]),
	.ibar(gnd),
	.o(\PC_inc[2]~input_o ));
// synopsys translate_off
defparam \PC_inc[2]~input .bus_hold = "false";
defparam \PC_inc[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y4_N15
cycloneiv_io_ibuf \PC_inc[1]~input (
	.i(PC_inc[1]),
	.ibar(gnd),
	.o(\PC_inc[1]~input_o ));
// synopsys translate_off
defparam \PC_inc[1]~input .bus_hold = "false";
defparam \PC_inc[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y67_N8
cycloneiv_io_ibuf \PC_inc[0]~input (
	.i(PC_inc[0]),
	.ibar(gnd),
	.o(\PC_inc[0]~input_o ));
// synopsys translate_off
defparam \PC_inc[0]~input .bus_hold = "false";
defparam \PC_inc[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y5_N1
cycloneiv_io_ibuf \REG_write_adr_inp[2]~input (
	.i(REG_write_adr_inp[2]),
	.ibar(gnd),
	.o(\REG_write_adr_inp[2]~input_o ));
// synopsys translate_off
defparam \REG_write_adr_inp[2]~input .bus_hold = "false";
defparam \REG_write_adr_inp[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N8
cycloneiv_io_ibuf \REG_write_adr_inp[1]~input (
	.i(REG_write_adr_inp[1]),
	.ibar(gnd),
	.o(\REG_write_adr_inp[1]~input_o ));
// synopsys translate_off
defparam \REG_write_adr_inp[1]~input .bus_hold = "false";
defparam \REG_write_adr_inp[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N15
cycloneiv_io_ibuf \REG_write_adr_inp[0]~input (
	.i(REG_write_adr_inp[0]),
	.ibar(gnd),
	.o(\REG_write_adr_inp[0]~input_o ));
// synopsys translate_off
defparam \REG_write_adr_inp[0]~input .bus_hold = "false";
defparam \REG_write_adr_inp[0]~input .simulate_z_as = "z";
// synopsys translate_on

assign REG_write_outp = \REG_write_outp~output_o ;

assign ALU_src = \ALU_src~output_o ;

assign MEM_write = \MEM_write~output_o ;

assign MEM_read = \MEM_read~output_o ;

assign MEM_to_REG = \MEM_to_REG~output_o ;

assign jump = \jump~output_o ;

assign branch = \branch~output_o ;

assign ALU_funct[5] = \ALU_funct[5]~output_o ;

assign ALU_funct[4] = \ALU_funct[4]~output_o ;

assign ALU_funct[3] = \ALU_funct[3]~output_o ;

assign ALU_funct[2] = \ALU_funct[2]~output_o ;

assign ALU_funct[1] = \ALU_funct[1]~output_o ;

assign ALU_funct[0] = \ALU_funct[0]~output_o ;

assign ALU_op[5] = \ALU_op[5]~output_o ;

assign ALU_op[4] = \ALU_op[4]~output_o ;

assign ALU_op[3] = \ALU_op[3]~output_o ;

assign ALU_op[2] = \ALU_op[2]~output_o ;

assign ALU_op[1] = \ALU_op[1]~output_o ;

assign ALU_op[0] = \ALU_op[0]~output_o ;

assign ALU_shamt[10] = \ALU_shamt[10]~output_o ;

assign ALU_shamt[9] = \ALU_shamt[9]~output_o ;

assign ALU_shamt[8] = \ALU_shamt[8]~output_o ;

assign ALU_shamt[7] = \ALU_shamt[7]~output_o ;

assign ALU_shamt[6] = \ALU_shamt[6]~output_o ;

assign PC_branch_offset[31] = \PC_branch_offset[31]~output_o ;

assign PC_branch_offset[30] = \PC_branch_offset[30]~output_o ;

assign PC_branch_offset[29] = \PC_branch_offset[29]~output_o ;

assign PC_branch_offset[28] = \PC_branch_offset[28]~output_o ;

assign PC_branch_offset[27] = \PC_branch_offset[27]~output_o ;

assign PC_branch_offset[26] = \PC_branch_offset[26]~output_o ;

assign PC_branch_offset[25] = \PC_branch_offset[25]~output_o ;

assign PC_branch_offset[24] = \PC_branch_offset[24]~output_o ;

assign PC_branch_offset[23] = \PC_branch_offset[23]~output_o ;

assign PC_branch_offset[22] = \PC_branch_offset[22]~output_o ;

assign PC_branch_offset[21] = \PC_branch_offset[21]~output_o ;

assign PC_branch_offset[20] = \PC_branch_offset[20]~output_o ;

assign PC_branch_offset[19] = \PC_branch_offset[19]~output_o ;

assign PC_branch_offset[18] = \PC_branch_offset[18]~output_o ;

assign PC_branch_offset[17] = \PC_branch_offset[17]~output_o ;

assign PC_branch_offset[16] = \PC_branch_offset[16]~output_o ;

assign PC_branch_offset[15] = \PC_branch_offset[15]~output_o ;

assign PC_branch_offset[14] = \PC_branch_offset[14]~output_o ;

assign PC_branch_offset[13] = \PC_branch_offset[13]~output_o ;

assign PC_branch_offset[12] = \PC_branch_offset[12]~output_o ;

assign PC_branch_offset[11] = \PC_branch_offset[11]~output_o ;

assign PC_branch_offset[10] = \PC_branch_offset[10]~output_o ;

assign PC_branch_offset[9] = \PC_branch_offset[9]~output_o ;

assign PC_branch_offset[8] = \PC_branch_offset[8]~output_o ;

assign PC_branch_offset[7] = \PC_branch_offset[7]~output_o ;

assign PC_branch_offset[6] = \PC_branch_offset[6]~output_o ;

assign PC_branch_offset[5] = \PC_branch_offset[5]~output_o ;

assign PC_branch_offset[4] = \PC_branch_offset[4]~output_o ;

assign PC_branch_offset[3] = \PC_branch_offset[3]~output_o ;

assign PC_branch_offset[2] = \PC_branch_offset[2]~output_o ;

assign PC_branch_offset[1] = \PC_branch_offset[1]~output_o ;

assign PC_branch_offset[0] = \PC_branch_offset[0]~output_o ;

assign PC_jump[31] = \PC_jump[31]~output_o ;

assign PC_jump[30] = \PC_jump[30]~output_o ;

assign PC_jump[29] = \PC_jump[29]~output_o ;

assign PC_jump[28] = \PC_jump[28]~output_o ;

assign PC_jump[27] = \PC_jump[27]~output_o ;

assign PC_jump[26] = \PC_jump[26]~output_o ;

assign PC_jump[25] = \PC_jump[25]~output_o ;

assign PC_jump[24] = \PC_jump[24]~output_o ;

assign PC_jump[23] = \PC_jump[23]~output_o ;

assign PC_jump[22] = \PC_jump[22]~output_o ;

assign PC_jump[21] = \PC_jump[21]~output_o ;

assign PC_jump[20] = \PC_jump[20]~output_o ;

assign PC_jump[19] = \PC_jump[19]~output_o ;

assign PC_jump[18] = \PC_jump[18]~output_o ;

assign PC_jump[17] = \PC_jump[17]~output_o ;

assign PC_jump[16] = \PC_jump[16]~output_o ;

assign PC_jump[15] = \PC_jump[15]~output_o ;

assign PC_jump[14] = \PC_jump[14]~output_o ;

assign PC_jump[13] = \PC_jump[13]~output_o ;

assign PC_jump[12] = \PC_jump[12]~output_o ;

assign PC_jump[11] = \PC_jump[11]~output_o ;

assign PC_jump[10] = \PC_jump[10]~output_o ;

assign PC_jump[9] = \PC_jump[9]~output_o ;

assign PC_jump[8] = \PC_jump[8]~output_o ;

assign PC_jump[7] = \PC_jump[7]~output_o ;

assign PC_jump[6] = \PC_jump[6]~output_o ;

assign PC_jump[5] = \PC_jump[5]~output_o ;

assign PC_jump[4] = \PC_jump[4]~output_o ;

assign PC_jump[3] = \PC_jump[3]~output_o ;

assign PC_jump[2] = \PC_jump[2]~output_o ;

assign PC_jump[1] = \PC_jump[1]~output_o ;

assign PC_jump[0] = \PC_jump[0]~output_o ;

assign REG_data1[7] = \REG_data1[7]~output_o ;

assign REG_data1[6] = \REG_data1[6]~output_o ;

assign REG_data1[5] = \REG_data1[5]~output_o ;

assign REG_data1[4] = \REG_data1[4]~output_o ;

assign REG_data1[3] = \REG_data1[3]~output_o ;

assign REG_data1[2] = \REG_data1[2]~output_o ;

assign REG_data1[1] = \REG_data1[1]~output_o ;

assign REG_data1[0] = \REG_data1[0]~output_o ;

assign REG_data2[7] = \REG_data2[7]~output_o ;

assign REG_data2[6] = \REG_data2[6]~output_o ;

assign REG_data2[5] = \REG_data2[5]~output_o ;

assign REG_data2[4] = \REG_data2[4]~output_o ;

assign REG_data2[3] = \REG_data2[3]~output_o ;

assign REG_data2[2] = \REG_data2[2]~output_o ;

assign REG_data2[1] = \REG_data2[1]~output_o ;

assign REG_data2[0] = \REG_data2[0]~output_o ;

assign REG_write_adr_outp[2] = \REG_write_adr_outp[2]~output_o ;

assign REG_write_adr_outp[1] = \REG_write_adr_outp[1]~output_o ;

assign REG_write_adr_outp[0] = \REG_write_adr_outp[0]~output_o ;

endmodule
