// Seed: 3858766010
module module_0 #(
    parameter id_3 = 32'd2
);
  wire id_1;
  ;
  supply1 id_2, _id_3, id_4, id_5 = -1'b0;
  logic [7:0][-1  ?  ~  1 : -1 'b0 : id_3]
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44;
  wire id_45;
  assign id_30[-1'b0] = id_33;
endmodule
module module_1 #(
    parameter id_0 = 32'd84
) (
    input  tri1 _id_0,
    output wand id_1
);
  always @(posedge 1 or posedge -1);
  module_0 modCall_1 ();
  logic [id_0 : id_0] id_3 = -1;
endmodule
