This project is finished by Guohao Wu (gw79) and Kenglung Hsu (kh460).

Our project used full_adder to build four_bit_RCA, and four_bit_RCA to build eight_bit_RCA, and eight_bit_RCA to build sixteen_bit_RCA, and sixteen_bit_RCA to build thirty_two_CSA. And finally I used thirty_two_bit_CSA to build ALU with function of add and subtract.to design and simulate an ALU. With non-RCA adder and a 50 MHz clock.

We did face the hidden bug in ovf and were struggling for a long time, finally Guohao found the point and fixed it.
