{"files":[{"patch":"@@ -7105,1 +7105,1 @@\n-    __ sve_dup($tmp2$$FloatRegister, __ H, 0);\n+    __ sve_dup($tmp1$$FloatRegister, __ H, 0);\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64_vector.ad","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -5093,1 +5093,1 @@\n-    __ sve_dup($tmp2$$FloatRegister, __ H, 0);\n+    __ sve_dup($tmp1$$FloatRegister, __ H, 0);\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64_vector_ad.m4","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -2206,1 +2206,1 @@\n-\/\/ Preserves: mask, vtmp_zr\n+\/\/ Preserves: mask, vzr\n@@ -2208,1 +2208,1 @@\n-                                           FloatRegister vtmp, FloatRegister vtmp_zr,\n+                                           FloatRegister vzr, FloatRegister vtmp,\n@@ -2212,2 +2212,2 @@\n-  assert_different_registers(dst, src, vtmp_zr);\n-  assert_different_registers(dst, vtmp, vtmp_zr);\n+  assert_different_registers(dst, src, vzr);\n+  assert_different_registers(dst, vtmp, vzr);\n@@ -2231,1 +2231,1 @@\n-  sve_uzp1(dst, H, dst, vtmp_zr);\n+  sve_uzp1(dst, H, dst, vzr);\n@@ -2251,1 +2251,1 @@\n-  sve_uzp1(vtmp, H, vtmp, vtmp_zr);\n+  sve_uzp1(vtmp, H, vtmp, vzr);\n@@ -2275,0 +2275,1 @@\n+  FloatRegister vzr = vtmp3;\n@@ -2285,1 +2286,1 @@\n-  sve_compress_short(dst, vtmp1, ptmp, vtmp2, vtmp3, pgtmp, extended_size > MaxVectorSize ? MaxVectorSize : extended_size);\n+  sve_compress_short(dst, vtmp1, ptmp, vzr, vtmp2, pgtmp, extended_size > MaxVectorSize ? MaxVectorSize : extended_size);\n@@ -2288,1 +2289,1 @@\n-  sve_uzp1(dst, B, dst, vtmp3);\n+  sve_uzp1(dst, B, dst, vzr);\n@@ -2305,1 +2306,1 @@\n-  sve_compress_short(vtmp1, vtmp2, ptmp, vtmp2, vtmp3, pgtmp, extended_size - MaxVectorSize);\n+  sve_compress_short(vtmp1, vtmp2, ptmp, vzr, vtmp2, pgtmp, extended_size - MaxVectorSize);\n@@ -2307,1 +2308,1 @@\n-  sve_uzp1(vtmp1, B, vtmp1, vtmp3);\n+  sve_uzp1(vtmp1, B, vtmp1, vzr);\n","filename":"src\/hotspot\/cpu\/aarch64\/c2_MacroAssembler_aarch64.cpp","additions":11,"deletions":10,"binary":false,"changes":21,"status":"modified"},{"patch":"@@ -180,1 +180,1 @@\n-                          FloatRegister vtmp, FloatRegister vtmp_zr,\n+                          FloatRegister vzr, FloatRegister vtmp,\n","filename":"src\/hotspot\/cpu\/aarch64\/c2_MacroAssembler_aarch64.hpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"}]}