

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_70_4'
================================================================
* Date:           Sun Sep 15 02:59:36 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_iris
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.392 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.150 us|  0.150 us|   15|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_70_4  |       13|       13|         8|          2|          2|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.29>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 11 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln74_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_3"   --->   Operation 12 'read' 'sext_ln74_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln74_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_2"   --->   Operation 13 'read' 'sext_ln74_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln74_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_1"   --->   Operation 14 'read' 'sext_ln74_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln74_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74"   --->   Operation 15 'read' 'sext_ln74_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln"   --->   Operation 16 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln74_3_cast = sext i16 %sext_ln74_3_read"   --->   Operation 17 'sext' 'sext_ln74_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln74_2_cast = sext i16 %sext_ln74_2_read"   --->   Operation 18 'sext' 'sext_ln74_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln74_1_cast = sext i16 %sext_ln74_1_read"   --->   Operation 19 'sext' 'sext_ln74_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln74_cast = sext i16 %sext_ln74_read"   --->   Operation 20 'sext' 'sext_ln74_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.61ns)   --->   "%store_ln0 = store i3 0, i3 %i_1"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond56"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i = load i3 %i_1" [nn.cpp:70]   --->   Operation 23 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i3 %i" [nn.cpp:70]   --->   Operation 24 'zext' 'zext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.68ns)   --->   "%icmp_ln70 = icmp_eq  i3 %i, i3 4" [nn.cpp:70]   --->   Operation 25 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.68ns)   --->   "%add_ln70_1 = add i3 %i, i3 1" [nn.cpp:70]   --->   Operation 27 'add' 'add_ln70_1' <Predicate = true> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %for.body68, void %for.inc89.exitStub" [nn.cpp:70]   --->   Operation 28 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i3 %i" [nn.cpp:70]   --->   Operation 29 'trunc' 'trunc_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%layer1_weight_tile_addr = getelementptr i9 %layer1_weight_tile, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 30 'getelementptr' 'layer1_weight_tile_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (2.15ns)   --->   "%layer1_weight_tile_load = load i2 %layer1_weight_tile_addr" [nn.cpp:74]   --->   Operation 31 'load' 'layer1_weight_tile_load' <Predicate = (!icmp_ln70)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 4> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%layer1_weight_tile_1_addr = getelementptr i9 %layer1_weight_tile_1, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 32 'getelementptr' 'layer1_weight_tile_1_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (2.15ns)   --->   "%layer1_weight_tile_1_load = load i2 %layer1_weight_tile_1_addr" [nn.cpp:74]   --->   Operation 33 'load' 'layer1_weight_tile_1_load' <Predicate = (!icmp_ln70)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 4> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%layer1_weight_tile_2_addr = getelementptr i9 %layer1_weight_tile_2, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 34 'getelementptr' 'layer1_weight_tile_2_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (2.15ns)   --->   "%layer1_weight_tile_2_load = load i2 %layer1_weight_tile_2_addr" [nn.cpp:74]   --->   Operation 35 'load' 'layer1_weight_tile_2_load' <Predicate = (!icmp_ln70)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 4> <RAM>
ST_1 : Operation 36 [1/1] (1.84ns)   --->   "%switch_ln77 = switch i2 %trunc_ln70, void %arrayidx85.case.3, i2 0, void %arrayidx85.case.0, i2 1, void %arrayidx85.case.1, i2 2, void %arrayidx85.case.2" [nn.cpp:77]   --->   Operation 36 'switch' 'switch_ln77' <Predicate = (!icmp_ln70)> <Delay = 1.84>
ST_1 : Operation 37 [1/1] (1.61ns)   --->   "%store_ln70 = store i3 %add_ln70_1, i3 %i_1" [nn.cpp:70]   --->   Operation 37 'store' 'store_ln70' <Predicate = (!icmp_ln70)> <Delay = 1.61>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln70 = br void %for.cond56" [nn.cpp:70]   --->   Operation 38 'br' 'br_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.60>
ST_2 : Operation 39 [1/2] (2.15ns)   --->   "%layer1_weight_tile_load = load i2 %layer1_weight_tile_addr" [nn.cpp:74]   --->   Operation 39 'load' 'layer1_weight_tile_load' <Predicate = (!icmp_ln70)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 4> <RAM>
ST_2 : Operation 40 [1/2] (2.15ns)   --->   "%layer1_weight_tile_1_load = load i2 %layer1_weight_tile_1_addr" [nn.cpp:74]   --->   Operation 40 'load' 'layer1_weight_tile_1_load' <Predicate = (!icmp_ln70)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 4> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln74_5 = sext i9 %layer1_weight_tile_1_load" [nn.cpp:74]   --->   Operation 41 'sext' 'sext_ln74_5' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 42 [3/3] (1.45ns) (grouped into DSP with root node add_ln74)   --->   "%mul_ln74_1 = mul i24 %sext_ln74_5, i24 %sext_ln74_1_cast" [nn.cpp:74]   --->   Operation 42 'mul' 'mul_ln74_1' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 43 [1/2] (2.15ns)   --->   "%layer1_weight_tile_2_load = load i2 %layer1_weight_tile_2_addr" [nn.cpp:74]   --->   Operation 43 'load' 'layer1_weight_tile_2_load' <Predicate = (!icmp_ln70)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 4> <RAM>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln74_4 = sext i9 %layer1_weight_tile_load" [nn.cpp:74]   --->   Operation 44 'sext' 'sext_ln74_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (5.57ns)   --->   "%mul_ln74 = mul i24 %sext_ln74_4, i24 %sext_ln74_cast" [nn.cpp:74]   --->   Operation 45 'mul' 'mul_ln74' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [2/3] (1.45ns) (grouped into DSP with root node add_ln74)   --->   "%mul_ln74_1 = mul i24 %sext_ln74_5, i24 %sext_ln74_1_cast" [nn.cpp:74]   --->   Operation 46 'mul' 'mul_ln74_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln74, i32 8, i32 23" [nn.cpp:74]   --->   Operation 47 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln74_6 = sext i9 %layer1_weight_tile_2_load" [nn.cpp:74]   --->   Operation 48 'sext' 'sext_ln74_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_1)   --->   "%mul_ln74_2 = mul i24 %sext_ln74_6, i24 %sext_ln74_2_cast" [nn.cpp:74]   --->   Operation 49 'mul' 'mul_ln74_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%layer1_weight_tile_3_addr = getelementptr i9 %layer1_weight_tile_3, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 50 'getelementptr' 'layer1_weight_tile_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (2.15ns)   --->   "%layer1_weight_tile_3_load = load i2 %layer1_weight_tile_3_addr" [nn.cpp:74]   --->   Operation 51 'load' 'layer1_weight_tile_3_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 3.60>
ST_4 : Operation 52 [1/3] (0.00ns) (grouped into DSP with root node add_ln74)   --->   "%mul_ln74_1 = mul i24 %sext_ln74_5, i24 %sext_ln74_1_cast" [nn.cpp:74]   --->   Operation 52 'mul' 'mul_ln74_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_8, i8 0" [nn.cpp:74]   --->   Operation 53 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74 = add i24 %shl_ln, i24 %mul_ln74_1" [nn.cpp:74]   --->   Operation 54 'add' 'add_ln74' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_1)   --->   "%mul_ln74_2 = mul i24 %sext_ln74_6, i24 %sext_ln74_2_cast" [nn.cpp:74]   --->   Operation 55 'mul' 'mul_ln74_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/2] (2.15ns)   --->   "%layer1_weight_tile_3_load = load i2 %layer1_weight_tile_3_addr" [nn.cpp:74]   --->   Operation 56 'load' 'layer1_weight_tile_3_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 4> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln74_7 = sext i9 %layer1_weight_tile_3_load" [nn.cpp:74]   --->   Operation 57 'sext' 'sext_ln74_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_2)   --->   "%mul_ln74_3 = mul i24 %sext_ln74_7, i24 %sext_ln74_3_cast" [nn.cpp:74]   --->   Operation 58 'mul' 'mul_ln74_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 59 [1/1] (1.68ns)   --->   "%add_ln70 = add i3 %i, i3 %trunc_ln_read" [nn.cpp:70]   --->   Operation 59 'add' 'add_ln70' <Predicate = true> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i3 %add_ln70" [nn.cpp:70]   --->   Operation 60 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln70, i32 2" [nn.cpp:70]   --->   Operation 61 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74 = add i24 %shl_ln, i24 %mul_ln74_1" [nn.cpp:74]   --->   Operation 62 'add' 'add_ln74' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 63 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_1)   --->   "%mul_ln74_2 = mul i24 %sext_ln74_6, i24 %sext_ln74_2_cast" [nn.cpp:74]   --->   Operation 63 'mul' 'mul_ln74_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74, i32 8, i32 23" [nn.cpp:74]   --->   Operation 64 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln74_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_9, i8 0" [nn.cpp:74]   --->   Operation 65 'bitconcatenate' 'shl_ln74_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_1 = add i24 %shl_ln74_1, i24 %mul_ln74_2" [nn.cpp:74]   --->   Operation 66 'add' 'add_ln74_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 67 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_2)   --->   "%mul_ln74_3 = mul i24 %sext_ln74_7, i24 %sext_ln74_3_cast" [nn.cpp:74]   --->   Operation 67 'mul' 'mul_ln74_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%layer1_bias_addr = getelementptr i7 %layer1_bias, i64 0, i64 %zext_ln70" [nn.cpp:76]   --->   Operation 68 'getelementptr' 'layer1_bias_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [2/2] (2.15ns)   --->   "%layer1_bias_load = load i3 %layer1_bias_addr" [nn.cpp:76]   --->   Operation 69 'load' 'layer1_bias_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 8> <ROM>

State 6 <SV = 5> <Delay = 4.20>
ST_6 : Operation 70 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_1 = add i24 %shl_ln74_1, i24 %mul_ln74_2" [nn.cpp:74]   --->   Operation 70 'add' 'add_ln74_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 71 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_2)   --->   "%mul_ln74_3 = mul i24 %sext_ln74_7, i24 %sext_ln74_3_cast" [nn.cpp:74]   --->   Operation 71 'mul' 'mul_ln74_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_1, i32 8, i32 23" [nn.cpp:74]   --->   Operation 72 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln74_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0" [nn.cpp:74]   --->   Operation 73 'bitconcatenate' 'shl_ln74_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_2 = add i24 %shl_ln74_2, i24 %mul_ln74_3" [nn.cpp:74]   --->   Operation 74 'add' 'add_ln74_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 75 [1/2] (2.15ns)   --->   "%layer1_bias_load = load i3 %layer1_bias_addr" [nn.cpp:76]   --->   Operation 75 'load' 'layer1_bias_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 8> <ROM>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 100 'ret' 'ret_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.39>
ST_7 : Operation 76 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_2 = add i24 %shl_ln74_2, i24 %mul_ln74_3" [nn.cpp:74]   --->   Operation 76 'add' 'add_ln74_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%sum = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_2, i32 8, i32 23" [nn.cpp:74]   --->   Operation 77 'partselect' 'sum' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i7 %layer1_bias_load" [nn.cpp:76]   --->   Operation 78 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln74_2, i32 8, i32 22" [nn.cpp:76]   --->   Operation 79 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i7 %layer1_bias_load" [nn.cpp:76]   --->   Operation 80 'zext' 'zext_ln76_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (2.14ns)   --->   "%sum_2 = add i16 %zext_ln76, i16 %sum" [nn.cpp:76]   --->   Operation 81 'add' 'sum_2' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (2.14ns)   --->   "%add_ln72 = add i15 %zext_ln76_1, i15 %trunc_ln3" [nn.cpp:72]   --->   Operation 82 'add' 'add_ln72' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (2.14ns)   --->   "%icmp_ln14 = icmp_sgt  i16 %sum_2, i16 0" [nn.cpp:14->nn.cpp:77]   --->   Operation 83 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.14>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i1 %tmp" [nn.cpp:70]   --->   Operation 84 'zext' 'zext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_13" [nn.cpp:71]   --->   Operation 85 'specpipeline' 'specpipeline_ln71' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [nn.cpp:70]   --->   Operation 86 'specloopname' 'specloopname_ln70' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.99ns)   --->   "%select_ln14 = select i1 %icmp_ln14, i15 %add_ln72, i15 0" [nn.cpp:14->nn.cpp:77]   --->   Operation 87 'select' 'select_ln14' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%layer1_output_addr = getelementptr i15 %layer1_output, i64 0, i64 %zext_ln70_1" [nn.cpp:77]   --->   Operation 88 'getelementptr' 'layer1_output_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%layer1_output_1_addr = getelementptr i15 %layer1_output_1, i64 0, i64 %zext_ln70_1" [nn.cpp:77]   --->   Operation 89 'getelementptr' 'layer1_output_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%layer1_output_2_addr = getelementptr i15 %layer1_output_2, i64 0, i64 %zext_ln70_1" [nn.cpp:77]   --->   Operation 90 'getelementptr' 'layer1_output_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%layer1_output_3_addr = getelementptr i15 %layer1_output_3, i64 0, i64 %zext_ln70_1" [nn.cpp:77]   --->   Operation 91 'getelementptr' 'layer1_output_3_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (2.15ns)   --->   "%store_ln77 = store i15 %select_ln14, i1 %layer1_output_2_addr" [nn.cpp:77]   --->   Operation 92 'store' 'store_ln77' <Predicate = (trunc_ln70 == 2)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 2> <RAM>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx85.exit" [nn.cpp:77]   --->   Operation 93 'br' 'br_ln77' <Predicate = (trunc_ln70 == 2)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (2.15ns)   --->   "%store_ln77 = store i15 %select_ln14, i1 %layer1_output_1_addr" [nn.cpp:77]   --->   Operation 94 'store' 'store_ln77' <Predicate = (trunc_ln70 == 1)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 2> <RAM>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx85.exit" [nn.cpp:77]   --->   Operation 95 'br' 'br_ln77' <Predicate = (trunc_ln70 == 1)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (2.15ns)   --->   "%store_ln77 = store i15 %select_ln14, i1 %layer1_output_addr" [nn.cpp:77]   --->   Operation 96 'store' 'store_ln77' <Predicate = (trunc_ln70 == 0)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 2> <RAM>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx85.exit" [nn.cpp:77]   --->   Operation 97 'br' 'br_ln77' <Predicate = (trunc_ln70 == 0)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (2.15ns)   --->   "%store_ln77 = store i15 %select_ln14, i1 %layer1_output_3_addr" [nn.cpp:77]   --->   Operation 98 'store' 'store_ln77' <Predicate = (trunc_ln70 == 3)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 2> <RAM>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx85.exit" [nn.cpp:77]   --->   Operation 99 'br' 'br_ln77' <Predicate = (trunc_ln70 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer1_output_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_output_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_output_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_weight_tile]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sext_ln74]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_weight_tile_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sext_ln74_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_weight_tile_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sext_ln74_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_weight_tile_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sext_ln74_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                       (alloca           ) [ 010000000]
sext_ln74_3_read          (read             ) [ 000000000]
sext_ln74_2_read          (read             ) [ 000000000]
sext_ln74_1_read          (read             ) [ 000000000]
sext_ln74_read            (read             ) [ 000000000]
trunc_ln_read             (read             ) [ 011111000]
sext_ln74_3_cast          (sext             ) [ 011111100]
sext_ln74_2_cast          (sext             ) [ 011111000]
sext_ln74_1_cast          (sext             ) [ 011110000]
sext_ln74_cast            (sext             ) [ 011100000]
store_ln0                 (store            ) [ 000000000]
br_ln0                    (br               ) [ 000000000]
i                         (load             ) [ 011111000]
zext_ln70_2               (zext             ) [ 011100000]
icmp_ln70                 (icmp             ) [ 011111100]
speclooptripcount_ln0     (speclooptripcount) [ 000000000]
add_ln70_1                (add              ) [ 000000000]
br_ln70                   (br               ) [ 000000000]
trunc_ln70                (trunc            ) [ 011111111]
layer1_weight_tile_addr   (getelementptr    ) [ 001000000]
layer1_weight_tile_1_addr (getelementptr    ) [ 001000000]
layer1_weight_tile_2_addr (getelementptr    ) [ 001000000]
switch_ln77               (switch           ) [ 000000000]
store_ln70                (store            ) [ 000000000]
br_ln70                   (br               ) [ 000000000]
layer1_weight_tile_load   (load             ) [ 010100000]
layer1_weight_tile_1_load (load             ) [ 000000000]
sext_ln74_5               (sext             ) [ 011110000]
layer1_weight_tile_2_load (load             ) [ 010100000]
sext_ln74_4               (sext             ) [ 000000000]
mul_ln74                  (mul              ) [ 000000000]
tmp_8                     (partselect       ) [ 001010000]
sext_ln74_6               (sext             ) [ 011011000]
layer1_weight_tile_3_addr (getelementptr    ) [ 001010000]
mul_ln74_1                (mul              ) [ 010001000]
shl_ln                    (bitconcatenate   ) [ 010001000]
layer1_weight_tile_3_load (load             ) [ 000000000]
sext_ln74_7               (sext             ) [ 011001100]
add_ln70                  (add              ) [ 000000000]
zext_ln70                 (zext             ) [ 000000000]
tmp                       (bitselect        ) [ 011000111]
add_ln74                  (add              ) [ 000000000]
mul_ln74_2                (mul              ) [ 001000100]
tmp_9                     (partselect       ) [ 000000000]
shl_ln74_1                (bitconcatenate   ) [ 001000100]
layer1_bias_addr          (getelementptr    ) [ 001000100]
add_ln74_1                (add              ) [ 000000000]
mul_ln74_3                (mul              ) [ 010000010]
tmp_s                     (partselect       ) [ 000000000]
shl_ln74_2                (bitconcatenate   ) [ 010000010]
layer1_bias_load          (load             ) [ 010000010]
add_ln74_2                (add              ) [ 000000000]
sum                       (partselect       ) [ 000000000]
zext_ln76                 (zext             ) [ 000000000]
trunc_ln3                 (partselect       ) [ 000000000]
zext_ln76_1               (zext             ) [ 000000000]
sum_2                     (add              ) [ 000000000]
add_ln72                  (add              ) [ 001000001]
icmp_ln14                 (icmp             ) [ 001000001]
zext_ln70_1               (zext             ) [ 000000000]
specpipeline_ln71         (specpipeline     ) [ 000000000]
specloopname_ln70         (specloopname     ) [ 000000000]
select_ln14               (select           ) [ 000000000]
layer1_output_addr        (getelementptr    ) [ 000000000]
layer1_output_1_addr      (getelementptr    ) [ 000000000]
layer1_output_2_addr      (getelementptr    ) [ 000000000]
layer1_output_3_addr      (getelementptr    ) [ 000000000]
store_ln77                (store            ) [ 000000000]
br_ln77                   (br               ) [ 000000000]
store_ln77                (store            ) [ 000000000]
br_ln77                   (br               ) [ 000000000]
store_ln77                (store            ) [ 000000000]
br_ln77                   (br               ) [ 000000000]
store_ln77                (store            ) [ 000000000]
br_ln77                   (br               ) [ 000000000]
ret_ln0                   (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer1_output_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_output_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer1_output_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_output_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer1_output_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_output_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer1_output">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_output"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="trunc_ln">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer1_weight_tile">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sext_ln74">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln74"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer1_weight_tile_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sext_ln74_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln74_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer1_weight_tile_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sext_ln74_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln74_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer1_weight_tile_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="sext_ln74_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln74_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="layer1_bias">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="i_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sext_ln74_3_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln74_3_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sext_ln74_2_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="0"/>
<pin id="97" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln74_2_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="sext_ln74_1_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln74_1_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="sext_ln74_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln74_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="trunc_ln_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="0"/>
<pin id="114" dir="0" index="1" bw="3" slack="0"/>
<pin id="115" dir="1" index="2" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="layer1_weight_tile_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="9" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="3" slack="0"/>
<pin id="122" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_addr/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="2" slack="0"/>
<pin id="127" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_weight_tile_load/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="layer1_weight_tile_1_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="9" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="3" slack="0"/>
<pin id="135" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_1_addr/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="0"/>
<pin id="140" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_weight_tile_1_load/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="layer1_weight_tile_2_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="9" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="3" slack="0"/>
<pin id="148" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_2_addr/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="2" slack="0"/>
<pin id="153" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_weight_tile_2_load/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="layer1_weight_tile_3_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="9" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="3" slack="2"/>
<pin id="161" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_3_addr/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="0"/>
<pin id="166" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_weight_tile_3_load/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="layer1_bias_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="3" slack="0"/>
<pin id="174" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_bias_addr/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="0"/>
<pin id="179" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_bias_load/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="layer1_output_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="15" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="1" slack="0"/>
<pin id="187" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr/8 "/>
</bind>
</comp>

<comp id="190" class="1004" name="layer1_output_1_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="15" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_1_addr/8 "/>
</bind>
</comp>

<comp id="197" class="1004" name="layer1_output_2_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="15" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="1" slack="0"/>
<pin id="201" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_2_addr/8 "/>
</bind>
</comp>

<comp id="204" class="1004" name="layer1_output_3_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="15" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_3_addr/8 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln77_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="15" slack="0"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/8 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln77_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="15" slack="0"/>
<pin id="220" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/8 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln77_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="15" slack="0"/>
<pin id="226" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/8 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln77_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="15" slack="0"/>
<pin id="232" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/8 "/>
</bind>
</comp>

<comp id="235" class="1004" name="sext_ln74_3_cast_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_3_cast/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sext_ln74_2_cast_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="0"/>
<pin id="241" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_2_cast/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="sext_ln74_1_cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="0"/>
<pin id="245" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_1_cast/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="sext_ln74_cast_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="0"/>
<pin id="249" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_cast/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln0_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="3" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="i_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="0"/>
<pin id="258" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln70_2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="3" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_2/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln70_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="3" slack="0"/>
<pin id="268" dir="0" index="1" bw="3" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln70_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="3" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70_1/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="trunc_ln70_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="0"/>
<pin id="280" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln70/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln70_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="3" slack="0"/>
<pin id="284" dir="0" index="1" bw="3" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sext_ln74_5_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="9" slack="0"/>
<pin id="289" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_5/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="sext_ln74_4_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="9" slack="1"/>
<pin id="293" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_4/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="mul_ln74_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="9" slack="0"/>
<pin id="296" dir="0" index="1" bw="16" slack="2"/>
<pin id="297" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln74/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_8_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="0"/>
<pin id="301" dir="0" index="1" bw="24" slack="0"/>
<pin id="302" dir="0" index="2" bw="5" slack="0"/>
<pin id="303" dir="0" index="3" bw="6" slack="0"/>
<pin id="304" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="sext_ln74_6_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="9" slack="1"/>
<pin id="311" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_6/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="shl_ln_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="24" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="1"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="sext_ln74_7_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="9" slack="0"/>
<pin id="321" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_7/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln70_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="3" slack="4"/>
<pin id="325" dir="0" index="1" bw="3" slack="4"/>
<pin id="326" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln70_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="3" slack="0"/>
<pin id="329" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="3" slack="0"/>
<pin id="335" dir="0" index="2" bw="3" slack="0"/>
<pin id="336" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_9_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="0"/>
<pin id="342" dir="0" index="1" bw="24" slack="0"/>
<pin id="343" dir="0" index="2" bw="5" slack="0"/>
<pin id="344" dir="0" index="3" bw="6" slack="0"/>
<pin id="345" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="shl_ln74_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="24" slack="0"/>
<pin id="351" dir="0" index="1" bw="16" slack="0"/>
<pin id="352" dir="0" index="2" bw="1" slack="0"/>
<pin id="353" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln74_1/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_s_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="16" slack="0"/>
<pin id="359" dir="0" index="1" bw="24" slack="0"/>
<pin id="360" dir="0" index="2" bw="5" slack="0"/>
<pin id="361" dir="0" index="3" bw="6" slack="0"/>
<pin id="362" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="366" class="1004" name="shl_ln74_2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="24" slack="0"/>
<pin id="368" dir="0" index="1" bw="16" slack="0"/>
<pin id="369" dir="0" index="2" bw="1" slack="0"/>
<pin id="370" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln74_2/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="sum_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="0"/>
<pin id="376" dir="0" index="1" bw="24" slack="0"/>
<pin id="377" dir="0" index="2" bw="5" slack="0"/>
<pin id="378" dir="0" index="3" bw="6" slack="0"/>
<pin id="379" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum/7 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln76_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="7" slack="1"/>
<pin id="385" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/7 "/>
</bind>
</comp>

<comp id="386" class="1004" name="trunc_ln3_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="15" slack="0"/>
<pin id="388" dir="0" index="1" bw="24" slack="0"/>
<pin id="389" dir="0" index="2" bw="5" slack="0"/>
<pin id="390" dir="0" index="3" bw="6" slack="0"/>
<pin id="391" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/7 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln76_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="7" slack="1"/>
<pin id="397" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_1/7 "/>
</bind>
</comp>

<comp id="398" class="1004" name="sum_2_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="7" slack="0"/>
<pin id="400" dir="0" index="1" bw="16" slack="0"/>
<pin id="401" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_2/7 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_ln72_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="7" slack="0"/>
<pin id="406" dir="0" index="1" bw="15" slack="0"/>
<pin id="407" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/7 "/>
</bind>
</comp>

<comp id="410" class="1004" name="icmp_ln14_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/7 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln70_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="3"/>
<pin id="418" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_1/8 "/>
</bind>
</comp>

<comp id="423" class="1004" name="select_ln14_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="1"/>
<pin id="425" dir="0" index="1" bw="15" slack="1"/>
<pin id="426" dir="0" index="2" bw="1" slack="0"/>
<pin id="427" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/8 "/>
</bind>
</comp>

<comp id="433" class="1007" name="grp_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="9" slack="0"/>
<pin id="435" dir="0" index="1" bw="16" slack="1"/>
<pin id="436" dir="0" index="2" bw="24" slack="0"/>
<pin id="437" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln74_1/2 add_ln74/4 "/>
</bind>
</comp>

<comp id="441" class="1007" name="grp_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="9" slack="0"/>
<pin id="443" dir="0" index="1" bw="16" slack="2"/>
<pin id="444" dir="0" index="2" bw="24" slack="0"/>
<pin id="445" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln74_2/3 add_ln74_1/5 "/>
</bind>
</comp>

<comp id="449" class="1007" name="grp_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="9" slack="0"/>
<pin id="451" dir="0" index="1" bw="16" slack="3"/>
<pin id="452" dir="0" index="2" bw="24" slack="0"/>
<pin id="453" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln74_3/4 add_ln74_2/6 "/>
</bind>
</comp>

<comp id="458" class="1005" name="i_1_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="3" slack="0"/>
<pin id="460" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="465" class="1005" name="trunc_ln_read_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="3" slack="4"/>
<pin id="467" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln_read "/>
</bind>
</comp>

<comp id="470" class="1005" name="sext_ln74_3_cast_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="24" slack="3"/>
<pin id="472" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln74_3_cast "/>
</bind>
</comp>

<comp id="475" class="1005" name="sext_ln74_2_cast_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="24" slack="2"/>
<pin id="477" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln74_2_cast "/>
</bind>
</comp>

<comp id="480" class="1005" name="sext_ln74_1_cast_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="24" slack="1"/>
<pin id="482" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln74_1_cast "/>
</bind>
</comp>

<comp id="485" class="1005" name="sext_ln74_cast_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="24" slack="2"/>
<pin id="487" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln74_cast "/>
</bind>
</comp>

<comp id="490" class="1005" name="i_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="3" slack="4"/>
<pin id="492" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="495" class="1005" name="zext_ln70_2_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="64" slack="2"/>
<pin id="497" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln70_2 "/>
</bind>
</comp>

<comp id="500" class="1005" name="icmp_ln70_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln70 "/>
</bind>
</comp>

<comp id="504" class="1005" name="trunc_ln70_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="2" slack="7"/>
<pin id="506" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln70 "/>
</bind>
</comp>

<comp id="508" class="1005" name="layer1_weight_tile_addr_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="2" slack="1"/>
<pin id="510" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weight_tile_addr "/>
</bind>
</comp>

<comp id="513" class="1005" name="layer1_weight_tile_1_addr_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="2" slack="1"/>
<pin id="515" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weight_tile_1_addr "/>
</bind>
</comp>

<comp id="518" class="1005" name="layer1_weight_tile_2_addr_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="2" slack="1"/>
<pin id="520" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weight_tile_2_addr "/>
</bind>
</comp>

<comp id="523" class="1005" name="layer1_weight_tile_load_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="9" slack="1"/>
<pin id="525" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weight_tile_load "/>
</bind>
</comp>

<comp id="528" class="1005" name="sext_ln74_5_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="24" slack="1"/>
<pin id="530" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln74_5 "/>
</bind>
</comp>

<comp id="533" class="1005" name="layer1_weight_tile_2_load_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="9" slack="1"/>
<pin id="535" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weight_tile_2_load "/>
</bind>
</comp>

<comp id="538" class="1005" name="tmp_8_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="16" slack="1"/>
<pin id="540" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="543" class="1005" name="sext_ln74_6_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="24" slack="1"/>
<pin id="545" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln74_6 "/>
</bind>
</comp>

<comp id="548" class="1005" name="layer1_weight_tile_3_addr_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="2" slack="1"/>
<pin id="550" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weight_tile_3_addr "/>
</bind>
</comp>

<comp id="553" class="1005" name="shl_ln_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="24" slack="1"/>
<pin id="555" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="558" class="1005" name="sext_ln74_7_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="24" slack="1"/>
<pin id="560" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln74_7 "/>
</bind>
</comp>

<comp id="563" class="1005" name="tmp_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="3"/>
<pin id="565" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="568" class="1005" name="shl_ln74_1_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="24" slack="1"/>
<pin id="570" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln74_1 "/>
</bind>
</comp>

<comp id="573" class="1005" name="layer1_bias_addr_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="3" slack="1"/>
<pin id="575" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="layer1_bias_addr "/>
</bind>
</comp>

<comp id="578" class="1005" name="shl_ln74_2_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="24" slack="1"/>
<pin id="580" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln74_2 "/>
</bind>
</comp>

<comp id="583" class="1005" name="layer1_bias_load_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="7" slack="1"/>
<pin id="585" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer1_bias_load "/>
</bind>
</comp>

<comp id="589" class="1005" name="add_ln72_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="15" slack="1"/>
<pin id="591" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln72 "/>
</bind>
</comp>

<comp id="594" class="1005" name="icmp_ln14_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="1"/>
<pin id="596" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="28" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="30" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="30" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="30" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="44" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="44" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="44" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="44" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="44" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="170" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="6" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="44" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="4" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="44" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="2" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="44" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="0" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="44" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="197" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="190" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="228"><net_src comp="183" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="204" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="88" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="94" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="100" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="106" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="34" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="262"><net_src comp="256" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="265"><net_src comp="259" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="270"><net_src comp="256" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="36" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="256" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="42" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="256" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="272" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="138" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="298"><net_src comp="291" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="305"><net_src comp="52" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="294" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="307"><net_src comp="54" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="308"><net_src comp="56" pin="0"/><net_sink comp="299" pin=3"/></net>

<net id="317"><net_src comp="58" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="60" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="322"><net_src comp="164" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="330"><net_src comp="323" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="337"><net_src comp="62" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="323" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="64" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="346"><net_src comp="52" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="54" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="348"><net_src comp="56" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="354"><net_src comp="58" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="340" pin="4"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="60" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="363"><net_src comp="52" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="54" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="365"><net_src comp="56" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="371"><net_src comp="58" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="357" pin="4"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="60" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="380"><net_src comp="52" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="54" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="382"><net_src comp="56" pin="0"/><net_sink comp="374" pin=3"/></net>

<net id="392"><net_src comp="66" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="54" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="394"><net_src comp="68" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="402"><net_src comp="383" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="374" pin="4"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="395" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="386" pin="4"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="398" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="70" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="416" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="422"><net_src comp="416" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="428"><net_src comp="82" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="429"><net_src comp="423" pin="3"/><net_sink comp="211" pin=1"/></net>

<net id="430"><net_src comp="423" pin="3"/><net_sink comp="217" pin=1"/></net>

<net id="431"><net_src comp="423" pin="3"/><net_sink comp="223" pin=1"/></net>

<net id="432"><net_src comp="423" pin="3"/><net_sink comp="229" pin=1"/></net>

<net id="438"><net_src comp="287" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="312" pin="3"/><net_sink comp="433" pin=2"/></net>

<net id="440"><net_src comp="433" pin="3"/><net_sink comp="340" pin=1"/></net>

<net id="446"><net_src comp="309" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="349" pin="3"/><net_sink comp="441" pin=2"/></net>

<net id="448"><net_src comp="441" pin="3"/><net_sink comp="357" pin=1"/></net>

<net id="454"><net_src comp="319" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="366" pin="3"/><net_sink comp="449" pin=2"/></net>

<net id="456"><net_src comp="449" pin="3"/><net_sink comp="374" pin=1"/></net>

<net id="457"><net_src comp="449" pin="3"/><net_sink comp="386" pin=1"/></net>

<net id="461"><net_src comp="84" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="464"><net_src comp="458" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="468"><net_src comp="112" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="473"><net_src comp="235" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="478"><net_src comp="239" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="483"><net_src comp="243" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="488"><net_src comp="247" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="493"><net_src comp="256" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="498"><net_src comp="259" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="503"><net_src comp="266" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="278" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="118" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="516"><net_src comp="131" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="521"><net_src comp="144" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="526"><net_src comp="125" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="531"><net_src comp="287" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="536"><net_src comp="151" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="541"><net_src comp="299" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="546"><net_src comp="309" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="551"><net_src comp="157" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="556"><net_src comp="312" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="561"><net_src comp="319" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="566"><net_src comp="332" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="571"><net_src comp="349" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="576"><net_src comp="170" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="581"><net_src comp="366" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="586"><net_src comp="177" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="592"><net_src comp="404" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="597"><net_src comp="410" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="423" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer1_output_3 | {8 }
	Port: layer1_output_2 | {8 }
	Port: layer1_output_1 | {8 }
	Port: layer1_output | {8 }
 - Input state : 
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : trunc_ln | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : layer1_weight_tile | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : sext_ln74 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : layer1_weight_tile_1 | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : sext_ln74_1 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : layer1_weight_tile_2 | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : sext_ln74_2 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : layer1_weight_tile_3 | {3 4 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : sext_ln74_3 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_70_4 : layer1_bias | {5 6 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		zext_ln70_2 : 2
		icmp_ln70 : 2
		add_ln70_1 : 2
		br_ln70 : 3
		trunc_ln70 : 2
		layer1_weight_tile_addr : 3
		layer1_weight_tile_load : 4
		layer1_weight_tile_1_addr : 3
		layer1_weight_tile_1_load : 4
		layer1_weight_tile_2_addr : 3
		layer1_weight_tile_2_load : 4
		switch_ln77 : 3
		store_ln70 : 3
	State 2
		sext_ln74_5 : 1
		mul_ln74_1 : 2
	State 3
		mul_ln74 : 1
		tmp_8 : 2
		mul_ln74_2 : 1
		layer1_weight_tile_3_load : 1
	State 4
		add_ln74 : 1
		sext_ln74_7 : 1
		mul_ln74_3 : 2
	State 5
		zext_ln70 : 1
		tmp : 1
		tmp_9 : 1
		shl_ln74_1 : 2
		add_ln74_1 : 3
		layer1_bias_addr : 2
		layer1_bias_load : 3
	State 6
		tmp_s : 1
		shl_ln74_2 : 2
		add_ln74_2 : 3
	State 7
		sum : 1
		trunc_ln3 : 1
		sum_2 : 2
		add_ln72 : 2
		icmp_ln14 : 3
	State 8
		layer1_output_addr : 1
		layer1_output_1_addr : 1
		layer1_output_2_addr : 1
		layer1_output_3_addr : 1
		store_ln77 : 2
		store_ln77 : 2
		store_ln77 : 2
		store_ln77 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |       add_ln70_1_fu_272      |    0    |    0    |    11   |
|    add   |        add_ln70_fu_323       |    0    |    0    |    11   |
|          |         sum_2_fu_398         |    0    |    0    |    23   |
|          |        add_ln72_fu_404       |    0    |    0    |    22   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln70_fu_266       |    0    |    0    |    11   |
|          |       icmp_ln14_fu_410       |    0    |    0    |    23   |
|----------|------------------------------|---------|---------|---------|
|  select  |      select_ln14_fu_423      |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|    mul   |        mul_ln74_fu_294       |    1    |    0    |    6    |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_433          |    1    |    0    |    0    |
|  muladd  |          grp_fu_441          |    1    |    0    |    0    |
|          |          grp_fu_449          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |  sext_ln74_3_read_read_fu_88 |    0    |    0    |    0    |
|          |  sext_ln74_2_read_read_fu_94 |    0    |    0    |    0    |
|   read   | sext_ln74_1_read_read_fu_100 |    0    |    0    |    0    |
|          |  sext_ln74_read_read_fu_106  |    0    |    0    |    0    |
|          |   trunc_ln_read_read_fu_112  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    sext_ln74_3_cast_fu_235   |    0    |    0    |    0    |
|          |    sext_ln74_2_cast_fu_239   |    0    |    0    |    0    |
|          |    sext_ln74_1_cast_fu_243   |    0    |    0    |    0    |
|   sext   |     sext_ln74_cast_fu_247    |    0    |    0    |    0    |
|          |      sext_ln74_5_fu_287      |    0    |    0    |    0    |
|          |      sext_ln74_4_fu_291      |    0    |    0    |    0    |
|          |      sext_ln74_6_fu_309      |    0    |    0    |    0    |
|          |      sext_ln74_7_fu_319      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      zext_ln70_2_fu_259      |    0    |    0    |    0    |
|          |       zext_ln70_fu_327       |    0    |    0    |    0    |
|   zext   |       zext_ln76_fu_383       |    0    |    0    |    0    |
|          |      zext_ln76_1_fu_395      |    0    |    0    |    0    |
|          |      zext_ln70_1_fu_416      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln70_fu_278      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_8_fu_299         |    0    |    0    |    0    |
|          |         tmp_9_fu_340         |    0    |    0    |    0    |
|partselect|         tmp_s_fu_357         |    0    |    0    |    0    |
|          |          sum_fu_374          |    0    |    0    |    0    |
|          |       trunc_ln3_fu_386       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         shl_ln_fu_312        |    0    |    0    |    0    |
|bitconcatenate|       shl_ln74_1_fu_349      |    0    |    0    |    0    |
|          |       shl_ln74_2_fu_366      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|          tmp_fu_332          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    4    |    0    |   122   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|         add_ln72_reg_589        |   15   |
|           i_1_reg_458           |    3   |
|            i_reg_490            |    3   |
|        icmp_ln14_reg_594        |    1   |
|        icmp_ln70_reg_500        |    1   |
|     layer1_bias_addr_reg_573    |    3   |
|     layer1_bias_load_reg_583    |    7   |
|layer1_weight_tile_1_addr_reg_513|    2   |
|layer1_weight_tile_2_addr_reg_518|    2   |
|layer1_weight_tile_2_load_reg_533|    9   |
|layer1_weight_tile_3_addr_reg_548|    2   |
| layer1_weight_tile_addr_reg_508 |    2   |
| layer1_weight_tile_load_reg_523 |    9   |
|     sext_ln74_1_cast_reg_480    |   24   |
|     sext_ln74_2_cast_reg_475    |   24   |
|     sext_ln74_3_cast_reg_470    |   24   |
|       sext_ln74_5_reg_528       |   24   |
|       sext_ln74_6_reg_543       |   24   |
|       sext_ln74_7_reg_558       |   24   |
|      sext_ln74_cast_reg_485     |   24   |
|        shl_ln74_1_reg_568       |   24   |
|        shl_ln74_2_reg_578       |   24   |
|          shl_ln_reg_553         |   24   |
|          tmp_8_reg_538          |   16   |
|           tmp_reg_563           |    1   |
|        trunc_ln70_reg_504       |    2   |
|      trunc_ln_read_reg_465      |    3   |
|       zext_ln70_2_reg_495       |   64   |
+---------------------------------+--------+
|              Total              |   385  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_125 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_138 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_151 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_164 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_177 |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_433    |  p0  |   3  |   9  |   27   ||    13   |
|     grp_fu_441    |  p0  |   3  |   9  |   27   ||    13   |
|     grp_fu_449    |  p0  |   3  |   9  |   27   ||    13   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   103  || 12.9773 ||    84   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   122  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   84   |
|  Register |    -   |    -   |   385  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   12   |   385  |   206  |
+-----------+--------+--------+--------+--------+
