#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon May  3 09:45:31 2021
# Process ID: 17640
# Current directory: D:/MW/RTT/VVD/Z/Z1/RTT_RLB_Z7_BASE/RTT_PRO.runs/system_AXI4Stream_Inverter_0_0_synth_1
# Command line: vivado.exe -log system_AXI4Stream_Inverter_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_AXI4Stream_Inverter_0_0.tcl
# Log file: D:/MW/RTT/VVD/Z/Z1/RTT_RLB_Z7_BASE/RTT_PRO.runs/system_AXI4Stream_Inverter_0_0_synth_1/system_AXI4Stream_Inverter_0_0.vds
# Journal file: D:/MW/RTT/VVD/Z/Z1/RTT_RLB_Z7_BASE/RTT_PRO.runs/system_AXI4Stream_Inverter_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_AXI4Stream_Inverter_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/MW/RTT/VVD/Z/Z1/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top system_AXI4Stream_Inverter_0_0 -part xc7z015clg485-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z015'
INFO: [Device 21-403] Loading part xc7z015clg485-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28596 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 832.328 ; gain = 177.977
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_AXI4Stream_Inverter_0_0' [d:/MW/RTT/VVD/Z/Z1/RTT_RLB_Z7_BASE/RTT_PRO.srcs/sources_1/bd/system/ip/system_AXI4Stream_Inverter_0_0/synth/system_AXI4Stream_Inverter_0_0.vhd:71]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEBUG_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'AXI4Stream_Inverter' declared at 'd:/MW/RTT/VVD/Z/Z1/RTT_RLB_Z7_BASE/RTT_PRO.srcs/sources_1/bd/system/ipshared/b3b8/hdl/AXI4Stream_Inverter.vhd:35' bound to instance 'U0' of component 'AXI4Stream_Inverter' [d:/MW/RTT/VVD/Z/Z1/RTT_RLB_Z7_BASE/RTT_PRO.srcs/sources_1/bd/system/ip/system_AXI4Stream_Inverter_0_0/synth/system_AXI4Stream_Inverter_0_0.vhd:117]
INFO: [Synth 8-638] synthesizing module 'AXI4Stream_Inverter' [d:/MW/RTT/VVD/Z/Z1/RTT_RLB_Z7_BASE/RTT_PRO.srcs/sources_1/bd/system/ipshared/b3b8/hdl/AXI4Stream_Inverter.vhd:81]
	Parameter DEBUG_MODE bound to: 0 - type: bool 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEBUG_MODE bound to: 0 - type: bool 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Inverter' declared at 'd:/MW/RTT/VVD/Z/Z1/RTT_RLB_Z7_BASE/RTT_PRO.srcs/sources_1/bd/system/ipshared/b3b8/hdl/Inverter.vhd:27' bound to instance 'Inst_Inverter' of component 'Inverter' [d:/MW/RTT/VVD/Z/Z1/RTT_RLB_Z7_BASE/RTT_PRO.srcs/sources_1/bd/system/ipshared/b3b8/hdl/AXI4Stream_Inverter.vhd:148]
INFO: [Synth 8-638] synthesizing module 'Inverter' [d:/MW/RTT/VVD/Z/Z1/RTT_RLB_Z7_BASE/RTT_PRO.srcs/sources_1/bd/system/ipshared/b3b8/hdl/Inverter.vhd:122]
	Parameter DEBUG_MODE bound to: 0 - type: bool 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net counter in module/entity Inverter does not have driver. [d:/MW/RTT/VVD/Z/Z1/RTT_RLB_Z7_BASE/RTT_PRO.srcs/sources_1/bd/system/ipshared/b3b8/hdl/Inverter.vhd:71]
WARNING: [Synth 8-3848] Net file_dimension in module/entity Inverter does not have driver. [d:/MW/RTT/VVD/Z/Z1/RTT_RLB_Z7_BASE/RTT_PRO.srcs/sources_1/bd/system/ipshared/b3b8/hdl/Inverter.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Inverter' (1#1) [d:/MW/RTT/VVD/Z/Z1/RTT_RLB_Z7_BASE/RTT_PRO.srcs/sources_1/bd/system/ipshared/b3b8/hdl/Inverter.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'AXI4Stream_Inverter' (2#1) [d:/MW/RTT/VVD/Z/Z1/RTT_RLB_Z7_BASE/RTT_PRO.srcs/sources_1/bd/system/ipshared/b3b8/hdl/AXI4Stream_Inverter.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'system_AXI4Stream_Inverter_0_0' (3#1) [d:/MW/RTT/VVD/Z/Z1/RTT_RLB_Z7_BASE/RTT_PRO.srcs/sources_1/bd/system/ip/system_AXI4Stream_Inverter_0_0/synth/system_AXI4Stream_Inverter_0_0.vhd:71]
WARNING: [Synth 8-3331] design Inverter has unconnected port counter[31]
WARNING: [Synth 8-3331] design Inverter has unconnected port counter[30]
WARNING: [Synth 8-3331] design Inverter has unconnected port counter[29]
WARNING: [Synth 8-3331] design Inverter has unconnected port counter[28]
WARNING: [Synth 8-3331] design Inverter has unconnected port counter[27]
WARNING: [Synth 8-3331] design Inverter has unconnected port counter[26]
WARNING: [Synth 8-3331] design Inverter has unconnected port counter[25]
WARNING: [Synth 8-3331] design Inverter has unconnected port counter[24]
WARNING: [Synth 8-3331] design Inverter has unconnected port counter[23]
WARNING: [Synth 8-3331] design Inverter has unconnected port counter[22]
WARNING: [Synth 8-3331] design Inverter has unconnected port counter[21]
WARNING: [Synth 8-3331] design Inverter has unconnected port counter[20]
WARNING: [Synth 8-3331] design Inverter has unconnected port counter[19]
WARNING: [Synth 8-3331] design Inverter has unconnected port counter[18]
WARNING: [Synth 8-3331] design Inverter has unconnected port counter[17]
WARNING: [Synth 8-3331] design Inverter has unconnected port counter[16]
WARNING: [Synth 8-3331] design Inverter has unconnected port counter[15]
WARNING: [Synth 8-3331] design Inverter has unconnected port counter[14]
WARNING: [Synth 8-3331] design Inverter has unconnected port counter[13]
WARNING: [Synth 8-3331] design Inverter has unconnected port counter[12]
WARNING: [Synth 8-3331] design Inverter has unconnected port counter[11]
WARNING: [Synth 8-3331] design Inverter has unconnected port counter[10]
WARNING: [Synth 8-3331] design Inverter has unconnected port counter[9]
WARNING: [Synth 8-3331] design Inverter has unconnected port counter[8]
WARNING: [Synth 8-3331] design Inverter has unconnected port counter[7]
WARNING: [Synth 8-3331] design Inverter has unconnected port counter[6]
WARNING: [Synth 8-3331] design Inverter has unconnected port counter[5]
WARNING: [Synth 8-3331] design Inverter has unconnected port counter[4]
WARNING: [Synth 8-3331] design Inverter has unconnected port counter[3]
WARNING: [Synth 8-3331] design Inverter has unconnected port counter[2]
WARNING: [Synth 8-3331] design Inverter has unconnected port counter[1]
WARNING: [Synth 8-3331] design Inverter has unconnected port counter[0]
WARNING: [Synth 8-3331] design Inverter has unconnected port file_dimension[31]
WARNING: [Synth 8-3331] design Inverter has unconnected port file_dimension[30]
WARNING: [Synth 8-3331] design Inverter has unconnected port file_dimension[29]
WARNING: [Synth 8-3331] design Inverter has unconnected port file_dimension[28]
WARNING: [Synth 8-3331] design Inverter has unconnected port file_dimension[27]
WARNING: [Synth 8-3331] design Inverter has unconnected port file_dimension[26]
WARNING: [Synth 8-3331] design Inverter has unconnected port file_dimension[25]
WARNING: [Synth 8-3331] design Inverter has unconnected port file_dimension[24]
WARNING: [Synth 8-3331] design Inverter has unconnected port file_dimension[23]
WARNING: [Synth 8-3331] design Inverter has unconnected port file_dimension[22]
WARNING: [Synth 8-3331] design Inverter has unconnected port file_dimension[21]
WARNING: [Synth 8-3331] design Inverter has unconnected port file_dimension[20]
WARNING: [Synth 8-3331] design Inverter has unconnected port file_dimension[19]
WARNING: [Synth 8-3331] design Inverter has unconnected port file_dimension[18]
WARNING: [Synth 8-3331] design Inverter has unconnected port file_dimension[17]
WARNING: [Synth 8-3331] design Inverter has unconnected port file_dimension[16]
WARNING: [Synth 8-3331] design Inverter has unconnected port file_dimension[15]
WARNING: [Synth 8-3331] design Inverter has unconnected port file_dimension[14]
WARNING: [Synth 8-3331] design Inverter has unconnected port file_dimension[13]
WARNING: [Synth 8-3331] design Inverter has unconnected port file_dimension[12]
WARNING: [Synth 8-3331] design Inverter has unconnected port file_dimension[11]
WARNING: [Synth 8-3331] design Inverter has unconnected port file_dimension[10]
WARNING: [Synth 8-3331] design Inverter has unconnected port file_dimension[9]
WARNING: [Synth 8-3331] design Inverter has unconnected port file_dimension[8]
WARNING: [Synth 8-3331] design Inverter has unconnected port file_dimension[7]
WARNING: [Synth 8-3331] design Inverter has unconnected port file_dimension[6]
WARNING: [Synth 8-3331] design Inverter has unconnected port file_dimension[5]
WARNING: [Synth 8-3331] design Inverter has unconnected port file_dimension[4]
WARNING: [Synth 8-3331] design Inverter has unconnected port file_dimension[3]
WARNING: [Synth 8-3331] design Inverter has unconnected port file_dimension[2]
WARNING: [Synth 8-3331] design Inverter has unconnected port file_dimension[1]
WARNING: [Synth 8-3331] design Inverter has unconnected port file_dimension[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 900.117 ; gain = 245.766
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 900.117 ; gain = 245.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 900.117 ; gain = 245.766
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1006.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1008.656 ; gain = 1.988
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1008.656 ; gain = 354.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z015clg485-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1008.656 ; gain = 354.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1008.656 ; gain = 354.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1008.656 ; gain = 354.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   3 Input      8 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Inverter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   3 Input      8 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 160 (col length:60)
BRAMs: 190 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\U0/Inst_Inverter/packet_counter_vct_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\U0/Inst_Inverter/packet_counter_vct_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1008.656 ; gain = 354.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1008.656 ; gain = 354.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1008.656 ; gain = 354.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1008.656 ; gain = 354.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1022.371 ; gain = 368.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1022.371 ; gain = 368.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1022.371 ; gain = 368.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1022.371 ; gain = 368.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1022.371 ; gain = 368.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1022.371 ; gain = 368.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |     4|
|3     |LUT2   |    33|
|4     |LUT4   |     2|
|5     |LUT5   |    19|
|6     |LUT6   |    27|
|7     |FDRE   |    97|
+------+-------+------+

Report Instance Areas: 
+------+------------------+--------------------+------+
|      |Instance          |Module              |Cells |
+------+------------------+--------------------+------+
|1     |top               |                    |   198|
|2     |  U0              |AXI4Stream_Inverter |   198|
|3     |    Inst_Inverter |Inverter            |   198|
+------+------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1022.371 ; gain = 368.020
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 1022.371 ; gain = 259.480
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1022.371 ; gain = 368.020
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1039.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1039.086 ; gain = 651.703
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1039.086 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/MW/RTT/VVD/Z/Z1/RTT_RLB_Z7_BASE/RTT_PRO.runs/system_AXI4Stream_Inverter_0_0_synth_1/system_AXI4Stream_Inverter_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_AXI4Stream_Inverter_0_0, cache-ID = 2a4346b0c643edbd
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1039.086 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/MW/RTT/VVD/Z/Z1/RTT_RLB_Z7_BASE/RTT_PRO.runs/system_AXI4Stream_Inverter_0_0_synth_1/system_AXI4Stream_Inverter_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_AXI4Stream_Inverter_0_0_utilization_synth.rpt -pb system_AXI4Stream_Inverter_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May  3 09:46:44 2021...
