# System_verilog_basic_examples
using edaplayground-Cadence Xcelium 19.09
this is repersent the system verilog basic codes 
it is define in 7 parts 
in part 1 have a code of memor o f single port using verilog
in 2 part system verilog data types some program exercise
in 3 part control statement and function and task exercise
in 4 part array and queues exercise
in 5 part oops classes exercise
in 6 part randomization exercise
in 7 part interface mailbox semophore exercise
