
object3.riscv:	file format elf32-littleriscv

Disassembly of section .text:

80000000 <_start>:
80000000: 97 41 00 00  	auipc	gp, 4
80000004: 93 81 81 80  	addi	gp, gp, -2040
80000008: 93 0e 00 02  	li	t4, 32
8000000c: d7 fe 0e 0d  	vsetvli	t4, t4, e32, m1, ta, ma
80000010: b7 2e 00 00  	lui	t4, 2
80000014: f3 ae 0e 30  	csrrs	t4, mstatus, t4
80000018: 93 0e 00 00  	li	t4, 0
8000001c: 73 23 50 80  	csrr	t1, 2053
80000020: f3 23 60 80  	csrr	t2, 2054
80000024: 13 0e 00 40  	li	t3, 1024
80000028: 33 03 c3 03  	mul	t1, t1, t3
8000002c: 33 01 73 00  	add	sp, t1, t2
80000030: 13 02 00 00  	li	tp, 0
80000034: 73 2f 10 80  	csrr	t5, 2049
80000038: 13 0e 00 40  	li	t3, 1024
8000003c: 33 0f cf 03  	mul	t5, t5, t3
80000040: 33 84 e3 01  	add	s0, t2, t5

80000044 <.Lpcrel_hi1>:
80000044: 17 35 00 00  	auipc	a0, 3
80000048: 13 05 05 fd  	addi	a0, a0, -48

8000004c <.Lpcrel_hi2>:
8000004c: 17 36 00 00  	auipc	a2, 3
80000050: 13 06 86 fc  	addi	a2, a2, -56
80000054: 63 08 c5 00  	beq	a0, a2, 0x80000064 <.Ltmp0>

80000058 <.Ltmp1>:
80000058: 23 20 05 00  	sw	zero, 0(a0)
8000005c: 13 05 45 00  	addi	a0, a0, 4
80000060: e3 6c c5 fe  	bltu	a0, a2, 0x80000058 <.Ltmp1>

80000064 <.Ltmp0>:
80000064: f3 22 30 80  	csrr	t0, 2051
80000068: 03 a3 02 00  	lw	t1, 0(t0)
8000006c: 03 a5 42 00  	lw	a0, 4(t0)
80000070: 83 a3 02 03  	lw	t2, 48(t0)
80000074: 03 ae 42 03  	lw	t3, 52(t0)

80000078 <.Lpcrel_hi3>:
80000078: 97 3e 00 00  	auipc	t4, 3
8000007c: 93 8e 8e f8  	addi	t4, t4, -120

80000080 <.Lpcrel_hi4>:
80000080: 17 3f 00 00  	auipc	t5, 3
80000084: 13 0f 4f f8  	addi	t5, t5, -124
80000088: 23 a0 7e 00  	sw	t2, 0(t4)
8000008c: 23 20 cf 01  	sw	t3, 0(t5)

80000090 <.Lpcrel_hi5>:
80000090: 97 0f 00 00  	auipc	t6, 0
80000094: 93 8f 8f 01  	addi	t6, t6, 24
80000098: 73 90 5f 30  	csrw	mtvec, t6
8000009c: e7 00 03 00  	jalr	t1
800000a0: 0b 40 00 00  	endprg	x0, x0, x0
800000a4: 6f 00 40 00  	j	0x800000a8 <spike_end>

800000a8 <spike_end>:
800000a8: 13 03 10 00  	li	t1, 1

800000ac <.Lpcrel_hi6>:
800000ac: 97 12 00 00  	auipc	t0, 1
800000b0: 93 82 42 f5  	addi	t0, t0, -172
800000b4: 23 a0 62 00  	sw	t1, 0(t0)

800000b8 <pool2d>:
800000b8: 13 01 01 03  	addi	sp, sp, 48
800000bc: 13 02 02 03  	addi	tp, tp, 48
800000c0: 0b 20 10 00  	regext	zero, zero, 1
800000c4: 57 40 02 5e  	vmv.v.x	v0, tp
800000c8: 23 28 11 fc  	sw	ra, -48(sp)
800000cc: 0b 20 80 04  	regext	zero, zero, 72
800000d0: 2b 2e 10 fe  	vsw.v	v1, -4(v0)
800000d4: 0b 20 80 04  	regext	zero, zero, 72
800000d8: 2b 2c 20 fe  	vsw.v	v2, -8(v0)
800000dc: 0b 20 80 04  	regext	zero, zero, 72
800000e0: 2b 2a 30 fe  	vsw.v	v3, -12(v0)
800000e4: 0b 20 80 04  	regext	zero, zero, 72
800000e8: 2b 28 40 fe  	vsw.v	v4, -16(v0)
800000ec: 0b 20 80 04  	regext	zero, zero, 72
800000f0: 2b 26 50 fe  	vsw.v	v5, -20(v0)
800000f4: 0b 20 80 04  	regext	zero, zero, 72
800000f8: 2b 24 60 fe  	vsw.v	v6, -24(v0)
800000fc: 0b 20 80 04  	regext	zero, zero, 72
80000100: 2b 22 70 fe  	vsw.v	v7, -28(v0)
80000104: 0b 20 80 04  	regext	zero, zero, 72
80000108: 2b 20 80 fe  	vsw.v	v8, -32(v0)
8000010c: 0b 20 80 04  	regext	zero, zero, 72
80000110: 2b 2e 90 fc  	vsw.v	v9, -36(v0)
80000114: 0b 20 80 04  	regext	zero, zero, 72
80000118: 2b 2c a0 fc  	vsw.v	v10, -40(v0)
8000011c: 0b 20 80 04  	regext	zero, zero, 72
80000120: 2b 2a b0 fc  	vsw.v	v11, -44(v0)
80000124: 0b 20 80 04  	regext	zero, zero, 72
80000128: 2b 28 c0 fc  	vsw.v	v12, -48(v0)
8000012c: 83 22 85 01  	lw	t0, 24(a0)
80000130: 23 2a 51 fc  	sw	t0, -44(sp)
80000134: 83 22 45 01  	lw	t0, 20(a0)
80000138: 23 2c 51 fe  	sw	t0, -8(sp)
8000013c: 23 2a a1 fe  	sw	a0, -12(sp)
80000140: 83 22 85 00  	lw	t0, 8(a0)
80000144: 23 2e 51 fe  	sw	t0, -4(sp)
80000148: 57 40 00 5e  	vmv.v.x	v0, zero
8000014c: ef 00 c0 3f  	jal	0x80000548 <_Z13get_global_idj>
80000150: 0b 20 10 00  	regext	zero, zero, 1
80000154: d7 40 00 02  	vadd.vx	v1, v0, zero
80000158: 93 02 10 00  	li	t0, 1
8000015c: 57 c0 02 5e  	vmv.v.x	v0, t0
80000160: ef 00 80 3e  	jal	0x80000548 <_Z13get_global_idj>
80000164: 0b 20 10 00  	regext	zero, zero, 1
80000168: 57 41 00 02  	vadd.vx	v2, v0, zero
8000016c: 93 02 20 00  	li	t0, 2
80000170: 57 c0 02 5e  	vmv.v.x	v0, t0
80000174: ef 00 40 3d  	jal	0x80000548 <_Z13get_global_idj>
80000178: 03 26 81 ff  	lw	a2, -8(sp)
8000017c: 83 22 41 fd  	lw	t0, -44(sp)
80000180: 0b 20 10 00  	regext	zero, zero, 1
80000184: d7 41 00 02  	vadd.vx	v3, v0, zero
80000188: 57 40 00 5e  	vmv.v.x	v0, zero
8000018c: 03 23 c1 ff  	lw	t1, -4(sp)
80000190: 0b 20 00 04  	regext	zero, zero, 64
80000194: d7 40 13 6e  	vmslt.vx	v1, v1, t1
80000198: 0b 20 00 04  	regext	zero, zero, 64
8000019c: 57 41 26 6e  	vmslt.vx	v2, v2, a2
800001a0: d7 00 11 26  	vand.vv	v1, v1, v2
800001a4: 0b 20 00 04  	regext	zero, zero, 64
800001a8: 57 c1 32 6e  	vmslt.vx	v2, v3, t0
800001ac: d7 00 11 26  	vand.vv	v1, v1, v2

800001b0 <.Lpcrel_hi0>:
800001b0: 17 03 00 00  	auipc	t1, 0
800001b4: 5b 30 43 30  	setrpc	zero, t1, 772
800001b8: 5b 0e 10 2e  	vbeq	v1, v0, 0x800004b4 <.LBB0_26>
800001bc: 6f 00 40 00  	j	0x800001c0 <.LBB0_1>

800001c0 <.LBB0_1>:
800001c0: 83 26 41 ff  	lw	a3, -12(sp)
800001c4: 03 a7 46 03  	lw	a4, 52(a3)
800001c8: 83 a3 c6 01  	lw	t2, 28(a3)
800001cc: 93 32 17 00  	seqz	t0, a4
800001d0: 93 92 22 00  	slli	t0, t0, 2
800001d4: 37 33 00 80  	lui	t1, 524291
800001d8: 13 03 83 00  	addi	t1, t1, 8
800001dc: b3 02 53 00  	add	t0, t1, t0
800001e0: 83 a2 02 00  	lw	t0, 0(t0)
800001e4: 23 20 71 fe  	sw	t2, -32(sp)
800001e8: 63 4a 70 00  	bgtz	t2, 0x800001fc <.LBB0_3>
800001ec: 0b 20 10 00  	regext	zero, zero, 1
800001f0: 57 42 00 5e  	vmv.v.x	v4, zero
800001f4: 57 c0 02 5e  	vmv.v.x	v0, t0
800001f8: 6f 00 00 0d  	j	0x800002c8 <.LBB0_4>

800001fc <.LBB0_3>:
800001fc: 0b 20 10 00  	regext	zero, zero, 1
80000200: 57 42 00 5e  	vmv.v.x	v4, zero
80000204: 0b 20 10 00  	regext	zero, zero, 1
80000208: d7 42 00 5e  	vmv.v.x	v5, zero
8000020c: 83 a7 86 03  	lw	a5, 56(a3)
80000210: 03 a3 06 03  	lw	t1, 48(a3)
80000214: 83 a3 c6 02  	lw	t2, 44(a3)
80000218: 83 a4 86 02  	lw	s1, 40(a3)
8000021c: 03 a5 46 02  	lw	a0, 36(a3)
80000220: 83 a5 06 02  	lw	a1, 32(a3)
80000224: 23 2e b1 fc  	sw	a1, -36(sp)
80000228: 03 a8 06 01  	lw	a6, 16(a3)
8000022c: 83 a8 c6 00  	lw	a7, 12(a3)
80000230: 83 a5 06 00  	lw	a1, 0(a3)
80000234: 0b 20 00 04  	regext	zero, zero, 64
80000238: 57 60 25 96  	vmul.vx	v0, v2, a0
8000023c: d7 40 05 5e  	vmv.v.x	v1, a0
80000240: 0b 20 10 00  	regext	zero, zero, 1
80000244: 57 c3 03 0a  	vsub.vx	v6, v0, t2
80000248: 57 c0 03 5e  	vmv.v.x	v0, t2
8000024c: 0b 20 00 04  	regext	zero, zero, 64
80000250: 57 e1 34 96  	vmul.vx	v2, v3, s1
80000254: d7 c1 04 5e  	vmv.v.x	v3, s1
80000258: 0b 20 10 00  	regext	zero, zero, 1
8000025c: d7 43 23 0a  	vsub.vx	v7, v2, t1
80000260: 0b 20 00 04  	regext	zero, zero, 64
80000264: 57 e1 18 96  	vmul.vx	v2, v1, a7
80000268: 0b 20 00 04  	regext	zero, zero, 64
8000026c: 57 42 20 02  	vadd.vx	v4, v2, zero
80000270: 57 a2 20 a6  	vmadd.vv	v4, v1, v2
80000274: d7 40 03 5e  	vmv.v.x	v1, t1
80000278: 57 00 40 0a  	vsub.vv	v0, v4, v0
8000027c: 57 60 08 96  	vmul.vx	v0, v0, a6
80000280: 0b 20 00 04  	regext	zero, zero, 64
80000284: 57 41 30 02  	vadd.vx	v2, v3, zero
80000288: 57 a1 01 a6  	vmadd.vv	v2, v3, v0
8000028c: 57 80 20 0a  	vsub.vv	v0, v2, v1
80000290: 57 30 01 96  	vsll.vi	v0, v0, 2
80000294: 0b 20 10 00  	regext	zero, zero, 1
80000298: 57 c4 05 02  	vadd.vx	v8, v0, a1
8000029c: 13 13 28 00  	slli	t1, a6, 2
800002a0: 23 2c 61 fc  	sw	t1, -40(sp)
800002a4: 37 33 00 80  	lui	t1, 524291
800002a8: 03 23 03 01  	lw	t1, 16(t1)
800002ac: 23 2e 61 fe  	sw	t1, -4(sp)
800002b0: 57 c0 02 5e  	vmv.v.x	v0, t0
800002b4: 23 28 e1 fe  	sw	a4, -16(sp)
800002b8: 23 26 f1 fe  	sw	a5, -20(sp)
800002bc: 23 24 01 ff  	sw	a6, -24(sp)
800002c0: 23 22 11 ff  	sw	a7, -28(sp)
800002c4: 6f 00 80 01  	j	0x800002dc <.LBB0_5>

800002c8 <.LBB0_4>:
800002c8: 5b 20 00 00  	join	zero, zero, 0
800002cc: 83 a2 46 00  	lw	t0, 4(a3)
800002d0: 13 03 10 00  	li	t1, 1
800002d4: 63 04 67 18  	beq	a4, t1, 0x8000045c <.LBB0_22>
800002d8: 6f 00 40 1b  	j	0x8000048c <.LBB0_25>

800002dc <.LBB0_5>:
800002dc: 83 22 c1 fd  	lw	t0, -36(sp)
800002e0: 63 44 50 00  	bgtz	t0, 0x800002e8 <.LBB0_6>
800002e4: 6f 00 80 02  	j	0x8000030c <.LBB0_7>

800002e8 <.LBB0_6>:
800002e8: 0b 20 90 04  	regext	zero, zero, 73
800002ec: d7 04 53 02  	vadd.vv	v9, v5, v6
800002f0: 0b 20 10 04  	regext	zero, zero, 65
800002f4: 57 45 80 02  	vadd.vx	v10, v8, zero
800002f8: 0b 20 10 04  	regext	zero, zero, 65
800002fc: d7 45 70 02  	vadd.vx	v11, v7, zero
80000300: 0b 20 10 00  	regext	zero, zero, 1
80000304: 57 c6 02 5e  	vmv.v.x	v12, t0
80000308: 6f 00 80 03  	j	0x80000340 <.LBB0_8>

8000030c <.LBB0_7>:
8000030c: 5b 20 00 00  	join	zero, zero, 0
80000310: 0b 20 10 04  	regext	zero, zero, 65
80000314: d7 b2 50 02  	vadd.vi	v5, v5, 1
80000318: 03 23 81 fd  	lw	t1, -40(sp)
8000031c: 83 22 01 fe  	lw	t0, -32(sp)
80000320: d7 c0 02 5e  	vmv.v.x	v1, t0
80000324: 0b 20 10 04  	regext	zero, zero, 65
80000328: 57 44 83 02  	vadd.vx	v8, v8, t1

8000032c <.Lpcrel_hi1>:
8000032c: 17 03 00 00  	auipc	t1, 0
80000330: 5b 30 c3 f9  	setrpc	zero, t1, -100
80000334: 0b 20 00 04  	regext	zero, zero, 64
80000338: db 88 50 f8  	vbeq	v5, v1, 0x800002c8 <.LBB0_4>
8000033c: 6f f0 1f fa  	j	0x800002dc <.LBB0_5>

80000340 <.LBB0_8>:
80000340: d7 40 00 5e  	vmv.v.x	v1, zero

80000344 <.Lpcrel_hi2>:
80000344: 17 03 00 00  	auipc	t1, 0
80000348: 5b 30 c3 03  	setrpc	zero, t1, 60
8000034c: 0b 20 00 04  	regext	zero, zero, 64
80000350: 5b d6 90 00  	vbge	v9, v1, 0x8000035c <.LBB0_10>
80000354: d7 40 00 5e  	vmv.v.x	v1, zero
80000358: 6f 00 80 02  	j	0x80000380 <.LBB0_11>

8000035c <.LBB0_10>:
8000035c: 0b 20 00 04  	regext	zero, zero, 64
80000360: d7 c0 98 6e  	vmslt.vx	v1, v9, a7
80000364: 0b 20 00 04  	regext	zero, zero, 64
80000368: 57 b1 bf 76  	vmsle.vi	v2, v11, -1
8000036c: 57 b1 2f 2e  	vnot.v	v2, v2
80000370: d7 00 11 26  	vand.vv	v1, v1, v2
80000374: 0b 20 00 04  	regext	zero, zero, 64
80000378: 57 41 b8 6e  	vmslt.vx	v2, v11, a6
8000037c: d7 00 11 26  	vand.vv	v1, v1, v2

80000380 <.LBB0_11>:
80000380: 5b 20 00 00  	join	zero, zero, 0
80000384: 63 12 07 04  	bnez	a4, 0x800003c8 <.LBB0_14>
80000388: 6f 00 40 00  	j	0x8000038c <.LBB0_12>

8000038c <.LBB0_12>:
8000038c: 57 41 00 5e  	vmv.v.x	v2, zero

80000390 <.Lpcrel_hi3>:
80000390: 17 03 00 00  	auipc	t1, 0
80000394: 5b 30 83 09  	setrpc	zero, t1, 152
80000398: 5b 14 11 00  	vbne	v1, v2, 0x800003a0 <.LBB0_13>
8000039c: 6f 00 c0 08  	j	0x80000428 <.LBB0_21>

800003a0 <.LBB0_13>:
800003a0: 0b 20 80 00  	regext	zero, zero, 8
800003a4: fb 20 05 00  	vlw12.v	v1, 0(v10)
800003a8: ef 00 80 18  	jal	0x80000530 <_Z4fmaxff>
800003ac: 83 28 41 fe  	lw	a7, -28(sp)
800003b0: 03 28 81 fe  	lw	a6, -24(sp)
800003b4: 83 27 c1 fe  	lw	a5, -20(sp)
800003b8: 03 27 01 ff  	lw	a4, -16(sp)
800003bc: 83 26 41 ff  	lw	a3, -12(sp)
800003c0: 03 26 81 ff  	lw	a2, -8(sp)
800003c4: 6f 00 40 06  	j	0x80000428 <.LBB0_21>

800003c8 <.LBB0_14>:
800003c8: 57 41 00 5e  	vmv.v.x	v2, zero

800003cc <.Lpcrel_hi4>:
800003cc: 17 03 00 00  	auipc	t1, 0
800003d0: 5b 30 03 02  	setrpc	zero, t1, 32
800003d4: 5b 18 11 00  	vbne	v1, v2, 0x800003e4 <.LBB0_16>
800003d8: 83 22 c1 ff  	lw	t0, -4(sp)
800003dc: 57 c1 02 5e  	vmv.v.x	v2, t0
800003e0: 6f 00 c0 00  	j	0x800003ec <.LBB0_17>

800003e4 <.LBB0_16>:
800003e4: 0b 20 80 00  	regext	zero, zero, 8
800003e8: 7b 21 05 00  	vlw12.v	v2, 0(v10)

800003ec <.LBB0_17>:
800003ec: 5b 20 00 00  	join	zero, zero, 0
800003f0: 63 8c 07 00  	beqz	a5, 0x80000408 <.LBB0_19>
800003f4: 6f 00 40 00  	j	0x800003f8 <.LBB0_18>

800003f8 <.LBB0_18>:
800003f8: 57 10 01 02  	vfadd.vv	v0, v0, v2
800003fc: 0b 20 10 04  	regext	zero, zero, 65
80000400: 57 b2 40 02  	vadd.vi	v4, v4, 1
80000404: 6f 00 40 02  	j	0x80000428 <.LBB0_21>

80000408 <.LBB0_19>:
80000408: d7 41 00 5e  	vmv.v.x	v3, zero

8000040c <.Lpcrel_hi5>:
8000040c: 17 03 00 00  	auipc	t1, 0
80000410: 5b 30 c3 01  	setrpc	zero, t1, 28
80000414: 5b 94 11 00  	vbne	v1, v3, 0x8000041c <.LBB0_20>
80000418: 6f 00 00 01  	j	0x80000428 <.LBB0_21>

8000041c <.LBB0_20>:
8000041c: 57 10 01 02  	vfadd.vv	v0, v0, v2
80000420: 0b 20 10 04  	regext	zero, zero, 65
80000424: 57 b2 40 02  	vadd.vi	v4, v4, 1

80000428 <.LBB0_21>:
80000428: 5b 20 00 00  	join	zero, zero, 0
8000042c: d7 40 00 5e  	vmv.v.x	v1, zero
80000430: 0b 20 90 00  	regext	zero, zero, 9
80000434: 0b 16 16 00  	vsub12.vi	v12, v12, 1
80000438: 0b 20 10 04  	regext	zero, zero, 65
8000043c: d7 b5 b0 02  	vadd.vi	v11, v11, 1
80000440: 0b 20 10 04  	regext	zero, zero, 65
80000444: 57 35 a2 02  	vadd.vi	v10, v10, 4

80000448 <.Lpcrel_hi6>:
80000448: 17 03 00 00  	auipc	t1, 0
8000044c: 5b 30 43 ec  	setrpc	zero, t1, -316
80000450: 0b 20 00 04  	regext	zero, zero, 64
80000454: db 8c c0 ea  	vbeq	v12, v1, 0x8000030c <.LBB0_7>
80000458: 6f f0 9f ee  	j	0x80000340 <.LBB0_8>

8000045c <.LBB0_22>:
8000045c: d7 40 00 5e  	vmv.v.x	v1, zero

80000460 <.Lpcrel_hi7>:
80000460: 17 03 00 00  	auipc	t1, 0
80000464: 5b 30 c3 02  	setrpc	zero, t1, 44
80000468: 0b 20 80 00  	regext	zero, zero, 8
8000046c: 5b 4a 12 00  	vblt	v1, v4, 0x80000480 <.LBB0_24>
80000470: 37 33 00 80  	lui	t1, 524291
80000474: 03 23 03 01  	lw	t1, 16(t1)
80000478: 57 40 03 5e  	vmv.v.x	v0, t1
8000047c: 6f 00 00 01  	j	0x8000048c <.LBB0_25>

80000480 <.LBB0_24>:
80000480: 0b 20 00 04  	regext	zero, zero, 64
80000484: d7 90 41 4a  	vfcvt.f.x.v	v1, v4
80000488: 57 90 00 82  	vfdiv.vv	v0, v0, v1

8000048c <.LBB0_25>:
8000048c: 5b 20 00 00  	join	zero, zero, 0
80000490: 0b 20 10 04  	regext	zero, zero, 65
80000494: d7 60 26 a6  	vmadd.vx	v1, a2, v2
80000498: 03 23 41 fd  	lw	t1, -44(sp)
8000049c: 0b 20 10 04  	regext	zero, zero, 65
800004a0: d7 60 33 a6  	vmadd.vx	v1, t1, v3
800004a4: 0b 20 00 04  	regext	zero, zero, 64
800004a8: d7 30 11 96  	vsll.vi	v1, v1, 2
800004ac: d7 c0 12 02  	vadd.vx	v1, v1, t0
800004b0: 7b e0 00 00  	vsw12.v	v0, 0(v1)

800004b4 <.LBB0_26>:
800004b4: 5b 20 00 00  	join	zero, zero, 0
800004b8: 83 20 01 fd  	lw	ra, -48(sp)
800004bc: 0b 20 90 00  	regext	zero, zero, 9
800004c0: ab 20 c0 7f  	vlw.v	v1, -4(v0)
800004c4: 0b 20 90 00  	regext	zero, zero, 9
800004c8: 2b 21 80 7f  	vlw.v	v2, -8(v0)
800004cc: 0b 20 90 00  	regext	zero, zero, 9
800004d0: ab 21 40 7f  	vlw.v	v3, -12(v0)
800004d4: 0b 20 90 00  	regext	zero, zero, 9
800004d8: 2b 22 00 7f  	vlw.v	v4, -16(v0)
800004dc: 0b 20 90 00  	regext	zero, zero, 9
800004e0: ab 22 c0 7e  	vlw.v	v5, -20(v0)
800004e4: 0b 20 90 00  	regext	zero, zero, 9
800004e8: 2b 23 80 7e  	vlw.v	v6, -24(v0)
800004ec: 0b 20 90 00  	regext	zero, zero, 9
800004f0: ab 23 40 7e  	vlw.v	v7, -28(v0)
800004f4: 0b 20 90 00  	regext	zero, zero, 9
800004f8: 2b 24 00 7e  	vlw.v	v8, -32(v0)
800004fc: 0b 20 90 00  	regext	zero, zero, 9
80000500: ab 24 c0 7d  	vlw.v	v9, -36(v0)
80000504: 0b 20 90 00  	regext	zero, zero, 9
80000508: 2b 25 80 7d  	vlw.v	v10, -40(v0)
8000050c: 0b 20 90 00  	regext	zero, zero, 9
80000510: ab 25 40 7d  	vlw.v	v11, -44(v0)
80000514: 0b 20 90 00  	regext	zero, zero, 9
80000518: 2b 26 00 7d  	vlw.v	v12, -48(v0)
8000051c: 13 01 01 fd  	addi	sp, sp, -48
80000520: 13 02 02 fd  	addi	tp, tp, -48
80000524: 0b 20 10 00  	regext	zero, zero, 1
80000528: 57 40 02 5e  	vmv.v.x	v0, tp
8000052c: 67 80 00 00  	ret

80000530 <_Z4fmaxff>:
80000530: 13 01 41 00  	addi	sp, sp, 4
80000534: 23 2e 11 fe  	sw	ra, -4(sp)
80000538: 57 90 00 1a  	vfmax.vv	v0, v0, v1
8000053c: 83 20 c1 ff  	lw	ra, -4(sp)
80000540: 13 01 c1 ff  	addi	sp, sp, -4
80000544: 67 80 00 00  	ret

80000548 <_Z13get_global_idj>:
80000548: 13 01 41 00  	addi	sp, sp, 4
8000054c: 23 2e 11 fe  	sw	ra, -4(sp)
80000550: 93 02 20 00  	li	t0, 2
80000554: d7 c0 02 5e  	vmv.v.x	v1, t0

80000558 <.Lpcrel_hi0>:
80000558: 17 03 00 00  	auipc	t1, 0
8000055c: 5b 30 43 05  	setrpc	zero, t1, 84
80000560: 5b 84 00 04  	vbeq	v0, v1, 0x800005a8 <.LBB0_6>
80000564: 6f 00 40 00  	j	0x80000568 <.LBB0_1>

80000568 <.LBB0_1>:
80000568: 93 02 10 00  	li	t0, 1
8000056c: d7 c0 02 5e  	vmv.v.x	v1, t0

80000570 <.Lpcrel_hi1>:
80000570: 17 03 00 00  	auipc	t1, 0
80000574: 5b 30 c3 03  	setrpc	zero, t1, 60
80000578: 5b 84 00 02  	vbeq	v0, v1, 0x800005a0 <.LBB0_5>
8000057c: 6f 00 40 00  	j	0x80000580 <.LBB0_2>

80000580 <.LBB0_2>:
80000580: d7 40 00 5e  	vmv.v.x	v1, zero

80000584 <.Lpcrel_hi2>:
80000584: 17 03 00 00  	auipc	t1, 0
80000588: 5b 30 83 02  	setrpc	zero, t1, 40
8000058c: 5b 86 00 00  	vbeq	v0, v1, 0x80000598 <.LBB0_4>
80000590: 57 40 00 5e  	vmv.v.x	v0, zero
80000594: 6f 00 80 01  	j	0x800005ac <.LBB0_7>

80000598 <.LBB0_4>:
80000598: ef 00 00 10  	jal	0x80000698 <__builtin_riscv_global_id_x>
8000059c: 6f 00 00 01  	j	0x800005ac <.LBB0_7>

800005a0 <.LBB0_5>:
800005a0: ef 00 c0 12  	jal	0x800006cc <__builtin_riscv_global_id_y>
800005a4: 6f 00 80 00  	j	0x800005ac <.LBB0_7>

800005a8 <.LBB0_6>:
800005a8: ef 00 40 15  	jal	0x800006fc <__builtin_riscv_global_id_z>

800005ac <.LBB0_7>:
800005ac: 5b 20 00 00  	join	zero, zero, 0
800005b0: 83 20 c1 ff  	lw	ra, -4(sp)
800005b4: 13 01 c1 ff  	addi	sp, sp, -4
800005b8: 67 80 00 00  	ret

800005bc <__builtin_riscv_workitem_id_x>:
800005bc: 13 01 41 00  	addi	sp, sp, 4
800005c0: 23 2e 11 fe  	sw	ra, -4(sp)
800005c4: 73 25 30 80  	csrr	a0, 2051
800005c8: 83 22 85 00  	lw	t0, 8(a0)
800005cc: 73 23 00 80  	csrr	t1, 2048
800005d0: 57 a1 08 52  	vid.v	v2
800005d4: 57 40 23 02  	vadd.vx	v0, v2, t1
800005d8: 03 2e 85 01  	lw	t3, 24(a0)
800005dc: 57 60 0e 8a  	vremu.vx	v0, v0, t3
800005e0: 83 20 c1 ff  	lw	ra, -4(sp)
800005e4: 13 01 c1 ff  	addi	sp, sp, -4
800005e8: 67 80 00 00  	ret

800005ec <__builtin_riscv_workitem_id_y>:
800005ec: 13 01 41 00  	addi	sp, sp, 4
800005f0: 23 2e 11 fe  	sw	ra, -4(sp)
800005f4: 73 25 30 80  	csrr	a0, 2051
800005f8: 83 22 85 00  	lw	t0, 8(a0)
800005fc: 73 23 00 80  	csrr	t1, 2048
80000600: 57 a1 08 52  	vid.v	v2
80000604: 57 40 23 02  	vadd.vx	v0, v2, t1
80000608: 03 2e 85 01  	lw	t3, 24(a0)
8000060c: 83 2e c5 01  	lw	t4, 28(a0)
80000610: 33 8f ce 03  	mul	t5, t4, t3
80000614: 57 60 0f 8a  	vremu.vx	v0, v0, t5
80000618: 57 60 0e 82  	vdivu.vx	v0, v0, t3
8000061c: d7 c0 0e 5e  	vmv.v.x	v1, t4

80000620 <.hi2>:
80000620: 17 03 00 00  	auipc	t1, 0
80000624: 5b 30 43 01  	setrpc	zero, t1, 20
80000628: 5b c6 00 00  	vblt	v0, v1, 0x80000634 <.end2>
8000062c: 13 0f f0 ff  	li	t5, -1
80000630: 57 40 1f 02  	vadd.vx	v0, v1, t5

80000634 <.end2>:
80000634: 5b 20 00 00  	join	zero, zero, 0
80000638: 83 20 c1 ff  	lw	ra, -4(sp)
8000063c: 13 01 c1 ff  	addi	sp, sp, -4
80000640: 67 80 00 00  	ret

80000644 <__builtin_riscv_workitem_id_z>:
80000644: 13 01 41 00  	addi	sp, sp, 4
80000648: 23 2e 11 fe  	sw	ra, -4(sp)
8000064c: 73 25 30 80  	csrr	a0, 2051
80000650: 73 23 00 80  	csrr	t1, 2048
80000654: 57 a1 08 52  	vid.v	v2
80000658: 57 40 23 02  	vadd.vx	v0, v2, t1
8000065c: 03 2e 85 01  	lw	t3, 24(a0)
80000660: 83 2e c5 01  	lw	t4, 28(a0)
80000664: 03 2f 05 02  	lw	t5, 32(a0)
80000668: b3 8e ce 03  	mul	t4, t4, t3
8000066c: 57 e0 0e 82  	vdivu.vx	v0, v0, t4
80000670: d7 40 0f 5e  	vmv.v.x	v1, t5

80000674 <.hi3>:
80000674: 17 03 00 00  	auipc	t1, 0
80000678: 5b 30 43 01  	setrpc	zero, t1, 20
8000067c: 5b c6 00 00  	vblt	v0, v1, 0x80000688 <.end3>
80000680: 13 0f f0 ff  	li	t5, -1
80000684: 57 40 1f 02  	vadd.vx	v0, v1, t5

80000688 <.end3>:
80000688: 5b 20 00 00  	join	zero, zero, 0
8000068c: 83 20 c1 ff  	lw	ra, -4(sp)
80000690: 13 01 c1 ff  	addi	sp, sp, -4
80000694: 67 80 00 00  	ret

80000698 <__builtin_riscv_global_id_x>:
80000698: 13 01 41 00  	addi	sp, sp, 4
8000069c: 23 2e 11 fe  	sw	ra, -4(sp)
800006a0: ef f0 df f1  	jal	0x800005bc <__builtin_riscv_workitem_id_x>
800006a4: 73 25 30 80  	csrr	a0, 2051
800006a8: 73 23 80 80  	csrr	t1, 2056
800006ac: 03 2e 85 01  	lw	t3, 24(a0)
800006b0: 83 2e 45 02  	lw	t4, 36(a0)
800006b4: b3 0f c3 03  	mul	t6, t1, t3
800006b8: b3 8f df 01  	add	t6, t6, t4
800006bc: 57 c0 0f 02  	vadd.vx	v0, v0, t6
800006c0: 83 20 c1 ff  	lw	ra, -4(sp)
800006c4: 13 01 c1 ff  	addi	sp, sp, -4
800006c8: 67 80 00 00  	ret

800006cc <__builtin_riscv_global_id_y>:
800006cc: 13 01 41 00  	addi	sp, sp, 4
800006d0: 23 2e 11 fe  	sw	ra, -4(sp)
800006d4: ef f0 9f f1  	jal	0x800005ec <__builtin_riscv_workitem_id_y>
800006d8: 73 23 90 80  	csrr	t1, 2057
800006dc: 83 23 c5 01  	lw	t2, 28(a0)
800006e0: 83 2e 85 02  	lw	t4, 40(a0)
800006e4: 33 0e 73 02  	mul	t3, t1, t2
800006e8: 33 0e de 01  	add	t3, t3, t4
800006ec: 57 40 0e 02  	vadd.vx	v0, v0, t3
800006f0: 83 20 c1 ff  	lw	ra, -4(sp)
800006f4: 13 01 c1 ff  	addi	sp, sp, -4
800006f8: 67 80 00 00  	ret

800006fc <__builtin_riscv_global_id_z>:
800006fc: 13 01 41 00  	addi	sp, sp, 4
80000700: 23 2e 11 fe  	sw	ra, -4(sp)
80000704: ef f0 1f f4  	jal	0x80000644 <__builtin_riscv_workitem_id_z>
80000708: 73 25 30 80  	csrr	a0, 2051
8000070c: 73 23 a0 80  	csrr	t1, 2058
80000710: 83 23 05 02  	lw	t2, 32(a0)
80000714: 03 2e c5 02  	lw	t3, 44(a0)
80000718: b3 83 63 02  	mul	t2, t2, t1
8000071c: b3 83 c3 01  	add	t2, t2, t3
80000720: 57 c0 03 02  	vadd.vx	v0, v0, t2
80000724: 83 20 c1 ff  	lw	ra, -4(sp)
80000728: 13 01 c1 ff  	addi	sp, sp, -4
8000072c: 67 80 00 00  	ret
