<h2>Logic types</h2>

<p>In this exercise, we will use some of the basic types used in VHDL code. This exercise's goal is to assign:
	<ul>
		<li><code>pulled_high</code> to a recessive logical high</li>
		<li><code>pulled_low</code> to a recessive logical low</li>
		<li><code>high</code> to a logical high</li>
		<li><code>low</code> to a logical low</li>
		<li><code>high_z</code> to a high impedance state</li>
		<li><code>dont_care</code> to a "don't care" state</li>
	</ul>
</p>