{
  "module_name": "dce_6_0_d.h",
  "hash_id": "fbc70a7a372d2341ebd453423753a6fd652f0093a59a6db07f23280c8cdc0db6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/dce/dce_6_0_d.h",
  "human_readable_source": " \n\n#ifndef DCE_6_0_D_H\n#define DCE_6_0_D_H\n\n#define ixATTR00 0x0000\n#define ixATTR01 0x0001\n#define ixATTR02 0x0002\n#define ixATTR03 0x0003\n#define ixATTR04 0x0004\n#define ixATTR05 0x0005\n#define ixATTR06 0x0006\n#define ixATTR07 0x0007\n#define ixATTR08 0x0008\n#define ixATTR09 0x0009\n#define ixATTR0A 0x000A\n#define ixATTR0B 0x000B\n#define ixATTR0C 0x000C\n#define ixATTR0D 0x000D\n#define ixATTR0E 0x000E\n#define ixATTR0F 0x000F\n#define ixATTR10 0x0010\n#define ixATTR11 0x0011\n#define ixATTR12 0x0012\n#define ixATTR13 0x0013\n#define ixATTR14 0x0014\n#define ixAUDIO_DESCRIPTOR0 0x0001\n#define ixAUDIO_DESCRIPTOR10 0x000B\n#define ixAUDIO_DESCRIPTOR1 0x0002\n#define ixAUDIO_DESCRIPTOR11 0x000C\n#define ixAUDIO_DESCRIPTOR12 0x000D\n#define ixAUDIO_DESCRIPTOR13 0x000E\n#define ixAUDIO_DESCRIPTOR2 0x0003\n#define ixAUDIO_DESCRIPTOR3 0x0004\n#define ixAUDIO_DESCRIPTOR4 0x0005\n#define ixAUDIO_DESCRIPTOR5 0x0006\n#define ixAUDIO_DESCRIPTOR6 0x0007\n#define ixAUDIO_DESCRIPTOR7 0x0008\n#define ixAUDIO_DESCRIPTOR8 0x0009\n#define ixAUDIO_DESCRIPTOR9 0x000A\n#define ixAZALIA_CUMULATIVE_LATENCY_COUNT 0x0003\n#define ixAZALIA_CUMULATIVE_REQUEST_COUNT 0x0004\n#define ixAZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID 0x0003\n#define ixAZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT 0x0002\n#define ixAZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER 0x0004\n#define ixAZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING 0x0009\n#define ixAZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE 0x0008\n#define ixAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES 0x0001\n#define ixAZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS 0x0005\n#define ixAZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES 0x0006\n#define ixAZALIA_F0_CODEC_CONVERTER_PIN_DEBUG 0x0000\n#define ixAZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL 0x0007\n#define ixAZALIA_F0_CODEC_PIN_ASSOCIATION_INFO 0x0062\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0 0x0028\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10 0x0032\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1 0x0029\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11 0x0033\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12 0x0034\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13 0x0035\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2 0x002A\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3 0x002B\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4 0x002C\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5 0x002D\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6 0x002E\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7 0x002F\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8 0x0030\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9 0x0031\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER 0x0025\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL 0x0054\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE 0x0036\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2 0x0057\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE 0x0058\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT 0x0056\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR 0x0038\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC 0x0037\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE 0x0023\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0 0x003A\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1 0x003B\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2 0x003C\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3 0x003D\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4 0x003E\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5 0x003F\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6 0x0040\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7 0x0041\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8 0x0042\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE 0x0022\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE 0x0055\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL 0x0024\n#define ixAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES 0x0020\n#define ixAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES 0x0021\n#define ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0 0x0059\n#define ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1 0x005A\n#define ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2 0x005B\n#define ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3 0x005C\n#define ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4 0x005D\n#define ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5 0x005E\n#define ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6 0x005F\n#define ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7 0x0060\n#define ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8 0x0061\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID 0x2706\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT 0x2200\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER 0x270D\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_2 0x270E\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3 0x273E\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_RAMP_RATE 0x2770\n#define ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES 0x2F09\n#define ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS 0x2F0B\n#define ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES 0x2F0A\n#define ixAZALIA_F2_CODEC_CONVERTER_STRIPE_CONTROL 0x2724\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION 0x1770\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE 0x1705\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESET 0x17FF\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID 0x1720\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_2 0x1721\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_3 0x1722\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_4 0x1723\n#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_GROUP_TYPE 0x1F05\n#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES 0x1F0F\n#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS 0x1F0B\n#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT 0x1F04\n#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES 0x1F0A\n#define ixAZALIA_F2_CODEC_PIN_ASSOCIATION_INFO 0x3793\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR 0x3776\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_DATA 0x3776\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_DATA 0x3781\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_INDEX 0x3780\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION 0x3771\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO 0x3772\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_HBR 0x377C\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_LIPSYNC 0x377B\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MANUFACTURER_ID 0x0000\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE 0x3777\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE 0x3785\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE 0x3778\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE 0x3786\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE 0x3779\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE 0x3787\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE 0x377A\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE 0x3788\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE 0x3789\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID0 0x0003\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1 0x0004\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_PRODUCT_ID 0x0001\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT 0x371C\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2 0x371D\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3 0x371E\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4 0x371F\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY 0x3702\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE 0x3709\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_SPEAKER_ALLOCATION 0x3770\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_SINK_DESCRIPTION_LEN 0x0002\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE 0x3708\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL 0x3707\n#define ixAZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES 0x3F09\n#define ixAZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES 0x3F0C\n#define ixAZALIA_F2_CODEC_PIN_PARAMETER_CONNECTION_LIST_LENGTH 0x3F0E\n#define ixAZALIA_F2_CODEC_ROOT_PARAMETER_REVISION_ID 0x0F02\n#define ixAZALIA_F2_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT 0x0F04\n#define ixAZALIA_F2_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID 0x0F00\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_0 0x378A\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_1 0x378B\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_2 0x378C\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_3 0x378D\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_4 0x378E\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_5 0x378F\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_6 0x3790\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_7 0x3791\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_8 0x3792\n#define ixAZALIA_FIFO_SIZE_CONTROL 0x0000\n#define ixAZALIA_LATENCY_COUNTER_CONTROL 0x0001\n#define ixAZALIA_STREAM_DEBUG 0x0005\n#define ixAZALIA_WORSTCASE_LATENCY_COUNT 0x0002\n#define ixCRT00 0x0000\n#define ixCRT01 0x0001\n#define ixCRT02 0x0002\n#define ixCRT03 0x0003\n#define ixCRT04 0x0004\n#define ixCRT05 0x0005\n#define ixCRT06 0x0006\n#define ixCRT07 0x0007\n#define ixCRT08 0x0008\n#define ixCRT09 0x0009\n#define ixCRT0A 0x000A\n#define ixCRT0B 0x000B\n#define ixCRT0C 0x000C\n#define ixCRT0D 0x000D\n#define ixCRT0E 0x000E\n#define ixCRT0F 0x000F\n#define ixCRT10 0x0010\n#define ixCRT11 0x0011\n#define ixCRT12 0x0012\n#define ixCRT13 0x0013\n#define ixCRT14 0x0014\n#define ixCRT15 0x0015\n#define ixCRT16 0x0016\n#define ixCRT17 0x0017\n#define ixCRT18 0x0018\n#define ixCRT1E 0x001E\n#define ixCRT1F 0x001F\n#define ixCRT22 0x0022\n#define ixDCIO_DEBUG10 0x0010\n#define ixDCIO_DEBUG1 0x0001\n#define ixDCIO_DEBUG11 0x0011\n#define ixDCIO_DEBUG12 0x0012\n#define ixDCIO_DEBUG13 0x0013\n#define ixDCIO_DEBUG2 0x0002\n#define ixDCIO_DEBUG3 0x0003\n#define ixDCIO_DEBUG4 0x0004\n#define ixDCIO_DEBUG5 0x0005\n#define ixDCIO_DEBUG6 0x0006\n#define ixDCIO_DEBUG7 0x0007\n#define ixDCIO_DEBUG8 0x0008\n#define ixDCIO_DEBUG9 0x0009\n#define ixDCIO_DEBUGA 0x000A\n#define ixDCIO_DEBUGB 0x000B\n#define ixDCIO_DEBUGC 0x000C\n#define ixDCIO_DEBUGD 0x000D\n#define ixDCIO_DEBUGE 0x000E\n#define ixDCIO_DEBUGF 0x000F\n#define ixDCIO_DEBUG_ID 0x0000\n#define ixDMIF_DEBUG02_CORE0 0x0002\n#define ixDMIF_DEBUG02_CORE1 0x000A\n#define ixDP_AUX1_DEBUG_A 0x0010\n#define ixDP_AUX1_DEBUG_B 0x0011\n#define ixDP_AUX1_DEBUG_C 0x0012\n#define ixDP_AUX1_DEBUG_D 0x0013\n#define ixDP_AUX1_DEBUG_E 0x0014\n#define ixDP_AUX1_DEBUG_F 0x0015\n#define ixDP_AUX1_DEBUG_G 0x0016\n#define ixDP_AUX1_DEBUG_H 0x0017\n#define ixDP_AUX1_DEBUG_I 0x0018\n#define ixDP_AUX2_DEBUG_A 0x0020\n#define ixDP_AUX2_DEBUG_B 0x0021\n#define ixDP_AUX2_DEBUG_C 0x0022\n#define ixDP_AUX2_DEBUG_D 0x0023\n#define ixDP_AUX2_DEBUG_E 0x0024\n#define ixDP_AUX2_DEBUG_F 0x0025\n#define ixDP_AUX2_DEBUG_G 0x0026\n#define ixDP_AUX2_DEBUG_H 0x0027\n#define ixDP_AUX2_DEBUG_I 0x0028\n#define ixDP_AUX3_DEBUG_A 0x0030\n#define ixDP_AUX3_DEBUG_B 0x0031\n#define ixDP_AUX3_DEBUG_C 0x0032\n#define ixDP_AUX3_DEBUG_D 0x0033\n#define ixDP_AUX3_DEBUG_E 0x0034\n#define ixDP_AUX3_DEBUG_F 0x0035\n#define ixDP_AUX3_DEBUG_G 0x0036\n#define ixDP_AUX3_DEBUG_H 0x0037\n#define ixDP_AUX3_DEBUG_I 0x0038\n#define ixDP_AUX4_DEBUG_A 0x0040\n#define ixDP_AUX4_DEBUG_B 0x0041\n#define ixDP_AUX4_DEBUG_C 0x0042\n#define ixDP_AUX4_DEBUG_D 0x0043\n#define ixDP_AUX4_DEBUG_E 0x0044\n#define ixDP_AUX4_DEBUG_F 0x0045\n#define ixDP_AUX4_DEBUG_G 0x0046\n#define ixDP_AUX4_DEBUG_H 0x0047\n#define ixDP_AUX4_DEBUG_I 0x0048\n#define ixDP_AUX5_DEBUG_A 0x0070\n#define ixDP_AUX5_DEBUG_B 0x0071\n#define ixDP_AUX5_DEBUG_C 0x0072\n#define ixDP_AUX5_DEBUG_D 0x0073\n#define ixDP_AUX5_DEBUG_E 0x0074\n#define ixDP_AUX5_DEBUG_F 0x0075\n#define ixDP_AUX5_DEBUG_G 0x0076\n#define ixDP_AUX5_DEBUG_H 0x0077\n#define ixDP_AUX5_DEBUG_I 0x0078\n#define ixDP_AUX6_DEBUG_A 0x0080\n#define ixDP_AUX6_DEBUG_B 0x0081\n#define ixDP_AUX6_DEBUG_C 0x0082\n#define ixDP_AUX6_DEBUG_D 0x0083\n#define ixDP_AUX6_DEBUG_E 0x0084\n#define ixDP_AUX6_DEBUG_F 0x0085\n#define ixDP_AUX6_DEBUG_G 0x0086\n#define ixDP_AUX6_DEBUG_H 0x0087\n#define ixDP_AUX6_DEBUG_I 0x0088\n#define ixFMT_DEBUG0 0x0001\n#define ixFMT_DEBUG1 0x0002\n#define ixFMT_DEBUG2 0x0003\n#define ixFMT_DEBUG_ID 0x0000\n#define ixGRA00 0x0000\n#define ixGRA01 0x0001\n#define ixGRA02 0x0002\n#define ixGRA03 0x0003\n#define ixGRA04 0x0004\n#define ixGRA05 0x0005\n#define ixGRA06 0x0006\n#define ixGRA07 0x0007\n#define ixGRA08 0x0008\n#define ixIDDCCIF02_DBG_DCCIF_C 0x0009\n#define ixIDDCCIF04_DBG_DCCIF_E 0x000B\n#define ixIDDCCIF05_DBG_DCCIF_F 0x000C\n#define ixMVP_DEBUG_12 0x000C\n#define ixMVP_DEBUG_13 0x000D\n#define ixMVP_DEBUG_14 0x000E\n#define ixMVP_DEBUG_15 0x000F\n#define ixMVP_DEBUG_16 0x0010\n#define ixMVP_DEBUG_17 0x0011\n#define ixSEQ00 0x0000\n#define ixSEQ01 0x0001\n#define ixSEQ02 0x0002\n#define ixSEQ03 0x0003\n#define ixSEQ04 0x0004\n#define ixSINK_DESCRIPTION0 0x0005\n#define ixSINK_DESCRIPTION10 0x000F\n#define ixSINK_DESCRIPTION1 0x0006\n#define ixSINK_DESCRIPTION11 0x0010\n#define ixSINK_DESCRIPTION12 0x0011\n#define ixSINK_DESCRIPTION13 0x0012\n#define ixSINK_DESCRIPTION14 0x0013\n#define ixSINK_DESCRIPTION15 0x0014\n#define ixSINK_DESCRIPTION16 0x0015\n#define ixSINK_DESCRIPTION17 0x0016\n#define ixSINK_DESCRIPTION2 0x0007\n#define ixSINK_DESCRIPTION3 0x0008\n#define ixSINK_DESCRIPTION4 0x0009\n#define ixSINK_DESCRIPTION5 0x000A\n#define ixSINK_DESCRIPTION6 0x000B\n#define ixSINK_DESCRIPTION7 0x000C\n#define ixSINK_DESCRIPTION8 0x000D\n#define ixSINK_DESCRIPTION9 0x000E\n#define ixVGADCC_DBG_DCCIF_C 0x007E\n#define mmABM_TEST_DEBUG_DATA 0x169F\n#define mmABM_TEST_DEBUG_INDEX 0x169E\n#define mmAFMT_60958_0 0x1C41\n#define mmAFMT_60958_1 0x1C42\n#define mmAFMT_60958_2 0x1C48\n#define mmAFMT_AUDIO_CRC_CONTROL 0x1C43\n#define mmAFMT_AUDIO_CRC_RESULT 0x1C49\n#define mmAFMT_AUDIO_DBG_DTO_CNTL 0x1C52\n#define mmAFMT_AUDIO_INFO0 0x1C3F\n#define mmAFMT_AUDIO_INFO1 0x1C40\n#define mmAFMT_AUDIO_PACKET_CONTROL 0x1C4B\n#define mmAFMT_AUDIO_PACKET_CONTROL2 0x1C17\n#define mmAFMT_AUDIO_SRC_CONTROL 0x1C4F\n#define mmAFMT_AVI_INFO0 0x1C21\n#define mmAFMT_AVI_INFO1 0x1C22\n#define mmAFMT_AVI_INFO2 0x1C23\n#define mmAFMT_AVI_INFO3 0x1C24\n#define mmAFMT_GENERIC_0 0x1C28\n#define mmAFMT_GENERIC_1 0x1C29\n#define mmAFMT_GENERIC_2 0x1C2A\n#define mmAFMT_GENERIC_3 0x1C2B\n#define mmAFMT_GENERIC_4 0x1C2C\n#define mmAFMT_GENERIC_5 0x1C2D\n#define mmAFMT_GENERIC_6 0x1C2E\n#define mmAFMT_GENERIC_7 0x1C2F\n#define mmAFMT_GENERIC_HDR 0x1C27\n#define mmAFMT_INFOFRAME_CONTROL0 0x1C4D\n#define mmAFMT_INTERRUPT_STATUS 0x1C14\n#define mmAFMT_ISRC1_0 0x1C18\n#define mmAFMT_ISRC1_1 0x1C19\n#define mmAFMT_ISRC1_2 0x1C1A\n#define mmAFMT_ISRC1_3 0x1C1B\n#define mmAFMT_ISRC1_4 0x1C1C\n#define mmAFMT_ISRC2_0 0x1C1D\n#define mmAFMT_ISRC2_1 0x1C1E\n#define mmAFMT_ISRC2_2 0x1C1F\n#define mmAFMT_ISRC2_3 0x1C20\n#define mmAFMT_MPEG_INFO0 0x1C25\n#define mmAFMT_MPEG_INFO1 0x1C26\n#define mmAFMT_RAMP_CONTROL0 0x1C44\n#define mmAFMT_RAMP_CONTROL1 0x1C45\n#define mmAFMT_RAMP_CONTROL2 0x1C46\n#define mmAFMT_RAMP_CONTROL3 0x1C47\n#define mmAFMT_STATUS 0x1C4A\n#define mmAFMT_VBI_PACKET_CONTROL 0x1C4C\n#define mmATTRDR 0x00F0\n#define mmATTRDW 0x00F0\n#define mmATTRX 0x00F0\n#define mmAUX_ARB_CONTROL 0x1882\n#define mmAUX_CONTROL 0x1880\n#define mmAUX_DPHY_RX_CONTROL0 0x188A\n#define mmAUX_DPHY_RX_CONTROL1 0x188B\n#define mmAUX_DPHY_RX_STATUS 0x188D\n#define mmAUX_DPHY_TX_CONTROL 0x1889\n#define mmAUX_DPHY_TX_REF_CONTROL 0x1888\n#define mmAUX_DPHY_TX_STATUS 0x188C\n#define mmAUX_GTC_SYNC_CONTROL 0x188E\n#define mmAUX_GTC_SYNC_DATA 0x1890\n#define mmAUX_INTERRUPT_CONTROL 0x1883\n#define mmAUX_LS_DATA 0x1887\n#define mmAUX_LS_STATUS 0x1885\n#define mmAUXN_IMPCAL 0x190C\n#define mmAUXP_IMPCAL 0x190B\n#define mmAUX_SW_CONTROL 0x1881\n#define mmAUX_SW_DATA 0x1886\n#define mmAUX_SW_STATUS 0x1884\n#define mmAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER 0x17C9\n#define mmAZALIA_AUDIO_DTO 0x17BA\n#define mmAZALIA_AUDIO_DTO_CONTROL 0x17BB\n#define mmAZALIA_BDL_DMA_CONTROL 0x17BF\n#define mmAZALIA_CONTROLLER_DEBUG 0x17CF\n#define mmAZALIA_CORB_DMA_CONTROL 0x17C1\n#define mmAZALIA_CYCLIC_BUFFER_SYNC 0x17CA\n#define mmAZALIA_DATA_DMA_CONTROL 0x17BE\n#define mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL 0x17D5\n#define mmAZALIA_F0_CODEC_DEBUG 0x17DF\n#define mmAZALIA_F0_CODEC_ENDPOINT_DATA 0x1781\n#define mmAZALIA_F0_CODEC_ENDPOINT_INDEX 0x1780\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION 0x17DE\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE 0x17DB\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET 0x17DC\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID 0x17DD\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE 0x17D7\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES 0x17DA\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS 0x17D9\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES 0x17D8\n#define mmAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL 0x17D6\n#define mmAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID 0x17D3\n#define mmAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID 0x17D2\n#define mmAZALIA_GLOBAL_CAPABILITIES 0x17CB\n#define mmAZALIA_OUTPUT_PAYLOAD_CAPABILITY 0x17CC\n#define mmAZALIA_OUTPUT_STREAM_ARBITER_CONTROL 0x17CD\n#define mmAZALIA_RIRB_AND_DP_CONTROL 0x17C0\n#define mmAZALIA_SCLK_CONTROL 0x17BC\n#define mmAZALIA_STREAM_DATA 0x17E9\n#define mmAZALIA_STREAM_INDEX 0x17E8\n#define mmAZALIA_UNDERFLOW_FILLER_SAMPLE 0x17BD\n#define mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA 0x1781\n#define mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX 0x1780\n#define mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_DATA 0x1787\n#define mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_INDEX 0x1786\n#define mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_DATA 0x178D\n#define mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_INDEX 0x178C\n#define mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_DATA 0x1793\n#define mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_INDEX 0x1792\n#define mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_DATA 0x1799\n#define mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_INDEX 0x1798\n#define mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_DATA 0x179F\n#define mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_INDEX 0x179E\n#define mmAZF0STREAM0_AZALIA_STREAM_DATA 0x17E9\n#define mmAZF0STREAM0_AZALIA_STREAM_INDEX 0x17E8\n#define mmAZF0STREAM1_AZALIA_STREAM_DATA 0x17ED\n#define mmAZF0STREAM1_AZALIA_STREAM_INDEX 0x17EC\n#define mmAZF0STREAM2_AZALIA_STREAM_DATA 0x17F1\n#define mmAZF0STREAM2_AZALIA_STREAM_INDEX 0x17F0\n#define mmAZF0STREAM3_AZALIA_STREAM_DATA 0x17F5\n#define mmAZF0STREAM3_AZALIA_STREAM_INDEX 0x17F4\n#define mmAZF0STREAM4_AZALIA_STREAM_DATA 0x17F9\n#define mmAZF0STREAM4_AZALIA_STREAM_INDEX 0x17F8\n#define mmAZF0STREAM5_AZALIA_STREAM_DATA 0x17FD\n#define mmAZF0STREAM5_AZALIA_STREAM_INDEX 0x17FC\n#define mmAZ_TEST_DEBUG_DATA 0x17D1\n#define mmAZ_TEST_DEBUG_INDEX 0x17D0\n#define mmBL1_PWM_ABM_CNTL 0x162E\n#define mmBL1_PWM_AMBIENT_LIGHT_LEVEL 0x1628\n#define mmBL1_PWM_BL_UPDATE_SAMPLE_RATE 0x162F\n#define mmBL1_PWM_CURRENT_ABM_LEVEL 0x162B\n#define mmBL1_PWM_FINAL_DUTY_CYCLE 0x162C\n#define mmBL1_PWM_GRP2_REG_LOCK 0x1630\n#define mmBL1_PWM_MINIMUM_DUTY_CYCLE 0x162D\n#define mmBL1_PWM_TARGET_ABM_LEVEL 0x162A\n#define mmBL1_PWM_USER_LEVEL 0x1629\n#define mmBL_PWM_CNTL 0x191E\n#define mmBL_PWM_CNTL2 0x191F\n#define mmBL_PWM_GRP1_REG_LOCK 0x1921\n#define mmBL_PWM_PERIOD_CNTL 0x1920\n#define mmBPHYC_DAC_AUTO_CALIB_CONTROL 0x19FE\n#define mmBPHYC_DAC_MACRO_CNTL 0x19FD\n#define mmCC_DC_PIPE_DIS 0x177F\n#define mmCC_RCU_DC_AUDIO_PORT_CONNECTIVITY 0x17D4\n#define mmCOMM_MATRIXA_TRANS_C11_C12 0x1A43\n#define mmCOMM_MATRIXA_TRANS_C13_C14 0x1A44\n#define mmCOMM_MATRIXA_TRANS_C21_C22 0x1A45\n#define mmCOMM_MATRIXA_TRANS_C23_C24 0x1A46\n#define mmCOMM_MATRIXA_TRANS_C31_C32 0x1A47\n#define mmCOMM_MATRIXA_TRANS_C33_C34 0x1A48\n#define mmCOMM_MATRIXB_TRANS_C11_C12 0x1A49\n#define mmCOMM_MATRIXB_TRANS_C13_C14 0x1A4A\n#define mmCOMM_MATRIXB_TRANS_C21_C22 0x1A4B\n#define mmCOMM_MATRIXB_TRANS_C23_C24 0x1A4C\n#define mmCOMM_MATRIXB_TRANS_C31_C32 0x1A4D\n#define mmCOMM_MATRIXB_TRANS_C33_C34 0x1A4E\n#define mmCRTC0_CRTC_3D_STRUCTURE_CONTROL 0x1B78\n#define mmCRTC0_CRTC_ALLOW_STOP_OFF_V_CNT 0x1BC3\n#define mmCRTC0_CRTC_BLACK_COLOR 0x1BA2\n#define mmCRTC0_CRTC_BLANK_CONTROL 0x1B9D\n#define mmCRTC0_CRTC_BLANK_DATA_COLOR 0x1BA1\n#define mmCRTC0_CRTC_CONTROL 0x1B9C\n#define mmCRTC0_CRTC_COUNT_CONTROL 0x1BA9\n#define mmCRTC0_CRTC_COUNT_RESET 0x1BAA\n#define mmCRTC0_CRTC_DCFE_CLOCK_CONTROL 0x1B7C\n#define mmCRTC0_CRTC_DOUBLE_BUFFER_CONTROL 0x1BB6\n#define mmCRTC0_CRTC_DTMTEST_CNTL 0x1B92\n#define mmCRTC0_CRTC_DTMTEST_STATUS_POSITION 0x1B93\n#define mmCRTC0_CRTC_FLOW_CONTROL 0x1B99\n#define mmCRTC0_CRTC_FORCE_COUNT_NOW_CNTL 0x1B98\n#define mmCRTC0_CRTC_GSL_CONTROL 0x1B7B\n#define mmCRTC0_CRTC_GSL_VSYNC_GAP 0x1B79\n#define mmCRTC0_CRTC_GSL_WINDOW 0x1B7A\n#define mmCRTC0_CRTC_H_BLANK_EARLY_NUM 0x1B7D\n#define mmCRTC0_CRTC_H_BLANK_START_END 0x1B81\n#define mmCRTC0_CRTC_H_SYNC_A 0x1B82\n#define mmCRTC0_CRTC_H_SYNC_A_CNTL 0x1B83\n#define mmCRTC0_CRTC_H_SYNC_B 0x1B84\n#define mmCRTC0_CRTC_H_SYNC_B_CNTL 0x1B85\n#define mmCRTC0_CRTC_H_TOTAL 0x1B80\n#define mmCRTC0_CRTC_INTERLACE_CONTROL 0x1B9E\n#define mmCRTC0_CRTC_INTERLACE_STATUS 0x1B9F\n#define mmCRTC0_CRTC_INTERRUPT_CONTROL 0x1BB4\n#define mmCRTC0_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE 0x1BAB\n#define mmCRTC0_CRTC_MASTER_EN 0x1BC2\n#define mmCRTC0_CRTC_MVP_INBAND_CNTL_INSERT 0x1BBF\n#define mmCRTC0_CRTC_MVP_INBAND_CNTL_INSERT_TIMER 0x1BC0\n#define mmCRTC0_CRTC_MVP_STATUS 0x1BC1\n#define mmCRTC0_CRTC_NOM_VERT_POSITION 0x1BA5\n#define mmCRTC0_CRTC_OVERSCAN_COLOR 0x1BA0\n#define mmCRTC0_CRTC_SNAPSHOT_CONTROL 0x1BB0\n#define mmCRTC0_CRTC_SNAPSHOT_FRAME 0x1BB2\n#define mmCRTC0_CRTC_SNAPSHOT_POSITION 0x1BB1\n#define mmCRTC0_CRTC_SNAPSHOT_STATUS 0x1BAF\n#define mmCRTC0_CRTC_START_LINE_CONTROL 0x1BB3\n#define mmCRTC0_CRTC_STATUS 0x1BA3\n#define mmCRTC0_CRTC_STATUS_FRAME_COUNT 0x1BA6\n#define mmCRTC0_CRTC_STATUS_HV_COUNT 0x1BA8\n#define mmCRTC0_CRTC_STATUS_POSITION 0x1BA4\n#define mmCRTC0_CRTC_STATUS_VF_COUNT 0x1BA7\n#define mmCRTC0_CRTC_STEREO_CONTROL 0x1BAE\n#define mmCRTC0_CRTC_STEREO_FORCE_NEXT_EYE 0x1B9B\n#define mmCRTC0_CRTC_STEREO_STATUS 0x1BAD\n#define mmCRTC0_CRTC_TEST_DEBUG_DATA 0x1BC7\n#define mmCRTC0_CRTC_TEST_DEBUG_INDEX 0x1BC6\n#define mmCRTC0_CRTC_TEST_PATTERN_COLOR 0x1BBC\n#define mmCRTC0_CRTC_TEST_PATTERN_CONTROL 0x1BBA\n#define mmCRTC0_CRTC_TEST_PATTERN_PARAMETERS 0x1BBB\n#define mmCRTC0_CRTC_TRIGA_CNTL 0x1B94\n#define mmCRTC0_CRTC_TRIGA_MANUAL_TRIG 0x1B95\n#define mmCRTC0_CRTC_TRIGB_CNTL 0x1B96\n#define mmCRTC0_CRTC_TRIGB_MANUAL_TRIG 0x1B97\n#define mmCRTC0_CRTC_UPDATE_LOCK 0x1BB5\n#define mmCRTC0_CRTC_VBI_END 0x1B86\n#define mmCRTC0_CRTC_V_BLANK_START_END 0x1B8D\n#define mmCRTC0_CRTC_VERT_SYNC_CONTROL 0x1BAC\n#define mmCRTC0_CRTC_VGA_PARAMETER_CAPTURE_MODE 0x1BB7\n#define mmCRTC0_CRTC_V_SYNC_A 0x1B8E\n#define mmCRTC0_CRTC_V_SYNC_A_CNTL 0x1B8F\n#define mmCRTC0_CRTC_V_SYNC_B 0x1B90\n#define mmCRTC0_CRTC_V_SYNC_B_CNTL 0x1B91\n#define mmCRTC0_CRTC_VSYNC_NOM_INT_STATUS 0x1B8C\n#define mmCRTC0_CRTC_V_TOTAL 0x1B87\n#define mmCRTC0_CRTC_V_TOTAL_CONTROL 0x1B8A\n#define mmCRTC0_CRTC_V_TOTAL_INT_STATUS 0x1B8B\n#define mmCRTC0_CRTC_V_TOTAL_MAX 0x1B89\n#define mmCRTC0_CRTC_V_TOTAL_MIN 0x1B88\n#define mmCRTC0_CRTC_V_UPDATE_INT_STATUS 0x1BC4\n#define mmCRTC0_DCFE_DBG_SEL 0x1B7E\n#define mmCRTC0_DCFE_MEM_LIGHT_SLEEP_CNTL 0x1B7F\n#define mmCRTC0_MASTER_UPDATE_LOCK 0x1BBD\n#define mmCRTC0_MASTER_UPDATE_MODE 0x1BBE\n#define mmCRTC0_PIXEL_RATE_CNTL 0x0140\n#define mmCRTC1_CRTC_3D_STRUCTURE_CONTROL 0x1E78\n#define mmCRTC1_CRTC_ALLOW_STOP_OFF_V_CNT 0x1EC3\n#define mmCRTC1_CRTC_BLACK_COLOR 0x1EA2\n#define mmCRTC1_CRTC_BLANK_CONTROL 0x1E9D\n#define mmCRTC1_CRTC_BLANK_DATA_COLOR 0x1EA1\n#define mmCRTC1_CRTC_CONTROL 0x1E9C\n#define mmCRTC1_CRTC_COUNT_CONTROL 0x1EA9\n#define mmCRTC1_CRTC_COUNT_RESET 0x1EAA\n#define mmCRTC1_CRTC_DCFE_CLOCK_CONTROL 0x1E7C\n#define mmCRTC1_CRTC_DOUBLE_BUFFER_CONTROL 0x1EB6\n#define mmCRTC1_CRTC_DTMTEST_CNTL 0x1E92\n#define mmCRTC1_CRTC_DTMTEST_STATUS_POSITION 0x1E93\n#define mmCRTC1_CRTC_FLOW_CONTROL 0x1E99\n#define mmCRTC1_CRTC_FORCE_COUNT_NOW_CNTL 0x1E98\n#define mmCRTC1_CRTC_GSL_CONTROL 0x1E7B\n#define mmCRTC1_CRTC_GSL_VSYNC_GAP 0x1E79\n#define mmCRTC1_CRTC_GSL_WINDOW 0x1E7A\n#define mmCRTC1_CRTC_H_BLANK_EARLY_NUM 0x1E7D\n#define mmCRTC1_CRTC_H_BLANK_START_END 0x1E81\n#define mmCRTC1_CRTC_H_SYNC_A 0x1E82\n#define mmCRTC1_CRTC_H_SYNC_A_CNTL 0x1E83\n#define mmCRTC1_CRTC_H_SYNC_B 0x1E84\n#define mmCRTC1_CRTC_H_SYNC_B_CNTL 0x1E85\n#define mmCRTC1_CRTC_H_TOTAL 0x1E80\n#define mmCRTC1_CRTC_INTERLACE_CONTROL 0x1E9E\n#define mmCRTC1_CRTC_INTERLACE_STATUS 0x1E9F\n#define mmCRTC1_CRTC_INTERRUPT_CONTROL 0x1EB4\n#define mmCRTC1_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE 0x1EAB\n#define mmCRTC1_CRTC_MASTER_EN 0x1EC2\n#define mmCRTC1_CRTC_MVP_INBAND_CNTL_INSERT 0x1EBF\n#define mmCRTC1_CRTC_MVP_INBAND_CNTL_INSERT_TIMER 0x1EC0\n#define mmCRTC1_CRTC_MVP_STATUS 0x1EC1\n#define mmCRTC1_CRTC_NOM_VERT_POSITION 0x1EA5\n#define mmCRTC1_CRTC_OVERSCAN_COLOR 0x1EA0\n#define mmCRTC1_CRTC_SNAPSHOT_CONTROL 0x1EB0\n#define mmCRTC1_CRTC_SNAPSHOT_FRAME 0x1EB2\n#define mmCRTC1_CRTC_SNAPSHOT_POSITION 0x1EB1\n#define mmCRTC1_CRTC_SNAPSHOT_STATUS 0x1EAF\n#define mmCRTC1_CRTC_START_LINE_CONTROL 0x1EB3\n#define mmCRTC1_CRTC_STATUS 0x1EA3\n#define mmCRTC1_CRTC_STATUS_FRAME_COUNT 0x1EA6\n#define mmCRTC1_CRTC_STATUS_HV_COUNT 0x1EA8\n#define mmCRTC1_CRTC_STATUS_POSITION 0x1EA4\n#define mmCRTC1_CRTC_STATUS_VF_COUNT 0x1EA7\n#define mmCRTC1_CRTC_STEREO_CONTROL 0x1EAE\n#define mmCRTC1_CRTC_STEREO_FORCE_NEXT_EYE 0x1E9B\n#define mmCRTC1_CRTC_STEREO_STATUS 0x1EAD\n#define mmCRTC1_CRTC_TEST_DEBUG_DATA 0x1EC7\n#define mmCRTC1_CRTC_TEST_DEBUG_INDEX 0x1EC6\n#define mmCRTC1_CRTC_TEST_PATTERN_COLOR 0x1EBC\n#define mmCRTC1_CRTC_TEST_PATTERN_CONTROL 0x1EBA\n#define mmCRTC1_CRTC_TEST_PATTERN_PARAMETERS 0x1EBB\n#define mmCRTC1_CRTC_TRIGA_CNTL 0x1E94\n#define mmCRTC1_CRTC_TRIGA_MANUAL_TRIG 0x1E95\n#define mmCRTC1_CRTC_TRIGB_CNTL 0x1E96\n#define mmCRTC1_CRTC_TRIGB_MANUAL_TRIG 0x1E97\n#define mmCRTC1_CRTC_UPDATE_LOCK 0x1EB5\n#define mmCRTC1_CRTC_VBI_END 0x1E86\n#define mmCRTC1_CRTC_V_BLANK_START_END 0x1E8D\n#define mmCRTC1_CRTC_VERT_SYNC_CONTROL 0x1EAC\n#define mmCRTC1_CRTC_VGA_PARAMETER_CAPTURE_MODE 0x1EB7\n#define mmCRTC1_CRTC_V_SYNC_A 0x1E8E\n#define mmCRTC1_CRTC_V_SYNC_A_CNTL 0x1E8F\n#define mmCRTC1_CRTC_V_SYNC_B 0x1E90\n#define mmCRTC1_CRTC_V_SYNC_B_CNTL 0x1E91\n#define mmCRTC1_CRTC_VSYNC_NOM_INT_STATUS 0x1E8C\n#define mmCRTC1_CRTC_V_TOTAL 0x1E87\n#define mmCRTC1_CRTC_V_TOTAL_CONTROL 0x1E8A\n#define mmCRTC1_CRTC_V_TOTAL_INT_STATUS 0x1E8B\n#define mmCRTC1_CRTC_V_TOTAL_MAX 0x1E89\n#define mmCRTC1_CRTC_V_TOTAL_MIN 0x1E88\n#define mmCRTC1_CRTC_V_UPDATE_INT_STATUS 0x1EC4\n#define mmCRTC1_DCFE_DBG_SEL 0x1E7E\n#define mmCRTC1_DCFE_MEM_LIGHT_SLEEP_CNTL 0x1E7F\n#define mmCRTC1_MASTER_UPDATE_LOCK 0x1EBD\n#define mmCRTC1_MASTER_UPDATE_MODE 0x1EBE\n#define mmCRTC1_PIXEL_RATE_CNTL 0x0144\n#define mmCRTC2_CRTC_3D_STRUCTURE_CONTROL 0x4178\n#define mmCRTC2_CRTC_ALLOW_STOP_OFF_V_CNT 0x41C3\n#define mmCRTC2_CRTC_BLACK_COLOR 0x41A2\n#define mmCRTC2_CRTC_BLANK_CONTROL 0x419D\n#define mmCRTC2_CRTC_BLANK_DATA_COLOR 0x41A1\n#define mmCRTC2_CRTC_CONTROL 0x419C\n#define mmCRTC2_CRTC_COUNT_CONTROL 0x41A9\n#define mmCRTC2_CRTC_COUNT_RESET 0x41AA\n#define mmCRTC2_CRTC_DCFE_CLOCK_CONTROL 0x417C\n#define mmCRTC2_CRTC_DOUBLE_BUFFER_CONTROL 0x41B6\n#define mmCRTC2_CRTC_DTMTEST_CNTL 0x4192\n#define mmCRTC2_CRTC_DTMTEST_STATUS_POSITION 0x4193\n#define mmCRTC2_CRTC_FLOW_CONTROL 0x4199\n#define mmCRTC2_CRTC_FORCE_COUNT_NOW_CNTL 0x4198\n#define mmCRTC2_CRTC_GSL_CONTROL 0x417B\n#define mmCRTC2_CRTC_GSL_VSYNC_GAP 0x4179\n#define mmCRTC2_CRTC_GSL_WINDOW 0x417A\n#define mmCRTC2_CRTC_H_BLANK_EARLY_NUM 0x417D\n#define mmCRTC2_CRTC_H_BLANK_START_END 0x4181\n#define mmCRTC2_CRTC_H_SYNC_A 0x4182\n#define mmCRTC2_CRTC_H_SYNC_A_CNTL 0x4183\n#define mmCRTC2_CRTC_H_SYNC_B 0x4184\n#define mmCRTC2_CRTC_H_SYNC_B_CNTL 0x4185\n#define mmCRTC2_CRTC_H_TOTAL 0x4180\n#define mmCRTC2_CRTC_INTERLACE_CONTROL 0x419E\n#define mmCRTC2_CRTC_INTERLACE_STATUS 0x419F\n#define mmCRTC2_CRTC_INTERRUPT_CONTROL 0x41B4\n#define mmCRTC2_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE 0x41AB\n#define mmCRTC2_CRTC_MASTER_EN 0x41C2\n#define mmCRTC2_CRTC_MVP_INBAND_CNTL_INSERT 0x41BF\n#define mmCRTC2_CRTC_MVP_INBAND_CNTL_INSERT_TIMER 0x41C0\n#define mmCRTC2_CRTC_MVP_STATUS 0x41C1\n#define mmCRTC2_CRTC_NOM_VERT_POSITION 0x41A5\n#define mmCRTC2_CRTC_OVERSCAN_COLOR 0x41A0\n#define mmCRTC2_CRTC_SNAPSHOT_CONTROL 0x41B0\n#define mmCRTC2_CRTC_SNAPSHOT_FRAME 0x41B2\n#define mmCRTC2_CRTC_SNAPSHOT_POSITION 0x41B1\n#define mmCRTC2_CRTC_SNAPSHOT_STATUS 0x41AF\n#define mmCRTC2_CRTC_START_LINE_CONTROL 0x41B3\n#define mmCRTC2_CRTC_STATUS 0x41A3\n#define mmCRTC2_CRTC_STATUS_FRAME_COUNT 0x41A6\n#define mmCRTC2_CRTC_STATUS_HV_COUNT 0x41A8\n#define mmCRTC2_CRTC_STATUS_POSITION 0x41A4\n#define mmCRTC2_CRTC_STATUS_VF_COUNT 0x41A7\n#define mmCRTC2_CRTC_STEREO_CONTROL 0x41AE\n#define mmCRTC2_CRTC_STEREO_FORCE_NEXT_EYE 0x419B\n#define mmCRTC2_CRTC_STEREO_STATUS 0x41AD\n#define mmCRTC2_CRTC_TEST_DEBUG_DATA 0x41C7\n#define mmCRTC2_CRTC_TEST_DEBUG_INDEX 0x41C6\n#define mmCRTC2_CRTC_TEST_PATTERN_COLOR 0x41BC\n#define mmCRTC2_CRTC_TEST_PATTERN_CONTROL 0x41BA\n#define mmCRTC2_CRTC_TEST_PATTERN_PARAMETERS 0x41BB\n#define mmCRTC2_CRTC_TRIGA_CNTL 0x4194\n#define mmCRTC2_CRTC_TRIGA_MANUAL_TRIG 0x4195\n#define mmCRTC2_CRTC_TRIGB_CNTL 0x4196\n#define mmCRTC2_CRTC_TRIGB_MANUAL_TRIG 0x4197\n#define mmCRTC2_CRTC_UPDATE_LOCK 0x41B5\n#define mmCRTC2_CRTC_VBI_END 0x4186\n#define mmCRTC2_CRTC_V_BLANK_START_END 0x418D\n#define mmCRTC2_CRTC_VERT_SYNC_CONTROL 0x41AC\n#define mmCRTC2_CRTC_VGA_PARAMETER_CAPTURE_MODE 0x41B7\n#define mmCRTC2_CRTC_V_SYNC_A 0x418E\n#define mmCRTC2_CRTC_V_SYNC_A_CNTL 0x418F\n#define mmCRTC2_CRTC_V_SYNC_B 0x4190\n#define mmCRTC2_CRTC_V_SYNC_B_CNTL 0x4191\n#define mmCRTC2_CRTC_VSYNC_NOM_INT_STATUS 0x418C\n#define mmCRTC2_CRTC_V_TOTAL 0x4187\n#define mmCRTC2_CRTC_V_TOTAL_CONTROL 0x418A\n#define mmCRTC2_CRTC_V_TOTAL_INT_STATUS 0x418B\n#define mmCRTC2_CRTC_V_TOTAL_MAX 0x4189\n#define mmCRTC2_CRTC_V_TOTAL_MIN 0x4188\n#define mmCRTC2_CRTC_V_UPDATE_INT_STATUS 0x41C4\n#define mmCRTC2_DCFE_DBG_SEL 0x417E\n#define mmCRTC2_DCFE_MEM_LIGHT_SLEEP_CNTL 0x417F\n#define mmCRTC2_MASTER_UPDATE_LOCK 0x41BD\n#define mmCRTC2_MASTER_UPDATE_MODE 0x41BE\n#define mmCRTC2_PIXEL_RATE_CNTL 0x0148\n#define mmCRTC3_CRTC_3D_STRUCTURE_CONTROL 0x4478\n#define mmCRTC3_CRTC_ALLOW_STOP_OFF_V_CNT 0x44C3\n#define mmCRTC3_CRTC_BLACK_COLOR 0x44A2\n#define mmCRTC3_CRTC_BLANK_CONTROL 0x449D\n#define mmCRTC3_CRTC_BLANK_DATA_COLOR 0x44A1\n#define mmCRTC3_CRTC_CONTROL 0x449C\n#define mmCRTC3_CRTC_COUNT_CONTROL 0x44A9\n#define mmCRTC3_CRTC_COUNT_RESET 0x44AA\n#define mmCRTC3_CRTC_DCFE_CLOCK_CONTROL 0x447C\n#define mmCRTC3_CRTC_DOUBLE_BUFFER_CONTROL 0x44B6\n#define mmCRTC3_CRTC_DTMTEST_CNTL 0x4492\n#define mmCRTC3_CRTC_DTMTEST_STATUS_POSITION 0x4493\n#define mmCRTC3_CRTC_FLOW_CONTROL 0x4499\n#define mmCRTC3_CRTC_FORCE_COUNT_NOW_CNTL 0x4498\n#define mmCRTC3_CRTC_GSL_CONTROL 0x447B\n#define mmCRTC3_CRTC_GSL_VSYNC_GAP 0x4479\n#define mmCRTC3_CRTC_GSL_WINDOW 0x447A\n#define mmCRTC3_CRTC_H_BLANK_EARLY_NUM 0x447D\n#define mmCRTC3_CRTC_H_BLANK_START_END 0x4481\n#define mmCRTC3_CRTC_H_SYNC_A 0x4482\n#define mmCRTC3_CRTC_H_SYNC_A_CNTL 0x4483\n#define mmCRTC3_CRTC_H_SYNC_B 0x4484\n#define mmCRTC3_CRTC_H_SYNC_B_CNTL 0x4485\n#define mmCRTC3_CRTC_H_TOTAL 0x4480\n#define mmCRTC3_CRTC_INTERLACE_CONTROL 0x449E\n#define mmCRTC3_CRTC_INTERLACE_STATUS 0x449F\n#define mmCRTC3_CRTC_INTERRUPT_CONTROL 0x44B4\n#define mmCRTC3_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE 0x44AB\n#define mmCRTC3_CRTC_MASTER_EN 0x44C2\n#define mmCRTC3_CRTC_MVP_INBAND_CNTL_INSERT 0x44BF\n#define mmCRTC3_CRTC_MVP_INBAND_CNTL_INSERT_TIMER 0x44C0\n#define mmCRTC3_CRTC_MVP_STATUS 0x44C1\n#define mmCRTC3_CRTC_NOM_VERT_POSITION 0x44A5\n#define mmCRTC3_CRTC_OVERSCAN_COLOR 0x44A0\n#define mmCRTC3_CRTC_SNAPSHOT_CONTROL 0x44B0\n#define mmCRTC3_CRTC_SNAPSHOT_FRAME 0x44B2\n#define mmCRTC3_CRTC_SNAPSHOT_POSITION 0x44B1\n#define mmCRTC3_CRTC_SNAPSHOT_STATUS 0x44AF\n#define mmCRTC3_CRTC_START_LINE_CONTROL 0x44B3\n#define mmCRTC3_CRTC_STATUS 0x44A3\n#define mmCRTC3_CRTC_STATUS_FRAME_COUNT 0x44A6\n#define mmCRTC3_CRTC_STATUS_HV_COUNT 0x44A8\n#define mmCRTC3_CRTC_STATUS_POSITION 0x44A4\n#define mmCRTC3_CRTC_STATUS_VF_COUNT 0x44A7\n#define mmCRTC3_CRTC_STEREO_CONTROL 0x44AE\n#define mmCRTC3_CRTC_STEREO_FORCE_NEXT_EYE 0x449B\n#define mmCRTC3_CRTC_STEREO_STATUS 0x44AD\n#define mmCRTC3_CRTC_TEST_DEBUG_DATA 0x44C7\n#define mmCRTC3_CRTC_TEST_DEBUG_INDEX 0x44C6\n#define mmCRTC3_CRTC_TEST_PATTERN_COLOR 0x44BC\n#define mmCRTC3_CRTC_TEST_PATTERN_CONTROL 0x44BA\n#define mmCRTC3_CRTC_TEST_PATTERN_PARAMETERS 0x44BB\n#define mmCRTC3_CRTC_TRIGA_CNTL 0x4494\n#define mmCRTC3_CRTC_TRIGA_MANUAL_TRIG 0x4495\n#define mmCRTC3_CRTC_TRIGB_CNTL 0x4496\n#define mmCRTC3_CRTC_TRIGB_MANUAL_TRIG 0x4497\n#define mmCRTC3_CRTC_UPDATE_LOCK 0x44B5\n#define mmCRTC3_CRTC_VBI_END 0x4486\n#define mmCRTC3_CRTC_V_BLANK_START_END 0x448D\n#define mmCRTC3_CRTC_VERT_SYNC_CONTROL 0x44AC\n#define mmCRTC3_CRTC_VGA_PARAMETER_CAPTURE_MODE 0x44B7\n#define mmCRTC3_CRTC_V_SYNC_A 0x448E\n#define mmCRTC3_CRTC_V_SYNC_A_CNTL 0x448F\n#define mmCRTC3_CRTC_V_SYNC_B 0x4490\n#define mmCRTC3_CRTC_V_SYNC_B_CNTL 0x4491\n#define mmCRTC3_CRTC_VSYNC_NOM_INT_STATUS 0x448C\n#define mmCRTC3_CRTC_V_TOTAL 0x4487\n#define mmCRTC3_CRTC_V_TOTAL_CONTROL 0x448A\n#define mmCRTC3_CRTC_V_TOTAL_INT_STATUS 0x448B\n#define mmCRTC3_CRTC_V_TOTAL_MAX 0x4489\n#define mmCRTC3_CRTC_V_TOTAL_MIN 0x4488\n#define mmCRTC3_CRTC_V_UPDATE_INT_STATUS 0x44C4\n#define mmCRTC3_DCFE_DBG_SEL 0x447E\n#define mmCRTC3_DCFE_MEM_LIGHT_SLEEP_CNTL 0x447F\n#define mmCRTC_3D_STRUCTURE_CONTROL 0x1B78\n#define mmCRTC3_MASTER_UPDATE_LOCK 0x44BD\n#define mmCRTC3_MASTER_UPDATE_MODE 0x44BE\n#define mmCRTC3_PIXEL_RATE_CNTL 0x014C\n#define mmCRTC4_CRTC_3D_STRUCTURE_CONTROL 0x4778\n#define mmCRTC4_CRTC_ALLOW_STOP_OFF_V_CNT 0x47C3\n#define mmCRTC4_CRTC_BLACK_COLOR 0x47A2\n#define mmCRTC4_CRTC_BLANK_CONTROL 0x479D\n#define mmCRTC4_CRTC_BLANK_DATA_COLOR 0x47A1\n#define mmCRTC4_CRTC_CONTROL 0x479C\n#define mmCRTC4_CRTC_COUNT_CONTROL 0x47A9\n#define mmCRTC4_CRTC_COUNT_RESET 0x47AA\n#define mmCRTC4_CRTC_DCFE_CLOCK_CONTROL 0x477C\n#define mmCRTC4_CRTC_DOUBLE_BUFFER_CONTROL 0x47B6\n#define mmCRTC4_CRTC_DTMTEST_CNTL 0x4792\n#define mmCRTC4_CRTC_DTMTEST_STATUS_POSITION 0x4793\n#define mmCRTC4_CRTC_FLOW_CONTROL 0x4799\n#define mmCRTC4_CRTC_FORCE_COUNT_NOW_CNTL 0x4798\n#define mmCRTC4_CRTC_GSL_CONTROL 0x477B\n#define mmCRTC4_CRTC_GSL_VSYNC_GAP 0x4779\n#define mmCRTC4_CRTC_GSL_WINDOW 0x477A\n#define mmCRTC4_CRTC_H_BLANK_EARLY_NUM 0x477D\n#define mmCRTC4_CRTC_H_BLANK_START_END 0x4781\n#define mmCRTC4_CRTC_H_SYNC_A 0x4782\n#define mmCRTC4_CRTC_H_SYNC_A_CNTL 0x4783\n#define mmCRTC4_CRTC_H_SYNC_B 0x4784\n#define mmCRTC4_CRTC_H_SYNC_B_CNTL 0x4785\n#define mmCRTC4_CRTC_H_TOTAL 0x4780\n#define mmCRTC4_CRTC_INTERLACE_CONTROL 0x479E\n#define mmCRTC4_CRTC_INTERLACE_STATUS 0x479F\n#define mmCRTC4_CRTC_INTERRUPT_CONTROL 0x47B4\n#define mmCRTC4_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE 0x47AB\n#define mmCRTC4_CRTC_MASTER_EN 0x47C2\n#define mmCRTC4_CRTC_MVP_INBAND_CNTL_INSERT 0x47BF\n#define mmCRTC4_CRTC_MVP_INBAND_CNTL_INSERT_TIMER 0x47C0\n#define mmCRTC4_CRTC_MVP_STATUS 0x47C1\n#define mmCRTC4_CRTC_NOM_VERT_POSITION 0x47A5\n#define mmCRTC4_CRTC_OVERSCAN_COLOR 0x47A0\n#define mmCRTC4_CRTC_SNAPSHOT_CONTROL 0x47B0\n#define mmCRTC4_CRTC_SNAPSHOT_FRAME 0x47B2\n#define mmCRTC4_CRTC_SNAPSHOT_POSITION 0x47B1\n#define mmCRTC4_CRTC_SNAPSHOT_STATUS 0x47AF\n#define mmCRTC4_CRTC_START_LINE_CONTROL 0x47B3\n#define mmCRTC4_CRTC_STATUS 0x47A3\n#define mmCRTC4_CRTC_STATUS_FRAME_COUNT 0x47A6\n#define mmCRTC4_CRTC_STATUS_HV_COUNT 0x47A8\n#define mmCRTC4_CRTC_STATUS_POSITION 0x47A4\n#define mmCRTC4_CRTC_STATUS_VF_COUNT 0x47A7\n#define mmCRTC4_CRTC_STEREO_CONTROL 0x47AE\n#define mmCRTC4_CRTC_STEREO_FORCE_NEXT_EYE 0x479B\n#define mmCRTC4_CRTC_STEREO_STATUS 0x47AD\n#define mmCRTC4_CRTC_TEST_DEBUG_DATA 0x47C7\n#define mmCRTC4_CRTC_TEST_DEBUG_INDEX 0x47C6\n#define mmCRTC4_CRTC_TEST_PATTERN_COLOR 0x47BC\n#define mmCRTC4_CRTC_TEST_PATTERN_CONTROL 0x47BA\n#define mmCRTC4_CRTC_TEST_PATTERN_PARAMETERS 0x47BB\n#define mmCRTC4_CRTC_TRIGA_CNTL 0x4794\n#define mmCRTC4_CRTC_TRIGA_MANUAL_TRIG 0x4795\n#define mmCRTC4_CRTC_TRIGB_CNTL 0x4796\n#define mmCRTC4_CRTC_TRIGB_MANUAL_TRIG 0x4797\n#define mmCRTC4_CRTC_UPDATE_LOCK 0x47B5\n#define mmCRTC4_CRTC_VBI_END 0x4786\n#define mmCRTC4_CRTC_V_BLANK_START_END 0x478D\n#define mmCRTC4_CRTC_VERT_SYNC_CONTROL 0x47AC\n#define mmCRTC4_CRTC_VGA_PARAMETER_CAPTURE_MODE 0x47B7\n#define mmCRTC4_CRTC_V_SYNC_A 0x478E\n#define mmCRTC4_CRTC_V_SYNC_A_CNTL 0x478F\n#define mmCRTC4_CRTC_V_SYNC_B 0x4790\n#define mmCRTC4_CRTC_V_SYNC_B_CNTL 0x4791\n#define mmCRTC4_CRTC_VSYNC_NOM_INT_STATUS 0x478C\n#define mmCRTC4_CRTC_V_TOTAL 0x4787\n#define mmCRTC4_CRTC_V_TOTAL_CONTROL 0x478A\n#define mmCRTC4_CRTC_V_TOTAL_INT_STATUS 0x478B\n#define mmCRTC4_CRTC_V_TOTAL_MAX 0x4789\n#define mmCRTC4_CRTC_V_TOTAL_MIN 0x4788\n#define mmCRTC4_CRTC_V_UPDATE_INT_STATUS 0x47C4\n#define mmCRTC4_DCFE_DBG_SEL 0x477E\n#define mmCRTC4_DCFE_MEM_LIGHT_SLEEP_CNTL 0x477F\n#define mmCRTC4_MASTER_UPDATE_LOCK 0x47BD\n#define mmCRTC4_MASTER_UPDATE_MODE 0x47BE\n#define mmCRTC4_PIXEL_RATE_CNTL 0x0150\n#define mmCRTC5_CRTC_3D_STRUCTURE_CONTROL 0x4A78\n#define mmCRTC5_CRTC_ALLOW_STOP_OFF_V_CNT 0x4AC3\n#define mmCRTC5_CRTC_BLACK_COLOR 0x4AA2\n#define mmCRTC5_CRTC_BLANK_CONTROL 0x4A9D\n#define mmCRTC5_CRTC_BLANK_DATA_COLOR 0x4AA1\n#define mmCRTC5_CRTC_CONTROL 0x4A9C\n#define mmCRTC5_CRTC_COUNT_CONTROL 0x4AA9\n#define mmCRTC5_CRTC_COUNT_RESET 0x4AAA\n#define mmCRTC5_CRTC_DCFE_CLOCK_CONTROL 0x4A7C\n#define mmCRTC5_CRTC_DOUBLE_BUFFER_CONTROL 0x4AB6\n#define mmCRTC5_CRTC_DTMTEST_CNTL 0x4A92\n#define mmCRTC5_CRTC_DTMTEST_STATUS_POSITION 0x4A93\n#define mmCRTC5_CRTC_FLOW_CONTROL 0x4A99\n#define mmCRTC5_CRTC_FORCE_COUNT_NOW_CNTL 0x4A98\n#define mmCRTC5_CRTC_GSL_CONTROL 0x4A7B\n#define mmCRTC5_CRTC_GSL_VSYNC_GAP 0x4A79\n#define mmCRTC5_CRTC_GSL_WINDOW 0x4A7A\n#define mmCRTC5_CRTC_H_BLANK_EARLY_NUM 0x4A7D\n#define mmCRTC5_CRTC_H_BLANK_START_END 0x4A81\n#define mmCRTC5_CRTC_H_SYNC_A 0x4A82\n#define mmCRTC5_CRTC_H_SYNC_A_CNTL 0x4A83\n#define mmCRTC5_CRTC_H_SYNC_B 0x4A84\n#define mmCRTC5_CRTC_H_SYNC_B_CNTL 0x4A85\n#define mmCRTC5_CRTC_H_TOTAL 0x4A80\n#define mmCRTC5_CRTC_INTERLACE_CONTROL 0x4A9E\n#define mmCRTC5_CRTC_INTERLACE_STATUS 0x4A9F\n#define mmCRTC5_CRTC_INTERRUPT_CONTROL 0x4AB4\n#define mmCRTC5_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE 0x4AAB\n#define mmCRTC5_CRTC_MASTER_EN 0x4AC2\n#define mmCRTC5_CRTC_MVP_INBAND_CNTL_INSERT 0x4ABF\n#define mmCRTC5_CRTC_MVP_INBAND_CNTL_INSERT_TIMER 0x4AC0\n#define mmCRTC5_CRTC_MVP_STATUS 0x4AC1\n#define mmCRTC5_CRTC_NOM_VERT_POSITION 0x4AA5\n#define mmCRTC5_CRTC_OVERSCAN_COLOR 0x4AA0\n#define mmCRTC5_CRTC_SNAPSHOT_CONTROL 0x4AB0\n#define mmCRTC5_CRTC_SNAPSHOT_FRAME 0x4AB2\n#define mmCRTC5_CRTC_SNAPSHOT_POSITION 0x4AB1\n#define mmCRTC5_CRTC_SNAPSHOT_STATUS 0x4AAF\n#define mmCRTC5_CRTC_START_LINE_CONTROL 0x4AB3\n#define mmCRTC5_CRTC_STATUS 0x4AA3\n#define mmCRTC5_CRTC_STATUS_FRAME_COUNT 0x4AA6\n#define mmCRTC5_CRTC_STATUS_HV_COUNT 0x4AA8\n#define mmCRTC5_CRTC_STATUS_POSITION 0x4AA4\n#define mmCRTC5_CRTC_STATUS_VF_COUNT 0x4AA7\n#define mmCRTC5_CRTC_STEREO_CONTROL 0x4AAE\n#define mmCRTC5_CRTC_STEREO_FORCE_NEXT_EYE 0x4A9B\n#define mmCRTC5_CRTC_STEREO_STATUS 0x4AAD\n#define mmCRTC5_CRTC_TEST_DEBUG_DATA 0x4AC7\n#define mmCRTC5_CRTC_TEST_DEBUG_INDEX 0x4AC6\n#define mmCRTC5_CRTC_TEST_PATTERN_COLOR 0x4ABC\n#define mmCRTC5_CRTC_TEST_PATTERN_CONTROL 0x4ABA\n#define mmCRTC5_CRTC_TEST_PATTERN_PARAMETERS 0x4ABB\n#define mmCRTC5_CRTC_TRIGA_CNTL 0x4A94\n#define mmCRTC5_CRTC_TRIGA_MANUAL_TRIG 0x4A95\n#define mmCRTC5_CRTC_TRIGB_CNTL 0x4A96\n#define mmCRTC5_CRTC_TRIGB_MANUAL_TRIG 0x4A97\n#define mmCRTC5_CRTC_UPDATE_LOCK 0x4AB5\n#define mmCRTC5_CRTC_VBI_END 0x4A86\n#define mmCRTC5_CRTC_V_BLANK_START_END 0x4A8D\n#define mmCRTC5_CRTC_VERT_SYNC_CONTROL 0x4AAC\n#define mmCRTC5_CRTC_VGA_PARAMETER_CAPTURE_MODE 0x4AB7\n#define mmCRTC5_CRTC_V_SYNC_A 0x4A8E\n#define mmCRTC5_CRTC_V_SYNC_A_CNTL 0x4A8F\n#define mmCRTC5_CRTC_V_SYNC_B 0x4A90\n#define mmCRTC5_CRTC_V_SYNC_B_CNTL 0x4A91\n#define mmCRTC5_CRTC_VSYNC_NOM_INT_STATUS 0x4A8C\n#define mmCRTC5_CRTC_V_TOTAL 0x4A87\n#define mmCRTC5_CRTC_V_TOTAL_CONTROL 0x4A8A\n#define mmCRTC5_CRTC_V_TOTAL_INT_STATUS 0x4A8B\n#define mmCRTC5_CRTC_V_TOTAL_MAX 0x4A89\n#define mmCRTC5_CRTC_V_TOTAL_MIN 0x4A88\n#define mmCRTC5_CRTC_V_UPDATE_INT_STATUS 0x4AC4\n#define mmCRTC5_DCFE_DBG_SEL 0x4A7E\n#define mmCRTC5_DCFE_MEM_LIGHT_SLEEP_CNTL 0x4A7F\n#define mmCRTC5_MASTER_UPDATE_LOCK 0x4ABD\n#define mmCRTC5_MASTER_UPDATE_MODE 0x4ABE\n#define mmCRTC5_PIXEL_RATE_CNTL 0x0154\n#define mmCRTC8_DATA 0x00ED\n#define mmCRTC8_IDX 0x00ED\n#define mmCRTC_ALLOW_STOP_OFF_V_CNT 0x1BC3\n#define mmCRTC_BLACK_COLOR 0x1BA2\n#define mmCRTC_BLANK_CONTROL 0x1B9D\n#define mmCRTC_BLANK_DATA_COLOR 0x1BA1\n#define mmCRTC_CONTROL 0x1B9C\n#define mmCRTC_COUNT_CONTROL 0x1BA9\n#define mmCRTC_COUNT_RESET 0x1BAA\n#define mmCRTC_DCFE_CLOCK_CONTROL 0x1B7C\n#define mmCRTC_DOUBLE_BUFFER_CONTROL 0x1BB6\n#define mmCRTC_DTMTEST_CNTL 0x1B92\n#define mmCRTC_DTMTEST_STATUS_POSITION 0x1B93\n#define mmCRTC_FLOW_CONTROL 0x1B99\n#define mmCRTC_FORCE_COUNT_NOW_CNTL 0x1B98\n#define mmCRTC_GSL_CONTROL 0x1B7B\n#define mmCRTC_GSL_VSYNC_GAP 0x1B79\n#define mmCRTC_GSL_WINDOW 0x1B7A\n#define mmCRTC_H_BLANK_EARLY_NUM 0x1B7D\n#define mmCRTC_H_BLANK_START_END 0x1B81\n#define mmCRTC_H_SYNC_A 0x1B82\n#define mmCRTC_H_SYNC_A_CNTL 0x1B83\n#define mmCRTC_H_SYNC_B 0x1B84\n#define mmCRTC_H_SYNC_B_CNTL 0x1B85\n#define mmCRTC_H_TOTAL 0x1B80\n#define mmCRTC_INTERLACE_CONTROL 0x1B9E\n#define mmCRTC_INTERLACE_STATUS 0x1B9F\n#define mmCRTC_INTERRUPT_CONTROL 0x1BB4\n#define mmCRTC_MANUAL_FORCE_VSYNC_NEXT_LINE 0x1BAB\n#define mmCRTC_MASTER_EN 0x1BC2\n#define mmCRTC_MVP_INBAND_CNTL_INSERT 0x1BBF\n#define mmCRTC_MVP_INBAND_CNTL_INSERT_TIMER 0x1BC0\n#define mmCRTC_MVP_STATUS 0x1BC1\n#define mmCRTC_NOM_VERT_POSITION 0x1BA5\n#define mmCRTC_OVERSCAN_COLOR 0x1BA0\n#define mmCRTC_SNAPSHOT_CONTROL 0x1BB0\n#define mmCRTC_SNAPSHOT_FRAME 0x1BB2\n#define mmCRTC_SNAPSHOT_POSITION 0x1BB1\n#define mmCRTC_SNAPSHOT_STATUS 0x1BAF\n#define mmCRTC_START_LINE_CONTROL 0x1BB3\n#define mmCRTC_STATUS 0x1BA3\n#define mmCRTC_STATUS_FRAME_COUNT 0x1BA6\n#define mmCRTC_STATUS_HV_COUNT 0x1BA8\n#define mmCRTC_STATUS_POSITION 0x1BA4\n#define mmCRTC_STATUS_VF_COUNT 0x1BA7\n#define mmCRTC_STEREO_CONTROL 0x1BAE\n#define mmCRTC_STEREO_FORCE_NEXT_EYE 0x1B9B\n#define mmCRTC_STEREO_STATUS 0x1BAD\n#define mmCRTC_TEST_DEBUG_DATA 0x1BC7\n#define mmCRTC_TEST_DEBUG_INDEX 0x1BC6\n#define mmCRTC_TEST_PATTERN_COLOR 0x1BBC\n#define mmCRTC_TEST_PATTERN_CONTROL 0x1BBA\n#define mmCRTC_TEST_PATTERN_PARAMETERS 0x1BBB\n#define mmCRTC_TRIGA_CNTL 0x1B94\n#define mmCRTC_TRIGA_MANUAL_TRIG 0x1B95\n#define mmCRTC_TRIGB_CNTL 0x1B96\n#define mmCRTC_TRIGB_MANUAL_TRIG 0x1B97\n#define mmCRTC_UPDATE_LOCK 0x1BB5\n#define mmCRTC_VBI_END 0x1B86\n#define mmCRTC_V_BLANK_START_END 0x1B8D\n#define mmCRTC_VERT_SYNC_CONTROL 0x1BAC\n#define mmCRTC_VGA_PARAMETER_CAPTURE_MODE 0x1BB7\n#define mmCRTC_V_SYNC_A 0x1B8E\n#define mmCRTC_V_SYNC_A_CNTL 0x1B8F\n#define mmCRTC_V_SYNC_B 0x1B90\n#define mmCRTC_V_SYNC_B_CNTL 0x1B91\n#define mmCRTC_VSYNC_NOM_INT_STATUS 0x1B8C\n#define mmCRTC_V_TOTAL 0x1B87\n#define mmCRTC_V_TOTAL_CONTROL 0x1B8A\n#define mmCRTC_V_TOTAL_INT_STATUS 0x1B8B\n#define mmCRTC_V_TOTAL_MAX 0x1B89\n#define mmCRTC_V_TOTAL_MIN 0x1B88\n#define mmCRTC_V_UPDATE_INT_STATUS 0x1BC4\n#define mmCUR_COLOR1 0x1A6C\n#define mmCUR_COLOR2 0x1A6D\n#define mmCUR_CONTROL 0x1A66\n#define mmCUR_HOT_SPOT 0x1A6B\n#define mmCUR_POSITION 0x1A6A\n#define mmCUR_REQUEST_FILTER_CNTL 0x1A99\n#define mmCUR_SIZE 0x1A68\n#define mmCUR_SURFACE_ADDRESS 0x1A67\n#define mmCUR_SURFACE_ADDRESS_HIGH 0x1A69\n#define mmCUR_UPDATE 0x1A6E\n#define mmD1VGA_CONTROL 0x00CC\n#define mmD2VGA_CONTROL 0x00CE\n#define mmD3VGA_CONTROL 0x00F8\n#define mmD4VGA_CONTROL 0x00F9\n#define mmD5VGA_CONTROL 0x00FA\n#define mmD6VGA_CONTROL 0x00FB\n#define mmDAC_AUTODETECT_CONTROL 0x19EE\n#define mmDAC_AUTODETECT_CONTROL2 0x19EF\n#define mmDAC_AUTODETECT_CONTROL3 0x19F0\n#define mmDAC_AUTODETECT_INT_CONTROL 0x19F2\n#define mmDAC_AUTODETECT_STATUS 0x19F1\n#define mmDAC_CLK_ENABLE 0x0128\n#define mmDAC_COMPARATOR_ENABLE 0x19F7\n#define mmDAC_COMPARATOR_OUTPUT 0x19F8\n#define mmDAC_CONTROL 0x19F6\n#define mmDAC_CRC_CONTROL 0x19E7\n#define mmDAC_CRC_EN 0x19E6\n#define mmDAC_CRC_SIG_CONTROL 0x19EB\n#define mmDAC_CRC_SIG_CONTROL_MASK 0x19E9\n#define mmDAC_CRC_SIG_RGB 0x19EA\n#define mmDAC_CRC_SIG_RGB_MASK 0x19E8\n#define mmDAC_DATA 0x00F2\n#define mmDAC_DFT_CONFIG 0x19FA\n#define mmDAC_ENABLE 0x19E4\n#define mmDAC_FIFO_STATUS 0x19FB\n#define mmDAC_FORCE_DATA 0x19F4\n#define mmDAC_FORCE_OUTPUT_CNTL 0x19F3\n#define mmDAC_MACRO_CNTL_RESERVED0 0x19FC\n#define mmDAC_MACRO_CNTL_RESERVED1 0x19FD\n#define mmDAC_MACRO_CNTL_RESERVED2 0x19FE\n#define mmDAC_MACRO_CNTL_RESERVED3 0x19FF\n#define mmDAC_MASK 0x00F1\n#define mmDAC_POWERDOWN 0x19F5\n#define mmDAC_PWR_CNTL 0x19F9\n#define mmDAC_R_INDEX 0x00F1\n#define mmDAC_SOURCE_SELECT 0x19E5\n#define mmDAC_STEREOSYNC_SELECT 0x19ED\n#define mmDAC_SYNC_TRISTATE_CONTROL 0x19EC\n#define mmDAC_W_INDEX 0x00F2\n#define mmDC_ABM1_ACE_CNTL_MISC 0x1641\n#define mmDC_ABM1_ACE_OFFSET_SLOPE_0 0x163A\n#define mmDC_ABM1_ACE_OFFSET_SLOPE_1 0x163B\n#define mmDC_ABM1_ACE_OFFSET_SLOPE_2 0x163C\n#define mmDC_ABM1_ACE_OFFSET_SLOPE_3 0x163D\n#define mmDC_ABM1_ACE_OFFSET_SLOPE_4 0x163E\n#define mmDC_ABM1_ACE_THRES_12 0x163F\n#define mmDC_ABM1_ACE_THRES_34 0x1640\n#define mmDC_ABM1_BL_MASTER_LOCK 0x169C\n#define mmDC_ABM1_CNTL 0x1638\n#define mmDC_ABM1_DEBUG_MISC 0x1649\n#define mmDC_ABM1_HG_BIN_1_32_SHIFT_FLAG 0x1656\n#define mmDC_ABM1_HG_BIN_17_24_SHIFT_INDEX 0x1659\n#define mmDC_ABM1_HG_BIN_1_8_SHIFT_INDEX 0x1657\n#define mmDC_ABM1_HG_BIN_25_32_SHIFT_INDEX 0x165A\n#define mmDC_ABM1_HG_BIN_9_16_SHIFT_INDEX 0x1658\n#define mmDC_ABM1_HGLS_REG_READ_PROGRESS 0x164A\n#define mmDC_ABM1_HG_MISC_CTRL 0x164B\n#define mmDC_ABM1_HG_RESULT_10 0x1664\n#define mmDC_ABM1_HG_RESULT_1 0x165B\n#define mmDC_ABM1_HG_RESULT_11 0x1665\n#define mmDC_ABM1_HG_RESULT_12 0x1666\n#define mmDC_ABM1_HG_RESULT_13 0x1667\n#define mmDC_ABM1_HG_RESULT_14 0x1668\n#define mmDC_ABM1_HG_RESULT_15 0x1669\n#define mmDC_ABM1_HG_RESULT_16 0x166A\n#define mmDC_ABM1_HG_RESULT_17 0x166B\n#define mmDC_ABM1_HG_RESULT_18 0x166C\n#define mmDC_ABM1_HG_RESULT_19 0x166D\n#define mmDC_ABM1_HG_RESULT_20 0x166E\n#define mmDC_ABM1_HG_RESULT_2 0x165C\n#define mmDC_ABM1_HG_RESULT_21 0x166F\n#define mmDC_ABM1_HG_RESULT_22 0x1670\n#define mmDC_ABM1_HG_RESULT_23 0x1671\n#define mmDC_ABM1_HG_RESULT_24 0x1672\n#define mmDC_ABM1_HG_RESULT_3 0x165D\n#define mmDC_ABM1_HG_RESULT_4 0x165E\n#define mmDC_ABM1_HG_RESULT_5 0x165F\n#define mmDC_ABM1_HG_RESULT_6 0x1660\n#define mmDC_ABM1_HG_RESULT_7 0x1661\n#define mmDC_ABM1_HG_RESULT_8 0x1662\n#define mmDC_ABM1_HG_RESULT_9 0x1663\n#define mmDC_ABM1_HG_SAMPLE_RATE 0x1654\n#define mmDC_ABM1_IPCSC_COEFF_SEL 0x1639\n#define mmDC_ABM1_LS_FILTERED_MIN_MAX_LUMA 0x164E\n#define mmDC_ABM1_LS_MAX_PIXEL_VALUE_COUNT 0x1653\n#define mmDC_ABM1_LS_MIN_MAX_LUMA 0x164D\n#define mmDC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES 0x1651\n#define mmDC_ABM1_LS_MIN_PIXEL_VALUE_COUNT 0x1652\n#define mmDC_ABM1_LS_OVR_SCAN_BIN 0x1650\n#define mmDC_ABM1_LS_PIXEL_COUNT 0x164F\n#define mmDC_ABM1_LS_SAMPLE_RATE 0x1655\n#define mmDC_ABM1_LS_SUM_OF_LUMA 0x164C\n#define mmDC_ABM1_OVERSCAN_PIXEL_VALUE 0x169B\n#define mmDCCG_AUDIO_DTO0_MODULE 0x016D\n#define mmDCCG_AUDIO_DTO0_PHASE 0x016C\n#define mmDCCG_AUDIO_DTO1_MODULE 0x0171\n#define mmDCCG_AUDIO_DTO1_PHASE 0x0170\n#define mmDCCG_AUDIO_DTO_SOURCE 0x016B\n#define mmDCCG_CAC_STATUS 0x0137\n#define mmDCCG_GATE_DISABLE_CNTL 0x0134\n#define mmDCCG_GTC_CNTL 0x0120\n#define mmDCCG_GTC_CURRENT 0x0123\n#define mmDCCG_GTC_DTO_MODULO 0x0122\n#define mmDCCG_PERFMON_CNTL 0x0133\n#define mmDCCG_PLL0_PLL_ANALOG 0x1708\n#define mmDCCG_PLL0_PLL_CNTL 0x1707\n#define mmDCCG_PLL0_PLL_DEBUG_CNTL 0x170B\n#define mmDCCG_PLL0_PLL_DISPCLK_CURRENT_DTO_PHASE 0x170F\n#define mmDCCG_PLL0_PLL_DISPCLK_DTO_CNTL 0x170E\n#define mmDCCG_PLL0_PLL_DS_CNTL 0x1705\n#define mmDCCG_PLL0_PLL_FB_DIV 0x1701\n#define mmDCCG_PLL0_PLL_IDCLK_CNTL 0x1706\n#define mmDCCG_PLL0_PLL_POST_DIV 0x1702\n#define mmDCCG_PLL0_PLL_REF_DIV 0x1700\n#define mmDCCG_PLL0_PLL_SS_AMOUNT_DSFRAC 0x1703\n#define mmDCCG_PLL0_PLL_SS_CNTL 0x1704\n#define mmDCCG_PLL0_PLL_UNLOCK_DETECT_CNTL 0x170A\n#define mmDCCG_PLL0_PLL_UPDATE_CNTL 0x170D\n#define mmDCCG_PLL0_PLL_UPDATE_LOCK 0x170C\n#define mmDCCG_PLL0_PLL_VREG_CNTL 0x1709\n#define mmDCCG_PLL1_PLL_ANALOG 0x1718\n#define mmDCCG_PLL1_PLL_CNTL 0x1717\n#define mmDCCG_PLL1_PLL_DEBUG_CNTL 0x171B\n#define mmDCCG_PLL1_PLL_DISPCLK_CURRENT_DTO_PHASE 0x171F\n#define mmDCCG_PLL1_PLL_DISPCLK_DTO_CNTL 0x171E\n#define mmDCCG_PLL1_PLL_DS_CNTL 0x1715\n#define mmDCCG_PLL1_PLL_FB_DIV 0x1711\n#define mmDCCG_PLL1_PLL_IDCLK_CNTL 0x1716\n#define mmDCCG_PLL1_PLL_POST_DIV 0x1712\n#define mmDCCG_PLL1_PLL_REF_DIV 0x1710\n#define mmDCCG_PLL1_PLL_SS_AMOUNT_DSFRAC 0x1713\n#define mmDCCG_PLL1_PLL_SS_CNTL 0x1714\n#define mmDCCG_PLL1_PLL_UNLOCK_DETECT_CNTL 0x171A\n#define mmDCCG_PLL1_PLL_UPDATE_CNTL 0x171D\n#define mmDCCG_PLL1_PLL_UPDATE_LOCK 0x171C\n#define mmDCCG_PLL1_PLL_VREG_CNTL 0x1719\n#define mmDCCG_PLL2_PLL_ANALOG 0x1728\n#define mmDCCG_PLL2_PLL_CNTL 0x1727\n#define mmDCCG_PLL2_PLL_DEBUG_CNTL 0x172B\n#define mmDCCG_PLL2_PLL_DISPCLK_CURRENT_DTO_PHASE 0x172F\n#define mmDCCG_PLL2_PLL_DISPCLK_DTO_CNTL 0x172E\n#define mmDCCG_PLL2_PLL_DS_CNTL 0x1725\n#define mmDCCG_PLL2_PLL_FB_DIV 0x1721\n#define mmDCCG_PLL2_PLL_IDCLK_CNTL 0x1726\n#define mmDCCG_PLL2_PLL_POST_DIV 0x1722\n#define mmDCCG_PLL2_PLL_REF_DIV 0x1720\n#define mmDCCG_PLL2_PLL_SS_AMOUNT_DSFRAC 0x1723\n#define mmDCCG_PLL2_PLL_SS_CNTL 0x1724\n#define mmDCCG_PLL2_PLL_UNLOCK_DETECT_CNTL 0x172A\n#define mmDCCG_PLL2_PLL_UPDATE_CNTL 0x172D\n#define mmDCCG_PLL2_PLL_UPDATE_LOCK 0x172C\n#define mmDCCG_PLL2_PLL_VREG_CNTL 0x1729\n#define mmDCCG_SOFT_RESET 0x015F\n#define mmDCCG_TEST_CLK_SEL 0x017E\n#define mmDCCG_TEST_DEBUG_DATA 0x017D\n#define mmDCCG_TEST_DEBUG_INDEX 0x017C\n#define mmDCCG_VPCLK_CNTL 0x031F\n#define mmDCDEBUG_BUS_CLK1_SEL 0x1860\n#define mmDCDEBUG_BUS_CLK2_SEL 0x1861\n#define mmDCDEBUG_BUS_CLK3_SEL 0x1862\n#define mmDCDEBUG_BUS_CLK4_SEL 0x1863\n#define mmDCDEBUG_OUT_CNTL 0x186B\n#define mmDCDEBUG_OUT_DATA 0x186E\n#define mmDCDEBUG_OUT_PIN_OVERRIDE 0x186A\n#define mmDC_DMCU_SCRATCH 0x1618\n#define mmDC_DVODATA_CONFIG 0x1905\n#define mmDCFE0_SOFT_RESET 0x0158\n#define mmDCFE1_SOFT_RESET 0x0159\n#define mmDCFE2_SOFT_RESET 0x015A\n#define mmDCFE3_SOFT_RESET 0x015B\n#define mmDCFE4_SOFT_RESET 0x015C\n#define mmDCFE5_SOFT_RESET 0x015D\n#define mmDCFE_DBG_SEL 0x1B7E\n#define mmDCFE_MEM_LIGHT_SLEEP_CNTL 0x1B7F\n#define mmDC_GENERICA 0x1900\n#define mmDC_GENERICB 0x1901\n#define mmDC_GPIO_DDC1_A 0x194D\n#define mmDC_GPIO_DDC1_EN 0x194E\n#define mmDC_GPIO_DDC1_MASK 0x194C\n#define mmDC_GPIO_DDC1_Y 0x194F\n#define mmDC_GPIO_DDC2_A 0x1951\n#define mmDC_GPIO_DDC2_EN 0x1952\n#define mmDC_GPIO_DDC2_MASK 0x1950\n#define mmDC_GPIO_DDC2_Y 0x1953\n#define mmDC_GPIO_DDC3_A 0x1955\n#define mmDC_GPIO_DDC3_EN 0x1956\n#define mmDC_GPIO_DDC3_MASK 0x1954\n#define mmDC_GPIO_DDC3_Y 0x1957\n#define mmDC_GPIO_DDC4_A 0x1959\n#define mmDC_GPIO_DDC4_EN 0x195A\n#define mmDC_GPIO_DDC4_MASK 0x1958\n#define mmDC_GPIO_DDC4_Y 0x195B\n#define mmDC_GPIO_DDC5_A 0x195D\n#define mmDC_GPIO_DDC5_EN 0x195E\n#define mmDC_GPIO_DDC5_MASK 0x195C\n#define mmDC_GPIO_DDC5_Y 0x195F\n#define mmDC_GPIO_DDC6_A 0x1961\n#define mmDC_GPIO_DDC6_EN 0x1962\n#define mmDC_GPIO_DDC6_MASK 0x1960\n#define mmDC_GPIO_DDC6_Y 0x1963\n#define mmDC_GPIO_DDCVGA_A 0x1971\n#define mmDC_GPIO_DDCVGA_EN 0x1972\n#define mmDC_GPIO_DDCVGA_MASK 0x1970\n#define mmDC_GPIO_DDCVGA_Y 0x1973\n#define mmDC_GPIO_DEBUG 0x1904\n#define mmDC_GPIO_DVODATA_A 0x1949\n#define mmDC_GPIO_DVODATA_EN 0x194A\n#define mmDC_GPIO_DVODATA_MASK 0x1948\n#define mmDC_GPIO_DVODATA_Y 0x194B\n#define mmDC_GPIO_GENERIC_A 0x1945\n#define mmDC_GPIO_GENERIC_EN 0x1946\n#define mmDC_GPIO_GENERIC_MASK 0x1944\n#define mmDC_GPIO_GENERIC_Y 0x1947\n#define mmDC_GPIO_GENLK_A 0x1969\n#define mmDC_GPIO_GENLK_EN 0x196A\n#define mmDC_GPIO_GENLK_MASK 0x1968\n#define mmDC_GPIO_GENLK_Y 0x196B\n#define mmDC_GPIO_HPD_A 0x196D\n#define mmDC_GPIO_HPD_EN 0x196E\n#define mmDC_GPIO_HPD_MASK 0x196C\n#define mmDC_GPIO_HPD_Y 0x196F\n#define mmDC_GPIO_I2CPAD_A 0x1975\n#define mmDC_GPIO_I2CPAD_EN 0x1976\n#define mmDC_GPIO_I2CPAD_MASK 0x1974\n#define mmDC_GPIO_I2CPAD_STRENGTH 0x197A\n#define mmDC_GPIO_I2CPAD_Y 0x1977\n#define mmDC_GPIO_PAD_STRENGTH_1 0x1978\n#define mmDC_GPIO_PAD_STRENGTH_2 0x1979\n#define mmDC_GPIO_PWRSEQ_A 0x1941\n#define mmDC_GPIO_PWRSEQ_EN 0x1942\n#define mmDC_GPIO_PWRSEQ_MASK 0x1940\n#define mmDC_GPIO_PWRSEQ_Y 0x1943\n#define mmDC_GPIO_SYNCA_A 0x1965\n#define mmDC_GPIO_SYNCA_EN 0x1966\n#define mmDC_GPIO_SYNCA_MASK 0x1964\n#define mmDC_GPIO_SYNCA_Y 0x1967\n#define mmDC_GPU_TIMER_READ 0x1929\n#define mmDC_GPU_TIMER_READ_CNTL 0x192A\n#define mmDC_GPU_TIMER_START_POSITION_P_FLIP 0x1928\n#define mmDC_GPU_TIMER_START_POSITION_V_UPDATE 0x1927\n#define mmDC_HPD1_CONTROL 0x1809\n#define mmDC_HPD1_FAST_TRAIN_CNTL 0x1864\n#define mmDC_HPD1_INT_CONTROL 0x1808\n#define mmDC_HPD1_INT_STATUS 0x1807\n#define mmDC_HPD1_TOGGLE_FILT_CNTL 0x18BC\n#define mmDC_HPD2_CONTROL 0x180C\n#define mmDC_HPD2_FAST_TRAIN_CNTL 0x1865\n#define mmDC_HPD2_INT_CONTROL 0x180B\n#define mmDC_HPD2_INT_STATUS 0x180A\n#define mmDC_HPD2_TOGGLE_FILT_CNTL 0x18BD\n#define mmDC_HPD3_CONTROL 0x180F\n#define mmDC_HPD3_FAST_TRAIN_CNTL 0x1866\n#define mmDC_HPD3_INT_CONTROL 0x180E\n#define mmDC_HPD3_INT_STATUS 0x180D\n#define mmDC_HPD3_TOGGLE_FILT_CNTL 0x18BE\n#define mmDC_HPD4_CONTROL 0x1812\n#define mmDC_HPD4_FAST_TRAIN_CNTL 0x1867\n#define mmDC_HPD4_INT_CONTROL 0x1811\n#define mmDC_HPD4_INT_STATUS 0x1810\n#define mmDC_HPD4_TOGGLE_FILT_CNTL 0x18FC\n#define mmDC_HPD5_CONTROL 0x1815\n#define mmDC_HPD5_FAST_TRAIN_CNTL 0x1868\n#define mmDC_HPD5_INT_CONTROL 0x1814\n#define mmDC_HPD5_INT_STATUS 0x1813\n#define mmDC_HPD5_TOGGLE_FILT_CNTL 0x18FD\n#define mmDC_HPD6_CONTROL 0x1818\n#define mmDC_HPD6_FAST_TRAIN_CNTL 0x1869\n#define mmDC_HPD6_INT_CONTROL 0x1817\n#define mmDC_HPD6_INT_STATUS 0x1816\n#define mmDC_HPD6_TOGGLE_FILT_CNTL 0x18FE\n#define mmDC_I2C_ARBITRATION 0x181A\n#define mmDC_I2C_CONTROL 0x1819\n#define mmDC_I2C_DATA 0x1833\n#define mmDC_I2C_DDC1_HW_STATUS 0x181D\n#define mmDC_I2C_DDC1_SETUP 0x1824\n#define mmDC_I2C_DDC1_SPEED 0x1823\n#define mmDC_I2C_DDC2_HW_STATUS 0x181E\n#define mmDC_I2C_DDC2_SETUP 0x1826\n#define mmDC_I2C_DDC2_SPEED 0x1825\n#define mmDC_I2C_DDC3_HW_STATUS 0x181F\n#define mmDC_I2C_DDC3_SETUP 0x1828\n#define mmDC_I2C_DDC3_SPEED 0x1827\n#define mmDC_I2C_DDC4_HW_STATUS 0x1820\n#define mmDC_I2C_DDC4_SETUP 0x182A\n#define mmDC_I2C_DDC4_SPEED 0x1829\n#define mmDC_I2C_DDC5_HW_STATUS 0x1821\n#define mmDC_I2C_DDC5_SETUP 0x182C\n#define mmDC_I2C_DDC5_SPEED 0x182B\n#define mmDC_I2C_DDC6_HW_STATUS 0x1822\n#define mmDC_I2C_DDC6_SETUP 0x182E\n#define mmDC_I2C_DDC6_SPEED 0x182D\n#define mmDC_I2C_DDCVGA_HW_STATUS 0x1855\n#define mmDC_I2C_DDCVGA_SETUP 0x1857\n#define mmDC_I2C_DDCVGA_SPEED 0x1856\n#define mmDC_I2C_EDID_DETECT_CTRL 0x186F\n#define mmDC_I2C_INTERRUPT_CONTROL 0x181B\n#define mmDC_I2C_SW_STATUS 0x181C\n#define mmDC_I2C_TRANSACTION0 0x182F\n#define mmDC_I2C_TRANSACTION1 0x1830\n#define mmDC_I2C_TRANSACTION2 0x1831\n#define mmDC_I2C_TRANSACTION3 0x1832\n#define mmDCI_CLK_CNTL 0x031E\n#define mmDCI_CLK_RAMP_CNTL 0x0324\n#define mmDCI_DEBUG_CONFIG 0x0323\n#define mmDCI_MEM_PWR_CNTL 0x0326\n#define mmDCI_MEM_PWR_STATE 0x031B\n#define mmDCI_MEM_PWR_STATE2 0x0322\n#define mmDCIO_DEBUG 0x192E\n#define mmDCIO_GSL0_CNTL 0x1924\n#define mmDCIO_GSL1_CNTL 0x1925\n#define mmDCIO_GSL2_CNTL 0x1926\n#define mmDCIO_GSL_GENLK_PAD_CNTL 0x1922\n#define mmDCIO_GSL_SWAPLOCK_PAD_CNTL 0x1923\n#define mmDCIO_IMPCAL_CNTL_AB 0x190D\n#define mmDCIO_IMPCAL_CNTL_CD 0x1911\n#define mmDCIO_IMPCAL_CNTL_EF 0x1915\n#define mmDCIO_TEST_DEBUG_DATA 0x1930\n#define mmDCIO_TEST_DEBUG_INDEX 0x192F\n#define mmDCIO_UNIPHY0_UNIPHY_ANG_BIST_CNTL 0x198C\n#define mmDCIO_UNIPHY0_UNIPHY_CHANNEL_XBAR_CNTL 0x198E\n#define mmDCIO_UNIPHY0_UNIPHY_DATA_SYNCHRONIZATION 0x198A\n#define mmDCIO_UNIPHY0_UNIPHY_LINK_CNTL 0x198D\n#define mmDCIO_UNIPHY0_UNIPHY_PLL_CONTROL1 0x1986\n#define mmDCIO_UNIPHY0_UNIPHY_PLL_CONTROL2 0x1987\n#define mmDCIO_UNIPHY0_UNIPHY_PLL_FBDIV 0x1985\n#define mmDCIO_UNIPHY0_UNIPHY_PLL_SS_CNTL 0x1989\n#define mmDCIO_UNIPHY0_UNIPHY_PLL_SS_STEP_SIZE 0x1988\n#define mmDCIO_UNIPHY0_UNIPHY_POWER_CONTROL 0x1984\n#define mmDCIO_UNIPHY0_UNIPHY_REG_TEST_OUTPUT 0x198B\n#define mmDCIO_UNIPHY0_UNIPHY_TX_CONTROL1 0x1980\n#define mmDCIO_UNIPHY0_UNIPHY_TX_CONTROL2 0x1981\n#define mmDCIO_UNIPHY0_UNIPHY_TX_CONTROL3 0x1982\n#define mmDCIO_UNIPHY0_UNIPHY_TX_CONTROL4 0x1983\n#define mmDCIO_UNIPHY1_UNIPHY_ANG_BIST_CNTL 0x199C\n#define mmDCIO_UNIPHY1_UNIPHY_CHANNEL_XBAR_CNTL 0x199E\n#define mmDCIO_UNIPHY1_UNIPHY_DATA_SYNCHRONIZATION 0x199A\n#define mmDCIO_UNIPHY1_UNIPHY_LINK_CNTL 0x199D\n#define mmDCIO_UNIPHY1_UNIPHY_PLL_CONTROL1 0x1996\n#define mmDCIO_UNIPHY1_UNIPHY_PLL_CONTROL2 0x1997\n#define mmDCIO_UNIPHY1_UNIPHY_PLL_FBDIV 0x1995\n#define mmDCIO_UNIPHY1_UNIPHY_PLL_SS_CNTL 0x1999\n#define mmDCIO_UNIPHY1_UNIPHY_PLL_SS_STEP_SIZE 0x1998\n#define mmDCIO_UNIPHY1_UNIPHY_POWER_CONTROL 0x1994\n#define mmDCIO_UNIPHY1_UNIPHY_REG_TEST_OUTPUT 0x199B\n#define mmDCIO_UNIPHY1_UNIPHY_TX_CONTROL1 0x1990\n#define mmDCIO_UNIPHY1_UNIPHY_TX_CONTROL2 0x1991\n#define mmDCIO_UNIPHY1_UNIPHY_TX_CONTROL3 0x1992\n#define mmDCIO_UNIPHY1_UNIPHY_TX_CONTROL4 0x1993\n#define mmDCIO_UNIPHY2_UNIPHY_ANG_BIST_CNTL 0x19AC\n#define mmDCIO_UNIPHY2_UNIPHY_CHANNEL_XBAR_CNTL 0x19AE\n#define mmDCIO_UNIPHY2_UNIPHY_DATA_SYNCHRONIZATION 0x19AA\n#define mmDCIO_UNIPHY2_UNIPHY_LINK_CNTL 0x19AD\n#define mmDCIO_UNIPHY2_UNIPHY_PLL_CONTROL1 0x19A6\n#define mmDCIO_UNIPHY2_UNIPHY_PLL_CONTROL2 0x19A7\n#define mmDCIO_UNIPHY2_UNIPHY_PLL_FBDIV 0x19A5\n#define mmDCIO_UNIPHY2_UNIPHY_PLL_SS_CNTL 0x19A9\n#define mmDCIO_UNIPHY2_UNIPHY_PLL_SS_STEP_SIZE 0x19A8\n#define mmDCIO_UNIPHY2_UNIPHY_POWER_CONTROL 0x19A4\n#define mmDCIO_UNIPHY2_UNIPHY_REG_TEST_OUTPUT 0x19AB\n#define mmDCIO_UNIPHY2_UNIPHY_TX_CONTROL1 0x19A0\n#define mmDCIO_UNIPHY2_UNIPHY_TX_CONTROL2 0x19A1\n#define mmDCIO_UNIPHY2_UNIPHY_TX_CONTROL3 0x19A2\n#define mmDCIO_UNIPHY2_UNIPHY_TX_CONTROL4 0x19A3\n#define mmDCIO_UNIPHY3_UNIPHY_ANG_BIST_CNTL 0x19BC\n#define mmDCIO_UNIPHY3_UNIPHY_CHANNEL_XBAR_CNTL 0x19BE\n#define mmDCIO_UNIPHY3_UNIPHY_DATA_SYNCHRONIZATION 0x19BA\n#define mmDCIO_UNIPHY3_UNIPHY_LINK_CNTL 0x19BD\n#define mmDCIO_UNIPHY3_UNIPHY_PLL_CONTROL1 0x19B6\n#define mmDCIO_UNIPHY3_UNIPHY_PLL_CONTROL2 0x19B7\n#define mmDCIO_UNIPHY3_UNIPHY_PLL_FBDIV 0x19B5\n#define mmDCIO_UNIPHY3_UNIPHY_PLL_SS_CNTL 0x19B9\n#define mmDCIO_UNIPHY3_UNIPHY_PLL_SS_STEP_SIZE 0x19B8\n#define mmDCIO_UNIPHY3_UNIPHY_POWER_CONTROL 0x19B4\n#define mmDCIO_UNIPHY3_UNIPHY_REG_TEST_OUTPUT 0x19BB\n#define mmDCIO_UNIPHY3_UNIPHY_TX_CONTROL1 0x19B0\n#define mmDCIO_UNIPHY3_UNIPHY_TX_CONTROL2 0x19B1\n#define mmDCIO_UNIPHY3_UNIPHY_TX_CONTROL3 0x19B2\n#define mmDCIO_UNIPHY3_UNIPHY_TX_CONTROL4 0x19B3\n#define mmDCIO_UNIPHY4_UNIPHY_ANG_BIST_CNTL 0x19CC\n#define mmDCIO_UNIPHY4_UNIPHY_CHANNEL_XBAR_CNTL 0x19CE\n#define mmDCIO_UNIPHY4_UNIPHY_DATA_SYNCHRONIZATION 0x19CA\n#define mmDCIO_UNIPHY4_UNIPHY_LINK_CNTL 0x19CD\n#define mmDCIO_UNIPHY4_UNIPHY_PLL_CONTROL1 0x19C6\n#define mmDCIO_UNIPHY4_UNIPHY_PLL_CONTROL2 0x19C7\n#define mmDCIO_UNIPHY4_UNIPHY_PLL_FBDIV 0x19C5\n#define mmDCIO_UNIPHY4_UNIPHY_PLL_SS_CNTL 0x19C9\n#define mmDCIO_UNIPHY4_UNIPHY_PLL_SS_STEP_SIZE 0x19C8\n#define mmDCIO_UNIPHY4_UNIPHY_POWER_CONTROL 0x19C4\n#define mmDCIO_UNIPHY4_UNIPHY_REG_TEST_OUTPUT 0x19CB\n#define mmDCIO_UNIPHY4_UNIPHY_TX_CONTROL1 0x19C0\n#define mmDCIO_UNIPHY4_UNIPHY_TX_CONTROL2 0x19C1\n#define mmDCIO_UNIPHY4_UNIPHY_TX_CONTROL3 0x19C2\n#define mmDCIO_UNIPHY4_UNIPHY_TX_CONTROL4 0x19C3\n#define mmDCIO_UNIPHY5_UNIPHY_ANG_BIST_CNTL 0x19DC\n#define mmDCIO_UNIPHY5_UNIPHY_CHANNEL_XBAR_CNTL 0x19DE\n#define mmDCIO_UNIPHY5_UNIPHY_DATA_SYNCHRONIZATION 0x19DA\n#define mmDCIO_UNIPHY5_UNIPHY_LINK_CNTL 0x19DD\n#define mmDCIO_UNIPHY5_UNIPHY_PLL_CONTROL1 0x19D6\n#define mmDCIO_UNIPHY5_UNIPHY_PLL_CONTROL2 0x19D7\n#define mmDCIO_UNIPHY5_UNIPHY_PLL_FBDIV 0x19D5\n#define mmDCIO_UNIPHY5_UNIPHY_PLL_SS_CNTL 0x19D9\n#define mmDCIO_UNIPHY5_UNIPHY_PLL_SS_STEP_SIZE 0x19D8\n#define mmDCIO_UNIPHY5_UNIPHY_POWER_CONTROL 0x19D4\n#define mmDCIO_UNIPHY5_UNIPHY_REG_TEST_OUTPUT 0x19DB\n#define mmDCIO_UNIPHY5_UNIPHY_TX_CONTROL1 0x19D0\n#define mmDCIO_UNIPHY5_UNIPHY_TX_CONTROL2 0x19D1\n#define mmDCIO_UNIPHY5_UNIPHY_TX_CONTROL3 0x19D2\n#define mmDCIO_UNIPHY5_UNIPHY_TX_CONTROL4 0x19D3\n#define mmDCI_SOFT_RESET 0x015E\n#define mmDCI_TEST_DEBUG_DATA 0x0321\n#define mmDCI_TEST_DEBUG_INDEX 0x0320\n#define mmDC_LUT_30_COLOR 0x1A7C\n#define mmDC_LUT_AUTOFILL 0x1A7F\n#define mmDC_LUT_BLACK_OFFSET_BLUE 0x1A81\n#define mmDC_LUT_BLACK_OFFSET_GREEN 0x1A82\n#define mmDC_LUT_BLACK_OFFSET_RED 0x1A83\n#define mmDC_LUT_CONTROL 0x1A80\n#define mmDC_LUT_PWL_DATA 0x1A7B\n#define mmDC_LUT_RW_INDEX 0x1A79\n#define mmDC_LUT_RW_MODE 0x1A78\n#define mmDC_LUT_SEQ_COLOR 0x1A7A\n#define mmDC_LUT_VGA_ACCESS_ENABLE 0x1A7D\n#define mmDC_LUT_WHITE_OFFSET_BLUE 0x1A84\n#define mmDC_LUT_WHITE_OFFSET_GREEN 0x1A85\n#define mmDC_LUT_WHITE_OFFSET_RED 0x1A86\n#define mmDC_LUT_WRITE_EN_MASK 0x1A7E\n#define mmDC_MVP_LB_CONTROL 0x1ADB\n#define mmDCO_CLK_CNTL 0x192B\n#define mmDCO_CLK_RAMP_CNTL 0x192C\n#define mmDCO_LIGHT_SLEEP_DIS 0x1907\n#define mmDCO_MEM_POWER_STATE 0x1906\n#define mmDCO_SOFT_RESET 0x0167\n#define mmDCP0_COMM_MATRIXA_TRANS_C11_C12 0x1A43\n#define mmDCP0_COMM_MATRIXA_TRANS_C13_C14 0x1A44\n#define mmDCP0_COMM_MATRIXA_TRANS_C21_C22 0x1A45\n#define mmDCP0_COMM_MATRIXA_TRANS_C23_C24 0x1A46\n#define mmDCP0_COMM_MATRIXA_TRANS_C31_C32 0x1A47\n#define mmDCP0_COMM_MATRIXA_TRANS_C33_C34 0x1A48\n#define mmDCP0_COMM_MATRIXB_TRANS_C11_C12 0x1A49\n#define mmDCP0_COMM_MATRIXB_TRANS_C13_C14 0x1A4A\n#define mmDCP0_COMM_MATRIXB_TRANS_C21_C22 0x1A4B\n#define mmDCP0_COMM_MATRIXB_TRANS_C23_C24 0x1A4C\n#define mmDCP0_COMM_MATRIXB_TRANS_C31_C32 0x1A4D\n#define mmDCP0_COMM_MATRIXB_TRANS_C33_C34 0x1A4E\n#define mmDCP0_CUR_COLOR1 0x1A6C\n#define mmDCP0_CUR_COLOR2 0x1A6D\n#define mmDCP0_CUR_CONTROL 0x1A66\n#define mmDCP0_CUR_HOT_SPOT 0x1A6B\n#define mmDCP0_CUR_POSITION 0x1A6A\n#define mmDCP0_CUR_REQUEST_FILTER_CNTL 0x1A99\n#define mmDCP0_CUR_SIZE 0x1A68\n#define mmDCP0_CUR_SURFACE_ADDRESS 0x1A67\n#define mmDCP0_CUR_SURFACE_ADDRESS_HIGH 0x1A69\n#define mmDCP0_CUR_UPDATE 0x1A6E\n#define mmDCP0_DC_LUT_30_COLOR 0x1A7C\n#define mmDCP0_DC_LUT_AUTOFILL 0x1A7F\n#define mmDCP0_DC_LUT_BLACK_OFFSET_BLUE 0x1A81\n#define mmDCP0_DC_LUT_BLACK_OFFSET_GREEN 0x1A82\n#define mmDCP0_DC_LUT_BLACK_OFFSET_RED 0x1A83\n#define mmDCP0_DC_LUT_CONTROL 0x1A80\n#define mmDCP0_DC_LUT_PWL_DATA 0x1A7B\n#define mmDCP0_DC_LUT_RW_INDEX 0x1A79\n#define mmDCP0_DC_LUT_RW_MODE 0x1A78\n#define mmDCP0_DC_LUT_SEQ_COLOR 0x1A7A\n#define mmDCP0_DC_LUT_VGA_ACCESS_ENABLE 0x1A7D\n#define mmDCP0_DC_LUT_WHITE_OFFSET_BLUE 0x1A84\n#define mmDCP0_DC_LUT_WHITE_OFFSET_GREEN 0x1A85\n#define mmDCP0_DC_LUT_WHITE_OFFSET_RED 0x1A86\n#define mmDCP0_DC_LUT_WRITE_EN_MASK 0x1A7E\n#define mmDCP0_DCP_CRC_CONTROL 0x1A87\n#define mmDCP0_DCP_CRC_CURRENT 0x1A89\n#define mmDCP0_DCP_CRC_LAST 0x1A8B\n#define mmDCP0_DCP_CRC_MASK 0x1A88\n#define mmDCP0_DCP_DEBUG 0x1A8D\n#define mmDCP0_DCP_DEBUG2 0x1A98\n#define mmDCP0_DCP_FP_CONVERTED_FIELD 0x1A65\n#define mmDCP0_DCP_GSL_CONTROL 0x1A90\n#define mmDCP0_DCP_LB_DATA_GAP_BETWEEN_CHUNK 0x1A91\n#define mmDCP0_DCP_RANDOM_SEEDS 0x1A61\n#define mmDCP0_DCP_SPATIAL_DITHER_CNTL 0x1A60\n#define mmDCP0_DCP_TEST_DEBUG_DATA 0x1A96\n#define mmDCP0_DCP_TEST_DEBUG_INDEX 0x1A95\n#define mmDCP0_DEGAMMA_CONTROL 0x1A58\n#define mmDCP0_DENORM_CONTROL 0x1A50\n#define mmDCP0_GAMUT_REMAP_C11_C12 0x1A5A\n#define mmDCP0_GAMUT_REMAP_C13_C14 0x1A5B\n#define mmDCP0_GAMUT_REMAP_C21_C22 0x1A5C\n#define mmDCP0_GAMUT_REMAP_C23_C24 0x1A5D\n#define mmDCP0_GAMUT_REMAP_C31_C32 0x1A5E\n#define mmDCP0_GAMUT_REMAP_C33_C34 0x1A5F\n#define mmDCP0_GAMUT_REMAP_CONTROL 0x1A59\n#define mmDCP0_GRPH_COMPRESS_PITCH 0x1A1A\n#define mmDCP0_GRPH_COMPRESS_SURFACE_ADDRESS 0x1A19\n#define mmDCP0_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH 0x1A1B\n#define mmDCP0_GRPH_CONTROL 0x1A01\n#define mmDCP0_GRPH_DFQ_CONTROL 0x1A14\n#define mmDCP0_GRPH_DFQ_STATUS 0x1A15\n#define mmDCP0_GRPH_ENABLE 0x1A00\n#define mmDCP0_GRPH_FLIP_CONTROL 0x1A12\n#define mmDCP0_GRPH_INTERRUPT_CONTROL 0x1A17\n#define mmDCP0_GRPH_INTERRUPT_STATUS 0x1A16\n#define mmDCP0_GRPH_LUT_10BIT_BYPASS 0x1A02\n#define mmDCP0_GRPH_PITCH 0x1A06\n#define mmDCP0_GRPH_PRIMARY_SURFACE_ADDRESS 0x1A04\n#define mmDCP0_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH 0x1A07\n#define mmDCP0_GRPH_SECONDARY_SURFACE_ADDRESS 0x1A05\n#define mmDCP0_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH 0x1A08\n#define mmDCP0_GRPH_STEREOSYNC_FLIP 0x1A97\n#define mmDCP0_GRPH_SURFACE_ADDRESS_HIGH_INUSE 0x1A18\n#define mmDCP0_GRPH_SURFACE_ADDRESS_INUSE 0x1A13\n#define mmDCP0_GRPH_SURFACE_OFFSET_X 0x1A09\n#define mmDCP0_GRPH_SURFACE_OFFSET_Y 0x1A0A\n#define mmDCP0_GRPH_SWAP_CNTL 0x1A03\n#define mmDCP0_GRPH_UPDATE 0x1A11\n#define mmDCP0_GRPH_X_END 0x1A0D\n#define mmDCP0_GRPH_X_START 0x1A0B\n#define mmDCP0_GRPH_Y_END 0x1A0E\n#define mmDCP0_GRPH_Y_START 0x1A0C\n#define mmDCP0_INPUT_CSC_C11_C12 0x1A36\n#define mmDCP0_INPUT_CSC_C13_C14 0x1A37\n#define mmDCP0_INPUT_CSC_C21_C22 0x1A38\n#define mmDCP0_INPUT_CSC_C23_C24 0x1A39\n#define mmDCP0_INPUT_CSC_C31_C32 0x1A3A\n#define mmDCP0_INPUT_CSC_C33_C34 0x1A3B\n#define mmDCP0_INPUT_CSC_CONTROL 0x1A35\n#define mmDCP0_INPUT_GAMMA_CONTROL 0x1A10\n#define mmDCP0_KEY_CONTROL 0x1A53\n#define mmDCP0_KEY_RANGE_ALPHA 0x1A54\n#define mmDCP0_KEY_RANGE_BLUE 0x1A57\n#define mmDCP0_KEY_RANGE_GREEN 0x1A56\n#define mmDCP0_KEY_RANGE_RED 0x1A55\n#define mmDCP0_OUTPUT_CSC_C11_C12 0x1A3D\n#define mmDCP0_OUTPUT_CSC_C13_C14 0x1A3E\n#define mmDCP0_OUTPUT_CSC_C21_C22 0x1A3F\n#define mmDCP0_OUTPUT_CSC_C23_C24 0x1A40\n#define mmDCP0_OUTPUT_CSC_C31_C32 0x1A41\n#define mmDCP0_OUTPUT_CSC_C33_C34 0x1A42\n#define mmDCP0_OUTPUT_CSC_CONTROL 0x1A3C\n#define mmDCP0_OUT_ROUND_CONTROL 0x1A51\n#define mmDCP0_OVL_CONTROL1 0x1A1D\n#define mmDCP0_OVL_CONTROL2 0x1A1E\n#define mmDCP0_OVL_DFQ_CONTROL 0x1A29\n#define mmDCP0_OVL_DFQ_STATUS 0x1A2A\n#define mmDCP0_OVL_ENABLE 0x1A1C\n#define mmDCP0_OVL_END 0x1A26\n#define mmDCP0_OVL_PITCH 0x1A21\n#define mmDCP0_OVLSCL_EDGE_PIXEL_CNTL 0x1A2C\n#define mmDCP0_OVL_SECONDARY_SURFACE_ADDRESS 0x1A92\n#define mmDCP0_OVL_SECONDARY_SURFACE_ADDRESS_HIGH 0x1A94\n#define mmDCP0_OVL_START 0x1A25\n#define mmDCP0_OVL_STEREOSYNC_FLIP 0x1A93\n#define mmDCP0_OVL_SURFACE_ADDRESS 0x1A20\n#define mmDCP0_OVL_SURFACE_ADDRESS_HIGH 0x1A22\n#define mmDCP0_OVL_SURFACE_ADDRESS_HIGH_INUSE 0x1A2B\n#define mmDCP0_OVL_SURFACE_ADDRESS_INUSE 0x1A28\n#define mmDCP0_OVL_SURFACE_OFFSET_X 0x1A23\n#define mmDCP0_OVL_SURFACE_OFFSET_Y 0x1A24\n#define mmDCP0_OVL_SWAP_CNTL 0x1A1F\n#define mmDCP0_OVL_UPDATE 0x1A27\n#define mmDCP0_PRESCALE_GRPH_CONTROL 0x1A2D\n#define mmDCP0_PRESCALE_OVL_CONTROL 0x1A31\n#define mmDCP0_PRESCALE_VALUES_GRPH_B 0x1A30\n#define mmDCP0_PRESCALE_VALUES_GRPH_G 0x1A2F\n#define mmDCP0_PRESCALE_VALUES_GRPH_R 0x1A2E\n#define mmDCP0_PRESCALE_VALUES_OVL_CB 0x1A32\n#define mmDCP0_PRESCALE_VALUES_OVL_CR 0x1A34\n#define mmDCP0_PRESCALE_VALUES_OVL_Y 0x1A33\n#define mmDCP0_REGAMMA_CNTLA_END_CNTL1 0x1AA6\n#define mmDCP0_REGAMMA_CNTLA_END_CNTL2 0x1AA7\n#define mmDCP0_REGAMMA_CNTLA_REGION_0_1 0x1AA8\n#define mmDCP0_REGAMMA_CNTLA_REGION_10_11 0x1AAD\n#define mmDCP0_REGAMMA_CNTLA_REGION_12_13 0x1AAE\n#define mmDCP0_REGAMMA_CNTLA_REGION_14_15 0x1AAF\n#define mmDCP0_REGAMMA_CNTLA_REGION_2_3 0x1AA9\n#define mmDCP0_REGAMMA_CNTLA_REGION_4_5 0x1AAA\n#define mmDCP0_REGAMMA_CNTLA_REGION_6_7 0x1AAB\n#define mmDCP0_REGAMMA_CNTLA_REGION_8_9 0x1AAC\n#define mmDCP0_REGAMMA_CNTLA_SLOPE_CNTL 0x1AA5\n#define mmDCP0_REGAMMA_CNTLA_START_CNTL 0x1AA4\n#define mmDCP0_REGAMMA_CNTLB_END_CNTL1 0x1AB2\n#define mmDCP0_REGAMMA_CNTLB_END_CNTL2 0x1AB3\n#define mmDCP0_REGAMMA_CNTLB_REGION_0_1 0x1AB4\n#define mmDCP0_REGAMMA_CNTLB_REGION_10_11 0x1AB9\n#define mmDCP0_REGAMMA_CNTLB_REGION_12_13 0x1ABA\n#define mmDCP0_REGAMMA_CNTLB_REGION_14_15 0x1ABB\n#define mmDCP0_REGAMMA_CNTLB_REGION_2_3 0x1AB5\n#define mmDCP0_REGAMMA_CNTLB_REGION_4_5 0x1AB6\n#define mmDCP0_REGAMMA_CNTLB_REGION_6_7 0x1AB7\n#define mmDCP0_REGAMMA_CNTLB_REGION_8_9 0x1AB8\n#define mmDCP0_REGAMMA_CNTLB_SLOPE_CNTL 0x1AB1\n#define mmDCP0_REGAMMA_CNTLB_START_CNTL 0x1AB0\n#define mmDCP0_REGAMMA_CONTROL 0x1AA0\n#define mmDCP0_REGAMMA_LUT_DATA 0x1AA2\n#define mmDCP0_REGAMMA_LUT_INDEX 0x1AA1\n#define mmDCP0_REGAMMA_LUT_WRITE_EN_MASK 0x1AA3\n#define mmDCP1_COMM_MATRIXA_TRANS_C11_C12 0x1D43\n#define mmDCP1_COMM_MATRIXA_TRANS_C13_C14 0x1D44\n#define mmDCP1_COMM_MATRIXA_TRANS_C21_C22 0x1D45\n#define mmDCP1_COMM_MATRIXA_TRANS_C23_C24 0x1D46\n#define mmDCP1_COMM_MATRIXA_TRANS_C31_C32 0x1D47\n#define mmDCP1_COMM_MATRIXA_TRANS_C33_C34 0x1D48\n#define mmDCP1_COMM_MATRIXB_TRANS_C11_C12 0x1D49\n#define mmDCP1_COMM_MATRIXB_TRANS_C13_C14 0x1D4A\n#define mmDCP1_COMM_MATRIXB_TRANS_C21_C22 0x1D4B\n#define mmDCP1_COMM_MATRIXB_TRANS_C23_C24 0x1D4C\n#define mmDCP1_COMM_MATRIXB_TRANS_C31_C32 0x1D4D\n#define mmDCP1_COMM_MATRIXB_TRANS_C33_C34 0x1D4E\n#define mmDCP1_CUR_COLOR1 0x1D6C\n#define mmDCP1_CUR_COLOR2 0x1D6D\n#define mmDCP1_CUR_CONTROL 0x1D66\n#define mmDCP1_CUR_HOT_SPOT 0x1D6B\n#define mmDCP1_CUR_POSITION 0x1D6A\n#define mmDCP1_CUR_REQUEST_FILTER_CNTL 0x1D99\n#define mmDCP1_CUR_SIZE 0x1D68\n#define mmDCP1_CUR_SURFACE_ADDRESS 0x1D67\n#define mmDCP1_CUR_SURFACE_ADDRESS_HIGH 0x1D69\n#define mmDCP1_CUR_UPDATE 0x1D6E\n#define mmDCP1_DC_LUT_30_COLOR 0x1D7C\n#define mmDCP1_DC_LUT_AUTOFILL 0x1D7F\n#define mmDCP1_DC_LUT_BLACK_OFFSET_BLUE 0x1D81\n#define mmDCP1_DC_LUT_BLACK_OFFSET_GREEN 0x1D82\n#define mmDCP1_DC_LUT_BLACK_OFFSET_RED 0x1D83\n#define mmDCP1_DC_LUT_CONTROL 0x1D80\n#define mmDCP1_DC_LUT_PWL_DATA 0x1D7B\n#define mmDCP1_DC_LUT_RW_INDEX 0x1D79\n#define mmDCP1_DC_LUT_RW_MODE 0x1D78\n#define mmDCP1_DC_LUT_SEQ_COLOR 0x1D7A\n#define mmDCP1_DC_LUT_VGA_ACCESS_ENABLE 0x1D7D\n#define mmDCP1_DC_LUT_WHITE_OFFSET_BLUE 0x1D84\n#define mmDCP1_DC_LUT_WHITE_OFFSET_GREEN 0x1D85\n#define mmDCP1_DC_LUT_WHITE_OFFSET_RED 0x1D86\n#define mmDCP1_DC_LUT_WRITE_EN_MASK 0x1D7E\n#define mmDCP1_DCP_CRC_CONTROL 0x1D87\n#define mmDCP1_DCP_CRC_CURRENT 0x1D89\n#define mmDCP1_DCP_CRC_LAST 0x1D8B\n#define mmDCP1_DCP_CRC_MASK 0x1D88\n#define mmDCP1_DCP_DEBUG 0x1D8D\n#define mmDCP1_DCP_DEBUG2 0x1D98\n#define mmDCP1_DCP_FP_CONVERTED_FIELD 0x1D65\n#define mmDCP1_DCP_GSL_CONTROL 0x1D90\n#define mmDCP1_DCP_LB_DATA_GAP_BETWEEN_CHUNK 0x1D91\n#define mmDCP1_DCP_RANDOM_SEEDS 0x1D61\n#define mmDCP1_DCP_SPATIAL_DITHER_CNTL 0x1D60\n#define mmDCP1_DCP_TEST_DEBUG_DATA 0x1D96\n#define mmDCP1_DCP_TEST_DEBUG_INDEX 0x1D95\n#define mmDCP1_DEGAMMA_CONTROL 0x1D58\n#define mmDCP1_DENORM_CONTROL 0x1D50\n#define mmDCP1_GAMUT_REMAP_C11_C12 0x1D5A\n#define mmDCP1_GAMUT_REMAP_C13_C14 0x1D5B\n#define mmDCP1_GAMUT_REMAP_C21_C22 0x1D5C\n#define mmDCP1_GAMUT_REMAP_C23_C24 0x1D5D\n#define mmDCP1_GAMUT_REMAP_C31_C32 0x1D5E\n#define mmDCP1_GAMUT_REMAP_C33_C34 0x1D5F\n#define mmDCP1_GAMUT_REMAP_CONTROL 0x1D59\n#define mmDCP1_GRPH_COMPRESS_PITCH 0x1D1A\n#define mmDCP1_GRPH_COMPRESS_SURFACE_ADDRESS 0x1D19\n#define mmDCP1_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH 0x1D1B\n#define mmDCP1_GRPH_CONTROL 0x1D01\n#define mmDCP1_GRPH_DFQ_CONTROL 0x1D14\n#define mmDCP1_GRPH_DFQ_STATUS 0x1D15\n#define mmDCP1_GRPH_ENABLE 0x1D00\n#define mmDCP1_GRPH_FLIP_CONTROL 0x1D12\n#define mmDCP1_GRPH_INTERRUPT_CONTROL 0x1D17\n#define mmDCP1_GRPH_INTERRUPT_STATUS 0x1D16\n#define mmDCP1_GRPH_LUT_10BIT_BYPASS 0x1D02\n#define mmDCP1_GRPH_PITCH 0x1D06\n#define mmDCP1_GRPH_PRIMARY_SURFACE_ADDRESS 0x1D04\n#define mmDCP1_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH 0x1D07\n#define mmDCP1_GRPH_SECONDARY_SURFACE_ADDRESS 0x1D05\n#define mmDCP1_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH 0x1D08\n#define mmDCP1_GRPH_STEREOSYNC_FLIP 0x1D97\n#define mmDCP1_GRPH_SURFACE_ADDRESS_HIGH_INUSE 0x1D18\n#define mmDCP1_GRPH_SURFACE_ADDRESS_INUSE 0x1D13\n#define mmDCP1_GRPH_SURFACE_OFFSET_X 0x1D09\n#define mmDCP1_GRPH_SURFACE_OFFSET_Y 0x1D0A\n#define mmDCP1_GRPH_SWAP_CNTL 0x1D03\n#define mmDCP1_GRPH_UPDATE 0x1D11\n#define mmDCP1_GRPH_X_END 0x1D0D\n#define mmDCP1_GRPH_X_START 0x1D0B\n#define mmDCP1_GRPH_Y_END 0x1D0E\n#define mmDCP1_GRPH_Y_START 0x1D0C\n#define mmDCP1_INPUT_CSC_C11_C12 0x1D36\n#define mmDCP1_INPUT_CSC_C13_C14 0x1D37\n#define mmDCP1_INPUT_CSC_C21_C22 0x1D38\n#define mmDCP1_INPUT_CSC_C23_C24 0x1D39\n#define mmDCP1_INPUT_CSC_C31_C32 0x1D3A\n#define mmDCP1_INPUT_CSC_C33_C34 0x1D3B\n#define mmDCP1_INPUT_CSC_CONTROL 0x1D35\n#define mmDCP1_INPUT_GAMMA_CONTROL 0x1D10\n#define mmDCP1_KEY_CONTROL 0x1D53\n#define mmDCP1_KEY_RANGE_ALPHA 0x1D54\n#define mmDCP1_KEY_RANGE_BLUE 0x1D57\n#define mmDCP1_KEY_RANGE_GREEN 0x1D56\n#define mmDCP1_KEY_RANGE_RED 0x1D55\n#define mmDCP1_OUTPUT_CSC_C11_C12 0x1D3D\n#define mmDCP1_OUTPUT_CSC_C13_C14 0x1D3E\n#define mmDCP1_OUTPUT_CSC_C21_C22 0x1D3F\n#define mmDCP1_OUTPUT_CSC_C23_C24 0x1D40\n#define mmDCP1_OUTPUT_CSC_C31_C32 0x1D41\n#define mmDCP1_OUTPUT_CSC_C33_C34 0x1D42\n#define mmDCP1_OUTPUT_CSC_CONTROL 0x1D3C\n#define mmDCP1_OUT_ROUND_CONTROL 0x1D51\n#define mmDCP1_OVL_CONTROL1 0x1D1D\n#define mmDCP1_OVL_CONTROL2 0x1D1E\n#define mmDCP1_OVL_DFQ_CONTROL 0x1D29\n#define mmDCP1_OVL_DFQ_STATUS 0x1D2A\n#define mmDCP1_OVL_ENABLE 0x1D1C\n#define mmDCP1_OVL_END 0x1D26\n#define mmDCP1_OVL_PITCH 0x1D21\n#define mmDCP1_OVLSCL_EDGE_PIXEL_CNTL 0x1D2C\n#define mmDCP1_OVL_SECONDARY_SURFACE_ADDRESS 0x1D92\n#define mmDCP1_OVL_SECONDARY_SURFACE_ADDRESS_HIGH 0x1D94\n#define mmDCP1_OVL_START 0x1D25\n#define mmDCP1_OVL_STEREOSYNC_FLIP 0x1D93\n#define mmDCP1_OVL_SURFACE_ADDRESS 0x1D20\n#define mmDCP1_OVL_SURFACE_ADDRESS_HIGH 0x1D22\n#define mmDCP1_OVL_SURFACE_ADDRESS_HIGH_INUSE 0x1D2B\n#define mmDCP1_OVL_SURFACE_ADDRESS_INUSE 0x1D28\n#define mmDCP1_OVL_SURFACE_OFFSET_X 0x1D23\n#define mmDCP1_OVL_SURFACE_OFFSET_Y 0x1D24\n#define mmDCP1_OVL_SWAP_CNTL 0x1D1F\n#define mmDCP1_OVL_UPDATE 0x1D27\n#define mmDCP1_PRESCALE_GRPH_CONTROL 0x1D2D\n#define mmDCP1_PRESCALE_OVL_CONTROL 0x1D31\n#define mmDCP1_PRESCALE_VALUES_GRPH_B 0x1D30\n#define mmDCP1_PRESCALE_VALUES_GRPH_G 0x1D2F\n#define mmDCP1_PRESCALE_VALUES_GRPH_R 0x1D2E\n#define mmDCP1_PRESCALE_VALUES_OVL_CB 0x1D32\n#define mmDCP1_PRESCALE_VALUES_OVL_CR 0x1D34\n#define mmDCP1_PRESCALE_VALUES_OVL_Y 0x1D33\n#define mmDCP1_REGAMMA_CNTLA_END_CNTL1 0x1DA6\n#define mmDCP1_REGAMMA_CNTLA_END_CNTL2 0x1DA7\n#define mmDCP1_REGAMMA_CNTLA_REGION_0_1 0x1DA8\n#define mmDCP1_REGAMMA_CNTLA_REGION_10_11 0x1DAD\n#define mmDCP1_REGAMMA_CNTLA_REGION_12_13 0x1DAE\n#define mmDCP1_REGAMMA_CNTLA_REGION_14_15 0x1DAF\n#define mmDCP1_REGAMMA_CNTLA_REGION_2_3 0x1DA9\n#define mmDCP1_REGAMMA_CNTLA_REGION_4_5 0x1DAA\n#define mmDCP1_REGAMMA_CNTLA_REGION_6_7 0x1DAB\n#define mmDCP1_REGAMMA_CNTLA_REGION_8_9 0x1DAC\n#define mmDCP1_REGAMMA_CNTLA_SLOPE_CNTL 0x1DA5\n#define mmDCP1_REGAMMA_CNTLA_START_CNTL 0x1DA4\n#define mmDCP1_REGAMMA_CNTLB_END_CNTL1 0x1DB2\n#define mmDCP1_REGAMMA_CNTLB_END_CNTL2 0x1DB3\n#define mmDCP1_REGAMMA_CNTLB_REGION_0_1 0x1DB4\n#define mmDCP1_REGAMMA_CNTLB_REGION_10_11 0x1DB9\n#define mmDCP1_REGAMMA_CNTLB_REGION_12_13 0x1DBA\n#define mmDCP1_REGAMMA_CNTLB_REGION_14_15 0x1DBB\n#define mmDCP1_REGAMMA_CNTLB_REGION_2_3 0x1DB5\n#define mmDCP1_REGAMMA_CNTLB_REGION_4_5 0x1DB6\n#define mmDCP1_REGAMMA_CNTLB_REGION_6_7 0x1DB7\n#define mmDCP1_REGAMMA_CNTLB_REGION_8_9 0x1DB8\n#define mmDCP1_REGAMMA_CNTLB_SLOPE_CNTL 0x1DB1\n#define mmDCP1_REGAMMA_CNTLB_START_CNTL 0x1DB0\n#define mmDCP1_REGAMMA_CONTROL 0x1DA0\n#define mmDCP1_REGAMMA_LUT_DATA 0x1DA2\n#define mmDCP1_REGAMMA_LUT_INDEX 0x1DA1\n#define mmDCP1_REGAMMA_LUT_WRITE_EN_MASK 0x1DA3\n#define mmDCP2_COMM_MATRIXA_TRANS_C11_C12 0x4043\n#define mmDCP2_COMM_MATRIXA_TRANS_C13_C14 0x4044\n#define mmDCP2_COMM_MATRIXA_TRANS_C21_C22 0x4045\n#define mmDCP2_COMM_MATRIXA_TRANS_C23_C24 0x4046\n#define mmDCP2_COMM_MATRIXA_TRANS_C31_C32 0x4047\n#define mmDCP2_COMM_MATRIXA_TRANS_C33_C34 0x4048\n#define mmDCP2_COMM_MATRIXB_TRANS_C11_C12 0x4049\n#define mmDCP2_COMM_MATRIXB_TRANS_C13_C14 0x404A\n#define mmDCP2_COMM_MATRIXB_TRANS_C21_C22 0x404B\n#define mmDCP2_COMM_MATRIXB_TRANS_C23_C24 0x404C\n#define mmDCP2_COMM_MATRIXB_TRANS_C31_C32 0x404D\n#define mmDCP2_COMM_MATRIXB_TRANS_C33_C34 0x404E\n#define mmDCP2_CUR_COLOR1 0x406C\n#define mmDCP2_CUR_COLOR2 0x406D\n#define mmDCP2_CUR_CONTROL 0x4066\n#define mmDCP2_CUR_HOT_SPOT 0x406B\n#define mmDCP2_CUR_POSITION 0x406A\n#define mmDCP2_CUR_REQUEST_FILTER_CNTL 0x4099\n#define mmDCP2_CUR_SIZE 0x4068\n#define mmDCP2_CUR_SURFACE_ADDRESS 0x4067\n#define mmDCP2_CUR_SURFACE_ADDRESS_HIGH 0x4069\n#define mmDCP2_CUR_UPDATE 0x406E\n#define mmDCP2_DC_LUT_30_COLOR 0x407C\n#define mmDCP2_DC_LUT_AUTOFILL 0x407F\n#define mmDCP2_DC_LUT_BLACK_OFFSET_BLUE 0x4081\n#define mmDCP2_DC_LUT_BLACK_OFFSET_GREEN 0x4082\n#define mmDCP2_DC_LUT_BLACK_OFFSET_RED 0x4083\n#define mmDCP2_DC_LUT_CONTROL 0x4080\n#define mmDCP2_DC_LUT_PWL_DATA 0x407B\n#define mmDCP2_DC_LUT_RW_INDEX 0x4079\n#define mmDCP2_DC_LUT_RW_MODE 0x4078\n#define mmDCP2_DC_LUT_SEQ_COLOR 0x407A\n#define mmDCP2_DC_LUT_VGA_ACCESS_ENABLE 0x407D\n#define mmDCP2_DC_LUT_WHITE_OFFSET_BLUE 0x4084\n#define mmDCP2_DC_LUT_WHITE_OFFSET_GREEN 0x4085\n#define mmDCP2_DC_LUT_WHITE_OFFSET_RED 0x4086\n#define mmDCP2_DC_LUT_WRITE_EN_MASK 0x407E\n#define mmDCP2_DCP_CRC_CONTROL 0x4087\n#define mmDCP2_DCP_CRC_CURRENT 0x4089\n#define mmDCP2_DCP_CRC_LAST 0x408B\n#define mmDCP2_DCP_CRC_MASK 0x4088\n#define mmDCP2_DCP_DEBUG 0x408D\n#define mmDCP2_DCP_DEBUG2 0x4098\n#define mmDCP2_DCP_FP_CONVERTED_FIELD 0x4065\n#define mmDCP2_DCP_GSL_CONTROL 0x4090\n#define mmDCP2_DCP_LB_DATA_GAP_BETWEEN_CHUNK 0x4091\n#define mmDCP2_DCP_RANDOM_SEEDS 0x4061\n#define mmDCP2_DCP_SPATIAL_DITHER_CNTL 0x4060\n#define mmDCP2_DCP_TEST_DEBUG_DATA 0x4096\n#define mmDCP2_DCP_TEST_DEBUG_INDEX 0x4095\n#define mmDCP2_DEGAMMA_CONTROL 0x4058\n#define mmDCP2_DENORM_CONTROL 0x4050\n#define mmDCP2_GAMUT_REMAP_C11_C12 0x405A\n#define mmDCP2_GAMUT_REMAP_C13_C14 0x405B\n#define mmDCP2_GAMUT_REMAP_C21_C22 0x405C\n#define mmDCP2_GAMUT_REMAP_C23_C24 0x405D\n#define mmDCP2_GAMUT_REMAP_C31_C32 0x405E\n#define mmDCP2_GAMUT_REMAP_C33_C34 0x405F\n#define mmDCP2_GAMUT_REMAP_CONTROL 0x4059\n#define mmDCP2_GRPH_COMPRESS_PITCH 0x401A\n#define mmDCP2_GRPH_COMPRESS_SURFACE_ADDRESS 0x4019\n#define mmDCP2_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH 0x401B\n#define mmDCP2_GRPH_CONTROL 0x4001\n#define mmDCP2_GRPH_DFQ_CONTROL 0x4014\n#define mmDCP2_GRPH_DFQ_STATUS 0x4015\n#define mmDCP2_GRPH_ENABLE 0x4000\n#define mmDCP2_GRPH_FLIP_CONTROL 0x4012\n#define mmDCP2_GRPH_INTERRUPT_CONTROL 0x4017\n#define mmDCP2_GRPH_INTERRUPT_STATUS 0x4016\n#define mmDCP2_GRPH_LUT_10BIT_BYPASS 0x4002\n#define mmDCP2_GRPH_PITCH 0x4006\n#define mmDCP2_GRPH_PRIMARY_SURFACE_ADDRESS 0x4004\n#define mmDCP2_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH 0x4007\n#define mmDCP2_GRPH_SECONDARY_SURFACE_ADDRESS 0x4005\n#define mmDCP2_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH 0x4008\n#define mmDCP2_GRPH_STEREOSYNC_FLIP 0x4097\n#define mmDCP2_GRPH_SURFACE_ADDRESS_HIGH_INUSE 0x4018\n#define mmDCP2_GRPH_SURFACE_ADDRESS_INUSE 0x4013\n#define mmDCP2_GRPH_SURFACE_OFFSET_X 0x4009\n#define mmDCP2_GRPH_SURFACE_OFFSET_Y 0x400A\n#define mmDCP2_GRPH_SWAP_CNTL 0x4003\n#define mmDCP2_GRPH_UPDATE 0x4011\n#define mmDCP2_GRPH_X_END 0x400D\n#define mmDCP2_GRPH_X_START 0x400B\n#define mmDCP2_GRPH_Y_END 0x400E\n#define mmDCP2_GRPH_Y_START 0x400C\n#define mmDCP2_INPUT_CSC_C11_C12 0x4036\n#define mmDCP2_INPUT_CSC_C13_C14 0x4037\n#define mmDCP2_INPUT_CSC_C21_C22 0x4038\n#define mmDCP2_INPUT_CSC_C23_C24 0x4039\n#define mmDCP2_INPUT_CSC_C31_C32 0x403A\n#define mmDCP2_INPUT_CSC_C33_C34 0x403B\n#define mmDCP2_INPUT_CSC_CONTROL 0x4035\n#define mmDCP2_INPUT_GAMMA_CONTROL 0x4010\n#define mmDCP2_KEY_CONTROL 0x4053\n#define mmDCP2_KEY_RANGE_ALPHA 0x4054\n#define mmDCP2_KEY_RANGE_BLUE 0x4057\n#define mmDCP2_KEY_RANGE_GREEN 0x4056\n#define mmDCP2_KEY_RANGE_RED 0x4055\n#define mmDCP2_OUTPUT_CSC_C11_C12 0x403D\n#define mmDCP2_OUTPUT_CSC_C13_C14 0x403E\n#define mmDCP2_OUTPUT_CSC_C21_C22 0x403F\n#define mmDCP2_OUTPUT_CSC_C23_C24 0x4040\n#define mmDCP2_OUTPUT_CSC_C31_C32 0x4041\n#define mmDCP2_OUTPUT_CSC_C33_C34 0x4042\n#define mmDCP2_OUTPUT_CSC_CONTROL 0x403C\n#define mmDCP2_OUT_ROUND_CONTROL 0x4051\n#define mmDCP2_OVL_CONTROL1 0x401D\n#define mmDCP2_OVL_CONTROL2 0x401E\n#define mmDCP2_OVL_DFQ_CONTROL 0x4029\n#define mmDCP2_OVL_DFQ_STATUS 0x402A\n#define mmDCP2_OVL_ENABLE 0x401C\n#define mmDCP2_OVL_END 0x4026\n#define mmDCP2_OVL_PITCH 0x4021\n#define mmDCP2_OVLSCL_EDGE_PIXEL_CNTL 0x402C\n#define mmDCP2_OVL_SECONDARY_SURFACE_ADDRESS 0x4092\n#define mmDCP2_OVL_SECONDARY_SURFACE_ADDRESS_HIGH 0x4094\n#define mmDCP2_OVL_START 0x4025\n#define mmDCP2_OVL_STEREOSYNC_FLIP 0x4093\n#define mmDCP2_OVL_SURFACE_ADDRESS 0x4020\n#define mmDCP2_OVL_SURFACE_ADDRESS_HIGH 0x4022\n#define mmDCP2_OVL_SURFACE_ADDRESS_HIGH_INUSE 0x402B\n#define mmDCP2_OVL_SURFACE_ADDRESS_INUSE 0x4028\n#define mmDCP2_OVL_SURFACE_OFFSET_X 0x4023\n#define mmDCP2_OVL_SURFACE_OFFSET_Y 0x4024\n#define mmDCP2_OVL_SWAP_CNTL 0x401F\n#define mmDCP2_OVL_UPDATE 0x4027\n#define mmDCP2_PRESCALE_GRPH_CONTROL 0x402D\n#define mmDCP2_PRESCALE_OVL_CONTROL 0x4031\n#define mmDCP2_PRESCALE_VALUES_GRPH_B 0x4030\n#define mmDCP2_PRESCALE_VALUES_GRPH_G 0x402F\n#define mmDCP2_PRESCALE_VALUES_GRPH_R 0x402E\n#define mmDCP2_PRESCALE_VALUES_OVL_CB 0x4032\n#define mmDCP2_PRESCALE_VALUES_OVL_CR 0x4034\n#define mmDCP2_PRESCALE_VALUES_OVL_Y 0x4033\n#define mmDCP2_REGAMMA_CNTLA_END_CNTL1 0x40A6\n#define mmDCP2_REGAMMA_CNTLA_END_CNTL2 0x40A7\n#define mmDCP2_REGAMMA_CNTLA_REGION_0_1 0x40A8\n#define mmDCP2_REGAMMA_CNTLA_REGION_10_11 0x40AD\n#define mmDCP2_REGAMMA_CNTLA_REGION_12_13 0x40AE\n#define mmDCP2_REGAMMA_CNTLA_REGION_14_15 0x40AF\n#define mmDCP2_REGAMMA_CNTLA_REGION_2_3 0x40A9\n#define mmDCP2_REGAMMA_CNTLA_REGION_4_5 0x40AA\n#define mmDCP2_REGAMMA_CNTLA_REGION_6_7 0x40AB\n#define mmDCP2_REGAMMA_CNTLA_REGION_8_9 0x40AC\n#define mmDCP2_REGAMMA_CNTLA_SLOPE_CNTL 0x40A5\n#define mmDCP2_REGAMMA_CNTLA_START_CNTL 0x40A4\n#define mmDCP2_REGAMMA_CNTLB_END_CNTL1 0x40B2\n#define mmDCP2_REGAMMA_CNTLB_END_CNTL2 0x40B3\n#define mmDCP2_REGAMMA_CNTLB_REGION_0_1 0x40B4\n#define mmDCP2_REGAMMA_CNTLB_REGION_10_11 0x40B9\n#define mmDCP2_REGAMMA_CNTLB_REGION_12_13 0x40BA\n#define mmDCP2_REGAMMA_CNTLB_REGION_14_15 0x40BB\n#define mmDCP2_REGAMMA_CNTLB_REGION_2_3 0x40B5\n#define mmDCP2_REGAMMA_CNTLB_REGION_4_5 0x40B6\n#define mmDCP2_REGAMMA_CNTLB_REGION_6_7 0x40B7\n#define mmDCP2_REGAMMA_CNTLB_REGION_8_9 0x40B8\n#define mmDCP2_REGAMMA_CNTLB_SLOPE_CNTL 0x40B1\n#define mmDCP2_REGAMMA_CNTLB_START_CNTL 0x40B0\n#define mmDCP2_REGAMMA_CONTROL 0x40A0\n#define mmDCP2_REGAMMA_LUT_DATA 0x40A2\n#define mmDCP2_REGAMMA_LUT_INDEX 0x40A1\n#define mmDCP2_REGAMMA_LUT_WRITE_EN_MASK 0x40A3\n#define mmDCP3_COMM_MATRIXA_TRANS_C11_C12 0x4343\n#define mmDCP3_COMM_MATRIXA_TRANS_C13_C14 0x4344\n#define mmDCP3_COMM_MATRIXA_TRANS_C21_C22 0x4345\n#define mmDCP3_COMM_MATRIXA_TRANS_C23_C24 0x4346\n#define mmDCP3_COMM_MATRIXA_TRANS_C31_C32 0x4347\n#define mmDCP3_COMM_MATRIXA_TRANS_C33_C34 0x4348\n#define mmDCP3_COMM_MATRIXB_TRANS_C11_C12 0x4349\n#define mmDCP3_COMM_MATRIXB_TRANS_C13_C14 0x434A\n#define mmDCP3_COMM_MATRIXB_TRANS_C21_C22 0x434B\n#define mmDCP3_COMM_MATRIXB_TRANS_C23_C24 0x434C\n#define mmDCP3_COMM_MATRIXB_TRANS_C31_C32 0x434D\n#define mmDCP3_COMM_MATRIXB_TRANS_C33_C34 0x434E\n#define mmDCP3_CUR_COLOR1 0x436C\n#define mmDCP3_CUR_COLOR2 0x436D\n#define mmDCP3_CUR_CONTROL 0x4366\n#define mmDCP3_CUR_HOT_SPOT 0x436B\n#define mmDCP3_CUR_POSITION 0x436A\n#define mmDCP3_CUR_REQUEST_FILTER_CNTL 0x4399\n#define mmDCP3_CUR_SIZE 0x4368\n#define mmDCP3_CUR_SURFACE_ADDRESS 0x4367\n#define mmDCP3_CUR_SURFACE_ADDRESS_HIGH 0x4369\n#define mmDCP3_CUR_UPDATE 0x436E\n#define mmDCP3_DC_LUT_30_COLOR 0x437C\n#define mmDCP3_DC_LUT_AUTOFILL 0x437F\n#define mmDCP3_DC_LUT_BLACK_OFFSET_BLUE 0x4381\n#define mmDCP3_DC_LUT_BLACK_OFFSET_GREEN 0x4382\n#define mmDCP3_DC_LUT_BLACK_OFFSET_RED 0x4383\n#define mmDCP3_DC_LUT_CONTROL 0x4380\n#define mmDCP3_DC_LUT_PWL_DATA 0x437B\n#define mmDCP3_DC_LUT_RW_INDEX 0x4379\n#define mmDCP3_DC_LUT_RW_MODE 0x4378\n#define mmDCP3_DC_LUT_SEQ_COLOR 0x437A\n#define mmDCP3_DC_LUT_VGA_ACCESS_ENABLE 0x437D\n#define mmDCP3_DC_LUT_WHITE_OFFSET_BLUE 0x4384\n#define mmDCP3_DC_LUT_WHITE_OFFSET_GREEN 0x4385\n#define mmDCP3_DC_LUT_WHITE_OFFSET_RED 0x4386\n#define mmDCP3_DC_LUT_WRITE_EN_MASK 0x437E\n#define mmDCP3_DCP_CRC_CONTROL 0x4387\n#define mmDCP3_DCP_CRC_CURRENT 0x4389\n#define mmDCP3_DCP_CRC_LAST 0x438B\n#define mmDCP3_DCP_CRC_MASK 0x4388\n#define mmDCP3_DCP_DEBUG 0x438D\n#define mmDCP3_DCP_DEBUG2 0x4398\n#define mmDCP3_DCP_FP_CONVERTED_FIELD 0x4365\n#define mmDCP3_DCP_GSL_CONTROL 0x4390\n#define mmDCP3_DCP_LB_DATA_GAP_BETWEEN_CHUNK 0x4391\n#define mmDCP3_DCP_RANDOM_SEEDS 0x4361\n#define mmDCP3_DCP_SPATIAL_DITHER_CNTL 0x4360\n#define mmDCP3_DCP_TEST_DEBUG_DATA 0x4396\n#define mmDCP3_DCP_TEST_DEBUG_INDEX 0x4395\n#define mmDCP3_DEGAMMA_CONTROL 0x4358\n#define mmDCP3_DENORM_CONTROL 0x4350\n#define mmDCP3_GAMUT_REMAP_C11_C12 0x435A\n#define mmDCP3_GAMUT_REMAP_C13_C14 0x435B\n#define mmDCP3_GAMUT_REMAP_C21_C22 0x435C\n#define mmDCP3_GAMUT_REMAP_C23_C24 0x435D\n#define mmDCP3_GAMUT_REMAP_C31_C32 0x435E\n#define mmDCP3_GAMUT_REMAP_C33_C34 0x435F\n#define mmDCP3_GAMUT_REMAP_CONTROL 0x4359\n#define mmDCP3_GRPH_COMPRESS_PITCH 0x431A\n#define mmDCP3_GRPH_COMPRESS_SURFACE_ADDRESS 0x4319\n#define mmDCP3_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH 0x431B\n#define mmDCP3_GRPH_CONTROL 0x4301\n#define mmDCP3_GRPH_DFQ_CONTROL 0x4314\n#define mmDCP3_GRPH_DFQ_STATUS 0x4315\n#define mmDCP3_GRPH_ENABLE 0x4300\n#define mmDCP3_GRPH_FLIP_CONTROL 0x4312\n#define mmDCP3_GRPH_INTERRUPT_CONTROL 0x4317\n#define mmDCP3_GRPH_INTERRUPT_STATUS 0x4316\n#define mmDCP3_GRPH_LUT_10BIT_BYPASS 0x4302\n#define mmDCP3_GRPH_PITCH 0x4306\n#define mmDCP3_GRPH_PRIMARY_SURFACE_ADDRESS 0x4304\n#define mmDCP3_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH 0x4307\n#define mmDCP3_GRPH_SECONDARY_SURFACE_ADDRESS 0x4305\n#define mmDCP3_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH 0x4308\n#define mmDCP3_GRPH_STEREOSYNC_FLIP 0x4397\n#define mmDCP3_GRPH_SURFACE_ADDRESS_HIGH_INUSE 0x4318\n#define mmDCP3_GRPH_SURFACE_ADDRESS_INUSE 0x4313\n#define mmDCP3_GRPH_SURFACE_OFFSET_X 0x4309\n#define mmDCP3_GRPH_SURFACE_OFFSET_Y 0x430A\n#define mmDCP3_GRPH_SWAP_CNTL 0x4303\n#define mmDCP3_GRPH_UPDATE 0x4311\n#define mmDCP3_GRPH_X_END 0x430D\n#define mmDCP3_GRPH_X_START 0x430B\n#define mmDCP3_GRPH_Y_END 0x430E\n#define mmDCP3_GRPH_Y_START 0x430C\n#define mmDCP3_INPUT_CSC_C11_C12 0x4336\n#define mmDCP3_INPUT_CSC_C13_C14 0x4337\n#define mmDCP3_INPUT_CSC_C21_C22 0x4338\n#define mmDCP3_INPUT_CSC_C23_C24 0x4339\n#define mmDCP3_INPUT_CSC_C31_C32 0x433A\n#define mmDCP3_INPUT_CSC_C33_C34 0x433B\n#define mmDCP3_INPUT_CSC_CONTROL 0x4335\n#define mmDCP3_INPUT_GAMMA_CONTROL 0x4310\n#define mmDCP3_KEY_CONTROL 0x4353\n#define mmDCP3_KEY_RANGE_ALPHA 0x4354\n#define mmDCP3_KEY_RANGE_BLUE 0x4357\n#define mmDCP3_KEY_RANGE_GREEN 0x4356\n#define mmDCP3_KEY_RANGE_RED 0x4355\n#define mmDCP3_OUTPUT_CSC_C11_C12 0x433D\n#define mmDCP3_OUTPUT_CSC_C13_C14 0x433E\n#define mmDCP3_OUTPUT_CSC_C21_C22 0x433F\n#define mmDCP3_OUTPUT_CSC_C23_C24 0x4340\n#define mmDCP3_OUTPUT_CSC_C31_C32 0x4341\n#define mmDCP3_OUTPUT_CSC_C33_C34 0x4342\n#define mmDCP3_OUTPUT_CSC_CONTROL 0x433C\n#define mmDCP3_OUT_ROUND_CONTROL 0x4351\n#define mmDCP3_OVL_CONTROL1 0x431D\n#define mmDCP3_OVL_CONTROL2 0x431E\n#define mmDCP3_OVL_DFQ_CONTROL 0x4329\n#define mmDCP3_OVL_DFQ_STATUS 0x432A\n#define mmDCP3_OVL_ENABLE 0x431C\n#define mmDCP3_OVL_END 0x4326\n#define mmDCP3_OVL_PITCH 0x4321\n#define mmDCP3_OVLSCL_EDGE_PIXEL_CNTL 0x432C\n#define mmDCP3_OVL_SECONDARY_SURFACE_ADDRESS 0x4392\n#define mmDCP3_OVL_SECONDARY_SURFACE_ADDRESS_HIGH 0x4394\n#define mmDCP3_OVL_START 0x4325\n#define mmDCP3_OVL_STEREOSYNC_FLIP 0x4393\n#define mmDCP3_OVL_SURFACE_ADDRESS 0x4320\n#define mmDCP3_OVL_SURFACE_ADDRESS_HIGH 0x4322\n#define mmDCP3_OVL_SURFACE_ADDRESS_HIGH_INUSE 0x432B\n#define mmDCP3_OVL_SURFACE_ADDRESS_INUSE 0x4328\n#define mmDCP3_OVL_SURFACE_OFFSET_X 0x4323\n#define mmDCP3_OVL_SURFACE_OFFSET_Y 0x4324\n#define mmDCP3_OVL_SWAP_CNTL 0x431F\n#define mmDCP3_OVL_UPDATE 0x4327\n#define mmDCP3_PRESCALE_GRPH_CONTROL 0x432D\n#define mmDCP3_PRESCALE_OVL_CONTROL 0x4331\n#define mmDCP3_PRESCALE_VALUES_GRPH_B 0x4330\n#define mmDCP3_PRESCALE_VALUES_GRPH_G 0x432F\n#define mmDCP3_PRESCALE_VALUES_GRPH_R 0x432E\n#define mmDCP3_PRESCALE_VALUES_OVL_CB 0x4332\n#define mmDCP3_PRESCALE_VALUES_OVL_CR 0x4334\n#define mmDCP3_PRESCALE_VALUES_OVL_Y 0x4333\n#define mmDCP3_REGAMMA_CNTLA_END_CNTL1 0x43A6\n#define mmDCP3_REGAMMA_CNTLA_END_CNTL2 0x43A7\n#define mmDCP3_REGAMMA_CNTLA_REGION_0_1 0x43A8\n#define mmDCP3_REGAMMA_CNTLA_REGION_10_11 0x43AD\n#define mmDCP3_REGAMMA_CNTLA_REGION_12_13 0x43AE\n#define mmDCP3_REGAMMA_CNTLA_REGION_14_15 0x43AF\n#define mmDCP3_REGAMMA_CNTLA_REGION_2_3 0x43A9\n#define mmDCP3_REGAMMA_CNTLA_REGION_4_5 0x43AA\n#define mmDCP3_REGAMMA_CNTLA_REGION_6_7 0x43AB\n#define mmDCP3_REGAMMA_CNTLA_REGION_8_9 0x43AC\n#define mmDCP3_REGAMMA_CNTLA_SLOPE_CNTL 0x43A5\n#define mmDCP3_REGAMMA_CNTLA_START_CNTL 0x43A4\n#define mmDCP3_REGAMMA_CNTLB_END_CNTL1 0x43B2\n#define mmDCP3_REGAMMA_CNTLB_END_CNTL2 0x43B3\n#define mmDCP3_REGAMMA_CNTLB_REGION_0_1 0x43B4\n#define mmDCP3_REGAMMA_CNTLB_REGION_10_11 0x43B9\n#define mmDCP3_REGAMMA_CNTLB_REGION_12_13 0x43BA\n#define mmDCP3_REGAMMA_CNTLB_REGION_14_15 0x43BB\n#define mmDCP3_REGAMMA_CNTLB_REGION_2_3 0x43B5\n#define mmDCP3_REGAMMA_CNTLB_REGION_4_5 0x43B6\n#define mmDCP3_REGAMMA_CNTLB_REGION_6_7 0x43B7\n#define mmDCP3_REGAMMA_CNTLB_REGION_8_9 0x43B8\n#define mmDCP3_REGAMMA_CNTLB_SLOPE_CNTL 0x43B1\n#define mmDCP3_REGAMMA_CNTLB_START_CNTL 0x43B0\n#define mmDCP3_REGAMMA_CONTROL 0x43A0\n#define mmDCP3_REGAMMA_LUT_DATA 0x43A2\n#define mmDCP3_REGAMMA_LUT_INDEX 0x43A1\n#define mmDCP3_REGAMMA_LUT_WRITE_EN_MASK 0x43A3\n#define mmDCP4_COMM_MATRIXA_TRANS_C11_C12 0x4643\n#define mmDCP4_COMM_MATRIXA_TRANS_C13_C14 0x4644\n#define mmDCP4_COMM_MATRIXA_TRANS_C21_C22 0x4645\n#define mmDCP4_COMM_MATRIXA_TRANS_C23_C24 0x4646\n#define mmDCP4_COMM_MATRIXA_TRANS_C31_C32 0x4647\n#define mmDCP4_COMM_MATRIXA_TRANS_C33_C34 0x4648\n#define mmDCP4_COMM_MATRIXB_TRANS_C11_C12 0x4649\n#define mmDCP4_COMM_MATRIXB_TRANS_C13_C14 0x464A\n#define mmDCP4_COMM_MATRIXB_TRANS_C21_C22 0x464B\n#define mmDCP4_COMM_MATRIXB_TRANS_C23_C24 0x464C\n#define mmDCP4_COMM_MATRIXB_TRANS_C31_C32 0x464D\n#define mmDCP4_COMM_MATRIXB_TRANS_C33_C34 0x464E\n#define mmDCP4_CUR_COLOR1 0x466C\n#define mmDCP4_CUR_COLOR2 0x466D\n#define mmDCP4_CUR_CONTROL 0x4666\n#define mmDCP4_CUR_HOT_SPOT 0x466B\n#define mmDCP4_CUR_POSITION 0x466A\n#define mmDCP4_CUR_REQUEST_FILTER_CNTL 0x4699\n#define mmDCP4_CUR_SIZE 0x4668\n#define mmDCP4_CUR_SURFACE_ADDRESS 0x4667\n#define mmDCP4_CUR_SURFACE_ADDRESS_HIGH 0x4669\n#define mmDCP4_CUR_UPDATE 0x466E\n#define mmDCP4_DC_LUT_30_COLOR 0x467C\n#define mmDCP4_DC_LUT_AUTOFILL 0x467F\n#define mmDCP4_DC_LUT_BLACK_OFFSET_BLUE 0x4681\n#define mmDCP4_DC_LUT_BLACK_OFFSET_GREEN 0x4682\n#define mmDCP4_DC_LUT_BLACK_OFFSET_RED 0x4683\n#define mmDCP4_DC_LUT_CONTROL 0x4680\n#define mmDCP4_DC_LUT_PWL_DATA 0x467B\n#define mmDCP4_DC_LUT_RW_INDEX 0x4679\n#define mmDCP4_DC_LUT_RW_MODE 0x4678\n#define mmDCP4_DC_LUT_SEQ_COLOR 0x467A\n#define mmDCP4_DC_LUT_VGA_ACCESS_ENABLE 0x467D\n#define mmDCP4_DC_LUT_WHITE_OFFSET_BLUE 0x4684\n#define mmDCP4_DC_LUT_WHITE_OFFSET_GREEN 0x4685\n#define mmDCP4_DC_LUT_WHITE_OFFSET_RED 0x4686\n#define mmDCP4_DC_LUT_WRITE_EN_MASK 0x467E\n#define mmDCP4_DCP_CRC_CONTROL 0x4687\n#define mmDCP4_DCP_CRC_CURRENT 0x4689\n#define mmDCP4_DCP_CRC_LAST 0x468B\n#define mmDCP4_DCP_CRC_MASK 0x4688\n#define mmDCP4_DCP_DEBUG 0x468D\n#define mmDCP4_DCP_DEBUG2 0x4698\n#define mmDCP4_DCP_FP_CONVERTED_FIELD 0x4665\n#define mmDCP4_DCP_GSL_CONTROL 0x4690\n#define mmDCP4_DCP_LB_DATA_GAP_BETWEEN_CHUNK 0x4691\n#define mmDCP4_DCP_RANDOM_SEEDS 0x4661\n#define mmDCP4_DCP_SPATIAL_DITHER_CNTL 0x4660\n#define mmDCP4_DCP_TEST_DEBUG_DATA 0x4696\n#define mmDCP4_DCP_TEST_DEBUG_INDEX 0x4695\n#define mmDCP4_DEGAMMA_CONTROL 0x4658\n#define mmDCP4_DENORM_CONTROL 0x4650\n#define mmDCP4_GAMUT_REMAP_C11_C12 0x465A\n#define mmDCP4_GAMUT_REMAP_C13_C14 0x465B\n#define mmDCP4_GAMUT_REMAP_C21_C22 0x465C\n#define mmDCP4_GAMUT_REMAP_C23_C24 0x465D\n#define mmDCP4_GAMUT_REMAP_C31_C32 0x465E\n#define mmDCP4_GAMUT_REMAP_C33_C34 0x465F\n#define mmDCP4_GAMUT_REMAP_CONTROL 0x4659\n#define mmDCP4_GRPH_COMPRESS_PITCH 0x461A\n#define mmDCP4_GRPH_COMPRESS_SURFACE_ADDRESS 0x4619\n#define mmDCP4_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH 0x461B\n#define mmDCP4_GRPH_CONTROL 0x4601\n#define mmDCP4_GRPH_DFQ_CONTROL 0x4614\n#define mmDCP4_GRPH_DFQ_STATUS 0x4615\n#define mmDCP4_GRPH_ENABLE 0x4600\n#define mmDCP4_GRPH_FLIP_CONTROL 0x4612\n#define mmDCP4_GRPH_INTERRUPT_CONTROL 0x4617\n#define mmDCP4_GRPH_INTERRUPT_STATUS 0x4616\n#define mmDCP4_GRPH_LUT_10BIT_BYPASS 0x4602\n#define mmDCP4_GRPH_PITCH 0x4606\n#define mmDCP4_GRPH_PRIMARY_SURFACE_ADDRESS 0x4604\n#define mmDCP4_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH 0x4607\n#define mmDCP4_GRPH_SECONDARY_SURFACE_ADDRESS 0x4605\n#define mmDCP4_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH 0x4608\n#define mmDCP4_GRPH_STEREOSYNC_FLIP 0x4697\n#define mmDCP4_GRPH_SURFACE_ADDRESS_HIGH_INUSE 0x4618\n#define mmDCP4_GRPH_SURFACE_ADDRESS_INUSE 0x4613\n#define mmDCP4_GRPH_SURFACE_OFFSET_X 0x4609\n#define mmDCP4_GRPH_SURFACE_OFFSET_Y 0x460A\n#define mmDCP4_GRPH_SWAP_CNTL 0x4603\n#define mmDCP4_GRPH_UPDATE 0x4611\n#define mmDCP4_GRPH_X_END 0x460D\n#define mmDCP4_GRPH_X_START 0x460B\n#define mmDCP4_GRPH_Y_END 0x460E\n#define mmDCP4_GRPH_Y_START 0x460C\n#define mmDCP4_INPUT_CSC_C11_C12 0x4636\n#define mmDCP4_INPUT_CSC_C13_C14 0x4637\n#define mmDCP4_INPUT_CSC_C21_C22 0x4638\n#define mmDCP4_INPUT_CSC_C23_C24 0x4639\n#define mmDCP4_INPUT_CSC_C31_C32 0x463A\n#define mmDCP4_INPUT_CSC_C33_C34 0x463B\n#define mmDCP4_INPUT_CSC_CONTROL 0x4635\n#define mmDCP4_INPUT_GAMMA_CONTROL 0x4610\n#define mmDCP4_KEY_CONTROL 0x4653\n#define mmDCP4_KEY_RANGE_ALPHA 0x4654\n#define mmDCP4_KEY_RANGE_BLUE 0x4657\n#define mmDCP4_KEY_RANGE_GREEN 0x4656\n#define mmDCP4_KEY_RANGE_RED 0x4655\n#define mmDCP4_OUTPUT_CSC_C11_C12 0x463D\n#define mmDCP4_OUTPUT_CSC_C13_C14 0x463E\n#define mmDCP4_OUTPUT_CSC_C21_C22 0x463F\n#define mmDCP4_OUTPUT_CSC_C23_C24 0x4640\n#define mmDCP4_OUTPUT_CSC_C31_C32 0x4641\n#define mmDCP4_OUTPUT_CSC_C33_C34 0x4642\n#define mmDCP4_OUTPUT_CSC_CONTROL 0x463C\n#define mmDCP4_OUT_ROUND_CONTROL 0x4651\n#define mmDCP4_OVL_CONTROL1 0x461D\n#define mmDCP4_OVL_CONTROL2 0x461E\n#define mmDCP4_OVL_DFQ_CONTROL 0x4629\n#define mmDCP4_OVL_DFQ_STATUS 0x462A\n#define mmDCP4_OVL_ENABLE 0x461C\n#define mmDCP4_OVL_END 0x4626\n#define mmDCP4_OVL_PITCH 0x4621\n#define mmDCP4_OVLSCL_EDGE_PIXEL_CNTL 0x462C\n#define mmDCP4_OVL_SECONDARY_SURFACE_ADDRESS 0x4692\n#define mmDCP4_OVL_SECONDARY_SURFACE_ADDRESS_HIGH 0x4694\n#define mmDCP4_OVL_START 0x4625\n#define mmDCP4_OVL_STEREOSYNC_FLIP 0x4693\n#define mmDCP4_OVL_SURFACE_ADDRESS 0x4620\n#define mmDCP4_OVL_SURFACE_ADDRESS_HIGH 0x4622\n#define mmDCP4_OVL_SURFACE_ADDRESS_HIGH_INUSE 0x462B\n#define mmDCP4_OVL_SURFACE_ADDRESS_INUSE 0x4628\n#define mmDCP4_OVL_SURFACE_OFFSET_X 0x4623\n#define mmDCP4_OVL_SURFACE_OFFSET_Y 0x4624\n#define mmDCP4_OVL_SWAP_CNTL 0x461F\n#define mmDCP4_OVL_UPDATE 0x4627\n#define mmDCP4_PRESCALE_GRPH_CONTROL 0x462D\n#define mmDCP4_PRESCALE_OVL_CONTROL 0x4631\n#define mmDCP4_PRESCALE_VALUES_GRPH_B 0x4630\n#define mmDCP4_PRESCALE_VALUES_GRPH_G 0x462F\n#define mmDCP4_PRESCALE_VALUES_GRPH_R 0x462E\n#define mmDCP4_PRESCALE_VALUES_OVL_CB 0x4632\n#define mmDCP4_PRESCALE_VALUES_OVL_CR 0x4634\n#define mmDCP4_PRESCALE_VALUES_OVL_Y 0x4633\n#define mmDCP4_REGAMMA_CNTLA_END_CNTL1 0x46A6\n#define mmDCP4_REGAMMA_CNTLA_END_CNTL2 0x46A7\n#define mmDCP4_REGAMMA_CNTLA_REGION_0_1 0x46A8\n#define mmDCP4_REGAMMA_CNTLA_REGION_10_11 0x46AD\n#define mmDCP4_REGAMMA_CNTLA_REGION_12_13 0x46AE\n#define mmDCP4_REGAMMA_CNTLA_REGION_14_15 0x46AF\n#define mmDCP4_REGAMMA_CNTLA_REGION_2_3 0x46A9\n#define mmDCP4_REGAMMA_CNTLA_REGION_4_5 0x46AA\n#define mmDCP4_REGAMMA_CNTLA_REGION_6_7 0x46AB\n#define mmDCP4_REGAMMA_CNTLA_REGION_8_9 0x46AC\n#define mmDCP4_REGAMMA_CNTLA_SLOPE_CNTL 0x46A5\n#define mmDCP4_REGAMMA_CNTLA_START_CNTL 0x46A4\n#define mmDCP4_REGAMMA_CNTLB_END_CNTL1 0x46B2\n#define mmDCP4_REGAMMA_CNTLB_END_CNTL2 0x46B3\n#define mmDCP4_REGAMMA_CNTLB_REGION_0_1 0x46B4\n#define mmDCP4_REGAMMA_CNTLB_REGION_10_11 0x46B9\n#define mmDCP4_REGAMMA_CNTLB_REGION_12_13 0x46BA\n#define mmDCP4_REGAMMA_CNTLB_REGION_14_15 0x46BB\n#define mmDCP4_REGAMMA_CNTLB_REGION_2_3 0x46B5\n#define mmDCP4_REGAMMA_CNTLB_REGION_4_5 0x46B6\n#define mmDCP4_REGAMMA_CNTLB_REGION_6_7 0x46B7\n#define mmDCP4_REGAMMA_CNTLB_REGION_8_9 0x46B8\n#define mmDCP4_REGAMMA_CNTLB_SLOPE_CNTL 0x46B1\n#define mmDCP4_REGAMMA_CNTLB_START_CNTL 0x46B0\n#define mmDCP4_REGAMMA_CONTROL 0x46A0\n#define mmDCP4_REGAMMA_LUT_DATA 0x46A2\n#define mmDCP4_REGAMMA_LUT_INDEX 0x46A1\n#define mmDCP4_REGAMMA_LUT_WRITE_EN_MASK 0x46A3\n#define mmDCP5_COMM_MATRIXA_TRANS_C11_C12 0x4943\n#define mmDCP5_COMM_MATRIXA_TRANS_C13_C14 0x4944\n#define mmDCP5_COMM_MATRIXA_TRANS_C21_C22 0x4945\n#define mmDCP5_COMM_MATRIXA_TRANS_C23_C24 0x4946\n#define mmDCP5_COMM_MATRIXA_TRANS_C31_C32 0x4947\n#define mmDCP5_COMM_MATRIXA_TRANS_C33_C34 0x4948\n#define mmDCP5_COMM_MATRIXB_TRANS_C11_C12 0x4949\n#define mmDCP5_COMM_MATRIXB_TRANS_C13_C14 0x494A\n#define mmDCP5_COMM_MATRIXB_TRANS_C21_C22 0x494B\n#define mmDCP5_COMM_MATRIXB_TRANS_C23_C24 0x494C\n#define mmDCP5_COMM_MATRIXB_TRANS_C31_C32 0x494D\n#define mmDCP5_COMM_MATRIXB_TRANS_C33_C34 0x494E\n#define mmDCP5_CUR_COLOR1 0x496C\n#define mmDCP5_CUR_COLOR2 0x496D\n#define mmDCP5_CUR_CONTROL 0x4966\n#define mmDCP5_CUR_HOT_SPOT 0x496B\n#define mmDCP5_CUR_POSITION 0x496A\n#define mmDCP5_CUR_REQUEST_FILTER_CNTL 0x4999\n#define mmDCP5_CUR_SIZE 0x4968\n#define mmDCP5_CUR_SURFACE_ADDRESS 0x4967\n#define mmDCP5_CUR_SURFACE_ADDRESS_HIGH 0x4969\n#define mmDCP5_CUR_UPDATE 0x496E\n#define mmDCP5_DC_LUT_30_COLOR 0x497C\n#define mmDCP5_DC_LUT_AUTOFILL 0x497F\n#define mmDCP5_DC_LUT_BLACK_OFFSET_BLUE 0x4981\n#define mmDCP5_DC_LUT_BLACK_OFFSET_GREEN 0x4982\n#define mmDCP5_DC_LUT_BLACK_OFFSET_RED 0x4983\n#define mmDCP5_DC_LUT_CONTROL 0x4980\n#define mmDCP5_DC_LUT_PWL_DATA 0x497B\n#define mmDCP5_DC_LUT_RW_INDEX 0x4979\n#define mmDCP5_DC_LUT_RW_MODE 0x4978\n#define mmDCP5_DC_LUT_SEQ_COLOR 0x497A\n#define mmDCP5_DC_LUT_VGA_ACCESS_ENABLE 0x497D\n#define mmDCP5_DC_LUT_WHITE_OFFSET_BLUE 0x4984\n#define mmDCP5_DC_LUT_WHITE_OFFSET_GREEN 0x4985\n#define mmDCP5_DC_LUT_WHITE_OFFSET_RED 0x4986\n#define mmDCP5_DC_LUT_WRITE_EN_MASK 0x497E\n#define mmDCP5_DCP_CRC_CONTROL 0x4987\n#define mmDCP5_DCP_CRC_CURRENT 0x4989\n#define mmDCP5_DCP_CRC_LAST 0x498B\n#define mmDCP5_DCP_CRC_MASK 0x4988\n#define mmDCP5_DCP_DEBUG 0x498D\n#define mmDCP5_DCP_DEBUG2 0x4998\n#define mmDCP5_DCP_FP_CONVERTED_FIELD 0x4965\n#define mmDCP5_DCP_GSL_CONTROL 0x4990\n#define mmDCP5_DCP_LB_DATA_GAP_BETWEEN_CHUNK 0x4991\n#define mmDCP5_DCP_RANDOM_SEEDS 0x4961\n#define mmDCP5_DCP_SPATIAL_DITHER_CNTL 0x4960\n#define mmDCP5_DCP_TEST_DEBUG_DATA 0x4996\n#define mmDCP5_DCP_TEST_DEBUG_INDEX 0x4995\n#define mmDCP5_DEGAMMA_CONTROL 0x4958\n#define mmDCP5_DENORM_CONTROL 0x4950\n#define mmDCP5_GAMUT_REMAP_C11_C12 0x495A\n#define mmDCP5_GAMUT_REMAP_C13_C14 0x495B\n#define mmDCP5_GAMUT_REMAP_C21_C22 0x495C\n#define mmDCP5_GAMUT_REMAP_C23_C24 0x495D\n#define mmDCP5_GAMUT_REMAP_C31_C32 0x495E\n#define mmDCP5_GAMUT_REMAP_C33_C34 0x495F\n#define mmDCP5_GAMUT_REMAP_CONTROL 0x4959\n#define mmDCP5_GRPH_COMPRESS_PITCH 0x491A\n#define mmDCP5_GRPH_COMPRESS_SURFACE_ADDRESS 0x4919\n#define mmDCP5_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH 0x491B\n#define mmDCP5_GRPH_CONTROL 0x4901\n#define mmDCP5_GRPH_DFQ_CONTROL 0x4914\n#define mmDCP5_GRPH_DFQ_STATUS 0x4915\n#define mmDCP5_GRPH_ENABLE 0x4900\n#define mmDCP5_GRPH_FLIP_CONTROL 0x4912\n#define mmDCP5_GRPH_INTERRUPT_CONTROL 0x4917\n#define mmDCP5_GRPH_INTERRUPT_STATUS 0x4916\n#define mmDCP5_GRPH_LUT_10BIT_BYPASS 0x4902\n#define mmDCP5_GRPH_PITCH 0x4906\n#define mmDCP5_GRPH_PRIMARY_SURFACE_ADDRESS 0x4904\n#define mmDCP5_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH 0x4907\n#define mmDCP5_GRPH_SECONDARY_SURFACE_ADDRESS 0x4905\n#define mmDCP5_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH 0x4908\n#define mmDCP5_GRPH_STEREOSYNC_FLIP 0x4997\n#define mmDCP5_GRPH_SURFACE_ADDRESS_HIGH_INUSE 0x4918\n#define mmDCP5_GRPH_SURFACE_ADDRESS_INUSE 0x4913\n#define mmDCP5_GRPH_SURFACE_OFFSET_X 0x4909\n#define mmDCP5_GRPH_SURFACE_OFFSET_Y 0x490A\n#define mmDCP5_GRPH_SWAP_CNTL 0x4903\n#define mmDCP5_GRPH_UPDATE 0x4911\n#define mmDCP5_GRPH_X_END 0x490D\n#define mmDCP5_GRPH_X_START 0x490B\n#define mmDCP5_GRPH_Y_END 0x490E\n#define mmDCP5_GRPH_Y_START 0x490C\n#define mmDCP5_INPUT_CSC_C11_C12 0x4936\n#define mmDCP5_INPUT_CSC_C13_C14 0x4937\n#define mmDCP5_INPUT_CSC_C21_C22 0x4938\n#define mmDCP5_INPUT_CSC_C23_C24 0x4939\n#define mmDCP5_INPUT_CSC_C31_C32 0x493A\n#define mmDCP5_INPUT_CSC_C33_C34 0x493B\n#define mmDCP5_INPUT_CSC_CONTROL 0x4935\n#define mmDCP5_INPUT_GAMMA_CONTROL 0x4910\n#define mmDCP5_KEY_CONTROL 0x4953\n#define mmDCP5_KEY_RANGE_ALPHA 0x4954\n#define mmDCP5_KEY_RANGE_BLUE 0x4957\n#define mmDCP5_KEY_RANGE_GREEN 0x4956\n#define mmDCP5_KEY_RANGE_RED 0x4955\n#define mmDCP5_OUTPUT_CSC_C11_C12 0x493D\n#define mmDCP5_OUTPUT_CSC_C13_C14 0x493E\n#define mmDCP5_OUTPUT_CSC_C21_C22 0x493F\n#define mmDCP5_OUTPUT_CSC_C23_C24 0x4940\n#define mmDCP5_OUTPUT_CSC_C31_C32 0x4941\n#define mmDCP5_OUTPUT_CSC_C33_C34 0x4942\n#define mmDCP5_OUTPUT_CSC_CONTROL 0x493C\n#define mmDCP5_OUT_ROUND_CONTROL 0x4951\n#define mmDCP5_OVL_CONTROL1 0x491D\n#define mmDCP5_OVL_CONTROL2 0x491E\n#define mmDCP5_OVL_DFQ_CONTROL 0x4929\n#define mmDCP5_OVL_DFQ_STATUS 0x492A\n#define mmDCP5_OVL_ENABLE 0x491C\n#define mmDCP5_OVL_END 0x4926\n#define mmDCP5_OVL_PITCH 0x4921\n#define mmDCP5_OVLSCL_EDGE_PIXEL_CNTL 0x492C\n#define mmDCP5_OVL_SECONDARY_SURFACE_ADDRESS 0x4992\n#define mmDCP5_OVL_SECONDARY_SURFACE_ADDRESS_HIGH 0x4994\n#define mmDCP5_OVL_START 0x4925\n#define mmDCP5_OVL_STEREOSYNC_FLIP 0x4993\n#define mmDCP5_OVL_SURFACE_ADDRESS 0x4920\n#define mmDCP5_OVL_SURFACE_ADDRESS_HIGH 0x4922\n#define mmDCP5_OVL_SURFACE_ADDRESS_HIGH_INUSE 0x492B\n#define mmDCP5_OVL_SURFACE_ADDRESS_INUSE 0x4928\n#define mmDCP5_OVL_SURFACE_OFFSET_X 0x4923\n#define mmDCP5_OVL_SURFACE_OFFSET_Y 0x4924\n#define mmDCP5_OVL_SWAP_CNTL 0x491F\n#define mmDCP5_OVL_UPDATE 0x4927\n#define mmDCP5_PRESCALE_GRPH_CONTROL 0x492D\n#define mmDCP5_PRESCALE_OVL_CONTROL 0x4931\n#define mmDCP5_PRESCALE_VALUES_GRPH_B 0x4930\n#define mmDCP5_PRESCALE_VALUES_GRPH_G 0x492F\n#define mmDCP5_PRESCALE_VALUES_GRPH_R 0x492E\n#define mmDCP5_PRESCALE_VALUES_OVL_CB 0x4932\n#define mmDCP5_PRESCALE_VALUES_OVL_CR 0x4934\n#define mmDCP5_PRESCALE_VALUES_OVL_Y 0x4933\n#define mmDCP5_REGAMMA_CNTLA_END_CNTL1 0x49A6\n#define mmDCP5_REGAMMA_CNTLA_END_CNTL2 0x49A7\n#define mmDCP5_REGAMMA_CNTLA_REGION_0_1 0x49A8\n#define mmDCP5_REGAMMA_CNTLA_REGION_10_11 0x49AD\n#define mmDCP5_REGAMMA_CNTLA_REGION_12_13 0x49AE\n#define mmDCP5_REGAMMA_CNTLA_REGION_14_15 0x49AF\n#define mmDCP5_REGAMMA_CNTLA_REGION_2_3 0x49A9\n#define mmDCP5_REGAMMA_CNTLA_REGION_4_5 0x49AA\n#define mmDCP5_REGAMMA_CNTLA_REGION_6_7 0x49AB\n#define mmDCP5_REGAMMA_CNTLA_REGION_8_9 0x49AC\n#define mmDCP5_REGAMMA_CNTLA_SLOPE_CNTL 0x49A5\n#define mmDCP5_REGAMMA_CNTLA_START_CNTL 0x49A4\n#define mmDCP5_REGAMMA_CNTLB_END_CNTL1 0x49B2\n#define mmDCP5_REGAMMA_CNTLB_END_CNTL2 0x49B3\n#define mmDCP5_REGAMMA_CNTLB_REGION_0_1 0x49B4\n#define mmDCP5_REGAMMA_CNTLB_REGION_10_11 0x49B9\n#define mmDCP5_REGAMMA_CNTLB_REGION_12_13 0x49BA\n#define mmDCP5_REGAMMA_CNTLB_REGION_14_15 0x49BB\n#define mmDCP5_REGAMMA_CNTLB_REGION_2_3 0x49B5\n#define mmDCP5_REGAMMA_CNTLB_REGION_4_5 0x49B6\n#define mmDCP5_REGAMMA_CNTLB_REGION_6_7 0x49B7\n#define mmDCP5_REGAMMA_CNTLB_REGION_8_9 0x49B8\n#define mmDCP5_REGAMMA_CNTLB_SLOPE_CNTL 0x49B1\n#define mmDCP5_REGAMMA_CNTLB_START_CNTL 0x49B0\n#define mmDCP5_REGAMMA_CONTROL 0x49A0\n#define mmDCP5_REGAMMA_LUT_DATA 0x49A2\n#define mmDCP5_REGAMMA_LUT_INDEX 0x49A1\n#define mmDCP5_REGAMMA_LUT_WRITE_EN_MASK 0x49A3\n#define mmDC_PAD_EXTERN_SIG 0x1902\n#define mmDCP_CRC_CONTROL 0x1A87\n#define mmDCP_CRC_CURRENT 0x1A89\n#define mmDCP_CRC_LAST 0x1A8B\n#define mmDCP_CRC_MASK 0x1A88\n#define mmDCP_DEBUG 0x1A8D\n#define mmDCP_DEBUG2 0x1A98\n#define mmDCP_FP_CONVERTED_FIELD 0x1A65\n#define mmDC_PGCNTL_STATUS_REG 0x177E\n#define mmDC_PGFSM_CONFIG_REG 0x177C\n#define mmDC_PGFSM_WRITE_REG 0x177D\n#define mmDCP_GSL_CONTROL 0x1A90\n#define mmDCPG_TEST_DEBUG_DATA 0x177B\n#define mmDCPG_TEST_DEBUG_INDEX 0x1779\n#define mmDC_PINSTRAPS 0x1917\n#define mmDCP_LB_DATA_GAP_BETWEEN_CHUNK 0x1A91\n#define mmDCP_RANDOM_SEEDS 0x1A61\n#define mmDCP_SPATIAL_DITHER_CNTL 0x1A60\n#define mmDCP_TEST_DEBUG_DATA 0x1A96\n#define mmDCP_TEST_DEBUG_INDEX 0x1A95\n#define mmDC_RBBMIF_RDWR_CNTL1 0x031A\n#define mmDC_RBBMIF_RDWR_CNTL2 0x031D\n#define mmDC_REF_CLK_CNTL 0x1903\n#define mmDC_XDMA_INTERFACE_CNTL 0x0327\n#define mmDEGAMMA_CONTROL 0x1A58\n#define mmDENORM_CONTROL 0x1A50\n#define mmDENTIST_DISPCLK_CNTL 0x0124\n#define mmDIG0_AFMT_60958_0 0x1C41\n#define mmDIG0_AFMT_60958_1 0x1C42\n#define mmDIG0_AFMT_60958_2 0x1C48\n#define mmDIG0_AFMT_AUDIO_CRC_CONTROL 0x1C43\n#define mmDIG0_AFMT_AUDIO_CRC_RESULT 0x1C49\n#define mmDIG0_AFMT_AUDIO_DBG_DTO_CNTL 0x1C52\n#define mmDIG0_AFMT_AUDIO_INFO0 0x1C3F\n#define mmDIG0_AFMT_AUDIO_INFO1 0x1C40\n#define mmDIG0_AFMT_AUDIO_PACKET_CONTROL 0x1C4B\n#define mmDIG0_AFMT_AUDIO_PACKET_CONTROL2 0x1C17\n#define mmDIG0_AFMT_AUDIO_SRC_CONTROL 0x1C4F\n#define mmDIG0_AFMT_AVI_INFO0 0x1C21\n#define mmDIG0_AFMT_AVI_INFO1 0x1C22\n#define mmDIG0_AFMT_AVI_INFO2 0x1C23\n#define mmDIG0_AFMT_AVI_INFO3 0x1C24\n#define mmDIG0_AFMT_GENERIC_0 0x1C28\n#define mmDIG0_AFMT_GENERIC_1 0x1C29\n#define mmDIG0_AFMT_GENERIC_2 0x1C2A\n#define mmDIG0_AFMT_GENERIC_3 0x1C2B\n#define mmDIG0_AFMT_GENERIC_4 0x1C2C\n#define mmDIG0_AFMT_GENERIC_5 0x1C2D\n#define mmDIG0_AFMT_GENERIC_6 0x1C2E\n#define mmDIG0_AFMT_GENERIC_7 0x1C2F\n#define mmDIG0_AFMT_GENERIC_HDR 0x1C27\n#define mmDIG0_AFMT_INFOFRAME_CONTROL0 0x1C4D\n#define mmDIG0_AFMT_INTERRUPT_STATUS 0x1C14\n#define mmDIG0_AFMT_ISRC1_0 0x1C18\n#define mmDIG0_AFMT_ISRC1_1 0x1C19\n#define mmDIG0_AFMT_ISRC1_2 0x1C1A\n#define mmDIG0_AFMT_ISRC1_3 0x1C1B\n#define mmDIG0_AFMT_ISRC1_4 0x1C1C\n#define mmDIG0_AFMT_ISRC2_0 0x1C1D\n#define mmDIG0_AFMT_ISRC2_1 0x1C1E\n#define mmDIG0_AFMT_ISRC2_2 0x1C1F\n#define mmDIG0_AFMT_ISRC2_3 0x1C20\n#define mmDIG0_AFMT_MPEG_INFO0 0x1C25\n#define mmDIG0_AFMT_MPEG_INFO1 0x1C26\n#define mmDIG0_AFMT_RAMP_CONTROL0 0x1C44\n#define mmDIG0_AFMT_RAMP_CONTROL1 0x1C45\n#define mmDIG0_AFMT_RAMP_CONTROL2 0x1C46\n#define mmDIG0_AFMT_RAMP_CONTROL3 0x1C47\n#define mmDIG0_AFMT_STATUS 0x1C4A\n#define mmDIG0_AFMT_VBI_PACKET_CONTROL 0x1C4C\n#define mmDIG0_DIG_BE_CNTL 0x1C50\n#define mmDIG0_DIG_BE_EN_CNTL 0x1C51\n#define mmDIG0_DIG_CLOCK_PATTERN 0x1C03\n#define mmDIG0_DIG_DISPCLK_SWITCH_CNTL 0x1C08\n#define mmDIG0_DIG_DISPCLK_SWITCH_STATUS 0x1C09\n#define mmDIG0_DIG_FE_CNTL 0x1C00\n#define mmDIG0_DIG_FIFO_STATUS 0x1C0A\n#define mmDIG0_DIG_LANE_ENABLE 0x1C8D\n#define mmDIG0_DIG_OUTPUT_CRC_CNTL 0x1C01\n#define mmDIG0_DIG_OUTPUT_CRC_RESULT 0x1C02\n#define mmDIG0_DIG_RANDOM_PATTERN_SEED 0x1C05\n#define mmDIG0_DIG_TEST_PATTERN 0x1C04\n#define mmDIG0_HDMI_ACR_32_0 0x1C37\n#define mmDIG0_HDMI_ACR_32_1 0x1C38\n#define mmDIG0_HDMI_ACR_44_0 0x1C39\n#define mmDIG0_HDMI_ACR_44_1 0x1C3A\n#define mmDIG0_HDMI_ACR_48_0 0x1C3B\n#define mmDIG0_HDMI_ACR_48_1 0x1C3C\n#define mmDIG0_HDMI_ACR_PACKET_CONTROL 0x1C0F\n#define mmDIG0_HDMI_ACR_STATUS_0 0x1C3D\n#define mmDIG0_HDMI_ACR_STATUS_1 0x1C3E\n#define mmDIG0_HDMI_AUDIO_PACKET_CONTROL 0x1C0E\n#define mmDIG0_HDMI_CONTROL 0x1C0C\n#define mmDIG0_HDMI_GC 0x1C16\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL0 0x1C13\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL1 0x1C30\n#define mmDIG0_HDMI_INFOFRAME_CONTROL0 0x1C11\n#define mmDIG0_HDMI_INFOFRAME_CONTROL1 0x1C12\n#define mmDIG0_HDMI_STATUS 0x1C0D\n#define mmDIG0_HDMI_VBI_PACKET_CONTROL 0x1C10\n#define mmDIG0_LVDS_DATA_CNTL 0x1C8C\n#define mmDIG0_TMDS_CNTL 0x1C7C\n#define mmDIG0_TMDS_CONTROL0_FEEDBACK 0x1C7E\n#define mmDIG0_TMDS_CONTROL_CHAR 0x1C7D\n#define mmDIG0_TMDS_CTL0_1_GEN_CNTL 0x1C86\n#define mmDIG0_TMDS_CTL2_3_GEN_CNTL 0x1C87\n#define mmDIG0_TMDS_CTL_BITS 0x1C83\n#define mmDIG0_TMDS_DCBALANCER_CONTROL 0x1C84\n#define mmDIG0_TMDS_DEBUG 0x1C82\n#define mmDIG0_TMDS_STEREOSYNC_CTL_SEL 0x1C7F\n#define mmDIG0_TMDS_SYNC_CHAR_PATTERN_0_1 0x1C80\n#define mmDIG0_TMDS_SYNC_CHAR_PATTERN_2_3 0x1C81\n#define mmDIG1_AFMT_60958_0 0x1F41\n#define mmDIG1_AFMT_60958_1 0x1F42\n#define mmDIG1_AFMT_60958_2 0x1F48\n#define mmDIG1_AFMT_AUDIO_CRC_CONTROL 0x1F43\n#define mmDIG1_AFMT_AUDIO_CRC_RESULT 0x1F49\n#define mmDIG1_AFMT_AUDIO_DBG_DTO_CNTL 0x1F52\n#define mmDIG1_AFMT_AUDIO_INFO0 0x1F3F\n#define mmDIG1_AFMT_AUDIO_INFO1 0x1F40\n#define mmDIG1_AFMT_AUDIO_PACKET_CONTROL 0x1F4B\n#define mmDIG1_AFMT_AUDIO_PACKET_CONTROL2 0x1F17\n#define mmDIG1_AFMT_AUDIO_SRC_CONTROL 0x1F4F\n#define mmDIG1_AFMT_AVI_INFO0 0x1F21\n#define mmDIG1_AFMT_AVI_INFO1 0x1F22\n#define mmDIG1_AFMT_AVI_INFO2 0x1F23\n#define mmDIG1_AFMT_AVI_INFO3 0x1F24\n#define mmDIG1_AFMT_GENERIC_0 0x1F28\n#define mmDIG1_AFMT_GENERIC_1 0x1F29\n#define mmDIG1_AFMT_GENERIC_2 0x1F2A\n#define mmDIG1_AFMT_GENERIC_3 0x1F2B\n#define mmDIG1_AFMT_GENERIC_4 0x1F2C\n#define mmDIG1_AFMT_GENERIC_5 0x1F2D\n#define mmDIG1_AFMT_GENERIC_6 0x1F2E\n#define mmDIG1_AFMT_GENERIC_7 0x1F2F\n#define mmDIG1_AFMT_GENERIC_HDR 0x1F27\n#define mmDIG1_AFMT_INFOFRAME_CONTROL0 0x1F4D\n#define mmDIG1_AFMT_INTERRUPT_STATUS 0x1F14\n#define mmDIG1_AFMT_ISRC1_0 0x1F18\n#define mmDIG1_AFMT_ISRC1_1 0x1F19\n#define mmDIG1_AFMT_ISRC1_2 0x1F1A\n#define mmDIG1_AFMT_ISRC1_3 0x1F1B\n#define mmDIG1_AFMT_ISRC1_4 0x1F1C\n#define mmDIG1_AFMT_ISRC2_0 0x1F1D\n#define mmDIG1_AFMT_ISRC2_1 0x1F1E\n#define mmDIG1_AFMT_ISRC2_2 0x1F1F\n#define mmDIG1_AFMT_ISRC2_3 0x1F20\n#define mmDIG1_AFMT_MPEG_INFO0 0x1F25\n#define mmDIG1_AFMT_MPEG_INFO1 0x1F26\n#define mmDIG1_AFMT_RAMP_CONTROL0 0x1F44\n#define mmDIG1_AFMT_RAMP_CONTROL1 0x1F45\n#define mmDIG1_AFMT_RAMP_CONTROL2 0x1F46\n#define mmDIG1_AFMT_RAMP_CONTROL3 0x1F47\n#define mmDIG1_AFMT_STATUS 0x1F4A\n#define mmDIG1_AFMT_VBI_PACKET_CONTROL 0x1F4C\n#define mmDIG1_DIG_BE_CNTL 0x1F50\n#define mmDIG1_DIG_BE_EN_CNTL 0x1F51\n#define mmDIG1_DIG_CLOCK_PATTERN 0x1F03\n#define mmDIG1_DIG_DISPCLK_SWITCH_CNTL 0x1F08\n#define mmDIG1_DIG_DISPCLK_SWITCH_STATUS 0x1F09\n#define mmDIG1_DIG_FE_CNTL 0x1F00\n#define mmDIG1_DIG_FIFO_STATUS 0x1F0A\n#define mmDIG1_DIG_LANE_ENABLE 0x1F8D\n#define mmDIG1_DIG_OUTPUT_CRC_CNTL 0x1F01\n#define mmDIG1_DIG_OUTPUT_CRC_RESULT 0x1F02\n#define mmDIG1_DIG_RANDOM_PATTERN_SEED 0x1F05\n#define mmDIG1_DIG_TEST_PATTERN 0x1F04\n#define mmDIG1_HDMI_ACR_32_0 0x1F37\n#define mmDIG1_HDMI_ACR_32_1 0x1F38\n#define mmDIG1_HDMI_ACR_44_0 0x1F39\n#define mmDIG1_HDMI_ACR_44_1 0x1F3A\n#define mmDIG1_HDMI_ACR_48_0 0x1F3B\n#define mmDIG1_HDMI_ACR_48_1 0x1F3C\n#define mmDIG1_HDMI_ACR_PACKET_CONTROL 0x1F0F\n#define mmDIG1_HDMI_ACR_STATUS_0 0x1F3D\n#define mmDIG1_HDMI_ACR_STATUS_1 0x1F3E\n#define mmDIG1_HDMI_AUDIO_PACKET_CONTROL 0x1F0E\n#define mmDIG1_HDMI_CONTROL 0x1F0C\n#define mmDIG1_HDMI_GC 0x1F16\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL0 0x1F13\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL1 0x1F30\n#define mmDIG1_HDMI_INFOFRAME_CONTROL0 0x1F11\n#define mmDIG1_HDMI_INFOFRAME_CONTROL1 0x1F12\n#define mmDIG1_HDMI_STATUS 0x1F0D\n#define mmDIG1_HDMI_VBI_PACKET_CONTROL 0x1F10\n#define mmDIG1_LVDS_DATA_CNTL 0x1F8C\n#define mmDIG1_TMDS_CNTL 0x1F7C\n#define mmDIG1_TMDS_CONTROL0_FEEDBACK 0x1F7E\n#define mmDIG1_TMDS_CONTROL_CHAR 0x1F7D\n#define mmDIG1_TMDS_CTL0_1_GEN_CNTL 0x1F86\n#define mmDIG1_TMDS_CTL2_3_GEN_CNTL 0x1F87\n#define mmDIG1_TMDS_CTL_BITS 0x1F83\n#define mmDIG1_TMDS_DCBALANCER_CONTROL 0x1F84\n#define mmDIG1_TMDS_DEBUG 0x1F82\n#define mmDIG1_TMDS_STEREOSYNC_CTL_SEL 0x1F7F\n#define mmDIG1_TMDS_SYNC_CHAR_PATTERN_0_1 0x1F80\n#define mmDIG1_TMDS_SYNC_CHAR_PATTERN_2_3 0x1F81\n#define mmDIG2_AFMT_60958_0 0x4241\n#define mmDIG2_AFMT_60958_1 0x4242\n#define mmDIG2_AFMT_60958_2 0x4248\n#define mmDIG2_AFMT_AUDIO_CRC_CONTROL 0x4243\n#define mmDIG2_AFMT_AUDIO_CRC_RESULT 0x4249\n#define mmDIG2_AFMT_AUDIO_DBG_DTO_CNTL 0x4252\n#define mmDIG2_AFMT_AUDIO_INFO0 0x423F\n#define mmDIG2_AFMT_AUDIO_INFO1 0x4240\n#define mmDIG2_AFMT_AUDIO_PACKET_CONTROL 0x424B\n#define mmDIG2_AFMT_AUDIO_PACKET_CONTROL2 0x4217\n#define mmDIG2_AFMT_AUDIO_SRC_CONTROL 0x424F\n#define mmDIG2_AFMT_AVI_INFO0 0x4221\n#define mmDIG2_AFMT_AVI_INFO1 0x4222\n#define mmDIG2_AFMT_AVI_INFO2 0x4223\n#define mmDIG2_AFMT_AVI_INFO3 0x4224\n#define mmDIG2_AFMT_GENERIC_0 0x4228\n#define mmDIG2_AFMT_GENERIC_1 0x4229\n#define mmDIG2_AFMT_GENERIC_2 0x422A\n#define mmDIG2_AFMT_GENERIC_3 0x422B\n#define mmDIG2_AFMT_GENERIC_4 0x422C\n#define mmDIG2_AFMT_GENERIC_5 0x422D\n#define mmDIG2_AFMT_GENERIC_6 0x422E\n#define mmDIG2_AFMT_GENERIC_7 0x422F\n#define mmDIG2_AFMT_GENERIC_HDR 0x4227\n#define mmDIG2_AFMT_INFOFRAME_CONTROL0 0x424D\n#define mmDIG2_AFMT_INTERRUPT_STATUS 0x4214\n#define mmDIG2_AFMT_ISRC1_0 0x4218\n#define mmDIG2_AFMT_ISRC1_1 0x4219\n#define mmDIG2_AFMT_ISRC1_2 0x421A\n#define mmDIG2_AFMT_ISRC1_3 0x421B\n#define mmDIG2_AFMT_ISRC1_4 0x421C\n#define mmDIG2_AFMT_ISRC2_0 0x421D\n#define mmDIG2_AFMT_ISRC2_1 0x421E\n#define mmDIG2_AFMT_ISRC2_2 0x421F\n#define mmDIG2_AFMT_ISRC2_3 0x4220\n#define mmDIG2_AFMT_MPEG_INFO0 0x4225\n#define mmDIG2_AFMT_MPEG_INFO1 0x4226\n#define mmDIG2_AFMT_RAMP_CONTROL0 0x4244\n#define mmDIG2_AFMT_RAMP_CONTROL1 0x4245\n#define mmDIG2_AFMT_RAMP_CONTROL2 0x4246\n#define mmDIG2_AFMT_RAMP_CONTROL3 0x4247\n#define mmDIG2_AFMT_STATUS 0x424A\n#define mmDIG2_AFMT_VBI_PACKET_CONTROL 0x424C\n#define mmDIG2_DIG_BE_CNTL 0x4250\n#define mmDIG2_DIG_BE_EN_CNTL 0x4251\n#define mmDIG2_DIG_CLOCK_PATTERN 0x4203\n#define mmDIG2_DIG_DISPCLK_SWITCH_CNTL 0x4208\n#define mmDIG2_DIG_DISPCLK_SWITCH_STATUS 0x4209\n#define mmDIG2_DIG_FE_CNTL 0x4200\n#define mmDIG2_DIG_FIFO_STATUS 0x420A\n#define mmDIG2_DIG_LANE_ENABLE 0x428D\n#define mmDIG2_DIG_OUTPUT_CRC_CNTL 0x4201\n#define mmDIG2_DIG_OUTPUT_CRC_RESULT 0x4202\n#define mmDIG2_DIG_RANDOM_PATTERN_SEED 0x4205\n#define mmDIG2_DIG_TEST_PATTERN 0x4204\n#define mmDIG2_HDMI_ACR_32_0 0x4237\n#define mmDIG2_HDMI_ACR_32_1 0x4238\n#define mmDIG2_HDMI_ACR_44_0 0x4239\n#define mmDIG2_HDMI_ACR_44_1 0x423A\n#define mmDIG2_HDMI_ACR_48_0 0x423B\n#define mmDIG2_HDMI_ACR_48_1 0x423C\n#define mmDIG2_HDMI_ACR_PACKET_CONTROL 0x420F\n#define mmDIG2_HDMI_ACR_STATUS_0 0x423D\n#define mmDIG2_HDMI_ACR_STATUS_1 0x423E\n#define mmDIG2_HDMI_AUDIO_PACKET_CONTROL 0x420E\n#define mmDIG2_HDMI_CONTROL 0x420C\n#define mmDIG2_HDMI_GC 0x4216\n#define mmDIG2_HDMI_GENERIC_PACKET_CONTROL0 0x4213\n#define mmDIG2_HDMI_GENERIC_PACKET_CONTROL1 0x4230\n#define mmDIG2_HDMI_INFOFRAME_CONTROL0 0x4211\n#define mmDIG2_HDMI_INFOFRAME_CONTROL1 0x4212\n#define mmDIG2_HDMI_STATUS 0x420D\n#define mmDIG2_HDMI_VBI_PACKET_CONTROL 0x4210\n#define mmDIG2_LVDS_DATA_CNTL 0x428C\n#define mmDIG2_TMDS_CNTL 0x427C\n#define mmDIG2_TMDS_CONTROL0_FEEDBACK 0x427E\n#define mmDIG2_TMDS_CONTROL_CHAR 0x427D\n#define mmDIG2_TMDS_CTL0_1_GEN_CNTL 0x4286\n#define mmDIG2_TMDS_CTL2_3_GEN_CNTL 0x4287\n#define mmDIG2_TMDS_CTL_BITS 0x4283\n#define mmDIG2_TMDS_DCBALANCER_CONTROL 0x4284\n#define mmDIG2_TMDS_DEBUG 0x4282\n#define mmDIG2_TMDS_STEREOSYNC_CTL_SEL 0x427F\n#define mmDIG2_TMDS_SYNC_CHAR_PATTERN_0_1 0x4280\n#define mmDIG2_TMDS_SYNC_CHAR_PATTERN_2_3 0x4281\n#define mmDIG3_AFMT_60958_0 0x4541\n#define mmDIG3_AFMT_60958_1 0x4542\n#define mmDIG3_AFMT_60958_2 0x4548\n#define mmDIG3_AFMT_AUDIO_CRC_CONTROL 0x4543\n#define mmDIG3_AFMT_AUDIO_CRC_RESULT 0x4549\n#define mmDIG3_AFMT_AUDIO_DBG_DTO_CNTL 0x4552\n#define mmDIG3_AFMT_AUDIO_INFO0 0x453F\n#define mmDIG3_AFMT_AUDIO_INFO1 0x4540\n#define mmDIG3_AFMT_AUDIO_PACKET_CONTROL 0x454B\n#define mmDIG3_AFMT_AUDIO_PACKET_CONTROL2 0x4517\n#define mmDIG3_AFMT_AUDIO_SRC_CONTROL 0x454F\n#define mmDIG3_AFMT_AVI_INFO0 0x4521\n#define mmDIG3_AFMT_AVI_INFO1 0x4522\n#define mmDIG3_AFMT_AVI_INFO2 0x4523\n#define mmDIG3_AFMT_AVI_INFO3 0x4524\n#define mmDIG3_AFMT_GENERIC_0 0x4528\n#define mmDIG3_AFMT_GENERIC_1 0x4529\n#define mmDIG3_AFMT_GENERIC_2 0x452A\n#define mmDIG3_AFMT_GENERIC_3 0x452B\n#define mmDIG3_AFMT_GENERIC_4 0x452C\n#define mmDIG3_AFMT_GENERIC_5 0x452D\n#define mmDIG3_AFMT_GENERIC_6 0x452E\n#define mmDIG3_AFMT_GENERIC_7 0x452F\n#define mmDIG3_AFMT_GENERIC_HDR 0x4527\n#define mmDIG3_AFMT_INFOFRAME_CONTROL0 0x454D\n#define mmDIG3_AFMT_INTERRUPT_STATUS 0x4514\n#define mmDIG3_AFMT_ISRC1_0 0x4518\n#define mmDIG3_AFMT_ISRC1_1 0x4519\n#define mmDIG3_AFMT_ISRC1_2 0x451A\n#define mmDIG3_AFMT_ISRC1_3 0x451B\n#define mmDIG3_AFMT_ISRC1_4 0x451C\n#define mmDIG3_AFMT_ISRC2_0 0x451D\n#define mmDIG3_AFMT_ISRC2_1 0x451E\n#define mmDIG3_AFMT_ISRC2_2 0x451F\n#define mmDIG3_AFMT_ISRC2_3 0x4520\n#define mmDIG3_AFMT_MPEG_INFO0 0x4525\n#define mmDIG3_AFMT_MPEG_INFO1 0x4526\n#define mmDIG3_AFMT_RAMP_CONTROL0 0x4544\n#define mmDIG3_AFMT_RAMP_CONTROL1 0x4545\n#define mmDIG3_AFMT_RAMP_CONTROL2 0x4546\n#define mmDIG3_AFMT_RAMP_CONTROL3 0x4547\n#define mmDIG3_AFMT_STATUS 0x454A\n#define mmDIG3_AFMT_VBI_PACKET_CONTROL 0x454C\n#define mmDIG3_DIG_BE_CNTL 0x4550\n#define mmDIG3_DIG_BE_EN_CNTL 0x4551\n#define mmDIG3_DIG_CLOCK_PATTERN 0x4503\n#define mmDIG3_DIG_DISPCLK_SWITCH_CNTL 0x4508\n#define mmDIG3_DIG_DISPCLK_SWITCH_STATUS 0x4509\n#define mmDIG3_DIG_FE_CNTL 0x4500\n#define mmDIG3_DIG_FIFO_STATUS 0x450A\n#define mmDIG3_DIG_LANE_ENABLE 0x458D\n#define mmDIG3_DIG_OUTPUT_CRC_CNTL 0x4501\n#define mmDIG3_DIG_OUTPUT_CRC_RESULT 0x4502\n#define mmDIG3_DIG_RANDOM_PATTERN_SEED 0x4505\n#define mmDIG3_DIG_TEST_PATTERN 0x4504\n#define mmDIG3_HDMI_ACR_32_0 0x4537\n#define mmDIG3_HDMI_ACR_32_1 0x4538\n#define mmDIG3_HDMI_ACR_44_0 0x4539\n#define mmDIG3_HDMI_ACR_44_1 0x453A\n#define mmDIG3_HDMI_ACR_48_0 0x453B\n#define mmDIG3_HDMI_ACR_48_1 0x453C\n#define mmDIG3_HDMI_ACR_PACKET_CONTROL 0x450F\n#define mmDIG3_HDMI_ACR_STATUS_0 0x453D\n#define mmDIG3_HDMI_ACR_STATUS_1 0x453E\n#define mmDIG3_HDMI_AUDIO_PACKET_CONTROL 0x450E\n#define mmDIG3_HDMI_CONTROL 0x450C\n#define mmDIG3_HDMI_GC 0x4516\n#define mmDIG3_HDMI_GENERIC_PACKET_CONTROL0 0x4513\n#define mmDIG3_HDMI_GENERIC_PACKET_CONTROL1 0x4530\n#define mmDIG3_HDMI_INFOFRAME_CONTROL0 0x4511\n#define mmDIG3_HDMI_INFOFRAME_CONTROL1 0x4512\n#define mmDIG3_HDMI_STATUS 0x450D\n#define mmDIG3_HDMI_VBI_PACKET_CONTROL 0x4510\n#define mmDIG3_LVDS_DATA_CNTL 0x458C\n#define mmDIG3_TMDS_CNTL 0x457C\n#define mmDIG3_TMDS_CONTROL0_FEEDBACK 0x457E\n#define mmDIG3_TMDS_CONTROL_CHAR 0x457D\n#define mmDIG3_TMDS_CTL0_1_GEN_CNTL 0x4586\n#define mmDIG3_TMDS_CTL2_3_GEN_CNTL 0x4587\n#define mmDIG3_TMDS_CTL_BITS 0x4583\n#define mmDIG3_TMDS_DCBALANCER_CONTROL 0x4584\n#define mmDIG3_TMDS_DEBUG 0x4582\n#define mmDIG3_TMDS_STEREOSYNC_CTL_SEL 0x457F\n#define mmDIG3_TMDS_SYNC_CHAR_PATTERN_0_1 0x4580\n#define mmDIG3_TMDS_SYNC_CHAR_PATTERN_2_3 0x4581\n#define mmDIG4_AFMT_60958_0 0x4841\n#define mmDIG4_AFMT_60958_1 0x4842\n#define mmDIG4_AFMT_60958_2 0x4848\n#define mmDIG4_AFMT_AUDIO_CRC_CONTROL 0x4843\n#define mmDIG4_AFMT_AUDIO_CRC_RESULT 0x4849\n#define mmDIG4_AFMT_AUDIO_DBG_DTO_CNTL 0x4852\n#define mmDIG4_AFMT_AUDIO_INFO0 0x483F\n#define mmDIG4_AFMT_AUDIO_INFO1 0x4840\n#define mmDIG4_AFMT_AUDIO_PACKET_CONTROL 0x484B\n#define mmDIG4_AFMT_AUDIO_PACKET_CONTROL2 0x4817\n#define mmDIG4_AFMT_AUDIO_SRC_CONTROL 0x484F\n#define mmDIG4_AFMT_AVI_INFO0 0x4821\n#define mmDIG4_AFMT_AVI_INFO1 0x4822\n#define mmDIG4_AFMT_AVI_INFO2 0x4823\n#define mmDIG4_AFMT_AVI_INFO3 0x4824\n#define mmDIG4_AFMT_GENERIC_0 0x4828\n#define mmDIG4_AFMT_GENERIC_1 0x4829\n#define mmDIG4_AFMT_GENERIC_2 0x482A\n#define mmDIG4_AFMT_GENERIC_3 0x482B\n#define mmDIG4_AFMT_GENERIC_4 0x482C\n#define mmDIG4_AFMT_GENERIC_5 0x482D\n#define mmDIG4_AFMT_GENERIC_6 0x482E\n#define mmDIG4_AFMT_GENERIC_7 0x482F\n#define mmDIG4_AFMT_GENERIC_HDR 0x4827\n#define mmDIG4_AFMT_INFOFRAME_CONTROL0 0x484D\n#define mmDIG4_AFMT_INTERRUPT_STATUS 0x4814\n#define mmDIG4_AFMT_ISRC1_0 0x4818\n#define mmDIG4_AFMT_ISRC1_1 0x4819\n#define mmDIG4_AFMT_ISRC1_2 0x481A\n#define mmDIG4_AFMT_ISRC1_3 0x481B\n#define mmDIG4_AFMT_ISRC1_4 0x481C\n#define mmDIG4_AFMT_ISRC2_0 0x481D\n#define mmDIG4_AFMT_ISRC2_1 0x481E\n#define mmDIG4_AFMT_ISRC2_2 0x481F\n#define mmDIG4_AFMT_ISRC2_3 0x4820\n#define mmDIG4_AFMT_MPEG_INFO0 0x4825\n#define mmDIG4_AFMT_MPEG_INFO1 0x4826\n#define mmDIG4_AFMT_RAMP_CONTROL0 0x4844\n#define mmDIG4_AFMT_RAMP_CONTROL1 0x4845\n#define mmDIG4_AFMT_RAMP_CONTROL2 0x4846\n#define mmDIG4_AFMT_RAMP_CONTROL3 0x4847\n#define mmDIG4_AFMT_STATUS 0x484A\n#define mmDIG4_AFMT_VBI_PACKET_CONTROL 0x484C\n#define mmDIG4_DIG_BE_CNTL 0x4850\n#define mmDIG4_DIG_BE_EN_CNTL 0x4851\n#define mmDIG4_DIG_CLOCK_PATTERN 0x4803\n#define mmDIG4_DIG_DISPCLK_SWITCH_CNTL 0x4808\n#define mmDIG4_DIG_DISPCLK_SWITCH_STATUS 0x4809\n#define mmDIG4_DIG_FE_CNTL 0x4800\n#define mmDIG4_DIG_FIFO_STATUS 0x480A\n#define mmDIG4_DIG_LANE_ENABLE 0x488D\n#define mmDIG4_DIG_OUTPUT_CRC_CNTL 0x4801\n#define mmDIG4_DIG_OUTPUT_CRC_RESULT 0x4802\n#define mmDIG4_DIG_RANDOM_PATTERN_SEED 0x4805\n#define mmDIG4_DIG_TEST_PATTERN 0x4804\n#define mmDIG4_HDMI_ACR_32_0 0x4837\n#define mmDIG4_HDMI_ACR_32_1 0x4838\n#define mmDIG4_HDMI_ACR_44_0 0x4839\n#define mmDIG4_HDMI_ACR_44_1 0x483A\n#define mmDIG4_HDMI_ACR_48_0 0x483B\n#define mmDIG4_HDMI_ACR_48_1 0x483C\n#define mmDIG4_HDMI_ACR_PACKET_CONTROL 0x480F\n#define mmDIG4_HDMI_ACR_STATUS_0 0x483D\n#define mmDIG4_HDMI_ACR_STATUS_1 0x483E\n#define mmDIG4_HDMI_AUDIO_PACKET_CONTROL 0x480E\n#define mmDIG4_HDMI_CONTROL 0x480C\n#define mmDIG4_HDMI_GC 0x4816\n#define mmDIG4_HDMI_GENERIC_PACKET_CONTROL0 0x4813\n#define mmDIG4_HDMI_GENERIC_PACKET_CONTROL1 0x4830\n#define mmDIG4_HDMI_INFOFRAME_CONTROL0 0x4811\n#define mmDIG4_HDMI_INFOFRAME_CONTROL1 0x4812\n#define mmDIG4_HDMI_STATUS 0x480D\n#define mmDIG4_HDMI_VBI_PACKET_CONTROL 0x4810\n#define mmDIG4_LVDS_DATA_CNTL 0x488C\n#define mmDIG4_TMDS_CNTL 0x487C\n#define mmDIG4_TMDS_CONTROL0_FEEDBACK 0x487E\n#define mmDIG4_TMDS_CONTROL_CHAR 0x487D\n#define mmDIG4_TMDS_CTL0_1_GEN_CNTL 0x4886\n#define mmDIG4_TMDS_CTL2_3_GEN_CNTL 0x4887\n#define mmDIG4_TMDS_CTL_BITS 0x4883\n#define mmDIG4_TMDS_DCBALANCER_CONTROL 0x4884\n#define mmDIG4_TMDS_DEBUG 0x4882\n#define mmDIG4_TMDS_STEREOSYNC_CTL_SEL 0x487F\n#define mmDIG4_TMDS_SYNC_CHAR_PATTERN_0_1 0x4880\n#define mmDIG4_TMDS_SYNC_CHAR_PATTERN_2_3 0x4881\n#define mmDIG5_AFMT_60958_0 0x4B41\n#define mmDIG5_AFMT_60958_1 0x4B42\n#define mmDIG5_AFMT_60958_2 0x4B48\n#define mmDIG5_AFMT_AUDIO_CRC_CONTROL 0x4B43\n#define mmDIG5_AFMT_AUDIO_CRC_RESULT 0x4B49\n#define mmDIG5_AFMT_AUDIO_DBG_DTO_CNTL 0x4B52\n#define mmDIG5_AFMT_AUDIO_INFO0 0x4B3F\n#define mmDIG5_AFMT_AUDIO_INFO1 0x4B40\n#define mmDIG5_AFMT_AUDIO_PACKET_CONTROL 0x4B4B\n#define mmDIG5_AFMT_AUDIO_PACKET_CONTROL2 0x4B17\n#define mmDIG5_AFMT_AUDIO_SRC_CONTROL 0x4B4F\n#define mmDIG5_AFMT_AVI_INFO0 0x4B21\n#define mmDIG5_AFMT_AVI_INFO1 0x4B22\n#define mmDIG5_AFMT_AVI_INFO2 0x4B23\n#define mmDIG5_AFMT_AVI_INFO3 0x4B24\n#define mmDIG5_AFMT_GENERIC_0 0x4B28\n#define mmDIG5_AFMT_GENERIC_1 0x4B29\n#define mmDIG5_AFMT_GENERIC_2 0x4B2A\n#define mmDIG5_AFMT_GENERIC_3 0x4B2B\n#define mmDIG5_AFMT_GENERIC_4 0x4B2C\n#define mmDIG5_AFMT_GENERIC_5 0x4B2D\n#define mmDIG5_AFMT_GENERIC_6 0x4B2E\n#define mmDIG5_AFMT_GENERIC_7 0x4B2F\n#define mmDIG5_AFMT_GENERIC_HDR 0x4B27\n#define mmDIG5_AFMT_INFOFRAME_CONTROL0 0x4B4D\n#define mmDIG5_AFMT_INTERRUPT_STATUS 0x4B14\n#define mmDIG5_AFMT_ISRC1_0 0x4B18\n#define mmDIG5_AFMT_ISRC1_1 0x4B19\n#define mmDIG5_AFMT_ISRC1_2 0x4B1A\n#define mmDIG5_AFMT_ISRC1_3 0x4B1B\n#define mmDIG5_AFMT_ISRC1_4 0x4B1C\n#define mmDIG5_AFMT_ISRC2_0 0x4B1D\n#define mmDIG5_AFMT_ISRC2_1 0x4B1E\n#define mmDIG5_AFMT_ISRC2_2 0x4B1F\n#define mmDIG5_AFMT_ISRC2_3 0x4B20\n#define mmDIG5_AFMT_MPEG_INFO0 0x4B25\n#define mmDIG5_AFMT_MPEG_INFO1 0x4B26\n#define mmDIG5_AFMT_RAMP_CONTROL0 0x4B44\n#define mmDIG5_AFMT_RAMP_CONTROL1 0x4B45\n#define mmDIG5_AFMT_RAMP_CONTROL2 0x4B46\n#define mmDIG5_AFMT_RAMP_CONTROL3 0x4B47\n#define mmDIG5_AFMT_STATUS 0x4B4A\n#define mmDIG5_AFMT_VBI_PACKET_CONTROL 0x4B4C\n#define mmDIG5_DIG_BE_CNTL 0x4B50\n#define mmDIG5_DIG_BE_EN_CNTL 0x4B51\n#define mmDIG5_DIG_CLOCK_PATTERN 0x4B03\n#define mmDIG5_DIG_DISPCLK_SWITCH_CNTL 0x4B08\n#define mmDIG5_DIG_DISPCLK_SWITCH_STATUS 0x4B09\n#define mmDIG5_DIG_FE_CNTL 0x4B00\n#define mmDIG5_DIG_FIFO_STATUS 0x4B0A\n#define mmDIG5_DIG_LANE_ENABLE 0x4B8D\n#define mmDIG5_DIG_OUTPUT_CRC_CNTL 0x4B01\n#define mmDIG5_DIG_OUTPUT_CRC_RESULT 0x4B02\n#define mmDIG5_DIG_RANDOM_PATTERN_SEED 0x4B05\n#define mmDIG5_DIG_TEST_PATTERN 0x4B04\n#define mmDIG5_HDMI_ACR_32_0 0x4B37\n#define mmDIG5_HDMI_ACR_32_1 0x4B38\n#define mmDIG5_HDMI_ACR_44_0 0x4B39\n#define mmDIG5_HDMI_ACR_44_1 0x4B3A\n#define mmDIG5_HDMI_ACR_48_0 0x4B3B\n#define mmDIG5_HDMI_ACR_48_1 0x4B3C\n#define mmDIG5_HDMI_ACR_PACKET_CONTROL 0x4B0F\n#define mmDIG5_HDMI_ACR_STATUS_0 0x4B3D\n#define mmDIG5_HDMI_ACR_STATUS_1 0x4B3E\n#define mmDIG5_HDMI_AUDIO_PACKET_CONTROL 0x4B0E\n#define mmDIG5_HDMI_CONTROL 0x4B0C\n#define mmDIG5_HDMI_GC 0x4B16\n#define mmDIG5_HDMI_GENERIC_PACKET_CONTROL0 0x4B13\n#define mmDIG5_HDMI_GENERIC_PACKET_CONTROL1 0x4B30\n#define mmDIG5_HDMI_INFOFRAME_CONTROL0 0x4B11\n#define mmDIG5_HDMI_INFOFRAME_CONTROL1 0x4B12\n#define mmDIG5_HDMI_STATUS 0x4B0D\n#define mmDIG5_HDMI_VBI_PACKET_CONTROL 0x4B10\n#define mmDIG5_LVDS_DATA_CNTL 0x4B8C\n#define mmDIG5_TMDS_CNTL 0x4B7C\n#define mmDIG5_TMDS_CONTROL0_FEEDBACK 0x4B7E\n#define mmDIG5_TMDS_CONTROL_CHAR 0x4B7D\n#define mmDIG5_TMDS_CTL0_1_GEN_CNTL 0x4B86\n#define mmDIG5_TMDS_CTL2_3_GEN_CNTL 0x4B87\n#define mmDIG5_TMDS_CTL_BITS 0x4B83\n#define mmDIG5_TMDS_DCBALANCER_CONTROL 0x4B84\n#define mmDIG5_TMDS_DEBUG 0x4B82\n#define mmDIG5_TMDS_STEREOSYNC_CTL_SEL 0x4B7F\n#define mmDIG5_TMDS_SYNC_CHAR_PATTERN_0_1 0x4B80\n#define mmDIG5_TMDS_SYNC_CHAR_PATTERN_2_3 0x4B81\n#define mmDIG_BE_CNTL 0x1C50\n#define mmDIG_BE_EN_CNTL 0x1C51\n#define mmDIG_CLOCK_PATTERN 0x1C03\n#define mmDIG_DISPCLK_SWITCH_CNTL 0x1C08\n#define mmDIG_DISPCLK_SWITCH_STATUS 0x1C09\n#define mmDIG_FE_CNTL 0x1C00\n#define mmDIG_FIFO_STATUS 0x1C0A\n#define mmDIG_LANE_ENABLE 0x1C8D\n#define mmDIG_OUTPUT_CRC_CNTL 0x1C01\n#define mmDIG_OUTPUT_CRC_RESULT 0x1C02\n#define mmDIG_RANDOM_PATTERN_SEED 0x1C05\n#define mmDIG_SOFT_RESET 0x013D\n#define mmDIG_TEST_PATTERN 0x1C04\n#define mmDISPCLK_CGTT_BLK_CTRL_REG 0x0135\n#define mmDISPCLK_FREQ_CHANGE_CNTL 0x0131\n#define mmDISP_INTERRUPT_STATUS 0x183D\n#define mmDISP_INTERRUPT_STATUS_CONTINUE 0x183E\n#define mmDISP_INTERRUPT_STATUS_CONTINUE2 0x183F\n#define mmDISP_INTERRUPT_STATUS_CONTINUE3 0x1840\n#define mmDISP_INTERRUPT_STATUS_CONTINUE4 0x1853\n#define mmDISP_INTERRUPT_STATUS_CONTINUE5 0x1854\n#define mmDISPOUT_STEREOSYNC_SEL 0x18BF\n#define mmDISPPLL_BG_CNTL 0x013C\n#define mmDISP_TIMER_CONTROL 0x1842\n#define mmDMCU_CTRL 0x1600\n#define mmDMCU_ERAM_RD_CTRL 0x160B\n#define mmDMCU_ERAM_RD_DATA 0x160C\n#define mmDMCU_ERAM_WR_CTRL 0x1609\n#define mmDMCU_ERAM_WR_DATA 0x160A\n#define mmDMCU_EVENT_TRIGGER 0x1611\n#define mmDMCU_FW_CHECKSUM_SMPL_BYTE_POS 0x161A\n#define mmDMCU_FW_CS_HI 0x1606\n#define mmDMCU_FW_CS_LO 0x1607\n#define mmDMCU_FW_END_ADDR 0x1604\n#define mmDMCU_FW_ISR_START_ADDR 0x1605\n#define mmDMCU_FW_START_ADDR 0x1603\n#define mmDMCU_INT_CNT 0x1619\n#define mmDMCU_INTERRUPT_STATUS 0x1614\n#define mmDMCU_INTERRUPT_TO_HOST_EN_MASK 0x1615\n#define mmDMCU_INTERRUPT_TO_UC_EN_MASK 0x1616\n#define mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL 0x1617\n#define mmDMCU_IRAM_RD_CTRL 0x160F\n#define mmDMCU_IRAM_RD_DATA 0x1610\n#define mmDMCU_IRAM_WR_CTRL 0x160D\n#define mmDMCU_IRAM_WR_DATA 0x160E\n#define mmDMCU_PC_START_ADDR 0x1602\n#define mmDMCU_RAM_ACCESS_CTRL 0x1608\n#define mmDMCU_STATUS 0x1601\n#define mmDMCU_TEST_DEBUG_DATA 0x1627\n#define mmDMCU_TEST_DEBUG_INDEX 0x1626\n#define mmDMCU_UC_CLK_GATING_CNTL 0x161B\n#define mmDMCU_UC_INTERNAL_INT_STATUS 0x1612\n#define mmDMIF_ADDR_CALC 0x0300\n#define mmDMIF_ADDR_CONFIG 0x02F5\n#define mmDMIF_ARBITRATION_CONTROL 0x02F9\n#define mmDMIF_CONTROL 0x02F6\n#define mmDMIF_HW_DEBUG 0x02F8\n#define mmDMIF_PG0_DPG_PIPE_ARBITRATION_CONTROL1 0x1B30\n#define mmDMIF_PG0_DPG_PIPE_ARBITRATION_CONTROL2 0x1B31\n#define mmDMIF_PG0_DPG_PIPE_DPM_CONTROL 0x1B34\n#define mmDMIF_PG0_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL 0x1B36\n#define mmDMIF_PG0_DPG_PIPE_STUTTER_CONTROL 0x1B35\n#define mmDMIF_PG0_DPG_PIPE_STUTTER_CONTROL_NONLPTCH 0x1B37\n#define mmDMIF_PG0_DPG_PIPE_URGENCY_CONTROL 0x1B33\n#define mmDMIF_PG0_DPG_TEST_DEBUG_DATA 0x1B39\n#define mmDMIF_PG0_DPG_TEST_DEBUG_INDEX 0x1B38\n#define mmDMIF_PG1_DPG_PIPE_ARBITRATION_CONTROL1 0x1E30\n#define mmDMIF_PG1_DPG_PIPE_ARBITRATION_CONTROL2 0x1E31\n#define mmDMIF_PG1_DPG_PIPE_DPM_CONTROL 0x1E34\n#define mmDMIF_PG1_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL 0x1E36\n#define mmDMIF_PG1_DPG_PIPE_STUTTER_CONTROL 0x1E35\n#define mmDMIF_PG1_DPG_PIPE_STUTTER_CONTROL_NONLPTCH 0x1E37\n#define mmDMIF_PG1_DPG_PIPE_URGENCY_CONTROL 0x1E33\n#define mmDMIF_PG1_DPG_TEST_DEBUG_DATA 0x1E39\n#define mmDMIF_PG1_DPG_TEST_DEBUG_INDEX 0x1E38\n#define mmDMIF_PG2_DPG_PIPE_ARBITRATION_CONTROL1 0x4130\n#define mmDMIF_PG2_DPG_PIPE_ARBITRATION_CONTROL2 0x4131\n#define mmDMIF_PG2_DPG_PIPE_DPM_CONTROL 0x4134\n#define mmDMIF_PG2_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL 0x4136\n#define mmDMIF_PG2_DPG_PIPE_STUTTER_CONTROL 0x4135\n#define mmDMIF_PG2_DPG_PIPE_STUTTER_CONTROL_NONLPTCH 0x4137\n#define mmDMIF_PG2_DPG_PIPE_URGENCY_CONTROL 0x4133\n#define mmDMIF_PG2_DPG_TEST_DEBUG_DATA 0x4139\n#define mmDMIF_PG2_DPG_TEST_DEBUG_INDEX 0x4138\n#define mmDMIF_PG3_DPG_PIPE_ARBITRATION_CONTROL1 0x4430\n#define mmDMIF_PG3_DPG_PIPE_ARBITRATION_CONTROL2 0x4431\n#define mmDMIF_PG3_DPG_PIPE_DPM_CONTROL 0x4434\n#define mmDMIF_PG3_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL 0x4436\n#define mmDMIF_PG3_DPG_PIPE_STUTTER_CONTROL 0x4435\n#define mmDMIF_PG3_DPG_PIPE_STUTTER_CONTROL_NONLPTCH 0x4437\n#define mmDMIF_PG3_DPG_PIPE_URGENCY_CONTROL 0x4433\n#define mmDMIF_PG3_DPG_TEST_DEBUG_DATA 0x4439\n#define mmDMIF_PG3_DPG_TEST_DEBUG_INDEX 0x4438\n#define mmDMIF_PG4_DPG_PIPE_ARBITRATION_CONTROL1 0x4730\n#define mmDMIF_PG4_DPG_PIPE_ARBITRATION_CONTROL2 0x4731\n#define mmDMIF_PG4_DPG_PIPE_DPM_CONTROL 0x4734\n#define mmDMIF_PG4_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL 0x4736\n#define mmDMIF_PG4_DPG_PIPE_STUTTER_CONTROL 0x4735\n#define mmDMIF_PG4_DPG_PIPE_STUTTER_CONTROL_NONLPTCH 0x4737\n#define mmDMIF_PG4_DPG_PIPE_URGENCY_CONTROL 0x4733\n#define mmDMIF_PG4_DPG_TEST_DEBUG_DATA 0x4739\n#define mmDMIF_PG4_DPG_TEST_DEBUG_INDEX 0x4738\n#define mmDMIF_PG5_DPG_PIPE_ARBITRATION_CONTROL1 0x4A30\n#define mmDMIF_PG5_DPG_PIPE_ARBITRATION_CONTROL2 0x4A31\n#define mmDMIF_PG5_DPG_PIPE_DPM_CONTROL 0x4A34\n#define mmDMIF_PG5_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL 0x4A36\n#define mmDMIF_PG5_DPG_PIPE_STUTTER_CONTROL 0x4A35\n#define mmDMIF_PG5_DPG_PIPE_STUTTER_CONTROL_NONLPTCH 0x4A37\n#define mmDMIF_PG5_DPG_PIPE_URGENCY_CONTROL 0x4A33\n#define mmDMIF_PG5_DPG_TEST_DEBUG_DATA 0x4A39\n#define mmDMIF_PG5_DPG_TEST_DEBUG_INDEX 0x4A38\n#define mmDMIF_STATUS 0x02F7\n#define mmDMIF_STATUS2 0x0301\n#define mmDMIF_TEST_DEBUG_DATA 0x0313\n#define mmDMIF_TEST_DEBUG_INDEX 0x0312\n#define mmDOUT_DCE_VCE_CONTROL 0x18FF\n#define mmDOUT_POWER_MANAGEMENT_CNTL 0x1841\n#define mmDOUT_SCRATCH0 0x1844\n#define mmDOUT_SCRATCH1 0x1845\n#define mmDOUT_SCRATCH2 0x1846\n#define mmDOUT_SCRATCH3 0x1847\n#define mmDOUT_SCRATCH4 0x1848\n#define mmDOUT_SCRATCH5 0x1849\n#define mmDOUT_SCRATCH6 0x184A\n#define mmDOUT_SCRATCH7 0x184B\n#define mmDOUT_TEST_DEBUG_DATA 0x184E\n#define mmDOUT_TEST_DEBUG_INDEX 0x184D\n#define mmDP0_DP_CONFIG 0x1CC2\n#define mmDP0_DP_DPHY_8B10B_CNTL 0x1CD3\n#define mmDP0_DP_DPHY_CNTL 0x1CD0\n#define mmDP0_DP_DPHY_CRC_CNTL 0x1CD7\n#define mmDP0_DP_DPHY_CRC_EN 0x1CD6\n#define mmDP0_DP_DPHY_CRC_MST_CNTL 0x1CC6\n#define mmDP0_DP_DPHY_CRC_MST_STATUS 0x1CC7\n#define mmDP0_DP_DPHY_CRC_RESULT 0x1CD8\n#define mmDP0_DP_DPHY_FAST_TRAINING 0x1CCE\n#define mmDP0_DP_DPHY_FAST_TRAINING_STATUS 0x1CE9\n#define mmDP0_DP_DPHY_PRBS_CNTL 0x1CD4\n#define mmDP0_DP_DPHY_SYM0 0x1CD2\n#define mmDP0_DP_DPHY_SYM1 0x1CE0\n#define mmDP0_DP_DPHY_SYM2 0x1CDF\n#define mmDP0_DP_DPHY_TRAINING_PATTERN_SEL 0x1CD1\n#define mmDP0_DP_HBR2_EYE_PATTERN 0x1CC8\n#define mmDP0_DP_LINK_CNTL 0x1CC0\n#define mmDP0_DP_LINK_FRAMING_CNTL 0x1CCC\n#define mmDP0_DP_MSA_COLORIMETRY 0x1CDA\n#define mmDP0_DP_MSA_MISC 0x1CC5\n#define mmDP0_DP_MSA_V_TIMING_OVERRIDE1 0x1CEA\n#define mmDP0_DP_MSA_V_TIMING_OVERRIDE2 0x1CEB\n#define mmDP0_DP_MSE_LINK_TIMING 0x1CE8\n#define mmDP0_DP_MSE_MISC_CNTL 0x1CDB\n#define mmDP0_DP_MSE_RATE_CNTL 0x1CE1\n#define mmDP0_DP_MSE_RATE_UPDATE 0x1CE3\n#define mmDP0_DP_MSE_SAT0 0x1CE4\n#define mmDP0_DP_MSE_SAT1 0x1CE5\n#define mmDP0_DP_MSE_SAT2 0x1CE6\n#define mmDP0_DP_MSE_SAT_UPDATE 0x1CE7\n#define mmDP0_DP_PIXEL_FORMAT 0x1CC1\n#define mmDP0_DP_SEC_AUD_M 0x1CA7\n#define mmDP0_DP_SEC_AUD_M_READBACK 0x1CA8\n#define mmDP0_DP_SEC_AUD_N 0x1CA5\n#define mmDP0_DP_SEC_AUD_N_READBACK 0x1CA6\n#define mmDP0_DP_SEC_CNTL 0x1CA0\n#define mmDP0_DP_SEC_CNTL1 0x1CAB\n#define mmDP0_DP_SEC_FRAMING1 0x1CA1\n#define mmDP0_DP_SEC_FRAMING2 0x1CA2\n#define mmDP0_DP_SEC_FRAMING3 0x1CA3\n#define mmDP0_DP_SEC_FRAMING4 0x1CA4\n#define mmDP0_DP_SEC_PACKET_CNTL 0x1CAA\n#define mmDP0_DP_SEC_TIMESTAMP 0x1CA9\n#define mmDP0_DP_STEER_FIFO 0x1CC4\n#define mmDP0_DP_TEST_DEBUG_DATA 0x1CFD\n#define mmDP0_DP_TEST_DEBUG_INDEX 0x1CFC\n#define mmDP0_DP_VID_INTERRUPT_CNTL 0x1CCF\n#define mmDP0_DP_VID_M 0x1CCB\n#define mmDP0_DP_VID_MSA_VBID 0x1CCD\n#define mmDP0_DP_VID_N 0x1CCA\n#define mmDP0_DP_VID_STREAM_CNTL 0x1CC3\n#define mmDP0_DP_VID_TIMING 0x1CC9\n#define mmDP1_DP_CONFIG 0x1FC2\n#define mmDP1_DP_DPHY_8B10B_CNTL 0x1FD3\n#define mmDP1_DP_DPHY_CNTL 0x1FD0\n#define mmDP1_DP_DPHY_CRC_CNTL 0x1FD7\n#define mmDP1_DP_DPHY_CRC_EN 0x1FD6\n#define mmDP1_DP_DPHY_CRC_MST_CNTL 0x1FC6\n#define mmDP1_DP_DPHY_CRC_MST_STATUS 0x1FC7\n#define mmDP1_DP_DPHY_CRC_RESULT 0x1FD8\n#define mmDP1_DP_DPHY_FAST_TRAINING 0x1FCE\n#define mmDP1_DP_DPHY_FAST_TRAINING_STATUS 0x1FE9\n#define mmDP1_DP_DPHY_PRBS_CNTL 0x1FD4\n#define mmDP1_DP_DPHY_SYM0 0x1FD2\n#define mmDP1_DP_DPHY_SYM1 0x1FE0\n#define mmDP1_DP_DPHY_SYM2 0x1FDF\n#define mmDP1_DP_DPHY_TRAINING_PATTERN_SEL 0x1FD1\n#define mmDP1_DP_HBR2_EYE_PATTERN 0x1FC8\n#define mmDP1_DP_LINK_CNTL 0x1FC0\n#define mmDP1_DP_LINK_FRAMING_CNTL 0x1FCC\n#define mmDP1_DP_MSA_COLORIMETRY 0x1FDA\n#define mmDP1_DP_MSA_MISC 0x1FC5\n#define mmDP1_DP_MSA_V_TIMING_OVERRIDE1 0x1FEA\n#define mmDP1_DP_MSA_V_TIMING_OVERRIDE2 0x1FEB\n#define mmDP1_DP_MSE_LINK_TIMING 0x1FE8\n#define mmDP1_DP_MSE_MISC_CNTL 0x1FDB\n#define mmDP1_DP_MSE_RATE_CNTL 0x1FE1\n#define mmDP1_DP_MSE_RATE_UPDATE 0x1FE3\n#define mmDP1_DP_MSE_SAT0 0x1FE4\n#define mmDP1_DP_MSE_SAT1 0x1FE5\n#define mmDP1_DP_MSE_SAT2 0x1FE6\n#define mmDP1_DP_MSE_SAT_UPDATE 0x1FE7\n#define mmDP1_DP_PIXEL_FORMAT 0x1FC1\n#define mmDP1_DP_SEC_AUD_M 0x1FA7\n#define mmDP1_DP_SEC_AUD_M_READBACK 0x1FA8\n#define mmDP1_DP_SEC_AUD_N 0x1FA5\n#define mmDP1_DP_SEC_AUD_N_READBACK 0x1FA6\n#define mmDP1_DP_SEC_CNTL 0x1FA0\n#define mmDP1_DP_SEC_CNTL1 0x1FAB\n#define mmDP1_DP_SEC_FRAMING1 0x1FA1\n#define mmDP1_DP_SEC_FRAMING2 0x1FA2\n#define mmDP1_DP_SEC_FRAMING3 0x1FA3\n#define mmDP1_DP_SEC_FRAMING4 0x1FA4\n#define mmDP1_DP_SEC_PACKET_CNTL 0x1FAA\n#define mmDP1_DP_SEC_TIMESTAMP 0x1FA9\n#define mmDP1_DP_STEER_FIFO 0x1FC4\n#define mmDP1_DP_TEST_DEBUG_DATA 0x1FFD\n#define mmDP1_DP_TEST_DEBUG_INDEX 0x1FFC\n#define mmDP1_DP_VID_INTERRUPT_CNTL 0x1FCF\n#define mmDP1_DP_VID_M 0x1FCB\n#define mmDP1_DP_VID_MSA_VBID 0x1FCD\n#define mmDP1_DP_VID_N 0x1FCA\n#define mmDP1_DP_VID_STREAM_CNTL 0x1FC3\n#define mmDP1_DP_VID_TIMING 0x1FC9\n#define mmDP2_DP_CONFIG 0x42C2\n#define mmDP2_DP_DPHY_8B10B_CNTL 0x42D3\n#define mmDP2_DP_DPHY_CNTL 0x42D0\n#define mmDP2_DP_DPHY_CRC_CNTL 0x42D7\n#define mmDP2_DP_DPHY_CRC_EN 0x42D6\n#define mmDP2_DP_DPHY_CRC_MST_CNTL 0x42C6\n#define mmDP2_DP_DPHY_CRC_MST_STATUS 0x42C7\n#define mmDP2_DP_DPHY_CRC_RESULT 0x42D8\n#define mmDP2_DP_DPHY_FAST_TRAINING 0x42CE\n#define mmDP2_DP_DPHY_FAST_TRAINING_STATUS 0x42E9\n#define mmDP2_DP_DPHY_PRBS_CNTL 0x42D4\n#define mmDP2_DP_DPHY_SYM0 0x42D2\n#define mmDP2_DP_DPHY_SYM1 0x42E0\n#define mmDP2_DP_DPHY_SYM2 0x42DF\n#define mmDP2_DP_DPHY_TRAINING_PATTERN_SEL 0x42D1\n#define mmDP2_DP_HBR2_EYE_PATTERN 0x42C8\n#define mmDP2_DP_LINK_CNTL 0x42C0\n#define mmDP2_DP_LINK_FRAMING_CNTL 0x42CC\n#define mmDP2_DP_MSA_COLORIMETRY 0x42DA\n#define mmDP2_DP_MSA_MISC 0x42C5\n#define mmDP2_DP_MSA_V_TIMING_OVERRIDE1 0x42EA\n#define mmDP2_DP_MSA_V_TIMING_OVERRIDE2 0x42EB\n#define mmDP2_DP_MSE_LINK_TIMING 0x42E8\n#define mmDP2_DP_MSE_MISC_CNTL 0x42DB\n#define mmDP2_DP_MSE_RATE_CNTL 0x42E1\n#define mmDP2_DP_MSE_RATE_UPDATE 0x42E3\n#define mmDP2_DP_MSE_SAT0 0x42E4\n#define mmDP2_DP_MSE_SAT1 0x42E5\n#define mmDP2_DP_MSE_SAT2 0x42E6\n#define mmDP2_DP_MSE_SAT_UPDATE 0x42E7\n#define mmDP2_DP_PIXEL_FORMAT 0x42C1\n#define mmDP2_DP_SEC_AUD_M 0x42A7\n#define mmDP2_DP_SEC_AUD_M_READBACK 0x42A8\n#define mmDP2_DP_SEC_AUD_N 0x42A5\n#define mmDP2_DP_SEC_AUD_N_READBACK 0x42A6\n#define mmDP2_DP_SEC_CNTL 0x42A0\n#define mmDP2_DP_SEC_CNTL1 0x42AB\n#define mmDP2_DP_SEC_FRAMING1 0x42A1\n#define mmDP2_DP_SEC_FRAMING2 0x42A2\n#define mmDP2_DP_SEC_FRAMING3 0x42A3\n#define mmDP2_DP_SEC_FRAMING4 0x42A4\n#define mmDP2_DP_SEC_PACKET_CNTL 0x42AA\n#define mmDP2_DP_SEC_TIMESTAMP 0x42A9\n#define mmDP2_DP_STEER_FIFO 0x42C4\n#define mmDP2_DP_TEST_DEBUG_DATA 0x42FD\n#define mmDP2_DP_TEST_DEBUG_INDEX 0x42FC\n#define mmDP2_DP_VID_INTERRUPT_CNTL 0x42CF\n#define mmDP2_DP_VID_M 0x42CB\n#define mmDP2_DP_VID_MSA_VBID 0x42CD\n#define mmDP2_DP_VID_N 0x42CA\n#define mmDP2_DP_VID_STREAM_CNTL 0x42C3\n#define mmDP2_DP_VID_TIMING 0x42C9\n#define mmDP3_DP_CONFIG 0x45C2\n#define mmDP3_DP_DPHY_8B10B_CNTL 0x45D3\n#define mmDP3_DP_DPHY_CNTL 0x45D0\n#define mmDP3_DP_DPHY_CRC_CNTL 0x45D7\n#define mmDP3_DP_DPHY_CRC_EN 0x45D6\n#define mmDP3_DP_DPHY_CRC_MST_CNTL 0x45C6\n#define mmDP3_DP_DPHY_CRC_MST_STATUS 0x45C7\n#define mmDP3_DP_DPHY_CRC_RESULT 0x45D8\n#define mmDP3_DP_DPHY_FAST_TRAINING 0x45CE\n#define mmDP3_DP_DPHY_FAST_TRAINING_STATUS 0x45E9\n#define mmDP3_DP_DPHY_PRBS_CNTL 0x45D4\n#define mmDP3_DP_DPHY_SYM0 0x45D2\n#define mmDP3_DP_DPHY_SYM1 0x45E0\n#define mmDP3_DP_DPHY_SYM2 0x45DF\n#define mmDP3_DP_DPHY_TRAINING_PATTERN_SEL 0x45D1\n#define mmDP3_DP_HBR2_EYE_PATTERN 0x45C8\n#define mmDP3_DP_LINK_CNTL 0x45C0\n#define mmDP3_DP_LINK_FRAMING_CNTL 0x45CC\n#define mmDP3_DP_MSA_COLORIMETRY 0x45DA\n#define mmDP3_DP_MSA_MISC 0x45C5\n#define mmDP3_DP_MSA_V_TIMING_OVERRIDE1 0x45EA\n#define mmDP3_DP_MSA_V_TIMING_OVERRIDE2 0x45EB\n#define mmDP3_DP_MSE_LINK_TIMING 0x45E8\n#define mmDP3_DP_MSE_MISC_CNTL 0x45DB\n#define mmDP3_DP_MSE_RATE_CNTL 0x45E1\n#define mmDP3_DP_MSE_RATE_UPDATE 0x45E3\n#define mmDP3_DP_MSE_SAT0 0x45E4\n#define mmDP3_DP_MSE_SAT1 0x45E5\n#define mmDP3_DP_MSE_SAT2 0x45E6\n#define mmDP3_DP_MSE_SAT_UPDATE 0x45E7\n#define mmDP3_DP_PIXEL_FORMAT 0x45C1\n#define mmDP3_DP_SEC_AUD_M 0x45A7\n#define mmDP3_DP_SEC_AUD_M_READBACK 0x45A8\n#define mmDP3_DP_SEC_AUD_N 0x45A5\n#define mmDP3_DP_SEC_AUD_N_READBACK 0x45A6\n#define mmDP3_DP_SEC_CNTL 0x45A0\n#define mmDP3_DP_SEC_CNTL1 0x45AB\n#define mmDP3_DP_SEC_FRAMING1 0x45A1\n#define mmDP3_DP_SEC_FRAMING2 0x45A2\n#define mmDP3_DP_SEC_FRAMING3 0x45A3\n#define mmDP3_DP_SEC_FRAMING4 0x45A4\n#define mmDP3_DP_SEC_PACKET_CNTL 0x45AA\n#define mmDP3_DP_SEC_TIMESTAMP 0x45A9\n#define mmDP3_DP_STEER_FIFO 0x45C4\n#define mmDP3_DP_TEST_DEBUG_DATA 0x45FD\n#define mmDP3_DP_TEST_DEBUG_INDEX 0x45FC\n#define mmDP3_DP_VID_INTERRUPT_CNTL 0x45CF\n#define mmDP3_DP_VID_M 0x45CB\n#define mmDP3_DP_VID_MSA_VBID 0x45CD\n#define mmDP3_DP_VID_N 0x45CA\n#define mmDP3_DP_VID_STREAM_CNTL 0x45C3\n#define mmDP3_DP_VID_TIMING 0x45C9\n#define mmDP4_DP_CONFIG 0x48C2\n#define mmDP4_DP_DPHY_8B10B_CNTL 0x48D3\n#define mmDP4_DP_DPHY_CNTL 0x48D0\n#define mmDP4_DP_DPHY_CRC_CNTL 0x48D7\n#define mmDP4_DP_DPHY_CRC_EN 0x48D6\n#define mmDP4_DP_DPHY_CRC_MST_CNTL 0x48C6\n#define mmDP4_DP_DPHY_CRC_MST_STATUS 0x48C7\n#define mmDP4_DP_DPHY_CRC_RESULT 0x48D8\n#define mmDP4_DP_DPHY_FAST_TRAINING 0x48CE\n#define mmDP4_DP_DPHY_FAST_TRAINING_STATUS 0x48E9\n#define mmDP4_DP_DPHY_PRBS_CNTL 0x48D4\n#define mmDP4_DP_DPHY_SYM0 0x48D2\n#define mmDP4_DP_DPHY_SYM1 0x48E0\n#define mmDP4_DP_DPHY_SYM2 0x48DF\n#define mmDP4_DP_DPHY_TRAINING_PATTERN_SEL 0x48D1\n#define mmDP4_DP_HBR2_EYE_PATTERN 0x48C8\n#define mmDP4_DP_LINK_CNTL 0x48C0\n#define mmDP4_DP_LINK_FRAMING_CNTL 0x48CC\n#define mmDP4_DP_MSA_COLORIMETRY 0x48DA\n#define mmDP4_DP_MSA_MISC 0x48C5\n#define mmDP4_DP_MSA_V_TIMING_OVERRIDE1 0x48EA\n#define mmDP4_DP_MSA_V_TIMING_OVERRIDE2 0x48EB\n#define mmDP4_DP_MSE_LINK_TIMING 0x48E8\n#define mmDP4_DP_MSE_MISC_CNTL 0x48DB\n#define mmDP4_DP_MSE_RATE_CNTL 0x48E1\n#define mmDP4_DP_MSE_RATE_UPDATE 0x48E3\n#define mmDP4_DP_MSE_SAT0 0x48E4\n#define mmDP4_DP_MSE_SAT1 0x48E5\n#define mmDP4_DP_MSE_SAT2 0x48E6\n#define mmDP4_DP_MSE_SAT_UPDATE 0x48E7\n#define mmDP4_DP_PIXEL_FORMAT 0x48C1\n#define mmDP4_DP_SEC_AUD_M 0x48A7\n#define mmDP4_DP_SEC_AUD_M_READBACK 0x48A8\n#define mmDP4_DP_SEC_AUD_N 0x48A5\n#define mmDP4_DP_SEC_AUD_N_READBACK 0x48A6\n#define mmDP4_DP_SEC_CNTL 0x48A0\n#define mmDP4_DP_SEC_CNTL1 0x48AB\n#define mmDP4_DP_SEC_FRAMING1 0x48A1\n#define mmDP4_DP_SEC_FRAMING2 0x48A2\n#define mmDP4_DP_SEC_FRAMING3 0x48A3\n#define mmDP4_DP_SEC_FRAMING4 0x48A4\n#define mmDP4_DP_SEC_PACKET_CNTL 0x48AA\n#define mmDP4_DP_SEC_TIMESTAMP 0x48A9\n#define mmDP4_DP_STEER_FIFO 0x48C4\n#define mmDP4_DP_TEST_DEBUG_DATA 0x48FD\n#define mmDP4_DP_TEST_DEBUG_INDEX 0x48FC\n#define mmDP4_DP_VID_INTERRUPT_CNTL 0x48CF\n#define mmDP4_DP_VID_M 0x48CB\n#define mmDP4_DP_VID_MSA_VBID 0x48CD\n#define mmDP4_DP_VID_N 0x48CA\n#define mmDP4_DP_VID_STREAM_CNTL 0x48C3\n#define mmDP4_DP_VID_TIMING 0x48C9\n#define mmDP5_DP_CONFIG 0x4BC2\n#define mmDP5_DP_DPHY_8B10B_CNTL 0x4BD3\n#define mmDP5_DP_DPHY_CNTL 0x4BD0\n#define mmDP5_DP_DPHY_CRC_CNTL 0x4BD7\n#define mmDP5_DP_DPHY_CRC_EN 0x4BD6\n#define mmDP5_DP_DPHY_CRC_MST_CNTL 0x4BC6\n#define mmDP5_DP_DPHY_CRC_MST_STATUS 0x4BC7\n#define mmDP5_DP_DPHY_CRC_RESULT 0x4BD8\n#define mmDP5_DP_DPHY_FAST_TRAINING 0x4BCE\n#define mmDP5_DP_DPHY_FAST_TRAINING_STATUS 0x4BE9\n#define mmDP5_DP_DPHY_PRBS_CNTL 0x4BD4\n#define mmDP5_DP_DPHY_SYM0 0x4BD2\n#define mmDP5_DP_DPHY_SYM1 0x4BE0\n#define mmDP5_DP_DPHY_SYM2 0x4BDF\n#define mmDP5_DP_DPHY_TRAINING_PATTERN_SEL 0x4BD1\n#define mmDP5_DP_HBR2_EYE_PATTERN 0x4BC8\n#define mmDP5_DP_LINK_CNTL 0x4BC0\n#define mmDP5_DP_LINK_FRAMING_CNTL 0x4BCC\n#define mmDP5_DP_MSA_COLORIMETRY 0x4BDA\n#define mmDP5_DP_MSA_MISC 0x4BC5\n#define mmDP5_DP_MSA_V_TIMING_OVERRIDE1 0x4BEA\n#define mmDP5_DP_MSA_V_TIMING_OVERRIDE2 0x4BEB\n#define mmDP5_DP_MSE_LINK_TIMING 0x4BE8\n#define mmDP5_DP_MSE_MISC_CNTL 0x4BDB\n#define mmDP5_DP_MSE_RATE_CNTL 0x4BE1\n#define mmDP5_DP_MSE_RATE_UPDATE 0x4BE3\n#define mmDP5_DP_MSE_SAT0 0x4BE4\n#define mmDP5_DP_MSE_SAT1 0x4BE5\n#define mmDP5_DP_MSE_SAT2 0x4BE6\n#define mmDP5_DP_MSE_SAT_UPDATE 0x4BE7\n#define mmDP5_DP_PIXEL_FORMAT 0x4BC1\n#define mmDP5_DP_SEC_AUD_M 0x4BA7\n#define mmDP5_DP_SEC_AUD_M_READBACK 0x4BA8\n#define mmDP5_DP_SEC_AUD_N 0x4BA5\n#define mmDP5_DP_SEC_AUD_N_READBACK 0x4BA6\n#define mmDP5_DP_SEC_CNTL 0x4BA0\n#define mmDP5_DP_SEC_CNTL1 0x4BAB\n#define mmDP5_DP_SEC_FRAMING1 0x4BA1\n#define mmDP5_DP_SEC_FRAMING2 0x4BA2\n#define mmDP5_DP_SEC_FRAMING3 0x4BA3\n#define mmDP5_DP_SEC_FRAMING4 0x4BA4\n#define mmDP5_DP_SEC_PACKET_CNTL 0x4BAA\n#define mmDP5_DP_SEC_TIMESTAMP 0x4BA9\n#define mmDP5_DP_STEER_FIFO 0x4BC4\n#define mmDP5_DP_TEST_DEBUG_DATA 0x4BFD\n#define mmDP5_DP_TEST_DEBUG_INDEX 0x4BFC\n#define mmDP5_DP_VID_INTERRUPT_CNTL 0x4BCF\n#define mmDP5_DP_VID_M 0x4BCB\n#define mmDP5_DP_VID_MSA_VBID 0x4BCD\n#define mmDP5_DP_VID_N 0x4BCA\n#define mmDP5_DP_VID_STREAM_CNTL 0x4BC3\n#define mmDP5_DP_VID_TIMING 0x4BC9\n#define mmDP_AUX0_AUX_ARB_CONTROL 0x1882\n#define mmDP_AUX0_AUX_CONTROL 0x1880\n#define mmDP_AUX0_AUX_DPHY_RX_CONTROL0 0x188A\n#define mmDP_AUX0_AUX_DPHY_RX_CONTROL1 0x188B\n#define mmDP_AUX0_AUX_DPHY_RX_STATUS 0x188D\n#define mmDP_AUX0_AUX_DPHY_TX_CONTROL 0x1889\n#define mmDP_AUX0_AUX_DPHY_TX_REF_CONTROL 0x1888\n#define mmDP_AUX0_AUX_DPHY_TX_STATUS 0x188C\n#define mmDP_AUX0_AUX_GTC_SYNC_CONTROL 0x188E\n#define mmDP_AUX0_AUX_GTC_SYNC_DATA 0x1890\n#define mmDP_AUX0_AUX_INTERRUPT_CONTROL 0x1883\n#define mmDP_AUX0_AUX_LS_DATA 0x1887\n#define mmDP_AUX0_AUX_LS_STATUS 0x1885\n#define mmDP_AUX0_AUX_SW_CONTROL 0x1881\n#define mmDP_AUX0_AUX_SW_DATA 0x1886\n#define mmDP_AUX0_AUX_SW_STATUS 0x1884\n#define mmDP_AUX1_AUX_ARB_CONTROL 0x1896\n#define mmDP_AUX1_AUX_CONTROL 0x1894\n#define mmDP_AUX1_AUX_DPHY_RX_CONTROL0 0x189E\n#define mmDP_AUX1_AUX_DPHY_RX_CONTROL1 0x189F\n#define mmDP_AUX1_AUX_DPHY_RX_STATUS 0x18A1\n#define mmDP_AUX1_AUX_DPHY_TX_CONTROL 0x189D\n#define mmDP_AUX1_AUX_DPHY_TX_REF_CONTROL 0x189C\n#define mmDP_AUX1_AUX_DPHY_TX_STATUS 0x18A0\n#define mmDP_AUX1_AUX_GTC_SYNC_CONTROL 0x18A2\n#define mmDP_AUX1_AUX_GTC_SYNC_DATA 0x18A4\n#define mmDP_AUX1_AUX_INTERRUPT_CONTROL 0x1897\n#define mmDP_AUX1_AUX_LS_DATA 0x189B\n#define mmDP_AUX1_AUX_LS_STATUS 0x1899\n#define mmDP_AUX1_AUX_SW_CONTROL 0x1895\n#define mmDP_AUX1_AUX_SW_DATA 0x189A\n#define mmDP_AUX1_AUX_SW_STATUS 0x1898\n#define mmDP_AUX2_AUX_ARB_CONTROL 0x18AA\n#define mmDP_AUX2_AUX_CONTROL 0x18A8\n#define mmDP_AUX2_AUX_DPHY_RX_CONTROL0 0x18B2\n#define mmDP_AUX2_AUX_DPHY_RX_CONTROL1 0x18B3\n#define mmDP_AUX2_AUX_DPHY_RX_STATUS 0x18B5\n#define mmDP_AUX2_AUX_DPHY_TX_CONTROL 0x18B1\n#define mmDP_AUX2_AUX_DPHY_TX_REF_CONTROL 0x18B0\n#define mmDP_AUX2_AUX_DPHY_TX_STATUS 0x18B4\n#define mmDP_AUX2_AUX_GTC_SYNC_CONTROL 0x18B6\n#define mmDP_AUX2_AUX_GTC_SYNC_DATA 0x18B8\n#define mmDP_AUX2_AUX_INTERRUPT_CONTROL 0x18AB\n#define mmDP_AUX2_AUX_LS_DATA 0x18AF\n#define mmDP_AUX2_AUX_LS_STATUS 0x18AD\n#define mmDP_AUX2_AUX_SW_CONTROL 0x18A9\n#define mmDP_AUX2_AUX_SW_DATA 0x18AE\n#define mmDP_AUX2_AUX_SW_STATUS 0x18AC\n#define mmDP_AUX3_AUX_ARB_CONTROL 0x18C2\n#define mmDP_AUX3_AUX_CONTROL 0x18C0\n#define mmDP_AUX3_AUX_DPHY_RX_CONTROL0 0x18CA\n#define mmDP_AUX3_AUX_DPHY_RX_CONTROL1 0x18CB\n#define mmDP_AUX3_AUX_DPHY_RX_STATUS 0x18CD\n#define mmDP_AUX3_AUX_DPHY_TX_CONTROL 0x18C9\n#define mmDP_AUX3_AUX_DPHY_TX_REF_CONTROL 0x18C8\n#define mmDP_AUX3_AUX_DPHY_TX_STATUS 0x18CC\n#define mmDP_AUX3_AUX_GTC_SYNC_CONTROL 0x18CE\n#define mmDP_AUX3_AUX_GTC_SYNC_DATA 0x18D0\n#define mmDP_AUX3_AUX_INTERRUPT_CONTROL 0x18C3\n#define mmDP_AUX3_AUX_LS_DATA 0x18C7\n#define mmDP_AUX3_AUX_LS_STATUS 0x18C5\n#define mmDP_AUX3_AUX_SW_CONTROL 0x18C1\n#define mmDP_AUX3_AUX_SW_DATA 0x18C6\n#define mmDP_AUX3_AUX_SW_STATUS 0x18C4\n#define mmDP_AUX4_AUX_ARB_CONTROL 0x18D6\n#define mmDP_AUX4_AUX_CONTROL 0x18D4\n#define mmDP_AUX4_AUX_DPHY_RX_CONTROL0 0x18DE\n#define mmDP_AUX4_AUX_DPHY_RX_CONTROL1 0x18DF\n#define mmDP_AUX4_AUX_DPHY_RX_STATUS 0x18E1\n#define mmDP_AUX4_AUX_DPHY_TX_CONTROL 0x18DD\n#define mmDP_AUX4_AUX_DPHY_TX_REF_CONTROL 0x18DC\n#define mmDP_AUX4_AUX_DPHY_TX_STATUS 0x18E0\n#define mmDP_AUX4_AUX_GTC_SYNC_CONTROL 0x18E2\n#define mmDP_AUX4_AUX_GTC_SYNC_DATA 0x18E4\n#define mmDP_AUX4_AUX_INTERRUPT_CONTROL 0x18D7\n#define mmDP_AUX4_AUX_LS_DATA 0x18DB\n#define mmDP_AUX4_AUX_LS_STATUS 0x18D9\n#define mmDP_AUX4_AUX_SW_CONTROL 0x18D5\n#define mmDP_AUX4_AUX_SW_DATA 0x18DA\n#define mmDP_AUX4_AUX_SW_STATUS 0x18D8\n#define mmDP_AUX5_AUX_ARB_CONTROL 0x18EA\n#define mmDP_AUX5_AUX_CONTROL 0x18E8\n#define mmDP_AUX5_AUX_DPHY_RX_CONTROL0 0x18F2\n#define mmDP_AUX5_AUX_DPHY_RX_CONTROL1 0x18F3\n#define mmDP_AUX5_AUX_DPHY_RX_STATUS 0x18F5\n#define mmDP_AUX5_AUX_DPHY_TX_CONTROL 0x18F1\n#define mmDP_AUX5_AUX_DPHY_TX_REF_CONTROL 0x18F0\n#define mmDP_AUX5_AUX_DPHY_TX_STATUS 0x18F4\n#define mmDP_AUX5_AUX_GTC_SYNC_CONTROL 0x18F6\n#define mmDP_AUX5_AUX_GTC_SYNC_DATA 0x18F8\n#define mmDP_AUX5_AUX_INTERRUPT_CONTROL 0x18EB\n#define mmDP_AUX5_AUX_LS_DATA 0x18EF\n#define mmDP_AUX5_AUX_LS_STATUS 0x18ED\n#define mmDP_AUX5_AUX_SW_CONTROL 0x18E9\n#define mmDP_AUX5_AUX_SW_DATA 0x18EE\n#define mmDP_AUX5_AUX_SW_STATUS 0x18EC\n#define mmDP_CONFIG 0x1CC2\n#define mmDP_DPHY_8B10B_CNTL 0x1CD3\n#define mmDP_DPHY_CNTL 0x1CD0\n#define mmDP_DPHY_CRC_CNTL 0x1CD7\n#define mmDP_DPHY_CRC_EN 0x1CD6\n#define mmDP_DPHY_CRC_MST_CNTL 0x1CC6\n#define mmDP_DPHY_CRC_MST_STATUS 0x1CC7\n#define mmDP_DPHY_CRC_RESULT 0x1CD8\n#define mmDP_DPHY_FAST_TRAINING 0x1CCE\n#define mmDP_DPHY_FAST_TRAINING_STATUS 0x1CE9\n#define mmDP_DPHY_PRBS_CNTL 0x1CD4\n#define mmDP_DPHY_SYM0 0x1CD2\n#define mmDP_DPHY_SYM1 0x1CE0\n#define mmDP_DPHY_SYM2 0x1CDF\n#define mmDP_DPHY_TRAINING_PATTERN_SEL 0x1CD1\n#define mmDP_DTO0_MODULO 0x0142\n#define mmDP_DTO0_PHASE 0x0141\n#define mmDP_DTO1_MODULO 0x0146\n#define mmDP_DTO1_PHASE 0x0145\n#define mmDP_DTO2_MODULO 0x014A\n#define mmDP_DTO2_PHASE 0x0149\n#define mmDP_DTO3_MODULO 0x014E\n#define mmDP_DTO3_PHASE 0x014D\n#define mmDP_DTO4_MODULO 0x0152\n#define mmDP_DTO4_PHASE 0x0151\n#define mmDP_DTO5_MODULO 0x0156\n#define mmDP_DTO5_PHASE 0x0155\n#define mmDPG_PIPE_ARBITRATION_CONTROL1 0x1B30\n#define mmDPG_PIPE_ARBITRATION_CONTROL2 0x1B31\n#define mmDPG_PIPE_DPM_CONTROL 0x1B34\n#define mmDPG_PIPE_NB_PSTATE_CHANGE_CONTROL 0x1B36\n#define mmDPG_PIPE_STUTTER_CONTROL 0x1B35\n#define mmDPG_PIPE_STUTTER_CONTROL_NONLPTCH 0x1B37\n#define mmDPG_PIPE_URGENCY_CONTROL 0x1B33\n#define mmDPG_TEST_DEBUG_DATA 0x1B39\n#define mmDPG_TEST_DEBUG_INDEX 0x1B38\n#define mmDP_HBR2_EYE_PATTERN 0x1CC8\n#define mmDP_LINK_CNTL 0x1CC0\n#define mmDP_LINK_FRAMING_CNTL 0x1CCC\n#define mmDP_MSA_COLORIMETRY 0x1CDA\n#define mmDP_MSA_MISC 0x1CC5\n#define mmDP_MSA_V_TIMING_OVERRIDE1 0x1CEA\n#define mmDP_MSA_V_TIMING_OVERRIDE2 0x1CEB\n#define mmDP_MSE_LINK_TIMING 0x1CE8\n#define mmDP_MSE_MISC_CNTL 0x1CDB\n#define mmDP_MSE_RATE_CNTL 0x1CE1\n#define mmDP_MSE_RATE_UPDATE 0x1CE3\n#define mmDP_MSE_SAT0 0x1CE4\n#define mmDP_MSE_SAT1 0x1CE5\n#define mmDP_MSE_SAT2 0x1CE6\n#define mmDP_MSE_SAT_UPDATE 0x1CE7\n#define mmDP_PIXEL_FORMAT 0x1CC1\n#define mmDP_SEC_AUD_M 0x1CA7\n#define mmDP_SEC_AUD_M_READBACK 0x1CA8\n#define mmDP_SEC_AUD_N 0x1CA5\n#define mmDP_SEC_AUD_N_READBACK 0x1CA6\n#define mmDP_SEC_CNTL 0x1CA0\n#define mmDP_SEC_CNTL1 0x1CAB\n#define mmDP_SEC_FRAMING1 0x1CA1\n#define mmDP_SEC_FRAMING2 0x1CA2\n#define mmDP_SEC_FRAMING3 0x1CA3\n#define mmDP_SEC_FRAMING4 0x1CA4\n#define mmDP_SEC_PACKET_CNTL 0x1CAA\n#define mmDP_SEC_TIMESTAMP 0x1CA9\n#define mmDP_STEER_FIFO 0x1CC4\n#define mmDP_TEST_DEBUG_DATA 0x1CFD\n#define mmDP_TEST_DEBUG_INDEX 0x1CFC\n#define mmDP_VID_INTERRUPT_CNTL 0x1CCF\n#define mmDP_VID_M 0x1CCB\n#define mmDP_VID_MSA_VBID 0x1CCD\n#define mmDP_VID_N 0x1CCA\n#define mmDP_VID_STREAM_CNTL 0x1CC3\n#define mmDP_VID_TIMING 0x1CC9\n#define mmDVOACLKC_CNTL 0x016A\n#define mmDVOACLKC_MVP_CNTL 0x0169\n#define mmDVOACLKD_CNTL 0x0168\n#define mmDVO_CLK_ENABLE 0x0129\n#define mmDVO_CONTROL 0x185B\n#define mmDVO_CRC2_SIG_MASK 0x185D\n#define mmDVO_CRC2_SIG_RESULT 0x185E\n#define mmDVO_CRC_EN 0x185C\n#define mmDVO_ENABLE 0x1858\n#define mmDVO_FIFO_ERROR_STATUS 0x185F\n#define mmDVO_OUTPUT 0x185A\n#define mmDVO_SKEW_ADJUST 0x197D\n#define mmDVO_SOURCE_SELECT 0x1859\n#define mmDVO_STRENGTH_CONTROL 0x197B\n#define mmDVO_VREF_CONTROL 0x197C\n#define mmEXT_OVERSCAN_LEFT_RIGHT 0x1B5E\n#define mmEXT_OVERSCAN_TOP_BOTTOM 0x1B5F\n#define mmFBC_CLIENT_REGION_MASK 0x16EB\n#define mmFBC_CNTL 0x16D0\n#define mmFBC_COMP_CNTL 0x16D4\n#define mmFBC_COMP_MODE 0x16D5\n#define mmFBC_CSM_REGION_OFFSET_01 0x16E9\n#define mmFBC_CSM_REGION_OFFSET_23 0x16EA\n#define mmFBC_DEBUG0 0x16D6\n#define mmFBC_DEBUG1 0x16D7\n#define mmFBC_DEBUG2 0x16D8\n#define mmFBC_DEBUG_COMP 0x16EC\n#define mmFBC_DEBUG_CSR 0x16ED\n#define mmFBC_DEBUG_CSR_RDATA 0x16EE\n#define mmFBC_DEBUG_CSR_RDATA_HI 0x16F6\n#define mmFBC_DEBUG_CSR_WDATA 0x16EF\n#define mmFBC_DEBUG_CSR_WDATA_HI 0x16F7\n#define mmFBC_IDLE_FORCE_CLEAR_MASK 0x16D2\n#define mmFBC_IDLE_MASK 0x16D1\n#define mmFBC_IND_LUT0 0x16D9\n#define mmFBC_IND_LUT10 0x16E3\n#define mmFBC_IND_LUT1 0x16DA\n#define mmFBC_IND_LUT11 0x16E4\n#define mmFBC_IND_LUT12 0x16E5\n#define mmFBC_IND_LUT13 0x16E6\n#define mmFBC_IND_LUT14 0x16E7\n#define mmFBC_IND_LUT15 0x16E8\n#define mmFBC_IND_LUT2 0x16DB\n#define mmFBC_IND_LUT3 0x16DC\n#define mmFBC_IND_LUT4 0x16DD\n#define mmFBC_IND_LUT5 0x16DE\n#define mmFBC_IND_LUT6 0x16DF\n#define mmFBC_IND_LUT7 0x16E0\n#define mmFBC_IND_LUT8 0x16E1\n#define mmFBC_IND_LUT9 0x16E2\n#define mmFBC_MISC 0x16F0\n#define mmFBC_START_STOP_DELAY 0x16D3\n#define mmFBC_STATUS 0x16F1\n#define mmFBC_TEST_DEBUG_DATA 0x16F5\n#define mmFBC_TEST_DEBUG_INDEX 0x16F4\n#define mmFMT0_FMT_BIT_DEPTH_CONTROL 0x1BF2\n#define mmFMT0_FMT_CLAMP_CNTL 0x1BF9\n#define mmFMT0_FMT_CONTROL 0x1BEE\n#define mmFMT0_FMT_CRC_CNTL 0x1BFA\n#define mmFMT0_FMT_CRC_SIG_BLUE_CONTROL 0x1BFE\n#define mmFMT0_FMT_CRC_SIG_BLUE_CONTROL_MASK 0x1BFC\n#define mmFMT0_FMT_CRC_SIG_RED_GREEN 0x1BFD\n#define mmFMT0_FMT_CRC_SIG_RED_GREEN_MASK 0x1BFB\n#define mmFMT0_FMT_DEBUG_CNTL 0x1BFF\n#define mmFMT0_FMT_DITHER_RAND_B_SEED 0x1BF5\n#define mmFMT0_FMT_DITHER_RAND_G_SEED 0x1BF4\n#define mmFMT0_FMT_DITHER_RAND_R_SEED 0x1BF3\n#define mmFMT0_FMT_DYNAMIC_EXP_CNTL 0x1BED\n#define mmFMT0_FMT_FORCE_DATA_0_1 0x1BF0\n#define mmFMT0_FMT_FORCE_DATA_2_3 0x1BF1\n#define mmFMT0_FMT_FORCE_OUTPUT_CNTL 0x1BEF\n#define mmFMT0_FMT_TEMPORAL_DITHER_PATTERN_CONTROL 0x1BF6\n#define mmFMT0_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX 0x1BF7\n#define mmFMT0_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX 0x1BF8\n#define mmFMT0_FMT_TEST_DEBUG_DATA 0x1BEC\n#define mmFMT0_FMT_TEST_DEBUG_INDEX 0x1BEB\n#define mmFMT1_FMT_BIT_DEPTH_CONTROL 0x1EF2\n#define mmFMT1_FMT_CLAMP_CNTL 0x1EF9\n#define mmFMT1_FMT_CONTROL 0x1EEE\n#define mmFMT1_FMT_CRC_CNTL 0x1EFA\n#define mmFMT1_FMT_CRC_SIG_BLUE_CONTROL 0x1EFE\n#define mmFMT1_FMT_CRC_SIG_BLUE_CONTROL_MASK 0x1EFC\n#define mmFMT1_FMT_CRC_SIG_RED_GREEN 0x1EFD\n#define mmFMT1_FMT_CRC_SIG_RED_GREEN_MASK 0x1EFB\n#define mmFMT1_FMT_DEBUG_CNTL 0x1EFF\n#define mmFMT1_FMT_DITHER_RAND_B_SEED 0x1EF5\n#define mmFMT1_FMT_DITHER_RAND_G_SEED 0x1EF4\n#define mmFMT1_FMT_DITHER_RAND_R_SEED 0x1EF3\n#define mmFMT1_FMT_DYNAMIC_EXP_CNTL 0x1EED\n#define mmFMT1_FMT_FORCE_DATA_0_1 0x1EF0\n#define mmFMT1_FMT_FORCE_DATA_2_3 0x1EF1\n#define mmFMT1_FMT_FORCE_OUTPUT_CNTL 0x1EEF\n#define mmFMT1_FMT_TEMPORAL_DITHER_PATTERN_CONTROL 0x1EF6\n#define mmFMT1_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX 0x1EF7\n#define mmFMT1_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX 0x1EF8\n#define mmFMT1_FMT_TEST_DEBUG_DATA 0x1EEC\n#define mmFMT1_FMT_TEST_DEBUG_INDEX 0x1EEB\n#define mmFMT2_FMT_BIT_DEPTH_CONTROL 0x41F2\n#define mmFMT2_FMT_CLAMP_CNTL 0x41F9\n#define mmFMT2_FMT_CONTROL 0x41EE\n#define mmFMT2_FMT_CRC_CNTL 0x41FA\n#define mmFMT2_FMT_CRC_SIG_BLUE_CONTROL 0x41FE\n#define mmFMT2_FMT_CRC_SIG_BLUE_CONTROL_MASK 0x41FC\n#define mmFMT2_FMT_CRC_SIG_RED_GREEN 0x41FD\n#define mmFMT2_FMT_CRC_SIG_RED_GREEN_MASK 0x41FB\n#define mmFMT2_FMT_DEBUG_CNTL 0x41FF\n#define mmFMT2_FMT_DITHER_RAND_B_SEED 0x41F5\n#define mmFMT2_FMT_DITHER_RAND_G_SEED 0x41F4\n#define mmFMT2_FMT_DITHER_RAND_R_SEED 0x41F3\n#define mmFMT2_FMT_DYNAMIC_EXP_CNTL 0x41ED\n#define mmFMT2_FMT_FORCE_DATA_0_1 0x41F0\n#define mmFMT2_FMT_FORCE_DATA_2_3 0x41F1\n#define mmFMT2_FMT_FORCE_OUTPUT_CNTL 0x41EF\n#define mmFMT2_FMT_TEMPORAL_DITHER_PATTERN_CONTROL 0x41F6\n#define mmFMT2_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX 0x41F7\n#define mmFMT2_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX 0x41F8\n#define mmFMT2_FMT_TEST_DEBUG_DATA 0x41EC\n#define mmFMT2_FMT_TEST_DEBUG_INDEX 0x41EB\n#define mmFMT3_FMT_BIT_DEPTH_CONTROL 0x44F2\n#define mmFMT3_FMT_CLAMP_CNTL 0x44F9\n#define mmFMT3_FMT_CONTROL 0x44EE\n#define mmFMT3_FMT_CRC_CNTL 0x44FA\n#define mmFMT3_FMT_CRC_SIG_BLUE_CONTROL 0x44FE\n#define mmFMT3_FMT_CRC_SIG_BLUE_CONTROL_MASK 0x44FC\n#define mmFMT3_FMT_CRC_SIG_RED_GREEN 0x44FD\n#define mmFMT3_FMT_CRC_SIG_RED_GREEN_MASK 0x44FB\n#define mmFMT3_FMT_DEBUG_CNTL 0x44FF\n#define mmFMT3_FMT_DITHER_RAND_B_SEED 0x44F5\n#define mmFMT3_FMT_DITHER_RAND_G_SEED 0x44F4\n#define mmFMT3_FMT_DITHER_RAND_R_SEED 0x44F3\n#define mmFMT3_FMT_DYNAMIC_EXP_CNTL 0x44ED\n#define mmFMT3_FMT_FORCE_DATA_0_1 0x44F0\n#define mmFMT3_FMT_FORCE_DATA_2_3 0x44F1\n#define mmFMT3_FMT_FORCE_OUTPUT_CNTL 0x44EF\n#define mmFMT3_FMT_TEMPORAL_DITHER_PATTERN_CONTROL 0x44F6\n#define mmFMT3_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX 0x44F7\n#define mmFMT3_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX 0x44F8\n#define mmFMT3_FMT_TEST_DEBUG_DATA 0x44EC\n#define mmFMT3_FMT_TEST_DEBUG_INDEX 0x44EB\n#define mmFMT4_FMT_BIT_DEPTH_CONTROL 0x47F2\n#define mmFMT4_FMT_CLAMP_CNTL 0x47F9\n#define mmFMT4_FMT_CONTROL 0x47EE\n#define mmFMT4_FMT_CRC_CNTL 0x47FA\n#define mmFMT4_FMT_CRC_SIG_BLUE_CONTROL 0x47FE\n#define mmFMT4_FMT_CRC_SIG_BLUE_CONTROL_MASK 0x47FC\n#define mmFMT4_FMT_CRC_SIG_RED_GREEN 0x47FD\n#define mmFMT4_FMT_CRC_SIG_RED_GREEN_MASK 0x47FB\n#define mmFMT4_FMT_DEBUG_CNTL 0x47FF\n#define mmFMT4_FMT_DITHER_RAND_B_SEED 0x47F5\n#define mmFMT4_FMT_DITHER_RAND_G_SEED 0x47F4\n#define mmFMT4_FMT_DITHER_RAND_R_SEED 0x47F3\n#define mmFMT4_FMT_DYNAMIC_EXP_CNTL 0x47ED\n#define mmFMT4_FMT_FORCE_DATA_0_1 0x47F0\n#define mmFMT4_FMT_FORCE_DATA_2_3 0x47F1\n#define mmFMT4_FMT_FORCE_OUTPUT_CNTL 0x47EF\n#define mmFMT4_FMT_TEMPORAL_DITHER_PATTERN_CONTROL 0x47F6\n#define mmFMT4_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX 0x47F7\n#define mmFMT4_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX 0x47F8\n#define mmFMT4_FMT_TEST_DEBUG_DATA 0x47EC\n#define mmFMT4_FMT_TEST_DEBUG_INDEX 0x47EB\n#define mmFMT5_FMT_BIT_DEPTH_CONTROL 0x4AF2\n#define mmFMT5_FMT_CLAMP_CNTL 0x4AF9\n#define mmFMT5_FMT_CONTROL 0x4AEE\n#define mmFMT5_FMT_CRC_CNTL 0x4AFA\n#define mmFMT5_FMT_CRC_SIG_BLUE_CONTROL 0x4AFE\n#define mmFMT5_FMT_CRC_SIG_BLUE_CONTROL_MASK 0x4AFC\n#define mmFMT5_FMT_CRC_SIG_RED_GREEN 0x4AFD\n#define mmFMT5_FMT_CRC_SIG_RED_GREEN_MASK 0x4AFB\n#define mmFMT5_FMT_DEBUG_CNTL 0x4AFF\n#define mmFMT5_FMT_DITHER_RAND_B_SEED 0x4AF5\n#define mmFMT5_FMT_DITHER_RAND_G_SEED 0x4AF4\n#define mmFMT5_FMT_DITHER_RAND_R_SEED 0x4AF3\n#define mmFMT5_FMT_DYNAMIC_EXP_CNTL 0x4AED\n#define mmFMT5_FMT_FORCE_DATA_0_1 0x4AF0\n#define mmFMT5_FMT_FORCE_DATA_2_3 0x4AF1\n#define mmFMT5_FMT_FORCE_OUTPUT_CNTL 0x4AEF\n#define mmFMT5_FMT_TEMPORAL_DITHER_PATTERN_CONTROL 0x4AF6\n#define mmFMT5_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX 0x4AF7\n#define mmFMT5_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX 0x4AF8\n#define mmFMT5_FMT_TEST_DEBUG_DATA 0x4AEC\n#define mmFMT5_FMT_TEST_DEBUG_INDEX 0x4AEB\n#define mmFMT_BIT_DEPTH_CONTROL 0x1BF2\n#define mmFMT_CLAMP_CNTL 0x1BF9\n#define mmFMT_CONTROL 0x1BEE\n#define mmFMT_CRC_CNTL 0x1BFA\n#define mmFMT_CRC_SIG_BLUE_CONTROL 0x1BFE\n#define mmFMT_CRC_SIG_BLUE_CONTROL_MASK 0x1BFC\n#define mmFMT_CRC_SIG_RED_GREEN 0x1BFD\n#define mmFMT_CRC_SIG_RED_GREEN_MASK 0x1BFB\n#define mmFMT_DEBUG_CNTL 0x1BFF\n#define mmFMT_DITHER_RAND_B_SEED 0x1BF5\n#define mmFMT_DITHER_RAND_G_SEED 0x1BF4\n#define mmFMT_DITHER_RAND_R_SEED 0x1BF3\n#define mmFMT_DYNAMIC_EXP_CNTL 0x1BED\n#define mmFMT_FORCE_DATA_0_1 0x1BF0\n#define mmFMT_FORCE_DATA_2_3 0x1BF1\n#define mmFMT_FORCE_OUTPUT_CNTL 0x1BEF\n#define mmFMT_TEMPORAL_DITHER_PATTERN_CONTROL 0x1BF6\n#define mmFMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX 0x1BF7\n#define mmFMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX 0x1BF8\n#define mmFMT_TEST_DEBUG_DATA 0x1BEC\n#define mmFMT_TEST_DEBUG_INDEX 0x1BEB\n#define mmGAMUT_REMAP_C11_C12 0x1A5A\n#define mmGAMUT_REMAP_C13_C14 0x1A5B\n#define mmGAMUT_REMAP_C21_C22 0x1A5C\n#define mmGAMUT_REMAP_C23_C24 0x1A5D\n#define mmGAMUT_REMAP_C31_C32 0x1A5E\n#define mmGAMUT_REMAP_C33_C34 0x1A5F\n#define mmGAMUT_REMAP_CONTROL 0x1A59\n#define mmGENENB 0x00F0\n#define mmGENERIC_I2C_CONTROL 0x1834\n#define mmGENERIC_I2C_DATA 0x183A\n#define mmGENERIC_I2C_INTERRUPT_CONTROL 0x1835\n#define mmGENERIC_I2C_PIN_DEBUG 0x183C\n#define mmGENERIC_I2C_PIN_SELECTION 0x183B\n#define mmGENERIC_I2C_SETUP 0x1838\n#define mmGENERIC_I2C_SPEED 0x1837\n#define mmGENERIC_I2C_STATUS 0x1836\n#define mmGENERIC_I2C_TRANSACTION 0x1839\n#define mmGENFC_RD 0x00F2\n#define mmGENFC_WT 0x00EE\n#define mmGENMO_RD 0x00F3\n#define mmGENMO_WT 0x00F0\n#define mmGENS0 0x00F0\n#define mmGENS1 0x00EE\n#define mmGRPH8_DATA 0x00F3\n#define mmGRPH8_IDX 0x00F3\n#define mmGRPH_COMPRESS_PITCH 0x1A1A\n#define mmGRPH_COMPRESS_SURFACE_ADDRESS 0x1A19\n#define mmGRPH_COMPRESS_SURFACE_ADDRESS_HIGH 0x1A1B\n#define mmGRPH_CONTROL 0x1A01\n#define mmGRPH_DFQ_CONTROL 0x1A14\n#define mmGRPH_DFQ_STATUS 0x1A15\n#define mmGRPH_ENABLE 0x1A00\n#define mmGRPH_FLIP_CONTROL 0x1A12\n#define mmGRPH_INTERRUPT_CONTROL 0x1A17\n#define mmGRPH_INTERRUPT_STATUS 0x1A16\n#define mmGRPH_LUT_10BIT_BYPASS 0x1A02\n#define mmGRPH_PITCH 0x1A06\n#define mmGRPH_PRIMARY_SURFACE_ADDRESS 0x1A04\n#define mmGRPH_PRIMARY_SURFACE_ADDRESS_HIGH 0x1A07\n#define mmGRPH_SECONDARY_SURFACE_ADDRESS 0x1A05\n#define mmGRPH_SECONDARY_SURFACE_ADDRESS_HIGH 0x1A08\n#define mmGRPH_STEREOSYNC_FLIP 0x1A97\n#define mmGRPH_SURFACE_ADDRESS_HIGH_INUSE 0x1A18\n#define mmGRPH_SURFACE_ADDRESS_INUSE 0x1A13\n#define mmGRPH_SURFACE_OFFSET_X 0x1A09\n#define mmGRPH_SURFACE_OFFSET_Y 0x1A0A\n#define mmGRPH_SWAP_CNTL 0x1A03\n#define mmGRPH_UPDATE 0x1A11\n#define mmGRPH_X_END 0x1A0D\n#define mmGRPH_X_START 0x1A0B\n#define mmGRPH_Y_END 0x1A0E\n#define mmGRPH_Y_START 0x1A0C\n#define mmHDMI_ACR_32_0 0x1C37\n#define mmHDMI_ACR_32_1 0x1C38\n#define mmHDMI_ACR_44_0 0x1C39\n#define mmHDMI_ACR_44_1 0x1C3A\n#define mmHDMI_ACR_48_0 0x1C3B\n#define mmHDMI_ACR_48_1 0x1C3C\n#define mmHDMI_ACR_PACKET_CONTROL 0x1C0F\n#define mmHDMI_ACR_STATUS_0 0x1C3D\n#define mmHDMI_ACR_STATUS_1 0x1C3E\n#define mmHDMI_AUDIO_PACKET_CONTROL 0x1C0E\n#define mmHDMI_CONTROL 0x1C0C\n#define mmHDMI_GC 0x1C16\n#define mmHDMI_GENERIC_PACKET_CONTROL0 0x1C13\n#define mmHDMI_GENERIC_PACKET_CONTROL1 0x1C30\n#define mmHDMI_INFOFRAME_CONTROL0 0x1C11\n#define mmHDMI_INFOFRAME_CONTROL1 0x1C12\n#define mmHDMI_STATUS 0x1C0D\n#define mmHDMI_VBI_PACKET_CONTROL 0x1C10\n#define mmINPUT_CSC_C11_C12 0x1A36\n#define mmINPUT_CSC_C13_C14 0x1A37\n#define mmINPUT_CSC_C21_C22 0x1A38\n#define mmINPUT_CSC_C23_C24 0x1A39\n#define mmINPUT_CSC_C31_C32 0x1A3A\n#define mmINPUT_CSC_C33_C34 0x1A3B\n#define mmINPUT_CSC_CONTROL 0x1A35\n#define mmINPUT_GAMMA_CONTROL 0x1A10\n#define mmKEY_CONTROL 0x1A53\n#define mmKEY_RANGE_ALPHA 0x1A54\n#define mmKEY_RANGE_BLUE 0x1A57\n#define mmKEY_RANGE_GREEN 0x1A56\n#define mmKEY_RANGE_RED 0x1A55\n#define mmLB0_DC_MVP_LB_CONTROL 0x1ADB\n#define mmLB0_LB_DEBUG 0x1AFC\n#define mmLB0_LB_DEBUG2 0x1AC9\n#define mmLB0_LB_NO_OUTSTANDING_REQ_STATUS 0x1AC8\n#define mmLB0_LB_SYNC_RESET_SEL 0x1ACA\n#define mmLB0_LB_TEST_DEBUG_DATA 0x1AFF\n#define mmLB0_LB_TEST_DEBUG_INDEX 0x1AFE\n#define mmLB0_MVP_AFR_FLIP_FIFO_CNTL 0x1AD9\n#define mmLB0_MVP_AFR_FLIP_MODE 0x1AD8\n#define mmLB0_MVP_FLIP_LINE_NUM_INSERT 0x1ADA\n#define mmLB1_DC_MVP_LB_CONTROL 0x1DDB\n#define mmLB1_LB_DEBUG 0x1DFC\n#define mmLB1_LB_DEBUG2 0x1DC9\n#define mmLB1_LB_NO_OUTSTANDING_REQ_STATUS 0x1DC8\n#define mmLB1_LB_SYNC_RESET_SEL 0x1DCA\n#define mmLB1_LB_TEST_DEBUG_DATA 0x1DFF\n#define mmLB1_LB_TEST_DEBUG_INDEX 0x1DFE\n#define mmLB1_MVP_AFR_FLIP_FIFO_CNTL 0x1DD9\n#define mmLB1_MVP_AFR_FLIP_MODE 0x1DD8\n#define mmLB1_MVP_FLIP_LINE_NUM_INSERT 0x1DDA\n#define mmLB2_DC_MVP_LB_CONTROL 0x40DB\n#define mmLB2_LB_DEBUG 0x40FC\n#define mmLB2_LB_DEBUG2 0x40C9\n#define mmLB2_LB_NO_OUTSTANDING_REQ_STATUS 0x40C8\n#define mmLB2_LB_SYNC_RESET_SEL 0x40CA\n#define mmLB2_LB_TEST_DEBUG_DATA 0x40FF\n#define mmLB2_LB_TEST_DEBUG_INDEX 0x40FE\n#define mmLB2_MVP_AFR_FLIP_FIFO_CNTL 0x40D9\n#define mmLB2_MVP_AFR_FLIP_MODE 0x40D8\n#define mmLB2_MVP_FLIP_LINE_NUM_INSERT 0x40DA\n#define mmLB3_DC_MVP_LB_CONTROL 0x43DB\n#define mmLB3_LB_DEBUG 0x43FC\n#define mmLB3_LB_DEBUG2 0x43C9\n#define mmLB3_LB_NO_OUTSTANDING_REQ_STATUS 0x43C8\n#define mmLB3_LB_SYNC_RESET_SEL 0x43CA\n#define mmLB3_LB_TEST_DEBUG_DATA 0x43FF\n#define mmLB3_LB_TEST_DEBUG_INDEX 0x43FE\n#define mmLB3_MVP_AFR_FLIP_FIFO_CNTL 0x43D9\n#define mmLB3_MVP_AFR_FLIP_MODE 0x43D8\n#define mmLB3_MVP_FLIP_LINE_NUM_INSERT 0x43DA\n#define mmLB4_DC_MVP_LB_CONTROL 0x46DB\n#define mmLB4_LB_DEBUG 0x46FC\n#define mmLB4_LB_DEBUG2 0x46C9\n#define mmLB4_LB_NO_OUTSTANDING_REQ_STATUS 0x46C8\n#define mmLB4_LB_SYNC_RESET_SEL 0x46CA\n#define mmLB4_LB_TEST_DEBUG_DATA 0x46FF\n#define mmLB4_LB_TEST_DEBUG_INDEX 0x46FE\n#define mmLB4_MVP_AFR_FLIP_FIFO_CNTL 0x46D9\n#define mmLB4_MVP_AFR_FLIP_MODE 0x46D8\n#define mmLB4_MVP_FLIP_LINE_NUM_INSERT 0x46DA\n#define mmLB5_DC_MVP_LB_CONTROL 0x49DB\n#define mmLB5_LB_DEBUG 0x49FC\n#define mmLB5_LB_DEBUG2 0x49C9\n#define mmLB5_LB_NO_OUTSTANDING_REQ_STATUS 0x49C8\n#define mmLB5_LB_SYNC_RESET_SEL 0x49CA\n#define mmLB5_LB_TEST_DEBUG_DATA 0x49FF\n#define mmLB5_LB_TEST_DEBUG_INDEX 0x49FE\n#define mmLB5_MVP_AFR_FLIP_FIFO_CNTL 0x49D9\n#define mmLB5_MVP_AFR_FLIP_MODE 0x49D8\n#define mmLB5_MVP_FLIP_LINE_NUM_INSERT 0x49DA\n#define mmLB_DEBUG 0x1AFC\n#define mmLB_DEBUG2 0x1AC9\n#define mmLB_NO_OUTSTANDING_REQ_STATUS 0x1AC8\n#define mmLB_SYNC_RESET_SEL 0x1ACA\n#define mmLB_TEST_DEBUG_DATA 0x1AFF\n#define mmLB_TEST_DEBUG_INDEX 0x1AFE\n#define mmLIGHT_SLEEP_CNTL 0x0132\n#define mmLOW_POWER_TILING_CONTROL 0x0325\n#define mmLVDS_DATA_CNTL 0x1C8C\n#define mmLVTMA_PWRSEQ_CNTL 0x1919\n#define mmLVTMA_PWRSEQ_DELAY1 0x191C\n#define mmLVTMA_PWRSEQ_DELAY2 0x191D\n#define mmLVTMA_PWRSEQ_REF_DIV 0x191B\n#define mmLVTMA_PWRSEQ_STATE 0x191A\n#define mmMASTER_COMM_CMD_REG 0x161F\n#define mmMASTER_COMM_CNTL_REG 0x1620\n#define mmMASTER_COMM_DATA_REG1 0x161C\n#define mmMASTER_COMM_DATA_REG2 0x161D\n#define mmMASTER_COMM_DATA_REG3 0x161E\n#define mmMASTER_UPDATE_LOCK 0x1BBD\n#define mmMASTER_UPDATE_MODE 0x1BBE\n#define mmMC_DC_INTERFACE_NACK_STATUS 0x031C\n#define mmMCIF_CONTROL 0x0314\n#define mmMCIF_MEM_CONTROL 0x0319\n#define mmMCIF_TEST_DEBUG_DATA 0x0317\n#define mmMCIF_TEST_DEBUG_INDEX 0x0316\n#define mmMCIF_VMID 0x0318\n#define mmMCIF_WRITE_COMBINE_CONTROL 0x0315\n#define mmMICROSECOND_TIME_BASE_DIV 0x013B\n#define mmMILLISECOND_TIME_BASE_DIV 0x0130\n#define mmMVP_AFR_FLIP_FIFO_CNTL 0x1AD9\n#define mmMVP_AFR_FLIP_MODE 0x1AD8\n#define mmMVP_BLACK_KEYER 0x1686\n#define mmMVP_CONTROL1 0x1680\n#define mmMVP_CONTROL2 0x1681\n#define mmMVP_CONTROL3 0x168A\n#define mmMVP_CRC_CNTL 0x1687\n#define mmMVP_CRC_RESULT_BLUE_GREEN 0x1688\n#define mmMVP_CRC_RESULT_RED 0x1689\n#define mmMVP_DEBUG 0x168F\n#define mmMVP_FIFO_CONTROL 0x1682\n#define mmMVP_FIFO_STATUS 0x1683\n#define mmMVP_FLIP_LINE_NUM_INSERT 0x1ADA\n#define mmMVP_INBAND_CNTL_CAP 0x1685\n#define mmMVP_RECEIVE_CNT_CNTL1 0x168B\n#define mmMVP_RECEIVE_CNT_CNTL2 0x168C\n#define mmMVP_SLAVE_STATUS 0x1684\n#define mmMVP_TEST_DEBUG_DATA 0x168E\n#define mmMVP_TEST_DEBUG_INDEX 0x168D\n#define mmOUTPUT_CSC_C11_C12 0x1A3D\n#define mmOUTPUT_CSC_C13_C14 0x1A3E\n#define mmOUTPUT_CSC_C21_C22 0x1A3F\n#define mmOUTPUT_CSC_C23_C24 0x1A40\n#define mmOUTPUT_CSC_C31_C32 0x1A41\n#define mmOUTPUT_CSC_C33_C34 0x1A42\n#define mmOUTPUT_CSC_CONTROL 0x1A3C\n#define mmOUT_ROUND_CONTROL 0x1A51\n#define mmOVL_CONTROL1 0x1A1D\n#define mmOVL_CONTROL2 0x1A1E\n#define mmOVL_DFQ_CONTROL 0x1A29\n#define mmOVL_DFQ_STATUS 0x1A2A\n#define mmOVL_ENABLE 0x1A1C\n#define mmOVL_END 0x1A26\n#define mmOVL_PITCH 0x1A21\n#define mmOVLSCL_EDGE_PIXEL_CNTL 0x1A2C\n#define mmOVL_SECONDARY_SURFACE_ADDRESS 0x1A92\n#define mmOVL_SECONDARY_SURFACE_ADDRESS_HIGH 0x1A94\n#define mmOVL_START 0x1A25\n#define mmOVL_STEREOSYNC_FLIP 0x1A93\n#define mmOVL_SURFACE_ADDRESS 0x1A20\n#define mmOVL_SURFACE_ADDRESS_HIGH 0x1A22\n#define mmOVL_SURFACE_ADDRESS_HIGH_INUSE 0x1A2B\n#define mmOVL_SURFACE_ADDRESS_INUSE 0x1A28\n#define mmOVL_SURFACE_OFFSET_X 0x1A23\n#define mmOVL_SURFACE_OFFSET_Y 0x1A24\n#define mmOVL_SWAP_CNTL 0x1A1F\n#define mmOVL_UPDATE 0x1A27\n#define mmPHY_AUX_CNTL 0x197F\n#define mmPIPE0_ARBITRATION_CONTROL3 0x02FA\n#define mmPIPE0_DMIF_BUFFER_CONTROL 0x0328\n#define mmPIPE0_MAX_REQUESTS 0x0302\n#define mmPIPE0_PG_CONFIG 0x1760\n#define mmPIPE0_PG_ENABLE 0x1761\n#define mmPIPE0_PG_STATUS 0x1762\n#define mmPIPE1_ARBITRATION_CONTROL3 0x02FB\n#define mmPIPE1_DMIF_BUFFER_CONTROL 0x0330\n#define mmPIPE1_MAX_REQUESTS 0x0303\n#define mmPIPE1_PG_CONFIG 0x1764\n#define mmPIPE1_PG_ENABLE 0x1765\n#define mmPIPE1_PG_STATUS 0x1766\n#define mmPIPE2_ARBITRATION_CONTROL3 0x02FC\n#define mmPIPE2_DMIF_BUFFER_CONTROL 0x0338\n#define mmPIPE2_MAX_REQUESTS 0x0304\n#define mmPIPE2_PG_CONFIG 0x1768\n#define mmPIPE2_PG_ENABLE 0x1769\n#define mmPIPE2_PG_STATUS 0x176A\n#define mmPIPE3_ARBITRATION_CONTROL3 0x02FD\n#define mmPIPE3_DMIF_BUFFER_CONTROL 0x0340\n#define mmPIPE3_MAX_REQUESTS 0x0305\n#define mmPIPE3_PG_CONFIG 0x176C\n#define mmPIPE3_PG_ENABLE 0x176D\n#define mmPIPE3_PG_STATUS 0x176E\n#define mmPIPE4_ARBITRATION_CONTROL3 0x02FE\n#define mmPIPE4_DMIF_BUFFER_CONTROL 0x0348\n#define mmPIPE4_MAX_REQUESTS 0x0306\n#define mmPIPE4_PG_CONFIG 0x1770\n#define mmPIPE4_PG_ENABLE 0x1771\n#define mmPIPE4_PG_STATUS 0x1772\n#define mmPIPE5_ARBITRATION_CONTROL3 0x02FF\n#define mmPIPE5_DMIF_BUFFER_CONTROL 0x0350\n#define mmPIPE5_MAX_REQUESTS 0x0307\n#define mmPIPE5_PG_CONFIG 0x1774\n#define mmPIPE5_PG_ENABLE 0x1775\n#define mmPIPE5_PG_STATUS 0x1776\n#define mmPIXCLK0_RESYNC_CNTL 0x013A\n#define mmPIXCLK1_RESYNC_CNTL 0x0138\n#define mmPIXCLK2_RESYNC_CNTL 0x0139\n#define mmPLL_ANALOG 0x1708\n#define mmPLL_CNTL 0x1707\n#define mmPLL_DEBUG_CNTL 0x170B\n#define mmPLL_DISPCLK_CURRENT_DTO_PHASE 0x170F\n#define mmPLL_DISPCLK_DTO_CNTL 0x170E\n#define mmPLL_DS_CNTL 0x1705\n#define mmPLL_FB_DIV 0x1701\n#define mmPLL_IDCLK_CNTL 0x1706\n#define mmPLL_POST_DIV 0x1702\n#define mmPLL_REF_DIV 0x1700\n#define mmPLL_SS_AMOUNT_DSFRAC 0x1703\n#define mmPLL_SS_CNTL 0x1704\n#define mmPLL_UNLOCK_DETECT_CNTL 0x170A\n#define mmPLL_UPDATE_CNTL 0x170D\n#define mmPLL_UPDATE_LOCK 0x170C\n#define mmPLL_VREG_CNTL 0x1709\n#define mmPRESCALE_GRPH_CONTROL 0x1A2D\n#define mmPRESCALE_OVL_CONTROL 0x1A31\n#define mmPRESCALE_VALUES_GRPH_B 0x1A30\n#define mmPRESCALE_VALUES_GRPH_G 0x1A2F\n#define mmPRESCALE_VALUES_GRPH_R 0x1A2E\n#define mmPRESCALE_VALUES_OVL_CB 0x1A32\n#define mmPRESCALE_VALUES_OVL_CR 0x1A34\n#define mmPRESCALE_VALUES_OVL_Y 0x1A33\n#define mmREGAMMA_CNTLA_END_CNTL1 0x1AA6\n#define mmREGAMMA_CNTLA_END_CNTL2 0x1AA7\n#define mmREGAMMA_CNTLA_REGION_0_1 0x1AA8\n#define mmREGAMMA_CNTLA_REGION_10_11 0x1AAD\n#define mmREGAMMA_CNTLA_REGION_12_13 0x1AAE\n#define mmREGAMMA_CNTLA_REGION_14_15 0x1AAF\n#define mmREGAMMA_CNTLA_REGION_2_3 0x1AA9\n#define mmREGAMMA_CNTLA_REGION_4_5 0x1AAA\n#define mmREGAMMA_CNTLA_REGION_6_7 0x1AAB\n#define mmREGAMMA_CNTLA_REGION_8_9 0x1AAC\n#define mmREGAMMA_CNTLA_SLOPE_CNTL 0x1AA5\n#define mmREGAMMA_CNTLA_START_CNTL 0x1AA4\n#define mmREGAMMA_CNTLB_END_CNTL1 0x1AB2\n#define mmREGAMMA_CNTLB_END_CNTL2 0x1AB3\n#define mmREGAMMA_CNTLB_REGION_0_1 0x1AB4\n#define mmREGAMMA_CNTLB_REGION_10_11 0x1AB9\n#define mmREGAMMA_CNTLB_REGION_12_13 0x1ABA\n#define mmREGAMMA_CNTLB_REGION_14_15 0x1ABB\n#define mmREGAMMA_CNTLB_REGION_2_3 0x1AB5\n#define mmREGAMMA_CNTLB_REGION_4_5 0x1AB6\n#define mmREGAMMA_CNTLB_REGION_6_7 0x1AB7\n#define mmREGAMMA_CNTLB_REGION_8_9 0x1AB8\n#define mmREGAMMA_CNTLB_SLOPE_CNTL 0x1AB1\n#define mmREGAMMA_CNTLB_START_CNTL 0x1AB0\n#define mmREGAMMA_CONTROL 0x1AA0\n#define mmREGAMMA_LUT_DATA 0x1AA2\n#define mmREGAMMA_LUT_INDEX 0x1AA1\n#define mmREGAMMA_LUT_WRITE_EN_MASK 0x1AA3\n#define mmSCL0_EXT_OVERSCAN_LEFT_RIGHT 0x1B5E\n#define mmSCL0_EXT_OVERSCAN_TOP_BOTTOM 0x1B5F\n#define mmSCL0_SCL_ALU_CONTROL 0x1B54\n#define mmSCL0_SCL_AUTOMATIC_MODE_CONTROL 0x1B47\n#define mmSCL0_SCL_BYPASS_CONTROL 0x1B45\n#define mmSCL0_SCL_COEF_RAM_CONFLICT_STATUS 0x1B55\n#define mmSCL0_SCL_COEF_RAM_SELECT 0x1B40\n#define mmSCL0_SCL_COEF_RAM_TAP_DATA 0x1B41\n#define mmSCL0_SCL_CONTROL 0x1B44\n#define mmSCL0_SCL_DEBUG 0x1B6A\n#define mmSCL0_SCL_DEBUG2 0x1B69\n#define mmSCL0_SCL_F_SHARP_CONTROL 0x1B53\n#define mmSCL0_SCL_HORZ_FILTER_CONTROL 0x1B4A\n#define mmSCL0_SCL_HORZ_FILTER_SCALE_RATIO 0x1B4B\n#define mmSCL0_SCL_MANUAL_REPLICATE_CONTROL 0x1B46\n#define mmSCL0_SCL_MODE_CHANGE_DET1 0x1B60\n#define mmSCL0_SCL_MODE_CHANGE_DET2 0x1B61\n#define mmSCL0_SCL_MODE_CHANGE_DET3 0x1B62\n#define mmSCL0_SCL_MODE_CHANGE_MASK 0x1B63\n#define mmSCL0_SCL_TAP_CONTROL 0x1B43\n#define mmSCL0_SCL_TEST_DEBUG_DATA 0x1B6C\n#define mmSCL0_SCL_TEST_DEBUG_INDEX 0x1B6B\n#define mmSCL0_SCL_UPDATE 0x1B51\n#define mmSCL0_SCL_VERT_FILTER_CONTROL 0x1B4E\n#define mmSCL0_SCL_VERT_FILTER_INIT 0x1B50\n#define mmSCL0_SCL_VERT_FILTER_INIT_BOT 0x1B57\n#define mmSCL0_SCL_VERT_FILTER_SCALE_RATIO 0x1B4F\n#define mmSCL0_VIEWPORT_SIZE 0x1B5D\n#define mmSCL0_VIEWPORT_START 0x1B5C\n#define mmSCL1_EXT_OVERSCAN_LEFT_RIGHT 0x1E5E\n#define mmSCL1_EXT_OVERSCAN_TOP_BOTTOM 0x1E5F\n#define mmSCL1_SCL_ALU_CONTROL 0x1E54\n#define mmSCL1_SCL_AUTOMATIC_MODE_CONTROL 0x1E47\n#define mmSCL1_SCL_BYPASS_CONTROL 0x1E45\n#define mmSCL1_SCL_COEF_RAM_CONFLICT_STATUS 0x1E55\n#define mmSCL1_SCL_COEF_RAM_SELECT 0x1E40\n#define mmSCL1_SCL_COEF_RAM_TAP_DATA 0x1E41\n#define mmSCL1_SCL_CONTROL 0x1E44\n#define mmSCL1_SCL_DEBUG 0x1E6A\n#define mmSCL1_SCL_DEBUG2 0x1E69\n#define mmSCL1_SCL_F_SHARP_CONTROL 0x1E53\n#define mmSCL1_SCL_HORZ_FILTER_CONTROL 0x1E4A\n#define mmSCL1_SCL_HORZ_FILTER_SCALE_RATIO 0x1E4B\n#define mmSCL1_SCL_MANUAL_REPLICATE_CONTROL 0x1E46\n#define mmSCL1_SCL_MODE_CHANGE_DET1 0x1E60\n#define mmSCL1_SCL_MODE_CHANGE_DET2 0x1E61\n#define mmSCL1_SCL_MODE_CHANGE_DET3 0x1E62\n#define mmSCL1_SCL_MODE_CHANGE_MASK 0x1E63\n#define mmSCL1_SCL_TAP_CONTROL 0x1E43\n#define mmSCL1_SCL_TEST_DEBUG_DATA 0x1E6C\n#define mmSCL1_SCL_TEST_DEBUG_INDEX 0x1E6B\n#define mmSCL1_SCL_UPDATE 0x1E51\n#define mmSCL1_SCL_VERT_FILTER_CONTROL 0x1E4E\n#define mmSCL1_SCL_VERT_FILTER_INIT 0x1E50\n#define mmSCL1_SCL_VERT_FILTER_INIT_BOT 0x1E57\n#define mmSCL1_SCL_VERT_FILTER_SCALE_RATIO 0x1E4F\n#define mmSCL1_VIEWPORT_SIZE 0x1E5D\n#define mmSCL1_VIEWPORT_START 0x1E5C\n#define mmSCL2_EXT_OVERSCAN_LEFT_RIGHT 0x415E\n#define mmSCL2_EXT_OVERSCAN_TOP_BOTTOM 0x415F\n#define mmSCL2_SCL_ALU_CONTROL 0x4154\n#define mmSCL2_SCL_AUTOMATIC_MODE_CONTROL 0x4147\n#define mmSCL2_SCL_BYPASS_CONTROL 0x4145\n#define mmSCL2_SCL_COEF_RAM_CONFLICT_STATUS 0x4155\n#define mmSCL2_SCL_COEF_RAM_SELECT 0x4140\n#define mmSCL2_SCL_COEF_RAM_TAP_DATA 0x4141\n#define mmSCL2_SCL_CONTROL 0x4144\n#define mmSCL2_SCL_DEBUG 0x416A\n#define mmSCL2_SCL_DEBUG2 0x4169\n#define mmSCL2_SCL_F_SHARP_CONTROL 0x4153\n#define mmSCL2_SCL_HORZ_FILTER_CONTROL 0x414A\n#define mmSCL2_SCL_HORZ_FILTER_SCALE_RATIO 0x414B\n#define mmSCL2_SCL_MANUAL_REPLICATE_CONTROL 0x4146\n#define mmSCL2_SCL_MODE_CHANGE_DET1 0x4160\n#define mmSCL2_SCL_MODE_CHANGE_DET2 0x4161\n#define mmSCL2_SCL_MODE_CHANGE_DET3 0x4162\n#define mmSCL2_SCL_MODE_CHANGE_MASK 0x4163\n#define mmSCL2_SCL_TAP_CONTROL 0x4143\n#define mmSCL2_SCL_TEST_DEBUG_DATA 0x416C\n#define mmSCL2_SCL_TEST_DEBUG_INDEX 0x416B\n#define mmSCL2_SCL_UPDATE 0x4151\n#define mmSCL2_SCL_VERT_FILTER_CONTROL 0x414E\n#define mmSCL2_SCL_VERT_FILTER_INIT 0x4150\n#define mmSCL2_SCL_VERT_FILTER_INIT_BOT 0x4157\n#define mmSCL2_SCL_VERT_FILTER_SCALE_RATIO 0x414F\n#define mmSCL2_VIEWPORT_SIZE 0x415D\n#define mmSCL2_VIEWPORT_START 0x415C\n#define mmSCL3_EXT_OVERSCAN_LEFT_RIGHT 0x445E\n#define mmSCL3_EXT_OVERSCAN_TOP_BOTTOM 0x445F\n#define mmSCL3_SCL_ALU_CONTROL 0x4454\n#define mmSCL3_SCL_AUTOMATIC_MODE_CONTROL 0x4447\n#define mmSCL3_SCL_BYPASS_CONTROL 0x4445\n#define mmSCL3_SCL_COEF_RAM_CONFLICT_STATUS 0x4455\n#define mmSCL3_SCL_COEF_RAM_SELECT 0x4440\n#define mmSCL3_SCL_COEF_RAM_TAP_DATA 0x4441\n#define mmSCL3_SCL_CONTROL 0x4444\n#define mmSCL3_SCL_DEBUG 0x446A\n#define mmSCL3_SCL_DEBUG2 0x4469\n#define mmSCL3_SCL_F_SHARP_CONTROL 0x4453\n#define mmSCL3_SCL_HORZ_FILTER_CONTROL 0x444A\n#define mmSCL3_SCL_HORZ_FILTER_SCALE_RATIO 0x444B\n#define mmSCL3_SCL_MANUAL_REPLICATE_CONTROL 0x4446\n#define mmSCL3_SCL_MODE_CHANGE_DET1 0x4460\n#define mmSCL3_SCL_MODE_CHANGE_DET2 0x4461\n#define mmSCL3_SCL_MODE_CHANGE_DET3 0x4462\n#define mmSCL3_SCL_MODE_CHANGE_MASK 0x4463\n#define mmSCL3_SCL_TAP_CONTROL 0x4443\n#define mmSCL3_SCL_TEST_DEBUG_DATA 0x446C\n#define mmSCL3_SCL_TEST_DEBUG_INDEX 0x446B\n#define mmSCL3_SCL_UPDATE 0x4451\n#define mmSCL3_SCL_VERT_FILTER_CONTROL 0x444E\n#define mmSCL3_SCL_VERT_FILTER_INIT 0x4450\n#define mmSCL3_SCL_VERT_FILTER_INIT_BOT 0x4457\n#define mmSCL3_SCL_VERT_FILTER_SCALE_RATIO 0x444F\n#define mmSCL3_VIEWPORT_SIZE 0x445D\n#define mmSCL3_VIEWPORT_START 0x445C\n#define mmSCL4_EXT_OVERSCAN_LEFT_RIGHT 0x475E\n#define mmSCL4_EXT_OVERSCAN_TOP_BOTTOM 0x475F\n#define mmSCL4_SCL_ALU_CONTROL 0x4754\n#define mmSCL4_SCL_AUTOMATIC_MODE_CONTROL 0x4747\n#define mmSCL4_SCL_BYPASS_CONTROL 0x4745\n#define mmSCL4_SCL_COEF_RAM_CONFLICT_STATUS 0x4755\n#define mmSCL4_SCL_COEF_RAM_SELECT 0x4740\n#define mmSCL4_SCL_COEF_RAM_TAP_DATA 0x4741\n#define mmSCL4_SCL_CONTROL 0x4744\n#define mmSCL4_SCL_DEBUG 0x476A\n#define mmSCL4_SCL_DEBUG2 0x4769\n#define mmSCL4_SCL_F_SHARP_CONTROL 0x4753\n#define mmSCL4_SCL_HORZ_FILTER_CONTROL 0x474A\n#define mmSCL4_SCL_HORZ_FILTER_SCALE_RATIO 0x474B\n#define mmSCL4_SCL_MANUAL_REPLICATE_CONTROL 0x4746\n#define mmSCL4_SCL_MODE_CHANGE_DET1 0x4760\n#define mmSCL4_SCL_MODE_CHANGE_DET2 0x4761\n#define mmSCL4_SCL_MODE_CHANGE_DET3 0x4762\n#define mmSCL4_SCL_MODE_CHANGE_MASK 0x4763\n#define mmSCL4_SCL_TAP_CONTROL 0x4743\n#define mmSCL4_SCL_TEST_DEBUG_DATA 0x476C\n#define mmSCL4_SCL_TEST_DEBUG_INDEX 0x476B\n#define mmSCL4_SCL_UPDATE 0x4751\n#define mmSCL4_SCL_VERT_FILTER_CONTROL 0x474E\n#define mmSCL4_SCL_VERT_FILTER_INIT 0x4750\n#define mmSCL4_SCL_VERT_FILTER_INIT_BOT 0x4757\n#define mmSCL4_SCL_VERT_FILTER_SCALE_RATIO 0x474F\n#define mmSCL4_VIEWPORT_SIZE 0x475D\n#define mmSCL4_VIEWPORT_START 0x475C\n#define mmSCL5_EXT_OVERSCAN_LEFT_RIGHT 0x4A5E\n#define mmSCL5_EXT_OVERSCAN_TOP_BOTTOM 0x4A5F\n#define mmSCL5_SCL_ALU_CONTROL 0x4A54\n#define mmSCL5_SCL_AUTOMATIC_MODE_CONTROL 0x4A47\n#define mmSCL5_SCL_BYPASS_CONTROL 0x4A45\n#define mmSCL5_SCL_COEF_RAM_CONFLICT_STATUS 0x4A55\n#define mmSCL5_SCL_COEF_RAM_SELECT 0x4A40\n#define mmSCL5_SCL_COEF_RAM_TAP_DATA 0x4A41\n#define mmSCL5_SCL_CONTROL 0x4A44\n#define mmSCL5_SCL_DEBUG 0x4A6A\n#define mmSCL5_SCL_DEBUG2 0x4A69\n#define mmSCL5_SCL_F_SHARP_CONTROL 0x4A53\n#define mmSCL5_SCL_HORZ_FILTER_CONTROL 0x4A4A\n#define mmSCL5_SCL_HORZ_FILTER_SCALE_RATIO 0x4A4B\n#define mmSCL5_SCL_MANUAL_REPLICATE_CONTROL 0x4A46\n#define mmSCL5_SCL_MODE_CHANGE_DET1 0x4A60\n#define mmSCL5_SCL_MODE_CHANGE_DET2 0x4A61\n#define mmSCL5_SCL_MODE_CHANGE_DET3 0x4A62\n#define mmSCL5_SCL_MODE_CHANGE_MASK 0x4A63\n#define mmSCL5_SCL_TAP_CONTROL 0x4A43\n#define mmSCL5_SCL_TEST_DEBUG_DATA 0x4A6C\n#define mmSCL5_SCL_TEST_DEBUG_INDEX 0x4A6B\n#define mmSCL5_SCL_UPDATE 0x4A51\n#define mmSCL5_SCL_VERT_FILTER_CONTROL 0x4A4E\n#define mmSCL5_SCL_VERT_FILTER_INIT 0x4A50\n#define mmSCL5_SCL_VERT_FILTER_INIT_BOT 0x4A57\n#define mmSCL5_SCL_VERT_FILTER_SCALE_RATIO 0x4A4F\n#define mmSCL5_VIEWPORT_SIZE 0x4A5D\n#define mmSCL5_VIEWPORT_START 0x4A5C\n#define mmSCL_ALU_CONTROL 0x1B54\n#define mmSCL_AUTOMATIC_MODE_CONTROL 0x1B47\n#define mmSCL_BYPASS_CONTROL 0x1B45\n#define mmSCL_COEF_RAM_CONFLICT_STATUS 0x1B55\n#define mmSCL_COEF_RAM_SELECT 0x1B40\n#define mmSCL_COEF_RAM_TAP_DATA 0x1B41\n#define mmSCL_CONTROL 0x1B44\n#define mmSCL_DEBUG 0x1B6A\n#define mmSCL_DEBUG2 0x1B69\n#define mmSCL_F_SHARP_CONTROL 0x1B53\n#define mmSCL_HORZ_FILTER_CONTROL 0x1B4A\n#define mmSCL_HORZ_FILTER_SCALE_RATIO 0x1B4B\n#define mmSCLK_CGTT_BLK_CTRL_REG 0x0136\n#define mmSCL_MANUAL_REPLICATE_CONTROL 0x1B46\n#define mmSCL_MODE_CHANGE_DET1 0x1B60\n#define mmSCL_MODE_CHANGE_DET2 0x1B61\n#define mmSCL_MODE_CHANGE_DET3 0x1B62\n#define mmSCL_MODE_CHANGE_MASK 0x1B63\n#define mmSCL_TAP_CONTROL 0x1B43\n#define mmSCL_TEST_DEBUG_DATA 0x1B6C\n#define mmSCL_TEST_DEBUG_INDEX 0x1B6B\n#define mmSCL_UPDATE 0x1B51\n#define mmSCL_VERT_FILTER_CONTROL 0x1B4E\n#define mmSCL_VERT_FILTER_INIT 0x1B50\n#define mmSCL_VERT_FILTER_INIT_BOT 0x1B57\n#define mmSCL_VERT_FILTER_SCALE_RATIO 0x1B4F\n#define mmSEQ8_DATA 0x00F1\n#define mmSEQ8_IDX 0x00F1\n#define mmSLAVE_COMM_CMD_REG 0x1624\n#define mmSLAVE_COMM_CNTL_REG 0x1625\n#define mmSLAVE_COMM_DATA_REG1 0x1621\n#define mmSLAVE_COMM_DATA_REG2 0x1622\n#define mmSLAVE_COMM_DATA_REG3 0x1623\n#define mmSYMCLKA_CLOCK_ENABLE 0x0160\n#define mmSYMCLKB_CLOCK_ENABLE 0x0161\n#define mmSYMCLKC_CLOCK_ENABLE 0x0162\n#define mmSYMCLKD_CLOCK_ENABLE 0x0163\n#define mmSYMCLKE_CLOCK_ENABLE 0x0164\n#define mmSYMCLKF_CLOCK_ENABLE 0x0165\n#define mmTMDS_CNTL 0x1C7C\n#define mmTMDS_CONTROL0_FEEDBACK 0x1C7E\n#define mmTMDS_CONTROL_CHAR 0x1C7D\n#define mmTMDS_CTL0_1_GEN_CNTL 0x1C86\n#define mmTMDS_CTL2_3_GEN_CNTL 0x1C87\n#define mmTMDS_CTL_BITS 0x1C83\n#define mmTMDS_DCBALANCER_CONTROL 0x1C84\n#define mmTMDS_DEBUG 0x1C82\n#define mmTMDS_STEREOSYNC_CTL_SEL 0x1C7F\n#define mmTMDS_SYNC_CHAR_PATTERN_0_1 0x1C80\n#define mmTMDS_SYNC_CHAR_PATTERN_2_3 0x1C81\n#define mmUNIPHYAB_TPG_CONTROL 0x1931\n#define mmUNIPHYAB_TPG_SEED 0x1932\n#define mmUNIPHY_ANG_BIST_CNTL 0x198C\n#define mmUNIPHYCD_TPG_CONTROL 0x1933\n#define mmUNIPHYCD_TPG_SEED 0x1934\n#define mmUNIPHY_CHANNEL_XBAR_CNTL 0x198E\n#define mmUNIPHY_DATA_SYNCHRONIZATION 0x198A\n#define mmUNIPHYEF_TPG_CONTROL 0x1935\n#define mmUNIPHYEF_TPG_SEED 0x1936\n#define mmUNIPHY_IMPCAL_LINKA 0x1908\n#define mmUNIPHY_IMPCAL_LINKB 0x1909\n#define mmUNIPHY_IMPCAL_LINKC 0x190F\n#define mmUNIPHY_IMPCAL_LINKD 0x1910\n#define mmUNIPHY_IMPCAL_LINKE 0x1913\n#define mmUNIPHY_IMPCAL_LINKF 0x1914\n#define mmUNIPHY_IMPCAL_PERIOD 0x190A\n#define mmUNIPHY_IMPCAL_PSW_AB 0x190E\n#define mmUNIPHY_IMPCAL_PSW_CD 0x1912\n#define mmUNIPHY_IMPCAL_PSW_EF 0x1916\n#define mmUNIPHY_LINK_CNTL 0x198D\n#define mmUNIPHY_PLL_CONTROL1 0x1986\n#define mmUNIPHY_PLL_CONTROL2 0x1987\n#define mmUNIPHY_PLL_FBDIV 0x1985\n#define mmUNIPHY_PLL_SS_CNTL 0x1989\n#define mmUNIPHY_PLL_SS_STEP_SIZE 0x1988\n#define mmUNIPHY_POWER_CONTROL 0x1984\n#define mmUNIPHY_REG_TEST_OUTPUT 0x198B\n#define mmUNIPHY_SOFT_RESET 0x0166\n#define mmUNIPHY_TX_CONTROL1 0x1980\n#define mmUNIPHY_TX_CONTROL2 0x1981\n#define mmUNIPHY_TX_CONTROL3 0x1982\n#define mmUNIPHY_TX_CONTROL4 0x1983\n#define mmVGA25_PPLL_ANALOG 0x00E4\n#define mmVGA25_PPLL_FB_DIV 0x00DC\n#define mmVGA25_PPLL_POST_DIV 0x00E0\n#define mmVGA25_PPLL_REF_DIV 0x00D8\n#define mmVGA28_PPLL_ANALOG 0x00E5\n#define mmVGA28_PPLL_FB_DIV 0x00DD\n#define mmVGA28_PPLL_POST_DIV 0x00E1\n#define mmVGA28_PPLL_REF_DIV 0x00D9\n#define mmVGA41_PPLL_ANALOG 0x00E6\n#define mmVGA41_PPLL_FB_DIV 0x00DE\n#define mmVGA41_PPLL_POST_DIV 0x00E2\n#define mmVGA41_PPLL_REF_DIV 0x00DA\n#define mmVGA_CACHE_CONTROL 0x00CB\n#define mmVGA_DEBUG_READBACK_DATA 0x00D7\n#define mmVGA_DEBUG_READBACK_INDEX 0x00D6\n#define mmVGA_DISPBUF1_SURFACE_ADDR 0x00C6\n#define mmVGA_DISPBUF2_SURFACE_ADDR 0x00C8\n#define mmVGA_HDP_CONTROL 0x00CA\n#define mmVGA_HW_DEBUG 0x00CF\n#define mmVGA_INTERRUPT_CONTROL 0x00D1\n#define mmVGA_INTERRUPT_STATUS 0x00D3\n#define mmVGA_MAIN_CONTROL 0x00D4\n#define mmVGA_MEMORY_BASE_ADDRESS 0x00C4\n#define mmVGA_MEMORY_BASE_ADDRESS_HIGH 0x00C9\n#define mmVGA_MEM_READ_PAGE_ADDR 0x0013\n#define mmVGA_MEM_WRITE_PAGE_ADDR 0x0012\n#define mmVGA_MODE_CONTROL 0x00C2\n#define mmVGA_RENDER_CONTROL 0x00C0\n#define mmVGA_SEQUENCER_RESET_CONTROL 0x00C1\n#define mmVGA_SOURCE_SELECT 0x00FC\n#define mmVGA_STATUS 0x00D0\n#define mmVGA_STATUS_CLEAR 0x00D2\n#define mmVGA_SURFACE_PITCH_SELECT 0x00C3\n#define mmVGA_TEST_CONTROL 0x00D5\n#define mmVGA_TEST_DEBUG_DATA 0x00C7\n#define mmVGA_TEST_DEBUG_INDEX 0x00C5\n#define mmVIEWPORT_SIZE 0x1B5D\n#define mmVIEWPORT_START 0x1B5C\n#define mmXDMA_CLOCK_GATING_CNTL 0x0409\n#define mmXDMA_IF_BIF_STATUS 0x0418\n#define mmXDMA_INTERRUPT 0x0406\n#define mmXDMA_LOCAL_SURFACE_TILING1 0x03F4\n#define mmXDMA_LOCAL_SURFACE_TILING2 0x03F5\n#define mmXDMA_MC_PCIE_CLIENT_CONFIG 0x03E9\n#define mmXDMA_MEM_POWER_CNTL 0x040B\n#define mmXDMA_MSTR_CMD_URGENT_CNTL 0x03F6\n#define mmXDMA_MSTR_CNTL 0x03E0\n#define mmXDMA_MSTR_HEIGHT 0x03E3\n#define mmXDMA_MSTR_LOCAL_SURFACE_BASE_ADDR 0x03F1\n#define mmXDMA_MSTR_LOCAL_SURFACE_BASE_ADDR_HIGH 0x03F2\n#define mmXDMA_MSTR_LOCAL_SURFACE_PITCH 0x03F3\n#define mmXDMA_MSTR_MEM_CLIENT_CONFIG 0x03EA\n#define mmXDMA_MSTR_MEM_NACK_STATUS 0x040D\n#define mmXDMA_MSTR_MEM_URGENT_CNTL 0x03F7\n#define mmXDMA_MSTR_PCIE_NACK_STATUS 0x040C\n#define mmXDMA_MSTR_READ_COMMAND 0x03E1\n#define mmXDMA_MSTR_REMOTE_GPU_ADDRESS 0x03E6\n#define mmXDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH 0x03E7\n#define mmXDMA_MSTR_REMOTE_SURFACE_BASE 0x03E4\n#define mmXDMA_MSTR_REMOTE_SURFACE_BASE_HIGH 0x03E5\n#define mmXDMA_MSTR_STATUS 0x03E8\n#define mmXDMA_RBBMIF_RDWR_CNTL 0x040A\n#define mmXDMA_SLV_CNTL 0x03FB\n#define mmXDMA_SLV_FLIP_PENDING 0x0407\n#define mmXDMA_SLV_MEM_CLIENT_CONFIG 0x03FD\n#define mmXDMA_SLV_MEM_NACK_STATUS 0x040F\n#define mmXDMA_SLV_PCIE_NACK_STATUS 0x040E\n#define mmXDMA_SLV_READ_LATENCY_AVE 0x0405\n#define mmXDMA_SLV_READ_LATENCY_MINMAX 0x0404\n#define mmXDMA_SLV_READ_LATENCY_TIMER 0x0412\n#define mmXDMA_SLV_READ_URGENT_CNTL 0x03FF\n#define mmXDMA_SLV_REMOTE_GPU_ADDRESS 0x0402\n#define mmXDMA_SLV_REMOTE_GPU_ADDRESS_HIGH 0x0403\n#define mmXDMA_SLV_SLS_PITCH 0x03FE\n#define mmXDMA_SLV_WB_RATE_CNTL 0x0401\n#define mmXDMA_SLV_WRITE_URGENT_CNTL 0x0400\n#define mmXDMA_TEST_DEBUG_DATA 0x041D\n#define mmXDMA_TEST_DEBUG_INDEX 0x041C\n\n \n#define mmDATA_FORMAT                              0x1AC0\n#define mmLB0_DATA_FORMAT                               0x1AC0\n#define mmLB1_DATA_FORMAT                               0x1DC0\n#define mmLB2_DATA_FORMAT                               0x40C0\n#define mmLB3_DATA_FORMAT                               0x43C0\n#define mmLB4_DATA_FORMAT                               0x46C0\n#define mmLB5_DATA_FORMAT                               0x49C0\n#define mmDESKTOP_HEIGHT                           0x1AC1\n#define mmLB0_DESKTOP_HEIGHT                            0x1AC1\n#define mmLB1_DESKTOP_HEIGHT                            0x1DC1\n#define mmLB2_DESKTOP_HEIGHT                            0x40C1\n#define mmLB3_DESKTOP_HEIGHT                            0x43C1\n#define mmLB4_DESKTOP_HEIGHT                            0x46C1\n#define mmLB5_DESKTOP_HEIGHT                            0x49C1\n#define mmDC_LB_MEMORY_SPLIT                       0x1AC3\n#define mmLB0_DC_LB_MEMORY_SPLIT                        0x1AC3\n#define mmLB1_DC_LB_MEMORY_SPLIT                        0x1DC3\n#define mmLB2_DC_LB_MEMORY_SPLIT                        0x40C3\n#define mmLB3_DC_LB_MEMORY_SPLIT                        0x43C3\n#define mmLB4_DC_LB_MEMORY_SPLIT                        0x46C3\n#define mmLB5_DC_LB_MEMORY_SPLIT                        0x49C3\n#define mmDC_LB_MEM_SIZE                                0x1AC4\n#define mmLB0_DC_LB_MEM_SIZE                            0x1AC4\n#define mmLB1_DC_LB_MEM_SIZE                            0x1DC4\n#define mmLB2_DC_LB_MEM_SIZE                            0x40C4\n#define mmLB3_DC_LB_MEM_SIZE                            0x43C4\n#define mmLB4_DC_LB_MEM_SIZE                            0x46C4\n#define mmLB5_DC_LB_MEM_SIZE                            0x49C4\n#define mmPRIORITY_A_CNT                           0x1AC6\n#define mmLB0_PRIORITY_A_CNT                            0x1AC6\n#define mmLB1_PRIORITY_A_CNT                            0x1DC6\n#define mmLB2_PRIORITY_A_CNT                            0x40C6\n#define mmLB3_PRIORITY_A_CNT                            0x43C6\n#define mmLB4_PRIORITY_A_CNT                            0x46C6\n#define mmLB5_PRIORITY_A_CNT                            0x49C6\n#define mmPRIORITY_B_CNT                           0x1AC7\n#define mmLB0_PRIORITY_B_CNT                            0x1AC7\n#define mmLB1_PRIORITY_B_CNT                            0x1DC7\n#define mmLB2_PRIORITY_B_CNT                            0x40C7\n#define mmLB3_PRIORITY_B_CNT                            0x43C7\n#define mmLB4_PRIORITY_B_CNT                            0x46C7\n#define mmLB5_PRIORITY_B_CNT                            0x49C7\n#define mmDPG_PIPE_ARBITRATION_CONTROL3            0x1B32\n#define mmDMIF_PG0_DPG_PIPE_ARBITRATION_CONTROL3        0x1B32\n#define mmDMIF_PG1_DPG_PIPE_ARBITRATION_CONTROL3        0x1E32\n#define mmDMIF_PG2_DPG_PIPE_ARBITRATION_CONTROL3        0x4132\n#define mmDMIF_PG3_DPG_PIPE_ARBITRATION_CONTROL3        0x4432\n#define mmDMIF_PG4_DPG_PIPE_ARBITRATION_CONTROL3        0x4732\n#define mmDMIF_PG5_DPG_PIPE_ARBITRATION_CONTROL3        0x4A32\n#define mmINT_MASK                                 0x1AD0\n#define mmLB0_INT_MASK                                  0x1AD0\n#define mmLB1_INT_MASK                                  0x1DD0\n#define mmLB2_INT_MASK                                  0x40D0\n#define mmLB3_INT_MASK                                  0x43D0\n#define mmLB4_INT_MASK                                  0x46D0\n#define mmLB5_INT_MASK                                  0x49D0\n#define mmVLINE_STATUS                             0x1AEE\n#define mmLB0_VLINE_STATUS                              0x1AEE\n#define mmLB1_VLINE_STATUS                              0x1DEE\n#define mmLB2_VLINE_STATUS                              0x40EE\n#define mmLB3_VLINE_STATUS                              0x43EE\n#define mmLB4_VLINE_STATUS                              0x46EE\n#define mmLB5_VLINE_STATUS                              0x49EE\n#define mmVBLANK_STATUS                            0x1AEF\n#define mmLB0_VBLANK_STATUS                             0x1AEF\n#define mmLB1_VBLANK_STATUS                             0x1DEF\n#define mmLB2_VBLANK_STATUS                             0x40EF\n#define mmLB3_VBLANK_STATUS                             0x43EF\n#define mmLB4_VBLANK_STATUS                             0x46EF\n#define mmLB5_VBLANK_STATUS                             0x49EF\n\n#define mmSCL_HORZ_FILTER_INIT_RGB_LUMA            0x1B4C\n#define mmSCL0_SCL_HORZ_FILTER_INIT_RGB_LUMA            0x1B4C\n#define mmSCL1_SCL_HORZ_FILTER_INIT_RGB_LUMA            0x1E4C\n#define mmSCL2_SCL_HORZ_FILTER_INIT_RGB_LUMA            0x414C\n#define mmSCL3_SCL_HORZ_FILTER_INIT_RGB_LUMA            0x444C\n#define mmSCL4_SCL_HORZ_FILTER_INIT_RGB_LUMA            0x474C\n#define mmSCL5_SCL_HORZ_FILTER_INIT_RGB_LUMA            0x4A4C\n\n#define mmSCL_HORZ_FILTER_INIT_CHROMA              0x1B4D\n#define mmSCL0_SCL_HORZ_FILTER_INIT_CHROMA              0x1B4D\n#define mmSCL1_SCL_HORZ_FILTER_INIT_CHROMA              0x1E4D\n#define mmSCL2_SCL_HORZ_FILTER_INIT_CHROMA              0x414D\n#define mmSCL3_SCL_HORZ_FILTER_INIT_CHROMA              0x444D\n#define mmSCL4_SCL_HORZ_FILTER_INIT_CHROMA              0x474D\n#define mmSCL5_SCL_HORZ_FILTER_INIT_CHROMA              0x4A4D\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}