#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Aug  1 16:00:03 2018
# Process ID: 10896
# Current directory: C:/Users/KANG Jian/Desktop/video_trans_advanced/eth_tx_gp_rx/eth_tx_gp_rx.runs/impl_1
# Command line: vivado.exe -log eth_tx_gp_rx_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source eth_tx_gp_rx_top.tcl -notrace
# Log file: C:/Users/KANG Jian/Desktop/video_trans_advanced/eth_tx_gp_rx/eth_tx_gp_rx.runs/impl_1/eth_tx_gp_rx_top.vdi
# Journal file: C:/Users/KANG Jian/Desktop/video_trans_advanced/eth_tx_gp_rx/eth_tx_gp_rx.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source eth_tx_gp_rx_top.tcl -notrace
Command: link_design -top eth_tx_gp_rx_top -part xc7a200tfbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/aurora_8b10b_rx/aurora_8b10b_rx.dcp' for cell 'aurora_8b10b_rx_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/axis_dwidth_converter_1/axis_dwidth_converter_1.dcp' for cell 'axis_dwidth_converter_1_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/eth_tx_gtp_rx_fifo/eth_tx_gtp_rx_fifo.dcp' for cell 'eth_tx_gtp_rx_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/tri_mode_ethernet_mac_1/tri_mode_ethernet_mac_1.dcp' for cell 'tri_mode_ethernet_mac_1_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/global_clock_generation/global_clock_generation.dcp' for cell 'clock_gen_0/global_clock_generation_0'
INFO: [Netlist 29-17] Analyzing 387 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. clock_gen_0/global_clock_generation_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clock_gen_0/global_clock_generation_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/KANG Jian/Desktop/video_trans_advanced/eth_tx_gp_rx/eth_tx_gp_rx.runs/impl_1/.Xil/Vivado-10896-DESKTOP-B3RT09T/dcp7/global_clock_generation.edf:377]
Parsing XDC File [c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/tri_mode_ethernet_mac_1/synth/tri_mode_ethernet_mac_1_board.xdc] for cell 'tri_mode_ethernet_mac_1_0/inst'
Finished Parsing XDC File [c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/tri_mode_ethernet_mac_1/synth/tri_mode_ethernet_mac_1_board.xdc] for cell 'tri_mode_ethernet_mac_1_0/inst'
Parsing XDC File [c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/tri_mode_ethernet_mac_1/synth/tri_mode_ethernet_mac_1.xdc] for cell 'tri_mode_ethernet_mac_1_0/inst'
Finished Parsing XDC File [c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/tri_mode_ethernet_mac_1/synth/tri_mode_ethernet_mac_1.xdc] for cell 'tri_mode_ethernet_mac_1_0/inst'
Parsing XDC File [c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/eth_tx_gtp_rx_fifo/eth_tx_gtp_rx_fifo.xdc] for cell 'eth_tx_gtp_rx_fifo_0/U0'
Finished Parsing XDC File [c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/eth_tx_gtp_rx_fifo/eth_tx_gtp_rx_fifo.xdc] for cell 'eth_tx_gtp_rx_fifo_0/U0'
Parsing XDC File [c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/aurora_8b10b_rx/aurora_8b10b_rx.xdc] for cell 'aurora_8b10b_rx_0/inst'
Finished Parsing XDC File [c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/aurora_8b10b_rx/aurora_8b10b_rx.xdc] for cell 'aurora_8b10b_rx_0/inst'
Parsing XDC File [c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/global_clock_generation/global_clock_generation_board.xdc] for cell 'clock_gen_0/global_clock_generation_0/inst'
Finished Parsing XDC File [c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/global_clock_generation/global_clock_generation_board.xdc] for cell 'clock_gen_0/global_clock_generation_0/inst'
Parsing XDC File [c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/global_clock_generation/global_clock_generation.xdc] for cell 'clock_gen_0/global_clock_generation_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/global_clock_generation/global_clock_generation.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/global_clock_generation/global_clock_generation.xdc:57]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1347.668 ; gain = 602.430
Finished Parsing XDC File [c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/global_clock_generation/global_clock_generation.xdc] for cell 'clock_gen_0/global_clock_generation_0/inst'
Parsing XDC File [C:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/cons_new/eth_tx_gp_rx/eth_tx_gp_rx_top_pin_cons.xdc]
Finished Parsing XDC File [C:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/cons_new/eth_tx_gp_rx/eth_tx_gp_rx_top_pin_cons.xdc]
Parsing XDC File [C:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/cons_new/eth_tx_gp_rx/eth_tx_gp_rx_top_time_cons.xdc]
Finished Parsing XDC File [C:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/cons_new/eth_tx_gp_rx/eth_tx_gp_rx_top_time_cons.xdc]
Parsing XDC File [C:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/cons_new/eth_tx_gp_rx/eth_tx_gp_rx_top_auto.xdc]
Finished Parsing XDC File [C:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/cons_new/eth_tx_gp_rx/eth_tx_gp_rx_top_auto.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/eth_tx_gtp_rx_fifo/eth_tx_gtp_rx_fifo.dcp'
Parsing XDC File [c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/tri_mode_ethernet_mac_1/synth/tri_mode_ethernet_mac_1_clocks.xdc] for cell 'tri_mode_ethernet_mac_1_0/inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'tri_mode_ethernet_mac_1_0/inst' of design 'design_1' [c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/tri_mode_ethernet_mac_1/synth/tri_mode_ethernet_mac_1_clocks.xdc:29]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/tri_mode_ethernet_mac_1/synth/tri_mode_ethernet_mac_1_clocks.xdc:29]
INFO: [Vivado 12-3272] Current instance is the top level cell 'tri_mode_ethernet_mac_1_0/inst' of design 'design_1' [c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/tri_mode_ethernet_mac_1/synth/tri_mode_ethernet_mac_1_clocks.xdc:30]
INFO: [Vivado 12-3272] Current instance is the top level cell 'tri_mode_ethernet_mac_1_0/inst' of design 'design_1' [c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/tri_mode_ethernet_mac_1/synth/tri_mode_ethernet_mac_1_clocks.xdc:53]
INFO: [Vivado 12-3272] Current instance is the top level cell 'tri_mode_ethernet_mac_1_0/inst' of design 'design_1' [c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/tri_mode_ethernet_mac_1/synth/tri_mode_ethernet_mac_1_clocks.xdc:54]
Finished Parsing XDC File [c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/tri_mode_ethernet_mac_1/synth/tri_mode_ethernet_mac_1_clocks.xdc] for cell 'tri_mode_ethernet_mac_1_0/inst'
Parsing XDC File [c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/eth_tx_gtp_rx_fifo/eth_tx_gtp_rx_fifo_clocks.xdc] for cell 'eth_tx_gtp_rx_fifo_0/U0'
Finished Parsing XDC File [c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/eth_tx_gtp_rx_fifo/eth_tx_gtp_rx_fifo_clocks.xdc] for cell 'eth_tx_gtp_rx_fifo_0/U0'
Parsing XDC File [c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/aurora_8b10b_rx/aurora_8b10b_rx_clocks.xdc] for cell 'aurora_8b10b_rx_0/inst'
Finished Parsing XDC File [c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/aurora_8b10b_rx/aurora_8b10b_rx_clocks.xdc] for cell 'aurora_8b10b_rx_0/inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [F:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [F:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [F:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [F:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [F:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [F:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.af_rd_stg_inst'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.af_rd_stg_inst'
Sourcing Tcl File [F:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [F:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 97 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 96 instances

20 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1349.594 ; gain = 1023.547
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1349.594 ; gain = 0.000
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/tri_mode_ethernet_mac_1/synth/tri_mode_ethernet_mac_1_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Netlist 29-17] Analyzing 302 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-318] Generating core instance : u_ila_0
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Netlist 29-17] Analyzing 351 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1365.730 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1ff8580f1

Time (s): cpu = 00:00:07 ; elapsed = 00:05:56 . Memory (MB): peak = 1365.730 ; gain = 16.137
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/tri_mode_ethernet_mac_1/synth/tri_mode_ethernet_mac_1_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 24631b640

Time (s): cpu = 00:00:10 ; elapsed = 00:06:00 . Memory (MB): peak = 1380.199 ; gain = 30.605
INFO: [Opt 31-389] Phase Retarget created 40 cells and removed 506 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 184a51375

Time (s): cpu = 00:00:10 ; elapsed = 00:06:00 . Memory (MB): peak = 1380.199 ; gain = 30.605
INFO: [Opt 31-389] Phase Constant propagation created 27 cells and removed 149 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 22cd47599

Time (s): cpu = 00:00:11 ; elapsed = 00:06:01 . Memory (MB): peak = 1380.199 ; gain = 30.605
INFO: [Opt 31-389] Phase Sweep created 11 cells and removed 468 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 22cd47599

Time (s): cpu = 00:00:11 ; elapsed = 00:06:01 . Memory (MB): peak = 1380.199 ; gain = 30.605
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 22cd47599

Time (s): cpu = 00:00:12 ; elapsed = 00:06:02 . Memory (MB): peak = 1380.199 ; gain = 30.605
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1380.199 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 190981f37

Time (s): cpu = 00:00:12 ; elapsed = 00:06:02 . Memory (MB): peak = 1380.199 ; gain = 30.605

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/tri_mode_ethernet_mac_1/synth/tri_mode_ethernet_mac_1_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.575 | TNS=0.000 |
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 66 BRAM(s) out of a total of 70 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 72 newly gated: 0 Total Ports: 140
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 1b2e011c8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.691 . Memory (MB): peak = 1757.227 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1b2e011c8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1757.227 ; gain = 377.027

Starting Logic Optimization Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/tri_mode_ethernet_mac_1/synth/tri_mode_ethernet_mac_1_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Remap
Phase 1 Remap | Checksum: 13b02dc7b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1757.227 ; gain = 0.000
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells
Ending Logic Optimization Task | Checksum: 13b02dc7b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1757.227 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:38 ; elapsed = 00:06:19 . Memory (MB): peak = 1757.227 ; gain = 407.633
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1757.227 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/KANG Jian/Desktop/video_trans_advanced/eth_tx_gp_rx/eth_tx_gp_rx.runs/impl_1/eth_tx_gp_rx_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file eth_tx_gp_rx_top_drc_opted.rpt -pb eth_tx_gp_rx_top_drc_opted.pb -rpx eth_tx_gp_rx_top_drc_opted.rpx
Command: report_drc -file eth_tx_gp_rx_top_drc_opted.rpt -pb eth_tx_gp_rx_top_drc_opted.pb -rpx eth_tx_gp_rx_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/KANG Jian/Desktop/video_trans_advanced/eth_tx_gp_rx/eth_tx_gp_rx.runs/impl_1/eth_tx_gp_rx_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1757.227 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11e01fbf4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1757.227 ; gain = 0.000
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/tri_mode_ethernet_mac_1/synth/tri_mode_ethernet_mac_1_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1757.227 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/tri_mode_ethernet_mac_1/synth/tri_mode_ethernet_mac_1_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1561ba7b5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1757.227 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12551d2dc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1757.227 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12551d2dc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1757.227 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 12551d2dc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1757.227 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: ec2f00ba

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1757.227 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ec2f00ba

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1757.227 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16699ce42

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 1757.227 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b70ab0a4

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 1757.227 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17c1b18f2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 1757.227 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 17c1b18f2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 1757.227 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 17c1b18f2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 1757.227 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 12068fc95

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 1757.227 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: b220649c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 1757.227 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: b220649c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 1757.227 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: b220649c

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 1757.227 ; gain = 0.000
Phase 3 Detail Placement | Checksum: b220649c

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 1757.227 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/tri_mode_ethernet_mac_1/synth/tri_mode_ethernet_mac_1_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 137f3c79d

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 137f3c79d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 1757.227 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.535. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14672f857

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 1757.227 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 14672f857

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 1757.227 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14672f857

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 1757.227 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14672f857

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 1757.227 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1e9d4650b

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 1757.227 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e9d4650b

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 1757.227 ; gain = 0.000
Ending Placer Task | Checksum: 124a79a75

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 1757.227 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:35 . Memory (MB): peak = 1757.227 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1757.227 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/KANG Jian/Desktop/video_trans_advanced/eth_tx_gp_rx/eth_tx_gp_rx.runs/impl_1/eth_tx_gp_rx_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file eth_tx_gp_rx_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 1757.227 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file eth_tx_gp_rx_top_utilization_placed.rpt -pb eth_tx_gp_rx_top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.255 . Memory (MB): peak = 1757.227 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file eth_tx_gp_rx_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1757.227 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 2fc6009a ConstDB: 0 ShapeSum: f4e199db RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1927d5ca1

Time (s): cpu = 00:01:30 ; elapsed = 00:01:18 . Memory (MB): peak = 1759.645 ; gain = 2.418
Post Restoration Checksum: NetGraph: be964cb6 NumContArr: d3e70feb Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1927d5ca1

Time (s): cpu = 00:01:30 ; elapsed = 00:01:19 . Memory (MB): peak = 1759.645 ; gain = 2.418

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1927d5ca1

Time (s): cpu = 00:01:30 ; elapsed = 00:01:19 . Memory (MB): peak = 1759.645 ; gain = 2.418

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1927d5ca1

Time (s): cpu = 00:01:31 ; elapsed = 00:01:19 . Memory (MB): peak = 1759.645 ; gain = 2.418
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 187516472

Time (s): cpu = 00:01:40 ; elapsed = 00:01:27 . Memory (MB): peak = 1808.973 ; gain = 51.746
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.653  | TNS=0.000  | WHS=-0.495 | THS=-419.964|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1e6824061

Time (s): cpu = 00:01:44 ; elapsed = 00:01:29 . Memory (MB): peak = 1808.973 ; gain = 51.746
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.653  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 2110ed5f5

Time (s): cpu = 00:01:44 ; elapsed = 00:01:29 . Memory (MB): peak = 1810.371 ; gain = 53.145
Phase 2 Router Initialization | Checksum: 1ee7262fc

Time (s): cpu = 00:01:44 ; elapsed = 00:01:29 . Memory (MB): peak = 1810.371 ; gain = 53.145

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1bde62f8d

Time (s): cpu = 00:01:51 ; elapsed = 00:01:33 . Memory (MB): peak = 1810.371 ; gain = 53.145

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 776
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.055  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14a6f82f3

Time (s): cpu = 00:02:01 ; elapsed = 00:01:38 . Memory (MB): peak = 1810.371 ; gain = 53.145
Phase 4 Rip-up And Reroute | Checksum: 14a6f82f3

Time (s): cpu = 00:02:01 ; elapsed = 00:01:38 . Memory (MB): peak = 1810.371 ; gain = 53.145

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 14a6f82f3

Time (s): cpu = 00:02:01 ; elapsed = 00:01:38 . Memory (MB): peak = 1810.371 ; gain = 53.145

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14a6f82f3

Time (s): cpu = 00:02:01 ; elapsed = 00:01:38 . Memory (MB): peak = 1810.371 ; gain = 53.145
Phase 5 Delay and Skew Optimization | Checksum: 14a6f82f3

Time (s): cpu = 00:02:01 ; elapsed = 00:01:38 . Memory (MB): peak = 1810.371 ; gain = 53.145

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 113bdb0a4

Time (s): cpu = 00:02:02 ; elapsed = 00:01:39 . Memory (MB): peak = 1810.371 ; gain = 53.145
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.055  | TNS=0.000  | WHS=-0.058 | THS=-0.280 |

Phase 6.1 Hold Fix Iter | Checksum: 160cd86c2

Time (s): cpu = 00:02:02 ; elapsed = 00:01:39 . Memory (MB): peak = 1810.371 ; gain = 53.145
Phase 6 Post Hold Fix | Checksum: 1d0c1fc96

Time (s): cpu = 00:02:02 ; elapsed = 00:01:39 . Memory (MB): peak = 1810.371 ; gain = 53.145

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.709748 %
  Global Horizontal Routing Utilization  = 1.01742 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15f39e3d4

Time (s): cpu = 00:02:02 ; elapsed = 00:01:39 . Memory (MB): peak = 1810.371 ; gain = 53.145

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15f39e3d4

Time (s): cpu = 00:02:03 ; elapsed = 00:01:39 . Memory (MB): peak = 1810.371 ; gain = 53.145

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ab95d587

Time (s): cpu = 00:02:03 ; elapsed = 00:01:40 . Memory (MB): peak = 1810.371 ; gain = 53.145

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1f80199c0

Time (s): cpu = 00:02:05 ; elapsed = 00:01:41 . Memory (MB): peak = 1810.371 ; gain = 53.145
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.055  | TNS=0.000  | WHS=-0.058 | THS=-0.280 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1f80199c0

Time (s): cpu = 00:02:05 ; elapsed = 00:01:41 . Memory (MB): peak = 1810.371 ; gain = 53.145
WARNING: [Route 35-426] Router was unable to fix hold violation on unroutable pins. The router cannot add routing detours to improve hold time because the pins are part of one or more of the following unroutable types: partition pins, fixed routes and intra-site connections.
Resolution: Run report_timing_summary to analyze the hold violations.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:05 ; elapsed = 00:01:41 . Memory (MB): peak = 1810.371 ; gain = 53.145

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:10 ; elapsed = 00:01:44 . Memory (MB): peak = 1810.371 ; gain = 53.145
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1810.371 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/KANG Jian/Desktop/video_trans_advanced/eth_tx_gp_rx/eth_tx_gp_rx.runs/impl_1/eth_tx_gp_rx_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file eth_tx_gp_rx_top_drc_routed.rpt -pb eth_tx_gp_rx_top_drc_routed.pb -rpx eth_tx_gp_rx_top_drc_routed.rpx
Command: report_drc -file eth_tx_gp_rx_top_drc_routed.rpt -pb eth_tx_gp_rx_top_drc_routed.pb -rpx eth_tx_gp_rx_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/KANG Jian/Desktop/video_trans_advanced/eth_tx_gp_rx/eth_tx_gp_rx.runs/impl_1/eth_tx_gp_rx_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file eth_tx_gp_rx_top_methodology_drc_routed.rpt -pb eth_tx_gp_rx_top_methodology_drc_routed.pb -rpx eth_tx_gp_rx_top_methodology_drc_routed.rpx
Command: report_methodology -file eth_tx_gp_rx_top_methodology_drc_routed.rpt -pb eth_tx_gp_rx_top_methodology_drc_routed.pb -rpx eth_tx_gp_rx_top_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/tri_mode_ethernet_mac_1/synth/tri_mode_ethernet_mac_1_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/tri_mode_ethernet_mac_1/synth/tri_mode_ethernet_mac_1_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/KANG Jian/Desktop/video_trans_advanced/eth_tx_gp_rx/eth_tx_gp_rx.runs/impl_1/eth_tx_gp_rx_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1810.371 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file eth_tx_gp_rx_top_power_routed.rpt -pb eth_tx_gp_rx_top_power_summary_routed.pb -rpx eth_tx_gp_rx_top_power_routed.rpx
Command: report_power -file eth_tx_gp_rx_top_power_routed.rpt -pb eth_tx_gp_rx_top_power_summary_routed.pb -rpx eth_tx_gp_rx_top_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/Users/KANG Jian/Desktop/video_trans_advanced/video_trans_sourcecode/ip_new/tri_mode_ethernet_mac_1/synth/tri_mode_ethernet_mac_1_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
121 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1840.738 ; gain = 30.367
INFO: [runtcl-4] Executing : report_route_status -file eth_tx_gp_rx_top_route_status.rpt -pb eth_tx_gp_rx_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file eth_tx_gp_rx_top_timing_summary_routed.rpt -rpx eth_tx_gp_rx_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file eth_tx_gp_rx_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file eth_tx_gp_rx_top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1842.754 ; gain = 1.012
INFO: [Common 17-206] Exiting Vivado at Wed Aug  1 16:10:12 2018...
