

================================================================
== Vivado HLS Report for 'Conv1DMac_new398'
================================================================
* Date:           Sat May 13 19:59:02 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.198|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  8388613|  8388613|  8388613|  8388613|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                                     |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        |                      Loop Name                      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  8388611|  8388611|         5|          1|          1|  8388608|    yes   |
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten5)
	3  / (!exitcond_flatten5)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%macRegisters_0_V_3 = alloca i8"   --->   Operation 8 'alloca' 'macRegisters_0_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%macRegisters_1_V_3 = alloca i8"   --->   Operation 9 'alloca' 'macRegisters_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%macRegisters_2_V_3 = alloca i8"   --->   Operation 10 'alloca' 'macRegisters_2_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%macRegisters_3_V_3 = alloca i8"   --->   Operation 11 'alloca' 'macRegisters_3_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_3"   --->   Operation 14 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 15 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_3"   --->   Operation 15 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 16 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_3"   --->   Operation 16 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 17 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_3"   --->   Operation 17 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 18 [1/1] (1.30ns)   --->   "br label %0" [S2/conv1d.h:791]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 6.06>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten5 = phi i24 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next5, %._crit_edge ]"   --->   Operation 19 'phi' 'indvar_flatten5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next, %._crit_edge ]"   --->   Operation 20 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%nm = phi i6 [ 0, %.preheader177.preheader ], [ %nm_mid2, %._crit_edge ]" [S2/conv1d.h:793]   --->   Operation 21 'phi' 'nm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sf = phi i8 [ 0, %.preheader177.preheader ], [ %sf_1, %._crit_edge ]"   --->   Operation 22 'phi' 'sf' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = trunc i6 %nm to i5" [S2/conv1d.h:793]   --->   Operation 23 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_67 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %tmp, i7 0)" [S2/conv1d.h:817]   --->   Operation 24 'bitconcatenate' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.03ns)   --->   "%exitcond_flatten5 = icmp eq i24 %indvar_flatten5, -8388608"   --->   Operation 25 'icmp' 'exitcond_flatten5' <Predicate = true> <Delay = 2.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.98ns)   --->   "%indvar_flatten_next5 = add i24 1, %indvar_flatten5"   --->   Operation 26 'add' 'indvar_flatten_next5' <Predicate = true> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten5, label %1, label %.preheader177"   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.76ns)   --->   "%exitcond_flatten = icmp eq i14 %indvar_flatten, 4096"   --->   Operation 28 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten5)> <Delay = 1.76> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.97ns)   --->   "%nm_mid = select i1 %exitcond_flatten, i6 0, i6 %nm" [S2/conv1d.h:793]   --->   Operation 29 'select' 'nm_mid' <Predicate = (!exitcond_flatten5)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tmp_70)   --->   "%tmp_67_mid = select i1 %exitcond_flatten, i12 0, i12 %tmp_67" [S2/conv1d.h:817]   --->   Operation 30 'select' 'tmp_67_mid' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node nm_t_mid2)   --->   "%nm_t_mid = select i1 %exitcond_flatten, i5 0, i5 %tmp" [S2/conv1d.h:793]   --->   Operation 31 'select' 'nm_t_mid' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_68_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [S2/conv1d.h:793]   --->   Operation 32 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.28ns)   --->   "%tmp_291 = icmp eq i8 %sf, -128" [S2/conv1d.h:793]   --->   Operation 33 'icmp' 'tmp_291' <Predicate = (!exitcond_flatten5)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_68_mid = and i1 %tmp_291, %not_exitcond_flatten" [S2/conv1d.h:793]   --->   Operation 34 'and' 'tmp_68_mid' <Predicate = (!exitcond_flatten5)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.61ns)   --->   "%nm_1 = add i6 1, %nm_mid" [S2/conv1d.h:792]   --->   Operation 35 'add' 'nm_1' <Predicate = (!exitcond_flatten5)> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node sf_mid2)   --->   "%tmp_272 = or i1 %tmp_68_mid, %exitcond_flatten" [S2/conv1d.h:793]   --->   Operation 36 'or' 'tmp_272' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.80ns) (out node of the LUT)   --->   "%sf_mid2 = select i1 %tmp_272, i8 0, i8 %sf" [S2/conv1d.h:793]   --->   Operation 37 'select' 'sf_mid2' <Predicate = (!exitcond_flatten5)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_338 = trunc i6 %nm_1 to i5" [S2/conv1d.h:792]   --->   Operation 38 'trunc' 'tmp_338' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_70)   --->   "%tmp_67_mid1 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %tmp_338, i7 0)" [S2/conv1d.h:817]   --->   Operation 39 'bitconcatenate' 'tmp_67_mid1' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp_70)   --->   "%tmp_67_mid2 = select i1 %tmp_68_mid, i12 %tmp_67_mid1, i12 %tmp_67_mid" [S2/conv1d.h:817]   --->   Operation 40 'select' 'tmp_67_mid2' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%nm_t_mid2 = select i1 %tmp_68_mid, i5 %tmp_338, i5 %nm_t_mid" [S2/conv1d.h:793]   --->   Operation 41 'select' 'nm_t_mid2' <Predicate = (!exitcond_flatten5)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.97ns)   --->   "%nm_mid2 = select i1 %tmp_68_mid, i6 %nm_1, i6 %nm_mid" [S2/conv1d.h:793]   --->   Operation 42 'select' 'nm_mid2' <Predicate = (!exitcond_flatten5)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_70)   --->   "%sf_cast1 = zext i8 %sf_mid2 to i12" [S2/conv1d.h:793]   --->   Operation 43 'zext' 'sf_cast1' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.71ns) (out node of the LUT)   --->   "%tmp_70 = add i12 %sf_cast1, %tmp_67_mid2" [S2/conv1d.h:817]   --->   Operation 44 'add' 'tmp_70' <Predicate = (!exitcond_flatten5)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.28ns)   --->   "%tmp_82 = icmp eq i8 %sf_mid2, 127" [S2/conv1d.h:847]   --->   Operation 45 'icmp' 'tmp_82' <Predicate = (!exitcond_flatten5)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp_82, label %.preheader.0, label %.preheader177.._crit_edge_crit_edge" [S2/conv1d.h:847]   --->   Operation 46 'br' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.69ns)   --->   "%sf_1 = add i8 %sf_mid2, 1" [S2/conv1d.h:793]   --->   Operation 47 'add' 'sf_1' <Predicate = (!exitcond_flatten5)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.71ns)   --->   "%indvar_flatten_op = add i14 %indvar_flatten, 1"   --->   Operation 48 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten5)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.58ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i14 1, i14 %indvar_flatten_op"   --->   Operation 49 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten5)> <Delay = 0.58> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_71 = zext i12 %tmp_70 to i64" [S2/conv1d.h:817]   --->   Operation 50 'zext' 'tmp_71' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%weights6_m_weights_V_4 = getelementptr [4096 x i6]* @weights6_m_weights_V, i64 0, i64 %tmp_71" [S2/conv1d.h:817]   --->   Operation 51 'getelementptr' 'weights6_m_weights_V_4' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.77ns)   --->   "%weights6_m_weights_V_5 = load i6* %weights6_m_weights_V_4, align 1" [S2/conv1d.h:817]   --->   Operation 52 'load' 'weights6_m_weights_V_5' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%weights6_m_weights_V_6 = getelementptr [4096 x i7]* @weights6_m_weights_V_1, i64 0, i64 %tmp_71" [S2/conv1d.h:817]   --->   Operation 53 'getelementptr' 'weights6_m_weights_V_6' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (2.77ns)   --->   "%weights6_m_weights_V_7 = load i7* %weights6_m_weights_V_6, align 1" [S2/conv1d.h:817]   --->   Operation 54 'load' 'weights6_m_weights_V_7' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%weights6_m_weights_V_8 = getelementptr [4096 x i7]* @weights6_m_weights_V_2, i64 0, i64 %tmp_71" [S2/conv1d.h:817]   --->   Operation 55 'getelementptr' 'weights6_m_weights_V_8' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (2.77ns)   --->   "%weights6_m_weights_V_9 = load i7* %weights6_m_weights_V_8, align 1" [S2/conv1d.h:817]   --->   Operation 56 'load' 'weights6_m_weights_V_9' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%weights6_m_weights_V_10 = getelementptr [4096 x i7]* @weights6_m_weights_V_3, i64 0, i64 %tmp_71" [S2/conv1d.h:817]   --->   Operation 57 'getelementptr' 'weights6_m_weights_V_10' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.77ns)   --->   "%weights6_m_weights_V_11 = load i7* %weights6_m_weights_V_10, align 1" [S2/conv1d.h:817]   --->   Operation 58 'load' 'weights6_m_weights_V_11' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>

State 4 <SV = 3> <Delay = 8.19>
ST_4 : Operation 59 [1/1] (3.40ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [S2/conv1d.h:796]   --->   Operation 59 'read' 'tmp_V' <Predicate = (!exitcond_flatten5)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 60 [1/2] (2.77ns)   --->   "%weights6_m_weights_V_5 = load i6* %weights6_m_weights_V_4, align 1" [S2/conv1d.h:817]   --->   Operation 60 'load' 'weights6_m_weights_V_5' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_08_cast4 = sext i8 %tmp_V to i15" [S2/conv1d.h:823]   --->   Operation 61 'sext' 'p_08_cast4' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%p_08_cast4_cast = sext i8 %tmp_V to i14" [S2/conv1d.h:823]   --->   Operation 62 'sext' 'p_08_cast4_cast' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%p_0132_cast_cast = sext i6 %weights6_m_weights_V_5 to i14" [S2/conv1d.h:823]   --->   Operation 63 'sext' 'p_0132_cast_cast' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (3.61ns)   --->   "%p_Val2_s = mul i14 %p_0132_cast_cast, %p_08_cast4_cast" [S2/conv1d.h:823]   --->   Operation 64 'mul' 'p_Val2_s' <Predicate = (!exitcond_flatten5)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node tmp_76)   --->   "%tmp_339 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_s, i32 13)" [S2/conv1d.h:823]   --->   Operation 65 'bitselect' 'tmp_339' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %p_Val2_s, i32 7, i32 13)" [S2/conv1d.h:823]   --->   Operation 66 'partselect' 'tmp_s' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_340 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_s, i32 6)" [S2/conv1d.h:823]   --->   Operation 67 'bitselect' 'tmp_340' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node tmp_76)   --->   "%tmp_341 = trunc i14 %p_Val2_s to i1" [S2/conv1d.h:823]   --->   Operation 68 'trunc' 'tmp_341' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_76)   --->   "%tmp_73 = or i1 %tmp_341, %tmp_339" [S2/conv1d.h:823]   --->   Operation 69 'or' 'tmp_73' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp_76)   --->   "%tmp_74 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %p_Val2_s, i32 1, i32 5)" [S2/conv1d.h:823]   --->   Operation 70 'partselect' 'tmp_74' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node tmp_76)   --->   "%tmp_75 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_74, i1 %tmp_73)" [S2/conv1d.h:823]   --->   Operation 71 'bitconcatenate' 'tmp_75' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_76 = icmp ne i6 %tmp_75, 0" [S2/conv1d.h:823]   --->   Operation 72 'icmp' 'tmp_76' <Predicate = (!exitcond_flatten5)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/2] (2.77ns)   --->   "%weights6_m_weights_V_7 = load i7* %weights6_m_weights_V_6, align 1" [S2/conv1d.h:817]   --->   Operation 73 'load' 'weights6_m_weights_V_7' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%p_0132_1_cast = sext i7 %weights6_m_weights_V_7 to i15" [S2/conv1d.h:823]   --->   Operation 74 'sext' 'p_0132_1_cast' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (3.61ns)   --->   "%p_Val2_1 = mul i15 %p_0132_1_cast, %p_08_cast4" [S2/conv1d.h:823]   --->   Operation 75 'mul' 'p_Val2_1' <Predicate = (!exitcond_flatten5)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_342 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_1, i32 14)" [S2/conv1d.h:823]   --->   Operation 76 'bitselect' 'tmp_342' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_92 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_1, i32 7, i32 14)" [S2/conv1d.h:823]   --->   Operation 77 'partselect' 'tmp_92' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_343 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_1, i32 6)" [S2/conv1d.h:823]   --->   Operation 78 'bitselect' 'tmp_343' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_344 = trunc i15 %p_Val2_1 to i1" [S2/conv1d.h:823]   --->   Operation 79 'trunc' 'tmp_344' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_79 = or i1 %tmp_344, %tmp_342" [S2/conv1d.h:823]   --->   Operation 80 'or' 'tmp_79' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_80 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_1, i32 1, i32 5)" [S2/conv1d.h:823]   --->   Operation 81 'partselect' 'tmp_80' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_81 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_80, i1 %tmp_79)" [S2/conv1d.h:823]   --->   Operation 82 'bitconcatenate' 'tmp_81' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_203_1 = icmp ne i6 %tmp_81, 0" [S2/conv1d.h:823]   --->   Operation 83 'icmp' 'tmp_203_1' <Predicate = (!exitcond_flatten5)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/2] (2.77ns)   --->   "%weights6_m_weights_V_9 = load i7* %weights6_m_weights_V_8, align 1" [S2/conv1d.h:817]   --->   Operation 84 'load' 'weights6_m_weights_V_9' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%p_0132_2_cast = sext i7 %weights6_m_weights_V_9 to i15" [S2/conv1d.h:823]   --->   Operation 85 'sext' 'p_0132_2_cast' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (3.61ns)   --->   "%p_Val2_2 = mul i15 %p_0132_2_cast, %p_08_cast4" [S2/conv1d.h:823]   --->   Operation 86 'mul' 'p_Val2_2' <Predicate = (!exitcond_flatten5)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_345 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_2, i32 14)" [S2/conv1d.h:823]   --->   Operation 87 'bitselect' 'tmp_345' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_93 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_2, i32 7, i32 14)" [S2/conv1d.h:823]   --->   Operation 88 'partselect' 'tmp_93' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_346 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_2, i32 6)" [S2/conv1d.h:823]   --->   Operation 89 'bitselect' 'tmp_346' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_347 = trunc i15 %p_Val2_2 to i1" [S2/conv1d.h:823]   --->   Operation 90 'trunc' 'tmp_347' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_84 = or i1 %tmp_347, %tmp_345" [S2/conv1d.h:823]   --->   Operation 91 'or' 'tmp_84' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_85 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_2, i32 1, i32 5)" [S2/conv1d.h:823]   --->   Operation 92 'partselect' 'tmp_85' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_86 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_85, i1 %tmp_84)" [S2/conv1d.h:823]   --->   Operation 93 'bitconcatenate' 'tmp_86' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_203_2 = icmp ne i6 %tmp_86, 0" [S2/conv1d.h:823]   --->   Operation 94 'icmp' 'tmp_203_2' <Predicate = (!exitcond_flatten5)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/2] (2.77ns)   --->   "%weights6_m_weights_V_11 = load i7* %weights6_m_weights_V_10, align 1" [S2/conv1d.h:817]   --->   Operation 95 'load' 'weights6_m_weights_V_11' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%p_0132_3_cast = sext i7 %weights6_m_weights_V_11 to i15" [S2/conv1d.h:823]   --->   Operation 96 'sext' 'p_0132_3_cast' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (3.61ns)   --->   "%p_Val2_3 = mul i15 %p_0132_3_cast, %p_08_cast4" [S2/conv1d.h:823]   --->   Operation 97 'mul' 'p_Val2_3' <Predicate = (!exitcond_flatten5)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_348 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_3, i32 14)" [S2/conv1d.h:823]   --->   Operation 98 'bitselect' 'tmp_348' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_94 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_3, i32 7, i32 14)" [S2/conv1d.h:823]   --->   Operation 99 'partselect' 'tmp_94' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_349 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_3, i32 6)" [S2/conv1d.h:823]   --->   Operation 100 'bitselect' 'tmp_349' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_350 = trunc i15 %p_Val2_3 to i1" [S2/conv1d.h:823]   --->   Operation 101 'trunc' 'tmp_350' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_88 = or i1 %tmp_350, %tmp_348" [S2/conv1d.h:823]   --->   Operation 102 'or' 'tmp_88' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_89 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_3, i32 1, i32 5)" [S2/conv1d.h:823]   --->   Operation 103 'partselect' 'tmp_89' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_90 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_89, i1 %tmp_88)" [S2/conv1d.h:823]   --->   Operation 104 'bitconcatenate' 'tmp_90' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_203_3 = icmp ne i6 %tmp_90, 0" [S2/conv1d.h:823]   --->   Operation 105 'icmp' 'tmp_203_3' <Predicate = (!exitcond_flatten5)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.21>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%macRegisters_0_V_3_s = load i8* %macRegisters_0_V_3" [S2/conv1d.h:836]   --->   Operation 106 'load' 'macRegisters_0_V_3_s' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%macRegisters_1_V_3_s = load i8* %macRegisters_1_V_3" [S2/conv1d.h:836]   --->   Operation 107 'load' 'macRegisters_1_V_3_s' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%macRegisters_2_V_3_s = load i8* %macRegisters_2_V_3" [S2/conv1d.h:836]   --->   Operation 108 'load' 'macRegisters_2_V_3_s' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%macRegisters_3_V_3_s = load i8* %macRegisters_3_V_3" [S2/conv1d.h:836]   --->   Operation 109 'load' 'macRegisters_3_V_3_s' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_91 = sext i7 %tmp_s to i8" [S2/conv1d.h:823]   --->   Operation 110 'sext' 'tmp_91' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.80ns)   --->   "%qb_assign_1 = and i1 %tmp_76, %tmp_340" [S2/conv1d.h:823]   --->   Operation 111 'and' 'qb_assign_1' <Predicate = (!exitcond_flatten5)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_77 = zext i1 %qb_assign_1 to i8" [S2/conv1d.h:823]   --->   Operation 112 'zext' 'tmp_77' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i8 %tmp_77, %macRegisters_0_V_3_s" [S2/conv1d.h:836]   --->   Operation 113 'add' 'tmp1' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 114 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_0_V = add i8 %tmp_91, %tmp1" [S2/conv1d.h:836]   --->   Operation 114 'add' 'macRegisters_0_V' <Predicate = (!exitcond_flatten5)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 115 [1/1] (0.80ns)   --->   "%qb_assign_1_1 = and i1 %tmp_203_1, %tmp_343" [S2/conv1d.h:823]   --->   Operation 115 'and' 'qb_assign_1_1' <Predicate = (!exitcond_flatten5)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_204_1 = zext i1 %qb_assign_1_1 to i8" [S2/conv1d.h:823]   --->   Operation 116 'zext' 'tmp_204_1' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i8 %tmp_204_1, %macRegisters_1_V_3_s" [S2/conv1d.h:836]   --->   Operation 117 'add' 'tmp2' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_1_V = add i8 %tmp_92, %tmp2" [S2/conv1d.h:836]   --->   Operation 118 'add' 'macRegisters_1_V' <Predicate = (!exitcond_flatten5)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 119 [1/1] (0.80ns)   --->   "%qb_assign_1_2 = and i1 %tmp_203_2, %tmp_346" [S2/conv1d.h:823]   --->   Operation 119 'and' 'qb_assign_1_2' <Predicate = (!exitcond_flatten5)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_204_2 = zext i1 %qb_assign_1_2 to i8" [S2/conv1d.h:823]   --->   Operation 120 'zext' 'tmp_204_2' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i8 %tmp_204_2, %macRegisters_2_V_3_s" [S2/conv1d.h:836]   --->   Operation 121 'add' 'tmp3' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 122 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_2_V = add i8 %tmp_93, %tmp3" [S2/conv1d.h:836]   --->   Operation 122 'add' 'macRegisters_2_V' <Predicate = (!exitcond_flatten5)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 123 [1/1] (0.80ns)   --->   "%qb_assign_1_3 = and i1 %tmp_203_3, %tmp_349" [S2/conv1d.h:823]   --->   Operation 123 'and' 'qb_assign_1_3' <Predicate = (!exitcond_flatten5)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_204_3 = zext i1 %qb_assign_1_3 to i8" [S2/conv1d.h:823]   --->   Operation 124 'zext' 'tmp_204_3' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i8 %tmp_204_3, %macRegisters_3_V_3_s" [S2/conv1d.h:836]   --->   Operation 125 'add' 'tmp4' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 126 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_3_V = add i8 %tmp_94, %tmp4" [S2/conv1d.h:836]   --->   Operation 126 'add' 'macRegisters_3_V' <Predicate = (!exitcond_flatten5)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 127 [1/1] (1.30ns)   --->   "store i8 %macRegisters_3_V, i8* %macRegisters_3_V_3" [S2/conv1d.h:844]   --->   Operation 127 'store' <Predicate = (!tmp_82)> <Delay = 1.30>
ST_5 : Operation 128 [1/1] (1.30ns)   --->   "store i8 %macRegisters_2_V, i8* %macRegisters_2_V_3" [S2/conv1d.h:844]   --->   Operation 128 'store' <Predicate = (!tmp_82)> <Delay = 1.30>
ST_5 : Operation 129 [1/1] (1.30ns)   --->   "store i8 %macRegisters_1_V, i8* %macRegisters_1_V_3" [S2/conv1d.h:844]   --->   Operation 129 'store' <Predicate = (!tmp_82)> <Delay = 1.30>
ST_5 : Operation 130 [1/1] (1.30ns)   --->   "store i8 %macRegisters_0_V, i8* %macRegisters_0_V_3" [S2/conv1d.h:844]   --->   Operation 130 'store' <Predicate = (!tmp_82)> <Delay = 1.30>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S2/conv1d.h:847]   --->   Operation 131 'br' <Predicate = (!tmp_82)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_95 = call i8 @_ssdm_op_Mux.ap_auto.32i8.i5(i8 0, i8 0, i8 -2, i8 0, i8 0, i8 1, i8 -1, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 1, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i5 %nm_t_mid2)" [S2/conv1d.h:793]   --->   Operation 132 'mux' 'tmp_95' <Predicate = (tmp_82)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (2.45ns) (out node of the LUT)   --->   "%p_Val2_7 = add i8 %macRegisters_0_V, %tmp_95" [S2/conv1d.h:859]   --->   Operation 133 'add' 'p_Val2_7' <Predicate = (tmp_82)> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20_1)   --->   "%tmp_96 = call i8 @_ssdm_op_Mux.ap_auto.32i8.i5(i8 0, i8 1, i8 -2, i8 -1, i8 -2, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -2, i8 0, i8 0, i8 -1, i8 -2, i8 0, i8 0, i8 0, i8 0, i8 0, i5 %nm_t_mid2)" [S2/conv1d.h:793]   --->   Operation 134 'mux' 'tmp_96' <Predicate = (tmp_82)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (2.45ns) (out node of the LUT)   --->   "%p_Val2_20_1 = add i8 %macRegisters_1_V, %tmp_96" [S2/conv1d.h:859]   --->   Operation 135 'add' 'p_Val2_20_1' <Predicate = (tmp_82)> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20_2)   --->   "%tmp_97 = call i8 @_ssdm_op_Mux.ap_auto.32i8.i5(i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 -2, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i5 %nm_t_mid2)" [S2/conv1d.h:793]   --->   Operation 136 'mux' 'tmp_97' <Predicate = (tmp_82)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (2.45ns) (out node of the LUT)   --->   "%p_Val2_20_2 = add i8 %macRegisters_2_V, %tmp_97" [S2/conv1d.h:859]   --->   Operation 137 'add' 'p_Val2_20_2' <Predicate = (tmp_82)> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20_3)   --->   "%tmp_98 = call i8 @_ssdm_op_Mux.ap_auto.32i8.i5(i8 0, i8 0, i8 0, i8 0, i8 0, i8 -2, i8 0, i8 -1, i8 1, i8 -1, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 -1, i8 -1, i8 0, i8 0, i8 0, i8 0, i5 %nm_t_mid2)" [S2/conv1d.h:793]   --->   Operation 138 'mux' 'tmp_98' <Predicate = (tmp_82)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (2.45ns) (out node of the LUT)   --->   "%p_Val2_20_3 = add i8 %macRegisters_3_V, %tmp_98" [S2/conv1d.h:859]   --->   Operation 139 'add' 'p_Val2_20_3' <Predicate = (tmp_82)> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_3"   --->   Operation 140 'store' <Predicate = (tmp_82)> <Delay = 1.30>
ST_5 : Operation 141 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_3"   --->   Operation 141 'store' <Predicate = (tmp_82)> <Delay = 1.30>
ST_5 : Operation 142 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_3"   --->   Operation 142 'store' <Predicate = (tmp_82)> <Delay = 1.30>
ST_5 : Operation 143 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_3"   --->   Operation 143 'store' <Predicate = (tmp_82)> <Delay = 1.30>

State 6 <SV = 5> <Delay = 3.40>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([50 x i8]* @loop_ofmChannels_loo)"   --->   Operation 144 'specloopname' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @loop_neuronFold_loop)"   --->   Operation 145 'specloopname' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str54) nounwind" [S2/conv1d.h:793]   --->   Operation 146 'specloopname' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_69 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str54)" [S2/conv1d.h:793]   --->   Operation 147 'specregionbegin' 'tmp_69' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [S2/conv1d.h:794]   --->   Operation 148 'specpipeline' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_V_81 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %p_Val2_20_3, i8 %p_Val2_20_2, i8 %p_Val2_20_1, i8 %p_Val2_7)" [S2/conv1d.h:870]   --->   Operation 149 'bitconcatenate' 'tmp_V_81' <Predicate = (tmp_82)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_81)" [S2/conv1d.h:876]   --->   Operation 150 'write' <Predicate = (tmp_82)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S2/conv1d.h:877]   --->   Operation 151 'br' <Predicate = (tmp_82)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str54, i32 %tmp_69)" [S2/conv1d.h:878]   --->   Operation 152 'specregionend' 'empty' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 153 'br' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "ret void" [S2/conv1d.h:884]   --->   Operation 154 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights6_m_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights6_m_weights_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights6_m_weights_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights6_m_weights_V_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
macRegisters_0_V_3      (alloca         ) [ 01111110]
macRegisters_1_V_3      (alloca         ) [ 01111110]
macRegisters_2_V_3      (alloca         ) [ 01111110]
macRegisters_3_V_3      (alloca         ) [ 01111110]
StgValue_12             (specinterface  ) [ 00000000]
StgValue_13             (specinterface  ) [ 00000000]
StgValue_14             (store          ) [ 00000000]
StgValue_15             (store          ) [ 00000000]
StgValue_16             (store          ) [ 00000000]
StgValue_17             (store          ) [ 00000000]
StgValue_18             (br             ) [ 01111110]
indvar_flatten5         (phi            ) [ 00100000]
indvar_flatten          (phi            ) [ 00100000]
nm                      (phi            ) [ 00100000]
sf                      (phi            ) [ 00100000]
tmp                     (trunc          ) [ 00000000]
tmp_67                  (bitconcatenate ) [ 00000000]
exitcond_flatten5       (icmp           ) [ 00111110]
indvar_flatten_next5    (add            ) [ 01111110]
StgValue_27             (br             ) [ 00000000]
exitcond_flatten        (icmp           ) [ 00000000]
nm_mid                  (select         ) [ 00000000]
tmp_67_mid              (select         ) [ 00000000]
nm_t_mid                (select         ) [ 00000000]
not_exitcond_flatten    (xor            ) [ 00000000]
tmp_291                 (icmp           ) [ 00000000]
tmp_68_mid              (and            ) [ 00000000]
nm_1                    (add            ) [ 00000000]
tmp_272                 (or             ) [ 00000000]
sf_mid2                 (select         ) [ 00000000]
tmp_338                 (trunc          ) [ 00000000]
tmp_67_mid1             (bitconcatenate ) [ 00000000]
tmp_67_mid2             (select         ) [ 00000000]
nm_t_mid2               (select         ) [ 00111100]
nm_mid2                 (select         ) [ 01111110]
sf_cast1                (zext           ) [ 00000000]
tmp_70                  (add            ) [ 00110000]
tmp_82                  (icmp           ) [ 00111110]
StgValue_46             (br             ) [ 00000000]
sf_1                    (add            ) [ 01111110]
indvar_flatten_op       (add            ) [ 00000000]
indvar_flatten_next     (select         ) [ 01111110]
tmp_71                  (zext           ) [ 00000000]
weights6_m_weights_V_4  (getelementptr  ) [ 00101000]
weights6_m_weights_V_6  (getelementptr  ) [ 00101000]
weights6_m_weights_V_8  (getelementptr  ) [ 00101000]
weights6_m_weights_V_10 (getelementptr  ) [ 00101000]
tmp_V                   (read           ) [ 00000000]
weights6_m_weights_V_5  (load           ) [ 00000000]
p_08_cast4              (sext           ) [ 00000000]
p_08_cast4_cast         (sext           ) [ 00000000]
p_0132_cast_cast        (sext           ) [ 00000000]
p_Val2_s                (mul            ) [ 00000000]
tmp_339                 (bitselect      ) [ 00000000]
tmp_s                   (partselect     ) [ 00100100]
tmp_340                 (bitselect      ) [ 00100100]
tmp_341                 (trunc          ) [ 00000000]
tmp_73                  (or             ) [ 00000000]
tmp_74                  (partselect     ) [ 00000000]
tmp_75                  (bitconcatenate ) [ 00000000]
tmp_76                  (icmp           ) [ 00100100]
weights6_m_weights_V_7  (load           ) [ 00000000]
p_0132_1_cast           (sext           ) [ 00000000]
p_Val2_1                (mul            ) [ 00000000]
tmp_342                 (bitselect      ) [ 00000000]
tmp_92                  (partselect     ) [ 00100100]
tmp_343                 (bitselect      ) [ 00100100]
tmp_344                 (trunc          ) [ 00000000]
tmp_79                  (or             ) [ 00000000]
tmp_80                  (partselect     ) [ 00000000]
tmp_81                  (bitconcatenate ) [ 00000000]
tmp_203_1               (icmp           ) [ 00100100]
weights6_m_weights_V_9  (load           ) [ 00000000]
p_0132_2_cast           (sext           ) [ 00000000]
p_Val2_2                (mul            ) [ 00000000]
tmp_345                 (bitselect      ) [ 00000000]
tmp_93                  (partselect     ) [ 00100100]
tmp_346                 (bitselect      ) [ 00100100]
tmp_347                 (trunc          ) [ 00000000]
tmp_84                  (or             ) [ 00000000]
tmp_85                  (partselect     ) [ 00000000]
tmp_86                  (bitconcatenate ) [ 00000000]
tmp_203_2               (icmp           ) [ 00100100]
weights6_m_weights_V_11 (load           ) [ 00000000]
p_0132_3_cast           (sext           ) [ 00000000]
p_Val2_3                (mul            ) [ 00000000]
tmp_348                 (bitselect      ) [ 00000000]
tmp_94                  (partselect     ) [ 00100100]
tmp_349                 (bitselect      ) [ 00100100]
tmp_350                 (trunc          ) [ 00000000]
tmp_88                  (or             ) [ 00000000]
tmp_89                  (partselect     ) [ 00000000]
tmp_90                  (bitconcatenate ) [ 00000000]
tmp_203_3               (icmp           ) [ 00100100]
macRegisters_0_V_3_s    (load           ) [ 00000000]
macRegisters_1_V_3_s    (load           ) [ 00000000]
macRegisters_2_V_3_s    (load           ) [ 00000000]
macRegisters_3_V_3_s    (load           ) [ 00000000]
tmp_91                  (sext           ) [ 00000000]
qb_assign_1             (and            ) [ 00000000]
tmp_77                  (zext           ) [ 00000000]
tmp1                    (add            ) [ 00000000]
macRegisters_0_V        (add            ) [ 00000000]
qb_assign_1_1           (and            ) [ 00000000]
tmp_204_1               (zext           ) [ 00000000]
tmp2                    (add            ) [ 00000000]
macRegisters_1_V        (add            ) [ 00000000]
qb_assign_1_2           (and            ) [ 00000000]
tmp_204_2               (zext           ) [ 00000000]
tmp3                    (add            ) [ 00000000]
macRegisters_2_V        (add            ) [ 00000000]
qb_assign_1_3           (and            ) [ 00000000]
tmp_204_3               (zext           ) [ 00000000]
tmp4                    (add            ) [ 00000000]
macRegisters_3_V        (add            ) [ 00000000]
StgValue_127            (store          ) [ 00000000]
StgValue_128            (store          ) [ 00000000]
StgValue_129            (store          ) [ 00000000]
StgValue_130            (store          ) [ 00000000]
StgValue_131            (br             ) [ 00000000]
tmp_95                  (mux            ) [ 00000000]
p_Val2_7                (add            ) [ 00100010]
tmp_96                  (mux            ) [ 00000000]
p_Val2_20_1             (add            ) [ 00100010]
tmp_97                  (mux            ) [ 00000000]
p_Val2_20_2             (add            ) [ 00100010]
tmp_98                  (mux            ) [ 00000000]
p_Val2_20_3             (add            ) [ 00100010]
StgValue_140            (store          ) [ 00000000]
StgValue_141            (store          ) [ 00000000]
StgValue_142            (store          ) [ 00000000]
StgValue_143            (store          ) [ 00000000]
StgValue_144            (specloopname   ) [ 00000000]
StgValue_145            (specloopname   ) [ 00000000]
StgValue_146            (specloopname   ) [ 00000000]
tmp_69                  (specregionbegin) [ 00000000]
StgValue_148            (specpipeline   ) [ 00000000]
tmp_V_81                (bitconcatenate ) [ 00000000]
StgValue_150            (write          ) [ 00000000]
StgValue_151            (br             ) [ 00000000]
empty                   (specregionend  ) [ 00000000]
StgValue_153            (br             ) [ 01111110]
StgValue_154            (ret            ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights6_m_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights6_m_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights6_m_weights_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights6_m_weights_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights6_m_weights_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights6_m_weights_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights6_m_weights_V_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights6_m_weights_V_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i5.i7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.32i8.i5"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_ofmChannels_loo"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_neuronFold_loop"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str54"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="macRegisters_0_V_3_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_0_V_3/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="macRegisters_1_V_3_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_1_V_3/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="macRegisters_2_V_3_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_2_V_3/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="macRegisters_3_V_3_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_3_V_3/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_V_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="StgValue_150_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_150/6 "/>
</bind>
</comp>

<comp id="143" class="1004" name="weights6_m_weights_V_4_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="6" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="12" slack="0"/>
<pin id="147" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights6_m_weights_V_4/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="12" slack="0"/>
<pin id="152" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights6_m_weights_V_5/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="weights6_m_weights_V_6_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="7" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="12" slack="0"/>
<pin id="160" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights6_m_weights_V_6/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="12" slack="0"/>
<pin id="165" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights6_m_weights_V_7/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="weights6_m_weights_V_8_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="7" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="12" slack="0"/>
<pin id="173" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights6_m_weights_V_8/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="12" slack="0"/>
<pin id="178" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights6_m_weights_V_9/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="weights6_m_weights_V_10_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="7" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="12" slack="0"/>
<pin id="186" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights6_m_weights_V_10/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="12" slack="0"/>
<pin id="191" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights6_m_weights_V_11/3 "/>
</bind>
</comp>

<comp id="195" class="1005" name="indvar_flatten5_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="24" slack="1"/>
<pin id="197" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten5 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="indvar_flatten5_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="24" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten5/2 "/>
</bind>
</comp>

<comp id="206" class="1005" name="indvar_flatten_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="14" slack="1"/>
<pin id="208" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="indvar_flatten_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="14" slack="0"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="217" class="1005" name="nm_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="1"/>
<pin id="219" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="nm (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="nm_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="6" slack="0"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nm/2 "/>
</bind>
</comp>

<comp id="228" class="1005" name="sf_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="1"/>
<pin id="230" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sf (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="sf_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="8" slack="0"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sf/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 StgValue_140/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="8" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 StgValue_141/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="8" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/1 StgValue_142/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_17/1 StgValue_143/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_67_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="12" slack="0"/>
<pin id="265" dir="0" index="1" bw="5" slack="0"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_67/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="exitcond_flatten5_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="24" slack="0"/>
<pin id="273" dir="0" index="1" bw="24" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten5/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="indvar_flatten_next5_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="24" slack="0"/>
<pin id="280" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next5/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="exitcond_flatten_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="14" slack="0"/>
<pin id="285" dir="0" index="1" bw="14" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="nm_mid_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="6" slack="0"/>
<pin id="293" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_67_mid_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="12" slack="0"/>
<pin id="301" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_67_mid/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="nm_t_mid_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="5" slack="0"/>
<pin id="309" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="not_exitcond_flatten_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_291_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="0" index="1" bw="8" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_291/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_68_mid_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_68_mid/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="nm_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="6" slack="0"/>
<pin id="334" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nm_1/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_272_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_272/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="sf_mid2_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="8" slack="0"/>
<pin id="347" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sf_mid2/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_338_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="6" slack="0"/>
<pin id="353" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_338/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_67_mid1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="12" slack="0"/>
<pin id="357" dir="0" index="1" bw="5" slack="0"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_67_mid1/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_67_mid2_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="12" slack="0"/>
<pin id="366" dir="0" index="2" bw="12" slack="0"/>
<pin id="367" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_67_mid2/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="nm_t_mid2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="5" slack="0"/>
<pin id="374" dir="0" index="2" bw="5" slack="0"/>
<pin id="375" dir="1" index="3" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid2/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="nm_mid2_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="6" slack="0"/>
<pin id="382" dir="0" index="2" bw="6" slack="0"/>
<pin id="383" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid2/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="sf_cast1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="0"/>
<pin id="389" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sf_cast1/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_70_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="0"/>
<pin id="393" dir="0" index="1" bw="12" slack="0"/>
<pin id="394" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_70/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_82_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="0" index="1" bw="8" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_82/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="sf_1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_1/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="indvar_flatten_op_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="14" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="indvar_flatten_next_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="0" index="2" bw="14" slack="0"/>
<pin id="419" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_71_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="12" slack="1"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_71/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="p_08_cast4_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="0"/>
<pin id="432" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_08_cast4/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="p_08_cast4_cast_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="0"/>
<pin id="436" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_08_cast4_cast/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="p_0132_cast_cast_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="6" slack="0"/>
<pin id="440" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_cast_cast/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="p_Val2_s_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="6" slack="0"/>
<pin id="444" dir="0" index="1" bw="8" slack="0"/>
<pin id="445" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_339_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="14" slack="0"/>
<pin id="451" dir="0" index="2" bw="5" slack="0"/>
<pin id="452" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_339/4 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_s_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="7" slack="0"/>
<pin id="458" dir="0" index="1" bw="14" slack="0"/>
<pin id="459" dir="0" index="2" bw="4" slack="0"/>
<pin id="460" dir="0" index="3" bw="5" slack="0"/>
<pin id="461" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_340_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="14" slack="0"/>
<pin id="469" dir="0" index="2" bw="4" slack="0"/>
<pin id="470" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_340/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_341_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="14" slack="0"/>
<pin id="476" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_341/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_73_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_73/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_74_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="0"/>
<pin id="486" dir="0" index="1" bw="14" slack="0"/>
<pin id="487" dir="0" index="2" bw="1" slack="0"/>
<pin id="488" dir="0" index="3" bw="4" slack="0"/>
<pin id="489" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_74/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_75_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="6" slack="0"/>
<pin id="496" dir="0" index="1" bw="5" slack="0"/>
<pin id="497" dir="0" index="2" bw="1" slack="0"/>
<pin id="498" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_75/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_76_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="6" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_76/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="p_0132_1_cast_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="7" slack="0"/>
<pin id="510" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_1_cast/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="p_Val2_1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="7" slack="0"/>
<pin id="514" dir="0" index="1" bw="8" slack="0"/>
<pin id="515" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_342_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="15" slack="0"/>
<pin id="521" dir="0" index="2" bw="5" slack="0"/>
<pin id="522" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_342/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_92_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="0"/>
<pin id="528" dir="0" index="1" bw="15" slack="0"/>
<pin id="529" dir="0" index="2" bw="4" slack="0"/>
<pin id="530" dir="0" index="3" bw="5" slack="0"/>
<pin id="531" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_92/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_343_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="15" slack="0"/>
<pin id="539" dir="0" index="2" bw="4" slack="0"/>
<pin id="540" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_343/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_344_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="15" slack="0"/>
<pin id="546" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_344/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_79_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_79/4 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_80_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="5" slack="0"/>
<pin id="556" dir="0" index="1" bw="15" slack="0"/>
<pin id="557" dir="0" index="2" bw="1" slack="0"/>
<pin id="558" dir="0" index="3" bw="4" slack="0"/>
<pin id="559" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_80/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_81_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="6" slack="0"/>
<pin id="566" dir="0" index="1" bw="5" slack="0"/>
<pin id="567" dir="0" index="2" bw="1" slack="0"/>
<pin id="568" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_81/4 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_203_1_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="6" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_203_1/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="p_0132_2_cast_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="7" slack="0"/>
<pin id="580" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_2_cast/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="p_Val2_2_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="7" slack="0"/>
<pin id="584" dir="0" index="1" bw="8" slack="0"/>
<pin id="585" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/4 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_345_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="15" slack="0"/>
<pin id="591" dir="0" index="2" bw="5" slack="0"/>
<pin id="592" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_345/4 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_93_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="0"/>
<pin id="598" dir="0" index="1" bw="15" slack="0"/>
<pin id="599" dir="0" index="2" bw="4" slack="0"/>
<pin id="600" dir="0" index="3" bw="5" slack="0"/>
<pin id="601" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_93/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_346_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="15" slack="0"/>
<pin id="609" dir="0" index="2" bw="4" slack="0"/>
<pin id="610" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_346/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_347_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="15" slack="0"/>
<pin id="616" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_347/4 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_84_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_84/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_85_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="5" slack="0"/>
<pin id="626" dir="0" index="1" bw="15" slack="0"/>
<pin id="627" dir="0" index="2" bw="1" slack="0"/>
<pin id="628" dir="0" index="3" bw="4" slack="0"/>
<pin id="629" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_85/4 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_86_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="6" slack="0"/>
<pin id="636" dir="0" index="1" bw="5" slack="0"/>
<pin id="637" dir="0" index="2" bw="1" slack="0"/>
<pin id="638" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_86/4 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_203_2_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="6" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_203_2/4 "/>
</bind>
</comp>

<comp id="648" class="1004" name="p_0132_3_cast_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="7" slack="0"/>
<pin id="650" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_3_cast/4 "/>
</bind>
</comp>

<comp id="652" class="1004" name="p_Val2_3_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="7" slack="0"/>
<pin id="654" dir="0" index="1" bw="8" slack="0"/>
<pin id="655" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/4 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_348_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="15" slack="0"/>
<pin id="661" dir="0" index="2" bw="5" slack="0"/>
<pin id="662" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_348/4 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_94_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="0"/>
<pin id="668" dir="0" index="1" bw="15" slack="0"/>
<pin id="669" dir="0" index="2" bw="4" slack="0"/>
<pin id="670" dir="0" index="3" bw="5" slack="0"/>
<pin id="671" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_94/4 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_349_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="15" slack="0"/>
<pin id="679" dir="0" index="2" bw="4" slack="0"/>
<pin id="680" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_349/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_350_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="15" slack="0"/>
<pin id="686" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_350/4 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_88_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="1" slack="0"/>
<pin id="691" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_88/4 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_89_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="5" slack="0"/>
<pin id="696" dir="0" index="1" bw="15" slack="0"/>
<pin id="697" dir="0" index="2" bw="1" slack="0"/>
<pin id="698" dir="0" index="3" bw="4" slack="0"/>
<pin id="699" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_89/4 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_90_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="6" slack="0"/>
<pin id="706" dir="0" index="1" bw="5" slack="0"/>
<pin id="707" dir="0" index="2" bw="1" slack="0"/>
<pin id="708" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_90/4 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_203_3_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="6" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_203_3/4 "/>
</bind>
</comp>

<comp id="718" class="1004" name="macRegisters_0_V_3_s_load_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="4"/>
<pin id="720" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_0_V_3_s/5 "/>
</bind>
</comp>

<comp id="721" class="1004" name="macRegisters_1_V_3_s_load_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="8" slack="4"/>
<pin id="723" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_1_V_3_s/5 "/>
</bind>
</comp>

<comp id="724" class="1004" name="macRegisters_2_V_3_s_load_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="4"/>
<pin id="726" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_2_V_3_s/5 "/>
</bind>
</comp>

<comp id="727" class="1004" name="macRegisters_3_V_3_s_load_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="8" slack="4"/>
<pin id="729" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_3_V_3_s/5 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_91_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="7" slack="1"/>
<pin id="732" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_91/5 "/>
</bind>
</comp>

<comp id="733" class="1004" name="qb_assign_1_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="1"/>
<pin id="735" dir="0" index="1" bw="1" slack="1"/>
<pin id="736" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1/5 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_77_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_77/5 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp1_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="0"/>
<pin id="743" dir="0" index="1" bw="8" slack="0"/>
<pin id="744" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="747" class="1004" name="macRegisters_0_V_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="7" slack="0"/>
<pin id="749" dir="0" index="1" bw="8" slack="0"/>
<pin id="750" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_0_V/5 "/>
</bind>
</comp>

<comp id="753" class="1004" name="qb_assign_1_1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="1"/>
<pin id="755" dir="0" index="1" bw="1" slack="1"/>
<pin id="756" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_1/5 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_204_1_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_204_1/5 "/>
</bind>
</comp>

<comp id="761" class="1004" name="tmp2_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="8" slack="0"/>
<pin id="764" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="767" class="1004" name="macRegisters_1_V_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="8" slack="1"/>
<pin id="769" dir="0" index="1" bw="8" slack="0"/>
<pin id="770" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_1_V/5 "/>
</bind>
</comp>

<comp id="772" class="1004" name="qb_assign_1_2_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="1"/>
<pin id="774" dir="0" index="1" bw="1" slack="1"/>
<pin id="775" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_2/5 "/>
</bind>
</comp>

<comp id="776" class="1004" name="tmp_204_2_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="0"/>
<pin id="778" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_204_2/5 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp3_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="8" slack="0"/>
<pin id="783" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="786" class="1004" name="macRegisters_2_V_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="8" slack="1"/>
<pin id="788" dir="0" index="1" bw="8" slack="0"/>
<pin id="789" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_2_V/5 "/>
</bind>
</comp>

<comp id="791" class="1004" name="qb_assign_1_3_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="1"/>
<pin id="793" dir="0" index="1" bw="1" slack="1"/>
<pin id="794" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_3/5 "/>
</bind>
</comp>

<comp id="795" class="1004" name="tmp_204_3_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_204_3/5 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp4_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="8" slack="0"/>
<pin id="802" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="805" class="1004" name="macRegisters_3_V_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="8" slack="1"/>
<pin id="807" dir="0" index="1" bw="8" slack="0"/>
<pin id="808" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_3_V/5 "/>
</bind>
</comp>

<comp id="810" class="1004" name="StgValue_127_store_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="8" slack="0"/>
<pin id="812" dir="0" index="1" bw="8" slack="4"/>
<pin id="813" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_127/5 "/>
</bind>
</comp>

<comp id="815" class="1004" name="StgValue_128_store_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="8" slack="0"/>
<pin id="817" dir="0" index="1" bw="8" slack="4"/>
<pin id="818" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_128/5 "/>
</bind>
</comp>

<comp id="820" class="1004" name="StgValue_129_store_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="8" slack="0"/>
<pin id="822" dir="0" index="1" bw="8" slack="4"/>
<pin id="823" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_129/5 "/>
</bind>
</comp>

<comp id="825" class="1004" name="StgValue_130_store_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="8" slack="0"/>
<pin id="827" dir="0" index="1" bw="8" slack="4"/>
<pin id="828" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_130/5 "/>
</bind>
</comp>

<comp id="830" class="1004" name="tmp_95_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="8" slack="0"/>
<pin id="832" dir="0" index="1" bw="1" slack="0"/>
<pin id="833" dir="0" index="2" bw="1" slack="0"/>
<pin id="834" dir="0" index="3" bw="2" slack="0"/>
<pin id="835" dir="0" index="4" bw="1" slack="0"/>
<pin id="836" dir="0" index="5" bw="1" slack="0"/>
<pin id="837" dir="0" index="6" bw="1" slack="0"/>
<pin id="838" dir="0" index="7" bw="1" slack="0"/>
<pin id="839" dir="0" index="8" bw="1" slack="0"/>
<pin id="840" dir="0" index="9" bw="1" slack="0"/>
<pin id="841" dir="0" index="10" bw="1" slack="0"/>
<pin id="842" dir="0" index="11" bw="1" slack="0"/>
<pin id="843" dir="0" index="12" bw="1" slack="0"/>
<pin id="844" dir="0" index="13" bw="1" slack="0"/>
<pin id="845" dir="0" index="14" bw="1" slack="0"/>
<pin id="846" dir="0" index="15" bw="1" slack="0"/>
<pin id="847" dir="0" index="16" bw="1" slack="0"/>
<pin id="848" dir="0" index="17" bw="1" slack="0"/>
<pin id="849" dir="0" index="18" bw="1" slack="0"/>
<pin id="850" dir="0" index="19" bw="1" slack="0"/>
<pin id="851" dir="0" index="20" bw="1" slack="0"/>
<pin id="852" dir="0" index="21" bw="1" slack="0"/>
<pin id="853" dir="0" index="22" bw="1" slack="0"/>
<pin id="854" dir="0" index="23" bw="1" slack="0"/>
<pin id="855" dir="0" index="24" bw="1" slack="0"/>
<pin id="856" dir="0" index="25" bw="1" slack="0"/>
<pin id="857" dir="0" index="26" bw="1" slack="0"/>
<pin id="858" dir="0" index="27" bw="1" slack="0"/>
<pin id="859" dir="0" index="28" bw="1" slack="0"/>
<pin id="860" dir="0" index="29" bw="1" slack="0"/>
<pin id="861" dir="0" index="30" bw="1" slack="0"/>
<pin id="862" dir="0" index="31" bw="1" slack="0"/>
<pin id="863" dir="0" index="32" bw="1" slack="0"/>
<pin id="864" dir="0" index="33" bw="5" slack="3"/>
<pin id="865" dir="1" index="34" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_95/5 "/>
</bind>
</comp>

<comp id="899" class="1004" name="p_Val2_7_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="8" slack="0"/>
<pin id="901" dir="0" index="1" bw="8" slack="0"/>
<pin id="902" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7/5 "/>
</bind>
</comp>

<comp id="905" class="1004" name="tmp_96_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="8" slack="0"/>
<pin id="907" dir="0" index="1" bw="1" slack="0"/>
<pin id="908" dir="0" index="2" bw="1" slack="0"/>
<pin id="909" dir="0" index="3" bw="2" slack="0"/>
<pin id="910" dir="0" index="4" bw="1" slack="0"/>
<pin id="911" dir="0" index="5" bw="2" slack="0"/>
<pin id="912" dir="0" index="6" bw="1" slack="0"/>
<pin id="913" dir="0" index="7" bw="1" slack="0"/>
<pin id="914" dir="0" index="8" bw="1" slack="0"/>
<pin id="915" dir="0" index="9" bw="1" slack="0"/>
<pin id="916" dir="0" index="10" bw="1" slack="0"/>
<pin id="917" dir="0" index="11" bw="1" slack="0"/>
<pin id="918" dir="0" index="12" bw="1" slack="0"/>
<pin id="919" dir="0" index="13" bw="1" slack="0"/>
<pin id="920" dir="0" index="14" bw="1" slack="0"/>
<pin id="921" dir="0" index="15" bw="1" slack="0"/>
<pin id="922" dir="0" index="16" bw="1" slack="0"/>
<pin id="923" dir="0" index="17" bw="1" slack="0"/>
<pin id="924" dir="0" index="18" bw="1" slack="0"/>
<pin id="925" dir="0" index="19" bw="1" slack="0"/>
<pin id="926" dir="0" index="20" bw="1" slack="0"/>
<pin id="927" dir="0" index="21" bw="1" slack="0"/>
<pin id="928" dir="0" index="22" bw="1" slack="0"/>
<pin id="929" dir="0" index="23" bw="2" slack="0"/>
<pin id="930" dir="0" index="24" bw="1" slack="0"/>
<pin id="931" dir="0" index="25" bw="1" slack="0"/>
<pin id="932" dir="0" index="26" bw="1" slack="0"/>
<pin id="933" dir="0" index="27" bw="2" slack="0"/>
<pin id="934" dir="0" index="28" bw="1" slack="0"/>
<pin id="935" dir="0" index="29" bw="1" slack="0"/>
<pin id="936" dir="0" index="30" bw="1" slack="0"/>
<pin id="937" dir="0" index="31" bw="1" slack="0"/>
<pin id="938" dir="0" index="32" bw="1" slack="0"/>
<pin id="939" dir="0" index="33" bw="5" slack="3"/>
<pin id="940" dir="1" index="34" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_96/5 "/>
</bind>
</comp>

<comp id="974" class="1004" name="p_Val2_20_1_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="8" slack="0"/>
<pin id="976" dir="0" index="1" bw="8" slack="0"/>
<pin id="977" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_20_1/5 "/>
</bind>
</comp>

<comp id="980" class="1004" name="tmp_97_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="8" slack="0"/>
<pin id="982" dir="0" index="1" bw="1" slack="0"/>
<pin id="983" dir="0" index="2" bw="1" slack="0"/>
<pin id="984" dir="0" index="3" bw="1" slack="0"/>
<pin id="985" dir="0" index="4" bw="1" slack="0"/>
<pin id="986" dir="0" index="5" bw="1" slack="0"/>
<pin id="987" dir="0" index="6" bw="1" slack="0"/>
<pin id="988" dir="0" index="7" bw="1" slack="0"/>
<pin id="989" dir="0" index="8" bw="1" slack="0"/>
<pin id="990" dir="0" index="9" bw="1" slack="0"/>
<pin id="991" dir="0" index="10" bw="1" slack="0"/>
<pin id="992" dir="0" index="11" bw="1" slack="0"/>
<pin id="993" dir="0" index="12" bw="1" slack="0"/>
<pin id="994" dir="0" index="13" bw="1" slack="0"/>
<pin id="995" dir="0" index="14" bw="1" slack="0"/>
<pin id="996" dir="0" index="15" bw="1" slack="0"/>
<pin id="997" dir="0" index="16" bw="1" slack="0"/>
<pin id="998" dir="0" index="17" bw="1" slack="0"/>
<pin id="999" dir="0" index="18" bw="1" slack="0"/>
<pin id="1000" dir="0" index="19" bw="2" slack="0"/>
<pin id="1001" dir="0" index="20" bw="1" slack="0"/>
<pin id="1002" dir="0" index="21" bw="1" slack="0"/>
<pin id="1003" dir="0" index="22" bw="1" slack="0"/>
<pin id="1004" dir="0" index="23" bw="1" slack="0"/>
<pin id="1005" dir="0" index="24" bw="1" slack="0"/>
<pin id="1006" dir="0" index="25" bw="1" slack="0"/>
<pin id="1007" dir="0" index="26" bw="1" slack="0"/>
<pin id="1008" dir="0" index="27" bw="1" slack="0"/>
<pin id="1009" dir="0" index="28" bw="1" slack="0"/>
<pin id="1010" dir="0" index="29" bw="1" slack="0"/>
<pin id="1011" dir="0" index="30" bw="1" slack="0"/>
<pin id="1012" dir="0" index="31" bw="1" slack="0"/>
<pin id="1013" dir="0" index="32" bw="1" slack="0"/>
<pin id="1014" dir="0" index="33" bw="5" slack="3"/>
<pin id="1015" dir="1" index="34" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_97/5 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="p_Val2_20_2_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="8" slack="0"/>
<pin id="1051" dir="0" index="1" bw="8" slack="0"/>
<pin id="1052" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_20_2/5 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="tmp_98_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="8" slack="0"/>
<pin id="1057" dir="0" index="1" bw="1" slack="0"/>
<pin id="1058" dir="0" index="2" bw="1" slack="0"/>
<pin id="1059" dir="0" index="3" bw="1" slack="0"/>
<pin id="1060" dir="0" index="4" bw="1" slack="0"/>
<pin id="1061" dir="0" index="5" bw="1" slack="0"/>
<pin id="1062" dir="0" index="6" bw="2" slack="0"/>
<pin id="1063" dir="0" index="7" bw="1" slack="0"/>
<pin id="1064" dir="0" index="8" bw="1" slack="0"/>
<pin id="1065" dir="0" index="9" bw="1" slack="0"/>
<pin id="1066" dir="0" index="10" bw="1" slack="0"/>
<pin id="1067" dir="0" index="11" bw="1" slack="0"/>
<pin id="1068" dir="0" index="12" bw="1" slack="0"/>
<pin id="1069" dir="0" index="13" bw="1" slack="0"/>
<pin id="1070" dir="0" index="14" bw="1" slack="0"/>
<pin id="1071" dir="0" index="15" bw="1" slack="0"/>
<pin id="1072" dir="0" index="16" bw="1" slack="0"/>
<pin id="1073" dir="0" index="17" bw="1" slack="0"/>
<pin id="1074" dir="0" index="18" bw="1" slack="0"/>
<pin id="1075" dir="0" index="19" bw="1" slack="0"/>
<pin id="1076" dir="0" index="20" bw="1" slack="0"/>
<pin id="1077" dir="0" index="21" bw="1" slack="0"/>
<pin id="1078" dir="0" index="22" bw="1" slack="0"/>
<pin id="1079" dir="0" index="23" bw="1" slack="0"/>
<pin id="1080" dir="0" index="24" bw="1" slack="0"/>
<pin id="1081" dir="0" index="25" bw="1" slack="0"/>
<pin id="1082" dir="0" index="26" bw="1" slack="0"/>
<pin id="1083" dir="0" index="27" bw="1" slack="0"/>
<pin id="1084" dir="0" index="28" bw="1" slack="0"/>
<pin id="1085" dir="0" index="29" bw="1" slack="0"/>
<pin id="1086" dir="0" index="30" bw="1" slack="0"/>
<pin id="1087" dir="0" index="31" bw="1" slack="0"/>
<pin id="1088" dir="0" index="32" bw="1" slack="0"/>
<pin id="1089" dir="0" index="33" bw="5" slack="3"/>
<pin id="1090" dir="1" index="34" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_98/5 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="p_Val2_20_3_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="8" slack="0"/>
<pin id="1126" dir="0" index="1" bw="8" slack="0"/>
<pin id="1127" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_20_3/5 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="tmp_V_81_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="32" slack="0"/>
<pin id="1132" dir="0" index="1" bw="8" slack="1"/>
<pin id="1133" dir="0" index="2" bw="8" slack="1"/>
<pin id="1134" dir="0" index="3" bw="8" slack="1"/>
<pin id="1135" dir="0" index="4" bw="8" slack="1"/>
<pin id="1136" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_81/6 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="macRegisters_0_V_3_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="8" slack="0"/>
<pin id="1141" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_0_V_3 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="macRegisters_1_V_3_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="8" slack="0"/>
<pin id="1148" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_1_V_3 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="macRegisters_2_V_3_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="8" slack="0"/>
<pin id="1155" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_2_V_3 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="macRegisters_3_V_3_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="8" slack="0"/>
<pin id="1162" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_3_V_3 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="exitcond_flatten5_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="1" slack="1"/>
<pin id="1169" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten5 "/>
</bind>
</comp>

<comp id="1171" class="1005" name="indvar_flatten_next5_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="24" slack="0"/>
<pin id="1173" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next5 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="nm_t_mid2_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="5" slack="3"/>
<pin id="1178" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="nm_t_mid2 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="nm_mid2_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="6" slack="0"/>
<pin id="1186" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="nm_mid2 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="tmp_70_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="12" slack="1"/>
<pin id="1191" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_70 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="tmp_82_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="1" slack="3"/>
<pin id="1196" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_82 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="sf_1_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="8" slack="0"/>
<pin id="1200" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="sf_1 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="indvar_flatten_next_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="14" slack="0"/>
<pin id="1205" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1208" class="1005" name="weights6_m_weights_V_4_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="12" slack="1"/>
<pin id="1210" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights6_m_weights_V_4 "/>
</bind>
</comp>

<comp id="1213" class="1005" name="weights6_m_weights_V_6_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="12" slack="1"/>
<pin id="1215" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights6_m_weights_V_6 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="weights6_m_weights_V_8_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="12" slack="1"/>
<pin id="1220" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights6_m_weights_V_8 "/>
</bind>
</comp>

<comp id="1223" class="1005" name="weights6_m_weights_V_10_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="12" slack="1"/>
<pin id="1225" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights6_m_weights_V_10 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="tmp_s_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="7" slack="1"/>
<pin id="1230" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1233" class="1005" name="tmp_340_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="1" slack="1"/>
<pin id="1235" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_340 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="tmp_76_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="1" slack="1"/>
<pin id="1240" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_76 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="tmp_92_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="8" slack="1"/>
<pin id="1245" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_92 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="tmp_343_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="1" slack="1"/>
<pin id="1250" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_343 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="tmp_203_1_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="1" slack="1"/>
<pin id="1255" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_203_1 "/>
</bind>
</comp>

<comp id="1258" class="1005" name="tmp_93_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="8" slack="1"/>
<pin id="1260" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_93 "/>
</bind>
</comp>

<comp id="1263" class="1005" name="tmp_346_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="1" slack="1"/>
<pin id="1265" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_346 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="tmp_203_2_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="1" slack="1"/>
<pin id="1270" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_203_2 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="tmp_94_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="8" slack="1"/>
<pin id="1275" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_94 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="tmp_349_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="1" slack="1"/>
<pin id="1280" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_349 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="tmp_203_3_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="1" slack="1"/>
<pin id="1285" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_203_3 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="p_Val2_7_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="8" slack="1"/>
<pin id="1290" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="p_Val2_20_1_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="8" slack="1"/>
<pin id="1295" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_20_1 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="p_Val2_20_2_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="8" slack="1"/>
<pin id="1300" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_20_2 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="p_Val2_20_3_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="8" slack="1"/>
<pin id="1305" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_20_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="62" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="110" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="4" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="60" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="143" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="60" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="156" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="8" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="60" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="169" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="60" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="182" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="28" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="32" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="26" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="26" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="26" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="26" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="26" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="221" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="34" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="36" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="275"><net_src comp="199" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="38" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="40" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="199" pin="4"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="210" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="42" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="283" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="32" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="221" pin="4"/><net_sink comp="289" pin=2"/></net>

<net id="302"><net_src comp="283" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="44" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="263" pin="3"/><net_sink comp="297" pin=2"/></net>

<net id="310"><net_src comp="283" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="46" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="259" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="317"><net_src comp="283" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="48" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="232" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="50" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="313" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="52" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="289" pin="3"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="325" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="283" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="348"><net_src comp="337" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="26" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="232" pin="4"/><net_sink comp="343" pin=2"/></net>

<net id="354"><net_src comp="331" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="34" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="36" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="368"><net_src comp="325" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="355" pin="3"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="297" pin="3"/><net_sink comp="363" pin=2"/></net>

<net id="376"><net_src comp="325" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="351" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="305" pin="3"/><net_sink comp="371" pin=2"/></net>

<net id="384"><net_src comp="325" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="331" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="289" pin="3"/><net_sink comp="379" pin=2"/></net>

<net id="390"><net_src comp="343" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="387" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="363" pin="3"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="343" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="54" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="343" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="56" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="210" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="58" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="420"><net_src comp="283" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="58" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="409" pin="2"/><net_sink comp="415" pin=2"/></net>

<net id="426"><net_src comp="423" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="429"><net_src comp="423" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="433"><net_src comp="130" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="130" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="150" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="438" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="434" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="453"><net_src comp="64" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="442" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="66" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="462"><net_src comp="68" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="442" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="464"><net_src comp="70" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="465"><net_src comp="66" pin="0"/><net_sink comp="456" pin=3"/></net>

<net id="471"><net_src comp="64" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="442" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="72" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="477"><net_src comp="442" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="474" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="448" pin="3"/><net_sink comp="478" pin=1"/></net>

<net id="490"><net_src comp="74" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="442" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="492"><net_src comp="12" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="493"><net_src comp="76" pin="0"/><net_sink comp="484" pin=3"/></net>

<net id="499"><net_src comp="78" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="484" pin="4"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="478" pin="2"/><net_sink comp="494" pin=2"/></net>

<net id="506"><net_src comp="494" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="32" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="511"><net_src comp="163" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="508" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="430" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="523"><net_src comp="80" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="512" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="82" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="532"><net_src comp="84" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="512" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="534"><net_src comp="70" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="535"><net_src comp="82" pin="0"/><net_sink comp="526" pin=3"/></net>

<net id="541"><net_src comp="80" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="512" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="72" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="547"><net_src comp="512" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="552"><net_src comp="544" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="518" pin="3"/><net_sink comp="548" pin=1"/></net>

<net id="560"><net_src comp="86" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="512" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="562"><net_src comp="12" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="563"><net_src comp="76" pin="0"/><net_sink comp="554" pin=3"/></net>

<net id="569"><net_src comp="78" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="554" pin="4"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="548" pin="2"/><net_sink comp="564" pin=2"/></net>

<net id="576"><net_src comp="564" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="32" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="581"><net_src comp="176" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="586"><net_src comp="578" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="430" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="593"><net_src comp="80" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="582" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="595"><net_src comp="82" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="602"><net_src comp="84" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="582" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="604"><net_src comp="70" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="605"><net_src comp="82" pin="0"/><net_sink comp="596" pin=3"/></net>

<net id="611"><net_src comp="80" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="582" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="72" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="617"><net_src comp="582" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="622"><net_src comp="614" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="588" pin="3"/><net_sink comp="618" pin=1"/></net>

<net id="630"><net_src comp="86" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="582" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="632"><net_src comp="12" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="633"><net_src comp="76" pin="0"/><net_sink comp="624" pin=3"/></net>

<net id="639"><net_src comp="78" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="624" pin="4"/><net_sink comp="634" pin=1"/></net>

<net id="641"><net_src comp="618" pin="2"/><net_sink comp="634" pin=2"/></net>

<net id="646"><net_src comp="634" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="32" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="651"><net_src comp="189" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="656"><net_src comp="648" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="430" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="663"><net_src comp="80" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="652" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="82" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="672"><net_src comp="84" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="652" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="674"><net_src comp="70" pin="0"/><net_sink comp="666" pin=2"/></net>

<net id="675"><net_src comp="82" pin="0"/><net_sink comp="666" pin=3"/></net>

<net id="681"><net_src comp="80" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="682"><net_src comp="652" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="683"><net_src comp="72" pin="0"/><net_sink comp="676" pin=2"/></net>

<net id="687"><net_src comp="652" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="692"><net_src comp="684" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="658" pin="3"/><net_sink comp="688" pin=1"/></net>

<net id="700"><net_src comp="86" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="652" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="702"><net_src comp="12" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="703"><net_src comp="76" pin="0"/><net_sink comp="694" pin=3"/></net>

<net id="709"><net_src comp="78" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="710"><net_src comp="694" pin="4"/><net_sink comp="704" pin=1"/></net>

<net id="711"><net_src comp="688" pin="2"/><net_sink comp="704" pin=2"/></net>

<net id="716"><net_src comp="704" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="32" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="740"><net_src comp="733" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="745"><net_src comp="737" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="718" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="751"><net_src comp="730" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="741" pin="2"/><net_sink comp="747" pin=1"/></net>

<net id="760"><net_src comp="753" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="765"><net_src comp="757" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="721" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="771"><net_src comp="761" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="779"><net_src comp="772" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="784"><net_src comp="776" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="724" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="790"><net_src comp="780" pin="2"/><net_sink comp="786" pin=1"/></net>

<net id="798"><net_src comp="791" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="803"><net_src comp="795" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="727" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="799" pin="2"/><net_sink comp="805" pin=1"/></net>

<net id="814"><net_src comp="805" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="819"><net_src comp="786" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="824"><net_src comp="767" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="829"><net_src comp="747" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="866"><net_src comp="88" pin="0"/><net_sink comp="830" pin=0"/></net>

<net id="867"><net_src comp="26" pin="0"/><net_sink comp="830" pin=1"/></net>

<net id="868"><net_src comp="26" pin="0"/><net_sink comp="830" pin=2"/></net>

<net id="869"><net_src comp="90" pin="0"/><net_sink comp="830" pin=3"/></net>

<net id="870"><net_src comp="26" pin="0"/><net_sink comp="830" pin=4"/></net>

<net id="871"><net_src comp="26" pin="0"/><net_sink comp="830" pin=5"/></net>

<net id="872"><net_src comp="56" pin="0"/><net_sink comp="830" pin=6"/></net>

<net id="873"><net_src comp="92" pin="0"/><net_sink comp="830" pin=7"/></net>

<net id="874"><net_src comp="26" pin="0"/><net_sink comp="830" pin=8"/></net>

<net id="875"><net_src comp="26" pin="0"/><net_sink comp="830" pin=9"/></net>

<net id="876"><net_src comp="92" pin="0"/><net_sink comp="830" pin=10"/></net>

<net id="877"><net_src comp="26" pin="0"/><net_sink comp="830" pin=11"/></net>

<net id="878"><net_src comp="26" pin="0"/><net_sink comp="830" pin=12"/></net>

<net id="879"><net_src comp="92" pin="0"/><net_sink comp="830" pin=13"/></net>

<net id="880"><net_src comp="26" pin="0"/><net_sink comp="830" pin=14"/></net>

<net id="881"><net_src comp="26" pin="0"/><net_sink comp="830" pin=15"/></net>

<net id="882"><net_src comp="92" pin="0"/><net_sink comp="830" pin=16"/></net>

<net id="883"><net_src comp="26" pin="0"/><net_sink comp="830" pin=17"/></net>

<net id="884"><net_src comp="26" pin="0"/><net_sink comp="830" pin=18"/></net>

<net id="885"><net_src comp="26" pin="0"/><net_sink comp="830" pin=19"/></net>

<net id="886"><net_src comp="26" pin="0"/><net_sink comp="830" pin=20"/></net>

<net id="887"><net_src comp="26" pin="0"/><net_sink comp="830" pin=21"/></net>

<net id="888"><net_src comp="26" pin="0"/><net_sink comp="830" pin=22"/></net>

<net id="889"><net_src comp="56" pin="0"/><net_sink comp="830" pin=23"/></net>

<net id="890"><net_src comp="26" pin="0"/><net_sink comp="830" pin=24"/></net>

<net id="891"><net_src comp="26" pin="0"/><net_sink comp="830" pin=25"/></net>

<net id="892"><net_src comp="92" pin="0"/><net_sink comp="830" pin=26"/></net>

<net id="893"><net_src comp="26" pin="0"/><net_sink comp="830" pin=27"/></net>

<net id="894"><net_src comp="26" pin="0"/><net_sink comp="830" pin=28"/></net>

<net id="895"><net_src comp="26" pin="0"/><net_sink comp="830" pin=29"/></net>

<net id="896"><net_src comp="26" pin="0"/><net_sink comp="830" pin=30"/></net>

<net id="897"><net_src comp="92" pin="0"/><net_sink comp="830" pin=31"/></net>

<net id="898"><net_src comp="26" pin="0"/><net_sink comp="830" pin=32"/></net>

<net id="903"><net_src comp="747" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="904"><net_src comp="830" pin="34"/><net_sink comp="899" pin=1"/></net>

<net id="941"><net_src comp="88" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="942"><net_src comp="26" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="943"><net_src comp="56" pin="0"/><net_sink comp="905" pin=2"/></net>

<net id="944"><net_src comp="90" pin="0"/><net_sink comp="905" pin=3"/></net>

<net id="945"><net_src comp="92" pin="0"/><net_sink comp="905" pin=4"/></net>

<net id="946"><net_src comp="90" pin="0"/><net_sink comp="905" pin=5"/></net>

<net id="947"><net_src comp="26" pin="0"/><net_sink comp="905" pin=6"/></net>

<net id="948"><net_src comp="26" pin="0"/><net_sink comp="905" pin=7"/></net>

<net id="949"><net_src comp="26" pin="0"/><net_sink comp="905" pin=8"/></net>

<net id="950"><net_src comp="26" pin="0"/><net_sink comp="905" pin=9"/></net>

<net id="951"><net_src comp="26" pin="0"/><net_sink comp="905" pin=10"/></net>

<net id="952"><net_src comp="26" pin="0"/><net_sink comp="905" pin=11"/></net>

<net id="953"><net_src comp="92" pin="0"/><net_sink comp="905" pin=12"/></net>

<net id="954"><net_src comp="26" pin="0"/><net_sink comp="905" pin=13"/></net>

<net id="955"><net_src comp="26" pin="0"/><net_sink comp="905" pin=14"/></net>

<net id="956"><net_src comp="92" pin="0"/><net_sink comp="905" pin=15"/></net>

<net id="957"><net_src comp="26" pin="0"/><net_sink comp="905" pin=16"/></net>

<net id="958"><net_src comp="26" pin="0"/><net_sink comp="905" pin=17"/></net>

<net id="959"><net_src comp="92" pin="0"/><net_sink comp="905" pin=18"/></net>

<net id="960"><net_src comp="92" pin="0"/><net_sink comp="905" pin=19"/></net>

<net id="961"><net_src comp="92" pin="0"/><net_sink comp="905" pin=20"/></net>

<net id="962"><net_src comp="92" pin="0"/><net_sink comp="905" pin=21"/></net>

<net id="963"><net_src comp="92" pin="0"/><net_sink comp="905" pin=22"/></net>

<net id="964"><net_src comp="90" pin="0"/><net_sink comp="905" pin=23"/></net>

<net id="965"><net_src comp="26" pin="0"/><net_sink comp="905" pin=24"/></net>

<net id="966"><net_src comp="26" pin="0"/><net_sink comp="905" pin=25"/></net>

<net id="967"><net_src comp="92" pin="0"/><net_sink comp="905" pin=26"/></net>

<net id="968"><net_src comp="90" pin="0"/><net_sink comp="905" pin=27"/></net>

<net id="969"><net_src comp="26" pin="0"/><net_sink comp="905" pin=28"/></net>

<net id="970"><net_src comp="26" pin="0"/><net_sink comp="905" pin=29"/></net>

<net id="971"><net_src comp="26" pin="0"/><net_sink comp="905" pin=30"/></net>

<net id="972"><net_src comp="26" pin="0"/><net_sink comp="905" pin=31"/></net>

<net id="973"><net_src comp="26" pin="0"/><net_sink comp="905" pin=32"/></net>

<net id="978"><net_src comp="767" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="979"><net_src comp="905" pin="34"/><net_sink comp="974" pin=1"/></net>

<net id="1016"><net_src comp="88" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="1017"><net_src comp="26" pin="0"/><net_sink comp="980" pin=1"/></net>

<net id="1018"><net_src comp="26" pin="0"/><net_sink comp="980" pin=2"/></net>

<net id="1019"><net_src comp="26" pin="0"/><net_sink comp="980" pin=3"/></net>

<net id="1020"><net_src comp="26" pin="0"/><net_sink comp="980" pin=4"/></net>

<net id="1021"><net_src comp="92" pin="0"/><net_sink comp="980" pin=5"/></net>

<net id="1022"><net_src comp="26" pin="0"/><net_sink comp="980" pin=6"/></net>

<net id="1023"><net_src comp="26" pin="0"/><net_sink comp="980" pin=7"/></net>

<net id="1024"><net_src comp="26" pin="0"/><net_sink comp="980" pin=8"/></net>

<net id="1025"><net_src comp="92" pin="0"/><net_sink comp="980" pin=9"/></net>

<net id="1026"><net_src comp="26" pin="0"/><net_sink comp="980" pin=10"/></net>

<net id="1027"><net_src comp="26" pin="0"/><net_sink comp="980" pin=11"/></net>

<net id="1028"><net_src comp="26" pin="0"/><net_sink comp="980" pin=12"/></net>

<net id="1029"><net_src comp="26" pin="0"/><net_sink comp="980" pin=13"/></net>

<net id="1030"><net_src comp="26" pin="0"/><net_sink comp="980" pin=14"/></net>

<net id="1031"><net_src comp="26" pin="0"/><net_sink comp="980" pin=15"/></net>

<net id="1032"><net_src comp="92" pin="0"/><net_sink comp="980" pin=16"/></net>

<net id="1033"><net_src comp="26" pin="0"/><net_sink comp="980" pin=17"/></net>

<net id="1034"><net_src comp="26" pin="0"/><net_sink comp="980" pin=18"/></net>

<net id="1035"><net_src comp="90" pin="0"/><net_sink comp="980" pin=19"/></net>

<net id="1036"><net_src comp="26" pin="0"/><net_sink comp="980" pin=20"/></net>

<net id="1037"><net_src comp="26" pin="0"/><net_sink comp="980" pin=21"/></net>

<net id="1038"><net_src comp="26" pin="0"/><net_sink comp="980" pin=22"/></net>

<net id="1039"><net_src comp="26" pin="0"/><net_sink comp="980" pin=23"/></net>

<net id="1040"><net_src comp="92" pin="0"/><net_sink comp="980" pin=24"/></net>

<net id="1041"><net_src comp="26" pin="0"/><net_sink comp="980" pin=25"/></net>

<net id="1042"><net_src comp="26" pin="0"/><net_sink comp="980" pin=26"/></net>

<net id="1043"><net_src comp="26" pin="0"/><net_sink comp="980" pin=27"/></net>

<net id="1044"><net_src comp="26" pin="0"/><net_sink comp="980" pin=28"/></net>

<net id="1045"><net_src comp="26" pin="0"/><net_sink comp="980" pin=29"/></net>

<net id="1046"><net_src comp="26" pin="0"/><net_sink comp="980" pin=30"/></net>

<net id="1047"><net_src comp="26" pin="0"/><net_sink comp="980" pin=31"/></net>

<net id="1048"><net_src comp="26" pin="0"/><net_sink comp="980" pin=32"/></net>

<net id="1053"><net_src comp="786" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1054"><net_src comp="980" pin="34"/><net_sink comp="1049" pin=1"/></net>

<net id="1091"><net_src comp="88" pin="0"/><net_sink comp="1055" pin=0"/></net>

<net id="1092"><net_src comp="26" pin="0"/><net_sink comp="1055" pin=1"/></net>

<net id="1093"><net_src comp="26" pin="0"/><net_sink comp="1055" pin=2"/></net>

<net id="1094"><net_src comp="26" pin="0"/><net_sink comp="1055" pin=3"/></net>

<net id="1095"><net_src comp="26" pin="0"/><net_sink comp="1055" pin=4"/></net>

<net id="1096"><net_src comp="26" pin="0"/><net_sink comp="1055" pin=5"/></net>

<net id="1097"><net_src comp="90" pin="0"/><net_sink comp="1055" pin=6"/></net>

<net id="1098"><net_src comp="26" pin="0"/><net_sink comp="1055" pin=7"/></net>

<net id="1099"><net_src comp="92" pin="0"/><net_sink comp="1055" pin=8"/></net>

<net id="1100"><net_src comp="56" pin="0"/><net_sink comp="1055" pin=9"/></net>

<net id="1101"><net_src comp="92" pin="0"/><net_sink comp="1055" pin=10"/></net>

<net id="1102"><net_src comp="92" pin="0"/><net_sink comp="1055" pin=11"/></net>

<net id="1103"><net_src comp="26" pin="0"/><net_sink comp="1055" pin=12"/></net>

<net id="1104"><net_src comp="26" pin="0"/><net_sink comp="1055" pin=13"/></net>

<net id="1105"><net_src comp="26" pin="0"/><net_sink comp="1055" pin=14"/></net>

<net id="1106"><net_src comp="26" pin="0"/><net_sink comp="1055" pin=15"/></net>

<net id="1107"><net_src comp="26" pin="0"/><net_sink comp="1055" pin=16"/></net>

<net id="1108"><net_src comp="26" pin="0"/><net_sink comp="1055" pin=17"/></net>

<net id="1109"><net_src comp="26" pin="0"/><net_sink comp="1055" pin=18"/></net>

<net id="1110"><net_src comp="26" pin="0"/><net_sink comp="1055" pin=19"/></net>

<net id="1111"><net_src comp="92" pin="0"/><net_sink comp="1055" pin=20"/></net>

<net id="1112"><net_src comp="26" pin="0"/><net_sink comp="1055" pin=21"/></net>

<net id="1113"><net_src comp="26" pin="0"/><net_sink comp="1055" pin=22"/></net>

<net id="1114"><net_src comp="92" pin="0"/><net_sink comp="1055" pin=23"/></net>

<net id="1115"><net_src comp="26" pin="0"/><net_sink comp="1055" pin=24"/></net>

<net id="1116"><net_src comp="26" pin="0"/><net_sink comp="1055" pin=25"/></net>

<net id="1117"><net_src comp="26" pin="0"/><net_sink comp="1055" pin=26"/></net>

<net id="1118"><net_src comp="92" pin="0"/><net_sink comp="1055" pin=27"/></net>

<net id="1119"><net_src comp="92" pin="0"/><net_sink comp="1055" pin=28"/></net>

<net id="1120"><net_src comp="26" pin="0"/><net_sink comp="1055" pin=29"/></net>

<net id="1121"><net_src comp="26" pin="0"/><net_sink comp="1055" pin=30"/></net>

<net id="1122"><net_src comp="26" pin="0"/><net_sink comp="1055" pin=31"/></net>

<net id="1123"><net_src comp="26" pin="0"/><net_sink comp="1055" pin=32"/></net>

<net id="1128"><net_src comp="805" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1129"><net_src comp="1055" pin="34"/><net_sink comp="1124" pin=1"/></net>

<net id="1137"><net_src comp="108" pin="0"/><net_sink comp="1130" pin=0"/></net>

<net id="1138"><net_src comp="1130" pin="5"/><net_sink comp="136" pin=2"/></net>

<net id="1142"><net_src comp="114" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="1144"><net_src comp="1139" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="1145"><net_src comp="1139" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="1149"><net_src comp="118" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="1151"><net_src comp="1146" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="1152"><net_src comp="1146" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="1156"><net_src comp="122" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="1158"><net_src comp="1153" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="1159"><net_src comp="1153" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="1163"><net_src comp="126" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="1165"><net_src comp="1160" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="1166"><net_src comp="1160" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="1170"><net_src comp="271" pin="2"/><net_sink comp="1167" pin=0"/></net>

<net id="1174"><net_src comp="277" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="1179"><net_src comp="371" pin="3"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="830" pin=33"/></net>

<net id="1181"><net_src comp="1176" pin="1"/><net_sink comp="905" pin=33"/></net>

<net id="1182"><net_src comp="1176" pin="1"/><net_sink comp="980" pin=33"/></net>

<net id="1183"><net_src comp="1176" pin="1"/><net_sink comp="1055" pin=33"/></net>

<net id="1187"><net_src comp="379" pin="3"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="1192"><net_src comp="391" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="1197"><net_src comp="397" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1201"><net_src comp="403" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="1206"><net_src comp="415" pin="3"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="1211"><net_src comp="143" pin="3"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="1216"><net_src comp="156" pin="3"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="1221"><net_src comp="169" pin="3"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="1226"><net_src comp="182" pin="3"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="1231"><net_src comp="456" pin="4"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1236"><net_src comp="466" pin="3"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="1241"><net_src comp="502" pin="2"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="1246"><net_src comp="526" pin="4"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="1251"><net_src comp="536" pin="3"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="1256"><net_src comp="572" pin="2"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1261"><net_src comp="596" pin="4"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1266"><net_src comp="606" pin="3"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="1271"><net_src comp="642" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1276"><net_src comp="666" pin="4"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1281"><net_src comp="676" pin="3"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="1286"><net_src comp="712" pin="2"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1291"><net_src comp="899" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="1130" pin=4"/></net>

<net id="1296"><net_src comp="974" pin="2"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="1130" pin=3"/></net>

<net id="1301"><net_src comp="1049" pin="2"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="1130" pin=2"/></net>

<net id="1306"><net_src comp="1124" pin="2"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="1130" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {6 }
 - Input state : 
	Port: Conv1DMac_new398 : in_V_V | {4 }
	Port: Conv1DMac_new398 : weights6_m_weights_V | {3 4 }
	Port: Conv1DMac_new398 : weights6_m_weights_V_1 | {3 4 }
	Port: Conv1DMac_new398 : weights6_m_weights_V_2 | {3 4 }
	Port: Conv1DMac_new398 : weights6_m_weights_V_3 | {3 4 }
  - Chain level:
	State 1
		StgValue_14 : 1
		StgValue_15 : 1
		StgValue_16 : 1
		StgValue_17 : 1
	State 2
		tmp : 1
		tmp_67 : 2
		exitcond_flatten5 : 1
		indvar_flatten_next5 : 1
		StgValue_27 : 2
		exitcond_flatten : 1
		nm_mid : 2
		tmp_67_mid : 3
		nm_t_mid : 2
		not_exitcond_flatten : 2
		tmp_291 : 1
		tmp_68_mid : 2
		nm_1 : 3
		tmp_272 : 2
		sf_mid2 : 2
		tmp_338 : 4
		tmp_67_mid1 : 5
		tmp_67_mid2 : 6
		nm_t_mid2 : 5
		nm_mid2 : 2
		sf_cast1 : 3
		tmp_70 : 4
		tmp_82 : 3
		StgValue_46 : 4
		sf_1 : 3
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		weights6_m_weights_V_4 : 1
		weights6_m_weights_V_5 : 2
		weights6_m_weights_V_6 : 1
		weights6_m_weights_V_7 : 2
		weights6_m_weights_V_8 : 1
		weights6_m_weights_V_9 : 2
		weights6_m_weights_V_10 : 1
		weights6_m_weights_V_11 : 2
	State 4
		p_0132_cast_cast : 1
		p_Val2_s : 2
		tmp_339 : 3
		tmp_s : 3
		tmp_340 : 3
		tmp_341 : 3
		tmp_73 : 4
		tmp_74 : 3
		tmp_75 : 4
		tmp_76 : 5
		p_0132_1_cast : 1
		p_Val2_1 : 2
		tmp_342 : 3
		tmp_92 : 3
		tmp_343 : 3
		tmp_344 : 3
		tmp_79 : 4
		tmp_80 : 3
		tmp_81 : 4
		tmp_203_1 : 5
		p_0132_2_cast : 1
		p_Val2_2 : 2
		tmp_345 : 3
		tmp_93 : 3
		tmp_346 : 3
		tmp_347 : 3
		tmp_84 : 4
		tmp_85 : 3
		tmp_86 : 4
		tmp_203_2 : 5
		p_0132_3_cast : 1
		p_Val2_3 : 2
		tmp_348 : 3
		tmp_94 : 3
		tmp_349 : 3
		tmp_350 : 3
		tmp_88 : 4
		tmp_89 : 3
		tmp_90 : 4
		tmp_203_3 : 5
	State 5
		tmp1 : 1
		macRegisters_0_V : 2
		tmp2 : 1
		macRegisters_1_V : 2
		tmp3 : 1
		macRegisters_2_V : 2
		tmp4 : 1
		macRegisters_3_V : 2
		StgValue_127 : 3
		StgValue_128 : 3
		StgValue_129 : 3
		StgValue_130 : 3
		p_Val2_7 : 3
		p_Val2_20_1 : 3
		p_Val2_20_2 : 3
		p_Val2_20_3 : 3
	State 6
		StgValue_150 : 1
		empty : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_95_fu_830        |    0    |    0    |   145   |
|    mux   |        tmp_96_fu_905        |    0    |    0    |   145   |
|          |        tmp_97_fu_980        |    0    |    0    |   145   |
|          |        tmp_98_fu_1055       |    0    |    0    |   145   |
|----------|-----------------------------|---------|---------|---------|
|          | indvar_flatten_next5_fu_277 |    0    |    0    |    31   |
|          |         nm_1_fu_331         |    0    |    0    |    15   |
|          |        tmp_70_fu_391        |    0    |    0    |    19   |
|          |         sf_1_fu_403         |    0    |    0    |    15   |
|          |   indvar_flatten_op_fu_409  |    0    |    0    |    21   |
|          |         tmp1_fu_741         |    0    |    0    |    8    |
|          |   macRegisters_0_V_fu_747   |    0    |    0    |    8    |
|          |         tmp2_fu_761         |    0    |    0    |    8    |
|    add   |   macRegisters_1_V_fu_767   |    0    |    0    |    8    |
|          |         tmp3_fu_780         |    0    |    0    |    8    |
|          |   macRegisters_2_V_fu_786   |    0    |    0    |    8    |
|          |         tmp4_fu_799         |    0    |    0    |    8    |
|          |   macRegisters_3_V_fu_805   |    0    |    0    |    8    |
|          |       p_Val2_7_fu_899       |    0    |    0    |    15   |
|          |      p_Val2_20_1_fu_974     |    0    |    0    |    15   |
|          |     p_Val2_20_2_fu_1049     |    0    |    0    |    15   |
|          |     p_Val2_20_3_fu_1124     |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |       p_Val2_s_fu_442       |    0    |    0    |    41   |
|    mul   |       p_Val2_1_fu_512       |    0    |    0    |    41   |
|          |       p_Val2_2_fu_582       |    0    |    0    |    41   |
|          |       p_Val2_3_fu_652       |    0    |    0    |    41   |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten5_fu_271  |    0    |    0    |    18   |
|          |   exitcond_flatten_fu_283   |    0    |    0    |    13   |
|          |        tmp_291_fu_319       |    0    |    0    |    11   |
|   icmp   |        tmp_82_fu_397        |    0    |    0    |    11   |
|          |        tmp_76_fu_502        |    0    |    0    |    11   |
|          |       tmp_203_1_fu_572      |    0    |    0    |    11   |
|          |       tmp_203_2_fu_642      |    0    |    0    |    11   |
|          |       tmp_203_3_fu_712      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |        nm_mid_fu_289        |    0    |    0    |    6    |
|          |      tmp_67_mid_fu_297      |    0    |    0    |    12   |
|          |       nm_t_mid_fu_305       |    0    |    0    |    5    |
|  select  |        sf_mid2_fu_343       |    0    |    0    |    8    |
|          |      tmp_67_mid2_fu_363     |    0    |    0    |    12   |
|          |       nm_t_mid2_fu_371      |    0    |    0    |    5    |
|          |        nm_mid2_fu_379       |    0    |    0    |    6    |
|          |  indvar_flatten_next_fu_415 |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_68_mid_fu_325      |    0    |    0    |    2    |
|          |      qb_assign_1_fu_733     |    0    |    0    |    2    |
|    and   |     qb_assign_1_1_fu_753    |    0    |    0    |    2    |
|          |     qb_assign_1_2_fu_772    |    0    |    0    |    2    |
|          |     qb_assign_1_3_fu_791    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_272_fu_337       |    0    |    0    |    2    |
|          |        tmp_73_fu_478        |    0    |    0    |    2    |
|    or    |        tmp_79_fu_548        |    0    |    0    |    2    |
|          |        tmp_84_fu_618        |    0    |    0    |    2    |
|          |        tmp_88_fu_688        |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    xor   | not_exitcond_flatten_fu_313 |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|   read   |      tmp_V_read_fu_130      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |  StgValue_150_write_fu_136  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_259         |    0    |    0    |    0    |
|          |        tmp_338_fu_351       |    0    |    0    |    0    |
|   trunc  |        tmp_341_fu_474       |    0    |    0    |    0    |
|          |        tmp_344_fu_544       |    0    |    0    |    0    |
|          |        tmp_347_fu_614       |    0    |    0    |    0    |
|          |        tmp_350_fu_684       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_67_fu_263        |    0    |    0    |    0    |
|          |      tmp_67_mid1_fu_355     |    0    |    0    |    0    |
|          |        tmp_75_fu_494        |    0    |    0    |    0    |
|bitconcatenate|        tmp_81_fu_564        |    0    |    0    |    0    |
|          |        tmp_86_fu_634        |    0    |    0    |    0    |
|          |        tmp_90_fu_704        |    0    |    0    |    0    |
|          |       tmp_V_81_fu_1130      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sf_cast1_fu_387       |    0    |    0    |    0    |
|          |        tmp_71_fu_423        |    0    |    0    |    0    |
|   zext   |        tmp_77_fu_737        |    0    |    0    |    0    |
|          |       tmp_204_1_fu_757      |    0    |    0    |    0    |
|          |       tmp_204_2_fu_776      |    0    |    0    |    0    |
|          |       tmp_204_3_fu_795      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      p_08_cast4_fu_430      |    0    |    0    |    0    |
|          |    p_08_cast4_cast_fu_434   |    0    |    0    |    0    |
|          |   p_0132_cast_cast_fu_438   |    0    |    0    |    0    |
|   sext   |     p_0132_1_cast_fu_508    |    0    |    0    |    0    |
|          |     p_0132_2_cast_fu_578    |    0    |    0    |    0    |
|          |     p_0132_3_cast_fu_648    |    0    |    0    |    0    |
|          |        tmp_91_fu_730        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_339_fu_448       |    0    |    0    |    0    |
|          |        tmp_340_fu_466       |    0    |    0    |    0    |
|          |        tmp_342_fu_518       |    0    |    0    |    0    |
| bitselect|        tmp_343_fu_536       |    0    |    0    |    0    |
|          |        tmp_345_fu_588       |    0    |    0    |    0    |
|          |        tmp_346_fu_606       |    0    |    0    |    0    |
|          |        tmp_348_fu_658       |    0    |    0    |    0    |
|          |        tmp_349_fu_676       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_456        |    0    |    0    |    0    |
|          |        tmp_74_fu_484        |    0    |    0    |    0    |
|          |        tmp_92_fu_526        |    0    |    0    |    0    |
|partselect|        tmp_80_fu_554        |    0    |    0    |    0    |
|          |        tmp_93_fu_596        |    0    |    0    |    0    |
|          |        tmp_85_fu_624        |    0    |    0    |    0    |
|          |        tmp_94_fu_666        |    0    |    0    |    0    |
|          |        tmp_89_fu_694        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    0    |   1156  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|   exitcond_flatten5_reg_1167   |    1   |
|     indvar_flatten5_reg_195    |   24   |
|  indvar_flatten_next5_reg_1171 |   24   |
|  indvar_flatten_next_reg_1203  |   14   |
|     indvar_flatten_reg_206     |   14   |
|   macRegisters_0_V_3_reg_1139  |    8   |
|   macRegisters_1_V_3_reg_1146  |    8   |
|   macRegisters_2_V_3_reg_1153  |    8   |
|   macRegisters_3_V_3_reg_1160  |    8   |
|        nm_mid2_reg_1184        |    6   |
|           nm_reg_217           |    6   |
|       nm_t_mid2_reg_1176       |    5   |
|      p_Val2_20_1_reg_1293      |    8   |
|      p_Val2_20_2_reg_1298      |    8   |
|      p_Val2_20_3_reg_1303      |    8   |
|        p_Val2_7_reg_1288       |    8   |
|          sf_1_reg_1198         |    8   |
|           sf_reg_228           |    8   |
|       tmp_203_1_reg_1253       |    1   |
|       tmp_203_2_reg_1268       |    1   |
|       tmp_203_3_reg_1283       |    1   |
|        tmp_340_reg_1233        |    1   |
|        tmp_343_reg_1248        |    1   |
|        tmp_346_reg_1263        |    1   |
|        tmp_349_reg_1278        |    1   |
|         tmp_70_reg_1189        |   12   |
|         tmp_76_reg_1238        |    1   |
|         tmp_82_reg_1194        |    1   |
|         tmp_92_reg_1243        |    8   |
|         tmp_93_reg_1258        |    8   |
|         tmp_94_reg_1273        |    8   |
|         tmp_s_reg_1228         |    7   |
|weights6_m_weights_V_10_reg_1223|   12   |
| weights6_m_weights_V_4_reg_1208|   12   |
| weights6_m_weights_V_6_reg_1213|   12   |
| weights6_m_weights_V_8_reg_1218|   12   |
+--------------------------------+--------+
|              Total             |   274  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_150 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_163 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_176 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_189 |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   96   ||  5.216  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |  1156  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   36   |
|  Register |    -   |    -   |   274  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   274  |  1192  |
+-----------+--------+--------+--------+--------+
