{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699742866299 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699742866299 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 11 19:47:46 2023 " "Processing started: Sat Nov 11 19:47:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699742866299 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699742866299 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699742866299 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1699742866499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab3-Behavioral " "Found design unit 1: lab3-Behavioral" {  } { { "lab3.vhd" "" { Text "D:/altera/13.0sp1/Lab3VHDLproject/lab3.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699742866724 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3.vhd" "" { Text "D:/altera/13.0sp1/Lab3VHDLproject/lab3.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699742866724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699742866724 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3 " "Elaborating entity \"lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1699742866739 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "A2x lab3.vhd(22) " "VHDL Signal Declaration warning at lab3.vhd(22): used implicit default value for signal \"A2x\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab3.vhd" "" { Text "D:/altera/13.0sp1/Lab3VHDLproject/lab3.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1699742866739 "|lab3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "B2x lab3.vhd(22) " "VHDL Signal Declaration warning at lab3.vhd(22): used implicit default value for signal \"B2x\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab3.vhd" "" { Text "D:/altera/13.0sp1/Lab3VHDLproject/lab3.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1699742866739 "|lab3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "C2x lab3.vhd(22) " "VHDL Signal Declaration warning at lab3.vhd(22): used implicit default value for signal \"C2x\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab3.vhd" "" { Text "D:/altera/13.0sp1/Lab3VHDLproject/lab3.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1699742866739 "|lab3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D2x lab3.vhd(22) " "VHDL Signal Declaration warning at lab3.vhd(22): used implicit default value for signal \"D2x\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab3.vhd" "" { Text "D:/altera/13.0sp1/Lab3VHDLproject/lab3.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1699742866739 "|lab3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "E2x lab3.vhd(22) " "VHDL Signal Declaration warning at lab3.vhd(22): used implicit default value for signal \"E2x\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab3.vhd" "" { Text "D:/altera/13.0sp1/Lab3VHDLproject/lab3.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1699742866739 "|lab3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "F2x lab3.vhd(22) " "VHDL Signal Declaration warning at lab3.vhd(22): used implicit default value for signal \"F2x\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab3.vhd" "" { Text "D:/altera/13.0sp1/Lab3VHDLproject/lab3.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1699742866739 "|lab3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "G2x lab3.vhd(22) " "VHDL Signal Declaration warning at lab3.vhd(22): used implicit default value for signal \"G2x\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab3.vhd" "" { Text "D:/altera/13.0sp1/Lab3VHDLproject/lab3.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1699742866739 "|lab3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CYCLE5 lab3.vhd(27) " "VHDL Signal Declaration warning at lab3.vhd(27): used implicit default value for signal \"CYCLE5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab3.vhd" "" { Text "D:/altera/13.0sp1/Lab3VHDLproject/lab3.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1699742866739 "|lab3"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "A2x GND " "Pin \"A2x\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "D:/altera/13.0sp1/Lab3VHDLproject/lab3.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699742866974 "|lab3|A2x"} { "Warning" "WMLS_MLS_STUCK_PIN" "B2x GND " "Pin \"B2x\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "D:/altera/13.0sp1/Lab3VHDLproject/lab3.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699742866974 "|lab3|B2x"} { "Warning" "WMLS_MLS_STUCK_PIN" "C2x GND " "Pin \"C2x\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "D:/altera/13.0sp1/Lab3VHDLproject/lab3.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699742866974 "|lab3|C2x"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2x GND " "Pin \"D2x\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "D:/altera/13.0sp1/Lab3VHDLproject/lab3.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699742866974 "|lab3|D2x"} { "Warning" "WMLS_MLS_STUCK_PIN" "E2x GND " "Pin \"E2x\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "D:/altera/13.0sp1/Lab3VHDLproject/lab3.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699742866974 "|lab3|E2x"} { "Warning" "WMLS_MLS_STUCK_PIN" "F2x GND " "Pin \"F2x\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "D:/altera/13.0sp1/Lab3VHDLproject/lab3.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699742866974 "|lab3|F2x"} { "Warning" "WMLS_MLS_STUCK_PIN" "G2x GND " "Pin \"G2x\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "D:/altera/13.0sp1/Lab3VHDLproject/lab3.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699742866974 "|lab3|G2x"} { "Warning" "WMLS_MLS_STUCK_PIN" "CYCLE5 GND " "Pin \"CYCLE5\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "D:/altera/13.0sp1/Lab3VHDLproject/lab3.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699742866974 "|lab3|CYCLE5"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1699742866974 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1699742867099 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699742867099 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M0 " "No output dependent on input pin \"M0\"" {  } { { "lab3.vhd" "" { Text "D:/altera/13.0sp1/Lab3VHDLproject/lab3.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699742867119 "|lab3|M0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M1 " "No output dependent on input pin \"M1\"" {  } { { "lab3.vhd" "" { Text "D:/altera/13.0sp1/Lab3VHDLproject/lab3.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699742867119 "|lab3|M1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M2 " "No output dependent on input pin \"M2\"" {  } { { "lab3.vhd" "" { Text "D:/altera/13.0sp1/Lab3VHDLproject/lab3.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699742867119 "|lab3|M2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "lab3.vhd" "" { Text "D:/altera/13.0sp1/Lab3VHDLproject/lab3.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699742867119 "|lab3|RST"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1699742867119 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "163 " "Implemented 163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1699742867119 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1699742867119 ""} { "Info" "ICUT_CUT_TM_LCELLS" "142 " "Implemented 142 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1699742867119 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1699742867119 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699742867133 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 11 19:47:47 2023 " "Processing ended: Sat Nov 11 19:47:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699742867133 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699742867133 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699742867133 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699742867133 ""}
