# 06-final-phase - UVM ç»“æŸé˜¶æ®µ

## ğŸ“š çŸ¥è¯†ç‚¹

- **final_phase** æ‰§è¡Œæ—¶æœº
- **èµ„æºæ¸…ç†**
- **å…³é—­æ–‡ä»¶å¥æŸ„**
- **ä¸æ“ä½œç³»ç»Ÿäº¤äº’**

## ğŸ“– èƒŒæ™¯çŸ¥è¯†

ä»¿çœŸå®Œå…¨ç»“æŸåæ‰§è¡Œï¼Œç”¨äºï¼š

1. å…³é—­æ‰“å¼€çš„æ–‡ä»¶
2. æ¸…ç†åŠ¨æ€åˆ†é…çš„èµ„æº
3. ç”Ÿæˆæœ€ç»ˆæŠ¥å‘Š

## ğŸ“ å…³é”®ä»£ç 

```systemverilog
virtual function void final_phase(uvm_phase phase);
    super.final_phase(phase);
    
    // å…³é—­æ–‡ä»¶
    if (log_file != null) begin
        $fclose(log_file);
    end
    
    // æ‰“å°æœ€ç»ˆç»Ÿè®¡
    $display("Simulation completed at %0t", $time);
endfunction
```

---

**å¿«é€Ÿå¯¼èˆª**: [è¿”å›æ ¹ç›®å½•](../../README.md) | [ä¸Šä¸€ç« èŠ‚](../05-report-phase)
