

================================================================
== Vivado HLS Report for 'ntt'
================================================================
* Date:           Sat Dec 12 08:37:28 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        dilithium1.prj
* Solution:       ntt_opt1__outloop_unroll
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.724|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1       |    ?|    ?|         ?|          -|          -|     1|    no    |
        | + ntt_label2  |    ?|    ?|         7|          -|          -|     ?|    no    |
        |- Loop 2       |    ?|    ?|         ?|          -|          -|     2|    no    |
        | + ntt_label2  |    ?|    ?|         7|          -|          -|     ?|    no    |
        |- Loop 3       |    ?|    ?|         ?|          -|          -|     4|    no    |
        | + ntt_label2  |    ?|    ?|         7|          -|          -|     ?|    no    |
        |- Loop 4       |    ?|    ?|         ?|          -|          -|     8|    no    |
        | + ntt_label2  |    ?|    ?|         7|          -|          -|     ?|    no    |
        |- Loop 5       |    ?|    ?|         ?|          -|          -|    16|    no    |
        | + ntt_label2  |    ?|    ?|         7|          -|          -|     ?|    no    |
        |- Loop 6       |    ?|    ?|         ?|          -|          -|    32|    no    |
        | + ntt_label2  |    ?|    ?|         7|          -|          -|     ?|    no    |
        |- Loop 7       |    ?|    ?|         ?|          -|          -|    64|    no    |
        | + ntt_label2  |    ?|    ?|         7|          -|          -|     ?|    no    |
        |- Loop 8       |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + ntt_label2  |    ?|    ?|         7|          -|          -|     ?|    no    |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 73
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	11  / (exitcond1)
3 --> 
	4  / true
4 --> 
	5  / (tmp_8)
	2  / (!tmp_8)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	4  / true
11 --> 
	12  / (!exitcond2)
	20  / (exitcond2)
12 --> 
	13  / true
13 --> 
	14  / (tmp_8_1)
	11  / (!tmp_8_1)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	13  / true
20 --> 
	21  / (!exitcond3)
	29  / (exitcond3)
21 --> 
	22  / true
22 --> 
	23  / (tmp_8_2)
	20  / (!tmp_8_2)
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	22  / true
29 --> 
	30  / (!exitcond4)
	38  / (exitcond4)
30 --> 
	31  / true
31 --> 
	32  / (tmp_8_3)
	29  / (!tmp_8_3)
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	31  / true
38 --> 
	39  / (!exitcond5)
	47  / (exitcond5)
39 --> 
	40  / true
40 --> 
	41  / (tmp_8_4)
	38  / (!tmp_8_4)
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	40  / true
47 --> 
	48  / (!exitcond6)
	56  / (exitcond6)
48 --> 
	49  / true
49 --> 
	50  / (tmp_8_5)
	47  / (!tmp_8_5)
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	49  / true
56 --> 
	57  / (!exitcond)
	65  / (exitcond)
57 --> 
	58  / true
58 --> 
	59  / (tmp_8_6)
	56  / (!tmp_8_6)
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	58  / true
65 --> 
	66  / (!tmp_32)
66 --> 
	67  / true
67 --> 
	68  / (tmp_8_7)
	65  / (!tmp_8_7)
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	67  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %p) nounwind, !map !244"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @ntt_str) nounwind"   --->   Operation 75 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str110) nounwind" [ntt.c:40]   --->   Operation 76 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.35ns)   --->   "br label %2" [ntt.c:42]   --->   Operation 77 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%j = phi i32 [ 0, %0 ], [ %tmp_12, %3 ]" [ntt.c:42]   --->   Operation 78 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%k_1 = phi i2 [ 1, %0 ], [ %k_2, %3 ]" [ntt.c:43]   --->   Operation 79 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.79ns)   --->   "%exitcond1 = icmp eq i2 %k_1, -2" [ntt.c:42]   --->   Operation 80 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1) nounwind"   --->   Operation 81 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %1, label %5" [ntt.c:42]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.20ns)   --->   "%k_2 = add i2 %k_1, 1" [ntt.c:43]   --->   Operation 83 'add' 'k_2' <Predicate = (!exitcond1)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_3 = zext i2 %k_1 to i64" [ntt.c:43]   --->   Operation 84 'zext' 'tmp_3' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zetas_addr = getelementptr [256 x i23]* @zetas, i64 0, i64 %tmp_3" [ntt.c:43]   --->   Operation 85 'getelementptr' 'zetas_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 86 [2/2] (2.77ns)   --->   "%zetas_load = load i23* %zetas_addr, align 4" [ntt.c:43]   --->   Operation 86 'load' 'zetas_load' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str110, i32 %tmp) nounwind" [ntt.c:53]   --->   Operation 87 'specregionend' 'empty' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str110) nounwind" [ntt.c:40]   --->   Operation 88 'specregionbegin' 'tmp_1' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.35ns)   --->   "br label %8" [ntt.c:42]   --->   Operation 89 'br' <Predicate = (exitcond1)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 5.06>
ST_3 : Operation 90 [1/2] (2.77ns)   --->   "%zetas_load = load i23* %zetas_addr, align 4" [ntt.c:43]   --->   Operation 90 'load' 'zetas_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_3 : Operation 91 [1/1] (2.18ns)   --->   "%tmp_4 = add i32 %j, 128" [ntt.c:44]   --->   Operation 91 'add' 'tmp_4' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (2.11ns)   --->   "%tmp_5 = icmp ugt i32 %j, %tmp_4" [ntt.c:42]   --->   Operation 92 'icmp' 'tmp_5' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.77ns)   --->   "%start = select i1 %tmp_5, i32 %j, i32 %tmp_4" [ntt.c:42]   --->   Operation 93 'select' 'start' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i23 %zetas_load to i55" [ntt.c:44]   --->   Operation 94 'zext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.35ns)   --->   "br label %4" [ntt.c:44]   --->   Operation 95 'br' <Predicate = true> <Delay = 1.35>

State 4 <SV = 3> <Delay = 4.95>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%j1 = phi i32 [ %j, %5 ], [ %j_1, %6 ]" [ntt.c:42]   --->   Operation 96 'phi' 'j1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (2.11ns)   --->   "%tmp_8 = icmp ult i32 %j1, %tmp_4" [ntt.c:44]   --->   Operation 97 'icmp' 'tmp_8' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %6, label %3" [ntt.c:44]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (2.18ns)   --->   "%tmp_9 = add i32 128, %j1" [ntt.c:48]   --->   Operation 99 'add' 'tmp_9' <Predicate = (tmp_8)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_s = zext i32 %tmp_9 to i64" [ntt.c:48]   --->   Operation 100 'zext' 'tmp_s' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%p_addr = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_s" [ntt.c:48]   --->   Operation 101 'getelementptr' 'p_addr' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 102 [2/2] (2.77ns)   --->   "%p_load = load i32* %p_addr, align 4" [ntt.c:48]   --->   Operation 102 'load' 'p_load' <Predicate = (tmp_8)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_6 = zext i32 %j1 to i64" [ntt.c:49]   --->   Operation 103 'zext' 'tmp_6' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%p_addr_1 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_6" [ntt.c:49]   --->   Operation 104 'getelementptr' 'p_addr_1' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (2.18ns)   --->   "%j_1 = add i32 1, %j1" [ntt.c:44]   --->   Operation 105 'add' 'j_1' <Predicate = (tmp_8)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (2.18ns)   --->   "%tmp_12 = add i32 %start, 128" [ntt.c:42]   --->   Operation 106 'add' 'tmp_12' <Predicate = (!tmp_8)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "br label %2" [ntt.c:42]   --->   Operation 107 'br' <Predicate = (!tmp_8)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 108 [1/2] (2.77ns)   --->   "%p_load = load i32* %p_addr, align 4" [ntt.c:48]   --->   Operation 108 'load' 'p_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 6 <SV = 5> <Delay = 6.88>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_20_cast = zext i32 %p_load to i55" [ntt.c:48]   --->   Operation 109 'zext' 'tmp_20_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (6.88ns)   --->   "%temp_1 = mul i55 %tmp_6_cast, %tmp_20_cast" [ntt.c:48]   --->   Operation 110 'mul' 'temp_1' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_26 = trunc i55 %temp_1 to i32" [reduce.c:33->ntt.c:48]   --->   Operation 111 'trunc' 'tmp_26' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.88>
ST_7 : Operation 112 [1/1] (6.88ns)   --->   "%temp_18 = mul i32 -58728449, %tmp_26" [reduce.c:33->ntt.c:48]   --->   Operation 112 'mul' 'temp_18' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.88>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%temp_cast = zext i32 %temp_18 to i55" [reduce.c:35->ntt.c:48]   --->   Operation 113 'zext' 'temp_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (6.88ns)   --->   "%t_1 = mul i55 8380417, %temp_cast" [reduce.c:38->ntt.c:48]   --->   Operation 114 'mul' 't_1' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.77>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%a_assign_cast1 = zext i55 %temp_1 to i56" [ntt.c:48]   --->   Operation 115 'zext' 'a_assign_cast1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%t_1_cast = zext i55 %t_1 to i56" [reduce.c:38->ntt.c:48]   --->   Operation 116 'zext' 't_1_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (2.77ns)   --->   "%t_2 = add i56 %a_assign_cast1, %t_1_cast" [reduce.c:40->ntt.c:48]   --->   Operation 117 'add' 't_2' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_18 = call i24 @_ssdm_op_PartSelect.i24.i56.i32.i32(i56 %t_2, i32 32, i32 55)" [reduce.c:57->ntt.c:48]   --->   Operation 118 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [2/2] (2.77ns)   --->   "%p_load_1 = load i32* %p_addr_1, align 4" [ntt.c:49]   --->   Operation 119 'load' 'p_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 120 [2/2] (2.77ns)   --->   "%p_load_2 = load i32* %p_addr_1, align 4" [ntt.c:50]   --->   Operation 120 'load' 'p_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 10 <SV = 9> <Delay = 7.72>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2112) nounwind" [ntt.c:44]   --->   Operation 121 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_i = zext i24 %tmp_18 to i32" [reduce.c:57->ntt.c:48]   --->   Operation 122 'zext' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/2] (2.77ns)   --->   "%p_load_1 = load i32* %p_addr_1, align 4" [ntt.c:49]   --->   Operation 123 'load' 'p_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 124 [1/1] (2.01ns)   --->   "%tmp_7 = sub i24 -16382, %tmp_18" [ntt.c:49]   --->   Operation 124 'sub' 'tmp_7' <Predicate = true> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i24 %tmp_7 to i32" [ntt.c:49]   --->   Operation 125 'zext' 'tmp_11_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (2.18ns)   --->   "%tmp_10 = add i32 %tmp_11_cast, %p_load_1" [ntt.c:49]   --->   Operation 126 'add' 'tmp_10' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (2.77ns)   --->   "store i32 %tmp_10, i32* %p_addr, align 4" [ntt.c:49]   --->   Operation 127 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 128 [1/2] (2.77ns)   --->   "%p_load_2 = load i32* %p_addr_1, align 4" [ntt.c:50]   --->   Operation 128 'load' 'p_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 129 [1/1] (2.18ns)   --->   "%tmp_11 = add i32 %tmp_i, %p_load_2" [ntt.c:50]   --->   Operation 129 'add' 'tmp_11' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (2.77ns)   --->   "store i32 %tmp_11, i32* %p_addr_1, align 4" [ntt.c:50]   --->   Operation 130 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "br label %4" [ntt.c:44]   --->   Operation 131 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 2> <Delay = 2.77>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%j_s = phi i32 [ 0, %1 ], [ %tmp_14_1, %9 ]" [ntt.c:42]   --->   Operation 132 'phi' 'j_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%k_1_1 = phi i3 [ 2, %1 ], [ %k_2_1, %9 ]" [ntt.c:43]   --->   Operation 133 'phi' 'k_1_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (1.00ns)   --->   "%exitcond2 = icmp eq i3 %k_1_1, -4" [ntt.c:42]   --->   Operation 134 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 135 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %7, label %11" [ntt.c:42]   --->   Operation 136 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (1.34ns)   --->   "%k_2_1 = add i3 %k_1_1, 1" [ntt.c:43]   --->   Operation 137 'add' 'k_2_1' <Predicate = (!exitcond2)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_3_1 = zext i3 %k_1_1 to i64" [ntt.c:43]   --->   Operation 138 'zext' 'tmp_3_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%zetas_addr_1 = getelementptr [256 x i23]* @zetas, i64 0, i64 %tmp_3_1" [ntt.c:43]   --->   Operation 139 'getelementptr' 'zetas_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 140 [2/2] (2.77ns)   --->   "%zetas_load_1 = load i23* %zetas_addr_1, align 4" [ntt.c:43]   --->   Operation 140 'load' 'zetas_load_1' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str110, i32 %tmp_1) nounwind" [ntt.c:53]   --->   Operation 141 'specregionend' 'empty_5' <Predicate = (exitcond2)> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str110) nounwind" [ntt.c:40]   --->   Operation 142 'specregionbegin' 'tmp_2' <Predicate = (exitcond2)> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (1.35ns)   --->   "br label %14" [ntt.c:42]   --->   Operation 143 'br' <Predicate = (exitcond2)> <Delay = 1.35>

State 12 <SV = 3> <Delay = 5.06>
ST_12 : Operation 144 [1/2] (2.77ns)   --->   "%zetas_load_1 = load i23* %zetas_addr_1, align 4" [ntt.c:43]   --->   Operation 144 'load' 'zetas_load_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_12 : Operation 145 [1/1] (2.18ns)   --->   "%tmp_4_1 = add i32 %j_s, 64" [ntt.c:44]   --->   Operation 145 'add' 'tmp_4_1' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (2.11ns)   --->   "%tmp_5_1 = icmp ugt i32 %j_s, %tmp_4_1" [ntt.c:42]   --->   Operation 146 'icmp' 'tmp_5_1' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [1/1] (0.77ns)   --->   "%start_1 = select i1 %tmp_5_1, i32 %j_s, i32 %tmp_4_1" [ntt.c:42]   --->   Operation 147 'select' 'start_1' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_6_1_cast = zext i23 %zetas_load_1 to i55" [ntt.c:44]   --->   Operation 148 'zext' 'tmp_6_1_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (1.35ns)   --->   "br label %10" [ntt.c:44]   --->   Operation 149 'br' <Predicate = true> <Delay = 1.35>

State 13 <SV = 4> <Delay = 4.95>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%j1_1 = phi i32 [ %j_s, %11 ], [ %j_1_1, %12 ]" [ntt.c:42]   --->   Operation 150 'phi' 'j1_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (2.11ns)   --->   "%tmp_8_1 = icmp ult i32 %j1_1, %tmp_4_1" [ntt.c:44]   --->   Operation 151 'icmp' 'tmp_8_1' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "br i1 %tmp_8_1, label %12, label %9" [ntt.c:44]   --->   Operation 152 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (2.18ns)   --->   "%tmp_9_1 = add i32 64, %j1_1" [ntt.c:48]   --->   Operation 153 'add' 'tmp_9_1' <Predicate = (tmp_8_1)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_1_7 = zext i32 %tmp_9_1 to i64" [ntt.c:48]   --->   Operation 154 'zext' 'tmp_1_7' <Predicate = (tmp_8_1)> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%p_addr_2 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_1_7" [ntt.c:48]   --->   Operation 155 'getelementptr' 'p_addr_2' <Predicate = (tmp_8_1)> <Delay = 0.00>
ST_13 : Operation 156 [2/2] (2.77ns)   --->   "%p_load_8 = load i32* %p_addr_2, align 4" [ntt.c:48]   --->   Operation 156 'load' 'p_load_8' <Predicate = (tmp_8_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_10_1 = zext i32 %j1_1 to i64" [ntt.c:49]   --->   Operation 157 'zext' 'tmp_10_1' <Predicate = (tmp_8_1)> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%p_addr_3 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_10_1" [ntt.c:49]   --->   Operation 158 'getelementptr' 'p_addr_3' <Predicate = (tmp_8_1)> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (2.18ns)   --->   "%j_1_1 = add i32 1, %j1_1" [ntt.c:44]   --->   Operation 159 'add' 'j_1_1' <Predicate = (tmp_8_1)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 160 [1/1] (2.18ns)   --->   "%tmp_14_1 = add i32 %start_1, 64" [ntt.c:42]   --->   Operation 160 'add' 'tmp_14_1' <Predicate = (!tmp_8_1)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "br label %8" [ntt.c:42]   --->   Operation 161 'br' <Predicate = (!tmp_8_1)> <Delay = 0.00>

State 14 <SV = 5> <Delay = 2.77>
ST_14 : Operation 162 [1/2] (2.77ns)   --->   "%p_load_8 = load i32* %p_addr_2, align 4" [ntt.c:48]   --->   Operation 162 'load' 'p_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 15 <SV = 6> <Delay = 6.88>
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_2_1_cast = zext i32 %p_load_8 to i55" [ntt.c:48]   --->   Operation 163 'zext' 'tmp_2_1_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 164 [1/1] (6.88ns)   --->   "%temp = mul i55 %tmp_6_1_cast, %tmp_2_1_cast" [ntt.c:48]   --->   Operation 164 'mul' 'temp' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i55 %temp to i32" [reduce.c:33->ntt.c:48]   --->   Operation 165 'trunc' 'tmp_27' <Predicate = true> <Delay = 0.00>

State 16 <SV = 7> <Delay = 6.88>
ST_16 : Operation 166 [1/1] (6.88ns)   --->   "%temp_19 = mul i32 -58728449, %tmp_27" [reduce.c:33->ntt.c:48]   --->   Operation 166 'mul' 'temp_19' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 8> <Delay = 6.88>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "%temp_24_cast = zext i32 %temp_19 to i55" [reduce.c:35->ntt.c:48]   --->   Operation 167 'zext' 'temp_24_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 168 [1/1] (6.88ns)   --->   "%t_4 = mul i55 8380417, %temp_24_cast" [reduce.c:38->ntt.c:48]   --->   Operation 168 'mul' 't_4' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 9> <Delay = 2.77>
ST_18 : Operation 169 [1/1] (0.00ns)   --->   "%a_assign_1_cast1 = zext i55 %temp to i56" [ntt.c:48]   --->   Operation 169 'zext' 'a_assign_1_cast1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "%t_5_cast = zext i55 %t_4 to i56" [reduce.c:38->ntt.c:48]   --->   Operation 170 'zext' 't_5_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 171 [1/1] (2.77ns)   --->   "%t_5 = add i56 %a_assign_1_cast1, %t_5_cast" [reduce.c:40->ntt.c:48]   --->   Operation 171 'add' 't_5' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_19 = call i24 @_ssdm_op_PartSelect.i24.i56.i32.i32(i56 %t_5, i32 32, i32 55)" [reduce.c:57->ntt.c:48]   --->   Operation 172 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 173 [2/2] (2.77ns)   --->   "%p_load_9 = load i32* %p_addr_3, align 4" [ntt.c:49]   --->   Operation 173 'load' 'p_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 174 [2/2] (2.77ns)   --->   "%p_load_10 = load i32* %p_addr_3, align 4" [ntt.c:50]   --->   Operation 174 'load' 'p_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 19 <SV = 10> <Delay = 7.72>
ST_19 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2112) nounwind" [ntt.c:44]   --->   Operation 175 'specloopname' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_i1 = zext i24 %tmp_19 to i32" [reduce.c:57->ntt.c:48]   --->   Operation 176 'zext' 'tmp_i1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 177 [1/2] (2.77ns)   --->   "%p_load_9 = load i32* %p_addr_3, align 4" [ntt.c:49]   --->   Operation 177 'load' 'p_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 178 [1/1] (2.01ns)   --->   "%tmp_11_1 = sub i24 -16382, %tmp_19" [ntt.c:49]   --->   Operation 178 'sub' 'tmp_11_1' <Predicate = true> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_11_1_cast = zext i24 %tmp_11_1 to i32" [ntt.c:49]   --->   Operation 179 'zext' 'tmp_11_1_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 180 [1/1] (2.18ns)   --->   "%tmp_12_1 = add i32 %tmp_11_1_cast, %p_load_9" [ntt.c:49]   --->   Operation 180 'add' 'tmp_12_1' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 181 [1/1] (2.77ns)   --->   "store i32 %tmp_12_1, i32* %p_addr_2, align 4" [ntt.c:49]   --->   Operation 181 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 182 [1/2] (2.77ns)   --->   "%p_load_10 = load i32* %p_addr_3, align 4" [ntt.c:50]   --->   Operation 182 'load' 'p_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 183 [1/1] (2.18ns)   --->   "%tmp_13_1 = add i32 %tmp_i1, %p_load_10" [ntt.c:50]   --->   Operation 183 'add' 'tmp_13_1' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 184 [1/1] (2.77ns)   --->   "store i32 %tmp_13_1, i32* %p_addr_3, align 4" [ntt.c:50]   --->   Operation 184 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 185 [1/1] (0.00ns)   --->   "br label %10" [ntt.c:44]   --->   Operation 185 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 3> <Delay = 2.77>
ST_20 : Operation 186 [1/1] (0.00ns)   --->   "%j_2 = phi i32 [ 0, %7 ], [ %tmp_14_2, %15 ]" [ntt.c:42]   --->   Operation 186 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 187 [1/1] (0.00ns)   --->   "%k_1_2 = phi i4 [ 4, %7 ], [ %k_2_2, %15 ]" [ntt.c:43]   --->   Operation 187 'phi' 'k_1_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 188 [1/1] (1.21ns)   --->   "%exitcond3 = icmp eq i4 %k_1_2, -8" [ntt.c:42]   --->   Operation 188 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 189 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 189 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 190 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %13, label %17" [ntt.c:42]   --->   Operation 190 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 191 [1/1] (1.49ns)   --->   "%k_2_2 = add i4 %k_1_2, 1" [ntt.c:43]   --->   Operation 191 'add' 'k_2_2' <Predicate = (!exitcond3)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_3_2 = zext i4 %k_1_2 to i64" [ntt.c:43]   --->   Operation 192 'zext' 'tmp_3_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_20 : Operation 193 [1/1] (0.00ns)   --->   "%zetas_addr_2 = getelementptr [256 x i23]* @zetas, i64 0, i64 %tmp_3_2" [ntt.c:43]   --->   Operation 193 'getelementptr' 'zetas_addr_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_20 : Operation 194 [2/2] (2.77ns)   --->   "%zetas_load_2 = load i23* %zetas_addr_2, align 4" [ntt.c:43]   --->   Operation 194 'load' 'zetas_load_2' <Predicate = (!exitcond3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_20 : Operation 195 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str110, i32 %tmp_2) nounwind" [ntt.c:53]   --->   Operation 195 'specregionend' 'empty_8' <Predicate = (exitcond3)> <Delay = 0.00>
ST_20 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str110) nounwind" [ntt.c:40]   --->   Operation 196 'specregionbegin' 'tmp_13' <Predicate = (exitcond3)> <Delay = 0.00>
ST_20 : Operation 197 [1/1] (1.35ns)   --->   "br label %20" [ntt.c:42]   --->   Operation 197 'br' <Predicate = (exitcond3)> <Delay = 1.35>

State 21 <SV = 4> <Delay = 5.06>
ST_21 : Operation 198 [1/2] (2.77ns)   --->   "%zetas_load_2 = load i23* %zetas_addr_2, align 4" [ntt.c:43]   --->   Operation 198 'load' 'zetas_load_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_21 : Operation 199 [1/1] (2.18ns)   --->   "%tmp_4_2 = add i32 %j_2, 32" [ntt.c:44]   --->   Operation 199 'add' 'tmp_4_2' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 200 [1/1] (2.11ns)   --->   "%tmp_5_2 = icmp ugt i32 %j_2, %tmp_4_2" [ntt.c:42]   --->   Operation 200 'icmp' 'tmp_5_2' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 201 [1/1] (0.77ns)   --->   "%start_2 = select i1 %tmp_5_2, i32 %j_2, i32 %tmp_4_2" [ntt.c:42]   --->   Operation 201 'select' 'start_2' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_6_2_cast = zext i23 %zetas_load_2 to i55" [ntt.c:44]   --->   Operation 202 'zext' 'tmp_6_2_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 203 [1/1] (1.35ns)   --->   "br label %16" [ntt.c:44]   --->   Operation 203 'br' <Predicate = true> <Delay = 1.35>

State 22 <SV = 5> <Delay = 4.95>
ST_22 : Operation 204 [1/1] (0.00ns)   --->   "%j1_2 = phi i32 [ %j_2, %17 ], [ %j_1_2, %18 ]" [ntt.c:42]   --->   Operation 204 'phi' 'j1_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 205 [1/1] (2.11ns)   --->   "%tmp_8_2 = icmp ult i32 %j1_2, %tmp_4_2" [ntt.c:44]   --->   Operation 205 'icmp' 'tmp_8_2' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 206 [1/1] (0.00ns)   --->   "br i1 %tmp_8_2, label %18, label %15" [ntt.c:44]   --->   Operation 206 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 207 [1/1] (2.18ns)   --->   "%tmp_9_2 = add i32 32, %j1_2" [ntt.c:48]   --->   Operation 207 'add' 'tmp_9_2' <Predicate = (tmp_8_2)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_2_10 = zext i32 %tmp_9_2 to i64" [ntt.c:48]   --->   Operation 208 'zext' 'tmp_2_10' <Predicate = (tmp_8_2)> <Delay = 0.00>
ST_22 : Operation 209 [1/1] (0.00ns)   --->   "%p_addr_4 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_2_10" [ntt.c:48]   --->   Operation 209 'getelementptr' 'p_addr_4' <Predicate = (tmp_8_2)> <Delay = 0.00>
ST_22 : Operation 210 [2/2] (2.77ns)   --->   "%p_load_11 = load i32* %p_addr_4, align 4" [ntt.c:48]   --->   Operation 210 'load' 'p_load_11' <Predicate = (tmp_8_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_10_2 = zext i32 %j1_2 to i64" [ntt.c:49]   --->   Operation 211 'zext' 'tmp_10_2' <Predicate = (tmp_8_2)> <Delay = 0.00>
ST_22 : Operation 212 [1/1] (0.00ns)   --->   "%p_addr_5 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_10_2" [ntt.c:49]   --->   Operation 212 'getelementptr' 'p_addr_5' <Predicate = (tmp_8_2)> <Delay = 0.00>
ST_22 : Operation 213 [1/1] (2.18ns)   --->   "%j_1_2 = add i32 1, %j1_2" [ntt.c:44]   --->   Operation 213 'add' 'j_1_2' <Predicate = (tmp_8_2)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 214 [1/1] (2.18ns)   --->   "%tmp_14_2 = add i32 %start_2, 32" [ntt.c:42]   --->   Operation 214 'add' 'tmp_14_2' <Predicate = (!tmp_8_2)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 215 [1/1] (0.00ns)   --->   "br label %14" [ntt.c:42]   --->   Operation 215 'br' <Predicate = (!tmp_8_2)> <Delay = 0.00>

State 23 <SV = 6> <Delay = 2.77>
ST_23 : Operation 216 [1/2] (2.77ns)   --->   "%p_load_11 = load i32* %p_addr_4, align 4" [ntt.c:48]   --->   Operation 216 'load' 'p_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 24 <SV = 7> <Delay = 6.88>
ST_24 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_2_2_cast = zext i32 %p_load_11 to i55" [ntt.c:48]   --->   Operation 217 'zext' 'tmp_2_2_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 218 [1/1] (6.88ns)   --->   "%temp_3 = mul i55 %tmp_6_2_cast, %tmp_2_2_cast" [ntt.c:48]   --->   Operation 218 'mul' 'temp_3' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_28 = trunc i55 %temp_3 to i32" [reduce.c:33->ntt.c:48]   --->   Operation 219 'trunc' 'tmp_28' <Predicate = true> <Delay = 0.00>

State 25 <SV = 8> <Delay = 6.88>
ST_25 : Operation 220 [1/1] (6.88ns)   --->   "%temp_20 = mul i32 -58728449, %tmp_28" [reduce.c:33->ntt.c:48]   --->   Operation 220 'mul' 'temp_20' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 9> <Delay = 6.88>
ST_26 : Operation 221 [1/1] (0.00ns)   --->   "%temp_25_cast = zext i32 %temp_20 to i55" [reduce.c:35->ntt.c:48]   --->   Operation 221 'zext' 'temp_25_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 222 [1/1] (6.88ns)   --->   "%t_7 = mul i55 8380417, %temp_25_cast" [reduce.c:38->ntt.c:48]   --->   Operation 222 'mul' 't_7' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 10> <Delay = 2.77>
ST_27 : Operation 223 [1/1] (0.00ns)   --->   "%a_assign_2_cast1 = zext i55 %temp_3 to i56" [ntt.c:48]   --->   Operation 223 'zext' 'a_assign_2_cast1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 224 [1/1] (0.00ns)   --->   "%t_9_cast = zext i55 %t_7 to i56" [reduce.c:38->ntt.c:48]   --->   Operation 224 'zext' 't_9_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 225 [1/1] (2.77ns)   --->   "%t_8 = add i56 %a_assign_2_cast1, %t_9_cast" [reduce.c:40->ntt.c:48]   --->   Operation 225 'add' 't_8' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_20 = call i24 @_ssdm_op_PartSelect.i24.i56.i32.i32(i56 %t_8, i32 32, i32 55)" [reduce.c:57->ntt.c:48]   --->   Operation 226 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 227 [2/2] (2.77ns)   --->   "%p_load_12 = load i32* %p_addr_5, align 4" [ntt.c:49]   --->   Operation 227 'load' 'p_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_27 : Operation 228 [2/2] (2.77ns)   --->   "%p_load_13 = load i32* %p_addr_5, align 4" [ntt.c:50]   --->   Operation 228 'load' 'p_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 28 <SV = 11> <Delay = 7.72>
ST_28 : Operation 229 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2112) nounwind" [ntt.c:44]   --->   Operation 229 'specloopname' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_i2 = zext i24 %tmp_20 to i32" [reduce.c:57->ntt.c:48]   --->   Operation 230 'zext' 'tmp_i2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 231 [1/2] (2.77ns)   --->   "%p_load_12 = load i32* %p_addr_5, align 4" [ntt.c:49]   --->   Operation 231 'load' 'p_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_28 : Operation 232 [1/1] (2.01ns)   --->   "%tmp_11_2 = sub i24 -16382, %tmp_20" [ntt.c:49]   --->   Operation 232 'sub' 'tmp_11_2' <Predicate = true> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_11_2_cast = zext i24 %tmp_11_2 to i32" [ntt.c:49]   --->   Operation 233 'zext' 'tmp_11_2_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 234 [1/1] (2.18ns)   --->   "%tmp_12_2 = add i32 %tmp_11_2_cast, %p_load_12" [ntt.c:49]   --->   Operation 234 'add' 'tmp_12_2' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 235 [1/1] (2.77ns)   --->   "store i32 %tmp_12_2, i32* %p_addr_4, align 4" [ntt.c:49]   --->   Operation 235 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_28 : Operation 236 [1/2] (2.77ns)   --->   "%p_load_13 = load i32* %p_addr_5, align 4" [ntt.c:50]   --->   Operation 236 'load' 'p_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_28 : Operation 237 [1/1] (2.18ns)   --->   "%tmp_13_2 = add i32 %tmp_i2, %p_load_13" [ntt.c:50]   --->   Operation 237 'add' 'tmp_13_2' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 238 [1/1] (2.77ns)   --->   "store i32 %tmp_13_2, i32* %p_addr_5, align 4" [ntt.c:50]   --->   Operation 238 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_28 : Operation 239 [1/1] (0.00ns)   --->   "br label %16" [ntt.c:44]   --->   Operation 239 'br' <Predicate = true> <Delay = 0.00>

State 29 <SV = 4> <Delay = 2.77>
ST_29 : Operation 240 [1/1] (0.00ns)   --->   "%j_3 = phi i32 [ 0, %13 ], [ %tmp_14_3, %21 ]" [ntt.c:42]   --->   Operation 240 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 241 [1/1] (0.00ns)   --->   "%k_1_3 = phi i5 [ 8, %13 ], [ %k_2_3, %21 ]" [ntt.c:43]   --->   Operation 241 'phi' 'k_1_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 242 [1/1] (1.21ns)   --->   "%exitcond4 = icmp eq i5 %k_1_3, -16" [ntt.c:42]   --->   Operation 242 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 243 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 243 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 244 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %19, label %23" [ntt.c:42]   --->   Operation 244 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 245 [1/1] (1.54ns)   --->   "%k_2_3 = add i5 %k_1_3, 1" [ntt.c:43]   --->   Operation 245 'add' 'k_2_3' <Predicate = (!exitcond4)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_3_3 = zext i5 %k_1_3 to i64" [ntt.c:43]   --->   Operation 246 'zext' 'tmp_3_3' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_29 : Operation 247 [1/1] (0.00ns)   --->   "%zetas_addr_3 = getelementptr [256 x i23]* @zetas, i64 0, i64 %tmp_3_3" [ntt.c:43]   --->   Operation 247 'getelementptr' 'zetas_addr_3' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_29 : Operation 248 [2/2] (2.77ns)   --->   "%zetas_load_3 = load i23* %zetas_addr_3, align 4" [ntt.c:43]   --->   Operation 248 'load' 'zetas_load_3' <Predicate = (!exitcond4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_29 : Operation 249 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str110, i32 %tmp_13) nounwind" [ntt.c:53]   --->   Operation 249 'specregionend' 'empty_11' <Predicate = (exitcond4)> <Delay = 0.00>
ST_29 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str110) nounwind" [ntt.c:40]   --->   Operation 250 'specregionbegin' 'tmp_14' <Predicate = (exitcond4)> <Delay = 0.00>
ST_29 : Operation 251 [1/1] (1.35ns)   --->   "br label %26" [ntt.c:42]   --->   Operation 251 'br' <Predicate = (exitcond4)> <Delay = 1.35>

State 30 <SV = 5> <Delay = 5.06>
ST_30 : Operation 252 [1/2] (2.77ns)   --->   "%zetas_load_3 = load i23* %zetas_addr_3, align 4" [ntt.c:43]   --->   Operation 252 'load' 'zetas_load_3' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_30 : Operation 253 [1/1] (2.18ns)   --->   "%tmp_4_3 = add i32 %j_3, 16" [ntt.c:44]   --->   Operation 253 'add' 'tmp_4_3' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 254 [1/1] (2.11ns)   --->   "%tmp_5_3 = icmp ugt i32 %j_3, %tmp_4_3" [ntt.c:42]   --->   Operation 254 'icmp' 'tmp_5_3' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 255 [1/1] (0.77ns)   --->   "%start_3 = select i1 %tmp_5_3, i32 %j_3, i32 %tmp_4_3" [ntt.c:42]   --->   Operation 255 'select' 'start_3' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_6_3_cast = zext i23 %zetas_load_3 to i55" [ntt.c:44]   --->   Operation 256 'zext' 'tmp_6_3_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 257 [1/1] (1.35ns)   --->   "br label %22" [ntt.c:44]   --->   Operation 257 'br' <Predicate = true> <Delay = 1.35>

State 31 <SV = 6> <Delay = 4.95>
ST_31 : Operation 258 [1/1] (0.00ns)   --->   "%j1_3 = phi i32 [ %j_3, %23 ], [ %j_1_3, %24 ]" [ntt.c:42]   --->   Operation 258 'phi' 'j1_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 259 [1/1] (2.11ns)   --->   "%tmp_8_3 = icmp ult i32 %j1_3, %tmp_4_3" [ntt.c:44]   --->   Operation 259 'icmp' 'tmp_8_3' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 260 [1/1] (0.00ns)   --->   "br i1 %tmp_8_3, label %24, label %21" [ntt.c:44]   --->   Operation 260 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 261 [1/1] (2.18ns)   --->   "%tmp_9_3 = add i32 16, %j1_3" [ntt.c:48]   --->   Operation 261 'add' 'tmp_9_3' <Predicate = (tmp_8_3)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_3_13 = zext i32 %tmp_9_3 to i64" [ntt.c:48]   --->   Operation 262 'zext' 'tmp_3_13' <Predicate = (tmp_8_3)> <Delay = 0.00>
ST_31 : Operation 263 [1/1] (0.00ns)   --->   "%p_addr_6 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_3_13" [ntt.c:48]   --->   Operation 263 'getelementptr' 'p_addr_6' <Predicate = (tmp_8_3)> <Delay = 0.00>
ST_31 : Operation 264 [2/2] (2.77ns)   --->   "%p_load_3 = load i32* %p_addr_6, align 4" [ntt.c:48]   --->   Operation 264 'load' 'p_load_3' <Predicate = (tmp_8_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_31 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_10_3 = zext i32 %j1_3 to i64" [ntt.c:49]   --->   Operation 265 'zext' 'tmp_10_3' <Predicate = (tmp_8_3)> <Delay = 0.00>
ST_31 : Operation 266 [1/1] (0.00ns)   --->   "%p_addr_7 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_10_3" [ntt.c:49]   --->   Operation 266 'getelementptr' 'p_addr_7' <Predicate = (tmp_8_3)> <Delay = 0.00>
ST_31 : Operation 267 [1/1] (2.18ns)   --->   "%j_1_3 = add i32 1, %j1_3" [ntt.c:44]   --->   Operation 267 'add' 'j_1_3' <Predicate = (tmp_8_3)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 268 [1/1] (2.18ns)   --->   "%tmp_14_3 = add i32 %start_3, 16" [ntt.c:42]   --->   Operation 268 'add' 'tmp_14_3' <Predicate = (!tmp_8_3)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 269 [1/1] (0.00ns)   --->   "br label %20" [ntt.c:42]   --->   Operation 269 'br' <Predicate = (!tmp_8_3)> <Delay = 0.00>

State 32 <SV = 7> <Delay = 2.77>
ST_32 : Operation 270 [1/2] (2.77ns)   --->   "%p_load_3 = load i32* %p_addr_6, align 4" [ntt.c:48]   --->   Operation 270 'load' 'p_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 33 <SV = 8> <Delay = 6.88>
ST_33 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_2_3_cast = zext i32 %p_load_3 to i55" [ntt.c:48]   --->   Operation 271 'zext' 'tmp_2_3_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 272 [1/1] (6.88ns)   --->   "%temp_5 = mul i55 %tmp_6_3_cast, %tmp_2_3_cast" [ntt.c:48]   --->   Operation 272 'mul' 'temp_5' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_29 = trunc i55 %temp_5 to i32" [reduce.c:33->ntt.c:48]   --->   Operation 273 'trunc' 'tmp_29' <Predicate = true> <Delay = 0.00>

State 34 <SV = 9> <Delay = 6.88>
ST_34 : Operation 274 [1/1] (6.88ns)   --->   "%temp_21 = mul i32 -58728449, %tmp_29" [reduce.c:33->ntt.c:48]   --->   Operation 274 'mul' 'temp_21' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 10> <Delay = 6.88>
ST_35 : Operation 275 [1/1] (0.00ns)   --->   "%temp_26_cast = zext i32 %temp_21 to i55" [reduce.c:35->ntt.c:48]   --->   Operation 275 'zext' 'temp_26_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 276 [1/1] (6.88ns)   --->   "%t_10 = mul i55 8380417, %temp_26_cast" [reduce.c:38->ntt.c:48]   --->   Operation 276 'mul' 't_10' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 11> <Delay = 2.77>
ST_36 : Operation 277 [1/1] (0.00ns)   --->   "%a_assign_3_cast8 = zext i55 %temp_5 to i56" [ntt.c:48]   --->   Operation 277 'zext' 'a_assign_3_cast8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 278 [1/1] (0.00ns)   --->   "%t_13_cast = zext i55 %t_10 to i56" [reduce.c:38->ntt.c:48]   --->   Operation 278 'zext' 't_13_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 279 [1/1] (2.77ns)   --->   "%t_11 = add i56 %a_assign_3_cast8, %t_13_cast" [reduce.c:40->ntt.c:48]   --->   Operation 279 'add' 't_11' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_21 = call i24 @_ssdm_op_PartSelect.i24.i56.i32.i32(i56 %t_11, i32 32, i32 55)" [reduce.c:57->ntt.c:48]   --->   Operation 280 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 281 [2/2] (2.77ns)   --->   "%p_load_14 = load i32* %p_addr_7, align 4" [ntt.c:49]   --->   Operation 281 'load' 'p_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_36 : Operation 282 [2/2] (2.77ns)   --->   "%p_load_15 = load i32* %p_addr_7, align 4" [ntt.c:50]   --->   Operation 282 'load' 'p_load_15' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 37 <SV = 12> <Delay = 7.72>
ST_37 : Operation 283 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2112) nounwind" [ntt.c:44]   --->   Operation 283 'specloopname' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_i3 = zext i24 %tmp_21 to i32" [reduce.c:57->ntt.c:48]   --->   Operation 284 'zext' 'tmp_i3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 285 [1/2] (2.77ns)   --->   "%p_load_14 = load i32* %p_addr_7, align 4" [ntt.c:49]   --->   Operation 285 'load' 'p_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_37 : Operation 286 [1/1] (2.01ns)   --->   "%tmp_11_3 = sub i24 -16382, %tmp_21" [ntt.c:49]   --->   Operation 286 'sub' 'tmp_11_3' <Predicate = true> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_11_3_cast = zext i24 %tmp_11_3 to i32" [ntt.c:49]   --->   Operation 287 'zext' 'tmp_11_3_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 288 [1/1] (2.18ns)   --->   "%tmp_12_3 = add i32 %tmp_11_3_cast, %p_load_14" [ntt.c:49]   --->   Operation 288 'add' 'tmp_12_3' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 289 [1/1] (2.77ns)   --->   "store i32 %tmp_12_3, i32* %p_addr_6, align 4" [ntt.c:49]   --->   Operation 289 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_37 : Operation 290 [1/2] (2.77ns)   --->   "%p_load_15 = load i32* %p_addr_7, align 4" [ntt.c:50]   --->   Operation 290 'load' 'p_load_15' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_37 : Operation 291 [1/1] (2.18ns)   --->   "%tmp_13_3 = add i32 %tmp_i3, %p_load_15" [ntt.c:50]   --->   Operation 291 'add' 'tmp_13_3' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 292 [1/1] (2.77ns)   --->   "store i32 %tmp_13_3, i32* %p_addr_7, align 4" [ntt.c:50]   --->   Operation 292 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_37 : Operation 293 [1/1] (0.00ns)   --->   "br label %22" [ntt.c:44]   --->   Operation 293 'br' <Predicate = true> <Delay = 0.00>

State 38 <SV = 5> <Delay = 2.77>
ST_38 : Operation 294 [1/1] (0.00ns)   --->   "%j_4 = phi i32 [ 0, %19 ], [ %tmp_14_4, %27 ]" [ntt.c:42]   --->   Operation 294 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 295 [1/1] (0.00ns)   --->   "%k_1_4 = phi i6 [ 16, %19 ], [ %k_2_4, %27 ]" [ntt.c:43]   --->   Operation 295 'phi' 'k_1_4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 296 [1/1] (1.22ns)   --->   "%exitcond5 = icmp eq i6 %k_1_4, -32" [ntt.c:42]   --->   Operation 296 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 297 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 297 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 298 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %25, label %29" [ntt.c:42]   --->   Operation 298 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 299 [1/1] (1.60ns)   --->   "%k_2_4 = add i6 %k_1_4, 1" [ntt.c:43]   --->   Operation 299 'add' 'k_2_4' <Predicate = (!exitcond5)> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_3_4 = zext i6 %k_1_4 to i64" [ntt.c:43]   --->   Operation 300 'zext' 'tmp_3_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 301 [1/1] (0.00ns)   --->   "%zetas_addr_4 = getelementptr [256 x i23]* @zetas, i64 0, i64 %tmp_3_4" [ntt.c:43]   --->   Operation 301 'getelementptr' 'zetas_addr_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_38 : Operation 302 [2/2] (2.77ns)   --->   "%zetas_load_4 = load i23* %zetas_addr_4, align 4" [ntt.c:43]   --->   Operation 302 'load' 'zetas_load_4' <Predicate = (!exitcond5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_38 : Operation 303 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str110, i32 %tmp_14) nounwind" [ntt.c:53]   --->   Operation 303 'specregionend' 'empty_14' <Predicate = (exitcond5)> <Delay = 0.00>
ST_38 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str110) nounwind" [ntt.c:40]   --->   Operation 304 'specregionbegin' 'tmp_15' <Predicate = (exitcond5)> <Delay = 0.00>
ST_38 : Operation 305 [1/1] (1.35ns)   --->   "br label %32" [ntt.c:42]   --->   Operation 305 'br' <Predicate = (exitcond5)> <Delay = 1.35>

State 39 <SV = 6> <Delay = 5.06>
ST_39 : Operation 306 [1/2] (2.77ns)   --->   "%zetas_load_4 = load i23* %zetas_addr_4, align 4" [ntt.c:43]   --->   Operation 306 'load' 'zetas_load_4' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_39 : Operation 307 [1/1] (2.18ns)   --->   "%tmp_4_4 = add i32 %j_4, 8" [ntt.c:44]   --->   Operation 307 'add' 'tmp_4_4' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 308 [1/1] (2.11ns)   --->   "%tmp_5_4 = icmp ugt i32 %j_4, %tmp_4_4" [ntt.c:42]   --->   Operation 308 'icmp' 'tmp_5_4' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 309 [1/1] (0.77ns)   --->   "%start_4 = select i1 %tmp_5_4, i32 %j_4, i32 %tmp_4_4" [ntt.c:42]   --->   Operation 309 'select' 'start_4' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_6_4_cast = zext i23 %zetas_load_4 to i55" [ntt.c:44]   --->   Operation 310 'zext' 'tmp_6_4_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 311 [1/1] (1.35ns)   --->   "br label %28" [ntt.c:44]   --->   Operation 311 'br' <Predicate = true> <Delay = 1.35>

State 40 <SV = 7> <Delay = 4.95>
ST_40 : Operation 312 [1/1] (0.00ns)   --->   "%j1_4 = phi i32 [ %j_4, %29 ], [ %j_1_4, %30 ]" [ntt.c:42]   --->   Operation 312 'phi' 'j1_4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 313 [1/1] (2.11ns)   --->   "%tmp_8_4 = icmp ult i32 %j1_4, %tmp_4_4" [ntt.c:44]   --->   Operation 313 'icmp' 'tmp_8_4' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 314 [1/1] (0.00ns)   --->   "br i1 %tmp_8_4, label %30, label %27" [ntt.c:44]   --->   Operation 314 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 315 [1/1] (2.18ns)   --->   "%tmp_9_4 = add i32 8, %j1_4" [ntt.c:48]   --->   Operation 315 'add' 'tmp_9_4' <Predicate = (tmp_8_4)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_4_16 = zext i32 %tmp_9_4 to i64" [ntt.c:48]   --->   Operation 316 'zext' 'tmp_4_16' <Predicate = (tmp_8_4)> <Delay = 0.00>
ST_40 : Operation 317 [1/1] (0.00ns)   --->   "%p_addr_8 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_4_16" [ntt.c:48]   --->   Operation 317 'getelementptr' 'p_addr_8' <Predicate = (tmp_8_4)> <Delay = 0.00>
ST_40 : Operation 318 [2/2] (2.77ns)   --->   "%p_load_4 = load i32* %p_addr_8, align 4" [ntt.c:48]   --->   Operation 318 'load' 'p_load_4' <Predicate = (tmp_8_4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_40 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_10_4 = zext i32 %j1_4 to i64" [ntt.c:49]   --->   Operation 319 'zext' 'tmp_10_4' <Predicate = (tmp_8_4)> <Delay = 0.00>
ST_40 : Operation 320 [1/1] (0.00ns)   --->   "%p_addr_9 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_10_4" [ntt.c:49]   --->   Operation 320 'getelementptr' 'p_addr_9' <Predicate = (tmp_8_4)> <Delay = 0.00>
ST_40 : Operation 321 [1/1] (2.18ns)   --->   "%j_1_4 = add i32 1, %j1_4" [ntt.c:44]   --->   Operation 321 'add' 'j_1_4' <Predicate = (tmp_8_4)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 322 [1/1] (2.18ns)   --->   "%tmp_14_4 = add i32 %start_4, 8" [ntt.c:42]   --->   Operation 322 'add' 'tmp_14_4' <Predicate = (!tmp_8_4)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 323 [1/1] (0.00ns)   --->   "br label %26" [ntt.c:42]   --->   Operation 323 'br' <Predicate = (!tmp_8_4)> <Delay = 0.00>

State 41 <SV = 8> <Delay = 2.77>
ST_41 : Operation 324 [1/2] (2.77ns)   --->   "%p_load_4 = load i32* %p_addr_8, align 4" [ntt.c:48]   --->   Operation 324 'load' 'p_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 42 <SV = 9> <Delay = 6.88>
ST_42 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_2_4_cast = zext i32 %p_load_4 to i55" [ntt.c:48]   --->   Operation 325 'zext' 'tmp_2_4_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 326 [1/1] (6.88ns)   --->   "%temp_7 = mul i55 %tmp_6_4_cast, %tmp_2_4_cast" [ntt.c:48]   --->   Operation 326 'mul' 'temp_7' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_30 = trunc i55 %temp_7 to i32" [reduce.c:33->ntt.c:48]   --->   Operation 327 'trunc' 'tmp_30' <Predicate = true> <Delay = 0.00>

State 43 <SV = 10> <Delay = 6.88>
ST_43 : Operation 328 [1/1] (6.88ns)   --->   "%temp_22 = mul i32 -58728449, %tmp_30" [reduce.c:33->ntt.c:48]   --->   Operation 328 'mul' 'temp_22' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 11> <Delay = 6.88>
ST_44 : Operation 329 [1/1] (0.00ns)   --->   "%temp_27_cast = zext i32 %temp_22 to i55" [reduce.c:35->ntt.c:48]   --->   Operation 329 'zext' 'temp_27_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 330 [1/1] (6.88ns)   --->   "%t_13 = mul i55 8380417, %temp_27_cast" [reduce.c:38->ntt.c:48]   --->   Operation 330 'mul' 't_13' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 12> <Delay = 2.77>
ST_45 : Operation 331 [1/1] (0.00ns)   --->   "%a_assign_4_cast6 = zext i55 %temp_7 to i56" [ntt.c:48]   --->   Operation 331 'zext' 'a_assign_4_cast6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 332 [1/1] (0.00ns)   --->   "%t_17_cast = zext i55 %t_13 to i56" [reduce.c:38->ntt.c:48]   --->   Operation 332 'zext' 't_17_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 333 [1/1] (2.77ns)   --->   "%t_14 = add i56 %a_assign_4_cast6, %t_17_cast" [reduce.c:40->ntt.c:48]   --->   Operation 333 'add' 't_14' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_22 = call i24 @_ssdm_op_PartSelect.i24.i56.i32.i32(i56 %t_14, i32 32, i32 55)" [reduce.c:57->ntt.c:48]   --->   Operation 334 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 335 [2/2] (2.77ns)   --->   "%p_load_16 = load i32* %p_addr_9, align 4" [ntt.c:49]   --->   Operation 335 'load' 'p_load_16' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_45 : Operation 336 [2/2] (2.77ns)   --->   "%p_load_17 = load i32* %p_addr_9, align 4" [ntt.c:50]   --->   Operation 336 'load' 'p_load_17' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 46 <SV = 13> <Delay = 7.72>
ST_46 : Operation 337 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2112) nounwind" [ntt.c:44]   --->   Operation 337 'specloopname' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_i4 = zext i24 %tmp_22 to i32" [reduce.c:57->ntt.c:48]   --->   Operation 338 'zext' 'tmp_i4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 339 [1/2] (2.77ns)   --->   "%p_load_16 = load i32* %p_addr_9, align 4" [ntt.c:49]   --->   Operation 339 'load' 'p_load_16' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_46 : Operation 340 [1/1] (2.01ns)   --->   "%tmp_11_4 = sub i24 -16382, %tmp_22" [ntt.c:49]   --->   Operation 340 'sub' 'tmp_11_4' <Predicate = true> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_11_4_cast = zext i24 %tmp_11_4 to i32" [ntt.c:49]   --->   Operation 341 'zext' 'tmp_11_4_cast' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 342 [1/1] (2.18ns)   --->   "%tmp_12_4 = add i32 %tmp_11_4_cast, %p_load_16" [ntt.c:49]   --->   Operation 342 'add' 'tmp_12_4' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 343 [1/1] (2.77ns)   --->   "store i32 %tmp_12_4, i32* %p_addr_8, align 4" [ntt.c:49]   --->   Operation 343 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_46 : Operation 344 [1/2] (2.77ns)   --->   "%p_load_17 = load i32* %p_addr_9, align 4" [ntt.c:50]   --->   Operation 344 'load' 'p_load_17' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_46 : Operation 345 [1/1] (2.18ns)   --->   "%tmp_13_4 = add i32 %tmp_i4, %p_load_17" [ntt.c:50]   --->   Operation 345 'add' 'tmp_13_4' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 346 [1/1] (2.77ns)   --->   "store i32 %tmp_13_4, i32* %p_addr_9, align 4" [ntt.c:50]   --->   Operation 346 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_46 : Operation 347 [1/1] (0.00ns)   --->   "br label %28" [ntt.c:44]   --->   Operation 347 'br' <Predicate = true> <Delay = 0.00>

State 47 <SV = 6> <Delay = 2.77>
ST_47 : Operation 348 [1/1] (0.00ns)   --->   "%j_5 = phi i32 [ 0, %25 ], [ %tmp_14_5, %33 ]" [ntt.c:42]   --->   Operation 348 'phi' 'j_5' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 349 [1/1] (0.00ns)   --->   "%k_1_5 = phi i7 [ 32, %25 ], [ %k_2_5, %33 ]" [ntt.c:43]   --->   Operation 349 'phi' 'k_1_5' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 350 [1/1] (1.23ns)   --->   "%exitcond6 = icmp eq i7 %k_1_5, -64" [ntt.c:42]   --->   Operation 350 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 351 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 351 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 352 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %31, label %35" [ntt.c:42]   --->   Operation 352 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 353 [1/1] (1.66ns)   --->   "%k_2_5 = add i7 %k_1_5, 1" [ntt.c:43]   --->   Operation 353 'add' 'k_2_5' <Predicate = (!exitcond6)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_3_5 = zext i7 %k_1_5 to i64" [ntt.c:43]   --->   Operation 354 'zext' 'tmp_3_5' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_47 : Operation 355 [1/1] (0.00ns)   --->   "%zetas_addr_5 = getelementptr [256 x i23]* @zetas, i64 0, i64 %tmp_3_5" [ntt.c:43]   --->   Operation 355 'getelementptr' 'zetas_addr_5' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_47 : Operation 356 [2/2] (2.77ns)   --->   "%zetas_load_5 = load i23* %zetas_addr_5, align 4" [ntt.c:43]   --->   Operation 356 'load' 'zetas_load_5' <Predicate = (!exitcond6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_47 : Operation 357 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str110, i32 %tmp_15) nounwind" [ntt.c:53]   --->   Operation 357 'specregionend' 'empty_17' <Predicate = (exitcond6)> <Delay = 0.00>
ST_47 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str110) nounwind" [ntt.c:40]   --->   Operation 358 'specregionbegin' 'tmp_16' <Predicate = (exitcond6)> <Delay = 0.00>
ST_47 : Operation 359 [1/1] (1.35ns)   --->   "br label %38" [ntt.c:42]   --->   Operation 359 'br' <Predicate = (exitcond6)> <Delay = 1.35>

State 48 <SV = 7> <Delay = 5.06>
ST_48 : Operation 360 [1/2] (2.77ns)   --->   "%zetas_load_5 = load i23* %zetas_addr_5, align 4" [ntt.c:43]   --->   Operation 360 'load' 'zetas_load_5' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_48 : Operation 361 [1/1] (2.18ns)   --->   "%tmp_4_5 = add i32 %j_5, 4" [ntt.c:44]   --->   Operation 361 'add' 'tmp_4_5' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 362 [1/1] (2.11ns)   --->   "%tmp_5_5 = icmp ugt i32 %j_5, %tmp_4_5" [ntt.c:42]   --->   Operation 362 'icmp' 'tmp_5_5' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 363 [1/1] (0.77ns)   --->   "%start_5 = select i1 %tmp_5_5, i32 %j_5, i32 %tmp_4_5" [ntt.c:42]   --->   Operation 363 'select' 'start_5' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_6_5_cast = zext i23 %zetas_load_5 to i55" [ntt.c:44]   --->   Operation 364 'zext' 'tmp_6_5_cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 365 [1/1] (1.35ns)   --->   "br label %34" [ntt.c:44]   --->   Operation 365 'br' <Predicate = true> <Delay = 1.35>

State 49 <SV = 8> <Delay = 4.95>
ST_49 : Operation 366 [1/1] (0.00ns)   --->   "%j1_5 = phi i32 [ %j_5, %35 ], [ %j_1_5, %36 ]" [ntt.c:42]   --->   Operation 366 'phi' 'j1_5' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 367 [1/1] (2.11ns)   --->   "%tmp_8_5 = icmp ult i32 %j1_5, %tmp_4_5" [ntt.c:44]   --->   Operation 367 'icmp' 'tmp_8_5' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 368 [1/1] (0.00ns)   --->   "br i1 %tmp_8_5, label %36, label %33" [ntt.c:44]   --->   Operation 368 'br' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 369 [1/1] (2.18ns)   --->   "%tmp_9_5 = add i32 4, %j1_5" [ntt.c:48]   --->   Operation 369 'add' 'tmp_9_5' <Predicate = (tmp_8_5)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_5_19 = zext i32 %tmp_9_5 to i64" [ntt.c:48]   --->   Operation 370 'zext' 'tmp_5_19' <Predicate = (tmp_8_5)> <Delay = 0.00>
ST_49 : Operation 371 [1/1] (0.00ns)   --->   "%p_addr_10 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_5_19" [ntt.c:48]   --->   Operation 371 'getelementptr' 'p_addr_10' <Predicate = (tmp_8_5)> <Delay = 0.00>
ST_49 : Operation 372 [2/2] (2.77ns)   --->   "%p_load_5 = load i32* %p_addr_10, align 4" [ntt.c:48]   --->   Operation 372 'load' 'p_load_5' <Predicate = (tmp_8_5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_49 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_10_5 = zext i32 %j1_5 to i64" [ntt.c:49]   --->   Operation 373 'zext' 'tmp_10_5' <Predicate = (tmp_8_5)> <Delay = 0.00>
ST_49 : Operation 374 [1/1] (0.00ns)   --->   "%p_addr_11 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_10_5" [ntt.c:49]   --->   Operation 374 'getelementptr' 'p_addr_11' <Predicate = (tmp_8_5)> <Delay = 0.00>
ST_49 : Operation 375 [1/1] (2.18ns)   --->   "%j_1_5 = add i32 1, %j1_5" [ntt.c:44]   --->   Operation 375 'add' 'j_1_5' <Predicate = (tmp_8_5)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 376 [1/1] (2.18ns)   --->   "%tmp_14_5 = add i32 %start_5, 4" [ntt.c:42]   --->   Operation 376 'add' 'tmp_14_5' <Predicate = (!tmp_8_5)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 377 [1/1] (0.00ns)   --->   "br label %32" [ntt.c:42]   --->   Operation 377 'br' <Predicate = (!tmp_8_5)> <Delay = 0.00>

State 50 <SV = 9> <Delay = 2.77>
ST_50 : Operation 378 [1/2] (2.77ns)   --->   "%p_load_5 = load i32* %p_addr_10, align 4" [ntt.c:48]   --->   Operation 378 'load' 'p_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 51 <SV = 10> <Delay = 6.88>
ST_51 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_2_5_cast = zext i32 %p_load_5 to i55" [ntt.c:48]   --->   Operation 379 'zext' 'tmp_2_5_cast' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 380 [1/1] (6.88ns)   --->   "%temp_9 = mul i55 %tmp_6_5_cast, %tmp_2_5_cast" [ntt.c:48]   --->   Operation 380 'mul' 'temp_9' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i55 %temp_9 to i32" [reduce.c:33->ntt.c:48]   --->   Operation 381 'trunc' 'tmp_31' <Predicate = true> <Delay = 0.00>

State 52 <SV = 11> <Delay = 6.88>
ST_52 : Operation 382 [1/1] (6.88ns)   --->   "%temp_23 = mul i32 -58728449, %tmp_31" [reduce.c:33->ntt.c:48]   --->   Operation 382 'mul' 'temp_23' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 12> <Delay = 6.88>
ST_53 : Operation 383 [1/1] (0.00ns)   --->   "%temp_28_cast = zext i32 %temp_23 to i55" [reduce.c:35->ntt.c:48]   --->   Operation 383 'zext' 'temp_28_cast' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 384 [1/1] (6.88ns)   --->   "%t_16 = mul i55 8380417, %temp_28_cast" [reduce.c:38->ntt.c:48]   --->   Operation 384 'mul' 't_16' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 13> <Delay = 2.77>
ST_54 : Operation 385 [1/1] (0.00ns)   --->   "%a_assign_5_cast4 = zext i55 %temp_9 to i56" [ntt.c:48]   --->   Operation 385 'zext' 'a_assign_5_cast4' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 386 [1/1] (0.00ns)   --->   "%t_21_cast = zext i55 %t_16 to i56" [reduce.c:38->ntt.c:48]   --->   Operation 386 'zext' 't_21_cast' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 387 [1/1] (2.77ns)   --->   "%t_17 = add i56 %a_assign_5_cast4, %t_21_cast" [reduce.c:40->ntt.c:48]   --->   Operation 387 'add' 't_17' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_23 = call i24 @_ssdm_op_PartSelect.i24.i56.i32.i32(i56 %t_17, i32 32, i32 55)" [reduce.c:57->ntt.c:48]   --->   Operation 388 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 389 [2/2] (2.77ns)   --->   "%p_load_18 = load i32* %p_addr_11, align 4" [ntt.c:49]   --->   Operation 389 'load' 'p_load_18' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_54 : Operation 390 [2/2] (2.77ns)   --->   "%p_load_19 = load i32* %p_addr_11, align 4" [ntt.c:50]   --->   Operation 390 'load' 'p_load_19' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 55 <SV = 14> <Delay = 7.72>
ST_55 : Operation 391 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2112) nounwind" [ntt.c:44]   --->   Operation 391 'specloopname' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_i5 = zext i24 %tmp_23 to i32" [reduce.c:57->ntt.c:48]   --->   Operation 392 'zext' 'tmp_i5' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 393 [1/2] (2.77ns)   --->   "%p_load_18 = load i32* %p_addr_11, align 4" [ntt.c:49]   --->   Operation 393 'load' 'p_load_18' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_55 : Operation 394 [1/1] (2.01ns)   --->   "%tmp_11_5 = sub i24 -16382, %tmp_23" [ntt.c:49]   --->   Operation 394 'sub' 'tmp_11_5' <Predicate = true> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_11_5_cast = zext i24 %tmp_11_5 to i32" [ntt.c:49]   --->   Operation 395 'zext' 'tmp_11_5_cast' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 396 [1/1] (2.18ns)   --->   "%tmp_12_5 = add i32 %tmp_11_5_cast, %p_load_18" [ntt.c:49]   --->   Operation 396 'add' 'tmp_12_5' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 397 [1/1] (2.77ns)   --->   "store i32 %tmp_12_5, i32* %p_addr_10, align 4" [ntt.c:49]   --->   Operation 397 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_55 : Operation 398 [1/2] (2.77ns)   --->   "%p_load_19 = load i32* %p_addr_11, align 4" [ntt.c:50]   --->   Operation 398 'load' 'p_load_19' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_55 : Operation 399 [1/1] (2.18ns)   --->   "%tmp_13_5 = add i32 %tmp_i5, %p_load_19" [ntt.c:50]   --->   Operation 399 'add' 'tmp_13_5' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 400 [1/1] (2.77ns)   --->   "store i32 %tmp_13_5, i32* %p_addr_11, align 4" [ntt.c:50]   --->   Operation 400 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_55 : Operation 401 [1/1] (0.00ns)   --->   "br label %34" [ntt.c:44]   --->   Operation 401 'br' <Predicate = true> <Delay = 0.00>

State 56 <SV = 7> <Delay = 2.77>
ST_56 : Operation 402 [1/1] (0.00ns)   --->   "%j_6 = phi i32 [ 0, %31 ], [ %tmp_14_6, %39 ]" [ntt.c:42]   --->   Operation 402 'phi' 'j_6' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 403 [1/1] (0.00ns)   --->   "%k_1_6 = phi i8 [ 64, %31 ], [ %k_2_6, %39 ]" [ntt.c:43]   --->   Operation 403 'phi' 'k_1_6' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 404 [1/1] (1.24ns)   --->   "%exitcond = icmp eq i8 %k_1_6, -128" [ntt.c:42]   --->   Operation 404 'icmp' 'exitcond' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 405 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 405 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 406 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %37, label %41" [ntt.c:42]   --->   Operation 406 'br' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 407 [1/1] (1.71ns)   --->   "%k_2_6 = add i8 %k_1_6, 1" [ntt.c:43]   --->   Operation 407 'add' 'k_2_6' <Predicate = (!exitcond)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_3_6 = zext i8 %k_1_6 to i64" [ntt.c:43]   --->   Operation 408 'zext' 'tmp_3_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_56 : Operation 409 [1/1] (0.00ns)   --->   "%zetas_addr_6 = getelementptr [256 x i23]* @zetas, i64 0, i64 %tmp_3_6" [ntt.c:43]   --->   Operation 409 'getelementptr' 'zetas_addr_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_56 : Operation 410 [2/2] (2.77ns)   --->   "%zetas_load_6 = load i23* %zetas_addr_6, align 4" [ntt.c:43]   --->   Operation 410 'load' 'zetas_load_6' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_56 : Operation 411 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str110, i32 %tmp_16) nounwind" [ntt.c:53]   --->   Operation 411 'specregionend' 'empty_20' <Predicate = (exitcond)> <Delay = 0.00>
ST_56 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str110) nounwind" [ntt.c:40]   --->   Operation 412 'specregionbegin' 'tmp_17' <Predicate = (exitcond)> <Delay = 0.00>
ST_56 : Operation 413 [1/1] (1.35ns)   --->   "br label %44" [ntt.c:42]   --->   Operation 413 'br' <Predicate = (exitcond)> <Delay = 1.35>

State 57 <SV = 8> <Delay = 5.06>
ST_57 : Operation 414 [1/2] (2.77ns)   --->   "%zetas_load_6 = load i23* %zetas_addr_6, align 4" [ntt.c:43]   --->   Operation 414 'load' 'zetas_load_6' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_57 : Operation 415 [1/1] (2.18ns)   --->   "%tmp_4_6 = add i32 %j_6, 2" [ntt.c:44]   --->   Operation 415 'add' 'tmp_4_6' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 416 [1/1] (2.11ns)   --->   "%tmp_5_6 = icmp ugt i32 %j_6, %tmp_4_6" [ntt.c:42]   --->   Operation 416 'icmp' 'tmp_5_6' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 417 [1/1] (0.77ns)   --->   "%start_6 = select i1 %tmp_5_6, i32 %j_6, i32 %tmp_4_6" [ntt.c:42]   --->   Operation 417 'select' 'start_6' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_6_6_cast = zext i23 %zetas_load_6 to i55" [ntt.c:44]   --->   Operation 418 'zext' 'tmp_6_6_cast' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 419 [1/1] (1.35ns)   --->   "br label %40" [ntt.c:44]   --->   Operation 419 'br' <Predicate = true> <Delay = 1.35>

State 58 <SV = 9> <Delay = 4.95>
ST_58 : Operation 420 [1/1] (0.00ns)   --->   "%j1_6 = phi i32 [ %j_6, %41 ], [ %j_1_6, %42 ]" [ntt.c:42]   --->   Operation 420 'phi' 'j1_6' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 421 [1/1] (2.11ns)   --->   "%tmp_8_6 = icmp ult i32 %j1_6, %tmp_4_6" [ntt.c:44]   --->   Operation 421 'icmp' 'tmp_8_6' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 422 [1/1] (0.00ns)   --->   "br i1 %tmp_8_6, label %42, label %39" [ntt.c:44]   --->   Operation 422 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 423 [1/1] (2.18ns)   --->   "%tmp_9_6 = add i32 2, %j1_6" [ntt.c:48]   --->   Operation 423 'add' 'tmp_9_6' <Predicate = (tmp_8_6)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_6_22 = zext i32 %tmp_9_6 to i64" [ntt.c:48]   --->   Operation 424 'zext' 'tmp_6_22' <Predicate = (tmp_8_6)> <Delay = 0.00>
ST_58 : Operation 425 [1/1] (0.00ns)   --->   "%p_addr_12 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_6_22" [ntt.c:48]   --->   Operation 425 'getelementptr' 'p_addr_12' <Predicate = (tmp_8_6)> <Delay = 0.00>
ST_58 : Operation 426 [2/2] (2.77ns)   --->   "%p_load_6 = load i32* %p_addr_12, align 4" [ntt.c:48]   --->   Operation 426 'load' 'p_load_6' <Predicate = (tmp_8_6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_58 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_10_6 = zext i32 %j1_6 to i64" [ntt.c:49]   --->   Operation 427 'zext' 'tmp_10_6' <Predicate = (tmp_8_6)> <Delay = 0.00>
ST_58 : Operation 428 [1/1] (0.00ns)   --->   "%p_addr_13 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_10_6" [ntt.c:49]   --->   Operation 428 'getelementptr' 'p_addr_13' <Predicate = (tmp_8_6)> <Delay = 0.00>
ST_58 : Operation 429 [1/1] (2.18ns)   --->   "%j_1_6 = add i32 1, %j1_6" [ntt.c:44]   --->   Operation 429 'add' 'j_1_6' <Predicate = (tmp_8_6)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 430 [1/1] (2.18ns)   --->   "%tmp_14_6 = add i32 %start_6, 2" [ntt.c:42]   --->   Operation 430 'add' 'tmp_14_6' <Predicate = (!tmp_8_6)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 431 [1/1] (0.00ns)   --->   "br label %38" [ntt.c:42]   --->   Operation 431 'br' <Predicate = (!tmp_8_6)> <Delay = 0.00>

State 59 <SV = 10> <Delay = 2.77>
ST_59 : Operation 432 [1/2] (2.77ns)   --->   "%p_load_6 = load i32* %p_addr_12, align 4" [ntt.c:48]   --->   Operation 432 'load' 'p_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 60 <SV = 11> <Delay = 6.88>
ST_60 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_2_6_cast = zext i32 %p_load_6 to i55" [ntt.c:48]   --->   Operation 433 'zext' 'tmp_2_6_cast' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 434 [1/1] (6.88ns)   --->   "%temp_14 = mul i55 %tmp_6_6_cast, %tmp_2_6_cast" [ntt.c:48]   --->   Operation 434 'mul' 'temp_14' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_33 = trunc i55 %temp_14 to i32" [reduce.c:33->ntt.c:48]   --->   Operation 435 'trunc' 'tmp_33' <Predicate = true> <Delay = 0.00>

State 61 <SV = 12> <Delay = 6.88>
ST_61 : Operation 436 [1/1] (6.88ns)   --->   "%temp_24 = mul i32 -58728449, %tmp_33" [reduce.c:33->ntt.c:48]   --->   Operation 436 'mul' 'temp_24' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 13> <Delay = 6.88>
ST_62 : Operation 437 [1/1] (0.00ns)   --->   "%temp_29_cast = zext i32 %temp_24 to i55" [reduce.c:35->ntt.c:48]   --->   Operation 437 'zext' 'temp_29_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 438 [1/1] (6.88ns)   --->   "%t_19 = mul i55 8380417, %temp_29_cast" [reduce.c:38->ntt.c:48]   --->   Operation 438 'mul' 't_19' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 14> <Delay = 2.77>
ST_63 : Operation 439 [1/1] (0.00ns)   --->   "%a_assign_6_cast2 = zext i55 %temp_14 to i56" [ntt.c:48]   --->   Operation 439 'zext' 'a_assign_6_cast2' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 440 [1/1] (0.00ns)   --->   "%t_25_cast = zext i55 %t_19 to i56" [reduce.c:38->ntt.c:48]   --->   Operation 440 'zext' 't_25_cast' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 441 [1/1] (2.77ns)   --->   "%t_20 = add i56 %a_assign_6_cast2, %t_25_cast" [reduce.c:40->ntt.c:48]   --->   Operation 441 'add' 't_20' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_24 = call i24 @_ssdm_op_PartSelect.i24.i56.i32.i32(i56 %t_20, i32 32, i32 55)" [reduce.c:57->ntt.c:48]   --->   Operation 442 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 443 [2/2] (2.77ns)   --->   "%p_load_20 = load i32* %p_addr_13, align 4" [ntt.c:49]   --->   Operation 443 'load' 'p_load_20' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_63 : Operation 444 [2/2] (2.77ns)   --->   "%p_load_21 = load i32* %p_addr_13, align 4" [ntt.c:50]   --->   Operation 444 'load' 'p_load_21' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 64 <SV = 15> <Delay = 7.72>
ST_64 : Operation 445 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2112) nounwind" [ntt.c:44]   --->   Operation 445 'specloopname' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_i6 = zext i24 %tmp_24 to i32" [reduce.c:57->ntt.c:48]   --->   Operation 446 'zext' 'tmp_i6' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 447 [1/2] (2.77ns)   --->   "%p_load_20 = load i32* %p_addr_13, align 4" [ntt.c:49]   --->   Operation 447 'load' 'p_load_20' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_64 : Operation 448 [1/1] (2.01ns)   --->   "%tmp_11_6 = sub i24 -16382, %tmp_24" [ntt.c:49]   --->   Operation 448 'sub' 'tmp_11_6' <Predicate = true> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_11_6_cast = zext i24 %tmp_11_6 to i32" [ntt.c:49]   --->   Operation 449 'zext' 'tmp_11_6_cast' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 450 [1/1] (2.18ns)   --->   "%tmp_12_6 = add i32 %tmp_11_6_cast, %p_load_20" [ntt.c:49]   --->   Operation 450 'add' 'tmp_12_6' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 451 [1/1] (2.77ns)   --->   "store i32 %tmp_12_6, i32* %p_addr_12, align 4" [ntt.c:49]   --->   Operation 451 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_64 : Operation 452 [1/2] (2.77ns)   --->   "%p_load_21 = load i32* %p_addr_13, align 4" [ntt.c:50]   --->   Operation 452 'load' 'p_load_21' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_64 : Operation 453 [1/1] (2.18ns)   --->   "%tmp_13_6 = add i32 %tmp_i6, %p_load_21" [ntt.c:50]   --->   Operation 453 'add' 'tmp_13_6' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 454 [1/1] (2.77ns)   --->   "store i32 %tmp_13_6, i32* %p_addr_13, align 4" [ntt.c:50]   --->   Operation 454 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_64 : Operation 455 [1/1] (0.00ns)   --->   "br label %40" [ntt.c:44]   --->   Operation 455 'br' <Predicate = true> <Delay = 0.00>

State 65 <SV = 8> <Delay = 2.77>
ST_65 : Operation 456 [1/1] (0.00ns)   --->   "%j_7 = phi i9 [ 0, %37 ], [ %tmp_14_7, %45 ]" [ntt.c:42]   --->   Operation 456 'phi' 'j_7' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 457 [1/1] (0.00ns)   --->   "%k_1_7 = phi i32 [ 128, %37 ], [ %k_2_7, %45 ]" [ntt.c:43]   --->   Operation 457 'phi' 'k_1_7' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %j_7, i32 8)" [ntt.c:42]   --->   Operation 458 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 459 [1/1] (0.00ns)   --->   "br i1 %tmp_32, label %43, label %47" [ntt.c:42]   --->   Operation 459 'br' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 460 [1/1] (2.18ns)   --->   "%k_2_7 = add i32 %k_1_7, 1" [ntt.c:43]   --->   Operation 460 'add' 'k_2_7' <Predicate = (!tmp_32)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_3_7 = zext i32 %k_1_7 to i64" [ntt.c:43]   --->   Operation 461 'zext' 'tmp_3_7' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_65 : Operation 462 [1/1] (0.00ns)   --->   "%zetas_addr_7 = getelementptr [256 x i23]* @zetas, i64 0, i64 %tmp_3_7" [ntt.c:43]   --->   Operation 462 'getelementptr' 'zetas_addr_7' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_65 : Operation 463 [2/2] (2.77ns)   --->   "%zetas_load_7 = load i23* %zetas_addr_7, align 4" [ntt.c:43]   --->   Operation 463 'load' 'zetas_load_7' <Predicate = (!tmp_32)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_65 : Operation 464 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str110, i32 %tmp_17) nounwind" [ntt.c:53]   --->   Operation 464 'specregionend' 'empty_23' <Predicate = (tmp_32)> <Delay = 0.00>
ST_65 : Operation 465 [1/1] (0.00ns)   --->   "ret void" [ntt.c:54]   --->   Operation 465 'ret' <Predicate = (tmp_32)> <Delay = 0.00>

State 66 <SV = 9> <Delay = 4.14>
ST_66 : Operation 466 [1/2] (2.77ns)   --->   "%zetas_load_7 = load i23* %zetas_addr_7, align 4" [ntt.c:43]   --->   Operation 466 'load' 'zetas_load_7' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_66 : Operation 467 [1/1] (1.73ns)   --->   "%tmp_4_7 = add i9 %j_7, 1" [ntt.c:44]   --->   Operation 467 'add' 'tmp_4_7' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 468 [1/1] (1.34ns)   --->   "%tmp_5_7 = icmp ugt i9 %j_7, %tmp_4_7" [ntt.c:42]   --->   Operation 468 'icmp' 'tmp_5_7' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 469 [1/1] (1.07ns)   --->   "%start_7 = select i1 %tmp_5_7, i9 %j_7, i9 %tmp_4_7" [ntt.c:42]   --->   Operation 469 'select' 'start_7' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_6_7_cast = zext i23 %zetas_load_7 to i55" [ntt.c:44]   --->   Operation 470 'zext' 'tmp_6_7_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 471 [1/1] (1.35ns)   --->   "br label %46" [ntt.c:44]   --->   Operation 471 'br' <Predicate = true> <Delay = 1.35>

State 67 <SV = 10> <Delay = 4.50>
ST_67 : Operation 472 [1/1] (0.00ns)   --->   "%j1_7 = phi i9 [ %j_7, %47 ], [ %tmp_9_7, %48 ]" [ntt.c:42]   --->   Operation 472 'phi' 'j1_7' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 473 [1/1] (1.34ns)   --->   "%tmp_8_7 = icmp ult i9 %j1_7, %tmp_4_7" [ntt.c:44]   --->   Operation 473 'icmp' 'tmp_8_7' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 474 [1/1] (0.00ns)   --->   "br i1 %tmp_8_7, label %48, label %45" [ntt.c:44]   --->   Operation 474 'br' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 475 [1/1] (1.73ns)   --->   "%tmp_9_7 = add i9 1, %j1_7" [ntt.c:48]   --->   Operation 475 'add' 'tmp_9_7' <Predicate = (tmp_8_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_7_24 = zext i9 %tmp_9_7 to i64" [ntt.c:48]   --->   Operation 476 'zext' 'tmp_7_24' <Predicate = (tmp_8_7)> <Delay = 0.00>
ST_67 : Operation 477 [1/1] (0.00ns)   --->   "%p_addr_14 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_7_24" [ntt.c:48]   --->   Operation 477 'getelementptr' 'p_addr_14' <Predicate = (tmp_8_7)> <Delay = 0.00>
ST_67 : Operation 478 [2/2] (2.77ns)   --->   "%p_load_7 = load i32* %p_addr_14, align 4" [ntt.c:48]   --->   Operation 478 'load' 'p_load_7' <Predicate = (tmp_8_7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_67 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_10_7 = zext i9 %j1_7 to i64" [ntt.c:49]   --->   Operation 479 'zext' 'tmp_10_7' <Predicate = (tmp_8_7)> <Delay = 0.00>
ST_67 : Operation 480 [1/1] (0.00ns)   --->   "%p_addr_15 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_10_7" [ntt.c:49]   --->   Operation 480 'getelementptr' 'p_addr_15' <Predicate = (tmp_8_7)> <Delay = 0.00>
ST_67 : Operation 481 [1/1] (1.73ns)   --->   "%tmp_14_7 = add i9 %start_7, 1" [ntt.c:42]   --->   Operation 481 'add' 'tmp_14_7' <Predicate = (!tmp_8_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 482 [1/1] (0.00ns)   --->   "br label %44" [ntt.c:42]   --->   Operation 482 'br' <Predicate = (!tmp_8_7)> <Delay = 0.00>

State 68 <SV = 11> <Delay = 2.77>
ST_68 : Operation 483 [1/2] (2.77ns)   --->   "%p_load_7 = load i32* %p_addr_14, align 4" [ntt.c:48]   --->   Operation 483 'load' 'p_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 69 <SV = 12> <Delay = 6.88>
ST_69 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_2_7_cast = zext i32 %p_load_7 to i55" [ntt.c:48]   --->   Operation 484 'zext' 'tmp_2_7_cast' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 485 [1/1] (6.88ns)   --->   "%temp_16 = mul i55 %tmp_6_7_cast, %tmp_2_7_cast" [ntt.c:48]   --->   Operation 485 'mul' 'temp_16' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_34 = trunc i55 %temp_16 to i32" [reduce.c:33->ntt.c:48]   --->   Operation 486 'trunc' 'tmp_34' <Predicate = true> <Delay = 0.00>

State 70 <SV = 13> <Delay = 6.88>
ST_70 : Operation 487 [1/1] (6.88ns)   --->   "%temp_25 = mul i32 -58728449, %tmp_34" [reduce.c:33->ntt.c:48]   --->   Operation 487 'mul' 'temp_25' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 14> <Delay = 6.88>
ST_71 : Operation 488 [1/1] (0.00ns)   --->   "%temp_30_cast = zext i32 %temp_25 to i55" [reduce.c:35->ntt.c:48]   --->   Operation 488 'zext' 'temp_30_cast' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 489 [1/1] (6.88ns)   --->   "%t_22 = mul i55 8380417, %temp_30_cast" [reduce.c:38->ntt.c:48]   --->   Operation 489 'mul' 't_22' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 15> <Delay = 2.77>
ST_72 : Operation 490 [1/1] (0.00ns)   --->   "%a_assign_7_cast1 = zext i55 %temp_16 to i56" [ntt.c:48]   --->   Operation 490 'zext' 'a_assign_7_cast1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 491 [1/1] (0.00ns)   --->   "%t_29_cast = zext i55 %t_22 to i56" [reduce.c:38->ntt.c:48]   --->   Operation 491 'zext' 't_29_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 492 [1/1] (2.77ns)   --->   "%t_23 = add i56 %a_assign_7_cast1, %t_29_cast" [reduce.c:40->ntt.c:48]   --->   Operation 492 'add' 't_23' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_25 = call i24 @_ssdm_op_PartSelect.i24.i56.i32.i32(i56 %t_23, i32 32, i32 55)" [reduce.c:57->ntt.c:48]   --->   Operation 493 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 494 [2/2] (2.77ns)   --->   "%p_load_22 = load i32* %p_addr_15, align 4" [ntt.c:49]   --->   Operation 494 'load' 'p_load_22' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_72 : Operation 495 [2/2] (2.77ns)   --->   "%p_load_23 = load i32* %p_addr_15, align 4" [ntt.c:50]   --->   Operation 495 'load' 'p_load_23' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 73 <SV = 16> <Delay = 7.72>
ST_73 : Operation 496 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2112) nounwind" [ntt.c:44]   --->   Operation 496 'specloopname' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_i7 = zext i24 %tmp_25 to i32" [reduce.c:57->ntt.c:48]   --->   Operation 497 'zext' 'tmp_i7' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 498 [1/2] (2.77ns)   --->   "%p_load_22 = load i32* %p_addr_15, align 4" [ntt.c:49]   --->   Operation 498 'load' 'p_load_22' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_73 : Operation 499 [1/1] (2.01ns)   --->   "%tmp_11_7 = sub i24 -16382, %tmp_25" [ntt.c:49]   --->   Operation 499 'sub' 'tmp_11_7' <Predicate = true> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_11_7_cast = zext i24 %tmp_11_7 to i32" [ntt.c:49]   --->   Operation 500 'zext' 'tmp_11_7_cast' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 501 [1/1] (2.18ns)   --->   "%tmp_12_7 = add i32 %tmp_11_7_cast, %p_load_22" [ntt.c:49]   --->   Operation 501 'add' 'tmp_12_7' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 502 [1/1] (2.77ns)   --->   "store i32 %tmp_12_7, i32* %p_addr_14, align 4" [ntt.c:49]   --->   Operation 502 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_73 : Operation 503 [1/2] (2.77ns)   --->   "%p_load_23 = load i32* %p_addr_15, align 4" [ntt.c:50]   --->   Operation 503 'load' 'p_load_23' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_73 : Operation 504 [1/1] (2.18ns)   --->   "%tmp_13_7 = add i32 %tmp_i7, %p_load_23" [ntt.c:50]   --->   Operation 504 'add' 'tmp_13_7' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 505 [1/1] (2.77ns)   --->   "store i32 %tmp_13_7, i32* %p_addr_15, align 4" [ntt.c:50]   --->   Operation 505 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_73 : Operation 506 [1/1] (0.00ns)   --->   "br label %46" [ntt.c:44]   --->   Operation 506 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', ntt.c:42) with incoming values : ('tmp_12', ntt.c:42) [8]  (1.35 ns)

 <State 2>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_1', ntt.c:43) with incoming values : ('k_2', ntt.c:43) [9]  (0 ns)
	'getelementptr' operation ('zetas_addr', ntt.c:43) [16]  (0 ns)
	'load' operation ('zetas_load', ntt.c:43) on array 'zetas' [17]  (2.77 ns)

 <State 3>: 5.06ns
The critical path consists of the following:
	'add' operation ('tmp_4', ntt.c:44) [18]  (2.18 ns)
	'icmp' operation ('tmp_5', ntt.c:42) [19]  (2.11 ns)
	'select' operation ('start', ntt.c:42) [20]  (0.773 ns)

 <State 4>: 4.95ns
The critical path consists of the following:
	'phi' operation ('j1', ntt.c:42) with incoming values : ('j_1', ntt.c:44) ('tmp_12', ntt.c:42) [24]  (0 ns)
	'add' operation ('tmp_9', ntt.c:48) [29]  (2.18 ns)
	'getelementptr' operation ('p_addr', ntt.c:48) [31]  (0 ns)
	'load' operation ('p_load', ntt.c:48) on array 'p' [32]  (2.77 ns)

 <State 5>: 2.77ns
The critical path consists of the following:
	'load' operation ('p_load', ntt.c:48) on array 'p' [32]  (2.77 ns)

 <State 6>: 6.88ns
The critical path consists of the following:
	'mul' operation ('a', ntt.c:48) [34]  (6.88 ns)

 <State 7>: 6.88ns
The critical path consists of the following:
	'mul' operation ('temp', reduce.c:33->ntt.c:48) [37]  (6.88 ns)

 <State 8>: 6.88ns
The critical path consists of the following:
	'mul' operation ('t', reduce.c:38->ntt.c:48) [39]  (6.88 ns)

 <State 9>: 2.78ns
The critical path consists of the following:
	'add' operation ('t', reduce.c:40->ntt.c:48) [41]  (2.78 ns)

 <State 10>: 7.72ns
The critical path consists of the following:
	'load' operation ('p_load_1', ntt.c:49) on array 'p' [46]  (2.77 ns)
	'add' operation ('tmp_10', ntt.c:49) [49]  (2.18 ns)
	'store' operation (ntt.c:49) of variable 'tmp_10', ntt.c:49 on array 'p' [50]  (2.77 ns)

 <State 11>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_1_1', ntt.c:43) with incoming values : ('k_2_1', ntt.c:43) [65]  (0 ns)
	'getelementptr' operation ('zetas_addr_1', ntt.c:43) [72]  (0 ns)
	'load' operation ('zetas_load_1', ntt.c:43) on array 'zetas' [73]  (2.77 ns)

 <State 12>: 5.06ns
The critical path consists of the following:
	'add' operation ('tmp_4_1', ntt.c:44) [74]  (2.18 ns)
	'icmp' operation ('tmp_5_1', ntt.c:42) [75]  (2.11 ns)
	'select' operation ('start_1', ntt.c:42) [76]  (0.773 ns)

 <State 13>: 4.95ns
The critical path consists of the following:
	'phi' operation ('j1_1', ntt.c:42) with incoming values : ('j_1_1', ntt.c:44) ('tmp_14_1', ntt.c:42) [80]  (0 ns)
	'add' operation ('tmp_9_1', ntt.c:48) [85]  (2.18 ns)
	'getelementptr' operation ('p_addr_2', ntt.c:48) [87]  (0 ns)
	'load' operation ('p_load_8', ntt.c:48) on array 'p' [88]  (2.77 ns)

 <State 14>: 2.77ns
The critical path consists of the following:
	'load' operation ('p_load_8', ntt.c:48) on array 'p' [88]  (2.77 ns)

 <State 15>: 6.88ns
The critical path consists of the following:
	'mul' operation ('a', ntt.c:48) [90]  (6.88 ns)

 <State 16>: 6.88ns
The critical path consists of the following:
	'mul' operation ('temp', reduce.c:33->ntt.c:48) [93]  (6.88 ns)

 <State 17>: 6.88ns
The critical path consists of the following:
	'mul' operation ('t', reduce.c:38->ntt.c:48) [95]  (6.88 ns)

 <State 18>: 2.78ns
The critical path consists of the following:
	'add' operation ('t', reduce.c:40->ntt.c:48) [97]  (2.78 ns)

 <State 19>: 7.72ns
The critical path consists of the following:
	'load' operation ('p_load_9', ntt.c:49) on array 'p' [102]  (2.77 ns)
	'add' operation ('tmp_12_1', ntt.c:49) [105]  (2.18 ns)
	'store' operation (ntt.c:49) of variable 'tmp_12_1', ntt.c:49 on array 'p' [106]  (2.77 ns)

 <State 20>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_1_2', ntt.c:43) with incoming values : ('k_2_2', ntt.c:43) [121]  (0 ns)
	'getelementptr' operation ('zetas_addr_2', ntt.c:43) [128]  (0 ns)
	'load' operation ('zetas_load_2', ntt.c:43) on array 'zetas' [129]  (2.77 ns)

 <State 21>: 5.06ns
The critical path consists of the following:
	'add' operation ('tmp_4_2', ntt.c:44) [130]  (2.18 ns)
	'icmp' operation ('tmp_5_2', ntt.c:42) [131]  (2.11 ns)
	'select' operation ('start_2', ntt.c:42) [132]  (0.773 ns)

 <State 22>: 4.95ns
The critical path consists of the following:
	'phi' operation ('j1_2', ntt.c:42) with incoming values : ('j_1_2', ntt.c:44) ('tmp_14_2', ntt.c:42) [136]  (0 ns)
	'add' operation ('tmp_9_2', ntt.c:48) [141]  (2.18 ns)
	'getelementptr' operation ('p_addr_4', ntt.c:48) [143]  (0 ns)
	'load' operation ('p_load_11', ntt.c:48) on array 'p' [144]  (2.77 ns)

 <State 23>: 2.77ns
The critical path consists of the following:
	'load' operation ('p_load_11', ntt.c:48) on array 'p' [144]  (2.77 ns)

 <State 24>: 6.88ns
The critical path consists of the following:
	'mul' operation ('a', ntt.c:48) [146]  (6.88 ns)

 <State 25>: 6.88ns
The critical path consists of the following:
	'mul' operation ('temp', reduce.c:33->ntt.c:48) [149]  (6.88 ns)

 <State 26>: 6.88ns
The critical path consists of the following:
	'mul' operation ('t', reduce.c:38->ntt.c:48) [151]  (6.88 ns)

 <State 27>: 2.78ns
The critical path consists of the following:
	'add' operation ('t', reduce.c:40->ntt.c:48) [153]  (2.78 ns)

 <State 28>: 7.72ns
The critical path consists of the following:
	'load' operation ('p_load_12', ntt.c:49) on array 'p' [158]  (2.77 ns)
	'add' operation ('tmp_12_2', ntt.c:49) [161]  (2.18 ns)
	'store' operation (ntt.c:49) of variable 'tmp_12_2', ntt.c:49 on array 'p' [162]  (2.77 ns)

 <State 29>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_1_3', ntt.c:43) with incoming values : ('k_2_3', ntt.c:43) [177]  (0 ns)
	'getelementptr' operation ('zetas_addr_3', ntt.c:43) [184]  (0 ns)
	'load' operation ('zetas_load_3', ntt.c:43) on array 'zetas' [185]  (2.77 ns)

 <State 30>: 5.06ns
The critical path consists of the following:
	'add' operation ('tmp_4_3', ntt.c:44) [186]  (2.18 ns)
	'icmp' operation ('tmp_5_3', ntt.c:42) [187]  (2.11 ns)
	'select' operation ('start_3', ntt.c:42) [188]  (0.773 ns)

 <State 31>: 4.95ns
The critical path consists of the following:
	'phi' operation ('j1_3', ntt.c:42) with incoming values : ('j_1_3', ntt.c:44) ('tmp_14_3', ntt.c:42) [192]  (0 ns)
	'add' operation ('tmp_9_3', ntt.c:48) [197]  (2.18 ns)
	'getelementptr' operation ('p_addr_6', ntt.c:48) [199]  (0 ns)
	'load' operation ('p_load_3', ntt.c:48) on array 'p' [200]  (2.77 ns)

 <State 32>: 2.77ns
The critical path consists of the following:
	'load' operation ('p_load_3', ntt.c:48) on array 'p' [200]  (2.77 ns)

 <State 33>: 6.88ns
The critical path consists of the following:
	'mul' operation ('a', ntt.c:48) [202]  (6.88 ns)

 <State 34>: 6.88ns
The critical path consists of the following:
	'mul' operation ('temp', reduce.c:33->ntt.c:48) [205]  (6.88 ns)

 <State 35>: 6.88ns
The critical path consists of the following:
	'mul' operation ('t', reduce.c:38->ntt.c:48) [207]  (6.88 ns)

 <State 36>: 2.78ns
The critical path consists of the following:
	'add' operation ('t', reduce.c:40->ntt.c:48) [209]  (2.78 ns)

 <State 37>: 7.72ns
The critical path consists of the following:
	'load' operation ('p_load_14', ntt.c:49) on array 'p' [214]  (2.77 ns)
	'add' operation ('tmp_12_3', ntt.c:49) [217]  (2.18 ns)
	'store' operation (ntt.c:49) of variable 'tmp_12_3', ntt.c:49 on array 'p' [218]  (2.77 ns)

 <State 38>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_1_4', ntt.c:43) with incoming values : ('k_2_4', ntt.c:43) [233]  (0 ns)
	'getelementptr' operation ('zetas_addr_4', ntt.c:43) [240]  (0 ns)
	'load' operation ('zetas_load_4', ntt.c:43) on array 'zetas' [241]  (2.77 ns)

 <State 39>: 5.06ns
The critical path consists of the following:
	'add' operation ('tmp_4_4', ntt.c:44) [242]  (2.18 ns)
	'icmp' operation ('tmp_5_4', ntt.c:42) [243]  (2.11 ns)
	'select' operation ('start_4', ntt.c:42) [244]  (0.773 ns)

 <State 40>: 4.95ns
The critical path consists of the following:
	'phi' operation ('j1_4', ntt.c:42) with incoming values : ('j_1_4', ntt.c:44) ('tmp_14_4', ntt.c:42) [248]  (0 ns)
	'add' operation ('tmp_9_4', ntt.c:48) [253]  (2.18 ns)
	'getelementptr' operation ('p_addr_8', ntt.c:48) [255]  (0 ns)
	'load' operation ('p_load_4', ntt.c:48) on array 'p' [256]  (2.77 ns)

 <State 41>: 2.77ns
The critical path consists of the following:
	'load' operation ('p_load_4', ntt.c:48) on array 'p' [256]  (2.77 ns)

 <State 42>: 6.88ns
The critical path consists of the following:
	'mul' operation ('a', ntt.c:48) [258]  (6.88 ns)

 <State 43>: 6.88ns
The critical path consists of the following:
	'mul' operation ('temp', reduce.c:33->ntt.c:48) [261]  (6.88 ns)

 <State 44>: 6.88ns
The critical path consists of the following:
	'mul' operation ('t', reduce.c:38->ntt.c:48) [263]  (6.88 ns)

 <State 45>: 2.78ns
The critical path consists of the following:
	'add' operation ('t', reduce.c:40->ntt.c:48) [265]  (2.78 ns)

 <State 46>: 7.72ns
The critical path consists of the following:
	'load' operation ('p_load_16', ntt.c:49) on array 'p' [270]  (2.77 ns)
	'add' operation ('tmp_12_4', ntt.c:49) [273]  (2.18 ns)
	'store' operation (ntt.c:49) of variable 'tmp_12_4', ntt.c:49 on array 'p' [274]  (2.77 ns)

 <State 47>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_1_5', ntt.c:43) with incoming values : ('k_2_5', ntt.c:43) [289]  (0 ns)
	'getelementptr' operation ('zetas_addr_5', ntt.c:43) [296]  (0 ns)
	'load' operation ('zetas_load_5', ntt.c:43) on array 'zetas' [297]  (2.77 ns)

 <State 48>: 5.06ns
The critical path consists of the following:
	'add' operation ('tmp_4_5', ntt.c:44) [298]  (2.18 ns)
	'icmp' operation ('tmp_5_5', ntt.c:42) [299]  (2.11 ns)
	'select' operation ('start_5', ntt.c:42) [300]  (0.773 ns)

 <State 49>: 4.95ns
The critical path consists of the following:
	'phi' operation ('j1_5', ntt.c:42) with incoming values : ('j_1_5', ntt.c:44) ('tmp_14_5', ntt.c:42) [304]  (0 ns)
	'add' operation ('tmp_9_5', ntt.c:48) [309]  (2.18 ns)
	'getelementptr' operation ('p_addr_10', ntt.c:48) [311]  (0 ns)
	'load' operation ('p_load_5', ntt.c:48) on array 'p' [312]  (2.77 ns)

 <State 50>: 2.77ns
The critical path consists of the following:
	'load' operation ('p_load_5', ntt.c:48) on array 'p' [312]  (2.77 ns)

 <State 51>: 6.88ns
The critical path consists of the following:
	'mul' operation ('a', ntt.c:48) [314]  (6.88 ns)

 <State 52>: 6.88ns
The critical path consists of the following:
	'mul' operation ('temp', reduce.c:33->ntt.c:48) [317]  (6.88 ns)

 <State 53>: 6.88ns
The critical path consists of the following:
	'mul' operation ('t', reduce.c:38->ntt.c:48) [319]  (6.88 ns)

 <State 54>: 2.78ns
The critical path consists of the following:
	'add' operation ('t', reduce.c:40->ntt.c:48) [321]  (2.78 ns)

 <State 55>: 7.72ns
The critical path consists of the following:
	'load' operation ('p_load_18', ntt.c:49) on array 'p' [326]  (2.77 ns)
	'add' operation ('tmp_12_5', ntt.c:49) [329]  (2.18 ns)
	'store' operation (ntt.c:49) of variable 'tmp_12_5', ntt.c:49 on array 'p' [330]  (2.77 ns)

 <State 56>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_1_6', ntt.c:43) with incoming values : ('k_2_6', ntt.c:43) [345]  (0 ns)
	'getelementptr' operation ('zetas_addr_6', ntt.c:43) [352]  (0 ns)
	'load' operation ('zetas_load_6', ntt.c:43) on array 'zetas' [353]  (2.77 ns)

 <State 57>: 5.06ns
The critical path consists of the following:
	'add' operation ('tmp_4_6', ntt.c:44) [354]  (2.18 ns)
	'icmp' operation ('tmp_5_6', ntt.c:42) [355]  (2.11 ns)
	'select' operation ('start_6', ntt.c:42) [356]  (0.773 ns)

 <State 58>: 4.95ns
The critical path consists of the following:
	'phi' operation ('j1_6', ntt.c:42) with incoming values : ('j_1_6', ntt.c:44) ('tmp_14_6', ntt.c:42) [360]  (0 ns)
	'add' operation ('tmp_9_6', ntt.c:48) [365]  (2.18 ns)
	'getelementptr' operation ('p_addr_12', ntt.c:48) [367]  (0 ns)
	'load' operation ('p_load_6', ntt.c:48) on array 'p' [368]  (2.77 ns)

 <State 59>: 2.77ns
The critical path consists of the following:
	'load' operation ('p_load_6', ntt.c:48) on array 'p' [368]  (2.77 ns)

 <State 60>: 6.88ns
The critical path consists of the following:
	'mul' operation ('a', ntt.c:48) [370]  (6.88 ns)

 <State 61>: 6.88ns
The critical path consists of the following:
	'mul' operation ('temp', reduce.c:33->ntt.c:48) [373]  (6.88 ns)

 <State 62>: 6.88ns
The critical path consists of the following:
	'mul' operation ('t', reduce.c:38->ntt.c:48) [375]  (6.88 ns)

 <State 63>: 2.78ns
The critical path consists of the following:
	'add' operation ('t', reduce.c:40->ntt.c:48) [377]  (2.78 ns)

 <State 64>: 7.72ns
The critical path consists of the following:
	'load' operation ('p_load_20', ntt.c:49) on array 'p' [382]  (2.77 ns)
	'add' operation ('tmp_12_6', ntt.c:49) [385]  (2.18 ns)
	'store' operation (ntt.c:49) of variable 'tmp_12_6', ntt.c:49 on array 'p' [386]  (2.77 ns)

 <State 65>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_1_7', ntt.c:43) with incoming values : ('k_2_7', ntt.c:43) [401]  (0 ns)
	'getelementptr' operation ('zetas_addr_7', ntt.c:43) [407]  (0 ns)
	'load' operation ('zetas_load_7', ntt.c:43) on array 'zetas' [408]  (2.77 ns)

 <State 66>: 4.14ns
The critical path consists of the following:
	'add' operation ('tmp_4_7', ntt.c:44) [409]  (1.73 ns)
	'icmp' operation ('tmp_5_7', ntt.c:42) [410]  (1.34 ns)
	'select' operation ('start_7', ntt.c:42) [411]  (1.07 ns)

 <State 67>: 4.51ns
The critical path consists of the following:
	'phi' operation ('j1_7', ntt.c:42) with incoming values : ('tmp_9_7', ntt.c:48) ('tmp_14_7', ntt.c:42) [415]  (0 ns)
	'add' operation ('tmp_9_7', ntt.c:48) [420]  (1.73 ns)
	'getelementptr' operation ('p_addr_14', ntt.c:48) [422]  (0 ns)
	'load' operation ('p_load_7', ntt.c:48) on array 'p' [423]  (2.77 ns)

 <State 68>: 2.77ns
The critical path consists of the following:
	'load' operation ('p_load_7', ntt.c:48) on array 'p' [423]  (2.77 ns)

 <State 69>: 6.88ns
The critical path consists of the following:
	'mul' operation ('a', ntt.c:48) [425]  (6.88 ns)

 <State 70>: 6.88ns
The critical path consists of the following:
	'mul' operation ('temp', reduce.c:33->ntt.c:48) [428]  (6.88 ns)

 <State 71>: 6.88ns
The critical path consists of the following:
	'mul' operation ('t', reduce.c:38->ntt.c:48) [430]  (6.88 ns)

 <State 72>: 2.78ns
The critical path consists of the following:
	'add' operation ('t', reduce.c:40->ntt.c:48) [432]  (2.78 ns)

 <State 73>: 7.72ns
The critical path consists of the following:
	'load' operation ('p_load_22', ntt.c:49) on array 'p' [437]  (2.77 ns)
	'add' operation ('tmp_12_7', ntt.c:49) [440]  (2.18 ns)
	'store' operation (ntt.c:49) of variable 'tmp_12_7', ntt.c:49 on array 'p' [441]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
