#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7fffd098d580 .scope module, "cache_tb" "cache_tb" 2 28;
 .timescale -9 -12;
P_0x7fffd09aca20 .param/l "ADDRESS_BITS" 0 2 30, +C4<00000000000000000000000000100000>;
P_0x7fffd09aca60 .param/l "ASSOCIATIVITY" 0 2 31, +C4<00000000000000000000000000000010>;
P_0x7fffd09acaa0 .param/l "BLOCK_BITS" 0 2 29, +C4<00000000000000000000000000000100>;
P_0x7fffd09acae0 .param/l "CACHE_SIZE" 0 2 33, +C4<00000000000000000001000000000000>;
P_0x7fffd09acb20 .param/str "REPLACEMENT" 0 2 32, "FIFO";
P_0x7fffd09acb60 .param/l "SET_BITS" 0 2 35, +C4<0000000000000000000000000000000111>;
P_0x7fffd09acba0 .param/l "TAG_BITS" 0 2 36, +C4<00000000000000000000000000000010101>;
P_0x7fffd09acbe0 .param/str "TRACE_FILE" 0 2 37, "helloc++.mem";
P_0x7fffd09acc20 .param/l "WAY_BITS" 0 2 34, +C4<000000000000000000000000000000010>;
v0x7fffd0a048a0_0 .var/i "address_file", 31 0;
v0x7fffd0a049a0_0 .var "address_in", 31 0;
v0x7fffd0a04a90_0 .var "clk", 0 0;
v0x7fffd0a04b60_0 .var "data_in", 31 0;
v0x7fffd0a04c00_0 .net "data_out", 31 0, v0x7fffd0a03cd0_0;  1 drivers
v0x7fffd0a04ca0_0 .var "enable", 0 0;
v0x7fffd0a04d90_0 .net "hit", 0 0, L_0x7fffd0a066b0;  1 drivers
v0x7fffd0a04e30_0 .var/i "miss_count", 31 0;
v0x7fffd0a04ed0_0 .var "rst", 0 0;
v0x7fffd0a05090_0 .var/i "scan_file", 31 0;
v0x7fffd0a05170_0 .var/i "total_count", 31 0;
E_0x7fffd09a77a0 .event negedge, v0x7fffd09ff830_0;
S_0x7fffd09d4e90 .scope module, "UUT" "cache" 2 57, 3 24 0, S_0x7fffd098d580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "address_in";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "hit_out";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x7fffd09c1880 .param/l "ADDR_BITS" 0 3 31, +C4<00000000000000000000000000100000>;
P_0x7fffd09c18c0 .param/l "ASSOCIATIVITY" 0 3 25, +C4<00000000000000000000000000000010>;
P_0x7fffd09c1900 .param/l "BLOCK_BITS" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x7fffd09c1940 .param/l "DATA_BITS" 0 3 30, +C4<00000000000000000000000000100000>;
P_0x7fffd09c1980 .param/str "REPLACEMENT" 0 3 32, "FIFO";
P_0x7fffd09c19c0 .param/l "SET_BITS" 0 3 28, +C4<0000000000000000000000000000000111>;
P_0x7fffd09c1a00 .param/l "TAG_BITS" 0 3 29, +C4<00000000000000000000000000000010101>;
P_0x7fffd09c1a40 .param/l "WAY_BITS" 0 3 26, +C4<000000000000000000000000000000010>;
v0x7fffd0a037e0_0 .net *"_ivl_5", 7 0, L_0x7fffd0a067f0;  1 drivers
v0x7fffd0a038c0_0 .net "address_in", 31 0, v0x7fffd0a049a0_0;  1 drivers
v0x7fffd0a039a0_0 .net "clk", 0 0, v0x7fffd0a04a90_0;  1 drivers
v0x7fffd0a03a70 .array "data", 0 1;
v0x7fffd0a03a70_0 .net v0x7fffd0a03a70 0, 31 0, L_0x7fffd09d7e20; 1 drivers
v0x7fffd0a03a70_1 .net v0x7fffd0a03a70 1, 31 0, L_0x7fffd0a064b0; 1 drivers
v0x7fffd0a03b90_0 .net "data_in", 31 0, v0x7fffd0a04b60_0;  1 drivers
v0x7fffd0a03cd0_0 .var "data_out", 31 0;
v0x7fffd0a03d90_0 .net "enable", 0 0, v0x7fffd0a04ca0_0;  1 drivers
v0x7fffd0a03e30_0 .var "enables", 1 0;
v0x7fffd0a03ef0_0 .net "hit_out", 0 0, L_0x7fffd0a066b0;  alias, 1 drivers
v0x7fffd0a03fb0_0 .var "hits", 1 0;
v0x7fffd0a04070_0 .net "match", 1 0, v0x7fffd0a036b0_0;  1 drivers
v0x7fffd0a04110_0 .net "rst", 0 0, v0x7fffd0a04ed0_0;  1 drivers
v0x7fffd0a041b0_0 .net "set_idx", 6 0, L_0x7fffd0a068e0;  1 drivers
v0x7fffd0a04270_0 .net "tag", 20 0, L_0x7fffd0a069d0;  1 drivers
v0x7fffd0a04380 .array "tags", 0 1;
v0x7fffd0a04380_0 .net v0x7fffd0a04380 0, 20 0, L_0x7fffd09dc070; 1 drivers
v0x7fffd0a04380_1 .net v0x7fffd0a04380 1, 20 0, L_0x7fffd0a06180; 1 drivers
v0x7fffd0a04460 .array "valids", 0 1;
v0x7fffd0a04460_0 .net v0x7fffd0a04460 0, 0 0, L_0x7fffd09e43e0; 1 drivers
v0x7fffd0a04460_1 .net v0x7fffd0a04460 1, 0 0, L_0x7fffd099d640; 1 drivers
v0x7fffd0a04560_0 .var/i "w", 31 0;
v0x7fffd0a04710_0 .net "way", 1 0, L_0x7fffd09e32a0;  1 drivers
E_0x7fffd09a5970 .event edge, v0x7fffd09d7120_0, v0x7fffd09e4540_0;
E_0x7fffd09a0b50 .event edge, v0x7fffd09ff8f0_0, v0x7fffd0a012d0_0;
L_0x7fffd0a05af0 .part v0x7fffd0a03e30_0, 0, 1;
L_0x7fffd0a065c0 .part v0x7fffd0a03e30_0, 1, 1;
L_0x7fffd0a066b0 .reduce/or v0x7fffd0a03fb0_0;
L_0x7fffd0a067f0 .part v0x7fffd0a049a0_0, 4, 8;
L_0x7fffd0a068e0 .part L_0x7fffd0a067f0, 0, 7;
L_0x7fffd0a069d0 .part v0x7fffd0a049a0_0, 11, 21;
S_0x7fffd09d5b60 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fffd09d4e90;
 .timescale -9 -12;
S_0x7fffd09d68c0 .scope module, "replacement" "fifo_replacement" 3 63, 4 23 0, S_0x7fffd09d5b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 7 "set_in";
    .port_info 4 /INPUT 2 "way_in";
    .port_info 5 /OUTPUT 2 "next_out";
P_0x7fffd0967620 .param/l "ASSOCIATIVITY" 0 4 26, +C4<00000000000000000000000000000010>;
P_0x7fffd0967660 .param/l "SET_SIZE" 0 4 25, +C4<0000000000000000000000000000000111>;
P_0x7fffd09676a0 .param/l "WAY_SIZE" 0 4 24, +C4<000000000000000000000000000000010>;
L_0x7fffd09e32a0 .functor BUFZ 2, v0x7fffd099c940_0, C4<00>, C4<00>, C4<00>;
v0x7fffd09ba6f0_0 .net "clk", 0 0, v0x7fffd0a04a90_0;  alias, 1 drivers
v0x7fffd09e2800 .array "curr", 0 127, 1 0;
v0x7fffd09e4540_0 .net "enable", 0 0, v0x7fffd0a04ca0_0;  alias, 1 drivers
v0x7fffd09dc210_0 .var/i "i", 31 0;
v0x7fffd09d7120_0 .net "next_out", 1 0, L_0x7fffd09e32a0;  alias, 1 drivers
v0x7fffd099c940_0 .var "prev", 1 0;
v0x7fffd09ff830_0 .net "rst", 0 0, v0x7fffd0a04ed0_0;  alias, 1 drivers
v0x7fffd09ff8f0_0 .net "set_in", 6 0, L_0x7fffd0a068e0;  alias, 1 drivers
v0x7fffd09ff9d0_0 .net "way_in", 1 0, v0x7fffd0a036b0_0;  alias, 1 drivers
E_0x7fffd09e44b0 .event edge, v0x7fffd09e4540_0, v0x7fffd09ff8f0_0;
E_0x7fffd09d3d40 .event posedge, v0x7fffd09ba6f0_0;
S_0x7fffd09ffb70 .scope generate, "genblk4[0]" "genblk4[0]" 3 90, 3 90 0, S_0x7fffd09d4e90;
 .timescale -9 -12;
P_0x7fffd09ffd40 .param/l "i" 0 3 90, +C4<00>;
S_0x7fffd09ffe00 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffd09ffb70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 7 "index_in";
    .port_info 4 /INPUT 21 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 21 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffd09fffe0 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffd0a00020 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000111>;
P_0x7fffd0a00060 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010101>;
L_0x7fffd09e43e0 .functor BUFZ 1, L_0x7fffd0a05270, C4<0>, C4<0>, C4<0>;
L_0x7fffd09dc070 .functor BUFZ 21, L_0x7fffd0a05580, C4<000000000000000000000>, C4<000000000000000000000>, C4<000000000000000000000>;
L_0x7fffd09d7e20 .functor BUFZ 32, L_0x7fffd0a05830, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffd0a001d0_0 .net *"_ivl_0", 0 0, L_0x7fffd0a05270;  1 drivers
v0x7fffd0a00470_0 .net *"_ivl_10", 8 0, L_0x7fffd0a05620;  1 drivers
L_0x7f14d5960060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd0a00550_0 .net *"_ivl_13", 1 0, L_0x7f14d5960060;  1 drivers
v0x7fffd0a00640_0 .net *"_ivl_16", 31 0, L_0x7fffd0a05830;  1 drivers
v0x7fffd0a00720_0 .net *"_ivl_18", 8 0, L_0x7fffd0a058d0;  1 drivers
v0x7fffd0a00850_0 .net *"_ivl_2", 8 0, L_0x7fffd0a05390;  1 drivers
L_0x7f14d59600a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd0a00930_0 .net *"_ivl_21", 1 0, L_0x7f14d59600a8;  1 drivers
L_0x7f14d5960018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd0a00a10_0 .net *"_ivl_5", 1 0, L_0x7f14d5960018;  1 drivers
v0x7fffd0a00af0_0 .net *"_ivl_8", 20 0, L_0x7fffd0a05580;  1 drivers
v0x7fffd0a00bd0_0 .var/i "block", 31 0;
v0x7fffd0a00cb0_0 .net "clk", 0 0, v0x7fffd0a04a90_0;  alias, 1 drivers
v0x7fffd0a00d50 .array "data", 0 127, 31 0;
v0x7fffd0a00df0_0 .net "data_in", 31 0, v0x7fffd0a04b60_0;  alias, 1 drivers
v0x7fffd0a00ed0_0 .net "data_out", 31 0, L_0x7fffd09d7e20;  alias, 1 drivers
v0x7fffd0a00fb0_0 .net "enable", 0 0, L_0x7fffd0a05af0;  1 drivers
v0x7fffd0a01070_0 .net "index_in", 6 0, L_0x7fffd0a068e0;  alias, 1 drivers
v0x7fffd0a01160_0 .net "rst", 0 0, v0x7fffd0a04ed0_0;  alias, 1 drivers
v0x7fffd0a01230 .array "tag", 0 127, 20 0;
v0x7fffd0a012d0_0 .net "tag_in", 20 0, L_0x7fffd0a069d0;  alias, 1 drivers
v0x7fffd0a01390_0 .net "tag_out", 20 0, L_0x7fffd09dc070;  alias, 1 drivers
v0x7fffd0a01470 .array "valid", 0 127, 0 0;
v0x7fffd0a01510_0 .net "valid_out", 0 0, L_0x7fffd09e43e0;  alias, 1 drivers
E_0x7fffd0989b80 .event posedge, v0x7fffd0a00fb0_0;
L_0x7fffd0a05270 .array/port v0x7fffd0a01470, L_0x7fffd0a05390;
L_0x7fffd0a05390 .concat [ 7 2 0 0], L_0x7fffd0a068e0, L_0x7f14d5960018;
L_0x7fffd0a05580 .array/port v0x7fffd0a01230, L_0x7fffd0a05620;
L_0x7fffd0a05620 .concat [ 7 2 0 0], L_0x7fffd0a068e0, L_0x7f14d5960060;
L_0x7fffd0a05830 .array/port v0x7fffd0a00d50, L_0x7fffd0a058d0;
L_0x7fffd0a058d0 .concat [ 7 2 0 0], L_0x7fffd0a068e0, L_0x7f14d59600a8;
S_0x7fffd0a016f0 .scope generate, "genblk4[1]" "genblk4[1]" 3 90, 3 90 0, S_0x7fffd09d4e90;
 .timescale -9 -12;
P_0x7fffd0a018d0 .param/l "i" 0 3 90, +C4<01>;
S_0x7fffd0a01990 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffd0a016f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 7 "index_in";
    .port_info 4 /INPUT 21 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 21 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffd0a01b70 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffd0a01bb0 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000111>;
P_0x7fffd0a01bf0 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010101>;
L_0x7fffd099d640 .functor BUFZ 1, L_0x7fffd0a05b90, C4<0>, C4<0>, C4<0>;
L_0x7fffd0a06180 .functor BUFZ 21, L_0x7fffd0a05e10, C4<000000000000000000000>, C4<000000000000000000000>, C4<000000000000000000000>;
L_0x7fffd0a064b0 .functor BUFZ 32, L_0x7fffd0a06290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffd0a01d90_0 .net *"_ivl_0", 0 0, L_0x7fffd0a05b90;  1 drivers
v0x7fffd0a02030_0 .net *"_ivl_10", 8 0, L_0x7fffd0a05eb0;  1 drivers
L_0x7f14d5960138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd0a02110_0 .net *"_ivl_13", 1 0, L_0x7f14d5960138;  1 drivers
v0x7fffd0a02200_0 .net *"_ivl_16", 31 0, L_0x7fffd0a06290;  1 drivers
v0x7fffd0a022e0_0 .net *"_ivl_18", 8 0, L_0x7fffd0a06330;  1 drivers
v0x7fffd0a02410_0 .net *"_ivl_2", 8 0, L_0x7fffd0a05c30;  1 drivers
L_0x7f14d5960180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd0a024f0_0 .net *"_ivl_21", 1 0, L_0x7f14d5960180;  1 drivers
L_0x7f14d59600f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd0a025d0_0 .net *"_ivl_5", 1 0, L_0x7f14d59600f0;  1 drivers
v0x7fffd0a026b0_0 .net *"_ivl_8", 20 0, L_0x7fffd0a05e10;  1 drivers
v0x7fffd0a02790_0 .var/i "block", 31 0;
v0x7fffd0a02870_0 .net "clk", 0 0, v0x7fffd0a04a90_0;  alias, 1 drivers
v0x7fffd0a02910 .array "data", 0 127, 31 0;
v0x7fffd0a029d0_0 .net "data_in", 31 0, v0x7fffd0a04b60_0;  alias, 1 drivers
v0x7fffd0a02a90_0 .net "data_out", 31 0, L_0x7fffd0a064b0;  alias, 1 drivers
v0x7fffd0a02b50_0 .net "enable", 0 0, L_0x7fffd0a065c0;  1 drivers
v0x7fffd0a02c10_0 .net "index_in", 6 0, L_0x7fffd0a068e0;  alias, 1 drivers
v0x7fffd0a02d20_0 .net "rst", 0 0, v0x7fffd0a04ed0_0;  alias, 1 drivers
v0x7fffd0a02e10 .array "tag", 0 127, 20 0;
v0x7fffd0a02ed0_0 .net "tag_in", 20 0, L_0x7fffd0a069d0;  alias, 1 drivers
v0x7fffd0a02f90_0 .net "tag_out", 20 0, L_0x7fffd0a06180;  alias, 1 drivers
v0x7fffd0a03050 .array "valid", 0 127, 0 0;
v0x7fffd0a030f0_0 .net "valid_out", 0 0, L_0x7fffd099d640;  alias, 1 drivers
E_0x7fffd09b03a0 .event posedge, v0x7fffd0a02b50_0;
L_0x7fffd0a05b90 .array/port v0x7fffd0a03050, L_0x7fffd0a05c30;
L_0x7fffd0a05c30 .concat [ 7 2 0 0], L_0x7fffd0a068e0, L_0x7f14d59600f0;
L_0x7fffd0a05e10 .array/port v0x7fffd0a02e10, L_0x7fffd0a05eb0;
L_0x7fffd0a05eb0 .concat [ 7 2 0 0], L_0x7fffd0a068e0, L_0x7f14d5960138;
L_0x7fffd0a06290 .array/port v0x7fffd0a02910, L_0x7fffd0a06330;
L_0x7fffd0a06330 .concat [ 7 2 0 0], L_0x7fffd0a068e0, L_0x7f14d5960180;
S_0x7fffd0a03320 .scope module, "match_encoder" "encoder" 3 105, 6 24 0, S_0x7fffd09d4e90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "out";
    .port_info 1 /INPUT 2 "in";
P_0x7fffd09d7c40 .param/l "IN_SIZE" 0 6 25, +C4<00000000000000000000000000000010>;
P_0x7fffd09d7c80 .param/l "OUT_SIZE" 0 6 26, +C4<000000000000000000000000000000010>;
v0x7fffd0a035b0_0 .net "in", 1 0, v0x7fffd0a03fb0_0;  1 drivers
v0x7fffd0a036b0_0 .var "out", 1 0;
E_0x7fffd09989a0 .event edge, v0x7fffd0a035b0_0;
    .scope S_0x7fffd09d68c0;
T_0 ;
    %wait E_0x7fffd09d3d40;
    %load/vec4 v0x7fffd09ff830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd09dc210_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fffd09dc210_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0x7fffd09dc210_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd09e2800, 0, 4;
    %load/vec4 v0x7fffd09dc210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd09dc210_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffd09e4540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7fffd09ff8f0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x7fffd09e2800, 4;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %pad/u 2;
    %load/vec4 v0x7fffd09ff8f0_0;
    %pad/u 9;
    %ix/vec4 4;
    %store/vec4a v0x7fffd09e2800, 4, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffd09d68c0;
T_1 ;
    %wait E_0x7fffd09e44b0;
    %load/vec4 v0x7fffd09ff8f0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x7fffd09e2800, 4;
    %store/vec4 v0x7fffd099c940_0, 0, 2;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffd09ffe00;
T_2 ;
    %wait E_0x7fffd09d3d40;
    %load/vec4 v0x7fffd0a01160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd0a00bd0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fffd0a00bd0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffd0a00bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd0a01470, 0, 4;
    %pushi/vec4 0, 0, 21;
    %ix/getv/s 3, v0x7fffd0a00bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd0a01230, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffd0a00bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd0a00d50, 0, 4;
    %load/vec4 v0x7fffd0a00bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd0a00bd0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffd09ffe00;
T_3 ;
    %wait E_0x7fffd0989b80;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffd0a01070_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd0a01470, 0, 4;
    %load/vec4 v0x7fffd0a012d0_0;
    %load/vec4 v0x7fffd0a01070_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd0a01230, 0, 4;
    %load/vec4 v0x7fffd0a00df0_0;
    %load/vec4 v0x7fffd0a01070_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd0a00d50, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffd0a01990;
T_4 ;
    %wait E_0x7fffd09d3d40;
    %load/vec4 v0x7fffd0a02d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd0a02790_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fffd0a02790_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffd0a02790_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd0a03050, 0, 4;
    %pushi/vec4 0, 0, 21;
    %ix/getv/s 3, v0x7fffd0a02790_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd0a02e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffd0a02790_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd0a02910, 0, 4;
    %load/vec4 v0x7fffd0a02790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd0a02790_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffd0a01990;
T_5 ;
    %wait E_0x7fffd09b03a0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffd0a02c10_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd0a03050, 0, 4;
    %load/vec4 v0x7fffd0a02ed0_0;
    %load/vec4 v0x7fffd0a02c10_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd0a02e10, 0, 4;
    %load/vec4 v0x7fffd0a029d0_0;
    %load/vec4 v0x7fffd0a02c10_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd0a02910, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffd0a03320;
T_6 ;
    %wait E_0x7fffd09989a0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd0a036b0_0, 0, 2;
T_6.0 ;
    %load/vec4 v0x7fffd0a036b0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7fffd0a035b0_0;
    %load/vec4 v0x7fffd0a036b0_0;
    %part/u 1;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_6.1, 8;
    %load/vec4 v0x7fffd0a036b0_0;
    %addi 1, 0, 2;
    %store/vec4 v0x7fffd0a036b0_0, 0, 2;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffd09d4e90;
T_7 ;
    %wait E_0x7fffd09d3d40;
    %load/vec4 v0x7fffd0a04110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffd0a03fb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffd0a03e30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd0a03cd0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fffd0a03d90_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffd0a04710_0;
    %shiftl 4;
    %assign/vec4 v0x7fffd0a03e30_0, 0;
    %load/vec4 v0x7fffd0a03d90_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x7fffd0a04710_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7fffd0a04070_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x7fffd0a03a70, 4;
    %assign/vec4 v0x7fffd0a03cd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd0a04560_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x7fffd0a04560_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.5, 5;
    %load/vec4 v0x7fffd0a04270_0;
    %ix/getv/s 4, v0x7fffd0a04560_0;
    %load/vec4a v0x7fffd0a04380, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffd0a04560_0;
    %load/vec4a v0x7fffd0a04460, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffd0a04560_0;
    %store/vec4 v0x7fffd0a03fb0_0, 4, 1;
    %load/vec4 v0x7fffd0a04560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd0a04560_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffd09d4e90;
T_8 ;
    %wait E_0x7fffd09a0b50;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd0a04560_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7fffd0a04560_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x7fffd0a04270_0;
    %ix/getv/s 4, v0x7fffd0a04560_0;
    %load/vec4a v0x7fffd0a04380, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffd0a04560_0;
    %load/vec4a v0x7fffd0a04460, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffd0a04560_0;
    %store/vec4 v0x7fffd0a03fb0_0, 4, 1;
    %load/vec4 v0x7fffd0a04560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd0a04560_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffd09d4e90;
T_9 ;
    %wait E_0x7fffd09a5970;
    %load/vec4 v0x7fffd0a03d90_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffd0a04710_0;
    %shiftl 4;
    %assign/vec4 v0x7fffd0a03e30_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fffd098d580;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd0a04e30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd0a05170_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x7fffd098d580;
T_11 ;
    %vpi_call 2 68 "$dumpfile", "lab06.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffd09d4e90 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fffd098d580;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd0a04a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd0a04ed0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd0a04a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd0a04ed0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd0a04a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd0a04ed0_0, 0, 1;
T_12.0 ;
    %delay 50000, 0;
    %load/vec4 v0x7fffd0a04a90_0;
    %inv;
    %store/vec4 v0x7fffd0a04a90_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x7fffd098d580;
T_13 ;
    %vpi_call 2 86 "$write", "Opening file..." {0 0 0};
    %vpi_func 2 87 "$fopen" 32, P_0x7fffd09acbe0, "r" {0 0 0};
    %store/vec4 v0x7fffd0a048a0_0, 0, 32;
    %vpi_func 2 88 "$feof" 32, v0x7fffd0a048a0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 89 "$display", "*** Cannot open trace file ***", v0x7fffd0a048a0_0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
T_13.0 ;
    %vpi_call 2 92 "$display", "Done" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7fffd098d580;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd0a04ca0_0, 0;
    %wait E_0x7fffd09a77a0;
T_14.0 ;
    %vpi_func 2 108 "$feof" 32, v0x7fffd0a048a0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.1, 4;
    %vpi_call 2 109 "$display", "End of file" {0 0 0};
    %vpi_call 2 110 "$display", "misses:         %7d", v0x7fffd0a04e30_0 {0 0 0};
    %vpi_call 2 111 "$display", "total accesses: %7d", v0x7fffd0a05170_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x7fffd0a04e30_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x7fffd0a05170_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 112 "$display", "Miss rate:      %7.2f", W<0,r> {0 1 0};
    %vpi_call 2 113 "$display", "Way bits:       %7d", P_0x7fffd09c1a40 {0 0 0};
    %vpi_call 2 114 "$display", "Set bits:       %7d", P_0x7fffd09c19c0 {0 0 0};
    %vpi_call 2 115 "$display", "Tag bits:       %7d", P_0x7fffd09c1a00 {0 0 0};
    %vpi_call 2 116 "$display", "Associativity:  %7d", P_0x7fffd09aca60 {0 0 0};
    %vpi_call 2 117 "$display", "Cache Size:     %7d", 32'sb00000000000000000001000000000000 {0 0 0};
    %vpi_call 2 118 "$display", "Replacement:    %7s", P_0x7fffd09acb20 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
T_14.1 ;
    %vpi_func 2 121 "$fscanf" 32, v0x7fffd0a048a0_0, "%x\012", v0x7fffd0a049a0_0 {0 0 0};
    %store/vec4 v0x7fffd0a05090_0, 0, 32;
    %wait E_0x7fffd09d3d40;
    %load/vec4 v0x7fffd0a05170_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffd0a05170_0, 0;
    %load/vec4 v0x7fffd0a04d90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.3, 6;
    %load/vec4 v0x7fffd0a04e30_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffd0a04e30_0, 0;
    %vpi_func 2 127 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x7fffd0a04b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd0a04ca0_0, 0;
T_14.3 ;
    %wait E_0x7fffd09d3d40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd0a04ca0_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "cache.v";
    "fifo_replacement.v";
    "set.v";
    "encoder.v";
