{
    "NameTable": {
        "pipe_mul_32b": [
            "pipe_mul_32b",
            "DLCLm",
            "module"
        ],
        "counter_0000": [
            "counter_0000",
            "DjtTS",
            "module"
        ],
        "counter_0001": [
            "counter_0001",
            "ZeHqI",
            "module"
        ],
        "pipe_mul_4b": [
            "pipe_mul_4b",
            "T2cGB",
            "module"
        ],
        "ctr_out_bank_32_half": [
            "ctr_out_bank_32_half",
            "rVj8u",
            "module"
        ],
        "counter_0002": [
            "counter_0002",
            "gfKFe",
            "module"
        ],
        "shift_reg_32b_q": [
            "shift_reg_32b_q",
            "aQCzp",
            "module"
        ],
        "ctr_out_bank_32_q": [
            "ctr_out_bank_32_q",
            "epzi0",
            "module"
        ],
        "comp_2b": [
            "comp_2b",
            "fA2Uu",
            "module"
        ],
        "comp_8b": [
            "comp_8b",
            "rpIIn",
            "module"
        ],
        "shift_reg_32b_e": [
            "shift_reg_32b_e",
            "U90WU",
            "module"
        ],
        "pipe_mul_5b_s_top": [
            "pipe_mul_5b_s_top",
            "gW5xg",
            "module"
        ],
        "det_stoch_mul": [
            "det_stoch_mul",
            "vKGVm",
            "module"
        ],
        "comp_10b": [
            "comp_10b",
            "ImfRL",
            "module"
        ],
        "ctr_out_bank_32_e": [
            "ctr_out_bank_32_e",
            "L1nah",
            "module"
        ],
        "prg_4b": [
            "prg_4b",
            "LqjQm",
            "module"
        ],
        "shift_reg_32b": [
            "shift_reg_32b",
            "IBJVr",
            "module"
        ],
        "pipe_mul_16b": [
            "pipe_mul_16b",
            "H4SVv",
            "module"
        ],
        "shift_reg_32b_half": [
            "shift_reg_32b_half",
            "SU8LJ",
            "module"
        ],
        "pipe_mul_8b": [
            "pipe_mul_8b",
            "LUu6B",
            "module"
        ],
        "ctr_out_bank_32": [
            "ctr_out_bank_32",
            "FpAYW",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 57788
    },
    "PEModules": [],
    "CompileStrategy": "fullobj",
    "stat": {
        "mopSpeed": 134763.92299770261,
        "ru_self_cgstart": {
            "ru_utime_sec": 0.090985999999999997,
            "ru_stime_sec": 0.030995000000000002,
            "ru_majflt": 0,
            "ru_maxrss_kb": 53912,
            "ru_minflt": 11939,
            "ru_nivcsw": 28,
            "ru_nvcsw": 153
        },
        "CodeGen(%)": 52.604052716570294,
        "totalObjSize": 304834,
        "outputSizePerQuad": 77.0,
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_majflt": 0,
            "ru_maxrss_kb": 0,
            "ru_minflt": 0,
            "ru_nivcsw": 0,
            "ru_nvcsw": 0
        },
        "mop/quad": 3.4690288044863626,
        "nQuads": 3923,
        "ru_self_end": {
            "ru_utime_sec": 0.19197,
            "ru_stime_sec": 0.048992000000000001,
            "ru_majflt": 0,
            "ru_maxrss_kb": 61208,
            "ru_minflt": 14219,
            "ru_nivcsw": 103,
            "ru_nvcsw": 262
        },
        "quadSpeed": 38847.738255565237,
        "nMops": 13609,
        "ru_childs_end": {
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_majflt": 0,
            "ru_maxrss_kb": 0,
            "ru_minflt": 0,
            "ru_nivcsw": 0,
            "ru_nvcsw": 0
        },
        "Frontend(%)": 47.395947283429699
    },
    "LVLData": [
        "SIM"
    ],
    "CurCompileUdps": {},
    "CurCompileModules": [
        "...MASTER...",
        "counter_0000",
        "counter_0001",
        "counter_0002",
        "comp_2b",
        "comp_8b",
        "comp_10b",
        "prg_4b",
        "det_stoch_mul",
        "shift_reg_32b",
        "shift_reg_32b_half",
        "shift_reg_32b_q",
        "shift_reg_32b_e",
        "pipe_mul_32b",
        "pipe_mul_16b",
        "pipe_mul_8b",
        "pipe_mul_4b",
        "ctr_out_bank_32",
        "ctr_out_bank_32_half",
        "ctr_out_bank_32_q",
        "ctr_out_bank_32_e",
        "pipe_mul_5b_s_top"
    ],
    "CompileProcesses": [
        "cgproc.29521.json"
    ],
    "Misc": {
        "archive_dir": "archive.0",
        "cwd": "/misc/scratch/ajgrosze/lpr/project/rtl/pipe_mul_5bit_s",
        "csrc_abs": "/misc/scratch/ajgrosze/lpr/project/rtl/pipe_mul_5bit_s/csrc",
        "csrc": "csrc",
        "daidir": "/misc/scratch/ajgrosze/lpr/project/rtl/pipe_mul_5bit_s/pipe_mul.daidir",
        "daidir_abs": "/misc/scratch/ajgrosze/lpr/project/rtl/pipe_mul_5bit_s/pipe_mul.daidir",
        "default_output_dir": "csrc"
    },
    "CompileStatus": "Successful"
}