Info: constrained 'led[7]' to bel 'X9/Y0/io1'
Info: constrained 'led[6]' to bel 'X6/Y0/io0'
Info: constrained 'led[5]' to bel 'X5/Y0/io0'
Info: constrained 'led[4]' to bel 'X6/Y31/io0'
Info: constrained 'led[3]' to bel 'X5/Y31/io0'
Info: constrained 'led[2]' to bel 'X19/Y0/io1'
Info: constrained 'led[1]' to bel 'X4/Y31/io0'
Info: constrained 'led[0]' to bel 'X13/Y0/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     3496 LCs used as LUT4 only
Info:      221 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      498 LCs used as DFF only
Info: Packing carries..
Info:        3 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info:   constrained ICESTORM_HFOSC 'OSCInst0_OSC' to X0/Y31/hfosc_1
Info:     Derived frequency constraint of 6.0 MHz for net clk
Info: Promoting globals..
Info: promoting clk_proc (fanout 621)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O [cen] (fanout 49)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O [cen] (fanout 32)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O [cen] (fanout 32)
Info: Constraining chains...
Info:        1 LCs used to legalise carry chains.
Info: Checksum: 0x9d3f6074

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xa510427a

Info: Device utilisation:
Info: 	         ICESTORM_LC:  4221/ 5280    79%
Info: 	        ICESTORM_RAM:    20/   30    66%
Info: 	               SB_IO:     8/   96     8%
Info: 	               SB_GB:     5/    8    62%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     1/    1   100%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 10 cells based on constraints.
Info: Creating initial analytic placement for 4120 cells, random placement wirelen = 100365.
Info:     at initial placer iter 0, wirelen = 763
Info:     at initial placer iter 1, wirelen = 753
Info:     at initial placer iter 2, wirelen = 754
Info:     at initial placer iter 3, wirelen = 754
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 754, spread = 45470, legal = 46641; time = 0.09s
Info:     at iteration #2, type ALL: wirelen solved = 1229, spread = 31104, legal = 33150; time = 0.12s
Info:     at iteration #3, type ALL: wirelen solved = 1968, spread = 29212, legal = 30383; time = 0.11s
Info:     at iteration #4, type ALL: wirelen solved = 2915, spread = 27026, legal = 28439; time = 0.11s
Info:     at iteration #5, type ALL: wirelen solved = 3507, spread = 26550, legal = 27604; time = 0.11s
Info:     at iteration #6, type ALL: wirelen solved = 4880, spread = 25466, legal = 26583; time = 0.11s
Info:     at iteration #7, type ALL: wirelen solved = 6195, spread = 25805, legal = 27013; time = 0.11s
Info:     at iteration #8, type ALL: wirelen solved = 7827, spread = 25845, legal = 26439; time = 0.10s
Info:     at iteration #9, type ALL: wirelen solved = 9336, spread = 24777, legal = 26135; time = 0.12s
Info:     at iteration #10, type ALL: wirelen solved = 10821, spread = 24388, legal = 25500; time = 0.10s
Info:     at iteration #11, type ALL: wirelen solved = 11797, spread = 24035, legal = 25550; time = 0.10s
Info:     at iteration #12, type ALL: wirelen solved = 12437, spread = 23821, legal = 25335; time = 0.14s
Info:     at iteration #13, type ALL: wirelen solved = 13129, spread = 23825, legal = 25388; time = 0.10s
Info:     at iteration #14, type ALL: wirelen solved = 13752, spread = 23279, legal = 24274; time = 0.10s
Info:     at iteration #15, type ALL: wirelen solved = 14174, spread = 22963, legal = 24108; time = 0.10s
Info:     at iteration #16, type ALL: wirelen solved = 14416, spread = 22894, legal = 23999; time = 0.10s
Info:     at iteration #17, type ALL: wirelen solved = 14828, spread = 22902, legal = 24251; time = 0.10s
Info:     at iteration #18, type ALL: wirelen solved = 14985, spread = 22619, legal = 23234; time = 0.10s
Info:     at iteration #19, type ALL: wirelen solved = 15458, spread = 22592, legal = 23581; time = 0.10s
Info:     at iteration #20, type ALL: wirelen solved = 15627, spread = 22628, legal = 23801; time = 0.10s
Info:     at iteration #21, type ALL: wirelen solved = 15916, spread = 22463, legal = 23497; time = 0.10s
Info:     at iteration #22, type ALL: wirelen solved = 16081, spread = 22453, legal = 23312; time = 0.10s
Info:     at iteration #23, type ALL: wirelen solved = 16242, spread = 22242, legal = 23011; time = 0.10s
Info:     at iteration #24, type ALL: wirelen solved = 16347, spread = 22135, legal = 23163; time = 0.10s
Info:     at iteration #25, type ALL: wirelen solved = 16584, spread = 22093, legal = 22865; time = 0.10s
Info:     at iteration #26, type ALL: wirelen solved = 16620, spread = 22069, legal = 22996; time = 0.10s
Info:     at iteration #27, type ALL: wirelen solved = 16750, spread = 21893, legal = 22999; time = 0.10s
Info:     at iteration #28, type ALL: wirelen solved = 16896, spread = 21897, legal = 22958; time = 0.11s
Info:     at iteration #29, type ALL: wirelen solved = 17042, spread = 21942, legal = 23043; time = 0.10s
Info:     at iteration #30, type ALL: wirelen solved = 17021, spread = 21913, legal = 22640; time = 0.09s
Info:     at iteration #31, type ALL: wirelen solved = 17275, spread = 21937, legal = 22915; time = 0.10s
Info:     at iteration #32, type ALL: wirelen solved = 17343, spread = 22020, legal = 22868; time = 0.09s
Info:     at iteration #33, type ALL: wirelen solved = 17407, spread = 22016, legal = 22625; time = 0.09s
Info:     at iteration #34, type ALL: wirelen solved = 17469, spread = 21840, legal = 22503; time = 0.09s
Info:     at iteration #35, type ALL: wirelen solved = 17468, spread = 21901, legal = 23088; time = 0.10s
Info:     at iteration #36, type ALL: wirelen solved = 17530, spread = 21942, legal = 22573; time = 0.09s
Info:     at iteration #37, type ALL: wirelen solved = 17564, spread = 21838, legal = 22551; time = 0.09s
Info:     at iteration #38, type ALL: wirelen solved = 17605, spread = 21946, legal = 22619; time = 0.09s
Info:     at iteration #39, type ALL: wirelen solved = 17680, spread = 21890, legal = 22590; time = 0.09s
Info: HeAP Placer Time: 5.40s
Info:   of which solving equations: 2.84s
Info:   of which spreading cells: 0.76s
Info:   of which strict legalisation: 0.31s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 1691, wirelen = 22503
Info:   at iteration #5: temp = 0.000000, timing cost = 1388, wirelen = 20184
Info:   at iteration #10: temp = 0.000000, timing cost = 1355, wirelen = 19552
Info:   at iteration #15: temp = 0.000000, timing cost = 1347, wirelen = 19242
Info:   at iteration #20: temp = 0.000000, timing cost = 1342, wirelen = 19141
Info:   at iteration #25: temp = 0.000000, timing cost = 1342, wirelen = 19108
Info:   at iteration #27: temp = 0.000000, timing cost = 1342, wirelen = 19100 
Info: SA placement time 5.75s

Info: Max frequency for clock               'clk': 15.20 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 13.73 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk               -> <async>                  : 6.26 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 61.29 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 77.32 ns

Info: Slack histogram:
Info:  legend: * represents 7 endpoint(s)
Info:          + represents [1,7) endpoint(s)
Info: [ 10517,  18110) |+
Info: [ 18110,  25703) |**+
Info: [ 25703,  33296) |**+
Info: [ 33296,  40889) |****+
Info: [ 40889,  48482) |*****************+
Info: [ 48482,  56075) |****************+
Info: [ 56075,  63668) |**********+
Info: [ 63668,  71261) |*******************************************************+
Info: [ 71261,  78854) |************************************************************ 
Info: [ 78854,  86447) |*********************+
Info: [ 86447,  94040) |*+
Info: [ 94040, 101633) |+
Info: [101633, 109226) |+
Info: [109226, 116819) |*+
Info: [116819, 124412) |*+
Info: [124412, 132005) | 
Info: [132005, 139598) |******+
Info: [139598, 147191) |****************+
Info: [147191, 154784) |******************+
Info: [154784, 162377) |*************************+
Info: Checksum: 0x4104be38

Info: Routing..
Info: Setting up routing queue.
Info: Routing 13909 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       21        978 |   21   978 |     12935|       0.22       0.22|
Info:       2000 |      139       1860 |  118   882 |     12093|       0.17       0.39|
Info:       3000 |      348       2651 |  209   791 |     11395|       0.24       0.63|
Info:       4000 |      718       3281 |  370   630 |     10882|       0.27       0.90|
Info:       5000 |      954       4045 |  236   764 |     10207|       0.51       1.41|
Info:       6000 |      987       5012 |   33   967 |      9292|       0.45       1.86|
Info:       7000 |     1073       5926 |   86   914 |      8437|       0.43       2.29|
Info:       8000 |     1188       6811 |  115   885 |      7599|       0.24       2.53|
Info:       9000 |     1398       7601 |  210   790 |      7029|       0.54       3.07|
Info:      10000 |     1638       8361 |  240   760 |      6463|       0.56       3.63|
Info:      11000 |     1960       9039 |  322   678 |      6025|       0.50       4.13|
Info:      12000 |     2352       9647 |  392   608 |      5664|       0.64       4.77|
Info:      13000 |     2821      10178 |  469   531 |      5457|       0.75       5.51|
Info:      14000 |     3291      10708 |  470   530 |      5269|       0.82       6.34|
Info:      15000 |     3721      11278 |  430   570 |      4999|       0.84       7.18|
Info:      16000 |     4222      11777 |  501   499 |      4814|       0.89       8.07|
Info:      17000 |     4738      12261 |  516   484 |      4678|       0.88       8.95|
Info:      18000 |     5239      12760 |  501   499 |      4481|       0.77       9.72|
Info:      19000 |     5772      13227 |  533   467 |      4302|       0.97      10.69|
Info:      20000 |     6245      13754 |  473   527 |      4064|       0.82      11.51|
Info:      21000 |     6776      14223 |  531   469 |      3914|       0.77      12.28|
Info:      22000 |     7263      14736 |  487   513 |      3731|       0.88      13.16|
Info:      23000 |     7797      15202 |  534   466 |      3608|       0.89      14.06|
Info:      24000 |     8338      15661 |  541   459 |      3399|       1.03      15.09|
Info:      25000 |     8827      16172 |  489   511 |      3306|       1.07      16.16|
Info:      26000 |     9266      16733 |  439   561 |      3003|       0.98      17.14|
Info:      27000 |     9751      17248 |  485   515 |      2822|       1.16      18.30|
Info:      28000 |    10104      17895 |  353   647 |      2579|       0.82      19.11|
Info:      29000 |    10582      18417 |  478   522 |      2376|       1.20      20.32|
Info:      30000 |    11068      18931 |  486   514 |      2292|       1.08      21.40|
Info:      31000 |    11587      19412 |  519   481 |      2202|       1.01      22.42|
Info:      32000 |    12039      19960 |  452   548 |      1983|       1.33      23.75|
Info:      33000 |    12550      20449 |  511   489 |      1930|       1.23      24.98|
Info:      34000 |    13095      20904 |  545   455 |      1862|       1.41      26.39|
Info:      35000 |    13493      21506 |  398   602 |      1757|       1.07      27.45|
Info:      36000 |    14007      21992 |  514   486 |      1687|       1.10      28.55|
Info:      37000 |    14381      22618 |  374   626 |      1595|       0.78      29.33|
Info:      38000 |    14838      23161 |  457   543 |      1487|       1.17      30.50|
Info:      39000 |    15296      23703 |  458   542 |      1398|       1.28      31.78|
Info:      40000 |    15824      24175 |  528   472 |      1284|       0.98      32.76|
Info:      41000 |    16290      24709 |  466   534 |      1277|       1.10      33.85|
Info:      42000 |    16754      25245 |  464   536 |      1248|       1.03      34.88|
Info:      43000 |    17303      25696 |  549   451 |      1202|       1.07      35.96|
Info:      44000 |    17748      26251 |  445   555 |      1149|       1.15      37.10|
Info:      45000 |    18161      26838 |  413   587 |      1111|       1.03      38.14|
Info:      46000 |    18732      27267 |  571   429 |      1044|       1.17      39.31|
Info:      47000 |    19294      27705 |  562   438 |       985|       0.94      40.25|
Info:      48000 |    19792      28207 |  498   502 |       962|       1.08      41.33|
Info:      49000 |    20250      28749 |  458   542 |       833|       0.94      42.27|
Info:      50000 |    20576      29423 |  326   674 |       694|       0.83      43.10|
Info:      51000 |    21080      29919 |  504   496 |       662|       0.97      44.07|
Info:      52000 |    21570      30429 |  490   510 |       622|       0.97      45.04|
Info:      53000 |    21987      31012 |  417   583 |       607|       0.92      45.95|
Info:      54000 |    22483      31516 |  496   504 |       584|       1.12      47.08|
Info:      55000 |    22963      32036 |  480   520 |       524|       1.39      48.47|
Info:      56000 |    23490      32509 |  527   473 |       482|       1.45      49.92|
Info:      57000 |    23998      33001 |  508   492 |       466|       1.08      51.00|
Info:      58000 |    24475      33524 |  477   523 |       425|       1.03      52.03|
Info:      59000 |    24986      34013 |  511   489 |       441|       1.15      53.18|
Info:      60000 |    25522      34477 |  536   464 |       401|       1.25      54.43|
Info:      61000 |    25834      35165 |  312   688 |       148|       1.09      55.51|
Info:      61886 |    26311      35575 |  477   410 |         0|       1.08      56.59|
Info: Routing complete.
Info: Router1 time 56.59s
Info: Checksum: 0x61bc8fbd

Info: Critical path report for clock 'clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_30_LC.O
Info:  1.8  3.2    Net data_out[1] budget 2.546000 ns (12,11) -> (13,12)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_30_LC.I2
Info:  1.2  4.4  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_30_LC.O
Info:  3.0  7.3    Net processor.dataMemOut_fwd_mux_out[1] budget -0.174000 ns (13,12) -> (15,14)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_30_LC.I2
Info:  1.2  8.5  Source processor.mem_fwd2_mux.out_SB_LUT4_O_30_LC.O
Info:  1.8 10.3    Net processor.mem_fwd2_mux_out[1] budget 1.785000 ns (15,14) -> (15,14)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_30_LC.I1
Info:  1.2 11.5  Source processor.wb_fwd2_mux.out_SB_LUT4_O_30_LC.O
Info:  4.8 16.3    Net data_WrData[1] budget 2.006000 ns (15,14) -> (21,25)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_30_LC.I1
Info:  1.2 17.5  Source processor.alu_mux.out_SB_LUT4_O_30_LC.O
Info:  3.6 21.1    Net processor.alu_mux_out[1] budget 3.036000 ns (21,25) -> (18,19)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_29_LC.I3
Info:  0.9 22.0  Source processor.alu_main.adder_input_b_SB_LUT4_O_29_LC.O
Info:  1.8 23.8    Net processor.alu_main.adder_input_b[1] budget 0.988000 ns (18,19) -> (17,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_24_LC.I1
Info:  0.7 24.4  Source processor.alu_main.adder_output_SB_LUT4_O_24_LC.COUT
Info:  0.0 24.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (17,18) -> (17,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_21_LC.CIN
Info:  0.3 24.7  Source processor.alu_main.adder_output_SB_LUT4_O_21_LC.COUT
Info:  0.0 24.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (17,18) -> (17,18)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 25.0  Source processor.alu_main.ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 25.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (17,18) -> (17,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_20_LC.CIN
Info:  0.3 25.3  Source processor.alu_main.adder_output_SB_LUT4_O_20_LC.COUT
Info:  0.0 25.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (17,18) -> (17,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_19_LC.CIN
Info:  0.3 25.5  Source processor.alu_main.adder_output_SB_LUT4_O_19_LC.COUT
Info:  0.0 25.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (17,18) -> (17,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.CIN
Info:  0.3 25.8  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.COUT
Info:  0.6 26.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (17,18) -> (17,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_17_LC.CIN
Info:  0.3 26.7  Source processor.alu_main.adder_output_SB_LUT4_O_17_LC.COUT
Info:  0.0 26.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (17,19) -> (17,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 26.9  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.0 26.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (17,19) -> (17,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_15_LC.CIN
Info:  0.3 27.2  Source processor.alu_main.adder_output_SB_LUT4_O_15_LC.COUT
Info:  0.0 27.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (17,19) -> (17,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 27.5  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.0 27.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (17,19) -> (17,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 27.8  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 27.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (17,19) -> (17,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_12_LC.CIN
Info:  0.3 28.1  Source processor.alu_main.adder_output_SB_LUT4_O_12_LC.COUT
Info:  0.0 28.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (17,19) -> (17,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 28.3  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.0 28.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (17,19) -> (17,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 28.6  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.6 29.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (17,19) -> (17,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 29.4  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.0 29.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (17,20) -> (17,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 29.7  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  0.0 29.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (17,20) -> (17,20)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 30.0  Source processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 30.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (17,20) -> (17,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.CIN
Info:  0.3 30.3  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.COUT
Info:  0.0 30.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (17,20) -> (17,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.CIN
Info:  0.3 30.6  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.COUT
Info:  0.7 31.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.660000 ns (17,20) -> (17,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.I3
Info:  0.9 32.1  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.O
Info:  2.8 34.9    Net processor.alu_main.adder_output[20] budget 1.997000 ns (17,20) -> (21,20)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I0
Info:  1.3 36.2  Source processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 38.0    Net processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3 budget 1.887000 ns (21,20) -> (22,21)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_LC.I3
Info:  0.9 38.9  Source processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_LC.O
Info:  1.8 40.6    Net processor.alu_main.ALUOut_SB_LUT4_O_16_I3 budget 1.788000 ns (22,21) -> (22,21)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_16_LC.I3
Info:  0.9 41.5  Source processor.alu_main.ALUOut_SB_LUT4_O_16_LC.O
Info:  4.1 45.6    Net processor.alu_result[20] budget 3.000000 ns (22,21) -> (16,16)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_11_LC.I1
Info:  1.2 46.9  Source processor.lui_mux.out_SB_LUT4_O_11_LC.O
Info:  1.8 48.6    Net data_addr[20] budget 4.938000 ns (16,16) -> (15,16)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 49.8  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.5 53.3    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 4.938000 ns (15,16) -> (20,13)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 54.5  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 56.3    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3 budget 4.629000 ns (20,13) -> (20,13)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.I3
Info:  0.9 57.2  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.O
Info:  4.1 61.3    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0 budget 4.629000 ns (20,13) -> (14,18)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.I0
Info:  1.3 62.6  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  5.6 68.2    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O budget 7.293000 ns (14,18) -> (11,1)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_DFFLC.CEN
Info:  0.1 68.3  Setup data_mem_inst.led_reg_SB_DFFE_Q_DFFLC.CEN
Info: 22.6 ns logic, 45.7 ns routing

Info: Critical path report for clock 'clk_proc_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_3_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[151] budget 0.785000 ns (12,28) -> (13,27)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.I2
Info:  1.2  4.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.O
Info:  1.8  6.1    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0 budget 0.785000 ns (13,27) -> (13,27)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.I0
Info:  1.3  7.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.O
Info:  1.8  9.2    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O budget 0.786000 ns (13,27) -> (14,27)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 10.0  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  4.4 14.4    Net processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1 budget 1.785000 ns (14,27) -> (15,13)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I1
Info:  1.2 15.6  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  3.6 19.2    Net processor.mfwd2 budget 3.037000 ns (15,13) -> (17,7)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I3
Info:  0.9 20.1  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 21.9    Net processor.mem_fwd2_mux_out[0] budget 0.987000 ns (17,7) -> (17,7)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 23.1  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  4.9 28.0    Net data_WrData[0] budget 1.876000 ns (17,7) -> (21,23)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 29.2  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  3.5 32.7    Net processor.alu_mux_out[0] budget 1.872000 ns (21,23) -> (18,19)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.I3
Info:  0.9 33.5  Source processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.O
Info:  1.8 35.3    Net processor.alu_main.adder_input_b[0] budget 2.036000 ns (18,19) -> (17,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.I1
Info:  0.7 36.0  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 36.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[2] budget 0.000000 ns (17,18) -> (17,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_24_LC.CIN
Info:  0.3 36.2  Source processor.alu_main.adder_output_SB_LUT4_O_24_LC.COUT
Info:  0.0 36.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (17,18) -> (17,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_21_LC.CIN
Info:  0.3 36.5  Source processor.alu_main.adder_output_SB_LUT4_O_21_LC.COUT
Info:  0.0 36.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (17,18) -> (17,18)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 36.8  Source processor.alu_main.ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 36.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (17,18) -> (17,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_20_LC.CIN
Info:  0.3 37.1  Source processor.alu_main.adder_output_SB_LUT4_O_20_LC.COUT
Info:  0.0 37.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (17,18) -> (17,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_19_LC.CIN
Info:  0.3 37.4  Source processor.alu_main.adder_output_SB_LUT4_O_19_LC.COUT
Info:  0.0 37.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (17,18) -> (17,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.CIN
Info:  0.3 37.6  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.COUT
Info:  0.6 38.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (17,18) -> (17,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_17_LC.CIN
Info:  0.3 38.5  Source processor.alu_main.adder_output_SB_LUT4_O_17_LC.COUT
Info:  0.0 38.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (17,19) -> (17,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 38.7  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.0 38.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (17,19) -> (17,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_15_LC.CIN
Info:  0.3 39.0  Source processor.alu_main.adder_output_SB_LUT4_O_15_LC.COUT
Info:  0.0 39.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (17,19) -> (17,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 39.3  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.0 39.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (17,19) -> (17,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 39.6  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 39.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (17,19) -> (17,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_12_LC.CIN
Info:  0.3 39.9  Source processor.alu_main.adder_output_SB_LUT4_O_12_LC.COUT
Info:  0.0 39.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (17,19) -> (17,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 40.1  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.0 40.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (17,19) -> (17,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 40.4  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.6 41.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (17,19) -> (17,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 41.2  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.0 41.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (17,20) -> (17,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 41.5  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  0.0 41.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (17,20) -> (17,20)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 41.8  Source processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 41.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (17,20) -> (17,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.CIN
Info:  0.3 42.1  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.COUT
Info:  0.0 42.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (17,20) -> (17,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.CIN
Info:  0.3 42.4  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.COUT
Info:  0.0 42.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.000000 ns (17,20) -> (17,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 42.6  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.0 42.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[22] budget 0.000000 ns (17,20) -> (17,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.CIN
Info:  0.3 42.9  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.COUT
Info:  0.0 42.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[23] budget 0.000000 ns (17,20) -> (17,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_2_LC.CIN
Info:  0.3 43.2  Source processor.alu_main.adder_output_SB_LUT4_O_2_LC.COUT
Info:  0.6 43.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[24] budget 0.560000 ns (17,20) -> (17,21)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_1_LC.CIN
Info:  0.3 44.0  Source processor.alu_main.adder_output_SB_LUT4_O_1_LC.COUT
Info:  0.0 44.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[25] budget 0.000000 ns (17,21) -> (17,21)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_LC.CIN
Info:  0.3 44.3  Source processor.alu_main.adder_output_SB_LUT4_O_LC.COUT
Info:  0.0 44.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[26] budget 0.000000 ns (17,21) -> (17,21)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_28_LC.CIN
Info:  0.3 44.6  Source processor.alu_main.adder_output_SB_LUT4_O_28_LC.COUT
Info:  0.0 44.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[27] budget 0.000000 ns (17,21) -> (17,21)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_27_LC.CIN
Info:  0.3 44.9  Source processor.alu_main.adder_output_SB_LUT4_O_27_LC.COUT
Info:  0.0 44.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[28] budget 0.000000 ns (17,21) -> (17,21)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_26_LC.CIN
Info:  0.3 45.1  Source processor.alu_main.adder_output_SB_LUT4_O_26_LC.COUT
Info:  0.0 45.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[29] budget 0.000000 ns (17,21) -> (17,21)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_25_LC.CIN
Info:  0.3 45.4  Source processor.alu_main.adder_output_SB_LUT4_O_25_LC.COUT
Info:  0.0 45.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[30] budget 0.000000 ns (17,21) -> (17,21)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_23_LC.CIN
Info:  0.3 45.7  Source processor.alu_main.adder_output_SB_LUT4_O_23_LC.COUT
Info:  0.0 45.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[31] budget 0.000000 ns (17,21) -> (17,21)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 46.0  Source processor.alu_main.ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  1.2 47.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[32] budget 1.220000 ns (17,21) -> (17,22)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_22_LC.I3
Info:  0.9 48.1  Source processor.alu_main.adder_output_SB_LUT4_O_22_LC.O
Info:  1.8 49.8    Net processor.alu_main.adder_output[31] budget 2.122000 ns (17,22) -> (18,21)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 51.1  Source processor.alu_main.ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.8 53.9    Net processor.alu_main.ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 1.879000 ns (18,21) -> (21,21)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 55.1  Source processor.alu_main.ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 56.9    Net processor.alu_main.ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3 budget 1.201000 ns (21,21) -> (22,21)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_LC.I3
Info:  0.9 57.7  Source processor.alu_main.ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_LC.O
Info:  3.1 60.8    Net processor.alu_main.ALUOut_SB_LUT4_O_4_I3 budget 1.786000 ns (22,21) -> (22,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_4_LC.I3
Info:  0.9 61.7  Source processor.alu_main.ALUOut_SB_LUT4_O_4_LC.O
Info:  1.8 63.4    Net processor.alu_result[0] budget 2.082000 ns (22,17) -> (21,17)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 64.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  2.3 66.9    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 budget 1.201000 ns (21,17) -> (20,17)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 67.8  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 69.6    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1 budget 2.066000 ns (20,17) -> (20,16)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 70.8  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.8 73.7    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2 budget 2.175000 ns (20,16) -> (15,16)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info:  1.2 74.8  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info: 28.7 ns logic, 46.1 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.led_reg_SB_DFFE_Q_6_DFFLC.O
Info:  4.8  6.2    Net led[1]$SB_IO_OUT budget 81.943001 ns (11,19) -> (4,31)
Info:                Sink led[1]$sb_io.D_OUT_0
Info: 1.4 ns logic, 4.8 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_30_LC.O
Info:  1.8  3.2    Net data_out[1] budget 2.546000 ns (12,11) -> (13,12)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_30_LC.I2
Info:  1.2  4.4  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_30_LC.O
Info:  3.0  7.3    Net processor.dataMemOut_fwd_mux_out[1] budget -0.174000 ns (13,12) -> (15,14)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_30_LC.I2
Info:  1.2  8.5  Source processor.mem_fwd2_mux.out_SB_LUT4_O_30_LC.O
Info:  1.8 10.3    Net processor.mem_fwd2_mux_out[1] budget 1.785000 ns (15,14) -> (15,14)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_30_LC.I1
Info:  1.2 11.5  Source processor.wb_fwd2_mux.out_SB_LUT4_O_30_LC.O
Info:  4.8 16.3    Net data_WrData[1] budget 2.006000 ns (15,14) -> (21,25)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_30_LC.I1
Info:  1.2 17.5  Source processor.alu_mux.out_SB_LUT4_O_30_LC.O
Info:  3.6 21.1    Net processor.alu_mux_out[1] budget 3.036000 ns (21,25) -> (18,19)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_29_LC.I3
Info:  0.9 22.0  Source processor.alu_main.adder_input_b_SB_LUT4_O_29_LC.O
Info:  1.8 23.8    Net processor.alu_main.adder_input_b[1] budget 0.988000 ns (18,19) -> (17,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_24_LC.I1
Info:  0.7 24.4  Source processor.alu_main.adder_output_SB_LUT4_O_24_LC.COUT
Info:  0.0 24.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (17,18) -> (17,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_21_LC.CIN
Info:  0.3 24.7  Source processor.alu_main.adder_output_SB_LUT4_O_21_LC.COUT
Info:  0.0 24.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (17,18) -> (17,18)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 25.0  Source processor.alu_main.ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 25.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (17,18) -> (17,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_20_LC.CIN
Info:  0.3 25.3  Source processor.alu_main.adder_output_SB_LUT4_O_20_LC.COUT
Info:  0.0 25.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (17,18) -> (17,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_19_LC.CIN
Info:  0.3 25.5  Source processor.alu_main.adder_output_SB_LUT4_O_19_LC.COUT
Info:  0.0 25.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (17,18) -> (17,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.CIN
Info:  0.3 25.8  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.COUT
Info:  0.6 26.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (17,18) -> (17,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_17_LC.CIN
Info:  0.3 26.7  Source processor.alu_main.adder_output_SB_LUT4_O_17_LC.COUT
Info:  0.0 26.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (17,19) -> (17,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 26.9  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.0 26.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (17,19) -> (17,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_15_LC.CIN
Info:  0.3 27.2  Source processor.alu_main.adder_output_SB_LUT4_O_15_LC.COUT
Info:  0.0 27.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (17,19) -> (17,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 27.5  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.0 27.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (17,19) -> (17,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 27.8  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 27.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (17,19) -> (17,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_12_LC.CIN
Info:  0.3 28.1  Source processor.alu_main.adder_output_SB_LUT4_O_12_LC.COUT
Info:  0.0 28.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (17,19) -> (17,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 28.3  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.0 28.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (17,19) -> (17,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 28.6  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.6 29.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (17,19) -> (17,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 29.4  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.0 29.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (17,20) -> (17,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 29.7  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  0.0 29.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (17,20) -> (17,20)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 30.0  Source processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 30.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (17,20) -> (17,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.CIN
Info:  0.3 30.3  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.COUT
Info:  0.0 30.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (17,20) -> (17,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.CIN
Info:  0.3 30.6  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.COUT
Info:  0.0 30.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.000000 ns (17,20) -> (17,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 30.8  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.0 30.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[22] budget 0.000000 ns (17,20) -> (17,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.CIN
Info:  0.3 31.1  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.COUT
Info:  0.0 31.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[23] budget 0.000000 ns (17,20) -> (17,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_2_LC.CIN
Info:  0.3 31.4  Source processor.alu_main.adder_output_SB_LUT4_O_2_LC.COUT
Info:  0.6 31.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[24] budget 0.560000 ns (17,20) -> (17,21)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_1_LC.CIN
Info:  0.3 32.2  Source processor.alu_main.adder_output_SB_LUT4_O_1_LC.COUT
Info:  0.0 32.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[25] budget 0.000000 ns (17,21) -> (17,21)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_LC.CIN
Info:  0.3 32.5  Source processor.alu_main.adder_output_SB_LUT4_O_LC.COUT
Info:  0.0 32.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[26] budget 0.000000 ns (17,21) -> (17,21)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_28_LC.CIN
Info:  0.3 32.8  Source processor.alu_main.adder_output_SB_LUT4_O_28_LC.COUT
Info:  0.0 32.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[27] budget 0.000000 ns (17,21) -> (17,21)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_27_LC.CIN
Info:  0.3 33.1  Source processor.alu_main.adder_output_SB_LUT4_O_27_LC.COUT
Info:  0.0 33.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[28] budget 0.000000 ns (17,21) -> (17,21)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_26_LC.CIN
Info:  0.3 33.3  Source processor.alu_main.adder_output_SB_LUT4_O_26_LC.COUT
Info:  0.0 33.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[29] budget 0.000000 ns (17,21) -> (17,21)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_25_LC.CIN
Info:  0.3 33.6  Source processor.alu_main.adder_output_SB_LUT4_O_25_LC.COUT
Info:  0.0 33.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[30] budget 0.000000 ns (17,21) -> (17,21)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_23_LC.CIN
Info:  0.3 33.9  Source processor.alu_main.adder_output_SB_LUT4_O_23_LC.COUT
Info:  0.0 33.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[31] budget 0.000000 ns (17,21) -> (17,21)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 34.2  Source processor.alu_main.ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  1.2 35.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[32] budget 1.220000 ns (17,21) -> (17,22)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_22_LC.I3
Info:  0.9 36.3  Source processor.alu_main.adder_output_SB_LUT4_O_22_LC.O
Info:  1.8 38.0    Net processor.alu_main.adder_output[31] budget 2.122000 ns (17,22) -> (18,21)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 39.3  Source processor.alu_main.ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.8 42.1    Net processor.alu_main.ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 1.879000 ns (18,21) -> (21,21)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 43.3  Source processor.alu_main.ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 45.1    Net processor.alu_main.ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3 budget 1.201000 ns (21,21) -> (22,21)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_LC.I3
Info:  0.9 45.9  Source processor.alu_main.ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_LC.O
Info:  3.1 49.0    Net processor.alu_main.ALUOut_SB_LUT4_O_4_I3 budget 1.786000 ns (22,21) -> (22,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_4_LC.I3
Info:  0.9 49.9  Source processor.alu_main.ALUOut_SB_LUT4_O_4_LC.O
Info:  1.8 51.6    Net processor.alu_result[0] budget 2.082000 ns (22,17) -> (21,17)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 52.8  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  2.3 55.1    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 budget 1.201000 ns (21,17) -> (20,17)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 56.0  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 57.8    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1 budget 2.066000 ns (20,17) -> (20,16)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 59.0  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.8 61.9    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2 budget 2.175000 ns (20,16) -> (15,16)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info:  1.2 63.0  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info: 25.4 ns logic, 37.6 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge clk':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_3_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[151] budget 0.785000 ns (12,28) -> (13,27)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.I2
Info:  1.2  4.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.O
Info:  1.8  6.1    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0 budget 0.785000 ns (13,27) -> (13,27)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.I0
Info:  1.3  7.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.O
Info:  1.8  9.2    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O budget 0.786000 ns (13,27) -> (14,27)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 10.0  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  4.4 14.4    Net processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1 budget 1.785000 ns (14,27) -> (15,13)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I1
Info:  1.2 15.6  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  3.6 19.2    Net processor.mfwd2 budget 3.037000 ns (15,13) -> (17,7)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I3
Info:  0.9 20.1  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 21.9    Net processor.mem_fwd2_mux_out[0] budget 0.987000 ns (17,7) -> (17,7)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 23.1  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  4.9 28.0    Net data_WrData[0] budget 1.876000 ns (17,7) -> (21,23)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 29.2  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  3.5 32.7    Net processor.alu_mux_out[0] budget 1.872000 ns (21,23) -> (18,19)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.I3
Info:  0.9 33.5  Source processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.O
Info:  1.8 35.3    Net processor.alu_main.adder_input_b[0] budget 2.036000 ns (18,19) -> (17,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.I1
Info:  0.7 36.0  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 36.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[2] budget 0.000000 ns (17,18) -> (17,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_24_LC.CIN
Info:  0.3 36.2  Source processor.alu_main.adder_output_SB_LUT4_O_24_LC.COUT
Info:  0.0 36.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (17,18) -> (17,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_21_LC.CIN
Info:  0.3 36.5  Source processor.alu_main.adder_output_SB_LUT4_O_21_LC.COUT
Info:  0.0 36.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (17,18) -> (17,18)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 36.8  Source processor.alu_main.ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 36.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (17,18) -> (17,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_20_LC.CIN
Info:  0.3 37.1  Source processor.alu_main.adder_output_SB_LUT4_O_20_LC.COUT
Info:  0.0 37.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (17,18) -> (17,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_19_LC.CIN
Info:  0.3 37.4  Source processor.alu_main.adder_output_SB_LUT4_O_19_LC.COUT
Info:  0.0 37.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (17,18) -> (17,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.CIN
Info:  0.3 37.6  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.COUT
Info:  0.6 38.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (17,18) -> (17,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_17_LC.CIN
Info:  0.3 38.5  Source processor.alu_main.adder_output_SB_LUT4_O_17_LC.COUT
Info:  0.0 38.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (17,19) -> (17,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 38.7  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.0 38.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (17,19) -> (17,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_15_LC.CIN
Info:  0.3 39.0  Source processor.alu_main.adder_output_SB_LUT4_O_15_LC.COUT
Info:  0.0 39.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (17,19) -> (17,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 39.3  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.0 39.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (17,19) -> (17,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 39.6  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 39.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (17,19) -> (17,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_12_LC.CIN
Info:  0.3 39.9  Source processor.alu_main.adder_output_SB_LUT4_O_12_LC.COUT
Info:  0.0 39.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (17,19) -> (17,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 40.1  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.0 40.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (17,19) -> (17,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 40.4  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.6 41.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (17,19) -> (17,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 41.2  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.0 41.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (17,20) -> (17,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 41.5  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  0.0 41.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (17,20) -> (17,20)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 41.8  Source processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 41.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (17,20) -> (17,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.CIN
Info:  0.3 42.1  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.COUT
Info:  0.0 42.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (17,20) -> (17,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.CIN
Info:  0.3 42.4  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.COUT
Info:  0.7 43.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.660000 ns (17,20) -> (17,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.I3
Info:  0.9 43.9  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.O
Info:  2.8 46.7    Net processor.alu_main.adder_output[20] budget 1.997000 ns (17,20) -> (21,20)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I0
Info:  1.3 48.0  Source processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 49.8    Net processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3 budget 1.887000 ns (21,20) -> (22,21)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_LC.I3
Info:  0.9 50.7  Source processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_LC.O
Info:  1.8 52.4    Net processor.alu_main.ALUOut_SB_LUT4_O_16_I3 budget 1.788000 ns (22,21) -> (22,21)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_16_LC.I3
Info:  0.9 53.3  Source processor.alu_main.ALUOut_SB_LUT4_O_16_LC.O
Info:  4.1 57.4    Net processor.alu_result[20] budget 3.000000 ns (22,21) -> (16,16)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_11_LC.I1
Info:  1.2 58.7  Source processor.lui_mux.out_SB_LUT4_O_11_LC.O
Info:  1.8 60.4    Net data_addr[20] budget 4.938000 ns (16,16) -> (15,16)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 61.6  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.5 65.1    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 4.938000 ns (15,16) -> (20,13)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 66.3  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 68.1    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3 budget 4.629000 ns (20,13) -> (20,13)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.I3
Info:  0.9 69.0  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.O
Info:  4.1 73.1    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0 budget 4.629000 ns (20,13) -> (14,18)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.I0
Info:  1.3 74.4  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  5.6 80.0    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O budget 7.293000 ns (14,18) -> (11,1)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_DFFLC.CEN
Info:  0.1 80.1  Setup data_mem_inst.led_reg_SB_DFFE_Q_DFFLC.CEN
Info: 25.9 ns logic, 54.2 ns routing

Info: Max frequency for clock               'clk': 14.65 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 13.37 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk               -> <async>                  : 6.18 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 63.01 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 80.08 ns

Info: Slack histogram:
Info:  legend: * represents 6 endpoint(s)
Info:          + represents [1,6) endpoint(s)
Info: [  8519,  16212) |+
Info: [ 16212,  23905) |**+
Info: [ 23905,  31598) |**+
Info: [ 31598,  39291) |****+
Info: [ 39291,  46984) |***************+
Info: [ 46984,  54677) |*********************+
Info: [ 54677,  62370) |***********+
Info: [ 62370,  70063) |**********************************************************+
Info: [ 70063,  77756) |************************************************************ 
Info: [ 77756,  85449) |**********************************************+
Info: [ 85449,  93142) |*+
Info: [ 93142, 100835) |*+
Info: [100835, 108528) |+
Info: [108528, 116221) |*+
Info: [116221, 123914) |*+
Info: [123914, 131607) | 
Info: [131607, 139300) |**+
Info: [139300, 146993) |******************+
Info: [146993, 154686) |***************************+
Info: [154686, 162379) |*****************************+
