<root><simulation><result_generated_time />2023-05-17 20:02:18<layer><layer_spec />{'B': 1, 'K': 512, 'C': 512, 'OY': 19, 'OX': 19, 'IY': 19, 'IX': 19, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />94633984<total_data_size_element />{'W': 262144, 'I': 184832, 'O': 184832}<total_data_reuse />{'W': 361, 'I': 512.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_8', 'K_4']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [32, 1, 1], 'I': [304, 1, 1], 'O': [38, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 19)]], [[('C', 16), ('K', 2)], []], [], []]<I />[[[('K', 2)], []], [[('C', 16)], [('OY', 19)]], [], []]<O />[[[('C', 16)], []], [[('K', 2)], [('OY', 19)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 16), ('C', 2)], [('C', 16), ('K', 4), ('K', 4), ('OX', 19)], []]<I />[[('K', 16), ('C', 2), ('C', 16), ('K', 4), ('K', 4)], [('OX', 19)], []]<O />[[('K', 16), ('C', 2), ('C', 16)], [('K', 4), ('K', 4), ('OX', 19)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [19.0, 1, 19, 1], 'I': [2.0, 256.0, 1.0, 1.0], 'O': [16.0, 32, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [256, 2097152, 2097152], 'I': [256, 1478656, 1478656], 'O': [128, 1478656, 1478656], 'O_partial': [128, 0, 0], 'O_final': [0, 1478656, 1478656]}<actual_mem_utilization_individual />{'W': [0.5, 0.06, 0.0], 'I': [0.5, 0.04, 0.0], 'O': [0.25, 0.04, 0.0]}<actual_mem_utilization_shared />{'W': [0.5, 0.15, 0.0], 'I': [0.5, 0.15, 0.0], 'O': [0.25, 0.15, 0.0]}<effective_mem_size_bit />{'W': [16, 2097152, 2097152], 'I': [256, 1478656, 1478656], 'O': [128, 369664, 1478656], 'O_partial': [128, 0, 0], 'O_final': [0, 369664, 1478656]}<total_unit_count />{'W': [608, 32, 1, 1], 'I': [608, 304, 1, 1], 'O': [608, 38, 1, 1]}<unique_unit_count />{'W': [32, 32, 1, 1], 'I': [304, 304, 1, 1], 'O': [38, 38, 1, 1]}<duplicate_unit_count />{'W': [19.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[4980736, 4980736], [4980736, 262144], [262144, 0]]<I />[[2957312, 184832], [184832, 184832], [184832, 0]]<O />[[(5729792, 5914624), (184832, 0)], [(0, 184832), (184832, 0)], [(0, 184832), (0, 0)]]<O_partial />[[(5729792, 5914624), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (184832, 0)], [(0, 184832), (184832, 0)], [(0, 184832), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[622592, 622592], [77824, 4096], [1024, 0]]<I />[[369664, 23104], [2888, 2888], [722, 0]]<O />[[(716224, 739328), (23104, 0)], [(0, 2888), (2888, 0)], [(0, 722), (0, 0)]]<O_partial />[([716224, 739328], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [23104, 0]), ([0, 2888], [2888, 0]), ([0, 722], [0, 0])]</mem_access_count_word><mac_count><active />94633984<idle />64749568</mac_count></basic_info><energy><total_energy />210121459.7<mem_energy_breakdown><W />[436.2, 8573.8, 1363.8]<I />[132.6, 572.4, 961.6]<O />[518.0, 572.4, 961.6]</mem_energy_breakdown><MAC_energy><active_MAC />206869889.0<idle_MAC />3237478.4<total />210107367.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5682<utilization_without_data_loading />0.5938<utilization_spatial />0.5938<utilization_temporal_with_data_loading />0.957<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />162648<latency_cycle_without_data_loading />155648<ideal_computing_cycle />155648<data_loading><load_cycle_total />7000<load_cycle_individual />{'W': [16, 4096, 0], 'I': [152, 2888, 0]}<load_cycle_combined />{'W': 4096, 'I': 2888}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-155647], [-136164, -77808], [-155648, -155648]], 'I': [[-155647], [-147384, -144720], [-155648, -155648]], 'O': [[-155648], [-155040, -152608], [-152760, -154926]]}<mem_stall_cycle_shared />{'W': [[-155647], [-136164, 0], [0, 0]], 'I': [[-155647], [-147384, 0], [0, 0]], 'O': [[-155648], [-155040, -152608], [-152760, -154926]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [256, 2097152, 2097152], 'I': [256, 1478656, 1478656], 'O': [128, 1478656, 1478656], 'O_partial': [128, 0, 0], 'O_final': [0, 1478656, 1478656]}<data_size_each_level_total />{'W': [8192, 2097152, 2097152], 'I': [77824, 1478656, 1478656], 'O': [4864, 1478656, 1478656]}<loop_cycles_each_level />{'W': [32, 155648, 155648], 'I': [8192, 155648, 155648], 'O': [512, 155648, 155648]}<top_ir_loop_size />{'W': [1, 19, 1], 'I': [16, 1, 1], 'O': [32, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [256.0, 13.5], [13.5, 13.5]], 'I': [[8.0, 0.0], [9.5, 9.5], [9.5, 9.5]], 'O': [[8.0, 0.2], [9.5, 9.5], [9.5, 9.5]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [256.0, 256.0], [256.0, 13.5]], 'I': [[8.0, 0.5], [152.0, 9.5], [9.5, 9.5]], 'O': [[8.0, 8.0], [304.0, 9.5], [9.5, 9.5]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [256.0, 13.5], [13.5, 0]], 'I': [[8.0, 0.0], [9.5, 9.5], [9.5, 0]], 'O': [[8.0, 0.2], [9.5, 9.5], [9.5, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [275.0, 32.5], [23.0, 9.5]], 'I': [[8.0, 0.0], [275.0, 32.5], [23.0, 9.5]], 'O': [[8.0, 0.2], [275.0, 32.5], [23.0, 9.5]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 155648], [32, 32, 4864], [155648, 155648, 1]], 'I': [[1, 1, 155648], [8192, 8192, 19], [155648, 155648, 1]], 'O': [[1, 1, 155648], [512, 512, 304], [155648, 155648, 1]]}<trans_time_real />{'W': [[0, 1, 155648], [[4, 32, 4864], [16, 32, 4864]], [[4096, 155648, 1], [1024, 155648, 1]]], 'I': [[0, 1, 155648], [[4, 8192, 19], [152, 8192, 19]], [[2888, 155648, 1], [722, 155648, 1]]], 'O': [[0, 1, 155648], [[2, 512, 304], [10, 512, 304]], [[2888, 155648, 1], [722, 155648, 1]]]}<single_stall_cycle />{'W': [[-1], [-28, -16], [-151552, -154624]], 'I': [[-1], [-8188, -8040], [-152760, -154926]], 'O': [[-1], [-510, -502], [-152760, -154926]]}<single_stall_count />{'W': [155647, 4863, 0], 'I': [155647, 18, 0], 'O': [155648, 304, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [2888, 0]}, 1: {'W': [77808, 0], 'I': [2736, 0], 'O': [3040, 2888]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-155648, -155648], [-152760, -155648]], 1: [[-75104, -155648], [-152608, -152760]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.6<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0.695</simulation></root>