

================================================================
== Synthesis Summary Report of 'real_matmul'
================================================================
+ General Information: 
    * Date:           Sat Sep 28 22:24:50 2024
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        build_hls
    * Solution:       hls (Vitis Kernel Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu250-figd2104-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+----------+------------+-------------+-----+
    |                         Modules                         | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |          |          |            |             |     |
    |                         & Loops                         | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM   |    DSP   |     FF     |     LUT     | URAM|
    +---------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+----------+------------+-------------+-----+
    |+ real_matmul                                            |     -|  0.00|    90165|  7.213e+05|         -|    90166|      -|        no|  146 (2%)|  154 (1%)|  9234 (~0%)|   21175 (1%)|    -|
    | + real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS            |     -|  0.00|    15078|  1.206e+05|         -|    15078|      -|        no|         -|   1 (~0%)|  3266 (~0%)|  12543 (~0%)|    -|
    |  o MAT_A_ROWS_MAT_A_COLS                                |     -|  7.04|    15076|  1.206e+05|        77|        1|  15000|       yes|         -|         -|           -|            -|    -|
    | + real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT  |     -|  4.55|    20004|  1.600e+05|         -|    20004|      -|        no|         -|   1 (~0%)|    53 (~0%)|    177 (~0%)|    -|
    |  o MAT_C_ROWS_INIT_MAT_C_COLS_INIT                      |     -|  7.04|    20002|  1.600e+05|         4|        1|  20000|       yes|         -|         -|           -|            -|    -|
    | + real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS            |     -|  0.00|    30003|  2.400e+05|         -|    30003|      -|        no|         -|         -|   298 (~0%)|   3665 (~0%)|    -|
    |  o MAT_B_ROWS_MAT_B_COLS                                |     -|  7.04|    30001|  2.400e+05|         3|        1|  30000|       yes|         -|         -|           -|            -|    -|
    | + real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS            |     -|  0.99|    20006|  1.600e+05|         -|    20006|      -|        no|         -|  151 (1%)|  3431 (~0%)|   1647 (~0%)|    -|
    |  o OUTER_ROWS_OUTER_COLS                                |     -|  7.04|    20004|  1.600e+05|         6|        1|  20000|       yes|         -|         -|           -|            -|    -|
    | + real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS            |     -|  0.00|    20006|  1.600e+05|         -|    20006|      -|        no|         -|   1 (~0%)|   427 (~0%)|    489 (~0%)|    -|
    |  o MAT_C_ROWS_MAT_C_COLS                                |     -|  7.04|    20004|  1.600e+05|         6|        1|  20000|       yes|         -|         -|           -|            -|    -|
    +---------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+----------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_mem | READ_WRITE | 16 -> 128  | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
+-----------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register    | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+-------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL        | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER        | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER      | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR      | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | MatA_DRAM_1 | 0x10   | 32    | W      | Data signal of MatA_DRAM         |                                                                                    |
| s_axi_control | MatA_DRAM_2 | 0x14   | 32    | W      | Data signal of MatA_DRAM         |                                                                                    |
| s_axi_control | MatB_DRAM_1 | 0x1c   | 32    | W      | Data signal of MatB_DRAM         |                                                                                    |
| s_axi_control | MatB_DRAM_2 | 0x20   | 32    | W      | Data signal of MatB_DRAM         |                                                                                    |
| s_axi_control | MatC_DRAM_1 | 0x28   | 32    | W      | Data signal of MatC_DRAM         |                                                                                    |
| s_axi_control | MatC_DRAM_2 | 0x2c   | 32    | W      | Data signal of MatC_DRAM         |                                                                                    |
+---------------+-------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+-------------+
| Argument  | Direction | Datatype    |
+-----------+-----------+-------------+
| MatA_DRAM | inout     | ap_int<16>* |
| MatB_DRAM | inout     | ap_int<16>* |
| MatC_DRAM | inout     | ap_int<16>* |
+-----------+-----------+-------------+

* SW-to-HW Mapping
+-----------+---------------+-----------+----------+---------------------------------------+
| Argument  | HW Interface  | HW Type   | HW Usage | HW Info                               |
+-----------+---------------+-----------+----------+---------------------------------------+
| MatA_DRAM | m_axi_mem     | interface |          | channel=0                             |
| MatA_DRAM | s_axi_control | register  | offset   | name=MatA_DRAM_1 offset=0x10 range=32 |
| MatA_DRAM | s_axi_control | register  | offset   | name=MatA_DRAM_2 offset=0x14 range=32 |
| MatB_DRAM | m_axi_mem     | interface |          | channel=0                             |
| MatB_DRAM | s_axi_control | register  | offset   | name=MatB_DRAM_1 offset=0x1c range=32 |
| MatB_DRAM | s_axi_control | register  | offset   | name=MatB_DRAM_2 offset=0x20 range=32 |
| MatC_DRAM | m_axi_mem     | interface |          | channel=0                             |
| MatC_DRAM | s_axi_control | register  | offset   | name=MatC_DRAM_1 offset=0x28 range=32 |
| MatC_DRAM | s_axi_control | register  | offset   | name=MatC_DRAM_2 offset=0x2c range=32 |
+-----------+---------------+-----------+----------+---------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+
| HW Interface | Direction | Length | Width |
+--------------+-----------+--------+-------+
| m_axi_mem    | read      | 3750   | 128   |
| m_axi_mem    | write     | 2500   | 128   |
+--------------+-----------+--------+-------+

* All M_AXI Variable Accesses
+--------------+-----------+---------------------------+-----------+--------------+--------+------------+--------------------------+
| HW Interface | Variable  | Access Location           | Direction | Burst Status | Length | Loop       | Loop Location            |
+--------------+-----------+---------------------------+-----------+--------------+--------+------------+--------------------------+
| m_axi_mem    | MatA_DRAM | src/real_matmul.cpp:30:24 | read      | Widened      | 7500   | MAT_A_COLS | src/real_matmul.cpp:29:9 |
| m_axi_mem    | MatA_DRAM | src/real_matmul.cpp:30:24 | read      | Inferred     | 15000  | MAT_A_ROWS | src/real_matmul.cpp:27:5 |
| m_axi_mem    | MatB_DRAM | src/real_matmul.cpp:39:24 | read      | Widened      | 3750   | MAT_B_COLS | src/real_matmul.cpp:38:9 |
| m_axi_mem    | MatB_DRAM | src/real_matmul.cpp:39:24 | read      | Inferred     | 30000  | MAT_B_ROWS | src/real_matmul.cpp:36:5 |
| m_axi_mem    | MatC_DRAM | src/real_matmul.cpp:74:29 | write     | Widened      | 2500   | MAT_C_COLS | src/real_matmul.cpp:73:9 |
| m_axi_mem    | MatC_DRAM | src/real_matmul.cpp:74:29 | write     | Inferred     | 20000  | MAT_C_ROWS | src/real_matmul.cpp:71:5 |
+--------------+-----------+---------------------------+-----------+--------------+--------+------------+--------------------------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------------------------+-----+--------+---------------+--------+-----------+---------+
| Name                                                    | DSP | Pragma | Variable      | Op     | Impl      | Latency |
+---------------------------------------------------------+-----+--------+---------------+--------+-----------+---------+
| + real_matmul                                           | 154 |        |               |        |           |         |
|  + real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS           | 1   |        |               |        |           |         |
|    icmp_ln27_fu_195_p2                                  |     |        | icmp_ln27     | seteq  | auto      | 0       |
|    add_ln27_1_fu_201_p2                                 |     |        | add_ln27_1    | add    | fabric    | 0       |
|    add_ln27_fu_213_p2                                   |     |        | add_ln27      | add    | fabric    | 0       |
|    icmp_ln29_fu_219_p2                                  |     |        | icmp_ln29     | seteq  | auto      | 0       |
|    select_ln27_fu_225_p3                                |     |        | select_ln27   | select | auto_sel  | 0       |
|    select_ln27_1_fu_344_p3                              |     |        | select_ln27_1 | select | auto_sel  | 0       |
|    select_ln27_2_fu_233_p3                              |     |        | select_ln27_2 | select | auto_sel  | 0       |
|    first_iter_0_fu_328_p2                               |     |        | first_iter_0  | seteq  | auto      | 0       |
|    mac_muladd_8ns_7ns_8ns_14_4_1_U1                     | 1   |        | mul_ln29      | mul    | dsp_slice | 3       |
|    mac_muladd_8ns_7ns_8ns_14_4_1_U1                     | 1   |        | add_ln30      | add    | dsp_slice | 3       |
|    add_ln30_1_fu_299_p2                                 |     |        | add_ln30_1    | add    | fabric    | 0       |
|    lshr_ln30_fu_374_p2                                  |     |        | lshr_ln30     | lshr   | auto_pipe | 0       |
|    shl_ln30_fu_402_p2                                   |     |        | shl_ln30      | shl    | auto_pipe | 0       |
|    xor_ln30_fu_408_p2                                   |     |        | xor_ln30      | xor    | auto      | 0       |
|    and_ln30_fu_414_p2                                   |     |        | and_ln30      | and    | auto      | 0       |
|    shl_ln30_1_fu_424_p2                                 |     |        | shl_ln30_1    | shl    | auto_pipe | 0       |
|    or_ln30_fu_430_p2                                    |     |        | or_ln30       | or     | auto      | 0       |
|    add_ln29_fu_245_p2                                   |     |        | add_ln29      | add    | fabric    | 0       |
|    icmp_ln29_1_fu_251_p2                                |     |        | icmp_ln29_1   | seteq  | auto      | 0       |
|  + real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT | 1   |        |               |        |           |         |
|    icmp_ln48_fu_86_p2                                   |     |        | icmp_ln48     | seteq  | auto      | 0       |
|    add_ln48_1_fu_92_p2                                  |     |        | add_ln48_1    | add    | fabric    | 0       |
|    add_ln48_fu_104_p2                                   |     |        | add_ln48      | add    | fabric    | 0       |
|    icmp_ln50_fu_110_p2                                  |     |        | icmp_ln50     | seteq  | auto      | 0       |
|    select_ln48_fu_116_p3                                |     |        | select_ln48   | select | auto_sel  | 0       |
|    select_ln48_1_fu_124_p3                              |     |        | select_ln48_1 | select | auto_sel  | 0       |
|    mac_muladd_8ns_7ns_8ns_15_4_1_U9                     | 1   |        | mul_ln51      | mul    | dsp_slice | 3       |
|    mac_muladd_8ns_7ns_8ns_15_4_1_U9                     | 1   |        | add_ln51      | add    | dsp_slice | 3       |
|    add_ln50_fu_136_p2                                   |     |        | add_ln50      | add    | fabric    | 0       |
|  + real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS           | 0   |        |               |        |           |         |
|    icmp_ln36_fu_153_p2                                  |     |        | icmp_ln36     | seteq  | auto      | 0       |
|    add_ln36_1_fu_159_p2                                 |     |        | add_ln36_1    | add    | fabric    | 0       |
|    add_ln36_fu_220_p2                                   |     |        | add_ln36      | add    | fabric    | 0       |
|    icmp_ln38_fu_168_p2                                  |     |        | icmp_ln38     | seteq  | auto      | 0       |
|    select_ln36_fu_174_p3                                |     |        | select_ln36   | select | auto_sel  | 0       |
|    select_ln36_1_fu_226_p3                              |     |        | select_ln36_1 | select | auto_sel  | 0       |
|    select_ln36_2_fu_233_p3                              |     |        | select_ln36_2 | select | auto_sel  | 0       |
|    icmp_ln39_fu_186_p2                                  |     |        | icmp_ln39     | seteq  | auto      | 0       |
|    shl_ln39_fu_279_p2                                   |     |        | shl_ln39      | shl    | auto_pipe | 0       |
|    shl_ln39_1_fu_298_p2                                 |     |        | shl_ln39_1    | shl    | auto_pipe | 0       |
|    add_ln38_fu_192_p2                                   |     |        | add_ln38      | add    | fabric    | 0       |
|  + real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS           | 151 |        |               |        |           |         |
|    icmp_ln57_fu_715_p2                                  |     |        | icmp_ln57     | seteq  | auto      | 0       |
|    add_ln57_1_fu_721_p2                                 |     |        | add_ln57_1    | add    | fabric    | 0       |
|    add_ln57_fu_733_p2                                   |     |        | add_ln57      | add    | fabric    | 0       |
|    icmp_ln59_fu_739_p2                                  |     |        | icmp_ln59     | seteq  | auto      | 0       |
|    select_ln57_fu_745_p3                                |     |        | select_ln57   | select | auto_sel  | 0       |
|    select_ln57_1_fu_753_p3                              |     |        | select_ln57_1 | select | auto_sel  | 0       |
|    mac_muladd_8ns_7ns_8ns_15_4_1_U75                    | 1   |        | empty         | mul    | dsp_slice | 3       |
|    mac_muladd_8ns_7ns_8ns_15_4_1_U75                    | 1   |        | empty_29      | add    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U12                               | 1   |        | mul_ln63      | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U76                   | 1   |        | mul_ln63_1    | mul    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U13                               | 1   |        | mul_ln63_2    | mul    | auto      | 0       |
|    mul_16s_16s_16_1_1_U14                               | 1   |        | mul_ln63_3    | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U77                   | 1   |        | mul_ln63_4    | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U139                  | 1   |        | mul_ln63_5    | mul    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U15                               | 1   |        | mul_ln63_6    | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U78                   | 1   |        | mul_ln63_7    | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U79                   | 1   |        | mul_ln63_8    | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U140                  | 1   |        | mul_ln63_9    | mul    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U16                               | 1   |        | mul_ln63_10   | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U80                   | 1   |        | mul_ln63_11   | mul    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U17                               | 1   |        | mul_ln63_12   | mul    | auto      | 0       |
|    mul_16s_16s_16_1_1_U18                               | 1   |        | mul_ln63_13   | mul    | auto      | 0       |
|    mul_16s_16s_16_1_1_U19                               | 1   |        | mul_ln63_14   | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U81                   | 1   |        | mul_ln63_15   | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U82                   | 1   |        | mul_ln63_16   | mul    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U20                               | 1   |        | mul_ln63_17   | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U83                   | 1   |        | mul_ln63_18   | mul    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U21                               | 1   |        | mul_ln63_19   | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U141                  | 1   |        | mul_ln63_20   | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U84                   | 1   |        | mul_ln63_21   | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U85                   | 1   |        | mul_ln63_22   | mul    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U22                               | 1   |        | mul_ln63_23   | mul    | auto      | 0       |
|    mul_16s_16s_16_1_1_U23                               | 1   |        | mul_ln63_24   | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U86                   | 1   |        | mul_ln63_25   | mul    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U24                               | 1   |        | mul_ln63_26   | mul    | auto      | 0       |
|    mul_16s_16s_16_1_1_U25                               | 1   |        | mul_ln63_27   | mul    | auto      | 0       |
|    mul_16s_16s_16_1_1_U26                               | 1   |        | mul_ln63_28   | mul    | auto      | 0       |
|    mul_16s_16s_16_1_1_U27                               | 1   |        | mul_ln63_29   | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U87                   | 1   |        | mul_ln63_30   | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U88                   | 1   |        | mul_ln63_31   | mul    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U28                               | 1   |        | mul_ln63_32   | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U142                  | 1   |        | mul_ln63_33   | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U89                   | 1   |        | mul_ln63_34   | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U143                  | 1   |        | mul_ln63_35   | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U90                   | 1   |        | mul_ln63_36   | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U91                   | 1   |        | mul_ln63_37   | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U92                   | 1   |        | mul_ln63_38   | mul    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U29                               | 1   |        | mul_ln63_39   | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U93                   | 1   |        | mul_ln63_40   | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U144                  | 1   |        | mul_ln63_41   | mul    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U30                               | 1   |        | mul_ln63_42   | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U94                   | 1   |        | mul_ln63_43   | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U145                  | 1   |        | mul_ln63_44   | mul    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U31                               | 1   |        | mul_ln63_45   | mul    | auto      | 0       |
|    mul_16s_16s_16_1_1_U32                               | 1   |        | mul_ln63_46   | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U95                   | 1   |        | mul_ln63_47   | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U146                  | 1   |        | mul_ln63_48   | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U96                   | 1   |        | mul_ln63_49   | mul    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U33                               | 1   |        | mul_ln63_50   | mul    | auto      | 0       |
|    mul_16s_16s_16_1_1_U34                               | 1   |        | mul_ln63_51   | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U97                   | 1   |        | mul_ln63_52   | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U147                  | 1   |        | mul_ln63_53   | mul    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U35                               | 1   |        | mul_ln63_54   | mul    | auto      | 0       |
|    mul_16s_16s_16_1_1_U36                               | 1   |        | mul_ln63_55   | mul    | auto      | 0       |
|    mul_16s_16s_16_1_1_U37                               | 1   |        | mul_ln63_56   | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U98                   | 1   |        | mul_ln63_57   | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U99                   | 1   |        | mul_ln63_58   | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U100                  | 1   |        | mul_ln63_59   | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U101                  | 1   |        | mul_ln63_60   | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U102                  | 1   |        | mul_ln63_61   | mul    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U38                               | 1   |        | mul_ln63_62   | mul    | auto      | 0       |
|    mul_16s_16s_16_1_1_U39                               | 1   |        | mul_ln63_63   | mul    | auto      | 0       |
|    mul_16s_16s_16_1_1_U40                               | 1   |        | mul_ln63_64   | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U103                  | 1   |        | mul_ln63_65   | mul    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U41                               | 1   |        | mul_ln63_66   | mul    | auto      | 0       |
|    mul_16s_16s_16_1_1_U42                               | 1   |        | mul_ln63_67   | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U104                  | 1   |        | mul_ln63_68   | mul    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U43                               | 1   |        | mul_ln63_69   | mul    | auto      | 0       |
|    mul_16s_16s_16_1_1_U44                               | 1   |        | mul_ln63_70   | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U105                  | 1   |        | mul_ln63_71   | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U106                  | 1   |        | mul_ln63_72   | mul    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U45                               | 1   |        | mul_ln63_73   | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U107                  | 1   |        | mul_ln63_74   | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U108                  | 1   |        | mul_ln63_75   | mul    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U46                               | 1   |        | mul_ln63_76   | mul    | auto      | 0       |
|    mul_16s_16s_16_1_1_U47                               | 1   |        | mul_ln63_77   | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U109                  | 1   |        | mul_ln63_78   | mul    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U48                               | 1   |        | mul_ln63_79   | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U110                  | 1   |        | mul_ln63_80   | mul    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U49                               | 1   |        | mul_ln63_81   | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U148                  | 1   |        | mul_ln63_82   | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U111                  | 1   |        | mul_ln63_83   | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U112                  | 1   |        | mul_ln63_84   | mul    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U50                               | 1   |        | mul_ln63_85   | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U149                  | 1   |        | mul_ln63_86   | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U113                  | 1   |        | mul_ln63_87   | mul    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U51                               | 1   |        | mul_ln63_88   | mul    | auto      | 0       |
|    mul_16s_16s_16_1_1_U52                               | 1   |        | mul_ln63_89   | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U150                  | 1   |        | mul_ln63_90   | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U114                  | 1   |        | mul_ln63_91   | mul    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U53                               | 1   |        | mul_ln63_92   | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U151                  | 1   |        | mul_ln63_93   | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U115                  | 1   |        | mul_ln63_94   | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U152                  | 1   |        | mul_ln63_95   | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U116                  | 1   |        | mul_ln63_96   | mul    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U54                               | 1   |        | mul_ln63_97   | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U117                  | 1   |        | mul_ln63_98   | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U153                  | 1   |        | mul_ln63_99   | mul    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U55                               | 1   |        | mul_ln63_100  | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U154                  | 1   |        | mul_ln63_101  | mul    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U56                               | 1   |        | mul_ln63_102  | mul    | auto      | 0       |
|    mul_16s_16s_16_1_1_U57                               | 1   |        | mul_ln63_103  | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U118                  | 1   |        | mul_ln63_104  | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U155                  | 1   |        | mul_ln63_105  | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U119                  | 1   |        | mul_ln63_106  | mul    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U58                               | 1   |        | mul_ln63_107  | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U156                  | 1   |        | mul_ln63_108  | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U120                  | 1   |        | mul_ln63_109  | mul    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U59                               | 1   |        | mul_ln63_110  | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U157                  | 1   |        | mul_ln63_111  | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U121                  | 1   |        | mul_ln63_112  | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U122                  | 1   |        | mul_ln63_113  | mul    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U60                               | 1   |        | mul_ln63_114  | mul    | auto      | 0       |
|    mul_16s_16s_16_1_1_U61                               | 1   |        | mul_ln63_115  | mul    | auto      | 0       |
|    mul_16s_16s_16_1_1_U62                               | 1   |        | mul_ln63_116  | mul    | auto      | 0       |
|    mul_16s_16s_16_1_1_U63                               | 1   |        | mul_ln63_117  | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U123                  | 1   |        | mul_ln63_118  | mul    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U64                               | 1   |        | mul_ln63_119  | mul    | auto      | 0       |
|    mul_16s_16s_16_1_1_U65                               | 1   |        | mul_ln63_120  | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U124                  | 1   |        | mul_ln63_121  | mul    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U66                               | 1   |        | mul_ln63_122  | mul    | auto      | 0       |
|    mul_16s_16s_16_1_1_U67                               | 1   |        | mul_ln63_123  | mul    | auto      | 0       |
|    mul_16s_16s_16_1_1_U68                               | 1   |        | mul_ln63_124  | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U125                  | 1   |        | mul_ln63_125  | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U126                  | 1   |        | mul_ln63_126  | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U127                  | 1   |        | mul_ln63_127  | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U158                  | 1   |        | mul_ln63_128  | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U128                  | 1   |        | mul_ln63_129  | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U129                  | 1   |        | mul_ln63_130  | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U159                  | 1   |        | mul_ln63_131  | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U130                  | 1   |        | mul_ln63_132  | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U160                  | 1   |        | mul_ln63_133  | mul    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U69                               | 1   |        | mul_ln63_134  | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U131                  | 1   |        | mul_ln63_135  | mul    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U70                               | 1   |        | mul_ln63_136  | mul    | auto      | 0       |
|    mul_16s_16s_16_1_1_U71                               | 1   |        | mul_ln63_137  | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U161                  | 1   |        | mul_ln63_138  | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U132                  | 1   |        | mul_ln63_139  | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U133                  | 1   |        | mul_ln63_140  | mul    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U72                               | 1   |        | mul_ln63_141  | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U134                  | 1   |        | mul_ln63_142  | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U162                  | 1   |        | mul_ln63_143  | mul    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U73                               | 1   |        | mul_ln63_144  | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U135                  | 1   |        | mul_ln63_145  | mul    | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U74                               | 1   |        | mul_ln63_146  | mul    | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U136                  | 1   |        | mul_ln63_147  | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U137                  | 1   |        | mul_ln63_148  | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U138                  | 1   |        | mul_ln63_149  | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U149                  | 1   |        | add_ln63      | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U120                  | 1   |        | add_ln63_1    | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U114                  | 1   |        | add_ln63_3    | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U135                  | 1   |        | add_ln63_4    | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U139                  | 1   |        | add_ln63_5    | add    | dsp_slice | 3       |
|    add_ln63_6_fu_4193_p2                                |     |        | add_ln63_6    | add    | fabric    | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U113                  | 1   |        | add_ln63_8    | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U77                   | 1   |        | add_ln63_9    | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U129                  | 1   |        | add_ln63_11   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U118                  | 1   |        | add_ln63_12   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U156                  | 1   |        | add_ln63_13   | add    | dsp_slice | 3       |
|    add_ln63_14_fu_4207_p2                               |     |        | add_ln63_14   | add    | fabric    | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U104                  | 1   |        | add_ln63_17   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U125                  | 1   |        | add_ln63_18   | add    | dsp_slice | 3       |
|    add_ln63_19_fu_4169_p2                               |     |        | add_ln63_19   | add    | fabric    | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U133                  | 1   |        | add_ln63_20   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U99                   | 1   |        | add_ln63_21   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U152                  | 1   |        | add_ln63_22   | add    | dsp_slice | 3       |
|    add_ln63_23_fu_4223_p2                               |     |        | add_ln63_23   | add    | fabric    | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U117                  | 1   |        | add_ln63_25   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U79                   | 1   |        | add_ln63_26   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U143                  | 1   |        | add_ln63_27   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U111                  | 1   |        | add_ln63_29   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U119                  | 1   |        | add_ln63_30   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U141                  | 1   |        | add_ln63_31   | add    | dsp_slice | 3       |
|    add_ln63_32_fu_4236_p2                               |     |        | add_ln63_32   | add    | fabric    | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U112                  | 1   |        | add_ln63_36   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U76                   | 1   |        | add_ln63_37   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U122                  | 1   |        | add_ln63_39   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U82                   | 1   |        | add_ln63_40   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U148                  | 1   |        | add_ln63_41   | add    | dsp_slice | 3       |
|    add_ln63_42_fu_4262_p2                               |     |        | add_ln63_42   | add    | fabric    | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U115                  | 1   |        | add_ln63_44   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U116                  | 1   |        | add_ln63_45   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U144                  | 1   |        | add_ln63_46   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U106                  | 1   |        | add_ln63_48   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U91                   | 1   |        | add_ln63_49   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U159                  | 1   |        | add_ln63_50   | add    | dsp_slice | 3       |
|    add_ln63_51_fu_4276_p2                               |     |        | add_ln63_51   | add    | fabric    | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U78                   | 1   |        | add_ln63_54   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U102                  | 1   |        | add_ln63_55   | add    | dsp_slice | 3       |
|    add_ln63_56_fu_4173_p2                               |     |        | add_ln63_56   | add    | fabric    | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U131                  | 1   |        | add_ln63_57   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U124                  | 1   |        | add_ln63_58   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U158                  | 1   |        | add_ln63_59   | add    | dsp_slice | 3       |
|    add_ln63_60_fu_4292_p2                               |     |        | add_ln63_60   | add    | fabric    | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U126                  | 1   |        | add_ln63_62   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U108                  | 1   |        | add_ln63_63   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U161                  | 1   |        | add_ln63_64   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U87                   | 1   |        | add_ln63_66   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U110                  | 1   |        | add_ln63_67   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U155                  | 1   |        | add_ln63_68   | add    | dsp_slice | 3       |
|    add_ln63_69_fu_4305_p2                               |     |        | add_ln63_69   | add    | fabric    | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U121                  | 1   |        | add_ln63_74   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U83                   | 1   |        | add_ln63_75   | add    | dsp_slice | 3       |
|    add_ln63_76_fu_4177_p2                               |     |        | add_ln63_76   | add    | fabric    | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U109                  | 1   |        | add_ln63_77   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U84                   | 1   |        | add_ln63_78   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U151                  | 1   |        | add_ln63_79   | add    | dsp_slice | 3       |
|    add_ln63_80_fu_4333_p2                               |     |        | add_ln63_80   | add    | fabric    | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U81                   | 1   |        | add_ln63_82   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U132                  | 1   |        | add_ln63_83   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U160                  | 1   |        | add_ln63_84   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U101                  | 1   |        | add_ln63_86   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U128                  | 1   |        | add_ln63_87   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U153                  | 1   |        | add_ln63_88   | add    | dsp_slice | 3       |
|    add_ln63_89_fu_4346_p2                               |     |        | add_ln63_89   | add    | fabric    | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U105                  | 1   |        | add_ln63_92   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U86                   | 1   |        | add_ln63_93   | add    | dsp_slice | 3       |
|    add_ln63_94_fu_4181_p2                               |     |        | add_ln63_94   | add    | fabric    | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U127                  | 1   |        | add_ln63_95   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U97                   | 1   |        | add_ln63_96   | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U150                  | 1   |        | add_ln63_97   | add    | dsp_slice | 3       |
|    add_ln63_98_fu_4362_p2                               |     |        | add_ln63_98   | add    | fabric    | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U90                   | 1   |        | add_ln63_100  | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U130                  | 1   |        | add_ln63_101  | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U146                  | 1   |        | add_ln63_102  | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U89                   | 1   |        | add_ln63_104  | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U98                   | 1   |        | add_ln63_105  | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U140                  | 1   |        | add_ln63_106  | add    | dsp_slice | 3       |
|    add_ln63_107_fu_4375_p2                              |     |        | add_ln63_107  | add    | fabric    | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U123                  | 1   |        | add_ln63_111  | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U92                   | 1   |        | add_ln63_112  | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U80                   | 1   |        | add_ln63_114  | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U107                  | 1   |        | add_ln63_115  | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U145                  | 1   |        | add_ln63_116  | add    | dsp_slice | 3       |
|    add_ln63_117_fu_4401_p2                              |     |        | add_ln63_117  | add    | fabric    | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U100                  | 1   |        | add_ln63_119  | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U138                  | 1   |        | add_ln63_120  | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U147                  | 1   |        | add_ln63_121  | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U134                  | 1   |        | add_ln63_123  | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U96                   | 1   |        | add_ln63_124  | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U162                  | 1   |        | add_ln63_125  | add    | dsp_slice | 3       |
|    add_ln63_126_fu_4415_p2                              |     |        | add_ln63_126  | add    | fabric    | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U103                  | 1   |        | add_ln63_129  | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U93                   | 1   |        | add_ln63_130  | add    | dsp_slice | 3       |
|    add_ln63_131_fu_4185_p2                              |     |        | add_ln63_131  | add    | fabric    | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U88                   | 1   |        | add_ln63_132  | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U136                  | 1   |        | add_ln63_133  | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U154                  | 1   |        | add_ln63_134  | add    | dsp_slice | 3       |
|    add_ln63_135_fu_4431_p2                              |     |        | add_ln63_135  | add    | fabric    | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U95                   | 1   |        | add_ln63_137  | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U137                  | 1   |        | add_ln63_138  | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U142                  | 1   |        | add_ln63_139  | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U85                   | 1   |        | add_ln63_141  | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U94                   | 1   |        | add_ln63_142  | add    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U157                  | 1   |        | add_ln63_143  | add    | dsp_slice | 3       |
|    add_ln63_144_fu_4444_p2                              |     |        | add_ln63_144  | add    | fabric    | 0       |
|    add_ln59_fu_775_p2                                   |     |        | add_ln59      | add    | fabric    | 0       |
|  + real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS           | 1   |        |               |        |           |         |
|    icmp_ln71_fu_146_p2                                  |     |        | icmp_ln71     | seteq  | auto      | 0       |
|    add_ln71_1_fu_152_p2                                 |     |        | add_ln71_1    | add    | fabric    | 0       |
|    add_ln71_fu_164_p2                                   |     |        | add_ln71      | add    | fabric    | 0       |
|    icmp_ln73_fu_170_p2                                  |     |        | icmp_ln73     | seteq  | auto      | 0       |
|    select_ln71_fu_176_p3                                |     |        | select_ln71   | select | auto_sel  | 0       |
|    select_ln71_1_fu_237_p3                              |     |        | select_ln71_1 | select | auto_sel  | 0       |
|    select_ln71_2_fu_184_p3                              |     |        | select_ln71_2 | select | auto_sel  | 0       |
|    mac_muladd_8ns_7ns_8ns_15_4_1_U168                   | 1   |        | mul_ln74      | mul    | dsp_slice | 3       |
|    mac_muladd_8ns_7ns_8ns_15_4_1_U168                   | 1   |        | add_ln74      | add    | dsp_slice | 3       |
|    icmp_ln74_fu_200_p2                                  |     |        | icmp_ln74     | seteq  | auto      | 0       |
|    add_ln73_fu_206_p2                                   |     |        | add_ln73      | add    | fabric    | 0       |
|    select_ln74_fu_262_p3                                |     |        | select_ln74   | select | auto_sel  | 0       |
+---------------------------------------------------------+-----+--------+---------------+--------+-----------+---------+


================================================================
== Storage Report
================================================================
+-------------------+---------------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage         | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |               |           |      |      |        |          |      |         | Banks            |
+-------------------+---------------+-----------+------+------+--------+----------+------+---------+------------------+
| + real_matmul     |               |           | 146  | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface     | s_axilite |      |      |        |          |      |         |                  |
|   mem_m_axi_U     | interface     | m_axi     | 8    |      |        |          |      |         |                  |
|   MatA_U          | ram_s2p array |           | 59   |      |        | MatA     | auto | 1       | 2400, 100, 1     |
|   MatB_U          | ram_1p array  |           | 59   |      |        | MatB     | auto | 1       | 2400, 200, 1     |
|   MatC_U          | ram_s2p array |           | 20   |      |        | MatC     | auto | 1       | 16, 20000, 1     |
+-------------------+---------------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+---------------+------------------------------------------------------+--------------------------------------------------+
| Type          | Options                                              | Location                                         |
+---------------+------------------------------------------------------+--------------------------------------------------+
| interface     | m_axi depth=1 port=MatA_DRAM offset=slave bundle=mem | src/real_matmul.cpp:15 in real_matmul, MatA_DRAM |
| interface     | m_axi depth=1 port=MatB_DRAM offset=slave bundle=mem | src/real_matmul.cpp:16 in real_matmul, MatB_DRAM |
| interface     | m_axi depth=1 port=MatC_DRAM offset=slave bundle=mem | src/real_matmul.cpp:17 in real_matmul, MatC_DRAM |
| interface     | s_axilite port=return                                | src/real_matmul.cpp:19 in real_matmul, return    |
| array_reshape | variable=MatA complete dim=2                         | src/real_matmul.cpp:43 in real_matmul, MatA      |
| array_reshape | variable=MatB complete dim=1                         | src/real_matmul.cpp:44 in real_matmul, MatB      |
| pipeline      | II = 1                                               | src/real_matmul.cpp:60 in real_matmul            |
+---------------+------------------------------------------------------+--------------------------------------------------+


