# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe --build -j 0 -o ../simulation --top-module svsimTestbench --Mdir verilated-sources --assert +incdir+/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/Basic-MUX-test/primary-sources -CFLAGS -std=c++14 -I/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/Basic-MUX-test/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_DELAY=1 +define+RANDOM=$urandom ../primary-sources/SyncMux.sv ../primary-sources/verification/assert/layers-SyncMux-Verification-Assert.sv ../primary-sources/verification/layers-SyncMux-Verification.sv ../primary-sources/verification/cover/layers-SyncMux-Verification-Cover.sv ../primary-sources/verification/assume/layers-SyncMux-Verification-Assume.sv ../generated-sources/testbench.sv ../generated-sources/simulation-driver.cpp ../generated-sources/c-dpi-bridge.cpp"
S      5249  2135442  1748089787   343610586  1748089787   343610586 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/Basic-MUX-test/primary-sources/../generated-sources/testbench.sv"
S      3635  2135424  1748089787   326610482  1748089787   318610433 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/Basic-MUX-test/primary-sources/../primary-sources/SyncMux.sv"
S       256  2135427  1748089787   329610501  1748089787   318610433 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/Basic-MUX-test/primary-sources/../primary-sources/verification/assert/layers-SyncMux-Verification-Assert.sv"
S       256  2135430  1748089787   329610501  1748089787   318610433 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/Basic-MUX-test/primary-sources/../primary-sources/verification/assume/layers-SyncMux-Verification-Assume.sv"
S       253  2135431  1748089787   329610501  1748089787   318610433 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/Basic-MUX-test/primary-sources/../primary-sources/verification/cover/layers-SyncMux-Verification-Cover.sv"
S       178  2135426  1748089787   329610501  1748089787   318610433 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/Basic-MUX-test/primary-sources/../primary-sources/verification/layers-SyncMux-Verification.sv"
S       178  2135426  1748089787   329610501  1748089787   318610433 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/Basic-MUX-test/primary-sources/verification/layers-SyncMux-Verification.sv"
S  10993608 11669010  1747082239   820493216  1705136080           0 "/usr/bin/verilator_bin"
S      4942 12193111  1747082239   835493393  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
T      3622  2135476  1748089787   489611480  1748089787   489611480 "verilated-sources/VsvsimTestbench.cpp"
T      4404  2135475  1748089787   489611480  1748089787   489611480 "verilated-sources/VsvsimTestbench.h"
T      2244  2135486  1748089787   490611486  1748089787   490611486 "verilated-sources/VsvsimTestbench.mk"
T      7921  2135474  1748089787   489611480  1748089787   489611480 "verilated-sources/VsvsimTestbench__Dpi.cpp"
T      5966  2135473  1748089787   489611480  1748089787   489611480 "verilated-sources/VsvsimTestbench__Dpi.h"
T     15142  2135477  1748089787   489611480  1748089787   489611480 "verilated-sources/VsvsimTestbench__Dpi_Export__0.cpp"
T      7509  2135471  1748089787   488611474  1748089787   488611474 "verilated-sources/VsvsimTestbench__Syms.cpp"
T      3680  2135472  1748089787   488611474  1748089787   488611474 "verilated-sources/VsvsimTestbench__Syms.h"
T      1861  2135479  1748089787   489611480  1748089787   489611480 "verilated-sources/VsvsimTestbench___024root.h"
T      8379  2135483  1748089787   490611486  1748089787   490611486 "verilated-sources/VsvsimTestbench___024root__DepSet_h80ae70f8__0.cpp"
T     10197  2135484  1748089787   490611486  1748089787   490611486 "verilated-sources/VsvsimTestbench___024root__DepSet_h80ae70f8__0__Slow.cpp"
T     12859  2135481  1748089787   490611486  1748089787   490611486 "verilated-sources/VsvsimTestbench___024root__DepSet_hb8c279e6__0.cpp"
T      3306  2135482  1748089787   490611486  1748089787   490611486 "verilated-sources/VsvsimTestbench___024root__DepSet_hb8c279e6__0__Slow.cpp"
T       756  2135480  1748089787   490611486  1748089787   490611486 "verilated-sources/VsvsimTestbench___024root__Slow.cpp"
T       766  2135478  1748089787   489611480  1748089787   489611480 "verilated-sources/VsvsimTestbench__pch.h"
T      2108  2135487  1748089787   490611486  1748089787   490611486 "verilated-sources/VsvsimTestbench__ver.d"
T         0        0  1748089787   490611486  1748089787   490611486 "verilated-sources/VsvsimTestbench__verFiles.dat"
T      1784  2135485  1748089787   490611486  1748089787   490611486 "verilated-sources/VsvsimTestbench_classes.mk"
