// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * This file is part of STM32 MDF driver
 *
 * Copyright (C) 2023, STMicroelectronics - All Rights Reserved
 */

#include <linux/clk.h>
#include <linux/clk-provider.h>
#include <linux/dmaengine.h>
#include <linux/dma-mapping.h>
#include <linux/iio/adc/stm32-mdf-adc.h>
#include <linux/iio/backend.h>
#include <linux/iio/buffer.h>
#include <linux/iio/hw-consumer.h>
#include <linux/iio/sysfs.h>
#include <linux/iio/timer/stm32-lptim-trigger.h>
#include <linux/iio/timer/stm32-timer-trigger.h>
#include <linux/iio/trigger.h>
#include <linux/iio/trigger_consumer.h>
#include <linux/iio/triggered_buffer.h>
#include <linux/interrupt.h>
#include <linux/jiffies.h>
#include <linux/module.h>
#include <linux/of_device.h>
#include <linux/platform_device.h>
#include <linux/regmap.h>

#include "stm32-mdf.h"

#define MDF_DMA_BUFFER_SIZE (4 * PAGE_SIZE)
#define STM32_MDF_ITF_MAX 8
#define STM32_MDF_DATA_RES 24
#define STM32_MDF_HPF_BYPASS -1
#define STM32_MDF_TIMEOUT_MS msecs_to_jiffies(100)
/*
 * Choose a default sampling ratio supported for all filter orders with RSFLT active.
 * 32 is the maximum decimation ratio for filter order 5, with RSFLT active.
 */
#define MDF_DEFAULT_DECIM_RATIO 32

#define MDF_IS_FILTER0(adc)			(!((adc)->fl_id))
#define MDF_IS_INTERLEAVED_FILT(adc)		((adc)->interleaved)
#define MDF_IS_INTERLEAVED_FILT_NOT_0(adc)	({ typeof(adc) x = (adc);\
						MDF_IS_INTERLEAVED_FILT(x) && !MDF_IS_FILTER0(x); })

#define STM32_MDF_ERR_SCK_FREQ BIT(1)
#define STM32_MDF_ERR_MODE_RATIO BIT(2)
#define STM32_MDF_ERR_DECIM_RATIO BIT(3)

struct stm32_mdf_dev_data {
	int type;
	int (*init)(struct device *dev, struct iio_dev *indio_dev);
};

struct stm32_mdf_adc_chan {
	const char *channel_name;
	struct iio_backend *backend;
};

/*
 * struct stm32_mdf_adc - STM32 MDF ADC private data
 * @entry: pointer to serial interfaces list
 * @dev: pointer to filter device
 * @mdf: pointer to mdf common data
 * @regmap: regmap pointer for register read/write
 * @node: pointer to filter node
 * @dma_chan: filter dma channel pointer
 * @channels: pointer to channel descriptors array
 * @dev_data: mdf device data pointer
 * @sitf: pointer to serial interface feeding the filter
 * @completion: completion for conversion
 * @dma_buf: physical dma address
 * @phys_addr: mdf physical address
 * @cb: iio consumer callback function pointer
 * @cb_priv: pointer to consumer private structure
 * @sck_freq: serial interface frequency
 * @sample_freq: audio sampling frequency
 * @fl_id: filter index
 * @decim_ratio: total decimation ratio
 * @decim_cic: CIC filter decimation ratio
 * @stu: settling time in micro seconds
 * @nbdis: number of samples to discard
 * @bufi: dma buffer current position
 * @buf_sz: dma buffer size
 * @buffer: buffer pointer for raw conversion
 * @dflt_max: dflt maximum output
 * @cicmode: cic filter order
 * @hpf_cutoff: high pass filter cut-off frequency
 * @delay: microphone delay
 * @datsrc: data source path
 * @rx_buf: dma buffer pointer
 * @rsflt_bypass: reshape filter bypass flag
 * @synced: synchronous flag
 * @trgo: TRGO trigger flag
 * @interleaved: interleave flag
 */
struct stm32_mdf_adc {
	struct list_head entry;
	struct device *dev;
	struct stm32_mdf *mdf;
	struct regmap *regmap;
	struct fwnode_handle *node;
	struct dma_chan *dma_chan;
	struct stm32_mdf_adc_chan *channels;
	const struct stm32_mdf_dev_data *dev_data;
	struct stm32_mdf_sitf *sitf;
	struct completion completion;
	dma_addr_t dma_buf;
	phys_addr_t phys_addr;
	int (*cb)(const void *data, size_t size, void *cb_priv);
	void *cb_priv;
	unsigned long sck_freq;
	unsigned long sample_freq;
	unsigned int fl_id;
	unsigned int decim_ratio;
	unsigned int decim_cic;
	unsigned int stu;
	unsigned int nbdis;
	unsigned int bufi;
	unsigned int buf_sz;
	unsigned int dflt_max;
	u32 *buffer;
	u32 cicmode;
	u32 hpf_cutoff;
	u32 delay;
	u32 datsrc;
	u8 *rx_buf;
	bool rsflt_bypass;
	bool synced;
	bool trgo;
	bool interleaved;
};

struct stm32_mdf_scales {
	unsigned int scale;
	int gain_db;
	int gain_lin;
};

struct stm32_mdf_log10 {
	unsigned int raw;
	unsigned int log;
};

enum stm32_mdf_converter_type {
	STM32_MDF_AUDIO,
	STM32_MDF_IIO,
};

enum stm32_mdf_data_src_type {
	STM32_MDF_DATSRC_BSMX,
	STM32_MDF_DATSRC_UNSUPPORTED,
	STM32_MDF_DATSRC_ADCITF1,
	STM32_MDF_DATSRC_ADCITF2,
	STM32_MDF_DATSRC_NB,
};

enum stm32_mdf_acq_mode {
	STM32_MDF_ACQ_MODE_ASYNC_CONT,
	STM32_MDF_ACQ_MODE_ASYNC_SINGLE_SHOT,
	STM32_MDF_ACQ_MODE_SYNC_CONT,
	STM32_MDF_ACQ_MODE_SYNC_SINGLE_SHOT,
	STM32_MDF_ACQ_MODE_WINDOW_CONT,
	STM32_MDF_ACQ_MODE_SYNC_SNAPSHOT,
	STM32_MDF_ACQ_MODE_NB,
};

enum stm32_trig_type {
	STM32_MDF_TRGSRC_TRGO,
	STM32_MDF_TRGSRC_OLD,
	STM32_MDF_TRGSRC_EXT,
	STM32_MDF_TRGSRC_NB,
};

enum stm32_trig_sens {
	STM32_MDF_TRGSENS_RISING_EDGE,
	STM32_MDF_TRGSENS_FALLING_EDGE,
};

enum stm32_trig_src {
	STM32_MDF_TRGSRC_TIM1_TRGO2 = 0x2,
	STM32_MDF_TRGSRC_TIM8_TRGO2,
	STM32_MDF_TRGSRC_TIM20_TRGO2,
	STM32_MDF_TRGSRC_TIM16_OC1,
	STM32_MDF_TRGSRC_TIM6_TRGO,
	STM32_MDF_TRGSRC_TIM7_TRGO,
	STM32_MDF_TRGSRC_EXTI11,
	STM32_MDF_TRGSRC_EXTI15,
	STM32_MDF_TRGSRC_LPTIM1_CH1,
	STM32_MDF_TRGSRC_LPTIM2_CH1,
	STM32_MDF_TRGSRC_LPTIM3_CH1,
};

struct stm32_mdf_ext_trig_src {
	const char *name;
	unsigned int trgsrc;
};

static const struct stm32_mdf_ext_trig_src stm32_mdf_trigs[] = {
	{ TIM1_TRGO2, STM32_MDF_TRGSRC_TIM1_TRGO2 },
	{ TIM8_TRGO2, STM32_MDF_TRGSRC_TIM8_TRGO2 },
	{ TIM20_TRGO2, STM32_MDF_TRGSRC_TIM20_TRGO2 },
	{ TIM16_OC1, STM32_MDF_TRGSRC_TIM16_OC1 },
	{ TIM6_TRGO, STM32_MDF_TRGSRC_TIM6_TRGO },
	{ TIM7_TRGO, STM32_MDF_TRGSRC_TIM7_TRGO },
	{ LPTIM1_CH1, STM32_MDF_TRGSRC_LPTIM1_CH1 },
	{ LPTIM2_CH1, STM32_MDF_TRGSRC_LPTIM2_CH1 },
	{ LPTIM3_CH1, STM32_MDF_TRGSRC_LPTIM3_CH1 },
	{},
};

static const unsigned int stm32_mdf_hpf_cutoff_ratio[] = {
	625, 1250, 2500, 9500
};

/*
 * The CIC output data resolution cannot exceed 26 bits.
 * Output data resolution: D = N * ln(D) / ln(2) + 1 (for serial interface data),
 * where N is filter order and D the CIC decimation factor.
 * Following table gives the maximum decimation ratio for filter order [0..5].
 */
static const unsigned int stm32_mdf_cic_max_decim_sitf[] = {
512, 512, 512, 322, 76, 32
};

/* Gain (dB) x 10 according to scale value in hex */
static const struct stm32_mdf_scales stm32_mdf_scale_table[] = {
	{0x20, -482, -2558},
	{0x21, -446, -1706},
	{0x22, -421, -1280},
	{0x23, -386, -853},
	{0x24, -361, -640},
	{0x25, -326, -427},
	{0x26, -301, -320},
	{0x27, -266, -213},
	{0x28, -241, -160},
	{0x29, -206, -107},
	{0x2A, -181, -80},
	{0x2B, -145, -53},
	{0x2C, -120, -40},
	{0x2D, -85,  -27},
	{0x2E, -60,  -20},
	{0x2F, -25,  -13},
	{0x00, 0,    10},
	{0x01, 35,   15},
	{0x02, 60,   20},
	{0x03, 95,   30},
	{0x04, 120,  40},
	{0x05, 156,  60},
	{0x06, 181,  80},
	{0x07, 216,  120},
	{0x08, 241,  160},
	{0x09, 276,  240},
	{0x0A, 301,  320},
	{0x0B, 336,  480},
	{0x0C, 361,  640},
	{0x0D, 396,  960},
	{0x0E, 421,  1280},
	{0x0F, 457,  1920},
	{0x10, 482,  2560},
	{0x11, 517,  3840},
	{0x12, 542,  5120},
	{0x13, 577,  7680},
	{0x14, 602,  10240},
	{0x15, 637,  15360},
	{0x16, 662,  20480},
	{0x17, 697,  30720},
	{0x18, 722,  40960},
};

/* Prime number 1000 x log10 table */
static const struct stm32_mdf_log10 stm32_mdf_log_table[] = {
	{2, 301}, {3, 477}, {5, 699}, {7, 845}, {11, 1041}, {13, 1114}, {17, 1230}, {19, 1279},
	{23, 1362}, {29, 1462}, {31, 1491}, {37, 1568}, {41, 1613}, {43, 1633}, {47, 1672},
	{53, 1724}, {59, 1771}, {61, 1785}, {67, 1826}, {71, 1851}, {73, 1863}, {79, 1898},
	{83, 1919}, {89, 1949}, {97, 1987}, {101, 2004}, {103, 2013}, {107, 2029}, {109, 2037},
	{113, 2053}, {127, 2104}
};

static bool stm32_mdf_adc_readable_reg(struct device *dev, unsigned int reg)
{
	switch (reg) {
	case MDF_BSMXCR_REG:
	case MDF_DFLTCR_REG:
	case MDF_DFLTCICR_REG:
	case MDF_DFLTRSFR_REG:
	case MDF_DFLTINTR_REG:
	case MDF_OLDCR_REG:
	case MDF_OLDTHLR_REG:
	case MDF_OLDTHHR_REG:
	case MDF_DLYCR_REG:
	case MDF_SCDCR_REG:
	case MDF_DFLTIER_REG:
	case MDF_DFLTISR_REG:
	case MDF_OECCR_REG:
	case MDF_SNPSDR:
	case MDF_DFLTDR_REG:
		return true;
	default:
		return false;
	}
}

static bool stm32_mdf_adc_volatile_reg(struct device *dev, unsigned int reg)
{
	/*
	 * In MDF_DFLTCR_REG register only DFLTACTIVE & DFLTRUN bits are volatile.
	 * MDF_DFLTCR_REG is not marked as volatible to ease the suspend/resume case, and benefit
	 * from the regcache API. Access to volatile bits is managed specifically instead.
	 */
	switch (reg) {
	case MDF_DFLTISR_REG:
	case MDF_SNPSDR:
	case MDF_DFLTDR_REG:
		return true;
	default:
		return false;
	}
}

static bool stm32_mdf_adc_writeable_reg(struct device *dev, unsigned int reg)
{
	switch (reg) {
	case MDF_BSMXCR_REG:
	case MDF_DFLTCR_REG:
	case MDF_DFLTCICR_REG:
	case MDF_DFLTRSFR_REG:
	case MDF_DFLTINTR_REG:
	case MDF_OLDCR_REG:
	case MDF_OLDTHLR_REG:
	case MDF_OLDTHHR_REG:
	case MDF_DLYCR_REG:
	case MDF_SCDCR_REG:
	case MDF_DFLTIER_REG:
	case MDF_DFLTISR_REG:
	case MDF_OECCR_REG:
		return true;
	default:
		return false;
	}
}

static const struct regmap_config stm32_mdf_regmap_cfg = {
	.reg_bits = 32,
	.val_bits = 32,
	.reg_stride = sizeof(u32),
	.max_register = MDF_DFLTDR_REG,
	.readable_reg = stm32_mdf_adc_readable_reg,
	.volatile_reg = stm32_mdf_adc_volatile_reg,
	.writeable_reg = stm32_mdf_adc_writeable_reg,
	.num_reg_defaults_raw = MDF_DFLTDR_REG / sizeof(u32) + 1,
	.cache_type = REGCACHE_FLAT,
	.fast_io = true,
};

static struct stm32_mdf_adc *stm32_mdf_get_filter_by_handle(struct stm32_mdf *mdf,
							    struct fwnode_handle *node)
{
	struct stm32_mdf_adc *adc;

	/* Look for filter data from filter node handle */
	list_for_each_entry(adc, &mdf->filter_list, entry) {
		if (adc->node == node)
			return adc;
	}
	return NULL;
}

static int stm32_mdf_adc_start_filter(struct stm32_mdf_adc *adc)
{
	struct stm32_mdf_adc *adc_inter;
	struct stm32_mdf *mdf = adc->mdf;
	u32 val;

	if (MDF_IS_FILTER0(adc))
		list_for_each_entry(adc_inter, &mdf->filter_list, entry)
			if (MDF_IS_INTERLEAVED_FILT_NOT_0(adc_inter))
				stm32_mdf_adc_start_filter(adc_inter);

	/* Check filter status. Bypass cache to access volatile MDF_DFLTCR_ACTIVE bit */
	regcache_cache_bypass(adc->regmap, true);
	regmap_read(adc->regmap, MDF_DFLTCR_REG, &val);
	regcache_cache_bypass(adc->regmap, false);
	if (val & MDF_DFLTCR_ACTIVE) {
		dev_err(adc->dev, "Filter [%d] is already running\n", adc->fl_id);
		return -EBUSY;
	}

	return regmap_set_bits(adc->regmap, MDF_DFLTCR_REG, MDF_DFLTCR_DFLTEN);
}

static void stm32_mdf_adc_stop_filter(struct stm32_mdf_adc *adc)
{
	struct stm32_mdf_adc *adc_inter;
	struct stm32_mdf *mdf = adc->mdf;

	regmap_clear_bits(adc->regmap, MDF_DFLTCR_REG, MDF_DFLTCR_DFLTEN);

	if (MDF_IS_FILTER0(adc))
		list_for_each_entry(adc_inter, &mdf->filter_list, entry)
			if (MDF_IS_INTERLEAVED_FILT_NOT_0(adc_inter))
				stm32_mdf_adc_stop_filter(adc_inter);
}

static int stm32_mdf_adc_get_trig(struct iio_dev *indio_dev, struct iio_trigger *trig)
{
	int i;

	/* lookup triggers registered by stm32 timer trigger driver */
	for (i = 0; stm32_mdf_trigs[i].name; i++) {
		/**
		 * Checking both stm32 timer trigger type and trig name
		 * should be safe against arbitrary trigger names.
		 */
		if ((is_stm32_timer_trigger(trig) ||
		     is_stm32_lptim_trigger(trig)) &&
		     !strcmp(stm32_mdf_trigs[i].name, trig->name)) {
			dev_dbg(&indio_dev->dev, "Trigger [%d] found\n", i);
			return stm32_mdf_trigs[i].trgsrc;
		}
	}

	return -EINVAL;
}

static int stm32_mdf_adc_filter_set_trig(struct iio_dev *indio_dev)
{
	struct stm32_mdf_adc *adc = iio_priv(indio_dev);
	struct iio_trigger *trig = indio_dev->trig;
	u32 trgsrc = 0;
	/* set trigger polarity to rising edge by default */
	u32 trgsens = STM32_MDF_TRGSENS_RISING_EDGE;
	int ret;

	if (trig) {
		ret = stm32_mdf_adc_get_trig(indio_dev, trig);
		if (ret < 0)
			return ret;
	}

	dev_dbg(adc->dev, "Set trigger source [%d] on filter [%d]\n", trgsrc, adc->fl_id);

	return regmap_update_bits(adc->regmap, MDF_DFLTCR_REG,
				  MDF_DFLTCR_TRGSRC_MASK | MDF_DFLTCR_TRGSENS,
				  MDF_DFLTCR_TRGSRC(trgsrc) | MDF_DFLTCR_TRGSENS_SET(trgsens));
}

static void stm32_mdf_adc_filter_clear_trig(struct iio_dev *indio_dev)
{
	struct stm32_mdf_adc *adc = iio_priv(indio_dev);

	regmap_update_bits(adc->regmap, MDF_DFLTCR_REG,
			   MDF_DFLTCR_TRGSRC_MASK | MDF_DFLTCR_TRGSENS, 0);
}

static int stm32_mdf_adc_filter_set_mode(struct stm32_mdf_adc *adc, bool cont)
{
	struct stm32_mdf_adc *adc_inter;
	struct iio_dev *indio_dev = dev_get_drvdata(adc->dev);
	struct iio_trigger *trig = indio_dev->trig;
	u32 mode;

	if (MDF_IS_FILTER0(adc)) {
		list_for_each_entry(adc_inter, &adc->mdf->filter_list, entry) {
			if (MDF_IS_INTERLEAVED_FILT_NOT_0(adc_inter))
				stm32_mdf_adc_filter_set_mode(adc_inter, cont);
		}
	}

	if (adc->synced || MDF_IS_INTERLEAVED_FILT(adc) || trig) {
		if (cont)
			mode = STM32_MDF_ACQ_MODE_SYNC_CONT;
		else
			mode = STM32_MDF_ACQ_MODE_SYNC_SINGLE_SHOT;
	} else {
		if (cont)
			mode = STM32_MDF_ACQ_MODE_ASYNC_CONT;
		else
			mode = STM32_MDF_ACQ_MODE_ASYNC_SINGLE_SHOT;
	}

	dev_dbg(adc->dev, "Set mode [0x%x] on filter [%d]\n", mode, adc->fl_id);

	return regmap_update_bits(adc->regmap, MDF_DFLTCR_REG,
				  MDF_DFLTCR_ACQMOD_MASK, MDF_DFLTCR_ACQMOD(mode));
}

static int stm32_mdf_adc_compute_scale(struct device *dev, unsigned int decim,
				       unsigned int order, unsigned int data_size)
{
	unsigned long max = ARRAY_SIZE(stm32_mdf_log_table);
	unsigned int prime_factors[16];
	unsigned int num, div, logd = 0;
	int i, j, scale;

	/* Decompose decimation ratio D, as prime number factors, to compute log10(D) */
	j = 0;
	num = decim;
	while (num > 1) {
		i = 0;
		while (i < max) {
			div = stm32_mdf_log_table[i].raw;
			if (!(num % div)) {
				prime_factors[j] = stm32_mdf_log_table[i].log;
				num = num / div;
				j++;
				break;
			}
			i++;
		}
		if (i == max) {
			dev_warn(dev, "Failed to set scale. Output signal may saturate.\n");
			return 0;
		}
	}

	for (i = 0; i < j; i++)
		logd += prime_factors[i];

	/* scale = 20 * ((DS - 1) * log10(2) - NF * log10(D)) */
	scale = 20 * ((data_size - 1) * stm32_mdf_log_table[0].log - order * logd);

	return scale;
}

static int stm32_mdf_adc_apply_filters_config(struct stm32_mdf_adc *adc, unsigned int scale)
{
	struct stm32_mdf_adc *adc_inter;
	u32 msk, val;
	int ret, cnt = 0;

	/* Apply conf from filter0 to interleaved filters if any */
	if (MDF_IS_FILTER0(adc) && adc->mdf->nb_interleave) {
		list_for_each_entry(adc_inter, &adc->mdf->filter_list, entry) {
			if (MDF_IS_INTERLEAVED_FILT_NOT_0(adc_inter)) {
				adc_inter->datsrc = adc->datsrc;
				adc_inter->cicmode = adc->cicmode;
				adc_inter->decim_cic = adc->decim_cic;
				adc_inter->nbdis = adc->nbdis;
				adc_inter->hpf_cutoff = adc->hpf_cutoff;

				stm32_mdf_adc_apply_filters_config(adc_inter, scale);
				cnt++;
			}
		}
		if (cnt != adc->mdf->nb_interleave - 1) {
			dev_err(adc->dev, "Interleaved filter number [%d] / expected [%d]\n",
				cnt, adc->mdf->nb_interleave - 1);
			return -EINVAL;
		}
	}

	/* Configure delay */
	ret = regmap_update_bits(adc->regmap, MDF_DLYCR_REG, MDF_DLYCR_SKPDLY_MASK, adc->delay);
	if (ret)
		return ret;

	/* Configure NBDIS */
	if (adc->nbdis) {
		ret = regmap_update_bits(adc->regmap, MDF_DFLTCR_REG, MDF_DFLTCR_NBDIS_MASK,
					 MDF_DFLTCR_NBDIS(adc->nbdis));
		if (ret)
			return ret;
	}

	/* Configure CICR */
	msk = MDF_SITFCR_SCKSRC_MASK | MDF_DFLTCICR_CICMOD_MASK |
	      MDF_DFLTCICR_MCICD_MASK | MDF_DFLTCICR_SCALE_MASK;
	val = MDF_SITFCR_SCKSRC(adc->datsrc) | MDF_DFLTCICR_CICMOD(adc->cicmode) |
	      MDF_DFLTCICR_MCICD(adc->decim_cic - 1) | MDF_DFLTCICR_SCALE(scale);

	ret = regmap_update_bits(adc->regmap, MDF_DFLTCICR_REG, msk, val);
	if (ret)
		return ret;

	/* Configure RSFR & HPF */
	if (adc->hpf_cutoff == STM32_MDF_HPF_BYPASS)
		val = MDF_DFLTRSFR_HPFBYP;
	else
		val = MDF_DFLTRSFR_HPFC(adc->hpf_cutoff);
	val |= adc->rsflt_bypass ? MDF_DFLTRSFR_RSFLTBYP : 0;
	msk = MDF_DFLTRSFR_RSFLTBYP | MDF_DFLTRSFR_HPFBYP | MDF_DFLTRSFR_HPFC_MASK;

	return regmap_update_bits(adc->regmap, MDF_DFLTRSFR_REG, msk, val);
}

static int stm32_mdf_adc_set_filters_config(struct iio_dev *indio_dev, unsigned int decim)
{
	struct stm32_mdf_adc *adc = iio_priv(indio_dev);
	struct device *dev = &indio_dev->dev;
	unsigned int decim_cic, decim_rsflt = 1;
	unsigned int data_size = STM32_MDF_DATA_RES, order = adc->cicmode;
	u64 max;
	int i, d, log, scale, max_scale, gain_lin;

	if (!adc->rsflt_bypass) {
		decim_rsflt = 4;
		data_size -= 2;

		/* Check if total decimation factor is a multiple of reshape filter decimation */
		if (decim % decim_rsflt) {
			dev_err(dev, "Total decimation factor [%d] not multiple of [%d]\n",
				decim, decim_rsflt);
			return -EINVAL;
		}
	}

	decim_cic = DIV_ROUND_CLOSEST(decim, decim_rsflt);
	if (decim_cic < MDF_DFLTCICR_MCICD_MIN ||
	    decim_cic > stm32_mdf_cic_max_decim_sitf[order]) {
		dev_err(dev, "Decimation factor [%d] out of range for CIC filter order [%d]\n",
			decim_cic, adc->cicmode);
		return -EINVAL;
	}

	/*
	 * Compute scaling:
	 * max scale = 20 * log10( 2 exp DS / D exp NF )
	 * - DS = max data size at scale output (RSFLT on: DS = 22 / RSFLT off: DS = 24)
	 * - NF = Main CIC filter order
	 */
	if (is_power_of_2(decim_cic)) {
		/*
		 * Decimation ratio is a power of 2: D = 2 exp n
		 * max scale = 20 * (DS - n * NF) * log10(2)
		 */
		log = stm32_mdf_log_table[0].log;

		/* Compute max scale (dB) * 1000 */
		max_scale = (20 * (data_size - 1 - (order * (fls(decim_cic) - 1))) * log);
	} else {
		/*
		 * Decimation ratio is not a power of 2
		 * max scale = 20 * ((DS - 1) * log10(2) - NF * log10(D))
		 */
		max_scale = stm32_mdf_adc_compute_scale(dev, decim_cic, order, data_size);
	}

	dev_dbg(dev, "Filter order [%d], decimation [%d], data size [%d], max scale [%d]\n",
		order, decim_cic, data_size, max_scale / 1000);

	/*
	 * Find scale register setting.
	 * Limit max_scale accuracy to first decimal for comparison with scale table values.
	 */
	max_scale = DIV_ROUND_CLOSEST(max_scale, 100);
	i = ARRAY_SIZE(stm32_mdf_scale_table) - 1;
	while (i > 0) {
		if (stm32_mdf_scale_table[i].gain_db < max_scale)
			break;
		i--;
	};
	scale = stm32_mdf_scale_table[i].scale;
	gain_lin = stm32_mdf_scale_table[i].gain_lin;

	dev_dbg(dev, "Set scale to [%d]dB: [0x%x]\n", stm32_mdf_scale_table[i].gain_db / 10, scale);

	adc->decim_cic = decim_cic;

	/*
	 * Calculate maximum DFLT output filter
	 * max = K * G
	 * - Fastsinc (order 0):	G = 2 * d^2 * gain_lin
	 * - Sinc order 1 to 5:		G = d^N * gain_lin
	 * - RSFLT off:			K = 1, d = decim
	 * - RSFLT on:			K = 2.98, d = decim_cic
	 * N = CIC filter order, decim = total decimation ratio, decim_cic = CIC decimation ratio
	 * gain_lin is multiplied by a 10 factor in stm32_mdf_scale_table, and K with a 100 factor.
	 */
	if (adc->rsflt_bypass) {
		d = decim;
		max = 100;
	} else {
		d = decim_cic;
		max = 298;
	}

	if (order) {
		i = 0;
		while (i < order) {
			max *= d;
			i++;
		}
	} else {
		max *= 2 * d * d;
	}

	if (gain_lin > 0) {
		max *= gain_lin;
		max = DIV_ROUND_CLOSEST_ULL(max, 1000);
	}
	if (gain_lin < 0) {
		max = DIV_ROUND_CLOSEST_ULL(max, -gain_lin);
		max = DIV_ROUND_CLOSEST_ULL(max,  10);
	}

	adc->dflt_max = max;

	dev_dbg(dev, "DFLT maximum output [%d]\n", adc->dflt_max);

	return stm32_mdf_adc_apply_filters_config(adc, scale);
}

static int stm32_mdf_adc_check_clock_config(struct stm32_mdf_adc *adc, unsigned long *sck_freq)
{
	unsigned long cck_expected_freq;
	unsigned int ratio, cic_ratio;
	int ret, error = 0;

	/*
	 * The cck expected rate is set at probe from "clock-frequency" device tree property.
	 * The serial interface clock sck (aka cck) is derived from MDF kernel clock frequency.
	 * The kernel clock rate may have been changed by another consumer, or MDF dividers
	 * may have been updated through clk_get_rate() call.
	 * Ensure that kernel clock rate and MDF dividers, still provide the right sck/cck rate
	 */
	cck_expected_freq = stm32_mdf_core_get_cck(adc->mdf);
	if (*sck_freq != cck_expected_freq) {
		dev_dbg(adc->dev, "Wrong sck_freq [%lu]Hz. Expected [%lu]Hz.\n",
			*sck_freq, cck_expected_freq);
		error |= STM32_MDF_ERR_SCK_FREQ;
	}

	/*
	 * Mode SPI:    check Fproc >= 4 * Fsck
	 * Mode LF SPI: check Fproc >= 2 * Fsck
	 */
	ratio = DIV_ROUND_CLOSEST(adc->mdf->fproc, *sck_freq);
	if ((adc->sitf->mode == STM32_MDF_MODE_SPI && ratio <= 4) ||
	    (adc->sitf->mode == STM32_MDF_MODE_LF_SPI && ratio <= 2)) {
		dev_dbg(adc->dev, "Wrong Fproc/Fsck ratio [%d]. sitf mode [%d], RSFLT [%s]\n",
			ratio, adc->sitf->mode, adc->rsflt_bypass ? "off" : "on");
		error |= STM32_MDF_ERR_MODE_RATIO;
	}

	/* RSFLT enabled: check Fproc > 24 * Fsck / (MCICD+1) */
	cic_ratio = DIV_ROUND_CLOSEST(24, adc->decim_cic);
	if (!adc->rsflt_bypass && ratio <= cic_ratio)
		error |= STM32_MDF_ERR_DECIM_RATIO;

	/* If we found an error, try to restore clocks initial settings */
	if (error) {
		ret = stm32_mdf_core_restore_cck(adc->mdf);
		if (ret < 0)
			goto err;

		*sck_freq = clk_get_rate(adc->sitf->sck);
		if (!*sck_freq) {
			ret = -EINVAL;
			goto err;
		}
	}

	return 0;

err:
	dev_err(adc->dev, "Wrong clock configuration [0x%x]. Clock recovering returned [%d]\n",
		error, ret);

	return ret;
}

static int mdf_adc_set_samp_freq(struct iio_dev *indio_dev, unsigned long sample_freq, int lock)
{
	struct stm32_mdf_adc *adc = iio_priv(indio_dev);
	struct device *dev = &indio_dev->dev;
	unsigned int decim_ratio;
	unsigned long delta, delta_ppm, sck_freq;
	int ret;

	if (lock) {
		ret = stm32_mdf_core_lock_kclk_rate(adc->mdf);
		if (ret < 0)
			return ret;
	}

	sck_freq = clk_get_rate(adc->sitf->sck);
	if (!sck_freq) {
		dev_err(dev, "Unexpected serial clock frequency: 0Hz\n");
		ret = -EINVAL;
		goto err;
	}

	/*
	 * If requested sampling frequency is 0, set a default frequency.
	 * The default frequency is computed from default decimation ratio.
	 * This ensures that a filter configuration can be found whatever the selected filter
	 * order. (Most constrained case is order 5)
	 */
	if (!sample_freq)
		sample_freq = sck_freq / MDF_DEFAULT_DECIM_RATIO;

	ret = stm32_mdf_adc_check_clock_config(adc, &sck_freq);
	if (ret)
		goto err;

	decim_ratio = DIV_ROUND_CLOSEST(sck_freq, sample_freq);

	delta = abs(sck_freq - (decim_ratio * sample_freq));
	delta_ppm = (1000000 * delta) / sck_freq;
	if (delta_ppm > 1000)
		dev_warn(dev, "Sample rate deviation [%lu] ppm: [%lu] vs [%lu] Hz\n",
			 delta_ppm, sck_freq / decim_ratio, sample_freq);
	else if (delta)
		dev_dbg(dev, "Sample rate deviation [%lu] ppm: [%lu] vs [%lu] Hz\n",
			delta_ppm, sck_freq / decim_ratio, sample_freq);

	/*
	 * Convert settling time into a minimum number of output sample to discard before releasing
	 * the data. This allows to drop the samples affected by the impulse response of the
	 * filter and wait for stable data.
	 */
	adc->nbdis = DIV_ROUND_UP(adc->stu * sample_freq, 1000000);
	if (adc->nbdis > MDF_DFLTCR_NBDIS_MAX) {
		dev_warn(dev, "NBDIS [%u] too large. Force to [%lu]\n",
			 adc->nbdis, MDF_DFLTCR_NBDIS_MAX);
		adc->nbdis = MDF_DFLTCR_NBDIS_MAX;
	} else {
		dev_dbg(dev, "Settling time [%u] us. NBDIS set to [%u] samples\n",
			adc->stu, adc->nbdis);
	}

	ret = stm32_mdf_adc_set_filters_config(indio_dev, decim_ratio);
	if (ret < 0)
		goto err;

	adc->sample_freq = DIV_ROUND_CLOSEST(sck_freq, decim_ratio);
	adc->decim_ratio = decim_ratio;

	return 0;

err:
	if (lock)
		stm32_mdf_core_unlock_kclk_rate(adc->mdf);

	return ret;
}

static int stm32_mdf_adc_start_mdf(struct iio_dev *indio_dev)
{
	struct stm32_mdf_adc *adc = iio_priv(indio_dev);
	int ret;

	ret = clk_prepare_enable(adc->sitf->sck);
	if (ret < 0) {
		dev_err(&indio_dev->dev, "Failed to enable clock %s\n",
			__clk_get_name(adc->sitf->sck));
		return ret;
	}

	ret = stm32_mdf_core_start_mdf(adc->mdf);
	if (ret < 0)
		clk_disable_unprepare(adc->sitf->sck);

	return ret;
}

static void stm32_mdf_adc_stop_mdf(struct iio_dev *indio_dev)
{
	struct stm32_mdf_adc *adc = iio_priv(indio_dev);

	stm32_mdf_core_stop_mdf(adc->mdf);

	clk_disable_unprepare(adc->sitf->sck);
}

static int stm32_mdf_adc_start_conv(struct iio_dev *indio_dev)
{
	struct stm32_mdf_adc *adc = iio_priv(indio_dev);
	int ret;

	ret = stm32_mdf_sitf_start(adc->sitf);
	if (ret < 0)
		return ret;

	/*
	 * In audio use cases the sampling frequency is always provided on stream startup.
	 * In analog use cases the sampling frequency may not be already set in IIO sysfs.
	 * Set a default frequency here, if frequency is not yet defined.
	 * Note: The filters configuration is applied when the sampling frequency is set.
	 * This involves that all the filters are already probed in interleaved case,
	 * before setting the sampling frequency.
	 */
	if (!adc->sample_freq) {
		/* Setting frequency to 0 means that the default frequency will be applied. */
		ret = mdf_adc_set_samp_freq(indio_dev, 0, 1);
		if (ret < 0)
			goto stop_sitf;
	}

	ret = stm32_mdf_adc_start_filter(adc);
	if (ret < 0)
		goto stop_sitf;

	if (adc->trgo) {
		ret = stm32_mdf_core_trigger(adc->mdf);
		if (ret < 0)
			goto stop_filter;
	}

	return 0;

stop_filter:
	stm32_mdf_adc_stop_filter(adc);
stop_sitf:
	stm32_mdf_sitf_stop(adc->sitf);

	return ret;
}

static void stm32_mdf_adc_stop_conv(struct iio_dev *indio_dev)
{
	struct stm32_mdf_adc *adc = iio_priv(indio_dev);

	stm32_mdf_adc_stop_filter(adc);

	stm32_mdf_sitf_stop(adc->sitf);
}

static unsigned int stm32_mdf_adc_dma_residue(struct stm32_mdf_adc *adc)
{
	struct dma_tx_state state;
	enum dma_status status;

	status = dmaengine_tx_status(adc->dma_chan, adc->dma_chan->cookie, &state);
	if (status == DMA_IN_PROGRESS) {
		/* Residue is size in bytes from end of buffer */
		unsigned int i = adc->buf_sz - state.residue;
		unsigned int size;

		/* Return available bytes */
		if (i >= adc->bufi)
			size = i - adc->bufi;
		else
			size = adc->buf_sz + i - adc->bufi;

		return size;
	}

	return 0;
}

static void stm32_mdf_adc_dma_buffer_done(void *data)
{
	struct iio_dev *indio_dev = data;
	struct stm32_mdf_adc *adc = iio_priv(indio_dev);
	int available = stm32_mdf_adc_dma_residue(adc);
	size_t old_pos;

	dev_dbg(&indio_dev->dev, "pos = %d, available = %d\n", adc->bufi, available);
	old_pos = adc->bufi;

	while (available >= indio_dev->scan_bytes) {
		s32 *buffer = (s32 *)&adc->rx_buf[adc->bufi];
		adc->bufi += indio_dev->scan_bytes;
		if (adc->bufi >= adc->buf_sz) {
			if (adc->cb)
				adc->cb(&adc->rx_buf[old_pos], adc->buf_sz - old_pos, adc->cb_priv);
			adc->bufi = 0;
			old_pos = 0;
		}
		if (adc->dev_data->type == STM32_MDF_IIO)
			iio_push_to_buffers(indio_dev, buffer);
		available -= indio_dev->scan_bytes;
	}
	if (adc->cb)
		adc->cb(&adc->rx_buf[old_pos], adc->bufi - old_pos, adc->cb_priv);
}

static int stm32_mdf_adc_dma_start(struct iio_dev *indio_dev)
{
	struct stm32_mdf_adc *adc = iio_priv(indio_dev);
	struct dma_slave_config config = {
		.src_addr = (dma_addr_t)adc->phys_addr + MDF_DFLTDR_REG,
		.src_addr_width = DMA_SLAVE_BUSWIDTH_4_BYTES,
	};
	struct dma_async_tx_descriptor *desc;
	int ret;

	if (!adc->dma_chan)
		return -EINVAL;

	dev_dbg(&indio_dev->dev, "size=%d watermark=%d\n", adc->buf_sz, adc->buf_sz / 2);

	ret = dmaengine_slave_config(adc->dma_chan, &config);
	if (ret)
		return ret;

	/* Prepare a DMA cyclic transaction */
	desc = dmaengine_prep_dma_cyclic(adc->dma_chan, adc->dma_buf,
					 adc->buf_sz, adc->buf_sz / 2,
					 DMA_DEV_TO_MEM, DMA_PREP_INTERRUPT);
	if (!desc)
		return -EBUSY;

	desc->callback = stm32_mdf_adc_dma_buffer_done;
	desc->callback_param = indio_dev;

	ret = dma_submit_error(dmaengine_submit(desc));
	if (ret)
		goto err_stop_dma;

	/* Issue pending DMA requests */
	dma_async_issue_pending(adc->dma_chan);

	/* Enable regular DMA transfer*/
	ret = regmap_set_bits(adc->regmap, MDF_DFLTCR_REG, MDF_DFLTCR_DMAEN);
	if (ret < 0)
		goto err_stop_dma;

	return 0;

err_stop_dma:
	dmaengine_terminate_sync(adc->dma_chan);

	return ret;
}

static void stm32_mdf_adc_dma_stop(struct iio_dev *indio_dev)
{
	struct stm32_mdf_adc *adc = iio_priv(indio_dev);

	if (!adc->dma_chan)
		return;

	regmap_clear_bits(adc->regmap, MDF_DFLTCR_REG, MDF_DFLTCR_DMAEN);

	dmaengine_terminate_sync(adc->dma_chan);
}

static int stm32_mdf_adc_postenable(struct iio_dev *indio_dev)
{
	struct stm32_mdf_adc *adc = iio_priv(indio_dev);
	int i = 0;
	int ret;

	/* Reset adc buffer index */
	adc->bufi = 0;

	while (adc->channels[i].backend && i < indio_dev->num_channels) {
		ret = iio_backend_enable(adc->channels[i].backend);
		if (ret < 0) {
			while (--i > 0)
				iio_backend_disable(adc->channels[i].backend);

			return ret;
		}
		i++;
	}

	ret = stm32_mdf_adc_start_mdf(indio_dev);
	if (ret < 0)
		goto err_start;

	stm32_mdf_adc_filter_set_mode(adc, true);

	regmap_clear_bits(adc->regmap, MDF_DFLTISR_REG,
			  MDF_DFLTISR_DOVRF_MASK | MDF_DFLTISR_SATF_MASK);

	regmap_set_bits(adc->regmap, MDF_DFLTIER_REG,
			MDF_DFLTIER_DOVRIE_MASK | MDF_DFLTIER_SATIE_MASK);

	ret = stm32_mdf_adc_dma_start(indio_dev);
	if (ret) {
		dev_err(&indio_dev->dev, "Can't start DMA\n");
		goto err_dma;
	}

	ret = stm32_mdf_adc_filter_set_trig(indio_dev);
	if (ret < 0)
		goto err_trig;

	ret = stm32_mdf_adc_start_conv(indio_dev);
	if (ret) {
		dev_err(&indio_dev->dev, "Can't start conversion\n");
		goto err_conv;
	}

	return 0;

err_conv:
	stm32_mdf_adc_filter_clear_trig(indio_dev);
err_trig:
	stm32_mdf_adc_dma_stop(indio_dev);
err_dma:
	stm32_mdf_adc_stop_mdf(indio_dev);
err_start:
	i = 0;
	while (adc->channels[i].backend && i < indio_dev->num_channels) {
		iio_backend_disable(adc->channels[i].backend);
		i++;
	}

	return ret;
}

static int stm32_mdf_adc_predisable(struct iio_dev *indio_dev)
{
	struct stm32_mdf_adc *adc = iio_priv(indio_dev);
	int i = 0;

	stm32_mdf_adc_stop_conv(indio_dev);

	stm32_mdf_adc_filter_clear_trig(indio_dev);

	stm32_mdf_adc_dma_stop(indio_dev);

	regmap_clear_bits(adc->regmap, MDF_DFLTIER_REG,
			  MDF_DFLTIER_DOVRIE_MASK | MDF_DFLTIER_SATIE_MASK);

	stm32_mdf_adc_stop_mdf(indio_dev);

	while (adc->channels[i].backend && i < indio_dev->num_channels) {
		iio_backend_disable(adc->channels[i].backend);
		i++;
	}

	return 0;
}

static const struct iio_buffer_setup_ops stm32_mdf_buffer_setup_ops = {
	.postenable = &stm32_mdf_adc_postenable,
	.predisable = &stm32_mdf_adc_predisable,
};

static ssize_t stm32_mdf_adc_audio_get_channels(struct iio_dev *indio_dev, uintptr_t priv,
						const struct iio_chan_spec *chan, char *buf)
{
	struct stm32_mdf_adc *adc = iio_priv(indio_dev);
	unsigned int sub_channels_nb = 1;

	if (MDF_IS_FILTER0(adc) && adc->mdf->nb_interleave)
		sub_channels_nb = adc->mdf->nb_interleave;

	return snprintf(buf, STM32_MDF_EXT_INFO_BUZ_SZ, "%u\n", sub_channels_nb);
}

/*
 * IIO channel extended info used by the audio device IIO channel consumer.
 * sub_channels_nb: provides the number of audio channels associated to the IIO channel.
 */
static const struct iio_chan_spec_ext_info stm32_mdf_adc_audio_ext_info[] = {
	{
		.name = "sub_channels_nb",
		.shared = IIO_SHARED_BY_TYPE,
		.read = stm32_mdf_adc_audio_get_channels,
	},
	{},
};

static void stm32_mdf_dma_release(struct iio_dev *indio_dev)
{
	struct stm32_mdf_adc *adc = iio_priv(indio_dev);

	if (adc && adc->dma_chan) {
		dma_free_coherent(adc->dma_chan->device->dev,
				  MDF_DMA_BUFFER_SIZE, adc->rx_buf, adc->dma_buf);
		dma_release_channel(adc->dma_chan);
	}
}

static int stm32_mdf_dma_request(struct device *dev, struct iio_dev *indio_dev)
{
	struct stm32_mdf_adc *adc = iio_priv(indio_dev);
	struct dma_chan *dma_chan;

	dma_chan = dma_request_chan(dev, "rx");
	if (IS_ERR(dma_chan))
		return PTR_ERR(dma_chan) ? PTR_ERR(dma_chan) : -ENODEV;
	adc->dma_chan = dma_chan;

	adc->rx_buf = dma_alloc_coherent(adc->dma_chan->device->dev,
					 MDF_DMA_BUFFER_SIZE, &adc->dma_buf, GFP_KERNEL);
	if (!adc->rx_buf) {
		dma_release_channel(adc->dma_chan);
		return -ENOMEM;
	}

	indio_dev->modes |= INDIO_BUFFER_SOFTWARE;
	indio_dev->setup_ops = &stm32_mdf_buffer_setup_ops;

	return 0;
}

static int stm32_mdf_channel_parse_of(struct iio_dev *indio_dev, struct fwnode_handle *node,
				      struct iio_chan_spec *ch)
{
	struct stm32_mdf_adc *adc = iio_priv(indio_dev);
	struct iio_backend *backend;
	const char *label = fwnode_get_name(node);
	int ret;
	u32 stu = 0;

	ret = fwnode_property_read_u32(node, "reg", &ch->channel);
	if (ret < 0) {
		dev_err(&indio_dev->dev, "Failed to read channel index: [%d]\n", ret);
		return ret;
	}

	if (fwnode_property_present(node, "label")) {
		/* label is optional */
		ret = fwnode_property_read_string(node, "label", &label);
		if (ret < 0) {
			dev_err(&indio_dev->dev,
				" Error parsing 'label' for idx %d\n", ch->channel);
			return ret;
		}
	}
	adc->channels[ch->scan_index].channel_name = label;

	/* settling-time-us is optional */
	if (fwnode_property_present(node, "settling-time-us")) {
		/*
		 * The settling time is relevant only for the first channel. In case of interleaved
		 * channels, the settling time of the first configured channel, is applied to other
		 * channels.
		 */
		if (!ch->scan_index) {
			ret = fwnode_property_read_u32(node, "settling-time-us", &stu);
			if (ret < 0) {
				dev_err(&indio_dev->dev, "Failed to read settling time: [%d]\n",
					ret);
				return ret;
			}

			adc->stu = stu;
		}
	}

	if (adc->dev_data->type == STM32_MDF_IIO) {
		backend = devm_iio_backend_fwnode_get(&indio_dev->dev, NULL, node);
		if (IS_ERR(backend))
			return dev_err_probe(&indio_dev->dev, PTR_ERR(backend),
					     "Failed to get backend\n");
		adc->channels[ch->scan_index].backend = backend;
	}

	return ret;
}

static int stm32_mdf_adc_chan_init_one(struct iio_dev *indio_dev, struct fwnode_handle *node,
				       struct iio_chan_spec *ch, int idx)
{
	struct stm32_mdf_adc *adc = iio_priv(indio_dev);
	int ret;

	ch->type = IIO_VOLTAGE;
	ch->indexed = 1;
	ch->scan_index = idx;

	ret = stm32_mdf_channel_parse_of(indio_dev, node, ch);
	if (ret < 0) {
		dev_err(&indio_dev->dev, "Failed to parse channel [%d]\n", idx);
		return ret;
	}

	if (adc->dev_data->type == STM32_MDF_IIO) {
		ch->info_mask_separate = BIT(IIO_CHAN_INFO_RAW) | BIT(IIO_CHAN_INFO_SCALE) |
					 BIT(IIO_CHAN_INFO_OFFSET);
		ch->scan_type.shift = 8;
	}

	if (adc->dev_data->type == STM32_MDF_AUDIO)
		ch->ext_info = stm32_mdf_adc_audio_ext_info;

	ch->info_mask_shared_by_all = BIT(IIO_CHAN_INFO_SAMP_FREQ);
	ch->scan_type.sign = 's';
	ch->scan_type.realbits = STM32_MDF_DATA_RES;
	ch->scan_type.storagebits = 32;

	return 0;
}

static int stm32_mdf_adc_chan_init(struct iio_dev *indio_dev, struct iio_chan_spec *channels)
{
	struct fwnode_handle *child;
	int chan_idx = 0, ret;

	device_for_each_child_node(indio_dev->dev.parent, child) {
		/* Skip the child nodes with a compatible. (e.g. DAI node for audio) */
		if (fwnode_property_present(child, "compatible"))
			continue;

		ret = stm32_mdf_adc_chan_init_one(indio_dev, child, &channels[chan_idx], chan_idx);
		if (ret < 0) {
			fwnode_handle_put(child);
			return dev_err_probe(&indio_dev->dev, ret, "Channels [%d] init failed\n",
					     chan_idx);
		}

		chan_idx++;
	}

	return chan_idx;
}

static int stm32_mdf_set_watermark(struct iio_dev *indio_dev, unsigned int val)
{
	struct stm32_mdf_adc *adc = iio_priv(indio_dev);
	unsigned int watermark = MDF_DMA_BUFFER_SIZE / 2;
	unsigned int rx_buf_sz = MDF_DMA_BUFFER_SIZE;

	/*
	 * DMA cyclic transfers are used, buffer is split into two periods.
	 * There should be :
	 * - always one buffer (period) DMA is working on
	 * - one buffer (period) driver pushed to ASoC side.
	 */
	watermark = min(watermark, val * (unsigned int)(sizeof(u32)));
	adc->buf_sz = min(rx_buf_sz, watermark * 2);

	return 0;
}

static int stm32_mdf_adc_single_conv(struct iio_dev *indio_dev,
				     const struct iio_chan_spec *chan, int *res)
{
	struct stm32_mdf_adc *adc = iio_priv(indio_dev);
	long timeout;
	int ret;

	reinit_completion(&adc->completion);

	ret = stm32_mdf_adc_start_mdf(indio_dev);
	if (ret < 0)
		return ret;

	ret = regmap_update_bits(adc->regmap, MDF_DFLTIER_REG,
				 MDF_DFLTIER_FTHIE_MASK, MDF_DFLTIER_FTHIE_MASK);
	if (ret < 0)
		goto err_conv;

	stm32_mdf_adc_filter_set_mode(adc, false);

	ret = stm32_mdf_adc_start_conv(indio_dev);
	if (ret < 0) {
		regmap_update_bits(adc->regmap, MDF_DFLTIER_REG, MDF_DFLTIER_FTHIE_MASK, 0);
		goto err_conv;
	}

	timeout = wait_for_completion_interruptible_timeout(&adc->completion, STM32_MDF_TIMEOUT_MS);

	regmap_update_bits(adc->regmap, MDF_DFLTIER_REG, MDF_DFLTIER_FTHIE_MASK, 0);

	if (timeout == 0) {
		dev_err(&indio_dev->dev, "Timeout reached on channel [%d]", chan->channel);
		ret = -ETIMEDOUT;
	} else if (timeout < 0) {
		ret = timeout;
	} else {
		ret = IIO_VAL_INT;
	}

	if (MDF_IS_INTERLEAVED_FILT(adc))
		*res = adc->buffer[chan->channel];
	else
		*res = adc->buffer[0];

	stm32_mdf_adc_stop_conv(indio_dev);

err_conv:
	stm32_mdf_adc_stop_mdf(indio_dev);

	return ret;
}

static int stm32_mdf_adc_write_raw(struct iio_dev *indio_dev, struct iio_chan_spec const *chan,
				   int val, int val2, long mask)
{
	int ret;

	switch (mask) {
	case IIO_CHAN_INFO_SAMP_FREQ:
		if (!val)
			return -EINVAL;

		ret = iio_device_claim_direct_mode(indio_dev);
		if (ret)
			return ret;

		ret = mdf_adc_set_samp_freq(indio_dev, val, 0);
		iio_device_release_direct_mode(indio_dev);

		return ret;
	}

	return -EINVAL;
}

static int stm32_mdf_adc_read_raw(struct iio_dev *indio_dev, struct iio_chan_spec const *chan,
				  int *val, int *val2, long mask)
{
	struct stm32_mdf_adc *adc = iio_priv(indio_dev);
	int idx = chan->scan_index;
	int max = BIT(STM32_MDF_DATA_RES - 1) - 1;
	int scale, offset;
	int ret;

	switch (mask) {
	case IIO_CHAN_INFO_RAW:
		ret = iio_device_claim_direct_mode(indio_dev);
		if (ret)
			return ret;

		if (adc->channels[idx].backend) {
			ret = iio_backend_enable(adc->channels[idx].backend);
			if (ret)
				goto err_release_direct_mode;
		}

		ret = stm32_mdf_adc_single_conv(indio_dev, chan, val);
		if (ret)
			goto err_backend_disable;

		if (adc->channels[idx].backend)
			iio_backend_disable(adc->channels[idx].backend);

		iio_device_release_direct_mode(indio_dev);

		return IIO_VAL_INT;

	case IIO_CHAN_INFO_SAMP_FREQ:
		*val = adc->sample_freq;

		return IIO_VAL_INT;

	case IIO_CHAN_INFO_SCALE:
		/*
		 * Vconv = (raw>>shift + offset) * scale.
		 * scale = Vref * k / 2^res (denominator is managed through FRACTIONAL_LOG2 type)
		 * k correspond to the ratio between max resolution and actual filter maximum
		 * k = max / dflt_max
		 * max = 2^(res - 1) - 1
		 * max_dflt = D^N * gain_lin * gain_rsflt
		 * scale = Vref * max / dflt_max
		 */
		if (adc->channels[idx].backend) {
			ret = iio_backend_read_scale(adc->channels[idx].backend, chan,
						     &scale, NULL);
			if (ret < 0)
				return ret;

			*val = div_u64((u64)scale * max, adc->dflt_max);

			*val2 = chan->scan_type.realbits;
			if (chan->differential)
				*val *= 2;
		} else {
			return -EPERM;
		}

		return IIO_VAL_FRACTIONAL_LOG2;

	case IIO_CHAN_INFO_OFFSET:
		if (adc->channels[idx].backend) {
			ret = iio_backend_read_offset(adc->channels[idx].backend, chan,
						      &offset, NULL);
			if (ret < 0)
				return ret;

			*val = offset;
			if (!chan->differential)
				*val += adc->dflt_max;
		} else {
			return -EPERM;
		}

		return IIO_VAL_INT;
	}

	return -EINVAL;

err_backend_disable:
	if (adc->channels[idx].backend)
		iio_backend_disable(adc->channels[idx].backend);
err_release_direct_mode:
	iio_device_release_direct_mode(indio_dev);

	return ret;
}

static int stm32_mdf_adc_read_label(struct iio_dev *indio_dev, const struct iio_chan_spec *chan,
				    char *label)
{
	struct stm32_mdf_adc *adc = iio_priv(indio_dev);
	const char *name = adc->channels[chan->scan_index].channel_name;

	return sysfs_emit(label, "%s\n", name);
}

static const struct iio_info stm32_mdf_info_audio = {
	.hwfifo_set_watermark = stm32_mdf_set_watermark,
	.write_raw = stm32_mdf_adc_write_raw,
	.read_raw = stm32_mdf_adc_read_raw,
	.read_label = stm32_mdf_adc_read_label,
};

static const struct iio_info stm32_mdf_info_adc = {
	.hwfifo_set_watermark = stm32_mdf_set_watermark,
	.write_raw = stm32_mdf_adc_write_raw,
	.read_raw = stm32_mdf_adc_read_raw,
	.read_label = stm32_mdf_adc_read_label,
	.validate_trigger = stm32_mdf_adc_get_trig,
};

static irqreturn_t stm32_mdf_irq(int irq, void *arg)
{
	struct iio_dev *indio_dev = arg;
	struct stm32_mdf_adc *adc = iio_priv(indio_dev), *adc_inter;
	struct regmap *regmap = adc->regmap;
	u32 *ptr = adc->buffer;
	u32 isr, ier, flags;

	regmap_read(regmap, MDF_DFLTISR_REG, &isr);
	regmap_read(regmap, MDF_DFLTIER_REG, &ier);

	flags = isr & ier;
	if (!flags)
		return IRQ_NONE;

	if (flags & MDF_DFLTISR_FTHF_MASK) {
		/* Reading the data register clear the IRQ status */
		regmap_read(regmap, MDF_DFLTDR_REG, ptr++);

		if (MDF_IS_FILTER0(adc))
			list_for_each_entry(adc_inter, &adc->mdf->filter_list, entry)
				if (MDF_IS_INTERLEAVED_FILT_NOT_0(adc_inter))
					regmap_read(regmap, MDF_DFLTDR_REG, ptr++);

		complete(&adc->completion);
	}

	if (flags & MDF_DFLTISR_DOVRF_MASK) {
		dev_warn(&indio_dev->dev, "Data overflow detected\n");
		regmap_set_bits(regmap, MDF_DFLTISR_REG, MDF_DFLTISR_DOVRF_MASK);
	}

	if (flags & MDF_DFLTISR_RFOVRF_MASK) {
		dev_warn(&indio_dev->dev, "Reshape filter overrun detected\n");
		regmap_set_bits(regmap, MDF_DFLTISR_REG, MDF_DFLTISR_RFOVRF_MASK);
	}

	if (flags & MDF_DFLTISR_SATF_MASK) {
		dev_warn(&indio_dev->dev, "Saturation detected\n");
		regmap_set_bits(regmap, MDF_DFLTISR_REG, MDF_DFLTISR_SATF_MASK);

		/* Notify only once */
		regmap_clear_bits(adc->regmap, MDF_DFLTIER_REG, MDF_DFLTIER_SATIE_MASK);
	}

	return IRQ_HANDLED;
}

static int stm32_mdf_audio_init(struct device *dev, struct iio_dev *indio_dev)
{
	struct stm32_mdf_adc *adc = iio_priv(indio_dev);
	struct iio_chan_spec *ch;
	int ret;

	ch = devm_kzalloc(&indio_dev->dev, sizeof(*ch), GFP_KERNEL);
	if (!ch)
		return -ENOMEM;

	adc->channels = devm_kzalloc(&indio_dev->dev, sizeof(*adc->channels), GFP_KERNEL);
	if (!adc->channels)
		return -ENOMEM;

	ret = stm32_mdf_adc_chan_init(indio_dev, ch);
	if (ret < 0)
		return dev_err_probe(dev, ret, "Channels init failed\n");

	indio_dev->num_channels = 1;
	indio_dev->channels = ch;

	ret = stm32_mdf_dma_request(dev, indio_dev);
	if (ret)
		return dev_err_probe(dev, ret, "Failed to get DMA\n");

	ret =  stm32_mdf_adc_filter_set_mode(adc, true);
	if (ret)
		stm32_mdf_dma_release(indio_dev);

	return ret;
}

static int stm32_mdf_adc_init(struct device *dev, struct iio_dev *indio_dev)
{
	struct stm32_mdf_adc *adc = iio_priv(indio_dev);
	struct iio_chan_spec *ch = NULL;
	unsigned int num_ch;
	int ret;

	num_ch = device_get_child_node_count(indio_dev->dev.parent);
	if (num_ch) {
		/* Filter0 may have several channels in interleaved mode */
		if (num_ch > 1) {
			if (!MDF_IS_FILTER0(adc)) {
				dev_err(dev, "Too many channels for filter [%d]\n", adc->fl_id);
				return -EINVAL;
			} else if (num_ch != adc->mdf->nb_interleave) {
				dev_err(dev, "Unexpected channels number for filter0: [%d]\n",
					num_ch);
				return -EINVAL;
			}
		}

		ch = devm_kcalloc(&indio_dev->dev, num_ch, sizeof(*ch), GFP_KERNEL);
		if (!ch)
			return -ENOMEM;

		adc->channels = devm_kcalloc(&indio_dev->dev, num_ch, sizeof(*adc->channels),
					     GFP_KERNEL);
		if (!adc->channels)
			return -ENOMEM;

		ret = stm32_mdf_adc_chan_init(indio_dev, ch);
		if (ret < 0)
			return dev_err_probe(dev, ret, "Channels init failed\n");
	}

	indio_dev->num_channels = num_ch;
	indio_dev->channels = ch;

	init_completion(&adc->completion);

	/* Optionally request DMA */
	ret = stm32_mdf_dma_request(dev, indio_dev);
	if (ret) {
		if (ret != -ENODEV)
			return dev_err_probe(dev, ret, "DMA channel request failed with\n");

		dev_dbg(dev, "No DMA support\n");
		return 0;
	}

	ret = iio_triggered_buffer_setup(indio_dev,
					 &iio_pollfunc_store_time, NULL,
					 &stm32_mdf_buffer_setup_ops);
	if (ret) {
		stm32_mdf_dma_release(indio_dev);
		dev_err(&indio_dev->dev, "buffer setup failed\n");
		return ret;
	}

	/* lptimer/timer hardware triggers */
	indio_dev->modes |= INDIO_HARDWARE_TRIGGERED;

	return 0;
}

static const struct stm32_mdf_dev_data stm32h7_mdf_adc_data = {
	.type = STM32_MDF_IIO,
	.init = stm32_mdf_adc_init,
};

static const struct stm32_mdf_dev_data stm32_mdf_audio_data = {
	.type = STM32_MDF_AUDIO,
	.init = stm32_mdf_audio_init,
};

/**
 * stm32_mdf_get_buff_cb() - register a callback that will be called when
 *                           DMA transfer period is achieved.
 *
 * @iio_dev: Handle to IIO device.
 * @cb: Pointer to callback function:
 *      - data: pointer to data buffer
 *      - size: size in byte of the data buffer
 *      - private: pointer to consumer private structure.
 * @private: Pointer to consumer private structure.
 */
int stm32_mdf_get_buff_cb(struct iio_dev *iio_dev,
			  int (*cb)(const void *data, size_t size, void *private), void *private)
{
	struct stm32_mdf_adc *adc;

	if (!iio_dev)
		return -EINVAL;
	adc = iio_priv(iio_dev);

	if (!adc)
		return -EINVAL;

	adc->cb = cb;
	adc->cb_priv = private;

	return 0;
}
EXPORT_SYMBOL_GPL(stm32_mdf_get_buff_cb);

/**
 * stm32_mdf_release_buff_cb - unregister buffer callback
 *
 * @iio_dev: Handle to IIO device.
 */
int stm32_mdf_release_buff_cb(struct iio_dev *iio_dev)
{
	struct stm32_mdf_adc *adc;

	if (!iio_dev)
		return -EINVAL;
	adc = iio_priv(iio_dev);

	if (!adc)
		return -EINVAL;

	adc->cb = NULL;
	adc->cb_priv = NULL;

	return 0;
}
EXPORT_SYMBOL_GPL(stm32_mdf_release_buff_cb);

static const struct of_device_id stm32_mdf_adc_match[] = {
	{
		.compatible = "st,stm32mp25-mdf-adc",
		.data = &stm32h7_mdf_adc_data,
	},
	{
		.compatible = "st,stm32mp25-mdf-dmic",
		.data = &stm32_mdf_audio_data,
	},
	{}
};
MODULE_DEVICE_TABLE(of, stm32_mdf_adc_match);

static int stm32_mdf_get_sitf(struct device *dev, struct stm32_mdf_adc *adc,
			      struct fwnode_handle *sitf_node)
{
	struct stm32_mdf_sitf *sitf;

	/* Look for sitf interface from node handle */
	list_for_each_entry(sitf, &adc->mdf->sitf_list, entry) {
		if (sitf->node == sitf_node) {
			adc->sitf = sitf;
			break;
		}
	}

	if (!adc->sitf) {
		dev_dbg(dev, "Serial interface not registered\n");
		return -EPROBE_DEFER;
	}

	return 0;
}

static int stm32_mdf_get_filters_config(struct device *dev, struct stm32_mdf_adc *adc)
{
	int i, ret;
	u32 val;

	ret = device_property_read_u32(dev, "st,cic-mode", &val);
	if (ret) {
		dev_err(dev, "Could not get cic filter mode: %d\n", ret);
		return ret;
	}
	adc->cicmode = val;

	adc->rsflt_bypass = device_property_present(dev, "st,rs-filter-bypass");

	adc->hpf_cutoff = STM32_MDF_HPF_BYPASS;
	if (device_property_present(dev, "st,hpf-filter-cutoff-bp")) {
		ret = device_property_read_u32(dev, "st,hpf-filter-cutoff-bp", &val);
		if (ret) {
			dev_err(dev, "Could not read HPF cut-off frequency: %d\n", ret);
			return ret;
		}

		for (i = 0; i < ARRAY_SIZE(stm32_mdf_hpf_cutoff_ratio); i++) {
			if (stm32_mdf_hpf_cutoff_ratio[i] == val) {
				adc->hpf_cutoff = i;
				break;
			}
		}

		if (adc->hpf_cutoff == STM32_MDF_HPF_BYPASS) {
			dev_err(dev, "Unknwon HPF cut-off frequency ratio: %d\n", val);
			return -EINVAL;
		}
	}

	dev_dbg(dev, "Filter [%d] config: cic mode [%d], rsflt [%s], hpf [%s]\n", adc->fl_id,
		adc->cicmode, adc->rsflt_bypass ? "off" : "on",
		adc->hpf_cutoff == STM32_MDF_HPF_BYPASS ? "off" : "on");

	return 0;
}

static int stm32_mdf_adc_parse_of(struct platform_device *pdev, struct stm32_mdf_adc *adc)
{
	struct device *dev = &pdev->dev;
	struct stm32_mdf_adc *adcm;
	struct fwnode_handle *sitf_node;
	struct fwnode_handle *filt_node;
	struct fwnode_reference_args args;
	int i, ret, stream, buf_size = 1;
	u32 idx, bsmx, val;

	ret = device_property_read_u32(dev, "reg", &idx);
	if (ret) {
		dev_err(dev, "Could not get filter index: %d\n", ret);
		return ret;
	}

	if ((idx - 4) % 0x80) {
		dev_err(dev, "Unexpected reg property value [%x]\n", idx);
		return -EINVAL;
	}

	adc->fl_id = (idx >> 7) - 1;
	if (adc->fl_id >= adc->mdf->nbf) {
		dev_err(dev, "Wrong filter index [%d]\n", adc->fl_id);
		return -EINVAL;
	}
	adc->node = dev_fwnode(dev);

	if (device_property_present(&pdev->dev, "st,sync")) {
		filt_node = fwnode_find_reference(dev_fwnode(dev), "st,sync", 0);
		if (IS_ERR(filt_node)) {
			dev_err(dev, "Failed to get filter sync handle %ld\n", PTR_ERR(filt_node));
			return PTR_ERR(filt_node);
		}
		adc->synced = true;

		adcm = stm32_mdf_get_filter_by_handle(adc->mdf, filt_node);
		if (!adcm)
			return dev_err_probe(dev, -EPROBE_DEFER, "Failed to get filter synchro\n");

		/* The Synchronized master filter is the TRGO trigger source */
		adcm->trgo = true;
	}

	if (device_property_present(&pdev->dev, "st,delay")) {
		ret = device_property_read_u32(dev, "st,delay", &val);
		if (ret) {
			dev_err(dev, "Could not get filter delay: %d\n", ret);
			return ret;
		}
		adc->delay = val;
	}

	/*
	 * In interleave mode the filters in range [1..n] share their configuration with filter 0.
	 * In this case, use config from filter 0, instead of parsing DT.
	 */
	if (!MDF_IS_FILTER0(adc) && adc->fl_id < adc->mdf->nb_interleave) {
		/* Check if filter is in interleave filter list */
		for (i = 0; i < adc->mdf->nb_interleave; i++) {
			if (adc->mdf->fh_interleave[i] == adc->node) {
				adc->interleaved = true;
				break;
			}
		}

		if (!adc->interleaved) {
			dev_err(dev, "Filter [%d] not in interleave property\n", adc->fl_id);
			return -EINVAL;
		}
	} else {
		ret = stm32_mdf_get_filters_config(dev, adc);
		if (ret)
			return ret;

		if (MDF_IS_FILTER0(adc) && adc->mdf->nb_interleave) {
			/* Filter 0 is the TRGO trigger source in interleave mode */
			adc->trgo = true;
			adc->interleaved = true;
			buf_size = adc->mdf->nb_interleave;
		}
	}

	adc->buffer = kcalloc(buf_size, sizeof(u32), GFP_KERNEL);
	if (!adc->buffer)
		return -ENOMEM;

	/* Retrieve serial interface */
	ret = fwnode_property_get_reference_args(dev_fwnode(dev), "st,sitf", NULL, 1, 0, &args);
	if (ret) {
		dev_err(dev, "Serial interface node not found: %d\n", ret);
		return ret;
	}
	sitf_node = args.fwnode;

	/* Get stream index */
	if (args.nargs != 1) {
		dev_err(dev, "Failed to get stream index in st,sitf property\n");
		return -EINVAL;
	}
	stream = args.args[0];

	/* Retrieve sitf data from sitf node phanle */
	ret = stm32_mdf_get_sitf(dev, adc, sitf_node);
	if (ret)
		return ret;

	bsmx = adc->sitf->id * 2 + stream;

	dev_dbg(dev, "Digital filter [%d] linked to sitf [%d]\n", adc->fl_id, adc->sitf->id);

	/* Only support BSMX filter source right now */
	adc->datsrc = STM32_MDF_DATSRC_BSMX;

	list_add(&adc->entry, &adc->mdf->filter_list);

	/* Configure BSMXCR */
	regmap_update_bits(adc->regmap, MDF_BSMXCR_REG,
			   MDF_BSMXCR_BSSEL_MASK, MDF_BSMXCR_BSSEL(bsmx));

	return 0;
}

static int stm32_mdf_adc_probe(struct platform_device *pdev)
{
	struct device_node *node = pdev->dev.of_node;
	struct device *dev = &pdev->dev;
	struct stm32_mdf_adc *adc;
	const struct stm32_mdf_dev_data *dev_data;
	struct iio_dev *iio;
	struct resource *res;
	void __iomem *base;
	int ret, irq;

	dev_data = of_device_get_match_data(dev);
	iio = devm_iio_device_alloc(dev, sizeof(*adc));
	if (!iio) {
		dev_err(dev, "Failed to allocate IIO device\n");
		return -ENOMEM;
	}
	iio->modes = INDIO_DIRECT_MODE;

	adc = iio_priv(iio);
	adc->mdf = dev_get_drvdata(dev->parent);

	platform_set_drvdata(pdev, iio);

	base = devm_platform_get_and_ioremap_resource(pdev, 0, &res);
	if (IS_ERR(base))
		return dev_err_probe(dev, PTR_ERR(base), "Failed to get resource\n");
	adc->phys_addr = res->start;

	adc->regmap = devm_regmap_init_mmio_clk(dev, "ker_ck", base, &stm32_mdf_regmap_cfg);
	if (IS_ERR(adc->regmap))
		return dev_err_probe(dev, PTR_ERR(adc->regmap), "Failed to get kernel clock\n");

	irq = platform_get_irq(pdev, 0);
	if (irq < 0)
		return dev_err_probe(dev, irq, "Failed to get IRQ\n");

	ret = devm_request_irq(dev, irq, stm32_mdf_irq, 0, pdev->name, iio);
	if (ret < 0)
		return dev_err_probe(dev, ret, "Failed to request IRQ\n");

	ret = stm32_mdf_adc_parse_of(pdev, adc);
	if (ret < 0)
		return ret;

	if (dev_data->type == STM32_MDF_AUDIO)
		iio->info = &stm32_mdf_info_audio;
	else
		iio->info = &stm32_mdf_info_adc;
	iio->name = dev_name(&pdev->dev);

	adc->dev = dev;
	adc->dev_data = dev_data;
	ret = dev_data->init(dev, iio);
	if (ret < 0)
		goto err_clean_list;

	if (!MDF_IS_INTERLEAVED_FILT_NOT_0(adc)) {
		ret = iio_device_register(iio);
		if (ret < 0) {
			dev_err_probe(dev, ret, "Failed to register IIO device: %d\n", ret);
			goto err_cleanup;
		}
	}

	if (dev_data->type == STM32_MDF_AUDIO) {
		ret = of_platform_populate(node, NULL, NULL, dev);
		if (ret < 0) {
			dev_err_probe(dev, ret, "Failed to find an audio DAI\n");
			goto err_unregister;
		}
	}

	return 0;

err_unregister:
	iio_device_unregister(iio);
err_cleanup:
	stm32_mdf_dma_release(iio);
err_clean_list:
	list_del(&adc->entry);

	return ret;
}

static int stm32_mdf_adc_remove(struct platform_device *pdev)
{
	struct iio_dev *indio_dev = platform_get_drvdata(pdev);
	struct stm32_mdf_adc *adc = iio_priv(indio_dev);

	if (adc->dev_data->type == STM32_MDF_AUDIO)
		of_platform_depopulate(&pdev->dev);
	if (!MDF_IS_INTERLEAVED_FILT_NOT_0(adc))
		iio_device_unregister(indio_dev);
	stm32_mdf_dma_release(indio_dev);

	list_del(&adc->entry);

	return 0;
}

static int stm32_mdf_adc_suspend(struct device *dev)
{
	struct iio_dev *indio_dev = dev_get_drvdata(dev);
	struct stm32_mdf_adc *adc = iio_priv(indio_dev);
	int ret = 0;

	if (iio_buffer_enabled(indio_dev))
		ret = stm32_mdf_adc_predisable(indio_dev);

	regcache_cache_only(adc->regmap, true);
	regcache_mark_dirty(adc->regmap);

	return ret;
}

static int stm32_mdf_adc_resume(struct device *dev)
{
	struct iio_dev *indio_dev = dev_get_drvdata(dev);
	struct stm32_mdf_adc *adc = iio_priv(indio_dev);
	int ret;

	regcache_cache_only(adc->regmap, false);
	ret = regcache_sync(adc->regmap);

	if (!ret && iio_buffer_enabled(indio_dev))
		ret = stm32_mdf_adc_postenable(indio_dev);

	return ret;
}

static SIMPLE_DEV_PM_OPS(stm32_mdf_adc_pm_ops, stm32_mdf_adc_suspend, stm32_mdf_adc_resume);

static struct platform_driver stm32_mdf_adc_driver = {
	.driver = {
		.name = "stm32-mdf-adc",
		.of_match_table = stm32_mdf_adc_match,
		.pm = &stm32_mdf_adc_pm_ops,
	},
	.probe = stm32_mdf_adc_probe,
	.remove = stm32_mdf_adc_remove,
};
module_platform_driver(stm32_mdf_adc_driver);

MODULE_DESCRIPTION("STM32 MDF sigma delta ADC");
MODULE_AUTHOR("Olivier Moysan <olivier.moysan@foss.st.com>");
MODULE_LICENSE("GPL");
MODULE_IMPORT_NS(IIO_BACKEND);
