--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml the_hard_way.twx the_hard_way.ncd -o the_hard_way.twr
the_hard_way.pcf -ucf nexys3.ucf

Design file:              the_hard_way.ncd
Physical constraint file: the_hard_way.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 760 paths analyzed, 112 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.635ns.
--------------------------------------------------------------------------------

Paths for end point slow_clk (SLICE_X16Y37.CE), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_14 (FF)
  Destination:          slow_clk (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.578ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.238 - 0.260)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_14 to slow_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.BQ      Tcko                  0.391   count<16>
                                                       count_14
    SLICE_X15Y41.C3      net (fanout=2)        0.653   count<14>
    SLICE_X15Y41.C       Tilo                  0.259   count<21>
                                                       GND_3_o_count[31]_equal_1_o<31>3
    SLICE_X16Y43.B1      net (fanout=22)       1.227   GND_3_o_count[31]_equal_1_o<31>2
    SLICE_X16Y43.B       Tilo                  0.205   GND_3_o_count[31]_equal_1_o
                                                       GND_3_o_count[31]_equal_1_o<31>5
    SLICE_X16Y37.CE      net (fanout=1)        0.528   GND_3_o_count[31]_equal_1_o
    SLICE_X16Y37.CLK     Tceck                 0.315   slow_clk
                                                       slow_clk
    -------------------------------------------------  ---------------------------
    Total                                      3.578ns (1.170ns logic, 2.408ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_12 (FF)
  Destination:          slow_clk (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.548ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.238 - 0.260)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_12 to slow_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.AQ      Tcko                  0.391   count<16>
                                                       count_12
    SLICE_X15Y41.C2      net (fanout=2)        0.623   count<12>
    SLICE_X15Y41.C       Tilo                  0.259   count<21>
                                                       GND_3_o_count[31]_equal_1_o<31>3
    SLICE_X16Y43.B1      net (fanout=22)       1.227   GND_3_o_count[31]_equal_1_o<31>2
    SLICE_X16Y43.B       Tilo                  0.205   GND_3_o_count[31]_equal_1_o
                                                       GND_3_o_count[31]_equal_1_o<31>5
    SLICE_X16Y37.CE      net (fanout=1)        0.528   GND_3_o_count[31]_equal_1_o
    SLICE_X16Y37.CLK     Tceck                 0.315   slow_clk
                                                       slow_clk
    -------------------------------------------------  ---------------------------
    Total                                      3.548ns (1.170ns logic, 2.378ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_11 (FF)
  Destination:          slow_clk (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.511ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.238 - 0.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_11 to slow_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y42.DQ      Tcko                  0.391   count<11>
                                                       count_11
    SLICE_X15Y41.C1      net (fanout=2)        0.586   count<11>
    SLICE_X15Y41.C       Tilo                  0.259   count<21>
                                                       GND_3_o_count[31]_equal_1_o<31>3
    SLICE_X16Y43.B1      net (fanout=22)       1.227   GND_3_o_count[31]_equal_1_o<31>2
    SLICE_X16Y43.B       Tilo                  0.205   GND_3_o_count[31]_equal_1_o
                                                       GND_3_o_count[31]_equal_1_o<31>5
    SLICE_X16Y37.CE      net (fanout=1)        0.528   GND_3_o_count[31]_equal_1_o
    SLICE_X16Y37.CLK     Tceck                 0.315   slow_clk
                                                       slow_clk
    -------------------------------------------------  ---------------------------
    Total                                      3.511ns (1.170ns logic, 2.341ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point count_21 (SLICE_X15Y41.A3), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.033ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y40.BQ      Tcko                  0.391   count<3>
                                                       count_1
    SLICE_X14Y40.B1      net (fanout=2)        0.631   count<1>
    SLICE_X14Y40.COUT    Topcyb                0.380   Mcount_count_cy<3>
                                                       count<1>_rt
                                                       Mcount_count_cy<3>
    SLICE_X14Y41.CIN     net (fanout=1)        0.003   Mcount_count_cy<3>
    SLICE_X14Y41.COUT    Tbyp                  0.076   Mcount_count_cy<7>
                                                       Mcount_count_cy<7>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X14Y42.COUT    Tbyp                  0.076   Mcount_count_cy<11>
                                                       Mcount_count_cy<11>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   Mcount_count_cy<11>
    SLICE_X14Y43.COUT    Tbyp                  0.076   Mcount_count_cy<15>
                                                       Mcount_count_cy<15>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   Mcount_count_cy<15>
    SLICE_X14Y44.COUT    Tbyp                  0.076   Mcount_count_cy<19>
                                                       Mcount_count_cy<19>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   Mcount_count_cy<19>
    SLICE_X14Y45.BMUX    Tcinb                 0.292   Result<21>
                                                       Mcount_count_xor<21>
    SLICE_X15Y41.A3      net (fanout=1)        0.698   Result<21>
    SLICE_X15Y41.CLK     Tas                   0.322   count<21>
                                                       Mcount_count_eqn_211
                                                       count_21
    -------------------------------------------------  ---------------------------
    Total                                      3.033ns (1.689ns logic, 1.344ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.003ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y40.AQ      Tcko                  0.391   count<3>
                                                       count_0
    SLICE_X14Y40.A2      net (fanout=2)        0.602   count<0>
    SLICE_X14Y40.COUT    Topcya                0.379   Mcount_count_cy<3>
                                                       Mcount_count_lut<0>_INV_0
                                                       Mcount_count_cy<3>
    SLICE_X14Y41.CIN     net (fanout=1)        0.003   Mcount_count_cy<3>
    SLICE_X14Y41.COUT    Tbyp                  0.076   Mcount_count_cy<7>
                                                       Mcount_count_cy<7>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X14Y42.COUT    Tbyp                  0.076   Mcount_count_cy<11>
                                                       Mcount_count_cy<11>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   Mcount_count_cy<11>
    SLICE_X14Y43.COUT    Tbyp                  0.076   Mcount_count_cy<15>
                                                       Mcount_count_cy<15>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   Mcount_count_cy<15>
    SLICE_X14Y44.COUT    Tbyp                  0.076   Mcount_count_cy<19>
                                                       Mcount_count_cy<19>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   Mcount_count_cy<19>
    SLICE_X14Y45.BMUX    Tcinb                 0.292   Result<21>
                                                       Mcount_count_xor<21>
    SLICE_X15Y41.A3      net (fanout=1)        0.698   Result<21>
    SLICE_X15Y41.CLK     Tas                   0.322   count<21>
                                                       Mcount_count_eqn_211
                                                       count_21
    -------------------------------------------------  ---------------------------
    Total                                      3.003ns (1.688ns logic, 1.315ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          count_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.975ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_2 to count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y40.CQ      Tcko                  0.391   count<3>
                                                       count_2
    SLICE_X14Y40.C1      net (fanout=2)        0.676   count<2>
    SLICE_X14Y40.COUT    Topcyc                0.277   Mcount_count_cy<3>
                                                       count<2>_rt
                                                       Mcount_count_cy<3>
    SLICE_X14Y41.CIN     net (fanout=1)        0.003   Mcount_count_cy<3>
    SLICE_X14Y41.COUT    Tbyp                  0.076   Mcount_count_cy<7>
                                                       Mcount_count_cy<7>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X14Y42.COUT    Tbyp                  0.076   Mcount_count_cy<11>
                                                       Mcount_count_cy<11>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   Mcount_count_cy<11>
    SLICE_X14Y43.COUT    Tbyp                  0.076   Mcount_count_cy<15>
                                                       Mcount_count_cy<15>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   Mcount_count_cy<15>
    SLICE_X14Y44.COUT    Tbyp                  0.076   Mcount_count_cy<19>
                                                       Mcount_count_cy<19>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   Mcount_count_cy<19>
    SLICE_X14Y45.BMUX    Tcinb                 0.292   Result<21>
                                                       Mcount_count_xor<21>
    SLICE_X15Y41.A3      net (fanout=1)        0.698   Result<21>
    SLICE_X15Y41.CLK     Tas                   0.322   count<21>
                                                       Mcount_count_eqn_211
                                                       count_21
    -------------------------------------------------  ---------------------------
    Total                                      2.975ns (1.586ns logic, 1.389ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Paths for end point count_2 (SLICE_X15Y40.C1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_15 (FF)
  Destination:          count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.951ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.142 - 0.158)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_15 to count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.CQ      Tcko                  0.391   count<16>
                                                       count_15
    SLICE_X16Y43.A1      net (fanout=2)        0.872   count<15>
    SLICE_X16Y43.A       Tilo                  0.205   GND_3_o_count[31]_equal_1_o
                                                       GND_3_o_count[31]_equal_1_o<31>4
    SLICE_X15Y40.C1      net (fanout=22)       1.161   GND_3_o_count[31]_equal_1_o<31>3
    SLICE_X15Y40.CLK     Tas                   0.322   count<3>
                                                       Mcount_count_eqn_22
                                                       count_2
    -------------------------------------------------  ---------------------------
    Total                                      2.951ns (0.918ns logic, 2.033ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_20 (FF)
  Destination:          count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.593ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.142 - 0.160)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_20 to count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.DQ      Tcko                  0.391   count<20>
                                                       count_20
    SLICE_X16Y43.A3      net (fanout=2)        0.514   count<20>
    SLICE_X16Y43.A       Tilo                  0.205   GND_3_o_count[31]_equal_1_o
                                                       GND_3_o_count[31]_equal_1_o<31>4
    SLICE_X15Y40.C1      net (fanout=22)       1.161   GND_3_o_count[31]_equal_1_o<31>3
    SLICE_X15Y40.CLK     Tas                   0.322   count<3>
                                                       Mcount_count_eqn_22
                                                       count_2
    -------------------------------------------------  ---------------------------
    Total                                      2.593ns (0.918ns logic, 1.675ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_19 (FF)
  Destination:          count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.535ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.142 - 0.160)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_19 to count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.CQ      Tcko                  0.391   count<20>
                                                       count_19
    SLICE_X16Y43.A4      net (fanout=2)        0.456   count<19>
    SLICE_X16Y43.A       Tilo                  0.205   GND_3_o_count[31]_equal_1_o
                                                       GND_3_o_count[31]_equal_1_o<31>4
    SLICE_X15Y40.C1      net (fanout=22)       1.161   GND_3_o_count[31]_equal_1_o<31>3
    SLICE_X15Y40.CLK     Tas                   0.322   count<3>
                                                       Mcount_count_eqn_22
                                                       count_2
    -------------------------------------------------  ---------------------------
    Total                                      2.535ns (0.918ns logic, 1.617ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slow_clk (SLICE_X16Y37.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slow_clk (FF)
  Destination:          slow_clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slow_clk to slow_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DQ      Tcko                  0.200   slow_clk
                                                       slow_clk
    SLICE_X16Y37.D6      net (fanout=2)        0.026   slow_clk
    SLICE_X16Y37.CLK     Tah         (-Th)    -0.190   slow_clk
                                                       slow_clk_INV_4_o1_INV_0
                                                       slow_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.2% route)

--------------------------------------------------------------------------------

Paths for end point count_21 (SLICE_X15Y41.A5), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.779ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_5 (FF)
  Destination:          count_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.788ns (Levels of Logic = 2)
  Clock Path Skew:      0.009ns (0.075 - 0.066)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_5 to count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y41.BQ      Tcko                  0.200   count<7>
                                                       count_5
    SLICE_X15Y41.B6      net (fanout=2)        0.129   count<5>
    SLICE_X15Y41.B       Tilo                  0.156   count<21>
                                                       GND_3_o_count[31]_equal_1_o<31>2
    SLICE_X15Y41.A5      net (fanout=22)       0.088   GND_3_o_count[31]_equal_1_o<31>1
    SLICE_X15Y41.CLK     Tah         (-Th)    -0.215   count<21>
                                                       Mcount_count_eqn_211
                                                       count_21
    -------------------------------------------------  ---------------------------
    Total                                      0.788ns (0.571ns logic, 0.217ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.821ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_1 (FF)
  Destination:          count_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.825ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.033 - 0.029)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_1 to count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y40.BQ      Tcko                  0.198   count<3>
                                                       count_1
    SLICE_X15Y41.B5      net (fanout=2)        0.168   count<1>
    SLICE_X15Y41.B       Tilo                  0.156   count<21>
                                                       GND_3_o_count[31]_equal_1_o<31>2
    SLICE_X15Y41.A5      net (fanout=22)       0.088   GND_3_o_count[31]_equal_1_o<31>1
    SLICE_X15Y41.CLK     Tah         (-Th)    -0.215   count<21>
                                                       Mcount_count_eqn_211
                                                       count_21
    -------------------------------------------------  ---------------------------
    Total                                      0.825ns (0.569ns logic, 0.256ns route)
                                                       (69.0% logic, 31.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.859ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_2 (FF)
  Destination:          count_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.863ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.033 - 0.029)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_2 to count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y40.CQ      Tcko                  0.198   count<3>
                                                       count_2
    SLICE_X15Y41.B4      net (fanout=2)        0.206   count<2>
    SLICE_X15Y41.B       Tilo                  0.156   count<21>
                                                       GND_3_o_count[31]_equal_1_o<31>2
    SLICE_X15Y41.A5      net (fanout=22)       0.088   GND_3_o_count[31]_equal_1_o<31>1
    SLICE_X15Y41.CLK     Tah         (-Th)    -0.215   count<21>
                                                       Mcount_count_eqn_211
                                                       count_21
    -------------------------------------------------  ---------------------------
    Total                                      0.863ns (0.569ns logic, 0.294ns route)
                                                       (65.9% logic, 34.1% route)

--------------------------------------------------------------------------------

Paths for end point count_13 (SLICE_X16Y43.B4), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.814ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_16 (FF)
  Destination:          count_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.813ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.075 - 0.076)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_16 to count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.DQ      Tcko                  0.198   count<16>
                                                       count_16
    SLICE_X16Y43.A6      net (fanout=2)        0.129   count<16>
    SLICE_X16Y43.A       Tilo                  0.142   GND_3_o_count[31]_equal_1_o
                                                       GND_3_o_count[31]_equal_1_o<31>4
    SLICE_X16Y43.B4      net (fanout=22)       0.223   GND_3_o_count[31]_equal_1_o<31>3
    SLICE_X16Y43.CLK     Tah         (-Th)    -0.121   GND_3_o_count[31]_equal_1_o
                                                       Mcount_count_eqn_131
                                                       count_13
    -------------------------------------------------  ---------------------------
    Total                                      0.813ns (0.461ns logic, 0.352ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.925ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_19 (FF)
  Destination:          count_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.922ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.075 - 0.078)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_19 to count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.CQ      Tcko                  0.198   count<20>
                                                       count_19
    SLICE_X16Y43.A4      net (fanout=2)        0.238   count<19>
    SLICE_X16Y43.A       Tilo                  0.142   GND_3_o_count[31]_equal_1_o
                                                       GND_3_o_count[31]_equal_1_o<31>4
    SLICE_X16Y43.B4      net (fanout=22)       0.223   GND_3_o_count[31]_equal_1_o<31>3
    SLICE_X16Y43.CLK     Tah         (-Th)    -0.121   GND_3_o_count[31]_equal_1_o
                                                       Mcount_count_eqn_131
                                                       count_13
    -------------------------------------------------  ---------------------------
    Total                                      0.922ns (0.461ns logic, 0.461ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.972ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_20 (FF)
  Destination:          count_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.969ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.075 - 0.078)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_20 to count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.DQ      Tcko                  0.198   count<20>
                                                       count_20
    SLICE_X16Y43.A3      net (fanout=2)        0.285   count<20>
    SLICE_X16Y43.A       Tilo                  0.142   GND_3_o_count[31]_equal_1_o
                                                       GND_3_o_count[31]_equal_1_o<31>4
    SLICE_X16Y43.B4      net (fanout=22)       0.223   GND_3_o_count[31]_equal_1_o<31>3
    SLICE_X16Y43.CLK     Tah         (-Th)    -0.121   GND_3_o_count[31]_equal_1_o
                                                       Mcount_count_eqn_131
                                                       count_13
    -------------------------------------------------  ---------------------------
    Total                                      0.969ns (0.461ns logic, 0.508ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slow_clk/CLK
  Logical resource: slow_clk/CK
  Location pin: SLICE_X16Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: slow_clk/SR
  Logical resource: slow_clk/SR
  Location pin: SLICE_X16Y37.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.635|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 760 paths, 0 nets, and 170 connections

Design statistics:
   Minimum period:   3.635ns{1}   (Maximum frequency: 275.103MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec  6 18:10:23 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 396 MB



