<html><body><samp><pre>
<!@TC:1544446119>
#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: C:\lscc\diamond\3.10_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-2ITF9PR

# Mon Dec 10 13:48:39 2018

#Implementation: impl4

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1544446119> | Running in 64-bit mode 
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1544446119> | Running in 64-bit mode 
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1544446119> | Setting time resolution to ps
@N: : <a href="C:\Users\Erny\Documents\FER\DIGLOG\labosi\lab4\source\datapath.vhd:11:7:11:15:@N::@XP_MSG">datapath.vhd(11)</a><!@TM:1544446119> | Top entity is set to datapath.
File C:\Users\Erny\Documents\FER\DIGLOG\labosi\lab4\source\datapath.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Erny\Documents\FER\DIGLOG\labosi\lab4\source\datapath.vhd changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Erny\Documents\FER\DIGLOG\labosi\lab4\source\datapath.vhd:11:7:11:15:@N:CD630:@XP_MSG">datapath.vhd(11)</a><!@TM:1544446119> | Synthesizing work.datapath.x.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Erny\Documents\FER\DIGLOG\labosi\lab4\alu.vhd:6:7:6:10:@N:CD630:@XP_MSG">alu.vhd(6)</a><!@TM:1544446119> | Synthesizing work.alu.alu_arch.
Post processing for work.alu.alu_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Erny\Documents\FER\DIGLOG\labosi\lab4\source\upravljac.vhd:7:7:7:16:@N:CD630:@XP_MSG">upravljac.vhd(7)</a><!@TM:1544446119> | Synthesizing work.upravljac.x.
Post processing for work.upravljac.x
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Erny\Documents\FER\DIGLOG\labosi\lab4\source\rf_4x4_1w_2r.vhd:7:7:7:15:@N:CD630:@XP_MSG">rf_4x4_1w_2r.vhd(7)</a><!@TM:1544446119> | Synthesizing work.reg_file.x.
Post processing for work.reg_file.x
Post processing for work.datapath.x

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 77MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 10 13:48:39 2018

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1544446119> | Running in 64-bit mode 
File C:\Users\Erny\Documents\FER\DIGLOG\labosi\lab4\impl4\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 10 13:48:39 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 10 13:48:39 2018

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1544446119>
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1544446120> | Running in 64-bit mode 
File C:\Users\Erny\Documents\FER\DIGLOG\labosi\lab4\impl4\synwork\lab4_impl4_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 10 13:48:40 2018

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1544446119>
Pre-mapping Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1544446119>
# Mon Dec 10 13:48:40 2018

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1544446121> | No constraint file specified. 
Linked File: <a href="C:\Users\Erny\Documents\FER\DIGLOG\labosi\lab4\impl4\lab4_impl4_scck.rpt:@XP_FILE">lab4_impl4_scck.rpt</a>
Printing clock  summary report in "C:\Users\Erny\Documents\FER\DIGLOG\labosi\lab4\impl4\lab4_impl4_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1544446121> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1544446121> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 115MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=12  set on top level netlist datapath

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                                        Requested     Requested     Clock                               Clock                     Clock
Level     Clock                                        Frequency     Period        Type                                Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       datapath|clk_25m                             1.0 MHz       1000.000      inferred                            Autoconstr_clkgroup_0     43   
1 .         upravljac|R_keys_last_derived_clock[3]     1.0 MHz       1000.000      derived (from datapath|clk_25m)     Autoconstr_clkgroup_0     16   
======================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\erny\documents\fer\diglog\labosi\lab4\source\upravljac.vhd:29:1:29:3:@W:MT529:@XP_MSG">upravljac.vhd(29)</a><!@TM:1544446121> | Found inferred clock datapath|clk_25m which controls 43 sequential elements including I_upravljac.R_debounce_cnt[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 10 13:48:41 2018

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1544446119>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1544446119>
# Mon Dec 10 13:48:41 2018

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1544446123> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1544446123> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1544446123> | Auto Constrain mode is enabled 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 147MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.43ns		  93 /        59
   2		0h:00m:00s		    -2.43ns		  92 /        59
   3		0h:00m:00s		    -2.43ns		  92 /        59
   4		0h:00m:00s		    -2.43ns		  92 /        59
   5		0h:00m:00s		    -2.43ns		  92 /        59
   6		0h:00m:00s		    -2.43ns		  92 /        59
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\erny\documents\fer\diglog\labosi\lab4\source\upravljac.vhd:29:1:29:3:@N:FX271:@XP_MSG">upravljac.vhd(29)</a><!@TM:1544446123> | Replicating instance I_upravljac.R_AddrB[1] (in view: work.datapath(x)) with 11 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\erny\documents\fer\diglog\labosi\lab4\source\upravljac.vhd:29:1:29:3:@N:FX271:@XP_MSG">upravljac.vhd(29)</a><!@TM:1544446123> | Replicating instance I_upravljac.R_AddrB[0] (in view: work.datapath(x)) with 9 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   7		0h:00m:00s		    -2.32ns		  94 /        61
   8		0h:00m:00s		    -1.84ns		  99 /        61
   9		0h:00m:00s		    -1.89ns		  99 /        61
  10		0h:00m:00s		    -2.15ns		 102 /        61
  11		0h:00m:00s		    -2.20ns		 101 /        61
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\erny\documents\fer\diglog\labosi\lab4\source\upravljac.vhd:29:1:29:3:@N:FX271:@XP_MSG">upravljac.vhd(29)</a><!@TM:1544446123> | Replicating instance I_upravljac.R_ALUOp[2] (in view: work.datapath(x)) with 18 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\erny\documents\fer\diglog\labosi\lab4\source\upravljac.vhd:29:1:29:3:@N:FX271:@XP_MSG">upravljac.vhd(29)</a><!@TM:1544446123> | Replicating instance I_upravljac.R_ALUOp[1] (in view: work.datapath(x)) with 16 loads 1 time to improve timing.
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication

@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\erny\documents\fer\diglog\labosi\lab4\source\upravljac.vhd:29:1:29:3:@N:FX271:@XP_MSG">upravljac.vhd(29)</a><!@TM:1544446123> | Replicating instance I_upravljac.R_ALUOp[0] (in view: work.datapath(x)) with 11 loads 1 time to improve timing.
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

  12		0h:00m:00s		    -1.72ns		 103 /        64
  13		0h:00m:00s		    -1.72ns		 104 /        64
  14		0h:00m:00s		    -1.72ns		 103 /        64
  15		0h:00m:00s		    -1.72ns		 104 /        64
  16		0h:00m:01s		    -1.72ns		 103 /        64

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 147MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1544446123> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 148MB)

@N:<a href="@N:MT611:@XP_HELP">MT611</a> : <!@TM:1544446123> | Automatically generated clock upravljac|R_keys_last_derived_clock[3] is not used and is being removed 


@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 64 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
16 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------
<a href="@|S:clk_25m@|E:I_upravljac.R_ALUOp_fast[2]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       clk_25m             port                   64         I_upravljac.R_ALUOp_fast[2]
===================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 114MB peak: 148MB)

Writing Analyst data base C:\Users\Erny\Documents\FER\DIGLOG\labosi\lab4\impl4\synwork\lab4_impl4_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 149MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1544446123> | Writing EDF file: C:\Users\Erny\Documents\FER\DIGLOG\labosi\lab4\impl4\lab4_impl4.edi 
M-2017.03L-SP1-1
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1544446123> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 153MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 153MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1544446123> | Found inferred clock datapath|clk_25m with period 6.59ns. Please declare a user-defined clock on object "p:clk_25m"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Mon Dec 10 13:48:43 2018
#


Top view:               datapath
Requested Frequency:    151.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1544446123> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1544446123> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -0.918

                     Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock       Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------
datapath|clk_25m     151.8 MHz     133.3 MHz     6.586         7.503         -0.918     inferred     Autoconstr_clkgroup_0
System               1.0 MHz       1.0 MHz       1000.000      995.783       4.217      system       system_clkgroup      
==========================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
System            datapath|clk_25m  |  6.586       4.217   |  No paths    -      |  No paths    -      |  No paths    -    
datapath|clk_25m  System            |  6.586       3.765   |  No paths    -      |  No paths    -      |  No paths    -    
datapath|clk_25m  datapath|clk_25m  |  6.586       -0.918  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: datapath|clk_25m</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                Starting                                                     Arrival           
Instance                        Reference            Type        Pin     Net                 Time        Slack 
                                Clock                                                                          
---------------------------------------------------------------------------------------------------------------
I_upravljac.R_AddrB_fast[1]     datapath|clk_25m     FD1S3AX     Q       R_AddrB_fast[1]     1.312       -0.918
I_upravljac.R_AddrB[1]          datapath|clk_25m     FD1S3AX     Q       macka[1]            1.307       -0.913
I_upravljac.R_AddrB_fast[0]     datapath|clk_25m     FD1S3AX     Q       R_AddrB_fast[0]     1.317       -0.790
I_regfile.R0[0]                 datapath|clk_25m     FD1P3AX     Q       R0[0]               1.091       -0.697
I_regfile.R1[0]                 datapath|clk_25m     FD1P3AX     Q       R1[0]               1.091       -0.697
I_regfile.R2[0]                 datapath|clk_25m     FD1P3AX     Q       R2[0]               1.091       -0.697
I_regfile.R3[0]                 datapath|clk_25m     FD1P3AX     Q       R3[0]               1.091       -0.697
I_upravljac.R_AddrA[1]          datapath|clk_25m     FD1S3AX     Q       sir[1]              1.340       -0.470
I_upravljac.R_AddrA[0]          datapath|clk_25m     FD1S3AX     Q       sir[0]              1.317       -0.314
I_regfile.R0[2]                 datapath|clk_25m     FD1P3AX     Q       R0[2]               1.091       -0.221
===============================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                    Starting                                              Required           
Instance            Reference            Type        Pin     Net          Time         Slack 
                    Clock                                                                    
---------------------------------------------------------------------------------------------
I_regfile.R0[2]     datapath|clk_25m     FD1P3AX     D       jarac[2]     6.475        -0.918
I_regfile.R1[2]     datapath|clk_25m     FD1P3AX     D       jarac[2]     6.475        -0.918
I_regfile.R2[2]     datapath|clk_25m     FD1P3AX     D       jarac[2]     6.475        -0.918
I_regfile.R3[2]     datapath|clk_25m     FD1P3AX     D       jarac[2]     6.475        -0.918
I_regfile.R0[3]     datapath|clk_25m     FD1P3AX     D       jarac[3]     6.475        -0.470
I_regfile.R1[3]     datapath|clk_25m     FD1P3AX     D       jarac[3]     6.475        -0.470
I_regfile.R2[3]     datapath|clk_25m     FD1P3AX     D       jarac[3]     6.475        -0.470
I_regfile.R3[3]     datapath|clk_25m     FD1P3AX     D       jarac[3]     6.475        -0.470
I_regfile.R0[1]     datapath|clk_25m     FD1P3AX     D       jarac[1]     6.475        -0.166
I_regfile.R1[1]     datapath|clk_25m     FD1P3AX     D       jarac[1]     6.475        -0.166
=============================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\Erny\Documents\FER\DIGLOG\labosi\lab4\impl4\lab4_impl4.srr:srsfC:\Users\Erny\Documents\FER\DIGLOG\labosi\lab4\impl4\lab4_impl4.srs:fp:22940:25532:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      6.586
    - Setup time:                            0.111
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.475

    - Propagation time:                      7.393
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.918

    Number of logic level(s):                8
    Starting point:                          I_upravljac.R_AddrB_fast[1] / Q
    Ending point:                            I_regfile.R0[2] / D
    The start point is clocked by            datapath|clk_25m [rising] on pin CK
    The end   point is clocked by            datapath|clk_25m [rising] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
I_upravljac.R_AddrB_fast[1]     FD1S3AX      Q        Out     1.312     1.312       -         
R_AddrB_fast[1]                 Net          -        -       -         -           10        
I_regfile.B_3_am[0]             ORCALUT4     C        In      0.000     1.312       -         
I_regfile.B_3_am[0]             ORCALUT4     Z        Out     0.883     2.195       -         
B_3_am[0]                       Net          -        -       -         -           1         
I_regfile.B_3[0]                PFUMX        BLUT     In      0.000     2.195       -         
I_regfile.B_3[0]                PFUMX        Z        Out     0.349     2.544       -         
buba[0]                         Net          -        -       -         -           4         
ALU.g0_1_1                      ORCALUT4     C        In      0.000     2.544       -         
ALU.g0_1_1                      ORCALUT4     Z        Out     0.883     3.428       -         
g0_1_1                          Net          -        -       -         -           1         
ALU.g0_1                        ORCALUT4     A        In      0.000     3.428       -         
ALU.g0_1                        ORCALUT4     Z        Out     0.968     4.396       -         
un1_alu_a_1_c1_c                Net          -        -       -         -           2         
ALU.ALU_Z_3_RNO_1[2]            ORCALUT4     B        In      0.000     4.396       -         
ALU.ALU_Z_3_RNO_1[2]            ORCALUT4     Z        Out     0.883     5.279       -         
ALU_Z_3_RNO_1[2]                Net          -        -       -         -           1         
ALU.ALU_Z_3_RNO[2]              ORCALUT4     B        In      0.000     5.279       -         
ALU.ALU_Z_3_RNO[2]              ORCALUT4     Z        Out     0.883     6.162       -         
ALU_Z_3_RNO[2]                  Net          -        -       -         -           1         
ALU.ALU_Z_3[2]                  PFUMX        ALUT     In      0.000     6.162       -         
ALU.ALU_Z_3[2]                  PFUMX        Z        Out     0.130     6.292       -         
ALU_Z_3[2]                      Net          -        -       -         -           1         
ALU.ALU_Z_7[2]                  L6MUX21      D0       In      0.000     6.292       -         
ALU.ALU_Z_7[2]                  L6MUX21      Z        Out     1.100     7.393       -         
jarac[2]                        Net          -        -       -         -           4         
I_regfile.R0[2]                 FD1P3AX      D        In      0.000     7.393       -         
==============================================================================================


Path information for path number 2: 
      Requested Period:                      6.586
    - Setup time:                            0.111
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.475

    - Propagation time:                      7.393
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.918

    Number of logic level(s):                8
    Starting point:                          I_upravljac.R_AddrB_fast[1] / Q
    Ending point:                            I_regfile.R0[2] / D
    The start point is clocked by            datapath|clk_25m [rising] on pin CK
    The end   point is clocked by            datapath|clk_25m [rising] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
I_upravljac.R_AddrB_fast[1]     FD1S3AX      Q        Out     1.312     1.312       -         
R_AddrB_fast[1]                 Net          -        -       -         -           10        
I_regfile.B_3_am[0]             ORCALUT4     C        In      0.000     1.312       -         
I_regfile.B_3_am[0]             ORCALUT4     Z        Out     0.883     2.195       -         
B_3_am[0]                       Net          -        -       -         -           1         
I_regfile.B_3[0]                PFUMX        BLUT     In      0.000     2.195       -         
I_regfile.B_3[0]                PFUMX        Z        Out     0.349     2.544       -         
buba[0]                         Net          -        -       -         -           4         
ALU.g0_1_1                      ORCALUT4     C        In      0.000     2.544       -         
ALU.g0_1_1                      ORCALUT4     Z        Out     0.883     3.428       -         
g0_1_1                          Net          -        -       -         -           1         
ALU.g0_1                        ORCALUT4     A        In      0.000     3.428       -         
ALU.g0_1                        ORCALUT4     Z        Out     0.968     4.396       -         
un1_alu_a_1_c1_c                Net          -        -       -         -           2         
ALU.ALU_Z_4_RNO_0[2]            ORCALUT4     A        In      0.000     4.396       -         
ALU.ALU_Z_4_RNO_0[2]            ORCALUT4     Z        Out     0.883     5.279       -         
un1_alu_a_1_c2                  Net          -        -       -         -           1         
ALU.ALU_Z_4[2]                  ORCALUT4     C        In      0.000     5.279       -         
ALU.ALU_Z_4[2]                  ORCALUT4     Z        Out     0.883     6.162       -         
ALU_Z_4[2]                      Net          -        -       -         -           1         
ALU.ALU_Z_6[2]                  PFUMX        BLUT     In      0.000     6.162       -         
ALU.ALU_Z_6[2]                  PFUMX        Z        Out     0.130     6.292       -         
ALU_Z_6[2]                      Net          -        -       -         -           1         
ALU.ALU_Z_7[2]                  L6MUX21      D1       In      0.000     6.292       -         
ALU.ALU_Z_7[2]                  L6MUX21      Z        Out     1.100     7.393       -         
jarac[2]                        Net          -        -       -         -           4         
I_regfile.R0[2]                 FD1P3AX      D        In      0.000     7.393       -         
==============================================================================================


Path information for path number 3: 
      Requested Period:                      6.586
    - Setup time:                            0.111
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.475

    - Propagation time:                      7.393
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.918

    Number of logic level(s):                8
    Starting point:                          I_upravljac.R_AddrB_fast[1] / Q
    Ending point:                            I_regfile.R1[2] / D
    The start point is clocked by            datapath|clk_25m [rising] on pin CK
    The end   point is clocked by            datapath|clk_25m [rising] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
I_upravljac.R_AddrB_fast[1]     FD1S3AX      Q        Out     1.312     1.312       -         
R_AddrB_fast[1]                 Net          -        -       -         -           10        
I_regfile.B_3_am[0]             ORCALUT4     C        In      0.000     1.312       -         
I_regfile.B_3_am[0]             ORCALUT4     Z        Out     0.883     2.195       -         
B_3_am[0]                       Net          -        -       -         -           1         
I_regfile.B_3[0]                PFUMX        BLUT     In      0.000     2.195       -         
I_regfile.B_3[0]                PFUMX        Z        Out     0.349     2.544       -         
buba[0]                         Net          -        -       -         -           4         
ALU.g0_1_1                      ORCALUT4     C        In      0.000     2.544       -         
ALU.g0_1_1                      ORCALUT4     Z        Out     0.883     3.428       -         
g0_1_1                          Net          -        -       -         -           1         
ALU.g0_1                        ORCALUT4     A        In      0.000     3.428       -         
ALU.g0_1                        ORCALUT4     Z        Out     0.968     4.396       -         
un1_alu_a_1_c1_c                Net          -        -       -         -           2         
ALU.ALU_Z_3_RNO_1[2]            ORCALUT4     B        In      0.000     4.396       -         
ALU.ALU_Z_3_RNO_1[2]            ORCALUT4     Z        Out     0.883     5.279       -         
ALU_Z_3_RNO_1[2]                Net          -        -       -         -           1         
ALU.ALU_Z_3_RNO[2]              ORCALUT4     B        In      0.000     5.279       -         
ALU.ALU_Z_3_RNO[2]              ORCALUT4     Z        Out     0.883     6.162       -         
ALU_Z_3_RNO[2]                  Net          -        -       -         -           1         
ALU.ALU_Z_3[2]                  PFUMX        ALUT     In      0.000     6.162       -         
ALU.ALU_Z_3[2]                  PFUMX        Z        Out     0.130     6.292       -         
ALU_Z_3[2]                      Net          -        -       -         -           1         
ALU.ALU_Z_7[2]                  L6MUX21      D0       In      0.000     6.292       -         
ALU.ALU_Z_7[2]                  L6MUX21      Z        Out     1.100     7.393       -         
jarac[2]                        Net          -        -       -         -           4         
I_regfile.R1[2]                 FD1P3AX      D        In      0.000     7.393       -         
==============================================================================================


Path information for path number 4: 
      Requested Period:                      6.586
    - Setup time:                            0.111
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.475

    - Propagation time:                      7.393
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.918

    Number of logic level(s):                8
    Starting point:                          I_upravljac.R_AddrB_fast[1] / Q
    Ending point:                            I_regfile.R2[2] / D
    The start point is clocked by            datapath|clk_25m [rising] on pin CK
    The end   point is clocked by            datapath|clk_25m [rising] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
I_upravljac.R_AddrB_fast[1]     FD1S3AX      Q        Out     1.312     1.312       -         
R_AddrB_fast[1]                 Net          -        -       -         -           10        
I_regfile.B_3_am[0]             ORCALUT4     C        In      0.000     1.312       -         
I_regfile.B_3_am[0]             ORCALUT4     Z        Out     0.883     2.195       -         
B_3_am[0]                       Net          -        -       -         -           1         
I_regfile.B_3[0]                PFUMX        BLUT     In      0.000     2.195       -         
I_regfile.B_3[0]                PFUMX        Z        Out     0.349     2.544       -         
buba[0]                         Net          -        -       -         -           4         
ALU.g0_1_1                      ORCALUT4     C        In      0.000     2.544       -         
ALU.g0_1_1                      ORCALUT4     Z        Out     0.883     3.428       -         
g0_1_1                          Net          -        -       -         -           1         
ALU.g0_1                        ORCALUT4     A        In      0.000     3.428       -         
ALU.g0_1                        ORCALUT4     Z        Out     0.968     4.396       -         
un1_alu_a_1_c1_c                Net          -        -       -         -           2         
ALU.ALU_Z_3_RNO_1[2]            ORCALUT4     B        In      0.000     4.396       -         
ALU.ALU_Z_3_RNO_1[2]            ORCALUT4     Z        Out     0.883     5.279       -         
ALU_Z_3_RNO_1[2]                Net          -        -       -         -           1         
ALU.ALU_Z_3_RNO[2]              ORCALUT4     B        In      0.000     5.279       -         
ALU.ALU_Z_3_RNO[2]              ORCALUT4     Z        Out     0.883     6.162       -         
ALU_Z_3_RNO[2]                  Net          -        -       -         -           1         
ALU.ALU_Z_3[2]                  PFUMX        ALUT     In      0.000     6.162       -         
ALU.ALU_Z_3[2]                  PFUMX        Z        Out     0.130     6.292       -         
ALU_Z_3[2]                      Net          -        -       -         -           1         
ALU.ALU_Z_7[2]                  L6MUX21      D0       In      0.000     6.292       -         
ALU.ALU_Z_7[2]                  L6MUX21      Z        Out     1.100     7.393       -         
jarac[2]                        Net          -        -       -         -           4         
I_regfile.R2[2]                 FD1P3AX      D        In      0.000     7.393       -         
==============================================================================================


Path information for path number 5: 
      Requested Period:                      6.586
    - Setup time:                            0.111
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.475

    - Propagation time:                      7.393
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.918

    Number of logic level(s):                8
    Starting point:                          I_upravljac.R_AddrB_fast[1] / Q
    Ending point:                            I_regfile.R3[2] / D
    The start point is clocked by            datapath|clk_25m [rising] on pin CK
    The end   point is clocked by            datapath|clk_25m [rising] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
I_upravljac.R_AddrB_fast[1]     FD1S3AX      Q        Out     1.312     1.312       -         
R_AddrB_fast[1]                 Net          -        -       -         -           10        
I_regfile.B_3_am[0]             ORCALUT4     C        In      0.000     1.312       -         
I_regfile.B_3_am[0]             ORCALUT4     Z        Out     0.883     2.195       -         
B_3_am[0]                       Net          -        -       -         -           1         
I_regfile.B_3[0]                PFUMX        BLUT     In      0.000     2.195       -         
I_regfile.B_3[0]                PFUMX        Z        Out     0.349     2.544       -         
buba[0]                         Net          -        -       -         -           4         
ALU.g0_1_1                      ORCALUT4     C        In      0.000     2.544       -         
ALU.g0_1_1                      ORCALUT4     Z        Out     0.883     3.428       -         
g0_1_1                          Net          -        -       -         -           1         
ALU.g0_1                        ORCALUT4     A        In      0.000     3.428       -         
ALU.g0_1                        ORCALUT4     Z        Out     0.968     4.396       -         
un1_alu_a_1_c1_c                Net          -        -       -         -           2         
ALU.ALU_Z_3_RNO_1[2]            ORCALUT4     B        In      0.000     4.396       -         
ALU.ALU_Z_3_RNO_1[2]            ORCALUT4     Z        Out     0.883     5.279       -         
ALU_Z_3_RNO_1[2]                Net          -        -       -         -           1         
ALU.ALU_Z_3_RNO[2]              ORCALUT4     B        In      0.000     5.279       -         
ALU.ALU_Z_3_RNO[2]              ORCALUT4     Z        Out     0.883     6.162       -         
ALU_Z_3_RNO[2]                  Net          -        -       -         -           1         
ALU.ALU_Z_3[2]                  PFUMX        ALUT     In      0.000     6.162       -         
ALU.ALU_Z_3[2]                  PFUMX        Z        Out     0.130     6.292       -         
ALU_Z_3[2]                      Net          -        -       -         -           1         
ALU.ALU_Z_7[2]                  L6MUX21      D0       In      0.000     6.292       -         
ALU.ALU_Z_7[2]                  L6MUX21      Z        Out     1.100     7.393       -         
jarac[2]                        Net          -        -       -         -           4         
I_regfile.R3[2]                 FD1P3AX      D        In      0.000     7.393       -         
==============================================================================================




====================================
<a name=clockReport17></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                 Starting                                      Arrival          
Instance         Reference     Type         Pin     Net        Time        Slack
                 Clock                                                          
--------------------------------------------------------------------------------
ALU.mul[3:0]     System        MULT9X9B     P3      mul[3]     0.000       4.217
ALU.mul[3:0]     System        MULT9X9B     P1      mul[1]     0.000       4.361
ALU.mul[3:0]     System        MULT9X9B     P2      mul[2]     0.000       4.361
ALU.mul[3:0]     System        MULT9X9B     P0      mul[0]     0.000       5.242
================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                    Starting                                       Required          
Instance            Reference     Type        Pin     Net          Time         Slack
                    Clock                                                            
-------------------------------------------------------------------------------------
I_regfile.R0[3]     System        FD1P3AX     D       jarac[3]     6.475        4.217
I_regfile.R1[3]     System        FD1P3AX     D       jarac[3]     6.475        4.217
I_regfile.R2[3]     System        FD1P3AX     D       jarac[3]     6.475        4.217
I_regfile.R3[3]     System        FD1P3AX     D       jarac[3]     6.475        4.217
I_regfile.R0[1]     System        FD1P3AX     D       jarac[1]     6.475        4.361
I_regfile.R0[2]     System        FD1P3AX     D       jarac[2]     6.475        4.361
I_regfile.R1[1]     System        FD1P3AX     D       jarac[1]     6.475        4.361
I_regfile.R1[2]     System        FD1P3AX     D       jarac[2]     6.475        4.361
I_regfile.R2[1]     System        FD1P3AX     D       jarac[1]     6.475        4.361
I_regfile.R2[2]     System        FD1P3AX     D       jarac[2]     6.475        4.361
=====================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="C:\Users\Erny\Documents\FER\DIGLOG\labosi\lab4\impl4\lab4_impl4.srr:srsfC:\Users\Erny\Documents\FER\DIGLOG\labosi\lab4\impl4\lab4_impl4.srs:fp:44102:45422:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      6.586
    - Setup time:                            0.111
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.475

    - Propagation time:                      2.258
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 4.217

    Number of logic level(s):                4
    Starting point:                          ALU.mul[3:0] / P3
    Ending point:                            I_regfile.R0[3] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            datapath|clk_25m [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
ALU.mul[3:0]            MULT9X9B     P3       Out     0.000     0.000       -         
mul[3]                  Net          -        -       -         -           1         
ALU.ALU_Z_3_d_am[3]     ORCALUT4     B        In      0.000     0.000       -         
ALU.ALU_Z_3_d_am[3]     ORCALUT4     Z        Out     0.883     0.883       -         
ALU_Z_3_d_am[3]         Net          -        -       -         -           1         
ALU.ALU_Z_3_d[3]        PFUMX        BLUT     In      0.000     0.883       -         
ALU.ALU_Z_3_d[3]        PFUMX        Z        Out     0.142     1.025       -         
ALU_Z_3_d[3]            Net          -        -       -         -           1         
ALU.ALU_Z_3[3]          ORCALUT4     D        In      0.000     1.025       -         
ALU.ALU_Z_3[3]          ORCALUT4     Z        Out     0.883     1.909       -         
ALU_Z_3[3]              Net          -        -       -         -           1         
ALU.ALU_Z_7[3]          PFUMX        BLUT     In      0.000     1.909       -         
ALU.ALU_Z_7[3]          PFUMX        Z        Out     0.349     2.258       -         
jarac[3]                Net          -        -       -         -           4         
I_regfile.R0[3]         FD1P3AX      D        In      0.000     2.258       -         
======================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 153MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 153MB)

---------------------------------------
<a name=resourceUsage21></a>Resource Usage Report</a>
Part: lfxp2_8e-5

Register bits: 64 of 8352 (1%)
PIC Latch:       0
I/O cells:       18

DSP primitives:       1 of 12 (8%)

Details:
CCU2B:          17
FD1P3AX:        16
FD1S3AX:        12
FD1S3IX:        25
FD1S3JX:        7
GSR:            1
IB:             10
IFS1P3DX:       4
INV:            1
L6MUX21:        2
MULT9X9B:       1
OB:             8
ORCALUT4:       102
PFUMX:          19
PUR:            1
VHI:            4
VLO:            4
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 33MB peak: 153MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Mon Dec 10 13:48:43 2018

###########################################################]

</pre></samp></body></html>
