
Efinix FPGA Placement and Routing.
Version: 2019.3.272.1.6 
Compiled: Jan 16 2020.

Copyright (C) 2013 - 2019 Efinix Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Trion", Device "T20F256" ...

***** Beginning stage routing graph generation ... *****
Finished parsing ipin pattern file '/home/wisdom/2019.3/arch/./ipin_oph.xdb'.
Finished parsing switch_block file '/home/wisdom/2019.3/arch/./sb_connectivity_subset.xdb'.
Generated 1169316 RR nodes and 4443612 RR edges
This design has 0 global control net(s). See /home/wisdom/2019.3/project/muti_image/golden2/outflow/internal_reconfiguration_golden.route.rpt for details.
Routing graph took 4.2346 seconds.
	Routing graph took 4.24 seconds (approximately) in total CPU time.
Routing graph virtual memory usage: begin = 403.992 MB, end = 755.556 MB, delta = 351.564 MB
Routing graph resident set memory usage: begin = 120.98 MB, end = 473.02 MB, delta = 352.04 MB
	Routing graph peak resident set memory usage = 492.256 MB
***** Ending stage routing graph generation *****
***** Beginning stage routing ... *****
Peak routing utilization for Horizontal Left: 0.176541 at (23,10)
Peak routing utilization for Horizontal Right: 0.133229 at (26,22)
Peak routing utilization for Vertical Down: 0.089699 at (26,20)
Peak routing utilization for Vertical Up: 0.180797 at (25,19)
Peak routing congestion: 0.025631 at (123,104)
V Congestion RMS: 0.015109 STDEV: 0.003430
H Congestion RMS: 0.015349 STDEV: 0.003868

 ---------      -------     --------------      -------------
 Iteration      Overuse     Crit Path (ns)      Calc Time (s)
 ---------      -------     --------------      -------------
Routed wire in iteration 1: 4484
Delay frac statistics: min = 0.495864 max = 1.132767 average = 0.700215
         1          124              14.17             0.0667
Routed wire in iteration 2: 4750
         2            8              14.17             0.0553
Routed wire in iteration 3: 4766
         3            1              14.17             0.0461
Routed wire in iteration 4: 4770
         4            0              14.17             0.0446

Successfully routed netlist after 4 routing iterations and 151339 heapops
Completed net delay value cross check successfully.

***** Beginning stage routing check ... *****
***** Ending stage routing check *****

Serial number (magic cookie) for the routing is: 1294273565
Netlist fully routed.

Successfully created FPGA route file '/home/wisdom/2019.3/project/muti_image/golden2/outflow/internal_reconfiguration_golden.route'
Routing took 0.378995 seconds.
	Routing took 0.38 seconds (approximately) in total CPU time.
Routing virtual memory usage: begin = 755.556 MB, end = 755.556 MB, delta = 0 MB
Routing resident set memory usage: begin = 473.02 MB, end = 473.148 MB, delta = 0.128 MB
	Routing peak resident set memory usage = 527.784 MB
***** Ending stage routing *****
***** Beginning stage final timing analysis ... *****

Maximum possible analyzed clocks frequency
Clock Name      Period (ns)   Frequency (MHz)   Edge
clk                14.287          69.992     (R-R)

Geomean max period: 14.287

Launch Clock    Capture Clock    Constraint (ns)   Slack (ns)    Edge
clk              clk                4000.000      3985.713     (R-R)


final timing analysis took 0.0104175 seconds.
	final timing analysis took 0.01 seconds (approximately) in total CPU time.
final timing analysis virtual memory usage: begin = 755.556 MB, end = 755.556 MB, delta = 0 MB
final timing analysis resident set memory usage: begin = 473.148 MB, end = 473.148 MB, delta = 0 MB
	final timing analysis peak resident set memory usage = 527.784 MB
***** Ending stage final timing analysis *****
***** Beginning stage bitstream generation ... *****
Reading core interface constraints from '/home/wisdom/2019.3/project/muti_image/golden2/outflow/internal_reconfiguration_golden.interface.csv'.
Successfully processed interface constraints file "/home/wisdom/2019.3/project/muti_image/golden2/outflow/internal_reconfiguration_golden.interface.csv".
Finished writing bitstream file /home/wisdom/2019.3/project/muti_image/golden2/work_pnr/internal_reconfiguration_golden.lbf.
Bitstream generation took 0.351689 seconds.
	Bitstream generation took 0.35 seconds (approximately) in total CPU time.
Bitstream generation virtual memory usage: begin = 755.556 MB, end = 755.556 MB, delta = 0 MB
Bitstream generation resident set memory usage: begin = 473.148 MB, end = 473.34 MB, delta = 0.192 MB
	Bitstream generation peak resident set memory usage = 527.784 MB
***** Ending stage bitstream generation *****
The entire flow of EFX_PNR took 7.74293 seconds.
	The entire flow of EFX_PNR took 7.74 seconds (approximately) in total CPU time.
The entire flow of EFX_PNR virtual memory usage: begin = 133.756 MB, end = 548.404 MB, delta = 414.648 MB
The entire flow of EFX_PNR resident set memory usage: begin = 16.476 MB, end = 266.188 MB, delta = 249.712 MB
	The entire flow of EFX_PNR peak resident set memory usage = 527.784 MB
