
project013-sw-NucleoF446RE-hcsr04-lcd16x2-led-speaker.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a894  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b4  0800aa68  0800aa68  0000ba68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800af1c  0800af1c  0000c1dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800af1c  0800af1c  0000bf1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800af24  0800af24  0000c1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800af24  0800af24  0000bf24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800af28  0800af28  0000bf28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800af2c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003b4  200001dc  0800b108  0000c1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000590  0800b108  0000c590  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000127c7  00000000  00000000  0000c20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027c4  00000000  00000000  0001e9d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011a0  00000000  00000000  00021198  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dea  00000000  00000000  00022338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024a8c  00000000  00000000  00023122  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015ef7  00000000  00000000  00047bae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e1f25  00000000  00000000  0005daa5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013f9ca  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006120  00000000  00000000  0013fa10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  00145b30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800aa4c 	.word	0x0800aa4c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	0800aa4c 	.word	0x0800aa4c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9be 	b.w	800105c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	468e      	mov	lr, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	4688      	mov	r8, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d962      	bls.n	8000e40 <__udivmoddi4+0xdc>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	b14e      	cbz	r6, 8000d94 <__udivmoddi4+0x30>
 8000d80:	f1c6 0320 	rsb	r3, r6, #32
 8000d84:	fa01 f806 	lsl.w	r8, r1, r6
 8000d88:	fa20 f303 	lsr.w	r3, r0, r3
 8000d8c:	40b7      	lsls	r7, r6
 8000d8e:	ea43 0808 	orr.w	r8, r3, r8
 8000d92:	40b4      	lsls	r4, r6
 8000d94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d98:	fa1f fc87 	uxth.w	ip, r7
 8000d9c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000da0:	0c23      	lsrs	r3, r4, #16
 8000da2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000da6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000daa:	fb01 f20c 	mul.w	r2, r1, ip
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db2:	18fb      	adds	r3, r7, r3
 8000db4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000db8:	f080 80ea 	bcs.w	8000f90 <__udivmoddi4+0x22c>
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	f240 80e7 	bls.w	8000f90 <__udivmoddi4+0x22c>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	443b      	add	r3, r7
 8000dc6:	1a9a      	subs	r2, r3, r2
 8000dc8:	b2a3      	uxth	r3, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dd6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dda:	459c      	cmp	ip, r3
 8000ddc:	d909      	bls.n	8000df2 <__udivmoddi4+0x8e>
 8000dde:	18fb      	adds	r3, r7, r3
 8000de0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de4:	f080 80d6 	bcs.w	8000f94 <__udivmoddi4+0x230>
 8000de8:	459c      	cmp	ip, r3
 8000dea:	f240 80d3 	bls.w	8000f94 <__udivmoddi4+0x230>
 8000dee:	443b      	add	r3, r7
 8000df0:	3802      	subs	r0, #2
 8000df2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df6:	eba3 030c 	sub.w	r3, r3, ip
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11d      	cbz	r5, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40f3      	lsrs	r3, r6
 8000e00:	2200      	movs	r2, #0
 8000e02:	e9c5 3200 	strd	r3, r2, [r5]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d905      	bls.n	8000e1a <__udivmoddi4+0xb6>
 8000e0e:	b10d      	cbz	r5, 8000e14 <__udivmoddi4+0xb0>
 8000e10:	e9c5 0100 	strd	r0, r1, [r5]
 8000e14:	2100      	movs	r1, #0
 8000e16:	4608      	mov	r0, r1
 8000e18:	e7f5      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e1a:	fab3 f183 	clz	r1, r3
 8000e1e:	2900      	cmp	r1, #0
 8000e20:	d146      	bne.n	8000eb0 <__udivmoddi4+0x14c>
 8000e22:	4573      	cmp	r3, lr
 8000e24:	d302      	bcc.n	8000e2c <__udivmoddi4+0xc8>
 8000e26:	4282      	cmp	r2, r0
 8000e28:	f200 8105 	bhi.w	8001036 <__udivmoddi4+0x2d2>
 8000e2c:	1a84      	subs	r4, r0, r2
 8000e2e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e32:	2001      	movs	r0, #1
 8000e34:	4690      	mov	r8, r2
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d0e5      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e3a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e3e:	e7e2      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	2a00      	cmp	r2, #0
 8000e42:	f000 8090 	beq.w	8000f66 <__udivmoddi4+0x202>
 8000e46:	fab2 f682 	clz	r6, r2
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	f040 80a4 	bne.w	8000f98 <__udivmoddi4+0x234>
 8000e50:	1a8a      	subs	r2, r1, r2
 8000e52:	0c03      	lsrs	r3, r0, #16
 8000e54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e58:	b280      	uxth	r0, r0
 8000e5a:	b2bc      	uxth	r4, r7
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e62:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e6a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x11e>
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x11c>
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	f200 80e0 	bhi.w	8001040 <__udivmoddi4+0x2dc>
 8000e80:	46c4      	mov	ip, r8
 8000e82:	1a9b      	subs	r3, r3, r2
 8000e84:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e88:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e90:	fb02 f404 	mul.w	r4, r2, r4
 8000e94:	429c      	cmp	r4, r3
 8000e96:	d907      	bls.n	8000ea8 <__udivmoddi4+0x144>
 8000e98:	18fb      	adds	r3, r7, r3
 8000e9a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e9e:	d202      	bcs.n	8000ea6 <__udivmoddi4+0x142>
 8000ea0:	429c      	cmp	r4, r3
 8000ea2:	f200 80ca 	bhi.w	800103a <__udivmoddi4+0x2d6>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000eae:	e7a5      	b.n	8000dfc <__udivmoddi4+0x98>
 8000eb0:	f1c1 0620 	rsb	r6, r1, #32
 8000eb4:	408b      	lsls	r3, r1
 8000eb6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eba:	431f      	orrs	r7, r3
 8000ebc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ec0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ec4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ec8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ecc:	4323      	orrs	r3, r4
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	fa1f fc87 	uxth.w	ip, r7
 8000ed6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eda:	0c1c      	lsrs	r4, r3, #16
 8000edc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ee0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ee4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	fa02 f201 	lsl.w	r2, r2, r1
 8000eee:	d909      	bls.n	8000f04 <__udivmoddi4+0x1a0>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ef6:	f080 809c 	bcs.w	8001032 <__udivmoddi4+0x2ce>
 8000efa:	45a6      	cmp	lr, r4
 8000efc:	f240 8099 	bls.w	8001032 <__udivmoddi4+0x2ce>
 8000f00:	3802      	subs	r0, #2
 8000f02:	443c      	add	r4, r7
 8000f04:	eba4 040e 	sub.w	r4, r4, lr
 8000f08:	fa1f fe83 	uxth.w	lr, r3
 8000f0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f10:	fb09 4413 	mls	r4, r9, r3, r4
 8000f14:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f18:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f1c:	45a4      	cmp	ip, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x1ce>
 8000f20:	193c      	adds	r4, r7, r4
 8000f22:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f26:	f080 8082 	bcs.w	800102e <__udivmoddi4+0x2ca>
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d97f      	bls.n	800102e <__udivmoddi4+0x2ca>
 8000f2e:	3b02      	subs	r3, #2
 8000f30:	443c      	add	r4, r7
 8000f32:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f36:	eba4 040c 	sub.w	r4, r4, ip
 8000f3a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f3e:	4564      	cmp	r4, ip
 8000f40:	4673      	mov	r3, lr
 8000f42:	46e1      	mov	r9, ip
 8000f44:	d362      	bcc.n	800100c <__udivmoddi4+0x2a8>
 8000f46:	d05f      	beq.n	8001008 <__udivmoddi4+0x2a4>
 8000f48:	b15d      	cbz	r5, 8000f62 <__udivmoddi4+0x1fe>
 8000f4a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f4e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f52:	fa04 f606 	lsl.w	r6, r4, r6
 8000f56:	fa22 f301 	lsr.w	r3, r2, r1
 8000f5a:	431e      	orrs	r6, r3
 8000f5c:	40cc      	lsrs	r4, r1
 8000f5e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f62:	2100      	movs	r1, #0
 8000f64:	e74f      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000f66:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f6a:	0c01      	lsrs	r1, r0, #16
 8000f6c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f70:	b280      	uxth	r0, r0
 8000f72:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f76:	463b      	mov	r3, r7
 8000f78:	4638      	mov	r0, r7
 8000f7a:	463c      	mov	r4, r7
 8000f7c:	46b8      	mov	r8, r7
 8000f7e:	46be      	mov	lr, r7
 8000f80:	2620      	movs	r6, #32
 8000f82:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f86:	eba2 0208 	sub.w	r2, r2, r8
 8000f8a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f8e:	e766      	b.n	8000e5e <__udivmoddi4+0xfa>
 8000f90:	4601      	mov	r1, r0
 8000f92:	e718      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000f94:	4610      	mov	r0, r2
 8000f96:	e72c      	b.n	8000df2 <__udivmoddi4+0x8e>
 8000f98:	f1c6 0220 	rsb	r2, r6, #32
 8000f9c:	fa2e f302 	lsr.w	r3, lr, r2
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	40b1      	lsls	r1, r6
 8000fa4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fa8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fac:	430a      	orrs	r2, r1
 8000fae:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fb2:	b2bc      	uxth	r4, r7
 8000fb4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fb8:	0c11      	lsrs	r1, r2, #16
 8000fba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fbe:	fb08 f904 	mul.w	r9, r8, r4
 8000fc2:	40b0      	lsls	r0, r6
 8000fc4:	4589      	cmp	r9, r1
 8000fc6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fca:	b280      	uxth	r0, r0
 8000fcc:	d93e      	bls.n	800104c <__udivmoddi4+0x2e8>
 8000fce:	1879      	adds	r1, r7, r1
 8000fd0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fd4:	d201      	bcs.n	8000fda <__udivmoddi4+0x276>
 8000fd6:	4589      	cmp	r9, r1
 8000fd8:	d81f      	bhi.n	800101a <__udivmoddi4+0x2b6>
 8000fda:	eba1 0109 	sub.w	r1, r1, r9
 8000fde:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe2:	fb09 f804 	mul.w	r8, r9, r4
 8000fe6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fea:	b292      	uxth	r2, r2
 8000fec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d229      	bcs.n	8001048 <__udivmoddi4+0x2e4>
 8000ff4:	18ba      	adds	r2, r7, r2
 8000ff6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ffa:	d2c4      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8000ffc:	4542      	cmp	r2, r8
 8000ffe:	d2c2      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8001000:	f1a9 0102 	sub.w	r1, r9, #2
 8001004:	443a      	add	r2, r7
 8001006:	e7be      	b.n	8000f86 <__udivmoddi4+0x222>
 8001008:	45f0      	cmp	r8, lr
 800100a:	d29d      	bcs.n	8000f48 <__udivmoddi4+0x1e4>
 800100c:	ebbe 0302 	subs.w	r3, lr, r2
 8001010:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001014:	3801      	subs	r0, #1
 8001016:	46e1      	mov	r9, ip
 8001018:	e796      	b.n	8000f48 <__udivmoddi4+0x1e4>
 800101a:	eba7 0909 	sub.w	r9, r7, r9
 800101e:	4449      	add	r1, r9
 8001020:	f1a8 0c02 	sub.w	ip, r8, #2
 8001024:	fbb1 f9fe 	udiv	r9, r1, lr
 8001028:	fb09 f804 	mul.w	r8, r9, r4
 800102c:	e7db      	b.n	8000fe6 <__udivmoddi4+0x282>
 800102e:	4673      	mov	r3, lr
 8001030:	e77f      	b.n	8000f32 <__udivmoddi4+0x1ce>
 8001032:	4650      	mov	r0, sl
 8001034:	e766      	b.n	8000f04 <__udivmoddi4+0x1a0>
 8001036:	4608      	mov	r0, r1
 8001038:	e6fd      	b.n	8000e36 <__udivmoddi4+0xd2>
 800103a:	443b      	add	r3, r7
 800103c:	3a02      	subs	r2, #2
 800103e:	e733      	b.n	8000ea8 <__udivmoddi4+0x144>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e71c      	b.n	8000e82 <__udivmoddi4+0x11e>
 8001048:	4649      	mov	r1, r9
 800104a:	e79c      	b.n	8000f86 <__udivmoddi4+0x222>
 800104c:	eba1 0109 	sub.w	r1, r1, r9
 8001050:	46c4      	mov	ip, r8
 8001052:	fbb1 f9fe 	udiv	r9, r1, lr
 8001056:	fb09 f804 	mul.w	r8, r9, r4
 800105a:	e7c4      	b.n	8000fe6 <__udivmoddi4+0x282>

0800105c <__aeabi_idiv0>:
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop

08001060 <lcd_send_cmd>:

#define LCD_BACKLIGHT 0x08
#define ENABLE 0x04

void lcd_send_cmd(char cmd)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b086      	sub	sp, #24
 8001064:	af02      	add	r7, sp, #8
 8001066:	4603      	mov	r3, r0
 8001068:	71fb      	strb	r3, [r7, #7]
    char data_u, data_l;
    uint8_t data_t[4];
    data_u = (cmd & 0xf0);
 800106a:	79fb      	ldrb	r3, [r7, #7]
 800106c:	f023 030f 	bic.w	r3, r3, #15
 8001070:	73fb      	strb	r3, [r7, #15]
    data_l = ((cmd << 4) & 0xf0);
 8001072:	79fb      	ldrb	r3, [r7, #7]
 8001074:	011b      	lsls	r3, r3, #4
 8001076:	73bb      	strb	r3, [r7, #14]
    data_t[0] = data_u | LCD_BACKLIGHT | ENABLE;
 8001078:	7bfb      	ldrb	r3, [r7, #15]
 800107a:	f043 030c 	orr.w	r3, r3, #12
 800107e:	b2db      	uxtb	r3, r3
 8001080:	723b      	strb	r3, [r7, #8]
    data_t[1] = data_u | LCD_BACKLIGHT;
 8001082:	7bfb      	ldrb	r3, [r7, #15]
 8001084:	f043 0308 	orr.w	r3, r3, #8
 8001088:	b2db      	uxtb	r3, r3
 800108a:	727b      	strb	r3, [r7, #9]
    data_t[2] = data_l | LCD_BACKLIGHT | ENABLE;
 800108c:	7bbb      	ldrb	r3, [r7, #14]
 800108e:	f043 030c 	orr.w	r3, r3, #12
 8001092:	b2db      	uxtb	r3, r3
 8001094:	72bb      	strb	r3, [r7, #10]
    data_t[3] = data_l | LCD_BACKLIGHT;
 8001096:	7bbb      	ldrb	r3, [r7, #14]
 8001098:	f043 0308 	orr.w	r3, r3, #8
 800109c:	b2db      	uxtb	r3, r3
 800109e:	72fb      	strb	r3, [r7, #11]
    HAL_I2C_Master_Transmit(&hi2c1, LCD_ADDR, (uint8_t *)data_t, 4, 100);
 80010a0:	f107 0208 	add.w	r2, r7, #8
 80010a4:	2364      	movs	r3, #100	@ 0x64
 80010a6:	9300      	str	r3, [sp, #0]
 80010a8:	2304      	movs	r3, #4
 80010aa:	214e      	movs	r1, #78	@ 0x4e
 80010ac:	4803      	ldr	r0, [pc, #12]	@ (80010bc <lcd_send_cmd+0x5c>)
 80010ae:	f002 f941 	bl	8003334 <HAL_I2C_Master_Transmit>
}
 80010b2:	bf00      	nop
 80010b4:	3710      	adds	r7, #16
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	2000030c 	.word	0x2000030c

080010c0 <lcd_send_data>:

void lcd_send_data(char data)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b086      	sub	sp, #24
 80010c4:	af02      	add	r7, sp, #8
 80010c6:	4603      	mov	r3, r0
 80010c8:	71fb      	strb	r3, [r7, #7]
    char data_u, data_l;
    uint8_t data_t[4];
    data_u = (data & 0xf0);
 80010ca:	79fb      	ldrb	r3, [r7, #7]
 80010cc:	f023 030f 	bic.w	r3, r3, #15
 80010d0:	73fb      	strb	r3, [r7, #15]
    data_l = ((data << 4) & 0xf0);
 80010d2:	79fb      	ldrb	r3, [r7, #7]
 80010d4:	011b      	lsls	r3, r3, #4
 80010d6:	73bb      	strb	r3, [r7, #14]
    data_t[0] = data_u | LCD_BACKLIGHT | ENABLE | 0x01;
 80010d8:	7bfb      	ldrb	r3, [r7, #15]
 80010da:	f043 030d 	orr.w	r3, r3, #13
 80010de:	b2db      	uxtb	r3, r3
 80010e0:	723b      	strb	r3, [r7, #8]
    data_t[1] = data_u | LCD_BACKLIGHT | 0x01;
 80010e2:	7bfb      	ldrb	r3, [r7, #15]
 80010e4:	f043 0309 	orr.w	r3, r3, #9
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	727b      	strb	r3, [r7, #9]
    data_t[2] = data_l | LCD_BACKLIGHT | ENABLE | 0x01;
 80010ec:	7bbb      	ldrb	r3, [r7, #14]
 80010ee:	f043 030d 	orr.w	r3, r3, #13
 80010f2:	b2db      	uxtb	r3, r3
 80010f4:	72bb      	strb	r3, [r7, #10]
    data_t[3] = data_l | LCD_BACKLIGHT | 0x01;
 80010f6:	7bbb      	ldrb	r3, [r7, #14]
 80010f8:	f043 0309 	orr.w	r3, r3, #9
 80010fc:	b2db      	uxtb	r3, r3
 80010fe:	72fb      	strb	r3, [r7, #11]
    HAL_I2C_Master_Transmit(&hi2c1, LCD_ADDR, (uint8_t *)data_t, 4, 100);
 8001100:	f107 0208 	add.w	r2, r7, #8
 8001104:	2364      	movs	r3, #100	@ 0x64
 8001106:	9300      	str	r3, [sp, #0]
 8001108:	2304      	movs	r3, #4
 800110a:	214e      	movs	r1, #78	@ 0x4e
 800110c:	4803      	ldr	r0, [pc, #12]	@ (800111c <lcd_send_data+0x5c>)
 800110e:	f002 f911 	bl	8003334 <HAL_I2C_Master_Transmit>
}
 8001112:	bf00      	nop
 8001114:	3710      	adds	r7, #16
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	2000030c 	.word	0x2000030c

08001120 <lcd_put_cur>:
    lcd_send_cmd(0x01);
    HAL_Delay(2);
}

void lcd_put_cur(int row, int col)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	6039      	str	r1, [r7, #0]
    switch (row)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d003      	beq.n	8001138 <lcd_put_cur+0x18>
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	2b01      	cmp	r3, #1
 8001134:	d008      	beq.n	8001148 <lcd_put_cur+0x28>
        break;
    case 1:
        lcd_send_cmd(0xC0 + col);
        break;
    }
}
 8001136:	e00f      	b.n	8001158 <lcd_put_cur+0x38>
        lcd_send_cmd(0x80 + col);
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	b2db      	uxtb	r3, r3
 800113c:	3b80      	subs	r3, #128	@ 0x80
 800113e:	b2db      	uxtb	r3, r3
 8001140:	4618      	mov	r0, r3
 8001142:	f7ff ff8d 	bl	8001060 <lcd_send_cmd>
        break;
 8001146:	e007      	b.n	8001158 <lcd_put_cur+0x38>
        lcd_send_cmd(0xC0 + col);
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	b2db      	uxtb	r3, r3
 800114c:	3b40      	subs	r3, #64	@ 0x40
 800114e:	b2db      	uxtb	r3, r3
 8001150:	4618      	mov	r0, r3
 8001152:	f7ff ff85 	bl	8001060 <lcd_send_cmd>
        break;
 8001156:	bf00      	nop
}
 8001158:	bf00      	nop
 800115a:	3708      	adds	r7, #8
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}

08001160 <lcd_init>:

void lcd_init(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0
    HAL_Delay(100);
 8001164:	2064      	movs	r0, #100	@ 0x64
 8001166:	f000 ffe9 	bl	800213c <HAL_Delay>
    lcd_send_cmd(0x30);
 800116a:	2030      	movs	r0, #48	@ 0x30
 800116c:	f7ff ff78 	bl	8001060 <lcd_send_cmd>
    HAL_Delay(5);
 8001170:	2005      	movs	r0, #5
 8001172:	f000 ffe3 	bl	800213c <HAL_Delay>
    lcd_send_cmd(0x30);
 8001176:	2030      	movs	r0, #48	@ 0x30
 8001178:	f7ff ff72 	bl	8001060 <lcd_send_cmd>
    HAL_Delay(1);
 800117c:	2001      	movs	r0, #1
 800117e:	f000 ffdd 	bl	800213c <HAL_Delay>
    lcd_send_cmd(0x30);
 8001182:	2030      	movs	r0, #48	@ 0x30
 8001184:	f7ff ff6c 	bl	8001060 <lcd_send_cmd>
    lcd_send_cmd(0x20);  // 4-bit mode
 8001188:	2020      	movs	r0, #32
 800118a:	f7ff ff69 	bl	8001060 <lcd_send_cmd>
    HAL_Delay(10);
 800118e:	200a      	movs	r0, #10
 8001190:	f000 ffd4 	bl	800213c <HAL_Delay>

    lcd_send_cmd(0x28);  // 4-bit, 2 line, 5x8 font
 8001194:	2028      	movs	r0, #40	@ 0x28
 8001196:	f7ff ff63 	bl	8001060 <lcd_send_cmd>
    lcd_send_cmd(0x08);  // display off
 800119a:	2008      	movs	r0, #8
 800119c:	f7ff ff60 	bl	8001060 <lcd_send_cmd>
    lcd_send_cmd(0x01);  // clear display
 80011a0:	2001      	movs	r0, #1
 80011a2:	f7ff ff5d 	bl	8001060 <lcd_send_cmd>
    HAL_Delay(2);
 80011a6:	2002      	movs	r0, #2
 80011a8:	f000 ffc8 	bl	800213c <HAL_Delay>
    lcd_send_cmd(0x06);  // entry mode
 80011ac:	2006      	movs	r0, #6
 80011ae:	f7ff ff57 	bl	8001060 <lcd_send_cmd>
    lcd_send_cmd(0x0C);  // display on, cursor off
 80011b2:	200c      	movs	r0, #12
 80011b4:	f7ff ff54 	bl	8001060 <lcd_send_cmd>
}
 80011b8:	bf00      	nop
 80011ba:	bd80      	pop	{r7, pc}

080011bc <lcd_send_string>:

void lcd_send_string(char *str)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
    while (*str)
 80011c4:	e006      	b.n	80011d4 <lcd_send_string+0x18>
        lcd_send_data(*str++);
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	1c5a      	adds	r2, r3, #1
 80011ca:	607a      	str	r2, [r7, #4]
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	4618      	mov	r0, r3
 80011d0:	f7ff ff76 	bl	80010c0 <lcd_send_data>
    while (*str)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d1f4      	bne.n	80011c6 <lcd_send_string+0xa>
}
 80011dc:	bf00      	nop
 80011de:	bf00      	nop
 80011e0:	3708      	adds	r7, #8
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
	...

080011e8 <hdlc_crc16>:

UART_HandleTypeDef huart2;

/* USER CODE BEGIN PV */
uint16_t hdlc_crc16(uint8_t *data, uint16_t length)
{
 80011e8:	b480      	push	{r7}
 80011ea:	b085      	sub	sp, #20
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
 80011f0:	460b      	mov	r3, r1
 80011f2:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 80011f4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80011f8:	81fb      	strh	r3, [r7, #14]
    for (uint16_t i = 0; i < length; i++)
 80011fa:	2300      	movs	r3, #0
 80011fc:	81bb      	strh	r3, [r7, #12]
 80011fe:	e022      	b.n	8001246 <hdlc_crc16+0x5e>
    {
        crc ^= data[i];
 8001200:	89bb      	ldrh	r3, [r7, #12]
 8001202:	687a      	ldr	r2, [r7, #4]
 8001204:	4413      	add	r3, r2
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	461a      	mov	r2, r3
 800120a:	89fb      	ldrh	r3, [r7, #14]
 800120c:	4053      	eors	r3, r2
 800120e:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++)
 8001210:	2300      	movs	r3, #0
 8001212:	72fb      	strb	r3, [r7, #11]
 8001214:	e011      	b.n	800123a <hdlc_crc16+0x52>
        {
            if (crc & 0x0001)
 8001216:	89fb      	ldrh	r3, [r7, #14]
 8001218:	f003 0301 	and.w	r3, r3, #1
 800121c:	2b00      	cmp	r3, #0
 800121e:	d006      	beq.n	800122e <hdlc_crc16+0x46>
                crc = (crc >> 1) ^ 0x8408;
 8001220:	89fb      	ldrh	r3, [r7, #14]
 8001222:	085b      	lsrs	r3, r3, #1
 8001224:	b29a      	uxth	r2, r3
 8001226:	4b0f      	ldr	r3, [pc, #60]	@ (8001264 <hdlc_crc16+0x7c>)
 8001228:	4053      	eors	r3, r2
 800122a:	81fb      	strh	r3, [r7, #14]
 800122c:	e002      	b.n	8001234 <hdlc_crc16+0x4c>
            else
                crc >>= 1;
 800122e:	89fb      	ldrh	r3, [r7, #14]
 8001230:	085b      	lsrs	r3, r3, #1
 8001232:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++)
 8001234:	7afb      	ldrb	r3, [r7, #11]
 8001236:	3301      	adds	r3, #1
 8001238:	72fb      	strb	r3, [r7, #11]
 800123a:	7afb      	ldrb	r3, [r7, #11]
 800123c:	2b07      	cmp	r3, #7
 800123e:	d9ea      	bls.n	8001216 <hdlc_crc16+0x2e>
    for (uint16_t i = 0; i < length; i++)
 8001240:	89bb      	ldrh	r3, [r7, #12]
 8001242:	3301      	adds	r3, #1
 8001244:	81bb      	strh	r3, [r7, #12]
 8001246:	89ba      	ldrh	r2, [r7, #12]
 8001248:	887b      	ldrh	r3, [r7, #2]
 800124a:	429a      	cmp	r2, r3
 800124c:	d3d8      	bcc.n	8001200 <hdlc_crc16+0x18>
        }
    }
    crc = ~crc;
 800124e:	89fb      	ldrh	r3, [r7, #14]
 8001250:	43db      	mvns	r3, r3
 8001252:	81fb      	strh	r3, [r7, #14]
    return crc;
 8001254:	89fb      	ldrh	r3, [r7, #14]
}
 8001256:	4618      	mov	r0, r3
 8001258:	3714      	adds	r7, #20
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop
 8001264:	ffff8408 	.word	0xffff8408

08001268 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001268:	b480      	push	{r7}
 800126a:	b087      	sub	sp, #28
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a22      	ldr	r2, [pc, #136]	@ (8001300 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001276:	4293      	cmp	r3, r2
 8001278:	d13c      	bne.n	80012f4 <HAL_TIM_PeriodElapsedCallback+0x8c>
    {
        float sum = 0.0f;
 800127a:	f04f 0300 	mov.w	r3, #0
 800127e:	617b      	str	r3, [r7, #20]
        uint8_t count = 0;
 8001280:	2300      	movs	r3, #0
 8001282:	74fb      	strb	r3, [r7, #19]
        uint8_t i = last_index;
 8001284:	4b1f      	ldr	r3, [pc, #124]	@ (8001304 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	74bb      	strb	r3, [r7, #18]

        // Loop through circular buffer between last_index and current index
        while (i != distance_index)
 800128a:	e01c      	b.n	80012c6 <HAL_TIM_PeriodElapsedCallback+0x5e>
        {
            sum += distance_buffer[i];
 800128c:	7cbb      	ldrb	r3, [r7, #18]
 800128e:	4a1e      	ldr	r2, [pc, #120]	@ (8001308 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001290:	009b      	lsls	r3, r3, #2
 8001292:	4413      	add	r3, r2
 8001294:	edd3 7a00 	vldr	s15, [r3]
 8001298:	ed97 7a05 	vldr	s14, [r7, #20]
 800129c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012a0:	edc7 7a05 	vstr	s15, [r7, #20]
            count++;
 80012a4:	7cfb      	ldrb	r3, [r7, #19]
 80012a6:	3301      	adds	r3, #1
 80012a8:	74fb      	strb	r3, [r7, #19]
            i = (i + 1) % DIST_BUFFER_SIZE;
 80012aa:	7cbb      	ldrb	r3, [r7, #18]
 80012ac:	3301      	adds	r3, #1
 80012ae:	4a17      	ldr	r2, [pc, #92]	@ (800130c <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80012b0:	fb82 1203 	smull	r1, r2, r2, r3
 80012b4:	1111      	asrs	r1, r2, #4
 80012b6:	17da      	asrs	r2, r3, #31
 80012b8:	1a8a      	subs	r2, r1, r2
 80012ba:	2132      	movs	r1, #50	@ 0x32
 80012bc:	fb01 f202 	mul.w	r2, r1, r2
 80012c0:	1a9a      	subs	r2, r3, r2
 80012c2:	4613      	mov	r3, r2
 80012c4:	74bb      	strb	r3, [r7, #18]
        while (i != distance_index)
 80012c6:	4b12      	ldr	r3, [pc, #72]	@ (8001310 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	7cba      	ldrb	r2, [r7, #18]
 80012cc:	429a      	cmp	r2, r3
 80012ce:	d1dd      	bne.n	800128c <HAL_TIM_PeriodElapsedCallback+0x24>
        }

        if (count > 0)
 80012d0:	7cfb      	ldrb	r3, [r7, #19]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d00a      	beq.n	80012ec <HAL_TIM_PeriodElapsedCallback+0x84>
        {
            float avg = sum / count;
 80012d6:	7cfb      	ldrb	r3, [r7, #19]
 80012d8:	ee07 3a90 	vmov	s15, r3
 80012dc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012e0:	edd7 6a05 	vldr	s13, [r7, #20]
 80012e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012e8:	edc7 7a03 	vstr	s15, [r7, #12]
            //printf("[TIM3 INT] Average distance from last interrupt: %.2f cm\r\n", avg);
        }

        // Update last_index to the current index
        last_index = distance_index;
 80012ec:	4b08      	ldr	r3, [pc, #32]	@ (8001310 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80012ee:	781a      	ldrb	r2, [r3, #0]
 80012f0:	4b04      	ldr	r3, [pc, #16]	@ (8001304 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 80012f2:	701a      	strb	r2, [r3, #0]
    }
}
 80012f4:	bf00      	nop
 80012f6:	371c      	adds	r7, #28
 80012f8:	46bd      	mov	sp, r7
 80012fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fe:	4770      	bx	lr
 8001300:	40000400 	.word	0x40000400
 8001304:	200002c1 	.word	0x200002c1
 8001308:	200001f8 	.word	0x200001f8
 800130c:	51eb851f 	.word	0x51eb851f
 8001310:	200002c0 	.word	0x200002c0

08001314 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b088      	sub	sp, #32
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
    static uint8_t rx_state = 0;
    static uint8_t cmd = 0;


    if (huart->Instance == USART2)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	4a3f      	ldr	r2, [pc, #252]	@ (8001420 <HAL_UART_RxCpltCallback+0x10c>)
 8001322:	4293      	cmp	r3, r2
 8001324:	d178      	bne.n	8001418 <HAL_UART_RxCpltCallback+0x104>
    {
        switch (rx_state)
 8001326:	4b3f      	ldr	r3, [pc, #252]	@ (8001424 <HAL_UART_RxCpltCallback+0x110>)
 8001328:	781b      	ldrb	r3, [r3, #0]
 800132a:	2b02      	cmp	r3, #2
 800132c:	d016      	beq.n	800135c <HAL_UART_RxCpltCallback+0x48>
 800132e:	2b02      	cmp	r3, #2
 8001330:	dc6d      	bgt.n	800140e <HAL_UART_RxCpltCallback+0xfa>
 8001332:	2b00      	cmp	r3, #0
 8001334:	d002      	beq.n	800133c <HAL_UART_RxCpltCallback+0x28>
 8001336:	2b01      	cmp	r3, #1
 8001338:	d008      	beq.n	800134c <HAL_UART_RxCpltCallback+0x38>
 800133a:	e068      	b.n	800140e <HAL_UART_RxCpltCallback+0xfa>
        {
        case 0: // Waiting for start of frame
            if (rx_byte == 0x7E)
 800133c:	4b3a      	ldr	r3, [pc, #232]	@ (8001428 <HAL_UART_RxCpltCallback+0x114>)
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	2b7e      	cmp	r3, #126	@ 0x7e
 8001342:	d163      	bne.n	800140c <HAL_UART_RxCpltCallback+0xf8>
                rx_state = 1;
 8001344:	4b37      	ldr	r3, [pc, #220]	@ (8001424 <HAL_UART_RxCpltCallback+0x110>)
 8001346:	2201      	movs	r2, #1
 8001348:	701a      	strb	r2, [r3, #0]
            break;
 800134a:	e05f      	b.n	800140c <HAL_UART_RxCpltCallback+0xf8>

        case 1: // Expecting command byte
            cmd = rx_byte;
 800134c:	4b36      	ldr	r3, [pc, #216]	@ (8001428 <HAL_UART_RxCpltCallback+0x114>)
 800134e:	781a      	ldrb	r2, [r3, #0]
 8001350:	4b36      	ldr	r3, [pc, #216]	@ (800142c <HAL_UART_RxCpltCallback+0x118>)
 8001352:	701a      	strb	r2, [r3, #0]
            rx_state = 2;
 8001354:	4b33      	ldr	r3, [pc, #204]	@ (8001424 <HAL_UART_RxCpltCallback+0x110>)
 8001356:	2202      	movs	r2, #2
 8001358:	701a      	strb	r2, [r3, #0]
            break;
 800135a:	e058      	b.n	800140e <HAL_UART_RxCpltCallback+0xfa>

        case 2: // Expecting end of frame
            if (rx_byte == 0x7E)
 800135c:	4b32      	ldr	r3, [pc, #200]	@ (8001428 <HAL_UART_RxCpltCallback+0x114>)
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	2b7e      	cmp	r3, #126	@ 0x7e
 8001362:	d14f      	bne.n	8001404 <HAL_UART_RxCpltCallback+0xf0>
            {
                if (cmd == 0x01)
 8001364:	4b31      	ldr	r3, [pc, #196]	@ (800142c <HAL_UART_RxCpltCallback+0x118>)
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	2b01      	cmp	r3, #1
 800136a:	d14b      	bne.n	8001404 <HAL_UART_RxCpltCallback+0xf0>
                {
                    uint8_t frame[20];
                    uint8_t idx = 0;
 800136c:	2300      	movs	r3, #0
 800136e:	77fb      	strb	r3, [r7, #31]
                    frame[idx++] = 0x7E; // SOF
 8001370:	7ffb      	ldrb	r3, [r7, #31]
 8001372:	1c5a      	adds	r2, r3, #1
 8001374:	77fa      	strb	r2, [r7, #31]
 8001376:	3320      	adds	r3, #32
 8001378:	443b      	add	r3, r7
 800137a:	227e      	movs	r2, #126	@ 0x7e
 800137c:	f803 2c18 	strb.w	r2, [r3, #-24]

                    memcpy(&frame[idx], &lower_limit, 4);
 8001380:	7ffb      	ldrb	r3, [r7, #31]
 8001382:	f107 0208 	add.w	r2, r7, #8
 8001386:	4413      	add	r3, r2
 8001388:	4a29      	ldr	r2, [pc, #164]	@ (8001430 <HAL_UART_RxCpltCallback+0x11c>)
 800138a:	6812      	ldr	r2, [r2, #0]
 800138c:	601a      	str	r2, [r3, #0]
                    idx += 4;
 800138e:	7ffb      	ldrb	r3, [r7, #31]
 8001390:	3304      	adds	r3, #4
 8001392:	77fb      	strb	r3, [r7, #31]
                    memcpy(&frame[idx], &upper_limit, 4);
 8001394:	7ffb      	ldrb	r3, [r7, #31]
 8001396:	f107 0208 	add.w	r2, r7, #8
 800139a:	4413      	add	r3, r2
 800139c:	4a25      	ldr	r2, [pc, #148]	@ (8001434 <HAL_UART_RxCpltCallback+0x120>)
 800139e:	6812      	ldr	r2, [r2, #0]
 80013a0:	601a      	str	r2, [r3, #0]
                    idx += 4;
 80013a2:	7ffb      	ldrb	r3, [r7, #31]
 80013a4:	3304      	adds	r3, #4
 80013a6:	77fb      	strb	r3, [r7, #31]

                    uint16_t crc = hdlc_crc16(&frame[1], 8); // payload only
 80013a8:	f107 0308 	add.w	r3, r7, #8
 80013ac:	3301      	adds	r3, #1
 80013ae:	2108      	movs	r1, #8
 80013b0:	4618      	mov	r0, r3
 80013b2:	f7ff ff19 	bl	80011e8 <hdlc_crc16>
 80013b6:	4603      	mov	r3, r0
 80013b8:	83bb      	strh	r3, [r7, #28]
                    frame[idx++] = (uint8_t)(crc & 0xFF);    // CRC low
 80013ba:	7ffb      	ldrb	r3, [r7, #31]
 80013bc:	1c5a      	adds	r2, r3, #1
 80013be:	77fa      	strb	r2, [r7, #31]
 80013c0:	8bba      	ldrh	r2, [r7, #28]
 80013c2:	b2d2      	uxtb	r2, r2
 80013c4:	3320      	adds	r3, #32
 80013c6:	443b      	add	r3, r7
 80013c8:	f803 2c18 	strb.w	r2, [r3, #-24]
                    frame[idx++] = (uint8_t)(crc >> 8);      // CRC high
 80013cc:	8bbb      	ldrh	r3, [r7, #28]
 80013ce:	0a1b      	lsrs	r3, r3, #8
 80013d0:	b29a      	uxth	r2, r3
 80013d2:	7ffb      	ldrb	r3, [r7, #31]
 80013d4:	1c59      	adds	r1, r3, #1
 80013d6:	77f9      	strb	r1, [r7, #31]
 80013d8:	b2d2      	uxtb	r2, r2
 80013da:	3320      	adds	r3, #32
 80013dc:	443b      	add	r3, r7
 80013de:	f803 2c18 	strb.w	r2, [r3, #-24]
                    frame[idx++] = 0x7E; // EOF
 80013e2:	7ffb      	ldrb	r3, [r7, #31]
 80013e4:	1c5a      	adds	r2, r3, #1
 80013e6:	77fa      	strb	r2, [r7, #31]
 80013e8:	3320      	adds	r3, #32
 80013ea:	443b      	add	r3, r7
 80013ec:	227e      	movs	r2, #126	@ 0x7e
 80013ee:	f803 2c18 	strb.w	r2, [r3, #-24]

                    HAL_UART_Transmit(&huart2, frame, idx, HAL_MAX_DELAY);
 80013f2:	7ffb      	ldrb	r3, [r7, #31]
 80013f4:	b29a      	uxth	r2, r3
 80013f6:	f107 0108 	add.w	r1, r7, #8
 80013fa:	f04f 33ff 	mov.w	r3, #4294967295
 80013fe:	480e      	ldr	r0, [pc, #56]	@ (8001438 <HAL_UART_RxCpltCallback+0x124>)
 8001400:	f003 ff30 	bl	8005264 <HAL_UART_Transmit>
                }
            }

            // Reset state machine for next frame
            rx_state = 0;
 8001404:	4b07      	ldr	r3, [pc, #28]	@ (8001424 <HAL_UART_RxCpltCallback+0x110>)
 8001406:	2200      	movs	r2, #0
 8001408:	701a      	strb	r2, [r3, #0]
            break;
 800140a:	e000      	b.n	800140e <HAL_UART_RxCpltCallback+0xfa>
            break;
 800140c:	bf00      	nop
        }

        // Always re-enable UART reception
        HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 800140e:	2201      	movs	r2, #1
 8001410:	4905      	ldr	r1, [pc, #20]	@ (8001428 <HAL_UART_RxCpltCallback+0x114>)
 8001412:	4809      	ldr	r0, [pc, #36]	@ (8001438 <HAL_UART_RxCpltCallback+0x124>)
 8001414:	f003 ffb1 	bl	800537a <HAL_UART_Receive_IT>
    }
}
 8001418:	bf00      	nop
 800141a:	3720      	adds	r7, #32
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}
 8001420:	40004400 	.word	0x40004400
 8001424:	20000438 	.word	0x20000438
 8001428:	200002c2 	.word	0x200002c2
 800142c:	20000439 	.word	0x20000439
 8001430:	20000000 	.word	0x20000000
 8001434:	20000004 	.word	0x20000004
 8001438:	200003f0 	.word	0x200003f0

0800143c <delay_us>:


/*--------------------------------------------------------------*/
/* Utility: microsecond delay using TIM2                        */
void delay_us(uint16_t us)
{
 800143c:	b480      	push	{r7}
 800143e:	b083      	sub	sp, #12
 8001440:	af00      	add	r7, sp, #0
 8001442:	4603      	mov	r3, r0
 8001444:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 8001446:	4b09      	ldr	r3, [pc, #36]	@ (800146c <delay_us+0x30>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	2200      	movs	r2, #0
 800144c:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(&htim2) < us);
 800144e:	bf00      	nop
 8001450:	4b06      	ldr	r3, [pc, #24]	@ (800146c <delay_us+0x30>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001456:	88fb      	ldrh	r3, [r7, #6]
 8001458:	429a      	cmp	r2, r3
 800145a:	d3f9      	bcc.n	8001450 <delay_us+0x14>
}
 800145c:	bf00      	nop
 800145e:	bf00      	nop
 8001460:	370c      	adds	r7, #12
 8001462:	46bd      	mov	sp, r7
 8001464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001468:	4770      	bx	lr
 800146a:	bf00      	nop
 800146c:	20000360 	.word	0x20000360

08001470 <read_ultrasonic>:

/*--------------------------------------------------------------*/
/* Measure echo pulse duration in microseconds                  */
uint32_t read_ultrasonic(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0
    uint32_t local_time = 0;
 8001476:	2300      	movs	r3, #0
 8001478:	607b      	str	r3, [r7, #4]

    // Ensure trigger low
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 800147a:	2200      	movs	r2, #0
 800147c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001480:	4818      	ldr	r0, [pc, #96]	@ (80014e4 <read_ultrasonic+0x74>)
 8001482:	f001 fddf 	bl	8003044 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 8001486:	2002      	movs	r0, #2
 8001488:	f000 fe58 	bl	800213c <HAL_Delay>

    // Send 10 s pulse
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 800148c:	2201      	movs	r2, #1
 800148e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001492:	4814      	ldr	r0, [pc, #80]	@ (80014e4 <read_ultrasonic+0x74>)
 8001494:	f001 fdd6 	bl	8003044 <HAL_GPIO_WritePin>
    delay_us(10);
 8001498:	200a      	movs	r0, #10
 800149a:	f7ff ffcf 	bl	800143c <delay_us>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 800149e:	2200      	movs	r2, #0
 80014a0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80014a4:	480f      	ldr	r0, [pc, #60]	@ (80014e4 <read_ultrasonic+0x74>)
 80014a6:	f001 fdcd 	bl	8003044 <HAL_GPIO_WritePin>

    // Wait for ECHO to go high
    while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) == GPIO_PIN_RESET);
 80014aa:	bf00      	nop
 80014ac:	2140      	movs	r1, #64	@ 0x40
 80014ae:	480e      	ldr	r0, [pc, #56]	@ (80014e8 <read_ultrasonic+0x78>)
 80014b0:	f001 fdb0 	bl	8003014 <HAL_GPIO_ReadPin>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d0f8      	beq.n	80014ac <read_ultrasonic+0x3c>

    __HAL_TIM_SET_COUNTER(&htim2, 0); // start counting
 80014ba:	4b0c      	ldr	r3, [pc, #48]	@ (80014ec <read_ultrasonic+0x7c>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	2200      	movs	r2, #0
 80014c0:	625a      	str	r2, [r3, #36]	@ 0x24

    // Wait for ECHO to go low
    while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) == GPIO_PIN_SET);
 80014c2:	bf00      	nop
 80014c4:	2140      	movs	r1, #64	@ 0x40
 80014c6:	4808      	ldr	r0, [pc, #32]	@ (80014e8 <read_ultrasonic+0x78>)
 80014c8:	f001 fda4 	bl	8003014 <HAL_GPIO_ReadPin>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b01      	cmp	r3, #1
 80014d0:	d0f8      	beq.n	80014c4 <read_ultrasonic+0x54>

    local_time = __HAL_TIM_GET_COUNTER(&htim2);
 80014d2:	4b06      	ldr	r3, [pc, #24]	@ (80014ec <read_ultrasonic+0x7c>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014d8:	607b      	str	r3, [r7, #4]

    return local_time;
 80014da:	687b      	ldr	r3, [r7, #4]
}
 80014dc:	4618      	mov	r0, r3
 80014de:	3708      	adds	r7, #8
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	40020000 	.word	0x40020000
 80014e8:	40020400 	.word	0x40020400
 80014ec:	20000360 	.word	0x20000360

080014f0 <store_distance>:
void store_distance(float value)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b083      	sub	sp, #12
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	ed87 0a01 	vstr	s0, [r7, #4]
    distance_buffer[distance_index] = value;
 80014fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001534 <store_distance+0x44>)
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	4a0e      	ldr	r2, [pc, #56]	@ (8001538 <store_distance+0x48>)
 8001500:	009b      	lsls	r3, r3, #2
 8001502:	4413      	add	r3, r2
 8001504:	687a      	ldr	r2, [r7, #4]
 8001506:	601a      	str	r2, [r3, #0]
    distance_index = (distance_index + 1) % DIST_BUFFER_SIZE;
 8001508:	4b0a      	ldr	r3, [pc, #40]	@ (8001534 <store_distance+0x44>)
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	3301      	adds	r3, #1
 800150e:	4a0b      	ldr	r2, [pc, #44]	@ (800153c <store_distance+0x4c>)
 8001510:	fb82 1203 	smull	r1, r2, r2, r3
 8001514:	1111      	asrs	r1, r2, #4
 8001516:	17da      	asrs	r2, r3, #31
 8001518:	1a8a      	subs	r2, r1, r2
 800151a:	2132      	movs	r1, #50	@ 0x32
 800151c:	fb01 f202 	mul.w	r2, r1, r2
 8001520:	1a9a      	subs	r2, r3, r2
 8001522:	b2d2      	uxtb	r2, r2
 8001524:	4b03      	ldr	r3, [pc, #12]	@ (8001534 <store_distance+0x44>)
 8001526:	701a      	strb	r2, [r3, #0]
}
 8001528:	bf00      	nop
 800152a:	370c      	adds	r7, #12
 800152c:	46bd      	mov	sp, r7
 800152e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001532:	4770      	bx	lr
 8001534:	200002c0 	.word	0x200002c0
 8001538:	200001f8 	.word	0x200001f8
 800153c:	51eb851f 	.word	0x51eb851f

08001540 <_write>:

/*--------------------------------------------------------------*/
int _write(int file, char *ptr, int len)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b084      	sub	sp, #16
 8001544:	af00      	add	r7, sp, #0
 8001546:	60f8      	str	r0, [r7, #12]
 8001548:	60b9      	str	r1, [r7, #8]
 800154a:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	b29a      	uxth	r2, r3
 8001550:	f04f 33ff 	mov.w	r3, #4294967295
 8001554:	68b9      	ldr	r1, [r7, #8]
 8001556:	4804      	ldr	r0, [pc, #16]	@ (8001568 <_write+0x28>)
 8001558:	f003 fe84 	bl	8005264 <HAL_UART_Transmit>
    return len;
 800155c:	687b      	ldr	r3, [r7, #4]
}
 800155e:	4618      	mov	r0, r3
 8001560:	3710      	adds	r7, #16
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	200003f0 	.word	0x200003f0

0800156c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b084      	sub	sp, #16
 8001570:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001572:	f000 fd71 	bl	8002058 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001576:	f000 f8d5 	bl	8001724 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800157a:	f000 fa85 	bl	8001a88 <MX_GPIO_Init>
  MX_TIM2_Init();
 800157e:	f000 f9bf 	bl	8001900 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8001582:	f000 fa57 	bl	8001a34 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8001586:	f000 fa07 	bl	8001998 <MX_TIM3_Init>
  MX_I2C1_Init();
 800158a:	f000 f98b 	bl	80018a4 <MX_I2C1_Init>
  MX_ADC1_Init();
 800158e:	f000 f937 	bl	8001800 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);   // start TIM2 once
 8001592:	4852      	ldr	r0, [pc, #328]	@ (80016dc <main+0x170>)
 8001594:	f003 f98e 	bl	80048b4 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start_IT(&htim3);
 8001598:	4851      	ldr	r0, [pc, #324]	@ (80016e0 <main+0x174>)
 800159a:	f003 f9f3 	bl	8004984 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 800159e:	2201      	movs	r2, #1
 80015a0:	4950      	ldr	r1, [pc, #320]	@ (80016e4 <main+0x178>)
 80015a2:	4851      	ldr	r0, [pc, #324]	@ (80016e8 <main+0x17c>)
 80015a4:	f003 fee9 	bl	800537a <HAL_UART_Receive_IT>

  lcd_init();
 80015a8:	f7ff fdda 	bl	8001160 <lcd_init>
  HAL_Delay(50);
 80015ac:	2032      	movs	r0, #50	@ 0x32
 80015ae:	f000 fdc5 	bl	800213c <HAL_Delay>
  if (HAL_I2C_IsDeviceReady(&hi2c1, LCD_ADDR, 2, 100) == HAL_OK)
 80015b2:	2364      	movs	r3, #100	@ 0x64
 80015b4:	2202      	movs	r2, #2
 80015b6:	214e      	movs	r1, #78	@ 0x4e
 80015b8:	484c      	ldr	r0, [pc, #304]	@ (80016ec <main+0x180>)
 80015ba:	f001 ffb9 	bl	8003530 <HAL_I2C_IsDeviceReady>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d104      	bne.n	80015ce <main+0x62>
      printf("LCD found at 0x%02X\r\n", LCD_ADDR >> 1);
 80015c4:	2127      	movs	r1, #39	@ 0x27
 80015c6:	484a      	ldr	r0, [pc, #296]	@ (80016f0 <main+0x184>)
 80015c8:	f005 fd8e 	bl	80070e8 <iprintf>
 80015cc:	e002      	b.n	80015d4 <main+0x68>
  else
      printf("LCD not responding!\r\n");
 80015ce:	4849      	ldr	r0, [pc, #292]	@ (80016f4 <main+0x188>)
 80015d0:	f005 fdf2 	bl	80071b8 <puts>
  lcd_put_cur(0, 0);
 80015d4:	2100      	movs	r1, #0
 80015d6:	2000      	movs	r0, #0
 80015d8:	f7ff fda2 	bl	8001120 <lcd_put_cur>
  lcd_send_string("Hello, World!");
 80015dc:	4846      	ldr	r0, [pc, #280]	@ (80016f8 <main+0x18c>)
 80015de:	f7ff fded 	bl	80011bc <lcd_send_string>
  lcd_put_cur(1, 0);
 80015e2:	2100      	movs	r1, #0
 80015e4:	2001      	movs	r0, #1
 80015e6:	f7ff fd9b 	bl	8001120 <lcd_put_cur>
  lcd_send_string("STM32 + asd");
 80015ea:	4844      	ldr	r0, [pc, #272]	@ (80016fc <main+0x190>)
 80015ec:	f7ff fde6 	bl	80011bc <lcd_send_string>
  One-waydistance=(Time)/58.3
  One-waydistance=(Time)/58
  */
  while (1)
  {
      uint32_t time = read_ultrasonic();
 80015f0:	f7ff ff3e 	bl	8001470 <read_ultrasonic>
 80015f4:	60f8      	str	r0, [r7, #12]
      float distance = (float)time / 58.0;
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	ee07 3a90 	vmov	s15, r3
 80015fc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001600:	eddf 6a3f 	vldr	s13, [pc, #252]	@ 8001700 <main+0x194>
 8001604:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001608:	edc7 7a02 	vstr	s15, [r7, #8]
      store_distance(distance); // store in circular buffer
 800160c:	ed97 0a02 	vldr	s0, [r7, #8]
 8001610:	f7ff ff6e 	bl	80014f0 <store_distance>
      //printf("Distance: %.2f cm\r\n", distance);
      if (distance < lower_limit) {
 8001614:	4b3b      	ldr	r3, [pc, #236]	@ (8001704 <main+0x198>)
 8001616:	edd3 7a00 	vldr	s15, [r3]
 800161a:	ed97 7a02 	vldr	s14, [r7, #8]
 800161e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001622:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001626:	d50a      	bpl.n	800163e <main+0xd2>
    	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET); // turn led on
 8001628:	2201      	movs	r2, #1
 800162a:	2101      	movs	r1, #1
 800162c:	4836      	ldr	r0, [pc, #216]	@ (8001708 <main+0x19c>)
 800162e:	f001 fd09 	bl	8003044 <HAL_GPIO_WritePin>
    	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET); // turn buzzer off
 8001632:	2200      	movs	r2, #0
 8001634:	2102      	movs	r1, #2
 8001636:	4834      	ldr	r0, [pc, #208]	@ (8001708 <main+0x19c>)
 8001638:	f001 fd04 	bl	8003044 <HAL_GPIO_WritePin>
 800163c:	e01e      	b.n	800167c <main+0x110>
      } else if (distance > upper_limit) {
 800163e:	4b33      	ldr	r3, [pc, #204]	@ (800170c <main+0x1a0>)
 8001640:	edd3 7a00 	vldr	s15, [r3]
 8001644:	ed97 7a02 	vldr	s14, [r7, #8]
 8001648:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800164c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001650:	dd0a      	ble.n	8001668 <main+0xfc>
    	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET); // turn led off
 8001652:	2200      	movs	r2, #0
 8001654:	2101      	movs	r1, #1
 8001656:	482c      	ldr	r0, [pc, #176]	@ (8001708 <main+0x19c>)
 8001658:	f001 fcf4 	bl	8003044 <HAL_GPIO_WritePin>
    	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET); // turn buzzer on
 800165c:	2201      	movs	r2, #1
 800165e:	2102      	movs	r1, #2
 8001660:	4829      	ldr	r0, [pc, #164]	@ (8001708 <main+0x19c>)
 8001662:	f001 fcef 	bl	8003044 <HAL_GPIO_WritePin>
 8001666:	e009      	b.n	800167c <main+0x110>
      } else {
    	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET); // turn led off
 8001668:	2200      	movs	r2, #0
 800166a:	2101      	movs	r1, #1
 800166c:	4826      	ldr	r0, [pc, #152]	@ (8001708 <main+0x19c>)
 800166e:	f001 fce9 	bl	8003044 <HAL_GPIO_WritePin>
    	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET); // turn buzzer off
 8001672:	2200      	movs	r2, #0
 8001674:	2102      	movs	r1, #2
 8001676:	4824      	ldr	r0, [pc, #144]	@ (8001708 <main+0x19c>)
 8001678:	f001 fce4 	bl	8003044 <HAL_GPIO_WritePin>
      }
      HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800167c:	2120      	movs	r1, #32
 800167e:	4824      	ldr	r0, [pc, #144]	@ (8001710 <main+0x1a4>)
 8001680:	f001 fcf9 	bl	8003076 <HAL_GPIO_TogglePin>

      HAL_ADC_Start(&hadc1);
 8001684:	4823      	ldr	r0, [pc, #140]	@ (8001714 <main+0x1a8>)
 8001686:	f000 fdc1 	bl	800220c <HAL_ADC_Start>
      HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 800168a:	f04f 31ff 	mov.w	r1, #4294967295
 800168e:	4821      	ldr	r0, [pc, #132]	@ (8001714 <main+0x1a8>)
 8001690:	f000 fec1 	bl	8002416 <HAL_ADC_PollForConversion>
      uint32_t adc_val = HAL_ADC_GetValue(&hadc1);
 8001694:	481f      	ldr	r0, [pc, #124]	@ (8001714 <main+0x1a8>)
 8001696:	f000 ff49 	bl	800252c <HAL_ADC_GetValue>
 800169a:	6078      	str	r0, [r7, #4]
      HAL_ADC_Stop(&hadc1);
 800169c:	481d      	ldr	r0, [pc, #116]	@ (8001714 <main+0x1a8>)
 800169e:	f000 fe87 	bl	80023b0 <HAL_ADC_Stop>

      float voltage = (3.3f * adc_val) / 4095.0f;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	ee07 3a90 	vmov	s15, r3
 80016a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80016ac:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8001718 <main+0x1ac>
 80016b0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80016b4:	eddf 6a19 	vldr	s13, [pc, #100]	@ 800171c <main+0x1b0>
 80016b8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016bc:	edc7 7a00 	vstr	s15, [r7]
      printf("ADC raw: %lu   Voltage: %.2f V\r\n", adc_val, voltage);
 80016c0:	6838      	ldr	r0, [r7, #0]
 80016c2:	f7fe ff61 	bl	8000588 <__aeabi_f2d>
 80016c6:	4602      	mov	r2, r0
 80016c8:	460b      	mov	r3, r1
 80016ca:	6879      	ldr	r1, [r7, #4]
 80016cc:	4814      	ldr	r0, [pc, #80]	@ (8001720 <main+0x1b4>)
 80016ce:	f005 fd0b 	bl	80070e8 <iprintf>

      HAL_Delay(500);
 80016d2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80016d6:	f000 fd31 	bl	800213c <HAL_Delay>
  {
 80016da:	e789      	b.n	80015f0 <main+0x84>
 80016dc:	20000360 	.word	0x20000360
 80016e0:	200003a8 	.word	0x200003a8
 80016e4:	200002c2 	.word	0x200002c2
 80016e8:	200003f0 	.word	0x200003f0
 80016ec:	2000030c 	.word	0x2000030c
 80016f0:	0800aa68 	.word	0x0800aa68
 80016f4:	0800aa80 	.word	0x0800aa80
 80016f8:	0800aa98 	.word	0x0800aa98
 80016fc:	0800aaa8 	.word	0x0800aaa8
 8001700:	42680000 	.word	0x42680000
 8001704:	20000000 	.word	0x20000000
 8001708:	40020400 	.word	0x40020400
 800170c:	20000004 	.word	0x20000004
 8001710:	40020000 	.word	0x40020000
 8001714:	200002c4 	.word	0x200002c4
 8001718:	40533333 	.word	0x40533333
 800171c:	457ff000 	.word	0x457ff000
 8001720:	0800aab4 	.word	0x0800aab4

08001724 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b094      	sub	sp, #80	@ 0x50
 8001728:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800172a:	f107 031c 	add.w	r3, r7, #28
 800172e:	2234      	movs	r2, #52	@ 0x34
 8001730:	2100      	movs	r1, #0
 8001732:	4618      	mov	r0, r3
 8001734:	f005 fe42 	bl	80073bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001738:	f107 0308 	add.w	r3, r7, #8
 800173c:	2200      	movs	r2, #0
 800173e:	601a      	str	r2, [r3, #0]
 8001740:	605a      	str	r2, [r3, #4]
 8001742:	609a      	str	r2, [r3, #8]
 8001744:	60da      	str	r2, [r3, #12]
 8001746:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001748:	2300      	movs	r3, #0
 800174a:	607b      	str	r3, [r7, #4]
 800174c:	4b2a      	ldr	r3, [pc, #168]	@ (80017f8 <SystemClock_Config+0xd4>)
 800174e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001750:	4a29      	ldr	r2, [pc, #164]	@ (80017f8 <SystemClock_Config+0xd4>)
 8001752:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001756:	6413      	str	r3, [r2, #64]	@ 0x40
 8001758:	4b27      	ldr	r3, [pc, #156]	@ (80017f8 <SystemClock_Config+0xd4>)
 800175a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800175c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001760:	607b      	str	r3, [r7, #4]
 8001762:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001764:	2300      	movs	r3, #0
 8001766:	603b      	str	r3, [r7, #0]
 8001768:	4b24      	ldr	r3, [pc, #144]	@ (80017fc <SystemClock_Config+0xd8>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001770:	4a22      	ldr	r2, [pc, #136]	@ (80017fc <SystemClock_Config+0xd8>)
 8001772:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001776:	6013      	str	r3, [r2, #0]
 8001778:	4b20      	ldr	r3, [pc, #128]	@ (80017fc <SystemClock_Config+0xd8>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001780:	603b      	str	r3, [r7, #0]
 8001782:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001784:	2302      	movs	r3, #2
 8001786:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001788:	2301      	movs	r3, #1
 800178a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800178c:	2310      	movs	r3, #16
 800178e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001790:	2302      	movs	r3, #2
 8001792:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001794:	2300      	movs	r3, #0
 8001796:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001798:	2310      	movs	r3, #16
 800179a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 800179c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80017a0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80017a2:	2304      	movs	r3, #4
 80017a4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80017a6:	2302      	movs	r3, #2
 80017a8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80017aa:	2302      	movs	r3, #2
 80017ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017ae:	f107 031c 	add.w	r3, r7, #28
 80017b2:	4618      	mov	r0, r3
 80017b4:	f002 fd90 	bl	80042d8 <HAL_RCC_OscConfig>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d001      	beq.n	80017c2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80017be:	f000 f9db 	bl	8001b78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017c2:	230f      	movs	r3, #15
 80017c4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017c6:	2302      	movs	r3, #2
 80017c8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017ca:	2300      	movs	r3, #0
 80017cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017ce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017d2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017d4:	2300      	movs	r3, #0
 80017d6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80017d8:	f107 0308 	add.w	r3, r7, #8
 80017dc:	2102      	movs	r1, #2
 80017de:	4618      	mov	r0, r3
 80017e0:	f002 fa30 	bl	8003c44 <HAL_RCC_ClockConfig>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <SystemClock_Config+0xca>
  {
    Error_Handler();
 80017ea:	f000 f9c5 	bl	8001b78 <Error_Handler>
  }
}
 80017ee:	bf00      	nop
 80017f0:	3750      	adds	r7, #80	@ 0x50
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	40023800 	.word	0x40023800
 80017fc:	40007000 	.word	0x40007000

08001800 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b084      	sub	sp, #16
 8001804:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001806:	463b      	mov	r3, r7
 8001808:	2200      	movs	r2, #0
 800180a:	601a      	str	r2, [r3, #0]
 800180c:	605a      	str	r2, [r3, #4]
 800180e:	609a      	str	r2, [r3, #8]
 8001810:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001812:	4b21      	ldr	r3, [pc, #132]	@ (8001898 <MX_ADC1_Init+0x98>)
 8001814:	4a21      	ldr	r2, [pc, #132]	@ (800189c <MX_ADC1_Init+0x9c>)
 8001816:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001818:	4b1f      	ldr	r3, [pc, #124]	@ (8001898 <MX_ADC1_Init+0x98>)
 800181a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800181e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001820:	4b1d      	ldr	r3, [pc, #116]	@ (8001898 <MX_ADC1_Init+0x98>)
 8001822:	2200      	movs	r2, #0
 8001824:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001826:	4b1c      	ldr	r3, [pc, #112]	@ (8001898 <MX_ADC1_Init+0x98>)
 8001828:	2200      	movs	r2, #0
 800182a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800182c:	4b1a      	ldr	r3, [pc, #104]	@ (8001898 <MX_ADC1_Init+0x98>)
 800182e:	2201      	movs	r2, #1
 8001830:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001832:	4b19      	ldr	r3, [pc, #100]	@ (8001898 <MX_ADC1_Init+0x98>)
 8001834:	2200      	movs	r2, #0
 8001836:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800183a:	4b17      	ldr	r3, [pc, #92]	@ (8001898 <MX_ADC1_Init+0x98>)
 800183c:	2200      	movs	r2, #0
 800183e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001840:	4b15      	ldr	r3, [pc, #84]	@ (8001898 <MX_ADC1_Init+0x98>)
 8001842:	4a17      	ldr	r2, [pc, #92]	@ (80018a0 <MX_ADC1_Init+0xa0>)
 8001844:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001846:	4b14      	ldr	r3, [pc, #80]	@ (8001898 <MX_ADC1_Init+0x98>)
 8001848:	2200      	movs	r2, #0
 800184a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800184c:	4b12      	ldr	r3, [pc, #72]	@ (8001898 <MX_ADC1_Init+0x98>)
 800184e:	2201      	movs	r2, #1
 8001850:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001852:	4b11      	ldr	r3, [pc, #68]	@ (8001898 <MX_ADC1_Init+0x98>)
 8001854:	2200      	movs	r2, #0
 8001856:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800185a:	4b0f      	ldr	r3, [pc, #60]	@ (8001898 <MX_ADC1_Init+0x98>)
 800185c:	2201      	movs	r2, #1
 800185e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001860:	480d      	ldr	r0, [pc, #52]	@ (8001898 <MX_ADC1_Init+0x98>)
 8001862:	f000 fc8f 	bl	8002184 <HAL_ADC_Init>
 8001866:	4603      	mov	r3, r0
 8001868:	2b00      	cmp	r3, #0
 800186a:	d001      	beq.n	8001870 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800186c:	f000 f984 	bl	8001b78 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001870:	2300      	movs	r3, #0
 8001872:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001874:	2301      	movs	r3, #1
 8001876:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001878:	2300      	movs	r3, #0
 800187a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800187c:	463b      	mov	r3, r7
 800187e:	4619      	mov	r1, r3
 8001880:	4805      	ldr	r0, [pc, #20]	@ (8001898 <MX_ADC1_Init+0x98>)
 8001882:	f000 fe61 	bl	8002548 <HAL_ADC_ConfigChannel>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d001      	beq.n	8001890 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800188c:	f000 f974 	bl	8001b78 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001890:	bf00      	nop
 8001892:	3710      	adds	r7, #16
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	200002c4 	.word	0x200002c4
 800189c:	40012000 	.word	0x40012000
 80018a0:	0f000001 	.word	0x0f000001

080018a4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80018a8:	4b12      	ldr	r3, [pc, #72]	@ (80018f4 <MX_I2C1_Init+0x50>)
 80018aa:	4a13      	ldr	r2, [pc, #76]	@ (80018f8 <MX_I2C1_Init+0x54>)
 80018ac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80018ae:	4b11      	ldr	r3, [pc, #68]	@ (80018f4 <MX_I2C1_Init+0x50>)
 80018b0:	4a12      	ldr	r2, [pc, #72]	@ (80018fc <MX_I2C1_Init+0x58>)
 80018b2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80018b4:	4b0f      	ldr	r3, [pc, #60]	@ (80018f4 <MX_I2C1_Init+0x50>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80018ba:	4b0e      	ldr	r3, [pc, #56]	@ (80018f4 <MX_I2C1_Init+0x50>)
 80018bc:	2200      	movs	r2, #0
 80018be:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018c0:	4b0c      	ldr	r3, [pc, #48]	@ (80018f4 <MX_I2C1_Init+0x50>)
 80018c2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80018c6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018c8:	4b0a      	ldr	r3, [pc, #40]	@ (80018f4 <MX_I2C1_Init+0x50>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80018ce:	4b09      	ldr	r3, [pc, #36]	@ (80018f4 <MX_I2C1_Init+0x50>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018d4:	4b07      	ldr	r3, [pc, #28]	@ (80018f4 <MX_I2C1_Init+0x50>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018da:	4b06      	ldr	r3, [pc, #24]	@ (80018f4 <MX_I2C1_Init+0x50>)
 80018dc:	2200      	movs	r2, #0
 80018de:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80018e0:	4804      	ldr	r0, [pc, #16]	@ (80018f4 <MX_I2C1_Init+0x50>)
 80018e2:	f001 fbe3 	bl	80030ac <HAL_I2C_Init>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d001      	beq.n	80018f0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80018ec:	f000 f944 	bl	8001b78 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80018f0:	bf00      	nop
 80018f2:	bd80      	pop	{r7, pc}
 80018f4:	2000030c 	.word	0x2000030c
 80018f8:	40005400 	.word	0x40005400
 80018fc:	000186a0 	.word	0x000186a0

08001900 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b086      	sub	sp, #24
 8001904:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001906:	f107 0308 	add.w	r3, r7, #8
 800190a:	2200      	movs	r2, #0
 800190c:	601a      	str	r2, [r3, #0]
 800190e:	605a      	str	r2, [r3, #4]
 8001910:	609a      	str	r2, [r3, #8]
 8001912:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001914:	463b      	mov	r3, r7
 8001916:	2200      	movs	r2, #0
 8001918:	601a      	str	r2, [r3, #0]
 800191a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800191c:	4b1d      	ldr	r3, [pc, #116]	@ (8001994 <MX_TIM2_Init+0x94>)
 800191e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001922:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 8001924:	4b1b      	ldr	r3, [pc, #108]	@ (8001994 <MX_TIM2_Init+0x94>)
 8001926:	2253      	movs	r2, #83	@ 0x53
 8001928:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800192a:	4b1a      	ldr	r3, [pc, #104]	@ (8001994 <MX_TIM2_Init+0x94>)
 800192c:	2200      	movs	r2, #0
 800192e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001930:	4b18      	ldr	r3, [pc, #96]	@ (8001994 <MX_TIM2_Init+0x94>)
 8001932:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001936:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001938:	4b16      	ldr	r3, [pc, #88]	@ (8001994 <MX_TIM2_Init+0x94>)
 800193a:	2200      	movs	r2, #0
 800193c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800193e:	4b15      	ldr	r3, [pc, #84]	@ (8001994 <MX_TIM2_Init+0x94>)
 8001940:	2200      	movs	r2, #0
 8001942:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001944:	4813      	ldr	r0, [pc, #76]	@ (8001994 <MX_TIM2_Init+0x94>)
 8001946:	f002 ff65 	bl	8004814 <HAL_TIM_Base_Init>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d001      	beq.n	8001954 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001950:	f000 f912 	bl	8001b78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001954:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001958:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800195a:	f107 0308 	add.w	r3, r7, #8
 800195e:	4619      	mov	r1, r3
 8001960:	480c      	ldr	r0, [pc, #48]	@ (8001994 <MX_TIM2_Init+0x94>)
 8001962:	f003 f96f 	bl	8004c44 <HAL_TIM_ConfigClockSource>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d001      	beq.n	8001970 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800196c:	f000 f904 	bl	8001b78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001970:	2300      	movs	r3, #0
 8001972:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001974:	2300      	movs	r3, #0
 8001976:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001978:	463b      	mov	r3, r7
 800197a:	4619      	mov	r1, r3
 800197c:	4805      	ldr	r0, [pc, #20]	@ (8001994 <MX_TIM2_Init+0x94>)
 800197e:	f003 fb91 	bl	80050a4 <HAL_TIMEx_MasterConfigSynchronization>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d001      	beq.n	800198c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001988:	f000 f8f6 	bl	8001b78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800198c:	bf00      	nop
 800198e:	3718      	adds	r7, #24
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	20000360 	.word	0x20000360

08001998 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b086      	sub	sp, #24
 800199c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800199e:	f107 0308 	add.w	r3, r7, #8
 80019a2:	2200      	movs	r2, #0
 80019a4:	601a      	str	r2, [r3, #0]
 80019a6:	605a      	str	r2, [r3, #4]
 80019a8:	609a      	str	r2, [r3, #8]
 80019aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019ac:	463b      	mov	r3, r7
 80019ae:	2200      	movs	r2, #0
 80019b0:	601a      	str	r2, [r3, #0]
 80019b2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80019b4:	4b1d      	ldr	r3, [pc, #116]	@ (8001a2c <MX_TIM3_Init+0x94>)
 80019b6:	4a1e      	ldr	r2, [pc, #120]	@ (8001a30 <MX_TIM3_Init+0x98>)
 80019b8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8399;
 80019ba:	4b1c      	ldr	r3, [pc, #112]	@ (8001a2c <MX_TIM3_Init+0x94>)
 80019bc:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 80019c0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019c2:	4b1a      	ldr	r3, [pc, #104]	@ (8001a2c <MX_TIM3_Init+0x94>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49999;
 80019c8:	4b18      	ldr	r3, [pc, #96]	@ (8001a2c <MX_TIM3_Init+0x94>)
 80019ca:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 80019ce:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019d0:	4b16      	ldr	r3, [pc, #88]	@ (8001a2c <MX_TIM3_Init+0x94>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019d6:	4b15      	ldr	r3, [pc, #84]	@ (8001a2c <MX_TIM3_Init+0x94>)
 80019d8:	2200      	movs	r2, #0
 80019da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80019dc:	4813      	ldr	r0, [pc, #76]	@ (8001a2c <MX_TIM3_Init+0x94>)
 80019de:	f002 ff19 	bl	8004814 <HAL_TIM_Base_Init>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d001      	beq.n	80019ec <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80019e8:	f000 f8c6 	bl	8001b78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019f0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80019f2:	f107 0308 	add.w	r3, r7, #8
 80019f6:	4619      	mov	r1, r3
 80019f8:	480c      	ldr	r0, [pc, #48]	@ (8001a2c <MX_TIM3_Init+0x94>)
 80019fa:	f003 f923 	bl	8004c44 <HAL_TIM_ConfigClockSource>
 80019fe:	4603      	mov	r3, r0
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d001      	beq.n	8001a08 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001a04:	f000 f8b8 	bl	8001b78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a10:	463b      	mov	r3, r7
 8001a12:	4619      	mov	r1, r3
 8001a14:	4805      	ldr	r0, [pc, #20]	@ (8001a2c <MX_TIM3_Init+0x94>)
 8001a16:	f003 fb45 	bl	80050a4 <HAL_TIMEx_MasterConfigSynchronization>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d001      	beq.n	8001a24 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001a20:	f000 f8aa 	bl	8001b78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001a24:	bf00      	nop
 8001a26:	3718      	adds	r7, #24
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	200003a8 	.word	0x200003a8
 8001a30:	40000400 	.word	0x40000400

08001a34 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001a38:	4b11      	ldr	r3, [pc, #68]	@ (8001a80 <MX_USART2_UART_Init+0x4c>)
 8001a3a:	4a12      	ldr	r2, [pc, #72]	@ (8001a84 <MX_USART2_UART_Init+0x50>)
 8001a3c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001a3e:	4b10      	ldr	r3, [pc, #64]	@ (8001a80 <MX_USART2_UART_Init+0x4c>)
 8001a40:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001a44:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a46:	4b0e      	ldr	r3, [pc, #56]	@ (8001a80 <MX_USART2_UART_Init+0x4c>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001a80 <MX_USART2_UART_Init+0x4c>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a52:	4b0b      	ldr	r3, [pc, #44]	@ (8001a80 <MX_USART2_UART_Init+0x4c>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a58:	4b09      	ldr	r3, [pc, #36]	@ (8001a80 <MX_USART2_UART_Init+0x4c>)
 8001a5a:	220c      	movs	r2, #12
 8001a5c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a5e:	4b08      	ldr	r3, [pc, #32]	@ (8001a80 <MX_USART2_UART_Init+0x4c>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a64:	4b06      	ldr	r3, [pc, #24]	@ (8001a80 <MX_USART2_UART_Init+0x4c>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a6a:	4805      	ldr	r0, [pc, #20]	@ (8001a80 <MX_USART2_UART_Init+0x4c>)
 8001a6c:	f003 fbaa 	bl	80051c4 <HAL_UART_Init>
 8001a70:	4603      	mov	r3, r0
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d001      	beq.n	8001a7a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001a76:	f000 f87f 	bl	8001b78 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a7a:	bf00      	nop
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	200003f0 	.word	0x200003f0
 8001a84:	40004400 	.word	0x40004400

08001a88 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b088      	sub	sp, #32
 8001a8c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a8e:	f107 030c 	add.w	r3, r7, #12
 8001a92:	2200      	movs	r2, #0
 8001a94:	601a      	str	r2, [r3, #0]
 8001a96:	605a      	str	r2, [r3, #4]
 8001a98:	609a      	str	r2, [r3, #8]
 8001a9a:	60da      	str	r2, [r3, #12]
 8001a9c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	60bb      	str	r3, [r7, #8]
 8001aa2:	4b32      	ldr	r3, [pc, #200]	@ (8001b6c <MX_GPIO_Init+0xe4>)
 8001aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa6:	4a31      	ldr	r2, [pc, #196]	@ (8001b6c <MX_GPIO_Init+0xe4>)
 8001aa8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001aac:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aae:	4b2f      	ldr	r3, [pc, #188]	@ (8001b6c <MX_GPIO_Init+0xe4>)
 8001ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ab6:	60bb      	str	r3, [r7, #8]
 8001ab8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aba:	2300      	movs	r3, #0
 8001abc:	607b      	str	r3, [r7, #4]
 8001abe:	4b2b      	ldr	r3, [pc, #172]	@ (8001b6c <MX_GPIO_Init+0xe4>)
 8001ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ac2:	4a2a      	ldr	r2, [pc, #168]	@ (8001b6c <MX_GPIO_Init+0xe4>)
 8001ac4:	f043 0301 	orr.w	r3, r3, #1
 8001ac8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aca:	4b28      	ldr	r3, [pc, #160]	@ (8001b6c <MX_GPIO_Init+0xe4>)
 8001acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ace:	f003 0301 	and.w	r3, r3, #1
 8001ad2:	607b      	str	r3, [r7, #4]
 8001ad4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	603b      	str	r3, [r7, #0]
 8001ada:	4b24      	ldr	r3, [pc, #144]	@ (8001b6c <MX_GPIO_Init+0xe4>)
 8001adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ade:	4a23      	ldr	r2, [pc, #140]	@ (8001b6c <MX_GPIO_Init+0xe4>)
 8001ae0:	f043 0302 	orr.w	r3, r3, #2
 8001ae4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ae6:	4b21      	ldr	r3, [pc, #132]	@ (8001b6c <MX_GPIO_Init+0xe4>)
 8001ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aea:	f003 0302 	and.w	r3, r3, #2
 8001aee:	603b      	str	r3, [r7, #0]
 8001af0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8001af2:	2200      	movs	r2, #0
 8001af4:	2120      	movs	r1, #32
 8001af6:	481e      	ldr	r0, [pc, #120]	@ (8001b70 <MX_GPIO_Init+0xe8>)
 8001af8:	f001 faa4 	bl	8003044 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8001afc:	2200      	movs	r2, #0
 8001afe:	2103      	movs	r1, #3
 8001b00:	481c      	ldr	r0, [pc, #112]	@ (8001b74 <MX_GPIO_Init+0xec>)
 8001b02:	f001 fa9f 	bl	8003044 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8001b06:	2201      	movs	r2, #1
 8001b08:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b0c:	4818      	ldr	r0, [pc, #96]	@ (8001b70 <MX_GPIO_Init+0xe8>)
 8001b0e:	f001 fa99 	bl	8003044 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA5 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_8;
 8001b12:	f44f 7390 	mov.w	r3, #288	@ 0x120
 8001b16:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b18:	2301      	movs	r3, #1
 8001b1a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b20:	2300      	movs	r3, #0
 8001b22:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b24:	f107 030c 	add.w	r3, r7, #12
 8001b28:	4619      	mov	r1, r3
 8001b2a:	4811      	ldr	r0, [pc, #68]	@ (8001b70 <MX_GPIO_Init+0xe8>)
 8001b2c:	f001 f8de 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001b30:	2303      	movs	r3, #3
 8001b32:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b34:	2301      	movs	r3, #1
 8001b36:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b40:	f107 030c 	add.w	r3, r7, #12
 8001b44:	4619      	mov	r1, r3
 8001b46:	480b      	ldr	r0, [pc, #44]	@ (8001b74 <MX_GPIO_Init+0xec>)
 8001b48:	f001 f8d0 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001b4c:	2340      	movs	r3, #64	@ 0x40
 8001b4e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b50:	2300      	movs	r3, #0
 8001b52:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b54:	2300      	movs	r3, #0
 8001b56:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b58:	f107 030c 	add.w	r3, r7, #12
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	4805      	ldr	r0, [pc, #20]	@ (8001b74 <MX_GPIO_Init+0xec>)
 8001b60:	f001 f8c4 	bl	8002cec <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001b64:	bf00      	nop
 8001b66:	3720      	adds	r7, #32
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	40023800 	.word	0x40023800
 8001b70:	40020000 	.word	0x40020000
 8001b74:	40020400 	.word	0x40020400

08001b78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b7c:	b672      	cpsid	i
}
 8001b7e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b80:	bf00      	nop
 8001b82:	e7fd      	b.n	8001b80 <Error_Handler+0x8>

08001b84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b082      	sub	sp, #8
 8001b88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	607b      	str	r3, [r7, #4]
 8001b8e:	4b10      	ldr	r3, [pc, #64]	@ (8001bd0 <HAL_MspInit+0x4c>)
 8001b90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b92:	4a0f      	ldr	r2, [pc, #60]	@ (8001bd0 <HAL_MspInit+0x4c>)
 8001b94:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b98:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b9a:	4b0d      	ldr	r3, [pc, #52]	@ (8001bd0 <HAL_MspInit+0x4c>)
 8001b9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b9e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ba2:	607b      	str	r3, [r7, #4]
 8001ba4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	603b      	str	r3, [r7, #0]
 8001baa:	4b09      	ldr	r3, [pc, #36]	@ (8001bd0 <HAL_MspInit+0x4c>)
 8001bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bae:	4a08      	ldr	r2, [pc, #32]	@ (8001bd0 <HAL_MspInit+0x4c>)
 8001bb0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bb4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bb6:	4b06      	ldr	r3, [pc, #24]	@ (8001bd0 <HAL_MspInit+0x4c>)
 8001bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bbe:	603b      	str	r3, [r7, #0]
 8001bc0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001bc2:	2007      	movs	r0, #7
 8001bc4:	f000 ffbe 	bl	8002b44 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bc8:	bf00      	nop
 8001bca:	3708      	adds	r7, #8
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	40023800 	.word	0x40023800

08001bd4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b08a      	sub	sp, #40	@ 0x28
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bdc:	f107 0314 	add.w	r3, r7, #20
 8001be0:	2200      	movs	r2, #0
 8001be2:	601a      	str	r2, [r3, #0]
 8001be4:	605a      	str	r2, [r3, #4]
 8001be6:	609a      	str	r2, [r3, #8]
 8001be8:	60da      	str	r2, [r3, #12]
 8001bea:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a17      	ldr	r2, [pc, #92]	@ (8001c50 <HAL_ADC_MspInit+0x7c>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d127      	bne.n	8001c46 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	613b      	str	r3, [r7, #16]
 8001bfa:	4b16      	ldr	r3, [pc, #88]	@ (8001c54 <HAL_ADC_MspInit+0x80>)
 8001bfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bfe:	4a15      	ldr	r2, [pc, #84]	@ (8001c54 <HAL_ADC_MspInit+0x80>)
 8001c00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c04:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c06:	4b13      	ldr	r3, [pc, #76]	@ (8001c54 <HAL_ADC_MspInit+0x80>)
 8001c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c0e:	613b      	str	r3, [r7, #16]
 8001c10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c12:	2300      	movs	r3, #0
 8001c14:	60fb      	str	r3, [r7, #12]
 8001c16:	4b0f      	ldr	r3, [pc, #60]	@ (8001c54 <HAL_ADC_MspInit+0x80>)
 8001c18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c1a:	4a0e      	ldr	r2, [pc, #56]	@ (8001c54 <HAL_ADC_MspInit+0x80>)
 8001c1c:	f043 0301 	orr.w	r3, r3, #1
 8001c20:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c22:	4b0c      	ldr	r3, [pc, #48]	@ (8001c54 <HAL_ADC_MspInit+0x80>)
 8001c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c26:	f003 0301 	and.w	r3, r3, #1
 8001c2a:	60fb      	str	r3, [r7, #12]
 8001c2c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c32:	2303      	movs	r3, #3
 8001c34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c36:	2300      	movs	r3, #0
 8001c38:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c3a:	f107 0314 	add.w	r3, r7, #20
 8001c3e:	4619      	mov	r1, r3
 8001c40:	4805      	ldr	r0, [pc, #20]	@ (8001c58 <HAL_ADC_MspInit+0x84>)
 8001c42:	f001 f853 	bl	8002cec <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001c46:	bf00      	nop
 8001c48:	3728      	adds	r7, #40	@ 0x28
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	40012000 	.word	0x40012000
 8001c54:	40023800 	.word	0x40023800
 8001c58:	40020000 	.word	0x40020000

08001c5c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b08a      	sub	sp, #40	@ 0x28
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c64:	f107 0314 	add.w	r3, r7, #20
 8001c68:	2200      	movs	r2, #0
 8001c6a:	601a      	str	r2, [r3, #0]
 8001c6c:	605a      	str	r2, [r3, #4]
 8001c6e:	609a      	str	r2, [r3, #8]
 8001c70:	60da      	str	r2, [r3, #12]
 8001c72:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a19      	ldr	r2, [pc, #100]	@ (8001ce0 <HAL_I2C_MspInit+0x84>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d12c      	bne.n	8001cd8 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c7e:	2300      	movs	r3, #0
 8001c80:	613b      	str	r3, [r7, #16]
 8001c82:	4b18      	ldr	r3, [pc, #96]	@ (8001ce4 <HAL_I2C_MspInit+0x88>)
 8001c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c86:	4a17      	ldr	r2, [pc, #92]	@ (8001ce4 <HAL_I2C_MspInit+0x88>)
 8001c88:	f043 0302 	orr.w	r3, r3, #2
 8001c8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c8e:	4b15      	ldr	r3, [pc, #84]	@ (8001ce4 <HAL_I2C_MspInit+0x88>)
 8001c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c92:	f003 0302 	and.w	r3, r3, #2
 8001c96:	613b      	str	r3, [r7, #16]
 8001c98:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001c9a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001c9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ca0:	2312      	movs	r3, #18
 8001ca2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ca8:	2303      	movs	r3, #3
 8001caa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001cac:	2304      	movs	r3, #4
 8001cae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cb0:	f107 0314 	add.w	r3, r7, #20
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	480c      	ldr	r0, [pc, #48]	@ (8001ce8 <HAL_I2C_MspInit+0x8c>)
 8001cb8:	f001 f818 	bl	8002cec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	60fb      	str	r3, [r7, #12]
 8001cc0:	4b08      	ldr	r3, [pc, #32]	@ (8001ce4 <HAL_I2C_MspInit+0x88>)
 8001cc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cc4:	4a07      	ldr	r2, [pc, #28]	@ (8001ce4 <HAL_I2C_MspInit+0x88>)
 8001cc6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001cca:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ccc:	4b05      	ldr	r3, [pc, #20]	@ (8001ce4 <HAL_I2C_MspInit+0x88>)
 8001cce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cd0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001cd4:	60fb      	str	r3, [r7, #12]
 8001cd6:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001cd8:	bf00      	nop
 8001cda:	3728      	adds	r7, #40	@ 0x28
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}
 8001ce0:	40005400 	.word	0x40005400
 8001ce4:	40023800 	.word	0x40023800
 8001ce8:	40020400 	.word	0x40020400

08001cec <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b084      	sub	sp, #16
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001cfc:	d10e      	bne.n	8001d1c <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001cfe:	2300      	movs	r3, #0
 8001d00:	60fb      	str	r3, [r7, #12]
 8001d02:	4b16      	ldr	r3, [pc, #88]	@ (8001d5c <HAL_TIM_Base_MspInit+0x70>)
 8001d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d06:	4a15      	ldr	r2, [pc, #84]	@ (8001d5c <HAL_TIM_Base_MspInit+0x70>)
 8001d08:	f043 0301 	orr.w	r3, r3, #1
 8001d0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d0e:	4b13      	ldr	r3, [pc, #76]	@ (8001d5c <HAL_TIM_Base_MspInit+0x70>)
 8001d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d12:	f003 0301 	and.w	r3, r3, #1
 8001d16:	60fb      	str	r3, [r7, #12]
 8001d18:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001d1a:	e01a      	b.n	8001d52 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a0f      	ldr	r2, [pc, #60]	@ (8001d60 <HAL_TIM_Base_MspInit+0x74>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d115      	bne.n	8001d52 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d26:	2300      	movs	r3, #0
 8001d28:	60bb      	str	r3, [r7, #8]
 8001d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8001d5c <HAL_TIM_Base_MspInit+0x70>)
 8001d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d2e:	4a0b      	ldr	r2, [pc, #44]	@ (8001d5c <HAL_TIM_Base_MspInit+0x70>)
 8001d30:	f043 0302 	orr.w	r3, r3, #2
 8001d34:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d36:	4b09      	ldr	r3, [pc, #36]	@ (8001d5c <HAL_TIM_Base_MspInit+0x70>)
 8001d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d3a:	f003 0302 	and.w	r3, r3, #2
 8001d3e:	60bb      	str	r3, [r7, #8]
 8001d40:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001d42:	2200      	movs	r2, #0
 8001d44:	2100      	movs	r1, #0
 8001d46:	201d      	movs	r0, #29
 8001d48:	f000 ff07 	bl	8002b5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001d4c:	201d      	movs	r0, #29
 8001d4e:	f000 ff20 	bl	8002b92 <HAL_NVIC_EnableIRQ>
}
 8001d52:	bf00      	nop
 8001d54:	3710      	adds	r7, #16
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	40023800 	.word	0x40023800
 8001d60:	40000400 	.word	0x40000400

08001d64 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b08a      	sub	sp, #40	@ 0x28
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d6c:	f107 0314 	add.w	r3, r7, #20
 8001d70:	2200      	movs	r2, #0
 8001d72:	601a      	str	r2, [r3, #0]
 8001d74:	605a      	str	r2, [r3, #4]
 8001d76:	609a      	str	r2, [r3, #8]
 8001d78:	60da      	str	r2, [r3, #12]
 8001d7a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a1d      	ldr	r2, [pc, #116]	@ (8001df8 <HAL_UART_MspInit+0x94>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d133      	bne.n	8001dee <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d86:	2300      	movs	r3, #0
 8001d88:	613b      	str	r3, [r7, #16]
 8001d8a:	4b1c      	ldr	r3, [pc, #112]	@ (8001dfc <HAL_UART_MspInit+0x98>)
 8001d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d8e:	4a1b      	ldr	r2, [pc, #108]	@ (8001dfc <HAL_UART_MspInit+0x98>)
 8001d90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d94:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d96:	4b19      	ldr	r3, [pc, #100]	@ (8001dfc <HAL_UART_MspInit+0x98>)
 8001d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d9e:	613b      	str	r3, [r7, #16]
 8001da0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001da2:	2300      	movs	r3, #0
 8001da4:	60fb      	str	r3, [r7, #12]
 8001da6:	4b15      	ldr	r3, [pc, #84]	@ (8001dfc <HAL_UART_MspInit+0x98>)
 8001da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001daa:	4a14      	ldr	r2, [pc, #80]	@ (8001dfc <HAL_UART_MspInit+0x98>)
 8001dac:	f043 0301 	orr.w	r3, r3, #1
 8001db0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001db2:	4b12      	ldr	r3, [pc, #72]	@ (8001dfc <HAL_UART_MspInit+0x98>)
 8001db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001db6:	f003 0301 	and.w	r3, r3, #1
 8001dba:	60fb      	str	r3, [r7, #12]
 8001dbc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001dbe:	230c      	movs	r3, #12
 8001dc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc2:	2302      	movs	r3, #2
 8001dc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001dce:	2307      	movs	r3, #7
 8001dd0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dd2:	f107 0314 	add.w	r3, r7, #20
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	4809      	ldr	r0, [pc, #36]	@ (8001e00 <HAL_UART_MspInit+0x9c>)
 8001dda:	f000 ff87 	bl	8002cec <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001dde:	2200      	movs	r2, #0
 8001de0:	2100      	movs	r1, #0
 8001de2:	2026      	movs	r0, #38	@ 0x26
 8001de4:	f000 feb9 	bl	8002b5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001de8:	2026      	movs	r0, #38	@ 0x26
 8001dea:	f000 fed2 	bl	8002b92 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001dee:	bf00      	nop
 8001df0:	3728      	adds	r7, #40	@ 0x28
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	40004400 	.word	0x40004400
 8001dfc:	40023800 	.word	0x40023800
 8001e00:	40020000 	.word	0x40020000

08001e04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e08:	bf00      	nop
 8001e0a:	e7fd      	b.n	8001e08 <NMI_Handler+0x4>

08001e0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e10:	bf00      	nop
 8001e12:	e7fd      	b.n	8001e10 <HardFault_Handler+0x4>

08001e14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e18:	bf00      	nop
 8001e1a:	e7fd      	b.n	8001e18 <MemManage_Handler+0x4>

08001e1c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e20:	bf00      	nop
 8001e22:	e7fd      	b.n	8001e20 <BusFault_Handler+0x4>

08001e24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e28:	bf00      	nop
 8001e2a:	e7fd      	b.n	8001e28 <UsageFault_Handler+0x4>

08001e2c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e30:	bf00      	nop
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr

08001e3a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e3a:	b480      	push	{r7}
 8001e3c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e3e:	bf00      	nop
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr

08001e48 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e4c:	bf00      	nop
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr

08001e56 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e56:	b580      	push	{r7, lr}
 8001e58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e5a:	f000 f94f 	bl	80020fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e5e:	bf00      	nop
 8001e60:	bd80      	pop	{r7, pc}
	...

08001e64 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001e68:	4802      	ldr	r0, [pc, #8]	@ (8001e74 <TIM3_IRQHandler+0x10>)
 8001e6a:	f002 fdfb 	bl	8004a64 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001e6e:	bf00      	nop
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	200003a8 	.word	0x200003a8

08001e78 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001e7c:	4802      	ldr	r0, [pc, #8]	@ (8001e88 <USART2_IRQHandler+0x10>)
 8001e7e:	f003 faa1 	bl	80053c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001e82:	bf00      	nop
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	200003f0 	.word	0x200003f0

08001e8c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	af00      	add	r7, sp, #0
  return 1;
 8001e90:	2301      	movs	r3, #1
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	46bd      	mov	sp, r7
 8001e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9a:	4770      	bx	lr

08001e9c <_kill>:

int _kill(int pid, int sig)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b082      	sub	sp, #8
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
 8001ea4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ea6:	f005 fadb 	bl	8007460 <__errno>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	2216      	movs	r2, #22
 8001eae:	601a      	str	r2, [r3, #0]
  return -1;
 8001eb0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	3708      	adds	r7, #8
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}

08001ebc <_exit>:

void _exit (int status)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b082      	sub	sp, #8
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ec4:	f04f 31ff 	mov.w	r1, #4294967295
 8001ec8:	6878      	ldr	r0, [r7, #4]
 8001eca:	f7ff ffe7 	bl	8001e9c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001ece:	bf00      	nop
 8001ed0:	e7fd      	b.n	8001ece <_exit+0x12>

08001ed2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ed2:	b580      	push	{r7, lr}
 8001ed4:	b086      	sub	sp, #24
 8001ed6:	af00      	add	r7, sp, #0
 8001ed8:	60f8      	str	r0, [r7, #12]
 8001eda:	60b9      	str	r1, [r7, #8]
 8001edc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ede:	2300      	movs	r3, #0
 8001ee0:	617b      	str	r3, [r7, #20]
 8001ee2:	e00a      	b.n	8001efa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ee4:	f3af 8000 	nop.w
 8001ee8:	4601      	mov	r1, r0
 8001eea:	68bb      	ldr	r3, [r7, #8]
 8001eec:	1c5a      	adds	r2, r3, #1
 8001eee:	60ba      	str	r2, [r7, #8]
 8001ef0:	b2ca      	uxtb	r2, r1
 8001ef2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ef4:	697b      	ldr	r3, [r7, #20]
 8001ef6:	3301      	adds	r3, #1
 8001ef8:	617b      	str	r3, [r7, #20]
 8001efa:	697a      	ldr	r2, [r7, #20]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	429a      	cmp	r2, r3
 8001f00:	dbf0      	blt.n	8001ee4 <_read+0x12>
  }

  return len;
 8001f02:	687b      	ldr	r3, [r7, #4]
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	3718      	adds	r7, #24
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}

08001f0c <_close>:
  }
  return len;
}

int _close(int file)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b083      	sub	sp, #12
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f14:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f18:	4618      	mov	r0, r3
 8001f1a:	370c      	adds	r7, #12
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f22:	4770      	bx	lr

08001f24 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b083      	sub	sp, #12
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
 8001f2c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f34:	605a      	str	r2, [r3, #4]
  return 0;
 8001f36:	2300      	movs	r3, #0
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	370c      	adds	r7, #12
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f42:	4770      	bx	lr

08001f44 <_isatty>:

int _isatty(int file)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b083      	sub	sp, #12
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f4c:	2301      	movs	r3, #1
}
 8001f4e:	4618      	mov	r0, r3
 8001f50:	370c      	adds	r7, #12
 8001f52:	46bd      	mov	sp, r7
 8001f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f58:	4770      	bx	lr

08001f5a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f5a:	b480      	push	{r7}
 8001f5c:	b085      	sub	sp, #20
 8001f5e:	af00      	add	r7, sp, #0
 8001f60:	60f8      	str	r0, [r7, #12]
 8001f62:	60b9      	str	r1, [r7, #8]
 8001f64:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f66:	2300      	movs	r3, #0
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	3714      	adds	r7, #20
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f72:	4770      	bx	lr

08001f74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b086      	sub	sp, #24
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f7c:	4a14      	ldr	r2, [pc, #80]	@ (8001fd0 <_sbrk+0x5c>)
 8001f7e:	4b15      	ldr	r3, [pc, #84]	@ (8001fd4 <_sbrk+0x60>)
 8001f80:	1ad3      	subs	r3, r2, r3
 8001f82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f88:	4b13      	ldr	r3, [pc, #76]	@ (8001fd8 <_sbrk+0x64>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d102      	bne.n	8001f96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f90:	4b11      	ldr	r3, [pc, #68]	@ (8001fd8 <_sbrk+0x64>)
 8001f92:	4a12      	ldr	r2, [pc, #72]	@ (8001fdc <_sbrk+0x68>)
 8001f94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f96:	4b10      	ldr	r3, [pc, #64]	@ (8001fd8 <_sbrk+0x64>)
 8001f98:	681a      	ldr	r2, [r3, #0]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	4413      	add	r3, r2
 8001f9e:	693a      	ldr	r2, [r7, #16]
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	d207      	bcs.n	8001fb4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001fa4:	f005 fa5c 	bl	8007460 <__errno>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	220c      	movs	r2, #12
 8001fac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001fae:	f04f 33ff 	mov.w	r3, #4294967295
 8001fb2:	e009      	b.n	8001fc8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fb4:	4b08      	ldr	r3, [pc, #32]	@ (8001fd8 <_sbrk+0x64>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001fba:	4b07      	ldr	r3, [pc, #28]	@ (8001fd8 <_sbrk+0x64>)
 8001fbc:	681a      	ldr	r2, [r3, #0]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	4413      	add	r3, r2
 8001fc2:	4a05      	ldr	r2, [pc, #20]	@ (8001fd8 <_sbrk+0x64>)
 8001fc4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fc6:	68fb      	ldr	r3, [r7, #12]
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	3718      	adds	r7, #24
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}
 8001fd0:	20020000 	.word	0x20020000
 8001fd4:	00000400 	.word	0x00000400
 8001fd8:	2000043c 	.word	0x2000043c
 8001fdc:	20000590 	.word	0x20000590

08001fe0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001fe4:	4b06      	ldr	r3, [pc, #24]	@ (8002000 <SystemInit+0x20>)
 8001fe6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fea:	4a05      	ldr	r2, [pc, #20]	@ (8002000 <SystemInit+0x20>)
 8001fec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ff0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ff4:	bf00      	nop
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr
 8001ffe:	bf00      	nop
 8002000:	e000ed00 	.word	0xe000ed00

08002004 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002004:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800203c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002008:	f7ff ffea 	bl	8001fe0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800200c:	480c      	ldr	r0, [pc, #48]	@ (8002040 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800200e:	490d      	ldr	r1, [pc, #52]	@ (8002044 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002010:	4a0d      	ldr	r2, [pc, #52]	@ (8002048 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002012:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002014:	e002      	b.n	800201c <LoopCopyDataInit>

08002016 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002016:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002018:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800201a:	3304      	adds	r3, #4

0800201c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800201c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800201e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002020:	d3f9      	bcc.n	8002016 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002022:	4a0a      	ldr	r2, [pc, #40]	@ (800204c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002024:	4c0a      	ldr	r4, [pc, #40]	@ (8002050 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002026:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002028:	e001      	b.n	800202e <LoopFillZerobss>

0800202a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800202a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800202c:	3204      	adds	r2, #4

0800202e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800202e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002030:	d3fb      	bcc.n	800202a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002032:	f005 fa1b 	bl	800746c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002036:	f7ff fa99 	bl	800156c <main>
  bx  lr    
 800203a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800203c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002040:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002044:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002048:	0800af2c 	.word	0x0800af2c
  ldr r2, =_sbss
 800204c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002050:	20000590 	.word	0x20000590

08002054 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002054:	e7fe      	b.n	8002054 <ADC_IRQHandler>
	...

08002058 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800205c:	4b0e      	ldr	r3, [pc, #56]	@ (8002098 <HAL_Init+0x40>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4a0d      	ldr	r2, [pc, #52]	@ (8002098 <HAL_Init+0x40>)
 8002062:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002066:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002068:	4b0b      	ldr	r3, [pc, #44]	@ (8002098 <HAL_Init+0x40>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a0a      	ldr	r2, [pc, #40]	@ (8002098 <HAL_Init+0x40>)
 800206e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002072:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002074:	4b08      	ldr	r3, [pc, #32]	@ (8002098 <HAL_Init+0x40>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a07      	ldr	r2, [pc, #28]	@ (8002098 <HAL_Init+0x40>)
 800207a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800207e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002080:	2003      	movs	r0, #3
 8002082:	f000 fd5f 	bl	8002b44 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002086:	2000      	movs	r0, #0
 8002088:	f000 f808 	bl	800209c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800208c:	f7ff fd7a 	bl	8001b84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002090:	2300      	movs	r3, #0
}
 8002092:	4618      	mov	r0, r3
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	40023c00 	.word	0x40023c00

0800209c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b082      	sub	sp, #8
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020a4:	4b12      	ldr	r3, [pc, #72]	@ (80020f0 <HAL_InitTick+0x54>)
 80020a6:	681a      	ldr	r2, [r3, #0]
 80020a8:	4b12      	ldr	r3, [pc, #72]	@ (80020f4 <HAL_InitTick+0x58>)
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	4619      	mov	r1, r3
 80020ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80020b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80020ba:	4618      	mov	r0, r3
 80020bc:	f000 fd77 	bl	8002bae <HAL_SYSTICK_Config>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d001      	beq.n	80020ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	e00e      	b.n	80020e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2b0f      	cmp	r3, #15
 80020ce:	d80a      	bhi.n	80020e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020d0:	2200      	movs	r2, #0
 80020d2:	6879      	ldr	r1, [r7, #4]
 80020d4:	f04f 30ff 	mov.w	r0, #4294967295
 80020d8:	f000 fd3f 	bl	8002b5a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020dc:	4a06      	ldr	r2, [pc, #24]	@ (80020f8 <HAL_InitTick+0x5c>)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80020e2:	2300      	movs	r3, #0
 80020e4:	e000      	b.n	80020e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	3708      	adds	r7, #8
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}
 80020f0:	20000008 	.word	0x20000008
 80020f4:	20000010 	.word	0x20000010
 80020f8:	2000000c 	.word	0x2000000c

080020fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002100:	4b06      	ldr	r3, [pc, #24]	@ (800211c <HAL_IncTick+0x20>)
 8002102:	781b      	ldrb	r3, [r3, #0]
 8002104:	461a      	mov	r2, r3
 8002106:	4b06      	ldr	r3, [pc, #24]	@ (8002120 <HAL_IncTick+0x24>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4413      	add	r3, r2
 800210c:	4a04      	ldr	r2, [pc, #16]	@ (8002120 <HAL_IncTick+0x24>)
 800210e:	6013      	str	r3, [r2, #0]
}
 8002110:	bf00      	nop
 8002112:	46bd      	mov	sp, r7
 8002114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002118:	4770      	bx	lr
 800211a:	bf00      	nop
 800211c:	20000010 	.word	0x20000010
 8002120:	20000440 	.word	0x20000440

08002124 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002124:	b480      	push	{r7}
 8002126:	af00      	add	r7, sp, #0
  return uwTick;
 8002128:	4b03      	ldr	r3, [pc, #12]	@ (8002138 <HAL_GetTick+0x14>)
 800212a:	681b      	ldr	r3, [r3, #0]
}
 800212c:	4618      	mov	r0, r3
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr
 8002136:	bf00      	nop
 8002138:	20000440 	.word	0x20000440

0800213c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b084      	sub	sp, #16
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002144:	f7ff ffee 	bl	8002124 <HAL_GetTick>
 8002148:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002154:	d005      	beq.n	8002162 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002156:	4b0a      	ldr	r3, [pc, #40]	@ (8002180 <HAL_Delay+0x44>)
 8002158:	781b      	ldrb	r3, [r3, #0]
 800215a:	461a      	mov	r2, r3
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	4413      	add	r3, r2
 8002160:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002162:	bf00      	nop
 8002164:	f7ff ffde 	bl	8002124 <HAL_GetTick>
 8002168:	4602      	mov	r2, r0
 800216a:	68bb      	ldr	r3, [r7, #8]
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	68fa      	ldr	r2, [r7, #12]
 8002170:	429a      	cmp	r2, r3
 8002172:	d8f7      	bhi.n	8002164 <HAL_Delay+0x28>
  {
  }
}
 8002174:	bf00      	nop
 8002176:	bf00      	nop
 8002178:	3710      	adds	r7, #16
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	20000010 	.word	0x20000010

08002184 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b084      	sub	sp, #16
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800218c:	2300      	movs	r3, #0
 800218e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d101      	bne.n	800219a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002196:	2301      	movs	r3, #1
 8002198:	e033      	b.n	8002202 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d109      	bne.n	80021b6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80021a2:	6878      	ldr	r0, [r7, #4]
 80021a4:	f7ff fd16 	bl	8001bd4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2200      	movs	r2, #0
 80021ac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2200      	movs	r2, #0
 80021b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ba:	f003 0310 	and.w	r3, r3, #16
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d118      	bne.n	80021f4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021c6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80021ca:	f023 0302 	bic.w	r3, r3, #2
 80021ce:	f043 0202 	orr.w	r2, r3, #2
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80021d6:	6878      	ldr	r0, [r7, #4]
 80021d8:	f000 fae8 	bl	80027ac <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2200      	movs	r2, #0
 80021e0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021e6:	f023 0303 	bic.w	r3, r3, #3
 80021ea:	f043 0201 	orr.w	r2, r3, #1
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	641a      	str	r2, [r3, #64]	@ 0x40
 80021f2:	e001      	b.n	80021f8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80021f4:	2301      	movs	r3, #1
 80021f6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2200      	movs	r2, #0
 80021fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002200:	7bfb      	ldrb	r3, [r7, #15]
}
 8002202:	4618      	mov	r0, r3
 8002204:	3710      	adds	r7, #16
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
	...

0800220c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800220c:	b480      	push	{r7}
 800220e:	b085      	sub	sp, #20
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002214:	2300      	movs	r3, #0
 8002216:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800221e:	2b01      	cmp	r3, #1
 8002220:	d101      	bne.n	8002226 <HAL_ADC_Start+0x1a>
 8002222:	2302      	movs	r3, #2
 8002224:	e0b2      	b.n	800238c <HAL_ADC_Start+0x180>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2201      	movs	r2, #1
 800222a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	689b      	ldr	r3, [r3, #8]
 8002234:	f003 0301 	and.w	r3, r3, #1
 8002238:	2b01      	cmp	r3, #1
 800223a:	d018      	beq.n	800226e <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	689a      	ldr	r2, [r3, #8]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f042 0201 	orr.w	r2, r2, #1
 800224a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800224c:	4b52      	ldr	r3, [pc, #328]	@ (8002398 <HAL_ADC_Start+0x18c>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a52      	ldr	r2, [pc, #328]	@ (800239c <HAL_ADC_Start+0x190>)
 8002252:	fba2 2303 	umull	r2, r3, r2, r3
 8002256:	0c9a      	lsrs	r2, r3, #18
 8002258:	4613      	mov	r3, r2
 800225a:	005b      	lsls	r3, r3, #1
 800225c:	4413      	add	r3, r2
 800225e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002260:	e002      	b.n	8002268 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	3b01      	subs	r3, #1
 8002266:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002268:	68bb      	ldr	r3, [r7, #8]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d1f9      	bne.n	8002262 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	689b      	ldr	r3, [r3, #8]
 8002274:	f003 0301 	and.w	r3, r3, #1
 8002278:	2b01      	cmp	r3, #1
 800227a:	d17a      	bne.n	8002372 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002280:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002284:	f023 0301 	bic.w	r3, r3, #1
 8002288:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800229a:	2b00      	cmp	r3, #0
 800229c:	d007      	beq.n	80022ae <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022a2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80022a6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022b2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80022b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80022ba:	d106      	bne.n	80022ca <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022c0:	f023 0206 	bic.w	r2, r3, #6
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	645a      	str	r2, [r3, #68]	@ 0x44
 80022c8:	e002      	b.n	80022d0 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2200      	movs	r2, #0
 80022ce:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2200      	movs	r2, #0
 80022d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022d8:	4b31      	ldr	r3, [pc, #196]	@ (80023a0 <HAL_ADC_Start+0x194>)
 80022da:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80022e4:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	f003 031f 	and.w	r3, r3, #31
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d12a      	bne.n	8002348 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	4a2b      	ldr	r2, [pc, #172]	@ (80023a4 <HAL_ADC_Start+0x198>)
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d015      	beq.n	8002328 <HAL_ADC_Start+0x11c>
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a29      	ldr	r2, [pc, #164]	@ (80023a8 <HAL_ADC_Start+0x19c>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d105      	bne.n	8002312 <HAL_ADC_Start+0x106>
 8002306:	4b26      	ldr	r3, [pc, #152]	@ (80023a0 <HAL_ADC_Start+0x194>)
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	f003 031f 	and.w	r3, r3, #31
 800230e:	2b00      	cmp	r3, #0
 8002310:	d00a      	beq.n	8002328 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4a25      	ldr	r2, [pc, #148]	@ (80023ac <HAL_ADC_Start+0x1a0>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d136      	bne.n	800238a <HAL_ADC_Start+0x17e>
 800231c:	4b20      	ldr	r3, [pc, #128]	@ (80023a0 <HAL_ADC_Start+0x194>)
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	f003 0310 	and.w	r3, r3, #16
 8002324:	2b00      	cmp	r3, #0
 8002326:	d130      	bne.n	800238a <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002332:	2b00      	cmp	r3, #0
 8002334:	d129      	bne.n	800238a <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	689a      	ldr	r2, [r3, #8]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002344:	609a      	str	r2, [r3, #8]
 8002346:	e020      	b.n	800238a <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a15      	ldr	r2, [pc, #84]	@ (80023a4 <HAL_ADC_Start+0x198>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d11b      	bne.n	800238a <HAL_ADC_Start+0x17e>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800235c:	2b00      	cmp	r3, #0
 800235e:	d114      	bne.n	800238a <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	689a      	ldr	r2, [r3, #8]
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800236e:	609a      	str	r2, [r3, #8]
 8002370:	e00b      	b.n	800238a <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002376:	f043 0210 	orr.w	r2, r3, #16
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002382:	f043 0201 	orr.w	r2, r3, #1
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800238a:	2300      	movs	r3, #0
}
 800238c:	4618      	mov	r0, r3
 800238e:	3714      	adds	r7, #20
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr
 8002398:	20000008 	.word	0x20000008
 800239c:	431bde83 	.word	0x431bde83
 80023a0:	40012300 	.word	0x40012300
 80023a4:	40012000 	.word	0x40012000
 80023a8:	40012100 	.word	0x40012100
 80023ac:	40012200 	.word	0x40012200

080023b0 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b083      	sub	sp, #12
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80023be:	2b01      	cmp	r3, #1
 80023c0:	d101      	bne.n	80023c6 <HAL_ADC_Stop+0x16>
 80023c2:	2302      	movs	r3, #2
 80023c4:	e021      	b.n	800240a <HAL_ADC_Stop+0x5a>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2201      	movs	r2, #1
 80023ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	689a      	ldr	r2, [r3, #8]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f022 0201 	bic.w	r2, r2, #1
 80023dc:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	f003 0301 	and.w	r3, r3, #1
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d109      	bne.n	8002400 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023f0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80023f4:	f023 0301 	bic.w	r3, r3, #1
 80023f8:	f043 0201 	orr.w	r2, r3, #1
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2200      	movs	r2, #0
 8002404:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002408:	2300      	movs	r3, #0
}
 800240a:	4618      	mov	r0, r3
 800240c:	370c      	adds	r7, #12
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr

08002416 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002416:	b580      	push	{r7, lr}
 8002418:	b084      	sub	sp, #16
 800241a:	af00      	add	r7, sp, #0
 800241c:	6078      	str	r0, [r7, #4]
 800241e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002420:	2300      	movs	r3, #0
 8002422:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	689b      	ldr	r3, [r3, #8]
 800242a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800242e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002432:	d113      	bne.n	800245c <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800243e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002442:	d10b      	bne.n	800245c <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002448:	f043 0220 	orr.w	r2, r3, #32
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2200      	movs	r2, #0
 8002454:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002458:	2301      	movs	r3, #1
 800245a:	e063      	b.n	8002524 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 800245c:	f7ff fe62 	bl	8002124 <HAL_GetTick>
 8002460:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002462:	e021      	b.n	80024a8 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	f1b3 3fff 	cmp.w	r3, #4294967295
 800246a:	d01d      	beq.n	80024a8 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d007      	beq.n	8002482 <HAL_ADC_PollForConversion+0x6c>
 8002472:	f7ff fe57 	bl	8002124 <HAL_GetTick>
 8002476:	4602      	mov	r2, r0
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	1ad3      	subs	r3, r2, r3
 800247c:	683a      	ldr	r2, [r7, #0]
 800247e:	429a      	cmp	r2, r3
 8002480:	d212      	bcs.n	80024a8 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f003 0302 	and.w	r3, r3, #2
 800248c:	2b02      	cmp	r3, #2
 800248e:	d00b      	beq.n	80024a8 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002494:	f043 0204 	orr.w	r2, r3, #4
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2200      	movs	r2, #0
 80024a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80024a4:	2303      	movs	r3, #3
 80024a6:	e03d      	b.n	8002524 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f003 0302 	and.w	r3, r3, #2
 80024b2:	2b02      	cmp	r3, #2
 80024b4:	d1d6      	bne.n	8002464 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f06f 0212 	mvn.w	r2, #18
 80024be:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	689b      	ldr	r3, [r3, #8]
 80024d2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d123      	bne.n	8002522 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d11f      	bne.n	8002522 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024e8:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d006      	beq.n	80024fe <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	689b      	ldr	r3, [r3, #8]
 80024f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d111      	bne.n	8002522 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002502:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800250e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002512:	2b00      	cmp	r3, #0
 8002514:	d105      	bne.n	8002522 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800251a:	f043 0201 	orr.w	r2, r3, #1
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002522:	2300      	movs	r3, #0
}
 8002524:	4618      	mov	r0, r3
 8002526:	3710      	adds	r7, #16
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}

0800252c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800252c:	b480      	push	{r7}
 800252e:	b083      	sub	sp, #12
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800253a:	4618      	mov	r0, r3
 800253c:	370c      	adds	r7, #12
 800253e:	46bd      	mov	sp, r7
 8002540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002544:	4770      	bx	lr
	...

08002548 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002548:	b480      	push	{r7}
 800254a:	b085      	sub	sp, #20
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
 8002550:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002552:	2300      	movs	r3, #0
 8002554:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800255c:	2b01      	cmp	r3, #1
 800255e:	d101      	bne.n	8002564 <HAL_ADC_ConfigChannel+0x1c>
 8002560:	2302      	movs	r3, #2
 8002562:	e113      	b.n	800278c <HAL_ADC_ConfigChannel+0x244>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2201      	movs	r2, #1
 8002568:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	2b09      	cmp	r3, #9
 8002572:	d925      	bls.n	80025c0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	68d9      	ldr	r1, [r3, #12]
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	b29b      	uxth	r3, r3
 8002580:	461a      	mov	r2, r3
 8002582:	4613      	mov	r3, r2
 8002584:	005b      	lsls	r3, r3, #1
 8002586:	4413      	add	r3, r2
 8002588:	3b1e      	subs	r3, #30
 800258a:	2207      	movs	r2, #7
 800258c:	fa02 f303 	lsl.w	r3, r2, r3
 8002590:	43da      	mvns	r2, r3
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	400a      	ands	r2, r1
 8002598:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	68d9      	ldr	r1, [r3, #12]
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	689a      	ldr	r2, [r3, #8]
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	b29b      	uxth	r3, r3
 80025aa:	4618      	mov	r0, r3
 80025ac:	4603      	mov	r3, r0
 80025ae:	005b      	lsls	r3, r3, #1
 80025b0:	4403      	add	r3, r0
 80025b2:	3b1e      	subs	r3, #30
 80025b4:	409a      	lsls	r2, r3
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	430a      	orrs	r2, r1
 80025bc:	60da      	str	r2, [r3, #12]
 80025be:	e022      	b.n	8002606 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	6919      	ldr	r1, [r3, #16]
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	b29b      	uxth	r3, r3
 80025cc:	461a      	mov	r2, r3
 80025ce:	4613      	mov	r3, r2
 80025d0:	005b      	lsls	r3, r3, #1
 80025d2:	4413      	add	r3, r2
 80025d4:	2207      	movs	r2, #7
 80025d6:	fa02 f303 	lsl.w	r3, r2, r3
 80025da:	43da      	mvns	r2, r3
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	400a      	ands	r2, r1
 80025e2:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	6919      	ldr	r1, [r3, #16]
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	689a      	ldr	r2, [r3, #8]
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	b29b      	uxth	r3, r3
 80025f4:	4618      	mov	r0, r3
 80025f6:	4603      	mov	r3, r0
 80025f8:	005b      	lsls	r3, r3, #1
 80025fa:	4403      	add	r3, r0
 80025fc:	409a      	lsls	r2, r3
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	430a      	orrs	r2, r1
 8002604:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	2b06      	cmp	r3, #6
 800260c:	d824      	bhi.n	8002658 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	685a      	ldr	r2, [r3, #4]
 8002618:	4613      	mov	r3, r2
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	4413      	add	r3, r2
 800261e:	3b05      	subs	r3, #5
 8002620:	221f      	movs	r2, #31
 8002622:	fa02 f303 	lsl.w	r3, r2, r3
 8002626:	43da      	mvns	r2, r3
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	400a      	ands	r2, r1
 800262e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	b29b      	uxth	r3, r3
 800263c:	4618      	mov	r0, r3
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	685a      	ldr	r2, [r3, #4]
 8002642:	4613      	mov	r3, r2
 8002644:	009b      	lsls	r3, r3, #2
 8002646:	4413      	add	r3, r2
 8002648:	3b05      	subs	r3, #5
 800264a:	fa00 f203 	lsl.w	r2, r0, r3
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	430a      	orrs	r2, r1
 8002654:	635a      	str	r2, [r3, #52]	@ 0x34
 8002656:	e04c      	b.n	80026f2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	2b0c      	cmp	r3, #12
 800265e:	d824      	bhi.n	80026aa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	685a      	ldr	r2, [r3, #4]
 800266a:	4613      	mov	r3, r2
 800266c:	009b      	lsls	r3, r3, #2
 800266e:	4413      	add	r3, r2
 8002670:	3b23      	subs	r3, #35	@ 0x23
 8002672:	221f      	movs	r2, #31
 8002674:	fa02 f303 	lsl.w	r3, r2, r3
 8002678:	43da      	mvns	r2, r3
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	400a      	ands	r2, r1
 8002680:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	b29b      	uxth	r3, r3
 800268e:	4618      	mov	r0, r3
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	685a      	ldr	r2, [r3, #4]
 8002694:	4613      	mov	r3, r2
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	4413      	add	r3, r2
 800269a:	3b23      	subs	r3, #35	@ 0x23
 800269c:	fa00 f203 	lsl.w	r2, r0, r3
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	430a      	orrs	r2, r1
 80026a6:	631a      	str	r2, [r3, #48]	@ 0x30
 80026a8:	e023      	b.n	80026f2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	685a      	ldr	r2, [r3, #4]
 80026b4:	4613      	mov	r3, r2
 80026b6:	009b      	lsls	r3, r3, #2
 80026b8:	4413      	add	r3, r2
 80026ba:	3b41      	subs	r3, #65	@ 0x41
 80026bc:	221f      	movs	r2, #31
 80026be:	fa02 f303 	lsl.w	r3, r2, r3
 80026c2:	43da      	mvns	r2, r3
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	400a      	ands	r2, r1
 80026ca:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	b29b      	uxth	r3, r3
 80026d8:	4618      	mov	r0, r3
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	685a      	ldr	r2, [r3, #4]
 80026de:	4613      	mov	r3, r2
 80026e0:	009b      	lsls	r3, r3, #2
 80026e2:	4413      	add	r3, r2
 80026e4:	3b41      	subs	r3, #65	@ 0x41
 80026e6:	fa00 f203 	lsl.w	r2, r0, r3
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	430a      	orrs	r2, r1
 80026f0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80026f2:	4b29      	ldr	r3, [pc, #164]	@ (8002798 <HAL_ADC_ConfigChannel+0x250>)
 80026f4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4a28      	ldr	r2, [pc, #160]	@ (800279c <HAL_ADC_ConfigChannel+0x254>)
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d10f      	bne.n	8002720 <HAL_ADC_ConfigChannel+0x1d8>
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	2b12      	cmp	r3, #18
 8002706:	d10b      	bne.n	8002720 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a1d      	ldr	r2, [pc, #116]	@ (800279c <HAL_ADC_ConfigChannel+0x254>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d12b      	bne.n	8002782 <HAL_ADC_ConfigChannel+0x23a>
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4a1c      	ldr	r2, [pc, #112]	@ (80027a0 <HAL_ADC_ConfigChannel+0x258>)
 8002730:	4293      	cmp	r3, r2
 8002732:	d003      	beq.n	800273c <HAL_ADC_ConfigChannel+0x1f4>
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	2b11      	cmp	r3, #17
 800273a:	d122      	bne.n	8002782 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a11      	ldr	r2, [pc, #68]	@ (80027a0 <HAL_ADC_ConfigChannel+0x258>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d111      	bne.n	8002782 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800275e:	4b11      	ldr	r3, [pc, #68]	@ (80027a4 <HAL_ADC_ConfigChannel+0x25c>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a11      	ldr	r2, [pc, #68]	@ (80027a8 <HAL_ADC_ConfigChannel+0x260>)
 8002764:	fba2 2303 	umull	r2, r3, r2, r3
 8002768:	0c9a      	lsrs	r2, r3, #18
 800276a:	4613      	mov	r3, r2
 800276c:	009b      	lsls	r3, r3, #2
 800276e:	4413      	add	r3, r2
 8002770:	005b      	lsls	r3, r3, #1
 8002772:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002774:	e002      	b.n	800277c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002776:	68bb      	ldr	r3, [r7, #8]
 8002778:	3b01      	subs	r3, #1
 800277a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d1f9      	bne.n	8002776 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2200      	movs	r2, #0
 8002786:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800278a:	2300      	movs	r3, #0
}
 800278c:	4618      	mov	r0, r3
 800278e:	3714      	adds	r7, #20
 8002790:	46bd      	mov	sp, r7
 8002792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002796:	4770      	bx	lr
 8002798:	40012300 	.word	0x40012300
 800279c:	40012000 	.word	0x40012000
 80027a0:	10000012 	.word	0x10000012
 80027a4:	20000008 	.word	0x20000008
 80027a8:	431bde83 	.word	0x431bde83

080027ac <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b085      	sub	sp, #20
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80027b4:	4b79      	ldr	r3, [pc, #484]	@ (800299c <ADC_Init+0x1f0>)
 80027b6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	685a      	ldr	r2, [r3, #4]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	431a      	orrs	r2, r3
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	685a      	ldr	r2, [r3, #4]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80027e0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	6859      	ldr	r1, [r3, #4]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	691b      	ldr	r3, [r3, #16]
 80027ec:	021a      	lsls	r2, r3, #8
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	430a      	orrs	r2, r1
 80027f4:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	685a      	ldr	r2, [r3, #4]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002804:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	6859      	ldr	r1, [r3, #4]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	689a      	ldr	r2, [r3, #8]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	430a      	orrs	r2, r1
 8002816:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	689a      	ldr	r2, [r3, #8]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002826:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	6899      	ldr	r1, [r3, #8]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	68da      	ldr	r2, [r3, #12]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	430a      	orrs	r2, r1
 8002838:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800283e:	4a58      	ldr	r2, [pc, #352]	@ (80029a0 <ADC_Init+0x1f4>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d022      	beq.n	800288a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	689a      	ldr	r2, [r3, #8]
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002852:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	6899      	ldr	r1, [r3, #8]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	430a      	orrs	r2, r1
 8002864:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	689a      	ldr	r2, [r3, #8]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002874:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	6899      	ldr	r1, [r3, #8]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	430a      	orrs	r2, r1
 8002886:	609a      	str	r2, [r3, #8]
 8002888:	e00f      	b.n	80028aa <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	689a      	ldr	r2, [r3, #8]
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002898:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	689a      	ldr	r2, [r3, #8]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80028a8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	689a      	ldr	r2, [r3, #8]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f022 0202 	bic.w	r2, r2, #2
 80028b8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	6899      	ldr	r1, [r3, #8]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	7e1b      	ldrb	r3, [r3, #24]
 80028c4:	005a      	lsls	r2, r3, #1
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	430a      	orrs	r2, r1
 80028cc:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d01b      	beq.n	8002910 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	685a      	ldr	r2, [r3, #4]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80028e6:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	685a      	ldr	r2, [r3, #4]
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80028f6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	6859      	ldr	r1, [r3, #4]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002902:	3b01      	subs	r3, #1
 8002904:	035a      	lsls	r2, r3, #13
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	430a      	orrs	r2, r1
 800290c:	605a      	str	r2, [r3, #4]
 800290e:	e007      	b.n	8002920 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	685a      	ldr	r2, [r3, #4]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800291e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800292e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	69db      	ldr	r3, [r3, #28]
 800293a:	3b01      	subs	r3, #1
 800293c:	051a      	lsls	r2, r3, #20
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	430a      	orrs	r2, r1
 8002944:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	689a      	ldr	r2, [r3, #8]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002954:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	6899      	ldr	r1, [r3, #8]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002962:	025a      	lsls	r2, r3, #9
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	430a      	orrs	r2, r1
 800296a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	689a      	ldr	r2, [r3, #8]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800297a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	6899      	ldr	r1, [r3, #8]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	695b      	ldr	r3, [r3, #20]
 8002986:	029a      	lsls	r2, r3, #10
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	430a      	orrs	r2, r1
 800298e:	609a      	str	r2, [r3, #8]
}
 8002990:	bf00      	nop
 8002992:	3714      	adds	r7, #20
 8002994:	46bd      	mov	sp, r7
 8002996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299a:	4770      	bx	lr
 800299c:	40012300 	.word	0x40012300
 80029a0:	0f000001 	.word	0x0f000001

080029a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b085      	sub	sp, #20
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	f003 0307 	and.w	r3, r3, #7
 80029b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029b4:	4b0c      	ldr	r3, [pc, #48]	@ (80029e8 <__NVIC_SetPriorityGrouping+0x44>)
 80029b6:	68db      	ldr	r3, [r3, #12]
 80029b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029ba:	68ba      	ldr	r2, [r7, #8]
 80029bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80029c0:	4013      	ands	r3, r2
 80029c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029c8:	68bb      	ldr	r3, [r7, #8]
 80029ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80029d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029d6:	4a04      	ldr	r2, [pc, #16]	@ (80029e8 <__NVIC_SetPriorityGrouping+0x44>)
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	60d3      	str	r3, [r2, #12]
}
 80029dc:	bf00      	nop
 80029de:	3714      	adds	r7, #20
 80029e0:	46bd      	mov	sp, r7
 80029e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e6:	4770      	bx	lr
 80029e8:	e000ed00 	.word	0xe000ed00

080029ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80029ec:	b480      	push	{r7}
 80029ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80029f0:	4b04      	ldr	r3, [pc, #16]	@ (8002a04 <__NVIC_GetPriorityGrouping+0x18>)
 80029f2:	68db      	ldr	r3, [r3, #12]
 80029f4:	0a1b      	lsrs	r3, r3, #8
 80029f6:	f003 0307 	and.w	r3, r3, #7
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	46bd      	mov	sp, r7
 80029fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a02:	4770      	bx	lr
 8002a04:	e000ed00 	.word	0xe000ed00

08002a08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	4603      	mov	r3, r0
 8002a10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	db0b      	blt.n	8002a32 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a1a:	79fb      	ldrb	r3, [r7, #7]
 8002a1c:	f003 021f 	and.w	r2, r3, #31
 8002a20:	4907      	ldr	r1, [pc, #28]	@ (8002a40 <__NVIC_EnableIRQ+0x38>)
 8002a22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a26:	095b      	lsrs	r3, r3, #5
 8002a28:	2001      	movs	r0, #1
 8002a2a:	fa00 f202 	lsl.w	r2, r0, r2
 8002a2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002a32:	bf00      	nop
 8002a34:	370c      	adds	r7, #12
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr
 8002a3e:	bf00      	nop
 8002a40:	e000e100 	.word	0xe000e100

08002a44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b083      	sub	sp, #12
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	6039      	str	r1, [r7, #0]
 8002a4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	db0a      	blt.n	8002a6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	b2da      	uxtb	r2, r3
 8002a5c:	490c      	ldr	r1, [pc, #48]	@ (8002a90 <__NVIC_SetPriority+0x4c>)
 8002a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a62:	0112      	lsls	r2, r2, #4
 8002a64:	b2d2      	uxtb	r2, r2
 8002a66:	440b      	add	r3, r1
 8002a68:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a6c:	e00a      	b.n	8002a84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	b2da      	uxtb	r2, r3
 8002a72:	4908      	ldr	r1, [pc, #32]	@ (8002a94 <__NVIC_SetPriority+0x50>)
 8002a74:	79fb      	ldrb	r3, [r7, #7]
 8002a76:	f003 030f 	and.w	r3, r3, #15
 8002a7a:	3b04      	subs	r3, #4
 8002a7c:	0112      	lsls	r2, r2, #4
 8002a7e:	b2d2      	uxtb	r2, r2
 8002a80:	440b      	add	r3, r1
 8002a82:	761a      	strb	r2, [r3, #24]
}
 8002a84:	bf00      	nop
 8002a86:	370c      	adds	r7, #12
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr
 8002a90:	e000e100 	.word	0xe000e100
 8002a94:	e000ed00 	.word	0xe000ed00

08002a98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b089      	sub	sp, #36	@ 0x24
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	60f8      	str	r0, [r7, #12]
 8002aa0:	60b9      	str	r1, [r7, #8]
 8002aa2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	f003 0307 	and.w	r3, r3, #7
 8002aaa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002aac:	69fb      	ldr	r3, [r7, #28]
 8002aae:	f1c3 0307 	rsb	r3, r3, #7
 8002ab2:	2b04      	cmp	r3, #4
 8002ab4:	bf28      	it	cs
 8002ab6:	2304      	movcs	r3, #4
 8002ab8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002aba:	69fb      	ldr	r3, [r7, #28]
 8002abc:	3304      	adds	r3, #4
 8002abe:	2b06      	cmp	r3, #6
 8002ac0:	d902      	bls.n	8002ac8 <NVIC_EncodePriority+0x30>
 8002ac2:	69fb      	ldr	r3, [r7, #28]
 8002ac4:	3b03      	subs	r3, #3
 8002ac6:	e000      	b.n	8002aca <NVIC_EncodePriority+0x32>
 8002ac8:	2300      	movs	r3, #0
 8002aca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002acc:	f04f 32ff 	mov.w	r2, #4294967295
 8002ad0:	69bb      	ldr	r3, [r7, #24]
 8002ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad6:	43da      	mvns	r2, r3
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	401a      	ands	r2, r3
 8002adc:	697b      	ldr	r3, [r7, #20]
 8002ade:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ae0:	f04f 31ff 	mov.w	r1, #4294967295
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	fa01 f303 	lsl.w	r3, r1, r3
 8002aea:	43d9      	mvns	r1, r3
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002af0:	4313      	orrs	r3, r2
         );
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	3724      	adds	r7, #36	@ 0x24
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr
	...

08002b00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b082      	sub	sp, #8
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	3b01      	subs	r3, #1
 8002b0c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b10:	d301      	bcc.n	8002b16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b12:	2301      	movs	r3, #1
 8002b14:	e00f      	b.n	8002b36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b16:	4a0a      	ldr	r2, [pc, #40]	@ (8002b40 <SysTick_Config+0x40>)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	3b01      	subs	r3, #1
 8002b1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b1e:	210f      	movs	r1, #15
 8002b20:	f04f 30ff 	mov.w	r0, #4294967295
 8002b24:	f7ff ff8e 	bl	8002a44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b28:	4b05      	ldr	r3, [pc, #20]	@ (8002b40 <SysTick_Config+0x40>)
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b2e:	4b04      	ldr	r3, [pc, #16]	@ (8002b40 <SysTick_Config+0x40>)
 8002b30:	2207      	movs	r2, #7
 8002b32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b34:	2300      	movs	r3, #0
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	3708      	adds	r7, #8
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	e000e010 	.word	0xe000e010

08002b44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b082      	sub	sp, #8
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b4c:	6878      	ldr	r0, [r7, #4]
 8002b4e:	f7ff ff29 	bl	80029a4 <__NVIC_SetPriorityGrouping>
}
 8002b52:	bf00      	nop
 8002b54:	3708      	adds	r7, #8
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}

08002b5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b5a:	b580      	push	{r7, lr}
 8002b5c:	b086      	sub	sp, #24
 8002b5e:	af00      	add	r7, sp, #0
 8002b60:	4603      	mov	r3, r0
 8002b62:	60b9      	str	r1, [r7, #8]
 8002b64:	607a      	str	r2, [r7, #4]
 8002b66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b6c:	f7ff ff3e 	bl	80029ec <__NVIC_GetPriorityGrouping>
 8002b70:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b72:	687a      	ldr	r2, [r7, #4]
 8002b74:	68b9      	ldr	r1, [r7, #8]
 8002b76:	6978      	ldr	r0, [r7, #20]
 8002b78:	f7ff ff8e 	bl	8002a98 <NVIC_EncodePriority>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b82:	4611      	mov	r1, r2
 8002b84:	4618      	mov	r0, r3
 8002b86:	f7ff ff5d 	bl	8002a44 <__NVIC_SetPriority>
}
 8002b8a:	bf00      	nop
 8002b8c:	3718      	adds	r7, #24
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}

08002b92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b92:	b580      	push	{r7, lr}
 8002b94:	b082      	sub	sp, #8
 8002b96:	af00      	add	r7, sp, #0
 8002b98:	4603      	mov	r3, r0
 8002b9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f7ff ff31 	bl	8002a08 <__NVIC_EnableIRQ>
}
 8002ba6:	bf00      	nop
 8002ba8:	3708      	adds	r7, #8
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}

08002bae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002bae:	b580      	push	{r7, lr}
 8002bb0:	b082      	sub	sp, #8
 8002bb2:	af00      	add	r7, sp, #0
 8002bb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002bb6:	6878      	ldr	r0, [r7, #4]
 8002bb8:	f7ff ffa2 	bl	8002b00 <SysTick_Config>
 8002bbc:	4603      	mov	r3, r0
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	3708      	adds	r7, #8
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}

08002bc6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002bc6:	b580      	push	{r7, lr}
 8002bc8:	b084      	sub	sp, #16
 8002bca:	af00      	add	r7, sp, #0
 8002bcc:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bd2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002bd4:	f7ff faa6 	bl	8002124 <HAL_GetTick>
 8002bd8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	2b02      	cmp	r3, #2
 8002be4:	d008      	beq.n	8002bf8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2280      	movs	r2, #128	@ 0x80
 8002bea:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	e052      	b.n	8002c9e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f022 0216 	bic.w	r2, r2, #22
 8002c06:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	695a      	ldr	r2, [r3, #20]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002c16:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d103      	bne.n	8002c28 <HAL_DMA_Abort+0x62>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d007      	beq.n	8002c38 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f022 0208 	bic.w	r2, r2, #8
 8002c36:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	681a      	ldr	r2, [r3, #0]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f022 0201 	bic.w	r2, r2, #1
 8002c46:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c48:	e013      	b.n	8002c72 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c4a:	f7ff fa6b 	bl	8002124 <HAL_GetTick>
 8002c4e:	4602      	mov	r2, r0
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	1ad3      	subs	r3, r2, r3
 8002c54:	2b05      	cmp	r3, #5
 8002c56:	d90c      	bls.n	8002c72 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2220      	movs	r2, #32
 8002c5c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2203      	movs	r2, #3
 8002c62:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002c6e:	2303      	movs	r3, #3
 8002c70:	e015      	b.n	8002c9e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f003 0301 	and.w	r3, r3, #1
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d1e4      	bne.n	8002c4a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c84:	223f      	movs	r2, #63	@ 0x3f
 8002c86:	409a      	lsls	r2, r3
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2201      	movs	r2, #1
 8002c90:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2200      	movs	r2, #0
 8002c98:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002c9c:	2300      	movs	r3, #0
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	3710      	adds	r7, #16
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}

08002ca6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ca6:	b480      	push	{r7}
 8002ca8:	b083      	sub	sp, #12
 8002caa:	af00      	add	r7, sp, #0
 8002cac:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002cb4:	b2db      	uxtb	r3, r3
 8002cb6:	2b02      	cmp	r3, #2
 8002cb8:	d004      	beq.n	8002cc4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2280      	movs	r2, #128	@ 0x80
 8002cbe:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	e00c      	b.n	8002cde <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2205      	movs	r2, #5
 8002cc8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	681a      	ldr	r2, [r3, #0]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f022 0201 	bic.w	r2, r2, #1
 8002cda:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002cdc:	2300      	movs	r3, #0
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	370c      	adds	r7, #12
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce8:	4770      	bx	lr
	...

08002cec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b089      	sub	sp, #36	@ 0x24
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
 8002cf4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d02:	2300      	movs	r3, #0
 8002d04:	61fb      	str	r3, [r7, #28]
 8002d06:	e165      	b.n	8002fd4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002d08:	2201      	movs	r2, #1
 8002d0a:	69fb      	ldr	r3, [r7, #28]
 8002d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d10:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	697a      	ldr	r2, [r7, #20]
 8002d18:	4013      	ands	r3, r2
 8002d1a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002d1c:	693a      	ldr	r2, [r7, #16]
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	429a      	cmp	r2, r3
 8002d22:	f040 8154 	bne.w	8002fce <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	f003 0303 	and.w	r3, r3, #3
 8002d2e:	2b01      	cmp	r3, #1
 8002d30:	d005      	beq.n	8002d3e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d3a:	2b02      	cmp	r3, #2
 8002d3c:	d130      	bne.n	8002da0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002d44:	69fb      	ldr	r3, [r7, #28]
 8002d46:	005b      	lsls	r3, r3, #1
 8002d48:	2203      	movs	r2, #3
 8002d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4e:	43db      	mvns	r3, r3
 8002d50:	69ba      	ldr	r2, [r7, #24]
 8002d52:	4013      	ands	r3, r2
 8002d54:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	68da      	ldr	r2, [r3, #12]
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	005b      	lsls	r3, r3, #1
 8002d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d62:	69ba      	ldr	r2, [r7, #24]
 8002d64:	4313      	orrs	r3, r2
 8002d66:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	69ba      	ldr	r2, [r7, #24]
 8002d6c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d74:	2201      	movs	r2, #1
 8002d76:	69fb      	ldr	r3, [r7, #28]
 8002d78:	fa02 f303 	lsl.w	r3, r2, r3
 8002d7c:	43db      	mvns	r3, r3
 8002d7e:	69ba      	ldr	r2, [r7, #24]
 8002d80:	4013      	ands	r3, r2
 8002d82:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	091b      	lsrs	r3, r3, #4
 8002d8a:	f003 0201 	and.w	r2, r3, #1
 8002d8e:	69fb      	ldr	r3, [r7, #28]
 8002d90:	fa02 f303 	lsl.w	r3, r2, r3
 8002d94:	69ba      	ldr	r2, [r7, #24]
 8002d96:	4313      	orrs	r3, r2
 8002d98:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	69ba      	ldr	r2, [r7, #24]
 8002d9e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	f003 0303 	and.w	r3, r3, #3
 8002da8:	2b03      	cmp	r3, #3
 8002daa:	d017      	beq.n	8002ddc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	68db      	ldr	r3, [r3, #12]
 8002db0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002db2:	69fb      	ldr	r3, [r7, #28]
 8002db4:	005b      	lsls	r3, r3, #1
 8002db6:	2203      	movs	r2, #3
 8002db8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dbc:	43db      	mvns	r3, r3
 8002dbe:	69ba      	ldr	r2, [r7, #24]
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	689a      	ldr	r2, [r3, #8]
 8002dc8:	69fb      	ldr	r3, [r7, #28]
 8002dca:	005b      	lsls	r3, r3, #1
 8002dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd0:	69ba      	ldr	r2, [r7, #24]
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	69ba      	ldr	r2, [r7, #24]
 8002dda:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	f003 0303 	and.w	r3, r3, #3
 8002de4:	2b02      	cmp	r3, #2
 8002de6:	d123      	bne.n	8002e30 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002de8:	69fb      	ldr	r3, [r7, #28]
 8002dea:	08da      	lsrs	r2, r3, #3
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	3208      	adds	r2, #8
 8002df0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002df4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002df6:	69fb      	ldr	r3, [r7, #28]
 8002df8:	f003 0307 	and.w	r3, r3, #7
 8002dfc:	009b      	lsls	r3, r3, #2
 8002dfe:	220f      	movs	r2, #15
 8002e00:	fa02 f303 	lsl.w	r3, r2, r3
 8002e04:	43db      	mvns	r3, r3
 8002e06:	69ba      	ldr	r2, [r7, #24]
 8002e08:	4013      	ands	r3, r2
 8002e0a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	691a      	ldr	r2, [r3, #16]
 8002e10:	69fb      	ldr	r3, [r7, #28]
 8002e12:	f003 0307 	and.w	r3, r3, #7
 8002e16:	009b      	lsls	r3, r3, #2
 8002e18:	fa02 f303 	lsl.w	r3, r2, r3
 8002e1c:	69ba      	ldr	r2, [r7, #24]
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002e22:	69fb      	ldr	r3, [r7, #28]
 8002e24:	08da      	lsrs	r2, r3, #3
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	3208      	adds	r2, #8
 8002e2a:	69b9      	ldr	r1, [r7, #24]
 8002e2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002e36:	69fb      	ldr	r3, [r7, #28]
 8002e38:	005b      	lsls	r3, r3, #1
 8002e3a:	2203      	movs	r2, #3
 8002e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e40:	43db      	mvns	r3, r3
 8002e42:	69ba      	ldr	r2, [r7, #24]
 8002e44:	4013      	ands	r3, r2
 8002e46:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	f003 0203 	and.w	r2, r3, #3
 8002e50:	69fb      	ldr	r3, [r7, #28]
 8002e52:	005b      	lsls	r3, r3, #1
 8002e54:	fa02 f303 	lsl.w	r3, r2, r3
 8002e58:	69ba      	ldr	r2, [r7, #24]
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	69ba      	ldr	r2, [r7, #24]
 8002e62:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	f000 80ae 	beq.w	8002fce <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e72:	2300      	movs	r3, #0
 8002e74:	60fb      	str	r3, [r7, #12]
 8002e76:	4b5d      	ldr	r3, [pc, #372]	@ (8002fec <HAL_GPIO_Init+0x300>)
 8002e78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e7a:	4a5c      	ldr	r2, [pc, #368]	@ (8002fec <HAL_GPIO_Init+0x300>)
 8002e7c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e80:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e82:	4b5a      	ldr	r3, [pc, #360]	@ (8002fec <HAL_GPIO_Init+0x300>)
 8002e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e8a:	60fb      	str	r3, [r7, #12]
 8002e8c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002e8e:	4a58      	ldr	r2, [pc, #352]	@ (8002ff0 <HAL_GPIO_Init+0x304>)
 8002e90:	69fb      	ldr	r3, [r7, #28]
 8002e92:	089b      	lsrs	r3, r3, #2
 8002e94:	3302      	adds	r3, #2
 8002e96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002e9c:	69fb      	ldr	r3, [r7, #28]
 8002e9e:	f003 0303 	and.w	r3, r3, #3
 8002ea2:	009b      	lsls	r3, r3, #2
 8002ea4:	220f      	movs	r2, #15
 8002ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eaa:	43db      	mvns	r3, r3
 8002eac:	69ba      	ldr	r2, [r7, #24]
 8002eae:	4013      	ands	r3, r2
 8002eb0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	4a4f      	ldr	r2, [pc, #316]	@ (8002ff4 <HAL_GPIO_Init+0x308>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d025      	beq.n	8002f06 <HAL_GPIO_Init+0x21a>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	4a4e      	ldr	r2, [pc, #312]	@ (8002ff8 <HAL_GPIO_Init+0x30c>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d01f      	beq.n	8002f02 <HAL_GPIO_Init+0x216>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	4a4d      	ldr	r2, [pc, #308]	@ (8002ffc <HAL_GPIO_Init+0x310>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d019      	beq.n	8002efe <HAL_GPIO_Init+0x212>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	4a4c      	ldr	r2, [pc, #304]	@ (8003000 <HAL_GPIO_Init+0x314>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d013      	beq.n	8002efa <HAL_GPIO_Init+0x20e>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	4a4b      	ldr	r2, [pc, #300]	@ (8003004 <HAL_GPIO_Init+0x318>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d00d      	beq.n	8002ef6 <HAL_GPIO_Init+0x20a>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	4a4a      	ldr	r2, [pc, #296]	@ (8003008 <HAL_GPIO_Init+0x31c>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d007      	beq.n	8002ef2 <HAL_GPIO_Init+0x206>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	4a49      	ldr	r2, [pc, #292]	@ (800300c <HAL_GPIO_Init+0x320>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d101      	bne.n	8002eee <HAL_GPIO_Init+0x202>
 8002eea:	2306      	movs	r3, #6
 8002eec:	e00c      	b.n	8002f08 <HAL_GPIO_Init+0x21c>
 8002eee:	2307      	movs	r3, #7
 8002ef0:	e00a      	b.n	8002f08 <HAL_GPIO_Init+0x21c>
 8002ef2:	2305      	movs	r3, #5
 8002ef4:	e008      	b.n	8002f08 <HAL_GPIO_Init+0x21c>
 8002ef6:	2304      	movs	r3, #4
 8002ef8:	e006      	b.n	8002f08 <HAL_GPIO_Init+0x21c>
 8002efa:	2303      	movs	r3, #3
 8002efc:	e004      	b.n	8002f08 <HAL_GPIO_Init+0x21c>
 8002efe:	2302      	movs	r3, #2
 8002f00:	e002      	b.n	8002f08 <HAL_GPIO_Init+0x21c>
 8002f02:	2301      	movs	r3, #1
 8002f04:	e000      	b.n	8002f08 <HAL_GPIO_Init+0x21c>
 8002f06:	2300      	movs	r3, #0
 8002f08:	69fa      	ldr	r2, [r7, #28]
 8002f0a:	f002 0203 	and.w	r2, r2, #3
 8002f0e:	0092      	lsls	r2, r2, #2
 8002f10:	4093      	lsls	r3, r2
 8002f12:	69ba      	ldr	r2, [r7, #24]
 8002f14:	4313      	orrs	r3, r2
 8002f16:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002f18:	4935      	ldr	r1, [pc, #212]	@ (8002ff0 <HAL_GPIO_Init+0x304>)
 8002f1a:	69fb      	ldr	r3, [r7, #28]
 8002f1c:	089b      	lsrs	r3, r3, #2
 8002f1e:	3302      	adds	r3, #2
 8002f20:	69ba      	ldr	r2, [r7, #24]
 8002f22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002f26:	4b3a      	ldr	r3, [pc, #232]	@ (8003010 <HAL_GPIO_Init+0x324>)
 8002f28:	689b      	ldr	r3, [r3, #8]
 8002f2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f2c:	693b      	ldr	r3, [r7, #16]
 8002f2e:	43db      	mvns	r3, r3
 8002f30:	69ba      	ldr	r2, [r7, #24]
 8002f32:	4013      	ands	r3, r2
 8002f34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d003      	beq.n	8002f4a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002f42:	69ba      	ldr	r2, [r7, #24]
 8002f44:	693b      	ldr	r3, [r7, #16]
 8002f46:	4313      	orrs	r3, r2
 8002f48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002f4a:	4a31      	ldr	r2, [pc, #196]	@ (8003010 <HAL_GPIO_Init+0x324>)
 8002f4c:	69bb      	ldr	r3, [r7, #24]
 8002f4e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002f50:	4b2f      	ldr	r3, [pc, #188]	@ (8003010 <HAL_GPIO_Init+0x324>)
 8002f52:	68db      	ldr	r3, [r3, #12]
 8002f54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	43db      	mvns	r3, r3
 8002f5a:	69ba      	ldr	r2, [r7, #24]
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d003      	beq.n	8002f74 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002f6c:	69ba      	ldr	r2, [r7, #24]
 8002f6e:	693b      	ldr	r3, [r7, #16]
 8002f70:	4313      	orrs	r3, r2
 8002f72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002f74:	4a26      	ldr	r2, [pc, #152]	@ (8003010 <HAL_GPIO_Init+0x324>)
 8002f76:	69bb      	ldr	r3, [r7, #24]
 8002f78:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002f7a:	4b25      	ldr	r3, [pc, #148]	@ (8003010 <HAL_GPIO_Init+0x324>)
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f80:	693b      	ldr	r3, [r7, #16]
 8002f82:	43db      	mvns	r3, r3
 8002f84:	69ba      	ldr	r2, [r7, #24]
 8002f86:	4013      	ands	r3, r2
 8002f88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d003      	beq.n	8002f9e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002f96:	69ba      	ldr	r2, [r7, #24]
 8002f98:	693b      	ldr	r3, [r7, #16]
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002f9e:	4a1c      	ldr	r2, [pc, #112]	@ (8003010 <HAL_GPIO_Init+0x324>)
 8002fa0:	69bb      	ldr	r3, [r7, #24]
 8002fa2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002fa4:	4b1a      	ldr	r3, [pc, #104]	@ (8003010 <HAL_GPIO_Init+0x324>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002faa:	693b      	ldr	r3, [r7, #16]
 8002fac:	43db      	mvns	r3, r3
 8002fae:	69ba      	ldr	r2, [r7, #24]
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d003      	beq.n	8002fc8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002fc0:	69ba      	ldr	r2, [r7, #24]
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002fc8:	4a11      	ldr	r2, [pc, #68]	@ (8003010 <HAL_GPIO_Init+0x324>)
 8002fca:	69bb      	ldr	r3, [r7, #24]
 8002fcc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002fce:	69fb      	ldr	r3, [r7, #28]
 8002fd0:	3301      	adds	r3, #1
 8002fd2:	61fb      	str	r3, [r7, #28]
 8002fd4:	69fb      	ldr	r3, [r7, #28]
 8002fd6:	2b0f      	cmp	r3, #15
 8002fd8:	f67f ae96 	bls.w	8002d08 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002fdc:	bf00      	nop
 8002fde:	bf00      	nop
 8002fe0:	3724      	adds	r7, #36	@ 0x24
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe8:	4770      	bx	lr
 8002fea:	bf00      	nop
 8002fec:	40023800 	.word	0x40023800
 8002ff0:	40013800 	.word	0x40013800
 8002ff4:	40020000 	.word	0x40020000
 8002ff8:	40020400 	.word	0x40020400
 8002ffc:	40020800 	.word	0x40020800
 8003000:	40020c00 	.word	0x40020c00
 8003004:	40021000 	.word	0x40021000
 8003008:	40021400 	.word	0x40021400
 800300c:	40021800 	.word	0x40021800
 8003010:	40013c00 	.word	0x40013c00

08003014 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003014:	b480      	push	{r7}
 8003016:	b085      	sub	sp, #20
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
 800301c:	460b      	mov	r3, r1
 800301e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	691a      	ldr	r2, [r3, #16]
 8003024:	887b      	ldrh	r3, [r7, #2]
 8003026:	4013      	ands	r3, r2
 8003028:	2b00      	cmp	r3, #0
 800302a:	d002      	beq.n	8003032 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800302c:	2301      	movs	r3, #1
 800302e:	73fb      	strb	r3, [r7, #15]
 8003030:	e001      	b.n	8003036 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003032:	2300      	movs	r3, #0
 8003034:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003036:	7bfb      	ldrb	r3, [r7, #15]
}
 8003038:	4618      	mov	r0, r3
 800303a:	3714      	adds	r7, #20
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr

08003044 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
 800304c:	460b      	mov	r3, r1
 800304e:	807b      	strh	r3, [r7, #2]
 8003050:	4613      	mov	r3, r2
 8003052:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003054:	787b      	ldrb	r3, [r7, #1]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d003      	beq.n	8003062 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800305a:	887a      	ldrh	r2, [r7, #2]
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003060:	e003      	b.n	800306a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003062:	887b      	ldrh	r3, [r7, #2]
 8003064:	041a      	lsls	r2, r3, #16
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	619a      	str	r2, [r3, #24]
}
 800306a:	bf00      	nop
 800306c:	370c      	adds	r7, #12
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr

08003076 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003076:	b480      	push	{r7}
 8003078:	b085      	sub	sp, #20
 800307a:	af00      	add	r7, sp, #0
 800307c:	6078      	str	r0, [r7, #4]
 800307e:	460b      	mov	r3, r1
 8003080:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	695b      	ldr	r3, [r3, #20]
 8003086:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003088:	887a      	ldrh	r2, [r7, #2]
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	4013      	ands	r3, r2
 800308e:	041a      	lsls	r2, r3, #16
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	43d9      	mvns	r1, r3
 8003094:	887b      	ldrh	r3, [r7, #2]
 8003096:	400b      	ands	r3, r1
 8003098:	431a      	orrs	r2, r3
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	619a      	str	r2, [r3, #24]
}
 800309e:	bf00      	nop
 80030a0:	3714      	adds	r7, #20
 80030a2:	46bd      	mov	sp, r7
 80030a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a8:	4770      	bx	lr
	...

080030ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b084      	sub	sp, #16
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d101      	bne.n	80030be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	e12b      	b.n	8003316 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030c4:	b2db      	uxtb	r3, r3
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d106      	bne.n	80030d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2200      	movs	r2, #0
 80030ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80030d2:	6878      	ldr	r0, [r7, #4]
 80030d4:	f7fe fdc2 	bl	8001c5c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2224      	movs	r2, #36	@ 0x24
 80030dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	681a      	ldr	r2, [r3, #0]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f022 0201 	bic.w	r2, r2, #1
 80030ee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80030fe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800310e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003110:	f000 fe8a 	bl	8003e28 <HAL_RCC_GetPCLK1Freq>
 8003114:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	4a81      	ldr	r2, [pc, #516]	@ (8003320 <HAL_I2C_Init+0x274>)
 800311c:	4293      	cmp	r3, r2
 800311e:	d807      	bhi.n	8003130 <HAL_I2C_Init+0x84>
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	4a80      	ldr	r2, [pc, #512]	@ (8003324 <HAL_I2C_Init+0x278>)
 8003124:	4293      	cmp	r3, r2
 8003126:	bf94      	ite	ls
 8003128:	2301      	movls	r3, #1
 800312a:	2300      	movhi	r3, #0
 800312c:	b2db      	uxtb	r3, r3
 800312e:	e006      	b.n	800313e <HAL_I2C_Init+0x92>
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	4a7d      	ldr	r2, [pc, #500]	@ (8003328 <HAL_I2C_Init+0x27c>)
 8003134:	4293      	cmp	r3, r2
 8003136:	bf94      	ite	ls
 8003138:	2301      	movls	r3, #1
 800313a:	2300      	movhi	r3, #0
 800313c:	b2db      	uxtb	r3, r3
 800313e:	2b00      	cmp	r3, #0
 8003140:	d001      	beq.n	8003146 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	e0e7      	b.n	8003316 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	4a78      	ldr	r2, [pc, #480]	@ (800332c <HAL_I2C_Init+0x280>)
 800314a:	fba2 2303 	umull	r2, r3, r2, r3
 800314e:	0c9b      	lsrs	r3, r3, #18
 8003150:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	68ba      	ldr	r2, [r7, #8]
 8003162:	430a      	orrs	r2, r1
 8003164:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	6a1b      	ldr	r3, [r3, #32]
 800316c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	4a6a      	ldr	r2, [pc, #424]	@ (8003320 <HAL_I2C_Init+0x274>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d802      	bhi.n	8003180 <HAL_I2C_Init+0xd4>
 800317a:	68bb      	ldr	r3, [r7, #8]
 800317c:	3301      	adds	r3, #1
 800317e:	e009      	b.n	8003194 <HAL_I2C_Init+0xe8>
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003186:	fb02 f303 	mul.w	r3, r2, r3
 800318a:	4a69      	ldr	r2, [pc, #420]	@ (8003330 <HAL_I2C_Init+0x284>)
 800318c:	fba2 2303 	umull	r2, r3, r2, r3
 8003190:	099b      	lsrs	r3, r3, #6
 8003192:	3301      	adds	r3, #1
 8003194:	687a      	ldr	r2, [r7, #4]
 8003196:	6812      	ldr	r2, [r2, #0]
 8003198:	430b      	orrs	r3, r1
 800319a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	69db      	ldr	r3, [r3, #28]
 80031a2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80031a6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	495c      	ldr	r1, [pc, #368]	@ (8003320 <HAL_I2C_Init+0x274>)
 80031b0:	428b      	cmp	r3, r1
 80031b2:	d819      	bhi.n	80031e8 <HAL_I2C_Init+0x13c>
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	1e59      	subs	r1, r3, #1
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	005b      	lsls	r3, r3, #1
 80031be:	fbb1 f3f3 	udiv	r3, r1, r3
 80031c2:	1c59      	adds	r1, r3, #1
 80031c4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80031c8:	400b      	ands	r3, r1
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d00a      	beq.n	80031e4 <HAL_I2C_Init+0x138>
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	1e59      	subs	r1, r3, #1
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	005b      	lsls	r3, r3, #1
 80031d8:	fbb1 f3f3 	udiv	r3, r1, r3
 80031dc:	3301      	adds	r3, #1
 80031de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031e2:	e051      	b.n	8003288 <HAL_I2C_Init+0x1dc>
 80031e4:	2304      	movs	r3, #4
 80031e6:	e04f      	b.n	8003288 <HAL_I2C_Init+0x1dc>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d111      	bne.n	8003214 <HAL_I2C_Init+0x168>
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	1e58      	subs	r0, r3, #1
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6859      	ldr	r1, [r3, #4]
 80031f8:	460b      	mov	r3, r1
 80031fa:	005b      	lsls	r3, r3, #1
 80031fc:	440b      	add	r3, r1
 80031fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003202:	3301      	adds	r3, #1
 8003204:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003208:	2b00      	cmp	r3, #0
 800320a:	bf0c      	ite	eq
 800320c:	2301      	moveq	r3, #1
 800320e:	2300      	movne	r3, #0
 8003210:	b2db      	uxtb	r3, r3
 8003212:	e012      	b.n	800323a <HAL_I2C_Init+0x18e>
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	1e58      	subs	r0, r3, #1
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6859      	ldr	r1, [r3, #4]
 800321c:	460b      	mov	r3, r1
 800321e:	009b      	lsls	r3, r3, #2
 8003220:	440b      	add	r3, r1
 8003222:	0099      	lsls	r1, r3, #2
 8003224:	440b      	add	r3, r1
 8003226:	fbb0 f3f3 	udiv	r3, r0, r3
 800322a:	3301      	adds	r3, #1
 800322c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003230:	2b00      	cmp	r3, #0
 8003232:	bf0c      	ite	eq
 8003234:	2301      	moveq	r3, #1
 8003236:	2300      	movne	r3, #0
 8003238:	b2db      	uxtb	r3, r3
 800323a:	2b00      	cmp	r3, #0
 800323c:	d001      	beq.n	8003242 <HAL_I2C_Init+0x196>
 800323e:	2301      	movs	r3, #1
 8003240:	e022      	b.n	8003288 <HAL_I2C_Init+0x1dc>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	689b      	ldr	r3, [r3, #8]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d10e      	bne.n	8003268 <HAL_I2C_Init+0x1bc>
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	1e58      	subs	r0, r3, #1
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6859      	ldr	r1, [r3, #4]
 8003252:	460b      	mov	r3, r1
 8003254:	005b      	lsls	r3, r3, #1
 8003256:	440b      	add	r3, r1
 8003258:	fbb0 f3f3 	udiv	r3, r0, r3
 800325c:	3301      	adds	r3, #1
 800325e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003262:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003266:	e00f      	b.n	8003288 <HAL_I2C_Init+0x1dc>
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	1e58      	subs	r0, r3, #1
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6859      	ldr	r1, [r3, #4]
 8003270:	460b      	mov	r3, r1
 8003272:	009b      	lsls	r3, r3, #2
 8003274:	440b      	add	r3, r1
 8003276:	0099      	lsls	r1, r3, #2
 8003278:	440b      	add	r3, r1
 800327a:	fbb0 f3f3 	udiv	r3, r0, r3
 800327e:	3301      	adds	r3, #1
 8003280:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003284:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003288:	6879      	ldr	r1, [r7, #4]
 800328a:	6809      	ldr	r1, [r1, #0]
 800328c:	4313      	orrs	r3, r2
 800328e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	69da      	ldr	r2, [r3, #28]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6a1b      	ldr	r3, [r3, #32]
 80032a2:	431a      	orrs	r2, r3
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	430a      	orrs	r2, r1
 80032aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80032b6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80032ba:	687a      	ldr	r2, [r7, #4]
 80032bc:	6911      	ldr	r1, [r2, #16]
 80032be:	687a      	ldr	r2, [r7, #4]
 80032c0:	68d2      	ldr	r2, [r2, #12]
 80032c2:	4311      	orrs	r1, r2
 80032c4:	687a      	ldr	r2, [r7, #4]
 80032c6:	6812      	ldr	r2, [r2, #0]
 80032c8:	430b      	orrs	r3, r1
 80032ca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	68db      	ldr	r3, [r3, #12]
 80032d2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	695a      	ldr	r2, [r3, #20]
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	699b      	ldr	r3, [r3, #24]
 80032de:	431a      	orrs	r2, r3
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	430a      	orrs	r2, r1
 80032e6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f042 0201 	orr.w	r2, r2, #1
 80032f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2200      	movs	r2, #0
 80032fc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2220      	movs	r2, #32
 8003302:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2200      	movs	r2, #0
 800330a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2200      	movs	r2, #0
 8003310:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003314:	2300      	movs	r3, #0
}
 8003316:	4618      	mov	r0, r3
 8003318:	3710      	adds	r7, #16
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}
 800331e:	bf00      	nop
 8003320:	000186a0 	.word	0x000186a0
 8003324:	001e847f 	.word	0x001e847f
 8003328:	003d08ff 	.word	0x003d08ff
 800332c:	431bde83 	.word	0x431bde83
 8003330:	10624dd3 	.word	0x10624dd3

08003334 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b088      	sub	sp, #32
 8003338:	af02      	add	r7, sp, #8
 800333a:	60f8      	str	r0, [r7, #12]
 800333c:	607a      	str	r2, [r7, #4]
 800333e:	461a      	mov	r2, r3
 8003340:	460b      	mov	r3, r1
 8003342:	817b      	strh	r3, [r7, #10]
 8003344:	4613      	mov	r3, r2
 8003346:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003348:	f7fe feec 	bl	8002124 <HAL_GetTick>
 800334c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003354:	b2db      	uxtb	r3, r3
 8003356:	2b20      	cmp	r3, #32
 8003358:	f040 80e0 	bne.w	800351c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800335c:	697b      	ldr	r3, [r7, #20]
 800335e:	9300      	str	r3, [sp, #0]
 8003360:	2319      	movs	r3, #25
 8003362:	2201      	movs	r2, #1
 8003364:	4970      	ldr	r1, [pc, #448]	@ (8003528 <HAL_I2C_Master_Transmit+0x1f4>)
 8003366:	68f8      	ldr	r0, [r7, #12]
 8003368:	f000 fa92 	bl	8003890 <I2C_WaitOnFlagUntilTimeout>
 800336c:	4603      	mov	r3, r0
 800336e:	2b00      	cmp	r3, #0
 8003370:	d001      	beq.n	8003376 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003372:	2302      	movs	r3, #2
 8003374:	e0d3      	b.n	800351e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800337c:	2b01      	cmp	r3, #1
 800337e:	d101      	bne.n	8003384 <HAL_I2C_Master_Transmit+0x50>
 8003380:	2302      	movs	r3, #2
 8003382:	e0cc      	b.n	800351e <HAL_I2C_Master_Transmit+0x1ea>
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2201      	movs	r2, #1
 8003388:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 0301 	and.w	r3, r3, #1
 8003396:	2b01      	cmp	r3, #1
 8003398:	d007      	beq.n	80033aa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f042 0201 	orr.w	r2, r2, #1
 80033a8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	681a      	ldr	r2, [r3, #0]
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80033b8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2221      	movs	r2, #33	@ 0x21
 80033be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2210      	movs	r2, #16
 80033c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	2200      	movs	r2, #0
 80033ce:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	687a      	ldr	r2, [r7, #4]
 80033d4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	893a      	ldrh	r2, [r7, #8]
 80033da:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033e0:	b29a      	uxth	r2, r3
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	4a50      	ldr	r2, [pc, #320]	@ (800352c <HAL_I2C_Master_Transmit+0x1f8>)
 80033ea:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80033ec:	8979      	ldrh	r1, [r7, #10]
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	6a3a      	ldr	r2, [r7, #32]
 80033f2:	68f8      	ldr	r0, [r7, #12]
 80033f4:	f000 f9ca 	bl	800378c <I2C_MasterRequestWrite>
 80033f8:	4603      	mov	r3, r0
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d001      	beq.n	8003402 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80033fe:	2301      	movs	r3, #1
 8003400:	e08d      	b.n	800351e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003402:	2300      	movs	r3, #0
 8003404:	613b      	str	r3, [r7, #16]
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	695b      	ldr	r3, [r3, #20]
 800340c:	613b      	str	r3, [r7, #16]
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	699b      	ldr	r3, [r3, #24]
 8003414:	613b      	str	r3, [r7, #16]
 8003416:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003418:	e066      	b.n	80034e8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800341a:	697a      	ldr	r2, [r7, #20]
 800341c:	6a39      	ldr	r1, [r7, #32]
 800341e:	68f8      	ldr	r0, [r7, #12]
 8003420:	f000 fb50 	bl	8003ac4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003424:	4603      	mov	r3, r0
 8003426:	2b00      	cmp	r3, #0
 8003428:	d00d      	beq.n	8003446 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800342e:	2b04      	cmp	r3, #4
 8003430:	d107      	bne.n	8003442 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003440:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e06b      	b.n	800351e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800344a:	781a      	ldrb	r2, [r3, #0]
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003456:	1c5a      	adds	r2, r3, #1
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003460:	b29b      	uxth	r3, r3
 8003462:	3b01      	subs	r3, #1
 8003464:	b29a      	uxth	r2, r3
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800346e:	3b01      	subs	r3, #1
 8003470:	b29a      	uxth	r2, r3
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	695b      	ldr	r3, [r3, #20]
 800347c:	f003 0304 	and.w	r3, r3, #4
 8003480:	2b04      	cmp	r3, #4
 8003482:	d11b      	bne.n	80034bc <HAL_I2C_Master_Transmit+0x188>
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003488:	2b00      	cmp	r3, #0
 800348a:	d017      	beq.n	80034bc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003490:	781a      	ldrb	r2, [r3, #0]
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800349c:	1c5a      	adds	r2, r3, #1
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034a6:	b29b      	uxth	r3, r3
 80034a8:	3b01      	subs	r3, #1
 80034aa:	b29a      	uxth	r2, r3
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034b4:	3b01      	subs	r3, #1
 80034b6:	b29a      	uxth	r2, r3
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034bc:	697a      	ldr	r2, [r7, #20]
 80034be:	6a39      	ldr	r1, [r7, #32]
 80034c0:	68f8      	ldr	r0, [r7, #12]
 80034c2:	f000 fb47 	bl	8003b54 <I2C_WaitOnBTFFlagUntilTimeout>
 80034c6:	4603      	mov	r3, r0
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d00d      	beq.n	80034e8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034d0:	2b04      	cmp	r3, #4
 80034d2:	d107      	bne.n	80034e4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034e2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80034e4:	2301      	movs	r3, #1
 80034e6:	e01a      	b.n	800351e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d194      	bne.n	800341a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2220      	movs	r2, #32
 8003504:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2200      	movs	r2, #0
 800350c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	2200      	movs	r2, #0
 8003514:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003518:	2300      	movs	r3, #0
 800351a:	e000      	b.n	800351e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800351c:	2302      	movs	r3, #2
  }
}
 800351e:	4618      	mov	r0, r3
 8003520:	3718      	adds	r7, #24
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}
 8003526:	bf00      	nop
 8003528:	00100002 	.word	0x00100002
 800352c:	ffff0000 	.word	0xffff0000

08003530 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b08a      	sub	sp, #40	@ 0x28
 8003534:	af02      	add	r7, sp, #8
 8003536:	60f8      	str	r0, [r7, #12]
 8003538:	607a      	str	r2, [r7, #4]
 800353a:	603b      	str	r3, [r7, #0]
 800353c:	460b      	mov	r3, r1
 800353e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003540:	f7fe fdf0 	bl	8002124 <HAL_GetTick>
 8003544:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8003546:	2300      	movs	r3, #0
 8003548:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003550:	b2db      	uxtb	r3, r3
 8003552:	2b20      	cmp	r3, #32
 8003554:	f040 8111 	bne.w	800377a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003558:	69fb      	ldr	r3, [r7, #28]
 800355a:	9300      	str	r3, [sp, #0]
 800355c:	2319      	movs	r3, #25
 800355e:	2201      	movs	r2, #1
 8003560:	4988      	ldr	r1, [pc, #544]	@ (8003784 <HAL_I2C_IsDeviceReady+0x254>)
 8003562:	68f8      	ldr	r0, [r7, #12]
 8003564:	f000 f994 	bl	8003890 <I2C_WaitOnFlagUntilTimeout>
 8003568:	4603      	mov	r3, r0
 800356a:	2b00      	cmp	r3, #0
 800356c:	d001      	beq.n	8003572 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800356e:	2302      	movs	r3, #2
 8003570:	e104      	b.n	800377c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003578:	2b01      	cmp	r3, #1
 800357a:	d101      	bne.n	8003580 <HAL_I2C_IsDeviceReady+0x50>
 800357c:	2302      	movs	r3, #2
 800357e:	e0fd      	b.n	800377c <HAL_I2C_IsDeviceReady+0x24c>
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	2201      	movs	r2, #1
 8003584:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f003 0301 	and.w	r3, r3, #1
 8003592:	2b01      	cmp	r3, #1
 8003594:	d007      	beq.n	80035a6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	681a      	ldr	r2, [r3, #0]
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f042 0201 	orr.w	r2, r2, #1
 80035a4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80035b4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	2224      	movs	r2, #36	@ 0x24
 80035ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	2200      	movs	r2, #0
 80035c2:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	4a70      	ldr	r2, [pc, #448]	@ (8003788 <HAL_I2C_IsDeviceReady+0x258>)
 80035c8:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	681a      	ldr	r2, [r3, #0]
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80035d8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80035da:	69fb      	ldr	r3, [r7, #28]
 80035dc:	9300      	str	r3, [sp, #0]
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	2200      	movs	r2, #0
 80035e2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80035e6:	68f8      	ldr	r0, [r7, #12]
 80035e8:	f000 f952 	bl	8003890 <I2C_WaitOnFlagUntilTimeout>
 80035ec:	4603      	mov	r3, r0
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d00d      	beq.n	800360e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003600:	d103      	bne.n	800360a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003608:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800360a:	2303      	movs	r3, #3
 800360c:	e0b6      	b.n	800377c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800360e:	897b      	ldrh	r3, [r7, #10]
 8003610:	b2db      	uxtb	r3, r3
 8003612:	461a      	mov	r2, r3
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800361c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800361e:	f7fe fd81 	bl	8002124 <HAL_GetTick>
 8003622:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	695b      	ldr	r3, [r3, #20]
 800362a:	f003 0302 	and.w	r3, r3, #2
 800362e:	2b02      	cmp	r3, #2
 8003630:	bf0c      	ite	eq
 8003632:	2301      	moveq	r3, #1
 8003634:	2300      	movne	r3, #0
 8003636:	b2db      	uxtb	r3, r3
 8003638:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	695b      	ldr	r3, [r3, #20]
 8003640:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003644:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003648:	bf0c      	ite	eq
 800364a:	2301      	moveq	r3, #1
 800364c:	2300      	movne	r3, #0
 800364e:	b2db      	uxtb	r3, r3
 8003650:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003652:	e025      	b.n	80036a0 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003654:	f7fe fd66 	bl	8002124 <HAL_GetTick>
 8003658:	4602      	mov	r2, r0
 800365a:	69fb      	ldr	r3, [r7, #28]
 800365c:	1ad3      	subs	r3, r2, r3
 800365e:	683a      	ldr	r2, [r7, #0]
 8003660:	429a      	cmp	r2, r3
 8003662:	d302      	bcc.n	800366a <HAL_I2C_IsDeviceReady+0x13a>
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d103      	bne.n	8003672 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	22a0      	movs	r2, #160	@ 0xa0
 800366e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	695b      	ldr	r3, [r3, #20]
 8003678:	f003 0302 	and.w	r3, r3, #2
 800367c:	2b02      	cmp	r3, #2
 800367e:	bf0c      	ite	eq
 8003680:	2301      	moveq	r3, #1
 8003682:	2300      	movne	r3, #0
 8003684:	b2db      	uxtb	r3, r3
 8003686:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	695b      	ldr	r3, [r3, #20]
 800368e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003692:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003696:	bf0c      	ite	eq
 8003698:	2301      	moveq	r3, #1
 800369a:	2300      	movne	r3, #0
 800369c:	b2db      	uxtb	r3, r3
 800369e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036a6:	b2db      	uxtb	r3, r3
 80036a8:	2ba0      	cmp	r3, #160	@ 0xa0
 80036aa:	d005      	beq.n	80036b8 <HAL_I2C_IsDeviceReady+0x188>
 80036ac:	7dfb      	ldrb	r3, [r7, #23]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d102      	bne.n	80036b8 <HAL_I2C_IsDeviceReady+0x188>
 80036b2:	7dbb      	ldrb	r3, [r7, #22]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d0cd      	beq.n	8003654 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	2220      	movs	r2, #32
 80036bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	695b      	ldr	r3, [r3, #20]
 80036c6:	f003 0302 	and.w	r3, r3, #2
 80036ca:	2b02      	cmp	r3, #2
 80036cc:	d129      	bne.n	8003722 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	681a      	ldr	r2, [r3, #0]
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036dc:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036de:	2300      	movs	r3, #0
 80036e0:	613b      	str	r3, [r7, #16]
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	695b      	ldr	r3, [r3, #20]
 80036e8:	613b      	str	r3, [r7, #16]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	699b      	ldr	r3, [r3, #24]
 80036f0:	613b      	str	r3, [r7, #16]
 80036f2:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80036f4:	69fb      	ldr	r3, [r7, #28]
 80036f6:	9300      	str	r3, [sp, #0]
 80036f8:	2319      	movs	r3, #25
 80036fa:	2201      	movs	r2, #1
 80036fc:	4921      	ldr	r1, [pc, #132]	@ (8003784 <HAL_I2C_IsDeviceReady+0x254>)
 80036fe:	68f8      	ldr	r0, [r7, #12]
 8003700:	f000 f8c6 	bl	8003890 <I2C_WaitOnFlagUntilTimeout>
 8003704:	4603      	mov	r3, r0
 8003706:	2b00      	cmp	r3, #0
 8003708:	d001      	beq.n	800370e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800370a:	2301      	movs	r3, #1
 800370c:	e036      	b.n	800377c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	2220      	movs	r2, #32
 8003712:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	2200      	movs	r2, #0
 800371a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800371e:	2300      	movs	r3, #0
 8003720:	e02c      	b.n	800377c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	681a      	ldr	r2, [r3, #0]
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003730:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800373a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800373c:	69fb      	ldr	r3, [r7, #28]
 800373e:	9300      	str	r3, [sp, #0]
 8003740:	2319      	movs	r3, #25
 8003742:	2201      	movs	r2, #1
 8003744:	490f      	ldr	r1, [pc, #60]	@ (8003784 <HAL_I2C_IsDeviceReady+0x254>)
 8003746:	68f8      	ldr	r0, [r7, #12]
 8003748:	f000 f8a2 	bl	8003890 <I2C_WaitOnFlagUntilTimeout>
 800374c:	4603      	mov	r3, r0
 800374e:	2b00      	cmp	r3, #0
 8003750:	d001      	beq.n	8003756 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003752:	2301      	movs	r3, #1
 8003754:	e012      	b.n	800377c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003756:	69bb      	ldr	r3, [r7, #24]
 8003758:	3301      	adds	r3, #1
 800375a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800375c:	69ba      	ldr	r2, [r7, #24]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	429a      	cmp	r2, r3
 8003762:	f4ff af32 	bcc.w	80035ca <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	2220      	movs	r2, #32
 800376a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	2200      	movs	r2, #0
 8003772:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	e000      	b.n	800377c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800377a:	2302      	movs	r3, #2
  }
}
 800377c:	4618      	mov	r0, r3
 800377e:	3720      	adds	r7, #32
 8003780:	46bd      	mov	sp, r7
 8003782:	bd80      	pop	{r7, pc}
 8003784:	00100002 	.word	0x00100002
 8003788:	ffff0000 	.word	0xffff0000

0800378c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b088      	sub	sp, #32
 8003790:	af02      	add	r7, sp, #8
 8003792:	60f8      	str	r0, [r7, #12]
 8003794:	607a      	str	r2, [r7, #4]
 8003796:	603b      	str	r3, [r7, #0]
 8003798:	460b      	mov	r3, r1
 800379a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037a0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	2b08      	cmp	r3, #8
 80037a6:	d006      	beq.n	80037b6 <I2C_MasterRequestWrite+0x2a>
 80037a8:	697b      	ldr	r3, [r7, #20]
 80037aa:	2b01      	cmp	r3, #1
 80037ac:	d003      	beq.n	80037b6 <I2C_MasterRequestWrite+0x2a>
 80037ae:	697b      	ldr	r3, [r7, #20]
 80037b0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80037b4:	d108      	bne.n	80037c8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	681a      	ldr	r2, [r3, #0]
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80037c4:	601a      	str	r2, [r3, #0]
 80037c6:	e00b      	b.n	80037e0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037cc:	2b12      	cmp	r3, #18
 80037ce:	d107      	bne.n	80037e0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80037de:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	9300      	str	r3, [sp, #0]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2200      	movs	r2, #0
 80037e8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80037ec:	68f8      	ldr	r0, [r7, #12]
 80037ee:	f000 f84f 	bl	8003890 <I2C_WaitOnFlagUntilTimeout>
 80037f2:	4603      	mov	r3, r0
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d00d      	beq.n	8003814 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003802:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003806:	d103      	bne.n	8003810 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800380e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003810:	2303      	movs	r3, #3
 8003812:	e035      	b.n	8003880 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	691b      	ldr	r3, [r3, #16]
 8003818:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800381c:	d108      	bne.n	8003830 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800381e:	897b      	ldrh	r3, [r7, #10]
 8003820:	b2db      	uxtb	r3, r3
 8003822:	461a      	mov	r2, r3
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800382c:	611a      	str	r2, [r3, #16]
 800382e:	e01b      	b.n	8003868 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003830:	897b      	ldrh	r3, [r7, #10]
 8003832:	11db      	asrs	r3, r3, #7
 8003834:	b2db      	uxtb	r3, r3
 8003836:	f003 0306 	and.w	r3, r3, #6
 800383a:	b2db      	uxtb	r3, r3
 800383c:	f063 030f 	orn	r3, r3, #15
 8003840:	b2da      	uxtb	r2, r3
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	687a      	ldr	r2, [r7, #4]
 800384c:	490e      	ldr	r1, [pc, #56]	@ (8003888 <I2C_MasterRequestWrite+0xfc>)
 800384e:	68f8      	ldr	r0, [r7, #12]
 8003850:	f000 f898 	bl	8003984 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003854:	4603      	mov	r3, r0
 8003856:	2b00      	cmp	r3, #0
 8003858:	d001      	beq.n	800385e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	e010      	b.n	8003880 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800385e:	897b      	ldrh	r3, [r7, #10]
 8003860:	b2da      	uxtb	r2, r3
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	687a      	ldr	r2, [r7, #4]
 800386c:	4907      	ldr	r1, [pc, #28]	@ (800388c <I2C_MasterRequestWrite+0x100>)
 800386e:	68f8      	ldr	r0, [r7, #12]
 8003870:	f000 f888 	bl	8003984 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003874:	4603      	mov	r3, r0
 8003876:	2b00      	cmp	r3, #0
 8003878:	d001      	beq.n	800387e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	e000      	b.n	8003880 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800387e:	2300      	movs	r3, #0
}
 8003880:	4618      	mov	r0, r3
 8003882:	3718      	adds	r7, #24
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}
 8003888:	00010008 	.word	0x00010008
 800388c:	00010002 	.word	0x00010002

08003890 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b084      	sub	sp, #16
 8003894:	af00      	add	r7, sp, #0
 8003896:	60f8      	str	r0, [r7, #12]
 8003898:	60b9      	str	r1, [r7, #8]
 800389a:	603b      	str	r3, [r7, #0]
 800389c:	4613      	mov	r3, r2
 800389e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80038a0:	e048      	b.n	8003934 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038a8:	d044      	beq.n	8003934 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038aa:	f7fe fc3b 	bl	8002124 <HAL_GetTick>
 80038ae:	4602      	mov	r2, r0
 80038b0:	69bb      	ldr	r3, [r7, #24]
 80038b2:	1ad3      	subs	r3, r2, r3
 80038b4:	683a      	ldr	r2, [r7, #0]
 80038b6:	429a      	cmp	r2, r3
 80038b8:	d302      	bcc.n	80038c0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d139      	bne.n	8003934 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	0c1b      	lsrs	r3, r3, #16
 80038c4:	b2db      	uxtb	r3, r3
 80038c6:	2b01      	cmp	r3, #1
 80038c8:	d10d      	bne.n	80038e6 <I2C_WaitOnFlagUntilTimeout+0x56>
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	695b      	ldr	r3, [r3, #20]
 80038d0:	43da      	mvns	r2, r3
 80038d2:	68bb      	ldr	r3, [r7, #8]
 80038d4:	4013      	ands	r3, r2
 80038d6:	b29b      	uxth	r3, r3
 80038d8:	2b00      	cmp	r3, #0
 80038da:	bf0c      	ite	eq
 80038dc:	2301      	moveq	r3, #1
 80038de:	2300      	movne	r3, #0
 80038e0:	b2db      	uxtb	r3, r3
 80038e2:	461a      	mov	r2, r3
 80038e4:	e00c      	b.n	8003900 <I2C_WaitOnFlagUntilTimeout+0x70>
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	699b      	ldr	r3, [r3, #24]
 80038ec:	43da      	mvns	r2, r3
 80038ee:	68bb      	ldr	r3, [r7, #8]
 80038f0:	4013      	ands	r3, r2
 80038f2:	b29b      	uxth	r3, r3
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	bf0c      	ite	eq
 80038f8:	2301      	moveq	r3, #1
 80038fa:	2300      	movne	r3, #0
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	461a      	mov	r2, r3
 8003900:	79fb      	ldrb	r3, [r7, #7]
 8003902:	429a      	cmp	r2, r3
 8003904:	d116      	bne.n	8003934 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	2200      	movs	r2, #0
 800390a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	2220      	movs	r2, #32
 8003910:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	2200      	movs	r2, #0
 8003918:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003920:	f043 0220 	orr.w	r2, r3, #32
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	2200      	movs	r2, #0
 800392c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	e023      	b.n	800397c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	0c1b      	lsrs	r3, r3, #16
 8003938:	b2db      	uxtb	r3, r3
 800393a:	2b01      	cmp	r3, #1
 800393c:	d10d      	bne.n	800395a <I2C_WaitOnFlagUntilTimeout+0xca>
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	695b      	ldr	r3, [r3, #20]
 8003944:	43da      	mvns	r2, r3
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	4013      	ands	r3, r2
 800394a:	b29b      	uxth	r3, r3
 800394c:	2b00      	cmp	r3, #0
 800394e:	bf0c      	ite	eq
 8003950:	2301      	moveq	r3, #1
 8003952:	2300      	movne	r3, #0
 8003954:	b2db      	uxtb	r3, r3
 8003956:	461a      	mov	r2, r3
 8003958:	e00c      	b.n	8003974 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	699b      	ldr	r3, [r3, #24]
 8003960:	43da      	mvns	r2, r3
 8003962:	68bb      	ldr	r3, [r7, #8]
 8003964:	4013      	ands	r3, r2
 8003966:	b29b      	uxth	r3, r3
 8003968:	2b00      	cmp	r3, #0
 800396a:	bf0c      	ite	eq
 800396c:	2301      	moveq	r3, #1
 800396e:	2300      	movne	r3, #0
 8003970:	b2db      	uxtb	r3, r3
 8003972:	461a      	mov	r2, r3
 8003974:	79fb      	ldrb	r3, [r7, #7]
 8003976:	429a      	cmp	r2, r3
 8003978:	d093      	beq.n	80038a2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800397a:	2300      	movs	r3, #0
}
 800397c:	4618      	mov	r0, r3
 800397e:	3710      	adds	r7, #16
 8003980:	46bd      	mov	sp, r7
 8003982:	bd80      	pop	{r7, pc}

08003984 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b084      	sub	sp, #16
 8003988:	af00      	add	r7, sp, #0
 800398a:	60f8      	str	r0, [r7, #12]
 800398c:	60b9      	str	r1, [r7, #8]
 800398e:	607a      	str	r2, [r7, #4]
 8003990:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003992:	e071      	b.n	8003a78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	695b      	ldr	r3, [r3, #20]
 800399a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800399e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039a2:	d123      	bne.n	80039ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	681a      	ldr	r2, [r3, #0]
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039b2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80039bc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	2200      	movs	r2, #0
 80039c2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2220      	movs	r2, #32
 80039c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2200      	movs	r2, #0
 80039d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039d8:	f043 0204 	orr.w	r2, r3, #4
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2200      	movs	r2, #0
 80039e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80039e8:	2301      	movs	r3, #1
 80039ea:	e067      	b.n	8003abc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039f2:	d041      	beq.n	8003a78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039f4:	f7fe fb96 	bl	8002124 <HAL_GetTick>
 80039f8:	4602      	mov	r2, r0
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	1ad3      	subs	r3, r2, r3
 80039fe:	687a      	ldr	r2, [r7, #4]
 8003a00:	429a      	cmp	r2, r3
 8003a02:	d302      	bcc.n	8003a0a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d136      	bne.n	8003a78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003a0a:	68bb      	ldr	r3, [r7, #8]
 8003a0c:	0c1b      	lsrs	r3, r3, #16
 8003a0e:	b2db      	uxtb	r3, r3
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	d10c      	bne.n	8003a2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	695b      	ldr	r3, [r3, #20]
 8003a1a:	43da      	mvns	r2, r3
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	4013      	ands	r3, r2
 8003a20:	b29b      	uxth	r3, r3
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	bf14      	ite	ne
 8003a26:	2301      	movne	r3, #1
 8003a28:	2300      	moveq	r3, #0
 8003a2a:	b2db      	uxtb	r3, r3
 8003a2c:	e00b      	b.n	8003a46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	699b      	ldr	r3, [r3, #24]
 8003a34:	43da      	mvns	r2, r3
 8003a36:	68bb      	ldr	r3, [r7, #8]
 8003a38:	4013      	ands	r3, r2
 8003a3a:	b29b      	uxth	r3, r3
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	bf14      	ite	ne
 8003a40:	2301      	movne	r3, #1
 8003a42:	2300      	moveq	r3, #0
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d016      	beq.n	8003a78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2220      	movs	r2, #32
 8003a54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a64:	f043 0220 	orr.w	r2, r3, #32
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003a74:	2301      	movs	r3, #1
 8003a76:	e021      	b.n	8003abc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	0c1b      	lsrs	r3, r3, #16
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	2b01      	cmp	r3, #1
 8003a80:	d10c      	bne.n	8003a9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	695b      	ldr	r3, [r3, #20]
 8003a88:	43da      	mvns	r2, r3
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	4013      	ands	r3, r2
 8003a8e:	b29b      	uxth	r3, r3
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	bf14      	ite	ne
 8003a94:	2301      	movne	r3, #1
 8003a96:	2300      	moveq	r3, #0
 8003a98:	b2db      	uxtb	r3, r3
 8003a9a:	e00b      	b.n	8003ab4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	699b      	ldr	r3, [r3, #24]
 8003aa2:	43da      	mvns	r2, r3
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	4013      	ands	r3, r2
 8003aa8:	b29b      	uxth	r3, r3
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	bf14      	ite	ne
 8003aae:	2301      	movne	r3, #1
 8003ab0:	2300      	moveq	r3, #0
 8003ab2:	b2db      	uxtb	r3, r3
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	f47f af6d 	bne.w	8003994 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003aba:	2300      	movs	r3, #0
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	3710      	adds	r7, #16
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bd80      	pop	{r7, pc}

08003ac4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b084      	sub	sp, #16
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	60f8      	str	r0, [r7, #12]
 8003acc:	60b9      	str	r1, [r7, #8]
 8003ace:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ad0:	e034      	b.n	8003b3c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003ad2:	68f8      	ldr	r0, [r7, #12]
 8003ad4:	f000 f886 	bl	8003be4 <I2C_IsAcknowledgeFailed>
 8003ad8:	4603      	mov	r3, r0
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d001      	beq.n	8003ae2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003ade:	2301      	movs	r3, #1
 8003ae0:	e034      	b.n	8003b4c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ae8:	d028      	beq.n	8003b3c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003aea:	f7fe fb1b 	bl	8002124 <HAL_GetTick>
 8003aee:	4602      	mov	r2, r0
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	1ad3      	subs	r3, r2, r3
 8003af4:	68ba      	ldr	r2, [r7, #8]
 8003af6:	429a      	cmp	r2, r3
 8003af8:	d302      	bcc.n	8003b00 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d11d      	bne.n	8003b3c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	695b      	ldr	r3, [r3, #20]
 8003b06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b0a:	2b80      	cmp	r3, #128	@ 0x80
 8003b0c:	d016      	beq.n	8003b3c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	2200      	movs	r2, #0
 8003b12:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	2220      	movs	r2, #32
 8003b18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	2200      	movs	r2, #0
 8003b20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b28:	f043 0220 	orr.w	r2, r3, #32
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	2200      	movs	r2, #0
 8003b34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	e007      	b.n	8003b4c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	695b      	ldr	r3, [r3, #20]
 8003b42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b46:	2b80      	cmp	r3, #128	@ 0x80
 8003b48:	d1c3      	bne.n	8003ad2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003b4a:	2300      	movs	r3, #0
}
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	3710      	adds	r7, #16
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bd80      	pop	{r7, pc}

08003b54 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b084      	sub	sp, #16
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	60f8      	str	r0, [r7, #12]
 8003b5c:	60b9      	str	r1, [r7, #8]
 8003b5e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003b60:	e034      	b.n	8003bcc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003b62:	68f8      	ldr	r0, [r7, #12]
 8003b64:	f000 f83e 	bl	8003be4 <I2C_IsAcknowledgeFailed>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d001      	beq.n	8003b72 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	e034      	b.n	8003bdc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b78:	d028      	beq.n	8003bcc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b7a:	f7fe fad3 	bl	8002124 <HAL_GetTick>
 8003b7e:	4602      	mov	r2, r0
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	1ad3      	subs	r3, r2, r3
 8003b84:	68ba      	ldr	r2, [r7, #8]
 8003b86:	429a      	cmp	r2, r3
 8003b88:	d302      	bcc.n	8003b90 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d11d      	bne.n	8003bcc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	695b      	ldr	r3, [r3, #20]
 8003b96:	f003 0304 	and.w	r3, r3, #4
 8003b9a:	2b04      	cmp	r3, #4
 8003b9c:	d016      	beq.n	8003bcc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2220      	movs	r2, #32
 8003ba8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bb8:	f043 0220 	orr.w	r2, r3, #32
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	e007      	b.n	8003bdc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	695b      	ldr	r3, [r3, #20]
 8003bd2:	f003 0304 	and.w	r3, r3, #4
 8003bd6:	2b04      	cmp	r3, #4
 8003bd8:	d1c3      	bne.n	8003b62 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003bda:	2300      	movs	r3, #0
}
 8003bdc:	4618      	mov	r0, r3
 8003bde:	3710      	adds	r7, #16
 8003be0:	46bd      	mov	sp, r7
 8003be2:	bd80      	pop	{r7, pc}

08003be4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003be4:	b480      	push	{r7}
 8003be6:	b083      	sub	sp, #12
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	695b      	ldr	r3, [r3, #20]
 8003bf2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bf6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003bfa:	d11b      	bne.n	8003c34 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003c04:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2220      	movs	r2, #32
 8003c10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2200      	movs	r2, #0
 8003c18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c20:	f043 0204 	orr.w	r2, r3, #4
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003c30:	2301      	movs	r3, #1
 8003c32:	e000      	b.n	8003c36 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003c34:	2300      	movs	r3, #0
}
 8003c36:	4618      	mov	r0, r3
 8003c38:	370c      	adds	r7, #12
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c40:	4770      	bx	lr
	...

08003c44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b084      	sub	sp, #16
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
 8003c4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d101      	bne.n	8003c58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c54:	2301      	movs	r3, #1
 8003c56:	e0cc      	b.n	8003df2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c58:	4b68      	ldr	r3, [pc, #416]	@ (8003dfc <HAL_RCC_ClockConfig+0x1b8>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f003 030f 	and.w	r3, r3, #15
 8003c60:	683a      	ldr	r2, [r7, #0]
 8003c62:	429a      	cmp	r2, r3
 8003c64:	d90c      	bls.n	8003c80 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c66:	4b65      	ldr	r3, [pc, #404]	@ (8003dfc <HAL_RCC_ClockConfig+0x1b8>)
 8003c68:	683a      	ldr	r2, [r7, #0]
 8003c6a:	b2d2      	uxtb	r2, r2
 8003c6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c6e:	4b63      	ldr	r3, [pc, #396]	@ (8003dfc <HAL_RCC_ClockConfig+0x1b8>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f003 030f 	and.w	r3, r3, #15
 8003c76:	683a      	ldr	r2, [r7, #0]
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d001      	beq.n	8003c80 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	e0b8      	b.n	8003df2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f003 0302 	and.w	r3, r3, #2
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d020      	beq.n	8003cce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f003 0304 	and.w	r3, r3, #4
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d005      	beq.n	8003ca4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c98:	4b59      	ldr	r3, [pc, #356]	@ (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	4a58      	ldr	r2, [pc, #352]	@ (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003c9e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003ca2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f003 0308 	and.w	r3, r3, #8
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d005      	beq.n	8003cbc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003cb0:	4b53      	ldr	r3, [pc, #332]	@ (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003cb2:	689b      	ldr	r3, [r3, #8]
 8003cb4:	4a52      	ldr	r2, [pc, #328]	@ (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003cb6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003cba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003cbc:	4b50      	ldr	r3, [pc, #320]	@ (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003cbe:	689b      	ldr	r3, [r3, #8]
 8003cc0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	494d      	ldr	r1, [pc, #308]	@ (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f003 0301 	and.w	r3, r3, #1
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d044      	beq.n	8003d64 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	d107      	bne.n	8003cf2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ce2:	4b47      	ldr	r3, [pc, #284]	@ (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d119      	bne.n	8003d22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e07f      	b.n	8003df2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	2b02      	cmp	r3, #2
 8003cf8:	d003      	beq.n	8003d02 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003cfe:	2b03      	cmp	r3, #3
 8003d00:	d107      	bne.n	8003d12 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d02:	4b3f      	ldr	r3, [pc, #252]	@ (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d109      	bne.n	8003d22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	e06f      	b.n	8003df2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d12:	4b3b      	ldr	r3, [pc, #236]	@ (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f003 0302 	and.w	r3, r3, #2
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d101      	bne.n	8003d22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	e067      	b.n	8003df2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d22:	4b37      	ldr	r3, [pc, #220]	@ (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003d24:	689b      	ldr	r3, [r3, #8]
 8003d26:	f023 0203 	bic.w	r2, r3, #3
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	4934      	ldr	r1, [pc, #208]	@ (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003d30:	4313      	orrs	r3, r2
 8003d32:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d34:	f7fe f9f6 	bl	8002124 <HAL_GetTick>
 8003d38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d3a:	e00a      	b.n	8003d52 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d3c:	f7fe f9f2 	bl	8002124 <HAL_GetTick>
 8003d40:	4602      	mov	r2, r0
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	1ad3      	subs	r3, r2, r3
 8003d46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d901      	bls.n	8003d52 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003d4e:	2303      	movs	r3, #3
 8003d50:	e04f      	b.n	8003df2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d52:	4b2b      	ldr	r3, [pc, #172]	@ (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	f003 020c 	and.w	r2, r3, #12
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	009b      	lsls	r3, r3, #2
 8003d60:	429a      	cmp	r2, r3
 8003d62:	d1eb      	bne.n	8003d3c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d64:	4b25      	ldr	r3, [pc, #148]	@ (8003dfc <HAL_RCC_ClockConfig+0x1b8>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f003 030f 	and.w	r3, r3, #15
 8003d6c:	683a      	ldr	r2, [r7, #0]
 8003d6e:	429a      	cmp	r2, r3
 8003d70:	d20c      	bcs.n	8003d8c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d72:	4b22      	ldr	r3, [pc, #136]	@ (8003dfc <HAL_RCC_ClockConfig+0x1b8>)
 8003d74:	683a      	ldr	r2, [r7, #0]
 8003d76:	b2d2      	uxtb	r2, r2
 8003d78:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d7a:	4b20      	ldr	r3, [pc, #128]	@ (8003dfc <HAL_RCC_ClockConfig+0x1b8>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f003 030f 	and.w	r3, r3, #15
 8003d82:	683a      	ldr	r2, [r7, #0]
 8003d84:	429a      	cmp	r2, r3
 8003d86:	d001      	beq.n	8003d8c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	e032      	b.n	8003df2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f003 0304 	and.w	r3, r3, #4
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d008      	beq.n	8003daa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d98:	4b19      	ldr	r3, [pc, #100]	@ (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003d9a:	689b      	ldr	r3, [r3, #8]
 8003d9c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	68db      	ldr	r3, [r3, #12]
 8003da4:	4916      	ldr	r1, [pc, #88]	@ (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003da6:	4313      	orrs	r3, r2
 8003da8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f003 0308 	and.w	r3, r3, #8
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d009      	beq.n	8003dca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003db6:	4b12      	ldr	r3, [pc, #72]	@ (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003db8:	689b      	ldr	r3, [r3, #8]
 8003dba:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	691b      	ldr	r3, [r3, #16]
 8003dc2:	00db      	lsls	r3, r3, #3
 8003dc4:	490e      	ldr	r1, [pc, #56]	@ (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003dca:	f000 f855 	bl	8003e78 <HAL_RCC_GetSysClockFreq>
 8003dce:	4602      	mov	r2, r0
 8003dd0:	4b0b      	ldr	r3, [pc, #44]	@ (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	091b      	lsrs	r3, r3, #4
 8003dd6:	f003 030f 	and.w	r3, r3, #15
 8003dda:	490a      	ldr	r1, [pc, #40]	@ (8003e04 <HAL_RCC_ClockConfig+0x1c0>)
 8003ddc:	5ccb      	ldrb	r3, [r1, r3]
 8003dde:	fa22 f303 	lsr.w	r3, r2, r3
 8003de2:	4a09      	ldr	r2, [pc, #36]	@ (8003e08 <HAL_RCC_ClockConfig+0x1c4>)
 8003de4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003de6:	4b09      	ldr	r3, [pc, #36]	@ (8003e0c <HAL_RCC_ClockConfig+0x1c8>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4618      	mov	r0, r3
 8003dec:	f7fe f956 	bl	800209c <HAL_InitTick>

  return HAL_OK;
 8003df0:	2300      	movs	r3, #0
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	3710      	adds	r7, #16
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}
 8003dfa:	bf00      	nop
 8003dfc:	40023c00 	.word	0x40023c00
 8003e00:	40023800 	.word	0x40023800
 8003e04:	0800aad8 	.word	0x0800aad8
 8003e08:	20000008 	.word	0x20000008
 8003e0c:	2000000c 	.word	0x2000000c

08003e10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e10:	b480      	push	{r7}
 8003e12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e14:	4b03      	ldr	r3, [pc, #12]	@ (8003e24 <HAL_RCC_GetHCLKFreq+0x14>)
 8003e16:	681b      	ldr	r3, [r3, #0]
}
 8003e18:	4618      	mov	r0, r3
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e20:	4770      	bx	lr
 8003e22:	bf00      	nop
 8003e24:	20000008 	.word	0x20000008

08003e28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003e2c:	f7ff fff0 	bl	8003e10 <HAL_RCC_GetHCLKFreq>
 8003e30:	4602      	mov	r2, r0
 8003e32:	4b05      	ldr	r3, [pc, #20]	@ (8003e48 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e34:	689b      	ldr	r3, [r3, #8]
 8003e36:	0a9b      	lsrs	r3, r3, #10
 8003e38:	f003 0307 	and.w	r3, r3, #7
 8003e3c:	4903      	ldr	r1, [pc, #12]	@ (8003e4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e3e:	5ccb      	ldrb	r3, [r1, r3]
 8003e40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	bd80      	pop	{r7, pc}
 8003e48:	40023800 	.word	0x40023800
 8003e4c:	0800aae8 	.word	0x0800aae8

08003e50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003e54:	f7ff ffdc 	bl	8003e10 <HAL_RCC_GetHCLKFreq>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	4b05      	ldr	r3, [pc, #20]	@ (8003e70 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003e5c:	689b      	ldr	r3, [r3, #8]
 8003e5e:	0b5b      	lsrs	r3, r3, #13
 8003e60:	f003 0307 	and.w	r3, r3, #7
 8003e64:	4903      	ldr	r1, [pc, #12]	@ (8003e74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e66:	5ccb      	ldrb	r3, [r1, r3]
 8003e68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	bd80      	pop	{r7, pc}
 8003e70:	40023800 	.word	0x40023800
 8003e74:	0800aae8 	.word	0x0800aae8

08003e78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e7c:	b0ae      	sub	sp, #184	@ 0xb8
 8003e7e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003e80:	2300      	movs	r3, #0
 8003e82:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8003e86:	2300      	movs	r3, #0
 8003e88:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8003e92:	2300      	movs	r3, #0
 8003e94:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8003e98:	2300      	movs	r3, #0
 8003e9a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e9e:	4bcb      	ldr	r3, [pc, #812]	@ (80041cc <HAL_RCC_GetSysClockFreq+0x354>)
 8003ea0:	689b      	ldr	r3, [r3, #8]
 8003ea2:	f003 030c 	and.w	r3, r3, #12
 8003ea6:	2b0c      	cmp	r3, #12
 8003ea8:	f200 8206 	bhi.w	80042b8 <HAL_RCC_GetSysClockFreq+0x440>
 8003eac:	a201      	add	r2, pc, #4	@ (adr r2, 8003eb4 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003eae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eb2:	bf00      	nop
 8003eb4:	08003ee9 	.word	0x08003ee9
 8003eb8:	080042b9 	.word	0x080042b9
 8003ebc:	080042b9 	.word	0x080042b9
 8003ec0:	080042b9 	.word	0x080042b9
 8003ec4:	08003ef1 	.word	0x08003ef1
 8003ec8:	080042b9 	.word	0x080042b9
 8003ecc:	080042b9 	.word	0x080042b9
 8003ed0:	080042b9 	.word	0x080042b9
 8003ed4:	08003ef9 	.word	0x08003ef9
 8003ed8:	080042b9 	.word	0x080042b9
 8003edc:	080042b9 	.word	0x080042b9
 8003ee0:	080042b9 	.word	0x080042b9
 8003ee4:	080040e9 	.word	0x080040e9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003ee8:	4bb9      	ldr	r3, [pc, #740]	@ (80041d0 <HAL_RCC_GetSysClockFreq+0x358>)
 8003eea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003eee:	e1e7      	b.n	80042c0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003ef0:	4bb8      	ldr	r3, [pc, #736]	@ (80041d4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003ef2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003ef6:	e1e3      	b.n	80042c0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003ef8:	4bb4      	ldr	r3, [pc, #720]	@ (80041cc <HAL_RCC_GetSysClockFreq+0x354>)
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003f00:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003f04:	4bb1      	ldr	r3, [pc, #708]	@ (80041cc <HAL_RCC_GetSysClockFreq+0x354>)
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d071      	beq.n	8003ff4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f10:	4bae      	ldr	r3, [pc, #696]	@ (80041cc <HAL_RCC_GetSysClockFreq+0x354>)
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	099b      	lsrs	r3, r3, #6
 8003f16:	2200      	movs	r2, #0
 8003f18:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003f1c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003f20:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003f24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f28:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003f32:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003f36:	4622      	mov	r2, r4
 8003f38:	462b      	mov	r3, r5
 8003f3a:	f04f 0000 	mov.w	r0, #0
 8003f3e:	f04f 0100 	mov.w	r1, #0
 8003f42:	0159      	lsls	r1, r3, #5
 8003f44:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f48:	0150      	lsls	r0, r2, #5
 8003f4a:	4602      	mov	r2, r0
 8003f4c:	460b      	mov	r3, r1
 8003f4e:	4621      	mov	r1, r4
 8003f50:	1a51      	subs	r1, r2, r1
 8003f52:	6439      	str	r1, [r7, #64]	@ 0x40
 8003f54:	4629      	mov	r1, r5
 8003f56:	eb63 0301 	sbc.w	r3, r3, r1
 8003f5a:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f5c:	f04f 0200 	mov.w	r2, #0
 8003f60:	f04f 0300 	mov.w	r3, #0
 8003f64:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003f68:	4649      	mov	r1, r9
 8003f6a:	018b      	lsls	r3, r1, #6
 8003f6c:	4641      	mov	r1, r8
 8003f6e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003f72:	4641      	mov	r1, r8
 8003f74:	018a      	lsls	r2, r1, #6
 8003f76:	4641      	mov	r1, r8
 8003f78:	1a51      	subs	r1, r2, r1
 8003f7a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003f7c:	4649      	mov	r1, r9
 8003f7e:	eb63 0301 	sbc.w	r3, r3, r1
 8003f82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f84:	f04f 0200 	mov.w	r2, #0
 8003f88:	f04f 0300 	mov.w	r3, #0
 8003f8c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8003f90:	4649      	mov	r1, r9
 8003f92:	00cb      	lsls	r3, r1, #3
 8003f94:	4641      	mov	r1, r8
 8003f96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003f9a:	4641      	mov	r1, r8
 8003f9c:	00ca      	lsls	r2, r1, #3
 8003f9e:	4610      	mov	r0, r2
 8003fa0:	4619      	mov	r1, r3
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	4622      	mov	r2, r4
 8003fa6:	189b      	adds	r3, r3, r2
 8003fa8:	633b      	str	r3, [r7, #48]	@ 0x30
 8003faa:	462b      	mov	r3, r5
 8003fac:	460a      	mov	r2, r1
 8003fae:	eb42 0303 	adc.w	r3, r2, r3
 8003fb2:	637b      	str	r3, [r7, #52]	@ 0x34
 8003fb4:	f04f 0200 	mov.w	r2, #0
 8003fb8:	f04f 0300 	mov.w	r3, #0
 8003fbc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003fc0:	4629      	mov	r1, r5
 8003fc2:	024b      	lsls	r3, r1, #9
 8003fc4:	4621      	mov	r1, r4
 8003fc6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003fca:	4621      	mov	r1, r4
 8003fcc:	024a      	lsls	r2, r1, #9
 8003fce:	4610      	mov	r0, r2
 8003fd0:	4619      	mov	r1, r3
 8003fd2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003fdc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003fe0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003fe4:	f7fc fe70 	bl	8000cc8 <__aeabi_uldivmod>
 8003fe8:	4602      	mov	r2, r0
 8003fea:	460b      	mov	r3, r1
 8003fec:	4613      	mov	r3, r2
 8003fee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003ff2:	e067      	b.n	80040c4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ff4:	4b75      	ldr	r3, [pc, #468]	@ (80041cc <HAL_RCC_GetSysClockFreq+0x354>)
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	099b      	lsrs	r3, r3, #6
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004000:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8004004:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004008:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800400c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800400e:	2300      	movs	r3, #0
 8004010:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004012:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8004016:	4622      	mov	r2, r4
 8004018:	462b      	mov	r3, r5
 800401a:	f04f 0000 	mov.w	r0, #0
 800401e:	f04f 0100 	mov.w	r1, #0
 8004022:	0159      	lsls	r1, r3, #5
 8004024:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004028:	0150      	lsls	r0, r2, #5
 800402a:	4602      	mov	r2, r0
 800402c:	460b      	mov	r3, r1
 800402e:	4621      	mov	r1, r4
 8004030:	1a51      	subs	r1, r2, r1
 8004032:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004034:	4629      	mov	r1, r5
 8004036:	eb63 0301 	sbc.w	r3, r3, r1
 800403a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800403c:	f04f 0200 	mov.w	r2, #0
 8004040:	f04f 0300 	mov.w	r3, #0
 8004044:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8004048:	4649      	mov	r1, r9
 800404a:	018b      	lsls	r3, r1, #6
 800404c:	4641      	mov	r1, r8
 800404e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004052:	4641      	mov	r1, r8
 8004054:	018a      	lsls	r2, r1, #6
 8004056:	4641      	mov	r1, r8
 8004058:	ebb2 0a01 	subs.w	sl, r2, r1
 800405c:	4649      	mov	r1, r9
 800405e:	eb63 0b01 	sbc.w	fp, r3, r1
 8004062:	f04f 0200 	mov.w	r2, #0
 8004066:	f04f 0300 	mov.w	r3, #0
 800406a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800406e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004072:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004076:	4692      	mov	sl, r2
 8004078:	469b      	mov	fp, r3
 800407a:	4623      	mov	r3, r4
 800407c:	eb1a 0303 	adds.w	r3, sl, r3
 8004080:	623b      	str	r3, [r7, #32]
 8004082:	462b      	mov	r3, r5
 8004084:	eb4b 0303 	adc.w	r3, fp, r3
 8004088:	627b      	str	r3, [r7, #36]	@ 0x24
 800408a:	f04f 0200 	mov.w	r2, #0
 800408e:	f04f 0300 	mov.w	r3, #0
 8004092:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8004096:	4629      	mov	r1, r5
 8004098:	028b      	lsls	r3, r1, #10
 800409a:	4621      	mov	r1, r4
 800409c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80040a0:	4621      	mov	r1, r4
 80040a2:	028a      	lsls	r2, r1, #10
 80040a4:	4610      	mov	r0, r2
 80040a6:	4619      	mov	r1, r3
 80040a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80040ac:	2200      	movs	r2, #0
 80040ae:	673b      	str	r3, [r7, #112]	@ 0x70
 80040b0:	677a      	str	r2, [r7, #116]	@ 0x74
 80040b2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80040b6:	f7fc fe07 	bl	8000cc8 <__aeabi_uldivmod>
 80040ba:	4602      	mov	r2, r0
 80040bc:	460b      	mov	r3, r1
 80040be:	4613      	mov	r3, r2
 80040c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80040c4:	4b41      	ldr	r3, [pc, #260]	@ (80041cc <HAL_RCC_GetSysClockFreq+0x354>)
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	0c1b      	lsrs	r3, r3, #16
 80040ca:	f003 0303 	and.w	r3, r3, #3
 80040ce:	3301      	adds	r3, #1
 80040d0:	005b      	lsls	r3, r3, #1
 80040d2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80040d6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80040da:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80040de:	fbb2 f3f3 	udiv	r3, r2, r3
 80040e2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80040e6:	e0eb      	b.n	80042c0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80040e8:	4b38      	ldr	r3, [pc, #224]	@ (80041cc <HAL_RCC_GetSysClockFreq+0x354>)
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80040f0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80040f4:	4b35      	ldr	r3, [pc, #212]	@ (80041cc <HAL_RCC_GetSysClockFreq+0x354>)
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d06b      	beq.n	80041d8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004100:	4b32      	ldr	r3, [pc, #200]	@ (80041cc <HAL_RCC_GetSysClockFreq+0x354>)
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	099b      	lsrs	r3, r3, #6
 8004106:	2200      	movs	r2, #0
 8004108:	66bb      	str	r3, [r7, #104]	@ 0x68
 800410a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800410c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800410e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004112:	663b      	str	r3, [r7, #96]	@ 0x60
 8004114:	2300      	movs	r3, #0
 8004116:	667b      	str	r3, [r7, #100]	@ 0x64
 8004118:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800411c:	4622      	mov	r2, r4
 800411e:	462b      	mov	r3, r5
 8004120:	f04f 0000 	mov.w	r0, #0
 8004124:	f04f 0100 	mov.w	r1, #0
 8004128:	0159      	lsls	r1, r3, #5
 800412a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800412e:	0150      	lsls	r0, r2, #5
 8004130:	4602      	mov	r2, r0
 8004132:	460b      	mov	r3, r1
 8004134:	4621      	mov	r1, r4
 8004136:	1a51      	subs	r1, r2, r1
 8004138:	61b9      	str	r1, [r7, #24]
 800413a:	4629      	mov	r1, r5
 800413c:	eb63 0301 	sbc.w	r3, r3, r1
 8004140:	61fb      	str	r3, [r7, #28]
 8004142:	f04f 0200 	mov.w	r2, #0
 8004146:	f04f 0300 	mov.w	r3, #0
 800414a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800414e:	4659      	mov	r1, fp
 8004150:	018b      	lsls	r3, r1, #6
 8004152:	4651      	mov	r1, sl
 8004154:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004158:	4651      	mov	r1, sl
 800415a:	018a      	lsls	r2, r1, #6
 800415c:	4651      	mov	r1, sl
 800415e:	ebb2 0801 	subs.w	r8, r2, r1
 8004162:	4659      	mov	r1, fp
 8004164:	eb63 0901 	sbc.w	r9, r3, r1
 8004168:	f04f 0200 	mov.w	r2, #0
 800416c:	f04f 0300 	mov.w	r3, #0
 8004170:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004174:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004178:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800417c:	4690      	mov	r8, r2
 800417e:	4699      	mov	r9, r3
 8004180:	4623      	mov	r3, r4
 8004182:	eb18 0303 	adds.w	r3, r8, r3
 8004186:	613b      	str	r3, [r7, #16]
 8004188:	462b      	mov	r3, r5
 800418a:	eb49 0303 	adc.w	r3, r9, r3
 800418e:	617b      	str	r3, [r7, #20]
 8004190:	f04f 0200 	mov.w	r2, #0
 8004194:	f04f 0300 	mov.w	r3, #0
 8004198:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800419c:	4629      	mov	r1, r5
 800419e:	024b      	lsls	r3, r1, #9
 80041a0:	4621      	mov	r1, r4
 80041a2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80041a6:	4621      	mov	r1, r4
 80041a8:	024a      	lsls	r2, r1, #9
 80041aa:	4610      	mov	r0, r2
 80041ac:	4619      	mov	r1, r3
 80041ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80041b2:	2200      	movs	r2, #0
 80041b4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80041b6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80041b8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80041bc:	f7fc fd84 	bl	8000cc8 <__aeabi_uldivmod>
 80041c0:	4602      	mov	r2, r0
 80041c2:	460b      	mov	r3, r1
 80041c4:	4613      	mov	r3, r2
 80041c6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80041ca:	e065      	b.n	8004298 <HAL_RCC_GetSysClockFreq+0x420>
 80041cc:	40023800 	.word	0x40023800
 80041d0:	00f42400 	.word	0x00f42400
 80041d4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041d8:	4b3d      	ldr	r3, [pc, #244]	@ (80042d0 <HAL_RCC_GetSysClockFreq+0x458>)
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	099b      	lsrs	r3, r3, #6
 80041de:	2200      	movs	r2, #0
 80041e0:	4618      	mov	r0, r3
 80041e2:	4611      	mov	r1, r2
 80041e4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80041e8:	653b      	str	r3, [r7, #80]	@ 0x50
 80041ea:	2300      	movs	r3, #0
 80041ec:	657b      	str	r3, [r7, #84]	@ 0x54
 80041ee:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80041f2:	4642      	mov	r2, r8
 80041f4:	464b      	mov	r3, r9
 80041f6:	f04f 0000 	mov.w	r0, #0
 80041fa:	f04f 0100 	mov.w	r1, #0
 80041fe:	0159      	lsls	r1, r3, #5
 8004200:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004204:	0150      	lsls	r0, r2, #5
 8004206:	4602      	mov	r2, r0
 8004208:	460b      	mov	r3, r1
 800420a:	4641      	mov	r1, r8
 800420c:	1a51      	subs	r1, r2, r1
 800420e:	60b9      	str	r1, [r7, #8]
 8004210:	4649      	mov	r1, r9
 8004212:	eb63 0301 	sbc.w	r3, r3, r1
 8004216:	60fb      	str	r3, [r7, #12]
 8004218:	f04f 0200 	mov.w	r2, #0
 800421c:	f04f 0300 	mov.w	r3, #0
 8004220:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004224:	4659      	mov	r1, fp
 8004226:	018b      	lsls	r3, r1, #6
 8004228:	4651      	mov	r1, sl
 800422a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800422e:	4651      	mov	r1, sl
 8004230:	018a      	lsls	r2, r1, #6
 8004232:	4651      	mov	r1, sl
 8004234:	1a54      	subs	r4, r2, r1
 8004236:	4659      	mov	r1, fp
 8004238:	eb63 0501 	sbc.w	r5, r3, r1
 800423c:	f04f 0200 	mov.w	r2, #0
 8004240:	f04f 0300 	mov.w	r3, #0
 8004244:	00eb      	lsls	r3, r5, #3
 8004246:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800424a:	00e2      	lsls	r2, r4, #3
 800424c:	4614      	mov	r4, r2
 800424e:	461d      	mov	r5, r3
 8004250:	4643      	mov	r3, r8
 8004252:	18e3      	adds	r3, r4, r3
 8004254:	603b      	str	r3, [r7, #0]
 8004256:	464b      	mov	r3, r9
 8004258:	eb45 0303 	adc.w	r3, r5, r3
 800425c:	607b      	str	r3, [r7, #4]
 800425e:	f04f 0200 	mov.w	r2, #0
 8004262:	f04f 0300 	mov.w	r3, #0
 8004266:	e9d7 4500 	ldrd	r4, r5, [r7]
 800426a:	4629      	mov	r1, r5
 800426c:	028b      	lsls	r3, r1, #10
 800426e:	4621      	mov	r1, r4
 8004270:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004274:	4621      	mov	r1, r4
 8004276:	028a      	lsls	r2, r1, #10
 8004278:	4610      	mov	r0, r2
 800427a:	4619      	mov	r1, r3
 800427c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004280:	2200      	movs	r2, #0
 8004282:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004284:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004286:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800428a:	f7fc fd1d 	bl	8000cc8 <__aeabi_uldivmod>
 800428e:	4602      	mov	r2, r0
 8004290:	460b      	mov	r3, r1
 8004292:	4613      	mov	r3, r2
 8004294:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004298:	4b0d      	ldr	r3, [pc, #52]	@ (80042d0 <HAL_RCC_GetSysClockFreq+0x458>)
 800429a:	685b      	ldr	r3, [r3, #4]
 800429c:	0f1b      	lsrs	r3, r3, #28
 800429e:	f003 0307 	and.w	r3, r3, #7
 80042a2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80042a6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80042aa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80042ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80042b2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80042b6:	e003      	b.n	80042c0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80042b8:	4b06      	ldr	r3, [pc, #24]	@ (80042d4 <HAL_RCC_GetSysClockFreq+0x45c>)
 80042ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80042be:	bf00      	nop
    }
  }
  return sysclockfreq;
 80042c0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80042c4:	4618      	mov	r0, r3
 80042c6:	37b8      	adds	r7, #184	@ 0xb8
 80042c8:	46bd      	mov	sp, r7
 80042ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042ce:	bf00      	nop
 80042d0:	40023800 	.word	0x40023800
 80042d4:	00f42400 	.word	0x00f42400

080042d8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b086      	sub	sp, #24
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d101      	bne.n	80042ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80042e6:	2301      	movs	r3, #1
 80042e8:	e28d      	b.n	8004806 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f003 0301 	and.w	r3, r3, #1
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	f000 8083 	beq.w	80043fe <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80042f8:	4b94      	ldr	r3, [pc, #592]	@ (800454c <HAL_RCC_OscConfig+0x274>)
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	f003 030c 	and.w	r3, r3, #12
 8004300:	2b04      	cmp	r3, #4
 8004302:	d019      	beq.n	8004338 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004304:	4b91      	ldr	r3, [pc, #580]	@ (800454c <HAL_RCC_OscConfig+0x274>)
 8004306:	689b      	ldr	r3, [r3, #8]
 8004308:	f003 030c 	and.w	r3, r3, #12
        || \
 800430c:	2b08      	cmp	r3, #8
 800430e:	d106      	bne.n	800431e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004310:	4b8e      	ldr	r3, [pc, #568]	@ (800454c <HAL_RCC_OscConfig+0x274>)
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004318:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800431c:	d00c      	beq.n	8004338 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800431e:	4b8b      	ldr	r3, [pc, #556]	@ (800454c <HAL_RCC_OscConfig+0x274>)
 8004320:	689b      	ldr	r3, [r3, #8]
 8004322:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004326:	2b0c      	cmp	r3, #12
 8004328:	d112      	bne.n	8004350 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800432a:	4b88      	ldr	r3, [pc, #544]	@ (800454c <HAL_RCC_OscConfig+0x274>)
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004332:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004336:	d10b      	bne.n	8004350 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004338:	4b84      	ldr	r3, [pc, #528]	@ (800454c <HAL_RCC_OscConfig+0x274>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004340:	2b00      	cmp	r3, #0
 8004342:	d05b      	beq.n	80043fc <HAL_RCC_OscConfig+0x124>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d157      	bne.n	80043fc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800434c:	2301      	movs	r3, #1
 800434e:	e25a      	b.n	8004806 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004358:	d106      	bne.n	8004368 <HAL_RCC_OscConfig+0x90>
 800435a:	4b7c      	ldr	r3, [pc, #496]	@ (800454c <HAL_RCC_OscConfig+0x274>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4a7b      	ldr	r2, [pc, #492]	@ (800454c <HAL_RCC_OscConfig+0x274>)
 8004360:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004364:	6013      	str	r3, [r2, #0]
 8004366:	e01d      	b.n	80043a4 <HAL_RCC_OscConfig+0xcc>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004370:	d10c      	bne.n	800438c <HAL_RCC_OscConfig+0xb4>
 8004372:	4b76      	ldr	r3, [pc, #472]	@ (800454c <HAL_RCC_OscConfig+0x274>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a75      	ldr	r2, [pc, #468]	@ (800454c <HAL_RCC_OscConfig+0x274>)
 8004378:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800437c:	6013      	str	r3, [r2, #0]
 800437e:	4b73      	ldr	r3, [pc, #460]	@ (800454c <HAL_RCC_OscConfig+0x274>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4a72      	ldr	r2, [pc, #456]	@ (800454c <HAL_RCC_OscConfig+0x274>)
 8004384:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004388:	6013      	str	r3, [r2, #0]
 800438a:	e00b      	b.n	80043a4 <HAL_RCC_OscConfig+0xcc>
 800438c:	4b6f      	ldr	r3, [pc, #444]	@ (800454c <HAL_RCC_OscConfig+0x274>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a6e      	ldr	r2, [pc, #440]	@ (800454c <HAL_RCC_OscConfig+0x274>)
 8004392:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004396:	6013      	str	r3, [r2, #0]
 8004398:	4b6c      	ldr	r3, [pc, #432]	@ (800454c <HAL_RCC_OscConfig+0x274>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a6b      	ldr	r2, [pc, #428]	@ (800454c <HAL_RCC_OscConfig+0x274>)
 800439e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80043a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d013      	beq.n	80043d4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043ac:	f7fd feba 	bl	8002124 <HAL_GetTick>
 80043b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043b2:	e008      	b.n	80043c6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043b4:	f7fd feb6 	bl	8002124 <HAL_GetTick>
 80043b8:	4602      	mov	r2, r0
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	1ad3      	subs	r3, r2, r3
 80043be:	2b64      	cmp	r3, #100	@ 0x64
 80043c0:	d901      	bls.n	80043c6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80043c2:	2303      	movs	r3, #3
 80043c4:	e21f      	b.n	8004806 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043c6:	4b61      	ldr	r3, [pc, #388]	@ (800454c <HAL_RCC_OscConfig+0x274>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d0f0      	beq.n	80043b4 <HAL_RCC_OscConfig+0xdc>
 80043d2:	e014      	b.n	80043fe <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043d4:	f7fd fea6 	bl	8002124 <HAL_GetTick>
 80043d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043da:	e008      	b.n	80043ee <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043dc:	f7fd fea2 	bl	8002124 <HAL_GetTick>
 80043e0:	4602      	mov	r2, r0
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	1ad3      	subs	r3, r2, r3
 80043e6:	2b64      	cmp	r3, #100	@ 0x64
 80043e8:	d901      	bls.n	80043ee <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80043ea:	2303      	movs	r3, #3
 80043ec:	e20b      	b.n	8004806 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043ee:	4b57      	ldr	r3, [pc, #348]	@ (800454c <HAL_RCC_OscConfig+0x274>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d1f0      	bne.n	80043dc <HAL_RCC_OscConfig+0x104>
 80043fa:	e000      	b.n	80043fe <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f003 0302 	and.w	r3, r3, #2
 8004406:	2b00      	cmp	r3, #0
 8004408:	d06f      	beq.n	80044ea <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800440a:	4b50      	ldr	r3, [pc, #320]	@ (800454c <HAL_RCC_OscConfig+0x274>)
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	f003 030c 	and.w	r3, r3, #12
 8004412:	2b00      	cmp	r3, #0
 8004414:	d017      	beq.n	8004446 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004416:	4b4d      	ldr	r3, [pc, #308]	@ (800454c <HAL_RCC_OscConfig+0x274>)
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	f003 030c 	and.w	r3, r3, #12
        || \
 800441e:	2b08      	cmp	r3, #8
 8004420:	d105      	bne.n	800442e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004422:	4b4a      	ldr	r3, [pc, #296]	@ (800454c <HAL_RCC_OscConfig+0x274>)
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800442a:	2b00      	cmp	r3, #0
 800442c:	d00b      	beq.n	8004446 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800442e:	4b47      	ldr	r3, [pc, #284]	@ (800454c <HAL_RCC_OscConfig+0x274>)
 8004430:	689b      	ldr	r3, [r3, #8]
 8004432:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004436:	2b0c      	cmp	r3, #12
 8004438:	d11c      	bne.n	8004474 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800443a:	4b44      	ldr	r3, [pc, #272]	@ (800454c <HAL_RCC_OscConfig+0x274>)
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004442:	2b00      	cmp	r3, #0
 8004444:	d116      	bne.n	8004474 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004446:	4b41      	ldr	r3, [pc, #260]	@ (800454c <HAL_RCC_OscConfig+0x274>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f003 0302 	and.w	r3, r3, #2
 800444e:	2b00      	cmp	r3, #0
 8004450:	d005      	beq.n	800445e <HAL_RCC_OscConfig+0x186>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	68db      	ldr	r3, [r3, #12]
 8004456:	2b01      	cmp	r3, #1
 8004458:	d001      	beq.n	800445e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800445a:	2301      	movs	r3, #1
 800445c:	e1d3      	b.n	8004806 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800445e:	4b3b      	ldr	r3, [pc, #236]	@ (800454c <HAL_RCC_OscConfig+0x274>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	691b      	ldr	r3, [r3, #16]
 800446a:	00db      	lsls	r3, r3, #3
 800446c:	4937      	ldr	r1, [pc, #220]	@ (800454c <HAL_RCC_OscConfig+0x274>)
 800446e:	4313      	orrs	r3, r2
 8004470:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004472:	e03a      	b.n	80044ea <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	68db      	ldr	r3, [r3, #12]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d020      	beq.n	80044be <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800447c:	4b34      	ldr	r3, [pc, #208]	@ (8004550 <HAL_RCC_OscConfig+0x278>)
 800447e:	2201      	movs	r2, #1
 8004480:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004482:	f7fd fe4f 	bl	8002124 <HAL_GetTick>
 8004486:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004488:	e008      	b.n	800449c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800448a:	f7fd fe4b 	bl	8002124 <HAL_GetTick>
 800448e:	4602      	mov	r2, r0
 8004490:	693b      	ldr	r3, [r7, #16]
 8004492:	1ad3      	subs	r3, r2, r3
 8004494:	2b02      	cmp	r3, #2
 8004496:	d901      	bls.n	800449c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004498:	2303      	movs	r3, #3
 800449a:	e1b4      	b.n	8004806 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800449c:	4b2b      	ldr	r3, [pc, #172]	@ (800454c <HAL_RCC_OscConfig+0x274>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f003 0302 	and.w	r3, r3, #2
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d0f0      	beq.n	800448a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044a8:	4b28      	ldr	r3, [pc, #160]	@ (800454c <HAL_RCC_OscConfig+0x274>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	691b      	ldr	r3, [r3, #16]
 80044b4:	00db      	lsls	r3, r3, #3
 80044b6:	4925      	ldr	r1, [pc, #148]	@ (800454c <HAL_RCC_OscConfig+0x274>)
 80044b8:	4313      	orrs	r3, r2
 80044ba:	600b      	str	r3, [r1, #0]
 80044bc:	e015      	b.n	80044ea <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044be:	4b24      	ldr	r3, [pc, #144]	@ (8004550 <HAL_RCC_OscConfig+0x278>)
 80044c0:	2200      	movs	r2, #0
 80044c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044c4:	f7fd fe2e 	bl	8002124 <HAL_GetTick>
 80044c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044ca:	e008      	b.n	80044de <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044cc:	f7fd fe2a 	bl	8002124 <HAL_GetTick>
 80044d0:	4602      	mov	r2, r0
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	1ad3      	subs	r3, r2, r3
 80044d6:	2b02      	cmp	r3, #2
 80044d8:	d901      	bls.n	80044de <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80044da:	2303      	movs	r3, #3
 80044dc:	e193      	b.n	8004806 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044de:	4b1b      	ldr	r3, [pc, #108]	@ (800454c <HAL_RCC_OscConfig+0x274>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f003 0302 	and.w	r3, r3, #2
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d1f0      	bne.n	80044cc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f003 0308 	and.w	r3, r3, #8
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d036      	beq.n	8004564 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	695b      	ldr	r3, [r3, #20]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d016      	beq.n	800452c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80044fe:	4b15      	ldr	r3, [pc, #84]	@ (8004554 <HAL_RCC_OscConfig+0x27c>)
 8004500:	2201      	movs	r2, #1
 8004502:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004504:	f7fd fe0e 	bl	8002124 <HAL_GetTick>
 8004508:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800450a:	e008      	b.n	800451e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800450c:	f7fd fe0a 	bl	8002124 <HAL_GetTick>
 8004510:	4602      	mov	r2, r0
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	1ad3      	subs	r3, r2, r3
 8004516:	2b02      	cmp	r3, #2
 8004518:	d901      	bls.n	800451e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800451a:	2303      	movs	r3, #3
 800451c:	e173      	b.n	8004806 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800451e:	4b0b      	ldr	r3, [pc, #44]	@ (800454c <HAL_RCC_OscConfig+0x274>)
 8004520:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004522:	f003 0302 	and.w	r3, r3, #2
 8004526:	2b00      	cmp	r3, #0
 8004528:	d0f0      	beq.n	800450c <HAL_RCC_OscConfig+0x234>
 800452a:	e01b      	b.n	8004564 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800452c:	4b09      	ldr	r3, [pc, #36]	@ (8004554 <HAL_RCC_OscConfig+0x27c>)
 800452e:	2200      	movs	r2, #0
 8004530:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004532:	f7fd fdf7 	bl	8002124 <HAL_GetTick>
 8004536:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004538:	e00e      	b.n	8004558 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800453a:	f7fd fdf3 	bl	8002124 <HAL_GetTick>
 800453e:	4602      	mov	r2, r0
 8004540:	693b      	ldr	r3, [r7, #16]
 8004542:	1ad3      	subs	r3, r2, r3
 8004544:	2b02      	cmp	r3, #2
 8004546:	d907      	bls.n	8004558 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004548:	2303      	movs	r3, #3
 800454a:	e15c      	b.n	8004806 <HAL_RCC_OscConfig+0x52e>
 800454c:	40023800 	.word	0x40023800
 8004550:	42470000 	.word	0x42470000
 8004554:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004558:	4b8a      	ldr	r3, [pc, #552]	@ (8004784 <HAL_RCC_OscConfig+0x4ac>)
 800455a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800455c:	f003 0302 	and.w	r3, r3, #2
 8004560:	2b00      	cmp	r3, #0
 8004562:	d1ea      	bne.n	800453a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f003 0304 	and.w	r3, r3, #4
 800456c:	2b00      	cmp	r3, #0
 800456e:	f000 8097 	beq.w	80046a0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004572:	2300      	movs	r3, #0
 8004574:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004576:	4b83      	ldr	r3, [pc, #524]	@ (8004784 <HAL_RCC_OscConfig+0x4ac>)
 8004578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800457a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800457e:	2b00      	cmp	r3, #0
 8004580:	d10f      	bne.n	80045a2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004582:	2300      	movs	r3, #0
 8004584:	60bb      	str	r3, [r7, #8]
 8004586:	4b7f      	ldr	r3, [pc, #508]	@ (8004784 <HAL_RCC_OscConfig+0x4ac>)
 8004588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800458a:	4a7e      	ldr	r2, [pc, #504]	@ (8004784 <HAL_RCC_OscConfig+0x4ac>)
 800458c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004590:	6413      	str	r3, [r2, #64]	@ 0x40
 8004592:	4b7c      	ldr	r3, [pc, #496]	@ (8004784 <HAL_RCC_OscConfig+0x4ac>)
 8004594:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004596:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800459a:	60bb      	str	r3, [r7, #8]
 800459c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800459e:	2301      	movs	r3, #1
 80045a0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045a2:	4b79      	ldr	r3, [pc, #484]	@ (8004788 <HAL_RCC_OscConfig+0x4b0>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d118      	bne.n	80045e0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80045ae:	4b76      	ldr	r3, [pc, #472]	@ (8004788 <HAL_RCC_OscConfig+0x4b0>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4a75      	ldr	r2, [pc, #468]	@ (8004788 <HAL_RCC_OscConfig+0x4b0>)
 80045b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045ba:	f7fd fdb3 	bl	8002124 <HAL_GetTick>
 80045be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045c0:	e008      	b.n	80045d4 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045c2:	f7fd fdaf 	bl	8002124 <HAL_GetTick>
 80045c6:	4602      	mov	r2, r0
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	1ad3      	subs	r3, r2, r3
 80045cc:	2b02      	cmp	r3, #2
 80045ce:	d901      	bls.n	80045d4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80045d0:	2303      	movs	r3, #3
 80045d2:	e118      	b.n	8004806 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045d4:	4b6c      	ldr	r3, [pc, #432]	@ (8004788 <HAL_RCC_OscConfig+0x4b0>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d0f0      	beq.n	80045c2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	689b      	ldr	r3, [r3, #8]
 80045e4:	2b01      	cmp	r3, #1
 80045e6:	d106      	bne.n	80045f6 <HAL_RCC_OscConfig+0x31e>
 80045e8:	4b66      	ldr	r3, [pc, #408]	@ (8004784 <HAL_RCC_OscConfig+0x4ac>)
 80045ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045ec:	4a65      	ldr	r2, [pc, #404]	@ (8004784 <HAL_RCC_OscConfig+0x4ac>)
 80045ee:	f043 0301 	orr.w	r3, r3, #1
 80045f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80045f4:	e01c      	b.n	8004630 <HAL_RCC_OscConfig+0x358>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	689b      	ldr	r3, [r3, #8]
 80045fa:	2b05      	cmp	r3, #5
 80045fc:	d10c      	bne.n	8004618 <HAL_RCC_OscConfig+0x340>
 80045fe:	4b61      	ldr	r3, [pc, #388]	@ (8004784 <HAL_RCC_OscConfig+0x4ac>)
 8004600:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004602:	4a60      	ldr	r2, [pc, #384]	@ (8004784 <HAL_RCC_OscConfig+0x4ac>)
 8004604:	f043 0304 	orr.w	r3, r3, #4
 8004608:	6713      	str	r3, [r2, #112]	@ 0x70
 800460a:	4b5e      	ldr	r3, [pc, #376]	@ (8004784 <HAL_RCC_OscConfig+0x4ac>)
 800460c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800460e:	4a5d      	ldr	r2, [pc, #372]	@ (8004784 <HAL_RCC_OscConfig+0x4ac>)
 8004610:	f043 0301 	orr.w	r3, r3, #1
 8004614:	6713      	str	r3, [r2, #112]	@ 0x70
 8004616:	e00b      	b.n	8004630 <HAL_RCC_OscConfig+0x358>
 8004618:	4b5a      	ldr	r3, [pc, #360]	@ (8004784 <HAL_RCC_OscConfig+0x4ac>)
 800461a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800461c:	4a59      	ldr	r2, [pc, #356]	@ (8004784 <HAL_RCC_OscConfig+0x4ac>)
 800461e:	f023 0301 	bic.w	r3, r3, #1
 8004622:	6713      	str	r3, [r2, #112]	@ 0x70
 8004624:	4b57      	ldr	r3, [pc, #348]	@ (8004784 <HAL_RCC_OscConfig+0x4ac>)
 8004626:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004628:	4a56      	ldr	r2, [pc, #344]	@ (8004784 <HAL_RCC_OscConfig+0x4ac>)
 800462a:	f023 0304 	bic.w	r3, r3, #4
 800462e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d015      	beq.n	8004664 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004638:	f7fd fd74 	bl	8002124 <HAL_GetTick>
 800463c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800463e:	e00a      	b.n	8004656 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004640:	f7fd fd70 	bl	8002124 <HAL_GetTick>
 8004644:	4602      	mov	r2, r0
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	1ad3      	subs	r3, r2, r3
 800464a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800464e:	4293      	cmp	r3, r2
 8004650:	d901      	bls.n	8004656 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004652:	2303      	movs	r3, #3
 8004654:	e0d7      	b.n	8004806 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004656:	4b4b      	ldr	r3, [pc, #300]	@ (8004784 <HAL_RCC_OscConfig+0x4ac>)
 8004658:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800465a:	f003 0302 	and.w	r3, r3, #2
 800465e:	2b00      	cmp	r3, #0
 8004660:	d0ee      	beq.n	8004640 <HAL_RCC_OscConfig+0x368>
 8004662:	e014      	b.n	800468e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004664:	f7fd fd5e 	bl	8002124 <HAL_GetTick>
 8004668:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800466a:	e00a      	b.n	8004682 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800466c:	f7fd fd5a 	bl	8002124 <HAL_GetTick>
 8004670:	4602      	mov	r2, r0
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	1ad3      	subs	r3, r2, r3
 8004676:	f241 3288 	movw	r2, #5000	@ 0x1388
 800467a:	4293      	cmp	r3, r2
 800467c:	d901      	bls.n	8004682 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800467e:	2303      	movs	r3, #3
 8004680:	e0c1      	b.n	8004806 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004682:	4b40      	ldr	r3, [pc, #256]	@ (8004784 <HAL_RCC_OscConfig+0x4ac>)
 8004684:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004686:	f003 0302 	and.w	r3, r3, #2
 800468a:	2b00      	cmp	r3, #0
 800468c:	d1ee      	bne.n	800466c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800468e:	7dfb      	ldrb	r3, [r7, #23]
 8004690:	2b01      	cmp	r3, #1
 8004692:	d105      	bne.n	80046a0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004694:	4b3b      	ldr	r3, [pc, #236]	@ (8004784 <HAL_RCC_OscConfig+0x4ac>)
 8004696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004698:	4a3a      	ldr	r2, [pc, #232]	@ (8004784 <HAL_RCC_OscConfig+0x4ac>)
 800469a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800469e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	699b      	ldr	r3, [r3, #24]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	f000 80ad 	beq.w	8004804 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80046aa:	4b36      	ldr	r3, [pc, #216]	@ (8004784 <HAL_RCC_OscConfig+0x4ac>)
 80046ac:	689b      	ldr	r3, [r3, #8]
 80046ae:	f003 030c 	and.w	r3, r3, #12
 80046b2:	2b08      	cmp	r3, #8
 80046b4:	d060      	beq.n	8004778 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	699b      	ldr	r3, [r3, #24]
 80046ba:	2b02      	cmp	r3, #2
 80046bc:	d145      	bne.n	800474a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046be:	4b33      	ldr	r3, [pc, #204]	@ (800478c <HAL_RCC_OscConfig+0x4b4>)
 80046c0:	2200      	movs	r2, #0
 80046c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046c4:	f7fd fd2e 	bl	8002124 <HAL_GetTick>
 80046c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046ca:	e008      	b.n	80046de <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046cc:	f7fd fd2a 	bl	8002124 <HAL_GetTick>
 80046d0:	4602      	mov	r2, r0
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	1ad3      	subs	r3, r2, r3
 80046d6:	2b02      	cmp	r3, #2
 80046d8:	d901      	bls.n	80046de <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80046da:	2303      	movs	r3, #3
 80046dc:	e093      	b.n	8004806 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046de:	4b29      	ldr	r3, [pc, #164]	@ (8004784 <HAL_RCC_OscConfig+0x4ac>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d1f0      	bne.n	80046cc <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	69da      	ldr	r2, [r3, #28]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6a1b      	ldr	r3, [r3, #32]
 80046f2:	431a      	orrs	r2, r3
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046f8:	019b      	lsls	r3, r3, #6
 80046fa:	431a      	orrs	r2, r3
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004700:	085b      	lsrs	r3, r3, #1
 8004702:	3b01      	subs	r3, #1
 8004704:	041b      	lsls	r3, r3, #16
 8004706:	431a      	orrs	r2, r3
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800470c:	061b      	lsls	r3, r3, #24
 800470e:	431a      	orrs	r2, r3
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004714:	071b      	lsls	r3, r3, #28
 8004716:	491b      	ldr	r1, [pc, #108]	@ (8004784 <HAL_RCC_OscConfig+0x4ac>)
 8004718:	4313      	orrs	r3, r2
 800471a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800471c:	4b1b      	ldr	r3, [pc, #108]	@ (800478c <HAL_RCC_OscConfig+0x4b4>)
 800471e:	2201      	movs	r2, #1
 8004720:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004722:	f7fd fcff 	bl	8002124 <HAL_GetTick>
 8004726:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004728:	e008      	b.n	800473c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800472a:	f7fd fcfb 	bl	8002124 <HAL_GetTick>
 800472e:	4602      	mov	r2, r0
 8004730:	693b      	ldr	r3, [r7, #16]
 8004732:	1ad3      	subs	r3, r2, r3
 8004734:	2b02      	cmp	r3, #2
 8004736:	d901      	bls.n	800473c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004738:	2303      	movs	r3, #3
 800473a:	e064      	b.n	8004806 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800473c:	4b11      	ldr	r3, [pc, #68]	@ (8004784 <HAL_RCC_OscConfig+0x4ac>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004744:	2b00      	cmp	r3, #0
 8004746:	d0f0      	beq.n	800472a <HAL_RCC_OscConfig+0x452>
 8004748:	e05c      	b.n	8004804 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800474a:	4b10      	ldr	r3, [pc, #64]	@ (800478c <HAL_RCC_OscConfig+0x4b4>)
 800474c:	2200      	movs	r2, #0
 800474e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004750:	f7fd fce8 	bl	8002124 <HAL_GetTick>
 8004754:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004756:	e008      	b.n	800476a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004758:	f7fd fce4 	bl	8002124 <HAL_GetTick>
 800475c:	4602      	mov	r2, r0
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	1ad3      	subs	r3, r2, r3
 8004762:	2b02      	cmp	r3, #2
 8004764:	d901      	bls.n	800476a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004766:	2303      	movs	r3, #3
 8004768:	e04d      	b.n	8004806 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800476a:	4b06      	ldr	r3, [pc, #24]	@ (8004784 <HAL_RCC_OscConfig+0x4ac>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004772:	2b00      	cmp	r3, #0
 8004774:	d1f0      	bne.n	8004758 <HAL_RCC_OscConfig+0x480>
 8004776:	e045      	b.n	8004804 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	699b      	ldr	r3, [r3, #24]
 800477c:	2b01      	cmp	r3, #1
 800477e:	d107      	bne.n	8004790 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004780:	2301      	movs	r3, #1
 8004782:	e040      	b.n	8004806 <HAL_RCC_OscConfig+0x52e>
 8004784:	40023800 	.word	0x40023800
 8004788:	40007000 	.word	0x40007000
 800478c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004790:	4b1f      	ldr	r3, [pc, #124]	@ (8004810 <HAL_RCC_OscConfig+0x538>)
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	699b      	ldr	r3, [r3, #24]
 800479a:	2b01      	cmp	r3, #1
 800479c:	d030      	beq.n	8004800 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80047a8:	429a      	cmp	r2, r3
 80047aa:	d129      	bne.n	8004800 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047b6:	429a      	cmp	r2, r3
 80047b8:	d122      	bne.n	8004800 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80047ba:	68fa      	ldr	r2, [r7, #12]
 80047bc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80047c0:	4013      	ands	r3, r2
 80047c2:	687a      	ldr	r2, [r7, #4]
 80047c4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80047c6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d119      	bne.n	8004800 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047d6:	085b      	lsrs	r3, r3, #1
 80047d8:	3b01      	subs	r3, #1
 80047da:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80047dc:	429a      	cmp	r2, r3
 80047de:	d10f      	bne.n	8004800 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047ea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80047ec:	429a      	cmp	r2, r3
 80047ee:	d107      	bne.n	8004800 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047fa:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80047fc:	429a      	cmp	r2, r3
 80047fe:	d001      	beq.n	8004804 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	e000      	b.n	8004806 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004804:	2300      	movs	r3, #0
}
 8004806:	4618      	mov	r0, r3
 8004808:	3718      	adds	r7, #24
 800480a:	46bd      	mov	sp, r7
 800480c:	bd80      	pop	{r7, pc}
 800480e:	bf00      	nop
 8004810:	40023800 	.word	0x40023800

08004814 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	b082      	sub	sp, #8
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d101      	bne.n	8004826 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004822:	2301      	movs	r3, #1
 8004824:	e041      	b.n	80048aa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800482c:	b2db      	uxtb	r3, r3
 800482e:	2b00      	cmp	r3, #0
 8004830:	d106      	bne.n	8004840 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2200      	movs	r2, #0
 8004836:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800483a:	6878      	ldr	r0, [r7, #4]
 800483c:	f7fd fa56 	bl	8001cec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2202      	movs	r2, #2
 8004844:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681a      	ldr	r2, [r3, #0]
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	3304      	adds	r3, #4
 8004850:	4619      	mov	r1, r3
 8004852:	4610      	mov	r0, r2
 8004854:	f000 fae6 	bl	8004e24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2201      	movs	r2, #1
 800485c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2201      	movs	r2, #1
 8004864:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2201      	movs	r2, #1
 800486c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2201      	movs	r2, #1
 8004874:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2201      	movs	r2, #1
 800487c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2201      	movs	r2, #1
 8004884:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2201      	movs	r2, #1
 800488c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2201      	movs	r2, #1
 8004894:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2201      	movs	r2, #1
 800489c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2201      	movs	r2, #1
 80048a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80048a8:	2300      	movs	r3, #0
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	3708      	adds	r7, #8
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bd80      	pop	{r7, pc}
	...

080048b4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80048b4:	b480      	push	{r7}
 80048b6:	b085      	sub	sp, #20
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048c2:	b2db      	uxtb	r3, r3
 80048c4:	2b01      	cmp	r3, #1
 80048c6:	d001      	beq.n	80048cc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80048c8:	2301      	movs	r3, #1
 80048ca:	e046      	b.n	800495a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2202      	movs	r2, #2
 80048d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a23      	ldr	r2, [pc, #140]	@ (8004968 <HAL_TIM_Base_Start+0xb4>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d022      	beq.n	8004924 <HAL_TIM_Base_Start+0x70>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048e6:	d01d      	beq.n	8004924 <HAL_TIM_Base_Start+0x70>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a1f      	ldr	r2, [pc, #124]	@ (800496c <HAL_TIM_Base_Start+0xb8>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d018      	beq.n	8004924 <HAL_TIM_Base_Start+0x70>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4a1e      	ldr	r2, [pc, #120]	@ (8004970 <HAL_TIM_Base_Start+0xbc>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d013      	beq.n	8004924 <HAL_TIM_Base_Start+0x70>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a1c      	ldr	r2, [pc, #112]	@ (8004974 <HAL_TIM_Base_Start+0xc0>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d00e      	beq.n	8004924 <HAL_TIM_Base_Start+0x70>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a1b      	ldr	r2, [pc, #108]	@ (8004978 <HAL_TIM_Base_Start+0xc4>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d009      	beq.n	8004924 <HAL_TIM_Base_Start+0x70>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4a19      	ldr	r2, [pc, #100]	@ (800497c <HAL_TIM_Base_Start+0xc8>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d004      	beq.n	8004924 <HAL_TIM_Base_Start+0x70>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4a18      	ldr	r2, [pc, #96]	@ (8004980 <HAL_TIM_Base_Start+0xcc>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d111      	bne.n	8004948 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	689b      	ldr	r3, [r3, #8]
 800492a:	f003 0307 	and.w	r3, r3, #7
 800492e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2b06      	cmp	r3, #6
 8004934:	d010      	beq.n	8004958 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	681a      	ldr	r2, [r3, #0]
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f042 0201 	orr.w	r2, r2, #1
 8004944:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004946:	e007      	b.n	8004958 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	681a      	ldr	r2, [r3, #0]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f042 0201 	orr.w	r2, r2, #1
 8004956:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004958:	2300      	movs	r3, #0
}
 800495a:	4618      	mov	r0, r3
 800495c:	3714      	adds	r7, #20
 800495e:	46bd      	mov	sp, r7
 8004960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004964:	4770      	bx	lr
 8004966:	bf00      	nop
 8004968:	40010000 	.word	0x40010000
 800496c:	40000400 	.word	0x40000400
 8004970:	40000800 	.word	0x40000800
 8004974:	40000c00 	.word	0x40000c00
 8004978:	40010400 	.word	0x40010400
 800497c:	40014000 	.word	0x40014000
 8004980:	40001800 	.word	0x40001800

08004984 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004984:	b480      	push	{r7}
 8004986:	b085      	sub	sp, #20
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004992:	b2db      	uxtb	r3, r3
 8004994:	2b01      	cmp	r3, #1
 8004996:	d001      	beq.n	800499c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004998:	2301      	movs	r3, #1
 800499a:	e04e      	b.n	8004a3a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2202      	movs	r2, #2
 80049a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	68da      	ldr	r2, [r3, #12]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f042 0201 	orr.w	r2, r2, #1
 80049b2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a23      	ldr	r2, [pc, #140]	@ (8004a48 <HAL_TIM_Base_Start_IT+0xc4>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d022      	beq.n	8004a04 <HAL_TIM_Base_Start_IT+0x80>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049c6:	d01d      	beq.n	8004a04 <HAL_TIM_Base_Start_IT+0x80>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a1f      	ldr	r2, [pc, #124]	@ (8004a4c <HAL_TIM_Base_Start_IT+0xc8>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d018      	beq.n	8004a04 <HAL_TIM_Base_Start_IT+0x80>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a1e      	ldr	r2, [pc, #120]	@ (8004a50 <HAL_TIM_Base_Start_IT+0xcc>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d013      	beq.n	8004a04 <HAL_TIM_Base_Start_IT+0x80>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a1c      	ldr	r2, [pc, #112]	@ (8004a54 <HAL_TIM_Base_Start_IT+0xd0>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d00e      	beq.n	8004a04 <HAL_TIM_Base_Start_IT+0x80>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a1b      	ldr	r2, [pc, #108]	@ (8004a58 <HAL_TIM_Base_Start_IT+0xd4>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d009      	beq.n	8004a04 <HAL_TIM_Base_Start_IT+0x80>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a19      	ldr	r2, [pc, #100]	@ (8004a5c <HAL_TIM_Base_Start_IT+0xd8>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d004      	beq.n	8004a04 <HAL_TIM_Base_Start_IT+0x80>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4a18      	ldr	r2, [pc, #96]	@ (8004a60 <HAL_TIM_Base_Start_IT+0xdc>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d111      	bne.n	8004a28 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	689b      	ldr	r3, [r3, #8]
 8004a0a:	f003 0307 	and.w	r3, r3, #7
 8004a0e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	2b06      	cmp	r3, #6
 8004a14:	d010      	beq.n	8004a38 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	681a      	ldr	r2, [r3, #0]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f042 0201 	orr.w	r2, r2, #1
 8004a24:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a26:	e007      	b.n	8004a38 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	681a      	ldr	r2, [r3, #0]
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f042 0201 	orr.w	r2, r2, #1
 8004a36:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a38:	2300      	movs	r3, #0
}
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	3714      	adds	r7, #20
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a44:	4770      	bx	lr
 8004a46:	bf00      	nop
 8004a48:	40010000 	.word	0x40010000
 8004a4c:	40000400 	.word	0x40000400
 8004a50:	40000800 	.word	0x40000800
 8004a54:	40000c00 	.word	0x40000c00
 8004a58:	40010400 	.word	0x40010400
 8004a5c:	40014000 	.word	0x40014000
 8004a60:	40001800 	.word	0x40001800

08004a64 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b084      	sub	sp, #16
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	68db      	ldr	r3, [r3, #12]
 8004a72:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	691b      	ldr	r3, [r3, #16]
 8004a7a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	f003 0302 	and.w	r3, r3, #2
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d020      	beq.n	8004ac8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	f003 0302 	and.w	r3, r3, #2
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d01b      	beq.n	8004ac8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f06f 0202 	mvn.w	r2, #2
 8004a98:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2201      	movs	r2, #1
 8004a9e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	699b      	ldr	r3, [r3, #24]
 8004aa6:	f003 0303 	and.w	r3, r3, #3
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d003      	beq.n	8004ab6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004aae:	6878      	ldr	r0, [r7, #4]
 8004ab0:	f000 f999 	bl	8004de6 <HAL_TIM_IC_CaptureCallback>
 8004ab4:	e005      	b.n	8004ac2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ab6:	6878      	ldr	r0, [r7, #4]
 8004ab8:	f000 f98b 	bl	8004dd2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004abc:	6878      	ldr	r0, [r7, #4]
 8004abe:	f000 f99c 	bl	8004dfa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	f003 0304 	and.w	r3, r3, #4
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d020      	beq.n	8004b14 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	f003 0304 	and.w	r3, r3, #4
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d01b      	beq.n	8004b14 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f06f 0204 	mvn.w	r2, #4
 8004ae4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2202      	movs	r2, #2
 8004aea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	699b      	ldr	r3, [r3, #24]
 8004af2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d003      	beq.n	8004b02 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004afa:	6878      	ldr	r0, [r7, #4]
 8004afc:	f000 f973 	bl	8004de6 <HAL_TIM_IC_CaptureCallback>
 8004b00:	e005      	b.n	8004b0e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b02:	6878      	ldr	r0, [r7, #4]
 8004b04:	f000 f965 	bl	8004dd2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b08:	6878      	ldr	r0, [r7, #4]
 8004b0a:	f000 f976 	bl	8004dfa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2200      	movs	r2, #0
 8004b12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004b14:	68bb      	ldr	r3, [r7, #8]
 8004b16:	f003 0308 	and.w	r3, r3, #8
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d020      	beq.n	8004b60 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	f003 0308 	and.w	r3, r3, #8
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d01b      	beq.n	8004b60 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f06f 0208 	mvn.w	r2, #8
 8004b30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2204      	movs	r2, #4
 8004b36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	69db      	ldr	r3, [r3, #28]
 8004b3e:	f003 0303 	and.w	r3, r3, #3
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d003      	beq.n	8004b4e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f000 f94d 	bl	8004de6 <HAL_TIM_IC_CaptureCallback>
 8004b4c:	e005      	b.n	8004b5a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b4e:	6878      	ldr	r0, [r7, #4]
 8004b50:	f000 f93f 	bl	8004dd2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b54:	6878      	ldr	r0, [r7, #4]
 8004b56:	f000 f950 	bl	8004dfa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004b60:	68bb      	ldr	r3, [r7, #8]
 8004b62:	f003 0310 	and.w	r3, r3, #16
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d020      	beq.n	8004bac <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	f003 0310 	and.w	r3, r3, #16
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d01b      	beq.n	8004bac <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f06f 0210 	mvn.w	r2, #16
 8004b7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2208      	movs	r2, #8
 8004b82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	69db      	ldr	r3, [r3, #28]
 8004b8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d003      	beq.n	8004b9a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b92:	6878      	ldr	r0, [r7, #4]
 8004b94:	f000 f927 	bl	8004de6 <HAL_TIM_IC_CaptureCallback>
 8004b98:	e005      	b.n	8004ba6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b9a:	6878      	ldr	r0, [r7, #4]
 8004b9c:	f000 f919 	bl	8004dd2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ba0:	6878      	ldr	r0, [r7, #4]
 8004ba2:	f000 f92a 	bl	8004dfa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004bac:	68bb      	ldr	r3, [r7, #8]
 8004bae:	f003 0301 	and.w	r3, r3, #1
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d00c      	beq.n	8004bd0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	f003 0301 	and.w	r3, r3, #1
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d007      	beq.n	8004bd0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f06f 0201 	mvn.w	r2, #1
 8004bc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004bca:	6878      	ldr	r0, [r7, #4]
 8004bcc:	f7fc fb4c 	bl	8001268 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004bd0:	68bb      	ldr	r3, [r7, #8]
 8004bd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d00c      	beq.n	8004bf4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d007      	beq.n	8004bf4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004bec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004bee:	6878      	ldr	r0, [r7, #4]
 8004bf0:	f000 fade 	bl	80051b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d00c      	beq.n	8004c18 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d007      	beq.n	8004c18 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004c10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	f000 f8fb 	bl	8004e0e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	f003 0320 	and.w	r3, r3, #32
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d00c      	beq.n	8004c3c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	f003 0320 	and.w	r3, r3, #32
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d007      	beq.n	8004c3c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f06f 0220 	mvn.w	r2, #32
 8004c34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004c36:	6878      	ldr	r0, [r7, #4]
 8004c38:	f000 fab0 	bl	800519c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c3c:	bf00      	nop
 8004c3e:	3710      	adds	r7, #16
 8004c40:	46bd      	mov	sp, r7
 8004c42:	bd80      	pop	{r7, pc}

08004c44 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b084      	sub	sp, #16
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
 8004c4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c58:	2b01      	cmp	r3, #1
 8004c5a:	d101      	bne.n	8004c60 <HAL_TIM_ConfigClockSource+0x1c>
 8004c5c:	2302      	movs	r3, #2
 8004c5e:	e0b4      	b.n	8004dca <HAL_TIM_ConfigClockSource+0x186>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2201      	movs	r2, #1
 8004c64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2202      	movs	r2, #2
 8004c6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	689b      	ldr	r3, [r3, #8]
 8004c76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004c7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004c86:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	68ba      	ldr	r2, [r7, #8]
 8004c8e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c98:	d03e      	beq.n	8004d18 <HAL_TIM_ConfigClockSource+0xd4>
 8004c9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c9e:	f200 8087 	bhi.w	8004db0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ca2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ca6:	f000 8086 	beq.w	8004db6 <HAL_TIM_ConfigClockSource+0x172>
 8004caa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004cae:	d87f      	bhi.n	8004db0 <HAL_TIM_ConfigClockSource+0x16c>
 8004cb0:	2b70      	cmp	r3, #112	@ 0x70
 8004cb2:	d01a      	beq.n	8004cea <HAL_TIM_ConfigClockSource+0xa6>
 8004cb4:	2b70      	cmp	r3, #112	@ 0x70
 8004cb6:	d87b      	bhi.n	8004db0 <HAL_TIM_ConfigClockSource+0x16c>
 8004cb8:	2b60      	cmp	r3, #96	@ 0x60
 8004cba:	d050      	beq.n	8004d5e <HAL_TIM_ConfigClockSource+0x11a>
 8004cbc:	2b60      	cmp	r3, #96	@ 0x60
 8004cbe:	d877      	bhi.n	8004db0 <HAL_TIM_ConfigClockSource+0x16c>
 8004cc0:	2b50      	cmp	r3, #80	@ 0x50
 8004cc2:	d03c      	beq.n	8004d3e <HAL_TIM_ConfigClockSource+0xfa>
 8004cc4:	2b50      	cmp	r3, #80	@ 0x50
 8004cc6:	d873      	bhi.n	8004db0 <HAL_TIM_ConfigClockSource+0x16c>
 8004cc8:	2b40      	cmp	r3, #64	@ 0x40
 8004cca:	d058      	beq.n	8004d7e <HAL_TIM_ConfigClockSource+0x13a>
 8004ccc:	2b40      	cmp	r3, #64	@ 0x40
 8004cce:	d86f      	bhi.n	8004db0 <HAL_TIM_ConfigClockSource+0x16c>
 8004cd0:	2b30      	cmp	r3, #48	@ 0x30
 8004cd2:	d064      	beq.n	8004d9e <HAL_TIM_ConfigClockSource+0x15a>
 8004cd4:	2b30      	cmp	r3, #48	@ 0x30
 8004cd6:	d86b      	bhi.n	8004db0 <HAL_TIM_ConfigClockSource+0x16c>
 8004cd8:	2b20      	cmp	r3, #32
 8004cda:	d060      	beq.n	8004d9e <HAL_TIM_ConfigClockSource+0x15a>
 8004cdc:	2b20      	cmp	r3, #32
 8004cde:	d867      	bhi.n	8004db0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d05c      	beq.n	8004d9e <HAL_TIM_ConfigClockSource+0x15a>
 8004ce4:	2b10      	cmp	r3, #16
 8004ce6:	d05a      	beq.n	8004d9e <HAL_TIM_ConfigClockSource+0x15a>
 8004ce8:	e062      	b.n	8004db0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004cfa:	f000 f9b3 	bl	8005064 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004d0c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	68ba      	ldr	r2, [r7, #8]
 8004d14:	609a      	str	r2, [r3, #8]
      break;
 8004d16:	e04f      	b.n	8004db8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d28:	f000 f99c 	bl	8005064 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	689a      	ldr	r2, [r3, #8]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004d3a:	609a      	str	r2, [r3, #8]
      break;
 8004d3c:	e03c      	b.n	8004db8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d4a:	461a      	mov	r2, r3
 8004d4c:	f000 f910 	bl	8004f70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	2150      	movs	r1, #80	@ 0x50
 8004d56:	4618      	mov	r0, r3
 8004d58:	f000 f969 	bl	800502e <TIM_ITRx_SetConfig>
      break;
 8004d5c:	e02c      	b.n	8004db8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d6a:	461a      	mov	r2, r3
 8004d6c:	f000 f92f 	bl	8004fce <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	2160      	movs	r1, #96	@ 0x60
 8004d76:	4618      	mov	r0, r3
 8004d78:	f000 f959 	bl	800502e <TIM_ITRx_SetConfig>
      break;
 8004d7c:	e01c      	b.n	8004db8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d8a:	461a      	mov	r2, r3
 8004d8c:	f000 f8f0 	bl	8004f70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	2140      	movs	r1, #64	@ 0x40
 8004d96:	4618      	mov	r0, r3
 8004d98:	f000 f949 	bl	800502e <TIM_ITRx_SetConfig>
      break;
 8004d9c:	e00c      	b.n	8004db8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681a      	ldr	r2, [r3, #0]
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	4619      	mov	r1, r3
 8004da8:	4610      	mov	r0, r2
 8004daa:	f000 f940 	bl	800502e <TIM_ITRx_SetConfig>
      break;
 8004dae:	e003      	b.n	8004db8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004db0:	2301      	movs	r3, #1
 8004db2:	73fb      	strb	r3, [r7, #15]
      break;
 8004db4:	e000      	b.n	8004db8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004db6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2201      	movs	r2, #1
 8004dbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004dc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dca:	4618      	mov	r0, r3
 8004dcc:	3710      	adds	r7, #16
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bd80      	pop	{r7, pc}

08004dd2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004dd2:	b480      	push	{r7}
 8004dd4:	b083      	sub	sp, #12
 8004dd6:	af00      	add	r7, sp, #0
 8004dd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004dda:	bf00      	nop
 8004ddc:	370c      	adds	r7, #12
 8004dde:	46bd      	mov	sp, r7
 8004de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de4:	4770      	bx	lr

08004de6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004de6:	b480      	push	{r7}
 8004de8:	b083      	sub	sp, #12
 8004dea:	af00      	add	r7, sp, #0
 8004dec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004dee:	bf00      	nop
 8004df0:	370c      	adds	r7, #12
 8004df2:	46bd      	mov	sp, r7
 8004df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df8:	4770      	bx	lr

08004dfa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004dfa:	b480      	push	{r7}
 8004dfc:	b083      	sub	sp, #12
 8004dfe:	af00      	add	r7, sp, #0
 8004e00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004e02:	bf00      	nop
 8004e04:	370c      	adds	r7, #12
 8004e06:	46bd      	mov	sp, r7
 8004e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0c:	4770      	bx	lr

08004e0e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004e0e:	b480      	push	{r7}
 8004e10:	b083      	sub	sp, #12
 8004e12:	af00      	add	r7, sp, #0
 8004e14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e16:	bf00      	nop
 8004e18:	370c      	adds	r7, #12
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e20:	4770      	bx	lr
	...

08004e24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b085      	sub	sp, #20
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
 8004e2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	4a43      	ldr	r2, [pc, #268]	@ (8004f44 <TIM_Base_SetConfig+0x120>)
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	d013      	beq.n	8004e64 <TIM_Base_SetConfig+0x40>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e42:	d00f      	beq.n	8004e64 <TIM_Base_SetConfig+0x40>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	4a40      	ldr	r2, [pc, #256]	@ (8004f48 <TIM_Base_SetConfig+0x124>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d00b      	beq.n	8004e64 <TIM_Base_SetConfig+0x40>
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	4a3f      	ldr	r2, [pc, #252]	@ (8004f4c <TIM_Base_SetConfig+0x128>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d007      	beq.n	8004e64 <TIM_Base_SetConfig+0x40>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	4a3e      	ldr	r2, [pc, #248]	@ (8004f50 <TIM_Base_SetConfig+0x12c>)
 8004e58:	4293      	cmp	r3, r2
 8004e5a:	d003      	beq.n	8004e64 <TIM_Base_SetConfig+0x40>
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	4a3d      	ldr	r2, [pc, #244]	@ (8004f54 <TIM_Base_SetConfig+0x130>)
 8004e60:	4293      	cmp	r3, r2
 8004e62:	d108      	bne.n	8004e76 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e6a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	68fa      	ldr	r2, [r7, #12]
 8004e72:	4313      	orrs	r3, r2
 8004e74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	4a32      	ldr	r2, [pc, #200]	@ (8004f44 <TIM_Base_SetConfig+0x120>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d02b      	beq.n	8004ed6 <TIM_Base_SetConfig+0xb2>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e84:	d027      	beq.n	8004ed6 <TIM_Base_SetConfig+0xb2>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	4a2f      	ldr	r2, [pc, #188]	@ (8004f48 <TIM_Base_SetConfig+0x124>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d023      	beq.n	8004ed6 <TIM_Base_SetConfig+0xb2>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	4a2e      	ldr	r2, [pc, #184]	@ (8004f4c <TIM_Base_SetConfig+0x128>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d01f      	beq.n	8004ed6 <TIM_Base_SetConfig+0xb2>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	4a2d      	ldr	r2, [pc, #180]	@ (8004f50 <TIM_Base_SetConfig+0x12c>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d01b      	beq.n	8004ed6 <TIM_Base_SetConfig+0xb2>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	4a2c      	ldr	r2, [pc, #176]	@ (8004f54 <TIM_Base_SetConfig+0x130>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d017      	beq.n	8004ed6 <TIM_Base_SetConfig+0xb2>
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	4a2b      	ldr	r2, [pc, #172]	@ (8004f58 <TIM_Base_SetConfig+0x134>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d013      	beq.n	8004ed6 <TIM_Base_SetConfig+0xb2>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	4a2a      	ldr	r2, [pc, #168]	@ (8004f5c <TIM_Base_SetConfig+0x138>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d00f      	beq.n	8004ed6 <TIM_Base_SetConfig+0xb2>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	4a29      	ldr	r2, [pc, #164]	@ (8004f60 <TIM_Base_SetConfig+0x13c>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d00b      	beq.n	8004ed6 <TIM_Base_SetConfig+0xb2>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	4a28      	ldr	r2, [pc, #160]	@ (8004f64 <TIM_Base_SetConfig+0x140>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d007      	beq.n	8004ed6 <TIM_Base_SetConfig+0xb2>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	4a27      	ldr	r2, [pc, #156]	@ (8004f68 <TIM_Base_SetConfig+0x144>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d003      	beq.n	8004ed6 <TIM_Base_SetConfig+0xb2>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	4a26      	ldr	r2, [pc, #152]	@ (8004f6c <TIM_Base_SetConfig+0x148>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d108      	bne.n	8004ee8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004edc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	68db      	ldr	r3, [r3, #12]
 8004ee2:	68fa      	ldr	r2, [r7, #12]
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	695b      	ldr	r3, [r3, #20]
 8004ef2:	4313      	orrs	r3, r2
 8004ef4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	689a      	ldr	r2, [r3, #8]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	681a      	ldr	r2, [r3, #0]
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	4a0e      	ldr	r2, [pc, #56]	@ (8004f44 <TIM_Base_SetConfig+0x120>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d003      	beq.n	8004f16 <TIM_Base_SetConfig+0xf2>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	4a10      	ldr	r2, [pc, #64]	@ (8004f54 <TIM_Base_SetConfig+0x130>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d103      	bne.n	8004f1e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	691a      	ldr	r2, [r3, #16]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f043 0204 	orr.w	r2, r3, #4
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2201      	movs	r2, #1
 8004f2e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	68fa      	ldr	r2, [r7, #12]
 8004f34:	601a      	str	r2, [r3, #0]
}
 8004f36:	bf00      	nop
 8004f38:	3714      	adds	r7, #20
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f40:	4770      	bx	lr
 8004f42:	bf00      	nop
 8004f44:	40010000 	.word	0x40010000
 8004f48:	40000400 	.word	0x40000400
 8004f4c:	40000800 	.word	0x40000800
 8004f50:	40000c00 	.word	0x40000c00
 8004f54:	40010400 	.word	0x40010400
 8004f58:	40014000 	.word	0x40014000
 8004f5c:	40014400 	.word	0x40014400
 8004f60:	40014800 	.word	0x40014800
 8004f64:	40001800 	.word	0x40001800
 8004f68:	40001c00 	.word	0x40001c00
 8004f6c:	40002000 	.word	0x40002000

08004f70 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f70:	b480      	push	{r7}
 8004f72:	b087      	sub	sp, #28
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	60f8      	str	r0, [r7, #12]
 8004f78:	60b9      	str	r1, [r7, #8]
 8004f7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	6a1b      	ldr	r3, [r3, #32]
 8004f80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	6a1b      	ldr	r3, [r3, #32]
 8004f86:	f023 0201 	bic.w	r2, r3, #1
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	699b      	ldr	r3, [r3, #24]
 8004f92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f94:	693b      	ldr	r3, [r7, #16]
 8004f96:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	011b      	lsls	r3, r3, #4
 8004fa0:	693a      	ldr	r2, [r7, #16]
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	f023 030a 	bic.w	r3, r3, #10
 8004fac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004fae:	697a      	ldr	r2, [r7, #20]
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	693a      	ldr	r2, [r7, #16]
 8004fba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	697a      	ldr	r2, [r7, #20]
 8004fc0:	621a      	str	r2, [r3, #32]
}
 8004fc2:	bf00      	nop
 8004fc4:	371c      	adds	r7, #28
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fcc:	4770      	bx	lr

08004fce <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004fce:	b480      	push	{r7}
 8004fd0:	b087      	sub	sp, #28
 8004fd2:	af00      	add	r7, sp, #0
 8004fd4:	60f8      	str	r0, [r7, #12]
 8004fd6:	60b9      	str	r1, [r7, #8]
 8004fd8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	6a1b      	ldr	r3, [r3, #32]
 8004fde:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	6a1b      	ldr	r3, [r3, #32]
 8004fe4:	f023 0210 	bic.w	r2, r3, #16
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	699b      	ldr	r3, [r3, #24]
 8004ff0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ff2:	693b      	ldr	r3, [r7, #16]
 8004ff4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004ff8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	031b      	lsls	r3, r3, #12
 8004ffe:	693a      	ldr	r2, [r7, #16]
 8005000:	4313      	orrs	r3, r2
 8005002:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005004:	697b      	ldr	r3, [r7, #20]
 8005006:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800500a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	011b      	lsls	r3, r3, #4
 8005010:	697a      	ldr	r2, [r7, #20]
 8005012:	4313      	orrs	r3, r2
 8005014:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	693a      	ldr	r2, [r7, #16]
 800501a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	697a      	ldr	r2, [r7, #20]
 8005020:	621a      	str	r2, [r3, #32]
}
 8005022:	bf00      	nop
 8005024:	371c      	adds	r7, #28
 8005026:	46bd      	mov	sp, r7
 8005028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502c:	4770      	bx	lr

0800502e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800502e:	b480      	push	{r7}
 8005030:	b085      	sub	sp, #20
 8005032:	af00      	add	r7, sp, #0
 8005034:	6078      	str	r0, [r7, #4]
 8005036:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	689b      	ldr	r3, [r3, #8]
 800503c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005044:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005046:	683a      	ldr	r2, [r7, #0]
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	4313      	orrs	r3, r2
 800504c:	f043 0307 	orr.w	r3, r3, #7
 8005050:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	68fa      	ldr	r2, [r7, #12]
 8005056:	609a      	str	r2, [r3, #8]
}
 8005058:	bf00      	nop
 800505a:	3714      	adds	r7, #20
 800505c:	46bd      	mov	sp, r7
 800505e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005062:	4770      	bx	lr

08005064 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005064:	b480      	push	{r7}
 8005066:	b087      	sub	sp, #28
 8005068:	af00      	add	r7, sp, #0
 800506a:	60f8      	str	r0, [r7, #12]
 800506c:	60b9      	str	r1, [r7, #8]
 800506e:	607a      	str	r2, [r7, #4]
 8005070:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	689b      	ldr	r3, [r3, #8]
 8005076:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800507e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	021a      	lsls	r2, r3, #8
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	431a      	orrs	r2, r3
 8005088:	68bb      	ldr	r3, [r7, #8]
 800508a:	4313      	orrs	r3, r2
 800508c:	697a      	ldr	r2, [r7, #20]
 800508e:	4313      	orrs	r3, r2
 8005090:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	697a      	ldr	r2, [r7, #20]
 8005096:	609a      	str	r2, [r3, #8]
}
 8005098:	bf00      	nop
 800509a:	371c      	adds	r7, #28
 800509c:	46bd      	mov	sp, r7
 800509e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a2:	4770      	bx	lr

080050a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80050a4:	b480      	push	{r7}
 80050a6:	b085      	sub	sp, #20
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
 80050ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80050b4:	2b01      	cmp	r3, #1
 80050b6:	d101      	bne.n	80050bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80050b8:	2302      	movs	r3, #2
 80050ba:	e05a      	b.n	8005172 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2201      	movs	r2, #1
 80050c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2202      	movs	r2, #2
 80050c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	689b      	ldr	r3, [r3, #8]
 80050da:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	68fa      	ldr	r2, [r7, #12]
 80050ea:	4313      	orrs	r3, r2
 80050ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	68fa      	ldr	r2, [r7, #12]
 80050f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	4a21      	ldr	r2, [pc, #132]	@ (8005180 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d022      	beq.n	8005146 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005108:	d01d      	beq.n	8005146 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4a1d      	ldr	r2, [pc, #116]	@ (8005184 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005110:	4293      	cmp	r3, r2
 8005112:	d018      	beq.n	8005146 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4a1b      	ldr	r2, [pc, #108]	@ (8005188 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d013      	beq.n	8005146 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	4a1a      	ldr	r2, [pc, #104]	@ (800518c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005124:	4293      	cmp	r3, r2
 8005126:	d00e      	beq.n	8005146 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4a18      	ldr	r2, [pc, #96]	@ (8005190 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800512e:	4293      	cmp	r3, r2
 8005130:	d009      	beq.n	8005146 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	4a17      	ldr	r2, [pc, #92]	@ (8005194 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005138:	4293      	cmp	r3, r2
 800513a:	d004      	beq.n	8005146 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	4a15      	ldr	r2, [pc, #84]	@ (8005198 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d10c      	bne.n	8005160 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005146:	68bb      	ldr	r3, [r7, #8]
 8005148:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800514c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	685b      	ldr	r3, [r3, #4]
 8005152:	68ba      	ldr	r2, [r7, #8]
 8005154:	4313      	orrs	r3, r2
 8005156:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	68ba      	ldr	r2, [r7, #8]
 800515e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2201      	movs	r2, #1
 8005164:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2200      	movs	r2, #0
 800516c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005170:	2300      	movs	r3, #0
}
 8005172:	4618      	mov	r0, r3
 8005174:	3714      	adds	r7, #20
 8005176:	46bd      	mov	sp, r7
 8005178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517c:	4770      	bx	lr
 800517e:	bf00      	nop
 8005180:	40010000 	.word	0x40010000
 8005184:	40000400 	.word	0x40000400
 8005188:	40000800 	.word	0x40000800
 800518c:	40000c00 	.word	0x40000c00
 8005190:	40010400 	.word	0x40010400
 8005194:	40014000 	.word	0x40014000
 8005198:	40001800 	.word	0x40001800

0800519c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800519c:	b480      	push	{r7}
 800519e:	b083      	sub	sp, #12
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80051a4:	bf00      	nop
 80051a6:	370c      	adds	r7, #12
 80051a8:	46bd      	mov	sp, r7
 80051aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ae:	4770      	bx	lr

080051b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b083      	sub	sp, #12
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80051b8:	bf00      	nop
 80051ba:	370c      	adds	r7, #12
 80051bc:	46bd      	mov	sp, r7
 80051be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c2:	4770      	bx	lr

080051c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b082      	sub	sp, #8
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d101      	bne.n	80051d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80051d2:	2301      	movs	r3, #1
 80051d4:	e042      	b.n	800525c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051dc:	b2db      	uxtb	r3, r3
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d106      	bne.n	80051f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2200      	movs	r2, #0
 80051e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	f7fc fdba 	bl	8001d64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2224      	movs	r2, #36	@ 0x24
 80051f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	68da      	ldr	r2, [r3, #12]
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005206:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005208:	6878      	ldr	r0, [r7, #4]
 800520a:	f000 fdd3 	bl	8005db4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	691a      	ldr	r2, [r3, #16]
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800521c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	695a      	ldr	r2, [r3, #20]
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800522c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	68da      	ldr	r2, [r3, #12]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800523c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2200      	movs	r2, #0
 8005242:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2220      	movs	r2, #32
 8005248:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2220      	movs	r2, #32
 8005250:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2200      	movs	r2, #0
 8005258:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800525a:	2300      	movs	r3, #0
}
 800525c:	4618      	mov	r0, r3
 800525e:	3708      	adds	r7, #8
 8005260:	46bd      	mov	sp, r7
 8005262:	bd80      	pop	{r7, pc}

08005264 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b08a      	sub	sp, #40	@ 0x28
 8005268:	af02      	add	r7, sp, #8
 800526a:	60f8      	str	r0, [r7, #12]
 800526c:	60b9      	str	r1, [r7, #8]
 800526e:	603b      	str	r3, [r7, #0]
 8005270:	4613      	mov	r3, r2
 8005272:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005274:	2300      	movs	r3, #0
 8005276:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800527e:	b2db      	uxtb	r3, r3
 8005280:	2b20      	cmp	r3, #32
 8005282:	d175      	bne.n	8005370 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d002      	beq.n	8005290 <HAL_UART_Transmit+0x2c>
 800528a:	88fb      	ldrh	r3, [r7, #6]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d101      	bne.n	8005294 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005290:	2301      	movs	r3, #1
 8005292:	e06e      	b.n	8005372 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	2200      	movs	r2, #0
 8005298:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	2221      	movs	r2, #33	@ 0x21
 800529e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80052a2:	f7fc ff3f 	bl	8002124 <HAL_GetTick>
 80052a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	88fa      	ldrh	r2, [r7, #6]
 80052ac:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	88fa      	ldrh	r2, [r7, #6]
 80052b2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	689b      	ldr	r3, [r3, #8]
 80052b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052bc:	d108      	bne.n	80052d0 <HAL_UART_Transmit+0x6c>
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	691b      	ldr	r3, [r3, #16]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d104      	bne.n	80052d0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80052c6:	2300      	movs	r3, #0
 80052c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	61bb      	str	r3, [r7, #24]
 80052ce:	e003      	b.n	80052d8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80052d4:	2300      	movs	r3, #0
 80052d6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80052d8:	e02e      	b.n	8005338 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	9300      	str	r3, [sp, #0]
 80052de:	697b      	ldr	r3, [r7, #20]
 80052e0:	2200      	movs	r2, #0
 80052e2:	2180      	movs	r1, #128	@ 0x80
 80052e4:	68f8      	ldr	r0, [r7, #12]
 80052e6:	f000 fb37 	bl	8005958 <UART_WaitOnFlagUntilTimeout>
 80052ea:	4603      	mov	r3, r0
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d005      	beq.n	80052fc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	2220      	movs	r2, #32
 80052f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80052f8:	2303      	movs	r3, #3
 80052fa:	e03a      	b.n	8005372 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80052fc:	69fb      	ldr	r3, [r7, #28]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d10b      	bne.n	800531a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005302:	69bb      	ldr	r3, [r7, #24]
 8005304:	881b      	ldrh	r3, [r3, #0]
 8005306:	461a      	mov	r2, r3
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005310:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005312:	69bb      	ldr	r3, [r7, #24]
 8005314:	3302      	adds	r3, #2
 8005316:	61bb      	str	r3, [r7, #24]
 8005318:	e007      	b.n	800532a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800531a:	69fb      	ldr	r3, [r7, #28]
 800531c:	781a      	ldrb	r2, [r3, #0]
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005324:	69fb      	ldr	r3, [r7, #28]
 8005326:	3301      	adds	r3, #1
 8005328:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800532e:	b29b      	uxth	r3, r3
 8005330:	3b01      	subs	r3, #1
 8005332:	b29a      	uxth	r2, r3
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800533c:	b29b      	uxth	r3, r3
 800533e:	2b00      	cmp	r3, #0
 8005340:	d1cb      	bne.n	80052da <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	9300      	str	r3, [sp, #0]
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	2200      	movs	r2, #0
 800534a:	2140      	movs	r1, #64	@ 0x40
 800534c:	68f8      	ldr	r0, [r7, #12]
 800534e:	f000 fb03 	bl	8005958 <UART_WaitOnFlagUntilTimeout>
 8005352:	4603      	mov	r3, r0
 8005354:	2b00      	cmp	r3, #0
 8005356:	d005      	beq.n	8005364 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	2220      	movs	r2, #32
 800535c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005360:	2303      	movs	r3, #3
 8005362:	e006      	b.n	8005372 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	2220      	movs	r2, #32
 8005368:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800536c:	2300      	movs	r3, #0
 800536e:	e000      	b.n	8005372 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005370:	2302      	movs	r3, #2
  }
}
 8005372:	4618      	mov	r0, r3
 8005374:	3720      	adds	r7, #32
 8005376:	46bd      	mov	sp, r7
 8005378:	bd80      	pop	{r7, pc}

0800537a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800537a:	b580      	push	{r7, lr}
 800537c:	b084      	sub	sp, #16
 800537e:	af00      	add	r7, sp, #0
 8005380:	60f8      	str	r0, [r7, #12]
 8005382:	60b9      	str	r1, [r7, #8]
 8005384:	4613      	mov	r3, r2
 8005386:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800538e:	b2db      	uxtb	r3, r3
 8005390:	2b20      	cmp	r3, #32
 8005392:	d112      	bne.n	80053ba <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d002      	beq.n	80053a0 <HAL_UART_Receive_IT+0x26>
 800539a:	88fb      	ldrh	r3, [r7, #6]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d101      	bne.n	80053a4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80053a0:	2301      	movs	r3, #1
 80053a2:	e00b      	b.n	80053bc <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2200      	movs	r2, #0
 80053a8:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80053aa:	88fb      	ldrh	r3, [r7, #6]
 80053ac:	461a      	mov	r2, r3
 80053ae:	68b9      	ldr	r1, [r7, #8]
 80053b0:	68f8      	ldr	r0, [r7, #12]
 80053b2:	f000 fb2a 	bl	8005a0a <UART_Start_Receive_IT>
 80053b6:	4603      	mov	r3, r0
 80053b8:	e000      	b.n	80053bc <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80053ba:	2302      	movs	r3, #2
  }
}
 80053bc:	4618      	mov	r0, r3
 80053be:	3710      	adds	r7, #16
 80053c0:	46bd      	mov	sp, r7
 80053c2:	bd80      	pop	{r7, pc}

080053c4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b0ba      	sub	sp, #232	@ 0xe8
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	68db      	ldr	r3, [r3, #12]
 80053dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	695b      	ldr	r3, [r3, #20]
 80053e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80053ea:	2300      	movs	r3, #0
 80053ec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80053f0:	2300      	movs	r3, #0
 80053f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80053f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053fa:	f003 030f 	and.w	r3, r3, #15
 80053fe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005402:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005406:	2b00      	cmp	r3, #0
 8005408:	d10f      	bne.n	800542a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800540a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800540e:	f003 0320 	and.w	r3, r3, #32
 8005412:	2b00      	cmp	r3, #0
 8005414:	d009      	beq.n	800542a <HAL_UART_IRQHandler+0x66>
 8005416:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800541a:	f003 0320 	and.w	r3, r3, #32
 800541e:	2b00      	cmp	r3, #0
 8005420:	d003      	beq.n	800542a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005422:	6878      	ldr	r0, [r7, #4]
 8005424:	f000 fc07 	bl	8005c36 <UART_Receive_IT>
      return;
 8005428:	e273      	b.n	8005912 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800542a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800542e:	2b00      	cmp	r3, #0
 8005430:	f000 80de 	beq.w	80055f0 <HAL_UART_IRQHandler+0x22c>
 8005434:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005438:	f003 0301 	and.w	r3, r3, #1
 800543c:	2b00      	cmp	r3, #0
 800543e:	d106      	bne.n	800544e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005440:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005444:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005448:	2b00      	cmp	r3, #0
 800544a:	f000 80d1 	beq.w	80055f0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800544e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005452:	f003 0301 	and.w	r3, r3, #1
 8005456:	2b00      	cmp	r3, #0
 8005458:	d00b      	beq.n	8005472 <HAL_UART_IRQHandler+0xae>
 800545a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800545e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005462:	2b00      	cmp	r3, #0
 8005464:	d005      	beq.n	8005472 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800546a:	f043 0201 	orr.w	r2, r3, #1
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005472:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005476:	f003 0304 	and.w	r3, r3, #4
 800547a:	2b00      	cmp	r3, #0
 800547c:	d00b      	beq.n	8005496 <HAL_UART_IRQHandler+0xd2>
 800547e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005482:	f003 0301 	and.w	r3, r3, #1
 8005486:	2b00      	cmp	r3, #0
 8005488:	d005      	beq.n	8005496 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800548e:	f043 0202 	orr.w	r2, r3, #2
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005496:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800549a:	f003 0302 	and.w	r3, r3, #2
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d00b      	beq.n	80054ba <HAL_UART_IRQHandler+0xf6>
 80054a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054a6:	f003 0301 	and.w	r3, r3, #1
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d005      	beq.n	80054ba <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054b2:	f043 0204 	orr.w	r2, r3, #4
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80054ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054be:	f003 0308 	and.w	r3, r3, #8
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d011      	beq.n	80054ea <HAL_UART_IRQHandler+0x126>
 80054c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054ca:	f003 0320 	and.w	r3, r3, #32
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d105      	bne.n	80054de <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80054d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054d6:	f003 0301 	and.w	r3, r3, #1
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d005      	beq.n	80054ea <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054e2:	f043 0208 	orr.w	r2, r3, #8
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	f000 820a 	beq.w	8005908 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80054f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054f8:	f003 0320 	and.w	r3, r3, #32
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d008      	beq.n	8005512 <HAL_UART_IRQHandler+0x14e>
 8005500:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005504:	f003 0320 	and.w	r3, r3, #32
 8005508:	2b00      	cmp	r3, #0
 800550a:	d002      	beq.n	8005512 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800550c:	6878      	ldr	r0, [r7, #4]
 800550e:	f000 fb92 	bl	8005c36 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	695b      	ldr	r3, [r3, #20]
 8005518:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800551c:	2b40      	cmp	r3, #64	@ 0x40
 800551e:	bf0c      	ite	eq
 8005520:	2301      	moveq	r3, #1
 8005522:	2300      	movne	r3, #0
 8005524:	b2db      	uxtb	r3, r3
 8005526:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800552e:	f003 0308 	and.w	r3, r3, #8
 8005532:	2b00      	cmp	r3, #0
 8005534:	d103      	bne.n	800553e <HAL_UART_IRQHandler+0x17a>
 8005536:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800553a:	2b00      	cmp	r3, #0
 800553c:	d04f      	beq.n	80055de <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800553e:	6878      	ldr	r0, [r7, #4]
 8005540:	f000 fa9d 	bl	8005a7e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	695b      	ldr	r3, [r3, #20]
 800554a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800554e:	2b40      	cmp	r3, #64	@ 0x40
 8005550:	d141      	bne.n	80055d6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	3314      	adds	r3, #20
 8005558:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800555c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005560:	e853 3f00 	ldrex	r3, [r3]
 8005564:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005568:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800556c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005570:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	3314      	adds	r3, #20
 800557a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800557e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005582:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005586:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800558a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800558e:	e841 2300 	strex	r3, r2, [r1]
 8005592:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005596:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800559a:	2b00      	cmp	r3, #0
 800559c:	d1d9      	bne.n	8005552 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d013      	beq.n	80055ce <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055aa:	4a8a      	ldr	r2, [pc, #552]	@ (80057d4 <HAL_UART_IRQHandler+0x410>)
 80055ac:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055b2:	4618      	mov	r0, r3
 80055b4:	f7fd fb77 	bl	8002ca6 <HAL_DMA_Abort_IT>
 80055b8:	4603      	mov	r3, r0
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d016      	beq.n	80055ec <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055c4:	687a      	ldr	r2, [r7, #4]
 80055c6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80055c8:	4610      	mov	r0, r2
 80055ca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055cc:	e00e      	b.n	80055ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f000 f9ac 	bl	800592c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055d4:	e00a      	b.n	80055ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80055d6:	6878      	ldr	r0, [r7, #4]
 80055d8:	f000 f9a8 	bl	800592c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055dc:	e006      	b.n	80055ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80055de:	6878      	ldr	r0, [r7, #4]
 80055e0:	f000 f9a4 	bl	800592c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2200      	movs	r2, #0
 80055e8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80055ea:	e18d      	b.n	8005908 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055ec:	bf00      	nop
    return;
 80055ee:	e18b      	b.n	8005908 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055f4:	2b01      	cmp	r3, #1
 80055f6:	f040 8167 	bne.w	80058c8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80055fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055fe:	f003 0310 	and.w	r3, r3, #16
 8005602:	2b00      	cmp	r3, #0
 8005604:	f000 8160 	beq.w	80058c8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005608:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800560c:	f003 0310 	and.w	r3, r3, #16
 8005610:	2b00      	cmp	r3, #0
 8005612:	f000 8159 	beq.w	80058c8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005616:	2300      	movs	r3, #0
 8005618:	60bb      	str	r3, [r7, #8]
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	60bb      	str	r3, [r7, #8]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	685b      	ldr	r3, [r3, #4]
 8005628:	60bb      	str	r3, [r7, #8]
 800562a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	695b      	ldr	r3, [r3, #20]
 8005632:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005636:	2b40      	cmp	r3, #64	@ 0x40
 8005638:	f040 80ce 	bne.w	80057d8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005648:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800564c:	2b00      	cmp	r3, #0
 800564e:	f000 80a9 	beq.w	80057a4 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005656:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800565a:	429a      	cmp	r2, r3
 800565c:	f080 80a2 	bcs.w	80057a4 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005666:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800566c:	69db      	ldr	r3, [r3, #28]
 800566e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005672:	f000 8088 	beq.w	8005786 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	330c      	adds	r3, #12
 800567c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005680:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005684:	e853 3f00 	ldrex	r3, [r3]
 8005688:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800568c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005690:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005694:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	330c      	adds	r3, #12
 800569e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80056a2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80056a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056aa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80056ae:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80056b2:	e841 2300 	strex	r3, r2, [r1]
 80056b6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80056ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d1d9      	bne.n	8005676 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	3314      	adds	r3, #20
 80056c8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056ca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80056cc:	e853 3f00 	ldrex	r3, [r3]
 80056d0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80056d2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80056d4:	f023 0301 	bic.w	r3, r3, #1
 80056d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	3314      	adds	r3, #20
 80056e2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80056e6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80056ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ec:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80056ee:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80056f2:	e841 2300 	strex	r3, r2, [r1]
 80056f6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80056f8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d1e1      	bne.n	80056c2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	3314      	adds	r3, #20
 8005704:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005706:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005708:	e853 3f00 	ldrex	r3, [r3]
 800570c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800570e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005710:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005714:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	3314      	adds	r3, #20
 800571e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005722:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005724:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005726:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005728:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800572a:	e841 2300 	strex	r3, r2, [r1]
 800572e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005730:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005732:	2b00      	cmp	r3, #0
 8005734:	d1e3      	bne.n	80056fe <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2220      	movs	r2, #32
 800573a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2200      	movs	r2, #0
 8005742:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	330c      	adds	r3, #12
 800574a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800574c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800574e:	e853 3f00 	ldrex	r3, [r3]
 8005752:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005754:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005756:	f023 0310 	bic.w	r3, r3, #16
 800575a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	330c      	adds	r3, #12
 8005764:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005768:	65ba      	str	r2, [r7, #88]	@ 0x58
 800576a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800576c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800576e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005770:	e841 2300 	strex	r3, r2, [r1]
 8005774:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005776:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005778:	2b00      	cmp	r3, #0
 800577a:	d1e3      	bne.n	8005744 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005780:	4618      	mov	r0, r3
 8005782:	f7fd fa20 	bl	8002bc6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2202      	movs	r2, #2
 800578a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005794:	b29b      	uxth	r3, r3
 8005796:	1ad3      	subs	r3, r2, r3
 8005798:	b29b      	uxth	r3, r3
 800579a:	4619      	mov	r1, r3
 800579c:	6878      	ldr	r0, [r7, #4]
 800579e:	f000 f8cf 	bl	8005940 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80057a2:	e0b3      	b.n	800590c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80057a8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80057ac:	429a      	cmp	r2, r3
 80057ae:	f040 80ad 	bne.w	800590c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057b6:	69db      	ldr	r3, [r3, #28]
 80057b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057bc:	f040 80a6 	bne.w	800590c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2202      	movs	r2, #2
 80057c4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80057ca:	4619      	mov	r1, r3
 80057cc:	6878      	ldr	r0, [r7, #4]
 80057ce:	f000 f8b7 	bl	8005940 <HAL_UARTEx_RxEventCallback>
      return;
 80057d2:	e09b      	b.n	800590c <HAL_UART_IRQHandler+0x548>
 80057d4:	08005b45 	.word	0x08005b45
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80057e0:	b29b      	uxth	r3, r3
 80057e2:	1ad3      	subs	r3, r2, r3
 80057e4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80057ec:	b29b      	uxth	r3, r3
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	f000 808e 	beq.w	8005910 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80057f4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	f000 8089 	beq.w	8005910 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	330c      	adds	r3, #12
 8005804:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005806:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005808:	e853 3f00 	ldrex	r3, [r3]
 800580c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800580e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005810:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005814:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	330c      	adds	r3, #12
 800581e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005822:	647a      	str	r2, [r7, #68]	@ 0x44
 8005824:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005826:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005828:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800582a:	e841 2300 	strex	r3, r2, [r1]
 800582e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005830:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005832:	2b00      	cmp	r3, #0
 8005834:	d1e3      	bne.n	80057fe <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	3314      	adds	r3, #20
 800583c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800583e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005840:	e853 3f00 	ldrex	r3, [r3]
 8005844:	623b      	str	r3, [r7, #32]
   return(result);
 8005846:	6a3b      	ldr	r3, [r7, #32]
 8005848:	f023 0301 	bic.w	r3, r3, #1
 800584c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	3314      	adds	r3, #20
 8005856:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800585a:	633a      	str	r2, [r7, #48]	@ 0x30
 800585c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800585e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005860:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005862:	e841 2300 	strex	r3, r2, [r1]
 8005866:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800586a:	2b00      	cmp	r3, #0
 800586c:	d1e3      	bne.n	8005836 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2220      	movs	r2, #32
 8005872:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2200      	movs	r2, #0
 800587a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	330c      	adds	r3, #12
 8005882:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005884:	693b      	ldr	r3, [r7, #16]
 8005886:	e853 3f00 	ldrex	r3, [r3]
 800588a:	60fb      	str	r3, [r7, #12]
   return(result);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	f023 0310 	bic.w	r3, r3, #16
 8005892:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	330c      	adds	r3, #12
 800589c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80058a0:	61fa      	str	r2, [r7, #28]
 80058a2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058a4:	69b9      	ldr	r1, [r7, #24]
 80058a6:	69fa      	ldr	r2, [r7, #28]
 80058a8:	e841 2300 	strex	r3, r2, [r1]
 80058ac:	617b      	str	r3, [r7, #20]
   return(result);
 80058ae:	697b      	ldr	r3, [r7, #20]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d1e3      	bne.n	800587c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2202      	movs	r2, #2
 80058b8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80058ba:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80058be:	4619      	mov	r1, r3
 80058c0:	6878      	ldr	r0, [r7, #4]
 80058c2:	f000 f83d 	bl	8005940 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80058c6:	e023      	b.n	8005910 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80058c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d009      	beq.n	80058e8 <HAL_UART_IRQHandler+0x524>
 80058d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d003      	beq.n	80058e8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80058e0:	6878      	ldr	r0, [r7, #4]
 80058e2:	f000 f940 	bl	8005b66 <UART_Transmit_IT>
    return;
 80058e6:	e014      	b.n	8005912 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80058e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d00e      	beq.n	8005912 <HAL_UART_IRQHandler+0x54e>
 80058f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d008      	beq.n	8005912 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005900:	6878      	ldr	r0, [r7, #4]
 8005902:	f000 f980 	bl	8005c06 <UART_EndTransmit_IT>
    return;
 8005906:	e004      	b.n	8005912 <HAL_UART_IRQHandler+0x54e>
    return;
 8005908:	bf00      	nop
 800590a:	e002      	b.n	8005912 <HAL_UART_IRQHandler+0x54e>
      return;
 800590c:	bf00      	nop
 800590e:	e000      	b.n	8005912 <HAL_UART_IRQHandler+0x54e>
      return;
 8005910:	bf00      	nop
  }
}
 8005912:	37e8      	adds	r7, #232	@ 0xe8
 8005914:	46bd      	mov	sp, r7
 8005916:	bd80      	pop	{r7, pc}

08005918 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005918:	b480      	push	{r7}
 800591a:	b083      	sub	sp, #12
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005920:	bf00      	nop
 8005922:	370c      	adds	r7, #12
 8005924:	46bd      	mov	sp, r7
 8005926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592a:	4770      	bx	lr

0800592c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800592c:	b480      	push	{r7}
 800592e:	b083      	sub	sp, #12
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005934:	bf00      	nop
 8005936:	370c      	adds	r7, #12
 8005938:	46bd      	mov	sp, r7
 800593a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593e:	4770      	bx	lr

08005940 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005940:	b480      	push	{r7}
 8005942:	b083      	sub	sp, #12
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
 8005948:	460b      	mov	r3, r1
 800594a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800594c:	bf00      	nop
 800594e:	370c      	adds	r7, #12
 8005950:	46bd      	mov	sp, r7
 8005952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005956:	4770      	bx	lr

08005958 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b086      	sub	sp, #24
 800595c:	af00      	add	r7, sp, #0
 800595e:	60f8      	str	r0, [r7, #12]
 8005960:	60b9      	str	r1, [r7, #8]
 8005962:	603b      	str	r3, [r7, #0]
 8005964:	4613      	mov	r3, r2
 8005966:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005968:	e03b      	b.n	80059e2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800596a:	6a3b      	ldr	r3, [r7, #32]
 800596c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005970:	d037      	beq.n	80059e2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005972:	f7fc fbd7 	bl	8002124 <HAL_GetTick>
 8005976:	4602      	mov	r2, r0
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	1ad3      	subs	r3, r2, r3
 800597c:	6a3a      	ldr	r2, [r7, #32]
 800597e:	429a      	cmp	r2, r3
 8005980:	d302      	bcc.n	8005988 <UART_WaitOnFlagUntilTimeout+0x30>
 8005982:	6a3b      	ldr	r3, [r7, #32]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d101      	bne.n	800598c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005988:	2303      	movs	r3, #3
 800598a:	e03a      	b.n	8005a02 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	68db      	ldr	r3, [r3, #12]
 8005992:	f003 0304 	and.w	r3, r3, #4
 8005996:	2b00      	cmp	r3, #0
 8005998:	d023      	beq.n	80059e2 <UART_WaitOnFlagUntilTimeout+0x8a>
 800599a:	68bb      	ldr	r3, [r7, #8]
 800599c:	2b80      	cmp	r3, #128	@ 0x80
 800599e:	d020      	beq.n	80059e2 <UART_WaitOnFlagUntilTimeout+0x8a>
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	2b40      	cmp	r3, #64	@ 0x40
 80059a4:	d01d      	beq.n	80059e2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f003 0308 	and.w	r3, r3, #8
 80059b0:	2b08      	cmp	r3, #8
 80059b2:	d116      	bne.n	80059e2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80059b4:	2300      	movs	r3, #0
 80059b6:	617b      	str	r3, [r7, #20]
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	617b      	str	r3, [r7, #20]
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	685b      	ldr	r3, [r3, #4]
 80059c6:	617b      	str	r3, [r7, #20]
 80059c8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80059ca:	68f8      	ldr	r0, [r7, #12]
 80059cc:	f000 f857 	bl	8005a7e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	2208      	movs	r2, #8
 80059d4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	2200      	movs	r2, #0
 80059da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80059de:	2301      	movs	r3, #1
 80059e0:	e00f      	b.n	8005a02 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	681a      	ldr	r2, [r3, #0]
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	4013      	ands	r3, r2
 80059ec:	68ba      	ldr	r2, [r7, #8]
 80059ee:	429a      	cmp	r2, r3
 80059f0:	bf0c      	ite	eq
 80059f2:	2301      	moveq	r3, #1
 80059f4:	2300      	movne	r3, #0
 80059f6:	b2db      	uxtb	r3, r3
 80059f8:	461a      	mov	r2, r3
 80059fa:	79fb      	ldrb	r3, [r7, #7]
 80059fc:	429a      	cmp	r2, r3
 80059fe:	d0b4      	beq.n	800596a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005a00:	2300      	movs	r3, #0
}
 8005a02:	4618      	mov	r0, r3
 8005a04:	3718      	adds	r7, #24
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bd80      	pop	{r7, pc}

08005a0a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a0a:	b480      	push	{r7}
 8005a0c:	b085      	sub	sp, #20
 8005a0e:	af00      	add	r7, sp, #0
 8005a10:	60f8      	str	r0, [r7, #12]
 8005a12:	60b9      	str	r1, [r7, #8]
 8005a14:	4613      	mov	r3, r2
 8005a16:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	68ba      	ldr	r2, [r7, #8]
 8005a1c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	88fa      	ldrh	r2, [r7, #6]
 8005a22:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	88fa      	ldrh	r2, [r7, #6]
 8005a28:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	2222      	movs	r2, #34	@ 0x22
 8005a34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	691b      	ldr	r3, [r3, #16]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d007      	beq.n	8005a50 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	68da      	ldr	r2, [r3, #12]
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a4e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	695a      	ldr	r2, [r3, #20]
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f042 0201 	orr.w	r2, r2, #1
 8005a5e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	68da      	ldr	r2, [r3, #12]
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f042 0220 	orr.w	r2, r2, #32
 8005a6e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005a70:	2300      	movs	r3, #0
}
 8005a72:	4618      	mov	r0, r3
 8005a74:	3714      	adds	r7, #20
 8005a76:	46bd      	mov	sp, r7
 8005a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7c:	4770      	bx	lr

08005a7e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005a7e:	b480      	push	{r7}
 8005a80:	b095      	sub	sp, #84	@ 0x54
 8005a82:	af00      	add	r7, sp, #0
 8005a84:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	330c      	adds	r3, #12
 8005a8c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a90:	e853 3f00 	ldrex	r3, [r3]
 8005a94:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005a96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a98:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	330c      	adds	r3, #12
 8005aa4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005aa6:	643a      	str	r2, [r7, #64]	@ 0x40
 8005aa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aaa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005aac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005aae:	e841 2300 	strex	r3, r2, [r1]
 8005ab2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005ab4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d1e5      	bne.n	8005a86 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	3314      	adds	r3, #20
 8005ac0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ac2:	6a3b      	ldr	r3, [r7, #32]
 8005ac4:	e853 3f00 	ldrex	r3, [r3]
 8005ac8:	61fb      	str	r3, [r7, #28]
   return(result);
 8005aca:	69fb      	ldr	r3, [r7, #28]
 8005acc:	f023 0301 	bic.w	r3, r3, #1
 8005ad0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	3314      	adds	r3, #20
 8005ad8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ada:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005adc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ade:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ae0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ae2:	e841 2300 	strex	r3, r2, [r1]
 8005ae6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d1e5      	bne.n	8005aba <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005af2:	2b01      	cmp	r3, #1
 8005af4:	d119      	bne.n	8005b2a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	330c      	adds	r3, #12
 8005afc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	e853 3f00 	ldrex	r3, [r3]
 8005b04:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	f023 0310 	bic.w	r3, r3, #16
 8005b0c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	330c      	adds	r3, #12
 8005b14:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005b16:	61ba      	str	r2, [r7, #24]
 8005b18:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b1a:	6979      	ldr	r1, [r7, #20]
 8005b1c:	69ba      	ldr	r2, [r7, #24]
 8005b1e:	e841 2300 	strex	r3, r2, [r1]
 8005b22:	613b      	str	r3, [r7, #16]
   return(result);
 8005b24:	693b      	ldr	r3, [r7, #16]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d1e5      	bne.n	8005af6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2220      	movs	r2, #32
 8005b2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2200      	movs	r2, #0
 8005b36:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005b38:	bf00      	nop
 8005b3a:	3754      	adds	r7, #84	@ 0x54
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b42:	4770      	bx	lr

08005b44 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b084      	sub	sp, #16
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b50:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	2200      	movs	r2, #0
 8005b56:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005b58:	68f8      	ldr	r0, [r7, #12]
 8005b5a:	f7ff fee7 	bl	800592c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b5e:	bf00      	nop
 8005b60:	3710      	adds	r7, #16
 8005b62:	46bd      	mov	sp, r7
 8005b64:	bd80      	pop	{r7, pc}

08005b66 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005b66:	b480      	push	{r7}
 8005b68:	b085      	sub	sp, #20
 8005b6a:	af00      	add	r7, sp, #0
 8005b6c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b74:	b2db      	uxtb	r3, r3
 8005b76:	2b21      	cmp	r3, #33	@ 0x21
 8005b78:	d13e      	bne.n	8005bf8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	689b      	ldr	r3, [r3, #8]
 8005b7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b82:	d114      	bne.n	8005bae <UART_Transmit_IT+0x48>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	691b      	ldr	r3, [r3, #16]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d110      	bne.n	8005bae <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6a1b      	ldr	r3, [r3, #32]
 8005b90:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	881b      	ldrh	r3, [r3, #0]
 8005b96:	461a      	mov	r2, r3
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ba0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6a1b      	ldr	r3, [r3, #32]
 8005ba6:	1c9a      	adds	r2, r3, #2
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	621a      	str	r2, [r3, #32]
 8005bac:	e008      	b.n	8005bc0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6a1b      	ldr	r3, [r3, #32]
 8005bb2:	1c59      	adds	r1, r3, #1
 8005bb4:	687a      	ldr	r2, [r7, #4]
 8005bb6:	6211      	str	r1, [r2, #32]
 8005bb8:	781a      	ldrb	r2, [r3, #0]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005bc4:	b29b      	uxth	r3, r3
 8005bc6:	3b01      	subs	r3, #1
 8005bc8:	b29b      	uxth	r3, r3
 8005bca:	687a      	ldr	r2, [r7, #4]
 8005bcc:	4619      	mov	r1, r3
 8005bce:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d10f      	bne.n	8005bf4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	68da      	ldr	r2, [r3, #12]
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005be2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	68da      	ldr	r2, [r3, #12]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005bf2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	e000      	b.n	8005bfa <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005bf8:	2302      	movs	r3, #2
  }
}
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	3714      	adds	r7, #20
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c04:	4770      	bx	lr

08005c06 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005c06:	b580      	push	{r7, lr}
 8005c08:	b082      	sub	sp, #8
 8005c0a:	af00      	add	r7, sp, #0
 8005c0c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	68da      	ldr	r2, [r3, #12]
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c1c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2220      	movs	r2, #32
 8005c22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005c26:	6878      	ldr	r0, [r7, #4]
 8005c28:	f7ff fe76 	bl	8005918 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005c2c:	2300      	movs	r3, #0
}
 8005c2e:	4618      	mov	r0, r3
 8005c30:	3708      	adds	r7, #8
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}

08005c36 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005c36:	b580      	push	{r7, lr}
 8005c38:	b08c      	sub	sp, #48	@ 0x30
 8005c3a:	af00      	add	r7, sp, #0
 8005c3c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8005c3e:	2300      	movs	r3, #0
 8005c40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005c42:	2300      	movs	r3, #0
 8005c44:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005c4c:	b2db      	uxtb	r3, r3
 8005c4e:	2b22      	cmp	r3, #34	@ 0x22
 8005c50:	f040 80aa 	bne.w	8005da8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	689b      	ldr	r3, [r3, #8]
 8005c58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c5c:	d115      	bne.n	8005c8a <UART_Receive_IT+0x54>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	691b      	ldr	r3, [r3, #16]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d111      	bne.n	8005c8a <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c6a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	685b      	ldr	r3, [r3, #4]
 8005c72:	b29b      	uxth	r3, r3
 8005c74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c78:	b29a      	uxth	r2, r3
 8005c7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c7c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c82:	1c9a      	adds	r2, r3, #2
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	629a      	str	r2, [r3, #40]	@ 0x28
 8005c88:	e024      	b.n	8005cd4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	689b      	ldr	r3, [r3, #8]
 8005c94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c98:	d007      	beq.n	8005caa <UART_Receive_IT+0x74>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	689b      	ldr	r3, [r3, #8]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d10a      	bne.n	8005cb8 <UART_Receive_IT+0x82>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	691b      	ldr	r3, [r3, #16]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d106      	bne.n	8005cb8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	685b      	ldr	r3, [r3, #4]
 8005cb0:	b2da      	uxtb	r2, r3
 8005cb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cb4:	701a      	strb	r2, [r3, #0]
 8005cb6:	e008      	b.n	8005cca <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	685b      	ldr	r3, [r3, #4]
 8005cbe:	b2db      	uxtb	r3, r3
 8005cc0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005cc4:	b2da      	uxtb	r2, r3
 8005cc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cc8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cce:	1c5a      	adds	r2, r3, #1
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005cd8:	b29b      	uxth	r3, r3
 8005cda:	3b01      	subs	r3, #1
 8005cdc:	b29b      	uxth	r3, r3
 8005cde:	687a      	ldr	r2, [r7, #4]
 8005ce0:	4619      	mov	r1, r3
 8005ce2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d15d      	bne.n	8005da4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	68da      	ldr	r2, [r3, #12]
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f022 0220 	bic.w	r2, r2, #32
 8005cf6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	68da      	ldr	r2, [r3, #12]
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005d06:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	695a      	ldr	r2, [r3, #20]
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f022 0201 	bic.w	r2, r2, #1
 8005d16:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2220      	movs	r2, #32
 8005d1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2200      	movs	r2, #0
 8005d24:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d2a:	2b01      	cmp	r3, #1
 8005d2c:	d135      	bne.n	8005d9a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2200      	movs	r2, #0
 8005d32:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	330c      	adds	r3, #12
 8005d3a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	e853 3f00 	ldrex	r3, [r3]
 8005d42:	613b      	str	r3, [r7, #16]
   return(result);
 8005d44:	693b      	ldr	r3, [r7, #16]
 8005d46:	f023 0310 	bic.w	r3, r3, #16
 8005d4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	330c      	adds	r3, #12
 8005d52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d54:	623a      	str	r2, [r7, #32]
 8005d56:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d58:	69f9      	ldr	r1, [r7, #28]
 8005d5a:	6a3a      	ldr	r2, [r7, #32]
 8005d5c:	e841 2300 	strex	r3, r2, [r1]
 8005d60:	61bb      	str	r3, [r7, #24]
   return(result);
 8005d62:	69bb      	ldr	r3, [r7, #24]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d1e5      	bne.n	8005d34 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f003 0310 	and.w	r3, r3, #16
 8005d72:	2b10      	cmp	r3, #16
 8005d74:	d10a      	bne.n	8005d8c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005d76:	2300      	movs	r3, #0
 8005d78:	60fb      	str	r3, [r7, #12]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	60fb      	str	r3, [r7, #12]
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	685b      	ldr	r3, [r3, #4]
 8005d88:	60fb      	str	r3, [r7, #12]
 8005d8a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005d90:	4619      	mov	r1, r3
 8005d92:	6878      	ldr	r0, [r7, #4]
 8005d94:	f7ff fdd4 	bl	8005940 <HAL_UARTEx_RxEventCallback>
 8005d98:	e002      	b.n	8005da0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005d9a:	6878      	ldr	r0, [r7, #4]
 8005d9c:	f7fb faba 	bl	8001314 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005da0:	2300      	movs	r3, #0
 8005da2:	e002      	b.n	8005daa <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005da4:	2300      	movs	r3, #0
 8005da6:	e000      	b.n	8005daa <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005da8:	2302      	movs	r3, #2
  }
}
 8005daa:	4618      	mov	r0, r3
 8005dac:	3730      	adds	r7, #48	@ 0x30
 8005dae:	46bd      	mov	sp, r7
 8005db0:	bd80      	pop	{r7, pc}
	...

08005db4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005db4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005db8:	b0c0      	sub	sp, #256	@ 0x100
 8005dba:	af00      	add	r7, sp, #0
 8005dbc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005dc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	691b      	ldr	r3, [r3, #16]
 8005dc8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005dcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dd0:	68d9      	ldr	r1, [r3, #12]
 8005dd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dd6:	681a      	ldr	r2, [r3, #0]
 8005dd8:	ea40 0301 	orr.w	r3, r0, r1
 8005ddc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005dde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005de2:	689a      	ldr	r2, [r3, #8]
 8005de4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005de8:	691b      	ldr	r3, [r3, #16]
 8005dea:	431a      	orrs	r2, r3
 8005dec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005df0:	695b      	ldr	r3, [r3, #20]
 8005df2:	431a      	orrs	r2, r3
 8005df4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005df8:	69db      	ldr	r3, [r3, #28]
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005e00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	68db      	ldr	r3, [r3, #12]
 8005e08:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005e0c:	f021 010c 	bic.w	r1, r1, #12
 8005e10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e14:	681a      	ldr	r2, [r3, #0]
 8005e16:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005e1a:	430b      	orrs	r3, r1
 8005e1c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005e1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	695b      	ldr	r3, [r3, #20]
 8005e26:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005e2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e2e:	6999      	ldr	r1, [r3, #24]
 8005e30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e34:	681a      	ldr	r2, [r3, #0]
 8005e36:	ea40 0301 	orr.w	r3, r0, r1
 8005e3a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005e3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e40:	681a      	ldr	r2, [r3, #0]
 8005e42:	4b8f      	ldr	r3, [pc, #572]	@ (8006080 <UART_SetConfig+0x2cc>)
 8005e44:	429a      	cmp	r2, r3
 8005e46:	d005      	beq.n	8005e54 <UART_SetConfig+0xa0>
 8005e48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e4c:	681a      	ldr	r2, [r3, #0]
 8005e4e:	4b8d      	ldr	r3, [pc, #564]	@ (8006084 <UART_SetConfig+0x2d0>)
 8005e50:	429a      	cmp	r2, r3
 8005e52:	d104      	bne.n	8005e5e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005e54:	f7fd fffc 	bl	8003e50 <HAL_RCC_GetPCLK2Freq>
 8005e58:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005e5c:	e003      	b.n	8005e66 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005e5e:	f7fd ffe3 	bl	8003e28 <HAL_RCC_GetPCLK1Freq>
 8005e62:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e6a:	69db      	ldr	r3, [r3, #28]
 8005e6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e70:	f040 810c 	bne.w	800608c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005e74:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e78:	2200      	movs	r2, #0
 8005e7a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005e7e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005e82:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005e86:	4622      	mov	r2, r4
 8005e88:	462b      	mov	r3, r5
 8005e8a:	1891      	adds	r1, r2, r2
 8005e8c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005e8e:	415b      	adcs	r3, r3
 8005e90:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005e92:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005e96:	4621      	mov	r1, r4
 8005e98:	eb12 0801 	adds.w	r8, r2, r1
 8005e9c:	4629      	mov	r1, r5
 8005e9e:	eb43 0901 	adc.w	r9, r3, r1
 8005ea2:	f04f 0200 	mov.w	r2, #0
 8005ea6:	f04f 0300 	mov.w	r3, #0
 8005eaa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005eae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005eb2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005eb6:	4690      	mov	r8, r2
 8005eb8:	4699      	mov	r9, r3
 8005eba:	4623      	mov	r3, r4
 8005ebc:	eb18 0303 	adds.w	r3, r8, r3
 8005ec0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005ec4:	462b      	mov	r3, r5
 8005ec6:	eb49 0303 	adc.w	r3, r9, r3
 8005eca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005ece:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005eda:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005ede:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005ee2:	460b      	mov	r3, r1
 8005ee4:	18db      	adds	r3, r3, r3
 8005ee6:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ee8:	4613      	mov	r3, r2
 8005eea:	eb42 0303 	adc.w	r3, r2, r3
 8005eee:	657b      	str	r3, [r7, #84]	@ 0x54
 8005ef0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005ef4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005ef8:	f7fa fee6 	bl	8000cc8 <__aeabi_uldivmod>
 8005efc:	4602      	mov	r2, r0
 8005efe:	460b      	mov	r3, r1
 8005f00:	4b61      	ldr	r3, [pc, #388]	@ (8006088 <UART_SetConfig+0x2d4>)
 8005f02:	fba3 2302 	umull	r2, r3, r3, r2
 8005f06:	095b      	lsrs	r3, r3, #5
 8005f08:	011c      	lsls	r4, r3, #4
 8005f0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f0e:	2200      	movs	r2, #0
 8005f10:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005f14:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005f18:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005f1c:	4642      	mov	r2, r8
 8005f1e:	464b      	mov	r3, r9
 8005f20:	1891      	adds	r1, r2, r2
 8005f22:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005f24:	415b      	adcs	r3, r3
 8005f26:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f28:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005f2c:	4641      	mov	r1, r8
 8005f2e:	eb12 0a01 	adds.w	sl, r2, r1
 8005f32:	4649      	mov	r1, r9
 8005f34:	eb43 0b01 	adc.w	fp, r3, r1
 8005f38:	f04f 0200 	mov.w	r2, #0
 8005f3c:	f04f 0300 	mov.w	r3, #0
 8005f40:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005f44:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005f48:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005f4c:	4692      	mov	sl, r2
 8005f4e:	469b      	mov	fp, r3
 8005f50:	4643      	mov	r3, r8
 8005f52:	eb1a 0303 	adds.w	r3, sl, r3
 8005f56:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005f5a:	464b      	mov	r3, r9
 8005f5c:	eb4b 0303 	adc.w	r3, fp, r3
 8005f60:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005f64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f68:	685b      	ldr	r3, [r3, #4]
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005f70:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005f74:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005f78:	460b      	mov	r3, r1
 8005f7a:	18db      	adds	r3, r3, r3
 8005f7c:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f7e:	4613      	mov	r3, r2
 8005f80:	eb42 0303 	adc.w	r3, r2, r3
 8005f84:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f86:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005f8a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005f8e:	f7fa fe9b 	bl	8000cc8 <__aeabi_uldivmod>
 8005f92:	4602      	mov	r2, r0
 8005f94:	460b      	mov	r3, r1
 8005f96:	4611      	mov	r1, r2
 8005f98:	4b3b      	ldr	r3, [pc, #236]	@ (8006088 <UART_SetConfig+0x2d4>)
 8005f9a:	fba3 2301 	umull	r2, r3, r3, r1
 8005f9e:	095b      	lsrs	r3, r3, #5
 8005fa0:	2264      	movs	r2, #100	@ 0x64
 8005fa2:	fb02 f303 	mul.w	r3, r2, r3
 8005fa6:	1acb      	subs	r3, r1, r3
 8005fa8:	00db      	lsls	r3, r3, #3
 8005faa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005fae:	4b36      	ldr	r3, [pc, #216]	@ (8006088 <UART_SetConfig+0x2d4>)
 8005fb0:	fba3 2302 	umull	r2, r3, r3, r2
 8005fb4:	095b      	lsrs	r3, r3, #5
 8005fb6:	005b      	lsls	r3, r3, #1
 8005fb8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005fbc:	441c      	add	r4, r3
 8005fbe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005fc8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005fcc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005fd0:	4642      	mov	r2, r8
 8005fd2:	464b      	mov	r3, r9
 8005fd4:	1891      	adds	r1, r2, r2
 8005fd6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005fd8:	415b      	adcs	r3, r3
 8005fda:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005fdc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005fe0:	4641      	mov	r1, r8
 8005fe2:	1851      	adds	r1, r2, r1
 8005fe4:	6339      	str	r1, [r7, #48]	@ 0x30
 8005fe6:	4649      	mov	r1, r9
 8005fe8:	414b      	adcs	r3, r1
 8005fea:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fec:	f04f 0200 	mov.w	r2, #0
 8005ff0:	f04f 0300 	mov.w	r3, #0
 8005ff4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005ff8:	4659      	mov	r1, fp
 8005ffa:	00cb      	lsls	r3, r1, #3
 8005ffc:	4651      	mov	r1, sl
 8005ffe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006002:	4651      	mov	r1, sl
 8006004:	00ca      	lsls	r2, r1, #3
 8006006:	4610      	mov	r0, r2
 8006008:	4619      	mov	r1, r3
 800600a:	4603      	mov	r3, r0
 800600c:	4642      	mov	r2, r8
 800600e:	189b      	adds	r3, r3, r2
 8006010:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006014:	464b      	mov	r3, r9
 8006016:	460a      	mov	r2, r1
 8006018:	eb42 0303 	adc.w	r3, r2, r3
 800601c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006020:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006024:	685b      	ldr	r3, [r3, #4]
 8006026:	2200      	movs	r2, #0
 8006028:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800602c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006030:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006034:	460b      	mov	r3, r1
 8006036:	18db      	adds	r3, r3, r3
 8006038:	62bb      	str	r3, [r7, #40]	@ 0x28
 800603a:	4613      	mov	r3, r2
 800603c:	eb42 0303 	adc.w	r3, r2, r3
 8006040:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006042:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006046:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800604a:	f7fa fe3d 	bl	8000cc8 <__aeabi_uldivmod>
 800604e:	4602      	mov	r2, r0
 8006050:	460b      	mov	r3, r1
 8006052:	4b0d      	ldr	r3, [pc, #52]	@ (8006088 <UART_SetConfig+0x2d4>)
 8006054:	fba3 1302 	umull	r1, r3, r3, r2
 8006058:	095b      	lsrs	r3, r3, #5
 800605a:	2164      	movs	r1, #100	@ 0x64
 800605c:	fb01 f303 	mul.w	r3, r1, r3
 8006060:	1ad3      	subs	r3, r2, r3
 8006062:	00db      	lsls	r3, r3, #3
 8006064:	3332      	adds	r3, #50	@ 0x32
 8006066:	4a08      	ldr	r2, [pc, #32]	@ (8006088 <UART_SetConfig+0x2d4>)
 8006068:	fba2 2303 	umull	r2, r3, r2, r3
 800606c:	095b      	lsrs	r3, r3, #5
 800606e:	f003 0207 	and.w	r2, r3, #7
 8006072:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	4422      	add	r2, r4
 800607a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800607c:	e106      	b.n	800628c <UART_SetConfig+0x4d8>
 800607e:	bf00      	nop
 8006080:	40011000 	.word	0x40011000
 8006084:	40011400 	.word	0x40011400
 8006088:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800608c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006090:	2200      	movs	r2, #0
 8006092:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006096:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800609a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800609e:	4642      	mov	r2, r8
 80060a0:	464b      	mov	r3, r9
 80060a2:	1891      	adds	r1, r2, r2
 80060a4:	6239      	str	r1, [r7, #32]
 80060a6:	415b      	adcs	r3, r3
 80060a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80060aa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80060ae:	4641      	mov	r1, r8
 80060b0:	1854      	adds	r4, r2, r1
 80060b2:	4649      	mov	r1, r9
 80060b4:	eb43 0501 	adc.w	r5, r3, r1
 80060b8:	f04f 0200 	mov.w	r2, #0
 80060bc:	f04f 0300 	mov.w	r3, #0
 80060c0:	00eb      	lsls	r3, r5, #3
 80060c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80060c6:	00e2      	lsls	r2, r4, #3
 80060c8:	4614      	mov	r4, r2
 80060ca:	461d      	mov	r5, r3
 80060cc:	4643      	mov	r3, r8
 80060ce:	18e3      	adds	r3, r4, r3
 80060d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80060d4:	464b      	mov	r3, r9
 80060d6:	eb45 0303 	adc.w	r3, r5, r3
 80060da:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80060de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060e2:	685b      	ldr	r3, [r3, #4]
 80060e4:	2200      	movs	r2, #0
 80060e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80060ea:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80060ee:	f04f 0200 	mov.w	r2, #0
 80060f2:	f04f 0300 	mov.w	r3, #0
 80060f6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80060fa:	4629      	mov	r1, r5
 80060fc:	008b      	lsls	r3, r1, #2
 80060fe:	4621      	mov	r1, r4
 8006100:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006104:	4621      	mov	r1, r4
 8006106:	008a      	lsls	r2, r1, #2
 8006108:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800610c:	f7fa fddc 	bl	8000cc8 <__aeabi_uldivmod>
 8006110:	4602      	mov	r2, r0
 8006112:	460b      	mov	r3, r1
 8006114:	4b60      	ldr	r3, [pc, #384]	@ (8006298 <UART_SetConfig+0x4e4>)
 8006116:	fba3 2302 	umull	r2, r3, r3, r2
 800611a:	095b      	lsrs	r3, r3, #5
 800611c:	011c      	lsls	r4, r3, #4
 800611e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006122:	2200      	movs	r2, #0
 8006124:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006128:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800612c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006130:	4642      	mov	r2, r8
 8006132:	464b      	mov	r3, r9
 8006134:	1891      	adds	r1, r2, r2
 8006136:	61b9      	str	r1, [r7, #24]
 8006138:	415b      	adcs	r3, r3
 800613a:	61fb      	str	r3, [r7, #28]
 800613c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006140:	4641      	mov	r1, r8
 8006142:	1851      	adds	r1, r2, r1
 8006144:	6139      	str	r1, [r7, #16]
 8006146:	4649      	mov	r1, r9
 8006148:	414b      	adcs	r3, r1
 800614a:	617b      	str	r3, [r7, #20]
 800614c:	f04f 0200 	mov.w	r2, #0
 8006150:	f04f 0300 	mov.w	r3, #0
 8006154:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006158:	4659      	mov	r1, fp
 800615a:	00cb      	lsls	r3, r1, #3
 800615c:	4651      	mov	r1, sl
 800615e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006162:	4651      	mov	r1, sl
 8006164:	00ca      	lsls	r2, r1, #3
 8006166:	4610      	mov	r0, r2
 8006168:	4619      	mov	r1, r3
 800616a:	4603      	mov	r3, r0
 800616c:	4642      	mov	r2, r8
 800616e:	189b      	adds	r3, r3, r2
 8006170:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006174:	464b      	mov	r3, r9
 8006176:	460a      	mov	r2, r1
 8006178:	eb42 0303 	adc.w	r3, r2, r3
 800617c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006180:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	2200      	movs	r2, #0
 8006188:	67bb      	str	r3, [r7, #120]	@ 0x78
 800618a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800618c:	f04f 0200 	mov.w	r2, #0
 8006190:	f04f 0300 	mov.w	r3, #0
 8006194:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006198:	4649      	mov	r1, r9
 800619a:	008b      	lsls	r3, r1, #2
 800619c:	4641      	mov	r1, r8
 800619e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80061a2:	4641      	mov	r1, r8
 80061a4:	008a      	lsls	r2, r1, #2
 80061a6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80061aa:	f7fa fd8d 	bl	8000cc8 <__aeabi_uldivmod>
 80061ae:	4602      	mov	r2, r0
 80061b0:	460b      	mov	r3, r1
 80061b2:	4611      	mov	r1, r2
 80061b4:	4b38      	ldr	r3, [pc, #224]	@ (8006298 <UART_SetConfig+0x4e4>)
 80061b6:	fba3 2301 	umull	r2, r3, r3, r1
 80061ba:	095b      	lsrs	r3, r3, #5
 80061bc:	2264      	movs	r2, #100	@ 0x64
 80061be:	fb02 f303 	mul.w	r3, r2, r3
 80061c2:	1acb      	subs	r3, r1, r3
 80061c4:	011b      	lsls	r3, r3, #4
 80061c6:	3332      	adds	r3, #50	@ 0x32
 80061c8:	4a33      	ldr	r2, [pc, #204]	@ (8006298 <UART_SetConfig+0x4e4>)
 80061ca:	fba2 2303 	umull	r2, r3, r2, r3
 80061ce:	095b      	lsrs	r3, r3, #5
 80061d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80061d4:	441c      	add	r4, r3
 80061d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061da:	2200      	movs	r2, #0
 80061dc:	673b      	str	r3, [r7, #112]	@ 0x70
 80061de:	677a      	str	r2, [r7, #116]	@ 0x74
 80061e0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80061e4:	4642      	mov	r2, r8
 80061e6:	464b      	mov	r3, r9
 80061e8:	1891      	adds	r1, r2, r2
 80061ea:	60b9      	str	r1, [r7, #8]
 80061ec:	415b      	adcs	r3, r3
 80061ee:	60fb      	str	r3, [r7, #12]
 80061f0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80061f4:	4641      	mov	r1, r8
 80061f6:	1851      	adds	r1, r2, r1
 80061f8:	6039      	str	r1, [r7, #0]
 80061fa:	4649      	mov	r1, r9
 80061fc:	414b      	adcs	r3, r1
 80061fe:	607b      	str	r3, [r7, #4]
 8006200:	f04f 0200 	mov.w	r2, #0
 8006204:	f04f 0300 	mov.w	r3, #0
 8006208:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800620c:	4659      	mov	r1, fp
 800620e:	00cb      	lsls	r3, r1, #3
 8006210:	4651      	mov	r1, sl
 8006212:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006216:	4651      	mov	r1, sl
 8006218:	00ca      	lsls	r2, r1, #3
 800621a:	4610      	mov	r0, r2
 800621c:	4619      	mov	r1, r3
 800621e:	4603      	mov	r3, r0
 8006220:	4642      	mov	r2, r8
 8006222:	189b      	adds	r3, r3, r2
 8006224:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006226:	464b      	mov	r3, r9
 8006228:	460a      	mov	r2, r1
 800622a:	eb42 0303 	adc.w	r3, r2, r3
 800622e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006230:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006234:	685b      	ldr	r3, [r3, #4]
 8006236:	2200      	movs	r2, #0
 8006238:	663b      	str	r3, [r7, #96]	@ 0x60
 800623a:	667a      	str	r2, [r7, #100]	@ 0x64
 800623c:	f04f 0200 	mov.w	r2, #0
 8006240:	f04f 0300 	mov.w	r3, #0
 8006244:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006248:	4649      	mov	r1, r9
 800624a:	008b      	lsls	r3, r1, #2
 800624c:	4641      	mov	r1, r8
 800624e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006252:	4641      	mov	r1, r8
 8006254:	008a      	lsls	r2, r1, #2
 8006256:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800625a:	f7fa fd35 	bl	8000cc8 <__aeabi_uldivmod>
 800625e:	4602      	mov	r2, r0
 8006260:	460b      	mov	r3, r1
 8006262:	4b0d      	ldr	r3, [pc, #52]	@ (8006298 <UART_SetConfig+0x4e4>)
 8006264:	fba3 1302 	umull	r1, r3, r3, r2
 8006268:	095b      	lsrs	r3, r3, #5
 800626a:	2164      	movs	r1, #100	@ 0x64
 800626c:	fb01 f303 	mul.w	r3, r1, r3
 8006270:	1ad3      	subs	r3, r2, r3
 8006272:	011b      	lsls	r3, r3, #4
 8006274:	3332      	adds	r3, #50	@ 0x32
 8006276:	4a08      	ldr	r2, [pc, #32]	@ (8006298 <UART_SetConfig+0x4e4>)
 8006278:	fba2 2303 	umull	r2, r3, r2, r3
 800627c:	095b      	lsrs	r3, r3, #5
 800627e:	f003 020f 	and.w	r2, r3, #15
 8006282:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	4422      	add	r2, r4
 800628a:	609a      	str	r2, [r3, #8]
}
 800628c:	bf00      	nop
 800628e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006292:	46bd      	mov	sp, r7
 8006294:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006298:	51eb851f 	.word	0x51eb851f

0800629c <__cvt>:
 800629c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80062a0:	ec57 6b10 	vmov	r6, r7, d0
 80062a4:	2f00      	cmp	r7, #0
 80062a6:	460c      	mov	r4, r1
 80062a8:	4619      	mov	r1, r3
 80062aa:	463b      	mov	r3, r7
 80062ac:	bfbb      	ittet	lt
 80062ae:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80062b2:	461f      	movlt	r7, r3
 80062b4:	2300      	movge	r3, #0
 80062b6:	232d      	movlt	r3, #45	@ 0x2d
 80062b8:	700b      	strb	r3, [r1, #0]
 80062ba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80062bc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80062c0:	4691      	mov	r9, r2
 80062c2:	f023 0820 	bic.w	r8, r3, #32
 80062c6:	bfbc      	itt	lt
 80062c8:	4632      	movlt	r2, r6
 80062ca:	4616      	movlt	r6, r2
 80062cc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80062d0:	d005      	beq.n	80062de <__cvt+0x42>
 80062d2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80062d6:	d100      	bne.n	80062da <__cvt+0x3e>
 80062d8:	3401      	adds	r4, #1
 80062da:	2102      	movs	r1, #2
 80062dc:	e000      	b.n	80062e0 <__cvt+0x44>
 80062de:	2103      	movs	r1, #3
 80062e0:	ab03      	add	r3, sp, #12
 80062e2:	9301      	str	r3, [sp, #4]
 80062e4:	ab02      	add	r3, sp, #8
 80062e6:	9300      	str	r3, [sp, #0]
 80062e8:	ec47 6b10 	vmov	d0, r6, r7
 80062ec:	4653      	mov	r3, sl
 80062ee:	4622      	mov	r2, r4
 80062f0:	f001 f972 	bl	80075d8 <_dtoa_r>
 80062f4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80062f8:	4605      	mov	r5, r0
 80062fa:	d119      	bne.n	8006330 <__cvt+0x94>
 80062fc:	f019 0f01 	tst.w	r9, #1
 8006300:	d00e      	beq.n	8006320 <__cvt+0x84>
 8006302:	eb00 0904 	add.w	r9, r0, r4
 8006306:	2200      	movs	r2, #0
 8006308:	2300      	movs	r3, #0
 800630a:	4630      	mov	r0, r6
 800630c:	4639      	mov	r1, r7
 800630e:	f7fa fbfb 	bl	8000b08 <__aeabi_dcmpeq>
 8006312:	b108      	cbz	r0, 8006318 <__cvt+0x7c>
 8006314:	f8cd 900c 	str.w	r9, [sp, #12]
 8006318:	2230      	movs	r2, #48	@ 0x30
 800631a:	9b03      	ldr	r3, [sp, #12]
 800631c:	454b      	cmp	r3, r9
 800631e:	d31e      	bcc.n	800635e <__cvt+0xc2>
 8006320:	9b03      	ldr	r3, [sp, #12]
 8006322:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006324:	1b5b      	subs	r3, r3, r5
 8006326:	4628      	mov	r0, r5
 8006328:	6013      	str	r3, [r2, #0]
 800632a:	b004      	add	sp, #16
 800632c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006330:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006334:	eb00 0904 	add.w	r9, r0, r4
 8006338:	d1e5      	bne.n	8006306 <__cvt+0x6a>
 800633a:	7803      	ldrb	r3, [r0, #0]
 800633c:	2b30      	cmp	r3, #48	@ 0x30
 800633e:	d10a      	bne.n	8006356 <__cvt+0xba>
 8006340:	2200      	movs	r2, #0
 8006342:	2300      	movs	r3, #0
 8006344:	4630      	mov	r0, r6
 8006346:	4639      	mov	r1, r7
 8006348:	f7fa fbde 	bl	8000b08 <__aeabi_dcmpeq>
 800634c:	b918      	cbnz	r0, 8006356 <__cvt+0xba>
 800634e:	f1c4 0401 	rsb	r4, r4, #1
 8006352:	f8ca 4000 	str.w	r4, [sl]
 8006356:	f8da 3000 	ldr.w	r3, [sl]
 800635a:	4499      	add	r9, r3
 800635c:	e7d3      	b.n	8006306 <__cvt+0x6a>
 800635e:	1c59      	adds	r1, r3, #1
 8006360:	9103      	str	r1, [sp, #12]
 8006362:	701a      	strb	r2, [r3, #0]
 8006364:	e7d9      	b.n	800631a <__cvt+0x7e>

08006366 <__exponent>:
 8006366:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006368:	2900      	cmp	r1, #0
 800636a:	bfba      	itte	lt
 800636c:	4249      	neglt	r1, r1
 800636e:	232d      	movlt	r3, #45	@ 0x2d
 8006370:	232b      	movge	r3, #43	@ 0x2b
 8006372:	2909      	cmp	r1, #9
 8006374:	7002      	strb	r2, [r0, #0]
 8006376:	7043      	strb	r3, [r0, #1]
 8006378:	dd29      	ble.n	80063ce <__exponent+0x68>
 800637a:	f10d 0307 	add.w	r3, sp, #7
 800637e:	461d      	mov	r5, r3
 8006380:	270a      	movs	r7, #10
 8006382:	461a      	mov	r2, r3
 8006384:	fbb1 f6f7 	udiv	r6, r1, r7
 8006388:	fb07 1416 	mls	r4, r7, r6, r1
 800638c:	3430      	adds	r4, #48	@ 0x30
 800638e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006392:	460c      	mov	r4, r1
 8006394:	2c63      	cmp	r4, #99	@ 0x63
 8006396:	f103 33ff 	add.w	r3, r3, #4294967295
 800639a:	4631      	mov	r1, r6
 800639c:	dcf1      	bgt.n	8006382 <__exponent+0x1c>
 800639e:	3130      	adds	r1, #48	@ 0x30
 80063a0:	1e94      	subs	r4, r2, #2
 80063a2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80063a6:	1c41      	adds	r1, r0, #1
 80063a8:	4623      	mov	r3, r4
 80063aa:	42ab      	cmp	r3, r5
 80063ac:	d30a      	bcc.n	80063c4 <__exponent+0x5e>
 80063ae:	f10d 0309 	add.w	r3, sp, #9
 80063b2:	1a9b      	subs	r3, r3, r2
 80063b4:	42ac      	cmp	r4, r5
 80063b6:	bf88      	it	hi
 80063b8:	2300      	movhi	r3, #0
 80063ba:	3302      	adds	r3, #2
 80063bc:	4403      	add	r3, r0
 80063be:	1a18      	subs	r0, r3, r0
 80063c0:	b003      	add	sp, #12
 80063c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80063c4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80063c8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80063cc:	e7ed      	b.n	80063aa <__exponent+0x44>
 80063ce:	2330      	movs	r3, #48	@ 0x30
 80063d0:	3130      	adds	r1, #48	@ 0x30
 80063d2:	7083      	strb	r3, [r0, #2]
 80063d4:	70c1      	strb	r1, [r0, #3]
 80063d6:	1d03      	adds	r3, r0, #4
 80063d8:	e7f1      	b.n	80063be <__exponent+0x58>
	...

080063dc <_printf_float>:
 80063dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063e0:	b08d      	sub	sp, #52	@ 0x34
 80063e2:	460c      	mov	r4, r1
 80063e4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80063e8:	4616      	mov	r6, r2
 80063ea:	461f      	mov	r7, r3
 80063ec:	4605      	mov	r5, r0
 80063ee:	f000 ffed 	bl	80073cc <_localeconv_r>
 80063f2:	6803      	ldr	r3, [r0, #0]
 80063f4:	9304      	str	r3, [sp, #16]
 80063f6:	4618      	mov	r0, r3
 80063f8:	f7f9 ff5a 	bl	80002b0 <strlen>
 80063fc:	2300      	movs	r3, #0
 80063fe:	930a      	str	r3, [sp, #40]	@ 0x28
 8006400:	f8d8 3000 	ldr.w	r3, [r8]
 8006404:	9005      	str	r0, [sp, #20]
 8006406:	3307      	adds	r3, #7
 8006408:	f023 0307 	bic.w	r3, r3, #7
 800640c:	f103 0208 	add.w	r2, r3, #8
 8006410:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006414:	f8d4 b000 	ldr.w	fp, [r4]
 8006418:	f8c8 2000 	str.w	r2, [r8]
 800641c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006420:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006424:	9307      	str	r3, [sp, #28]
 8006426:	f8cd 8018 	str.w	r8, [sp, #24]
 800642a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800642e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006432:	4b9c      	ldr	r3, [pc, #624]	@ (80066a4 <_printf_float+0x2c8>)
 8006434:	f04f 32ff 	mov.w	r2, #4294967295
 8006438:	f7fa fb98 	bl	8000b6c <__aeabi_dcmpun>
 800643c:	bb70      	cbnz	r0, 800649c <_printf_float+0xc0>
 800643e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006442:	4b98      	ldr	r3, [pc, #608]	@ (80066a4 <_printf_float+0x2c8>)
 8006444:	f04f 32ff 	mov.w	r2, #4294967295
 8006448:	f7fa fb72 	bl	8000b30 <__aeabi_dcmple>
 800644c:	bb30      	cbnz	r0, 800649c <_printf_float+0xc0>
 800644e:	2200      	movs	r2, #0
 8006450:	2300      	movs	r3, #0
 8006452:	4640      	mov	r0, r8
 8006454:	4649      	mov	r1, r9
 8006456:	f7fa fb61 	bl	8000b1c <__aeabi_dcmplt>
 800645a:	b110      	cbz	r0, 8006462 <_printf_float+0x86>
 800645c:	232d      	movs	r3, #45	@ 0x2d
 800645e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006462:	4a91      	ldr	r2, [pc, #580]	@ (80066a8 <_printf_float+0x2cc>)
 8006464:	4b91      	ldr	r3, [pc, #580]	@ (80066ac <_printf_float+0x2d0>)
 8006466:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800646a:	bf8c      	ite	hi
 800646c:	4690      	movhi	r8, r2
 800646e:	4698      	movls	r8, r3
 8006470:	2303      	movs	r3, #3
 8006472:	6123      	str	r3, [r4, #16]
 8006474:	f02b 0304 	bic.w	r3, fp, #4
 8006478:	6023      	str	r3, [r4, #0]
 800647a:	f04f 0900 	mov.w	r9, #0
 800647e:	9700      	str	r7, [sp, #0]
 8006480:	4633      	mov	r3, r6
 8006482:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006484:	4621      	mov	r1, r4
 8006486:	4628      	mov	r0, r5
 8006488:	f000 f9d2 	bl	8006830 <_printf_common>
 800648c:	3001      	adds	r0, #1
 800648e:	f040 808d 	bne.w	80065ac <_printf_float+0x1d0>
 8006492:	f04f 30ff 	mov.w	r0, #4294967295
 8006496:	b00d      	add	sp, #52	@ 0x34
 8006498:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800649c:	4642      	mov	r2, r8
 800649e:	464b      	mov	r3, r9
 80064a0:	4640      	mov	r0, r8
 80064a2:	4649      	mov	r1, r9
 80064a4:	f7fa fb62 	bl	8000b6c <__aeabi_dcmpun>
 80064a8:	b140      	cbz	r0, 80064bc <_printf_float+0xe0>
 80064aa:	464b      	mov	r3, r9
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	bfbc      	itt	lt
 80064b0:	232d      	movlt	r3, #45	@ 0x2d
 80064b2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80064b6:	4a7e      	ldr	r2, [pc, #504]	@ (80066b0 <_printf_float+0x2d4>)
 80064b8:	4b7e      	ldr	r3, [pc, #504]	@ (80066b4 <_printf_float+0x2d8>)
 80064ba:	e7d4      	b.n	8006466 <_printf_float+0x8a>
 80064bc:	6863      	ldr	r3, [r4, #4]
 80064be:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80064c2:	9206      	str	r2, [sp, #24]
 80064c4:	1c5a      	adds	r2, r3, #1
 80064c6:	d13b      	bne.n	8006540 <_printf_float+0x164>
 80064c8:	2306      	movs	r3, #6
 80064ca:	6063      	str	r3, [r4, #4]
 80064cc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80064d0:	2300      	movs	r3, #0
 80064d2:	6022      	str	r2, [r4, #0]
 80064d4:	9303      	str	r3, [sp, #12]
 80064d6:	ab0a      	add	r3, sp, #40	@ 0x28
 80064d8:	e9cd a301 	strd	sl, r3, [sp, #4]
 80064dc:	ab09      	add	r3, sp, #36	@ 0x24
 80064de:	9300      	str	r3, [sp, #0]
 80064e0:	6861      	ldr	r1, [r4, #4]
 80064e2:	ec49 8b10 	vmov	d0, r8, r9
 80064e6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80064ea:	4628      	mov	r0, r5
 80064ec:	f7ff fed6 	bl	800629c <__cvt>
 80064f0:	9b06      	ldr	r3, [sp, #24]
 80064f2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80064f4:	2b47      	cmp	r3, #71	@ 0x47
 80064f6:	4680      	mov	r8, r0
 80064f8:	d129      	bne.n	800654e <_printf_float+0x172>
 80064fa:	1cc8      	adds	r0, r1, #3
 80064fc:	db02      	blt.n	8006504 <_printf_float+0x128>
 80064fe:	6863      	ldr	r3, [r4, #4]
 8006500:	4299      	cmp	r1, r3
 8006502:	dd41      	ble.n	8006588 <_printf_float+0x1ac>
 8006504:	f1aa 0a02 	sub.w	sl, sl, #2
 8006508:	fa5f fa8a 	uxtb.w	sl, sl
 800650c:	3901      	subs	r1, #1
 800650e:	4652      	mov	r2, sl
 8006510:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006514:	9109      	str	r1, [sp, #36]	@ 0x24
 8006516:	f7ff ff26 	bl	8006366 <__exponent>
 800651a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800651c:	1813      	adds	r3, r2, r0
 800651e:	2a01      	cmp	r2, #1
 8006520:	4681      	mov	r9, r0
 8006522:	6123      	str	r3, [r4, #16]
 8006524:	dc02      	bgt.n	800652c <_printf_float+0x150>
 8006526:	6822      	ldr	r2, [r4, #0]
 8006528:	07d2      	lsls	r2, r2, #31
 800652a:	d501      	bpl.n	8006530 <_printf_float+0x154>
 800652c:	3301      	adds	r3, #1
 800652e:	6123      	str	r3, [r4, #16]
 8006530:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006534:	2b00      	cmp	r3, #0
 8006536:	d0a2      	beq.n	800647e <_printf_float+0xa2>
 8006538:	232d      	movs	r3, #45	@ 0x2d
 800653a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800653e:	e79e      	b.n	800647e <_printf_float+0xa2>
 8006540:	9a06      	ldr	r2, [sp, #24]
 8006542:	2a47      	cmp	r2, #71	@ 0x47
 8006544:	d1c2      	bne.n	80064cc <_printf_float+0xf0>
 8006546:	2b00      	cmp	r3, #0
 8006548:	d1c0      	bne.n	80064cc <_printf_float+0xf0>
 800654a:	2301      	movs	r3, #1
 800654c:	e7bd      	b.n	80064ca <_printf_float+0xee>
 800654e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006552:	d9db      	bls.n	800650c <_printf_float+0x130>
 8006554:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006558:	d118      	bne.n	800658c <_printf_float+0x1b0>
 800655a:	2900      	cmp	r1, #0
 800655c:	6863      	ldr	r3, [r4, #4]
 800655e:	dd0b      	ble.n	8006578 <_printf_float+0x19c>
 8006560:	6121      	str	r1, [r4, #16]
 8006562:	b913      	cbnz	r3, 800656a <_printf_float+0x18e>
 8006564:	6822      	ldr	r2, [r4, #0]
 8006566:	07d0      	lsls	r0, r2, #31
 8006568:	d502      	bpl.n	8006570 <_printf_float+0x194>
 800656a:	3301      	adds	r3, #1
 800656c:	440b      	add	r3, r1
 800656e:	6123      	str	r3, [r4, #16]
 8006570:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006572:	f04f 0900 	mov.w	r9, #0
 8006576:	e7db      	b.n	8006530 <_printf_float+0x154>
 8006578:	b913      	cbnz	r3, 8006580 <_printf_float+0x1a4>
 800657a:	6822      	ldr	r2, [r4, #0]
 800657c:	07d2      	lsls	r2, r2, #31
 800657e:	d501      	bpl.n	8006584 <_printf_float+0x1a8>
 8006580:	3302      	adds	r3, #2
 8006582:	e7f4      	b.n	800656e <_printf_float+0x192>
 8006584:	2301      	movs	r3, #1
 8006586:	e7f2      	b.n	800656e <_printf_float+0x192>
 8006588:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800658c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800658e:	4299      	cmp	r1, r3
 8006590:	db05      	blt.n	800659e <_printf_float+0x1c2>
 8006592:	6823      	ldr	r3, [r4, #0]
 8006594:	6121      	str	r1, [r4, #16]
 8006596:	07d8      	lsls	r0, r3, #31
 8006598:	d5ea      	bpl.n	8006570 <_printf_float+0x194>
 800659a:	1c4b      	adds	r3, r1, #1
 800659c:	e7e7      	b.n	800656e <_printf_float+0x192>
 800659e:	2900      	cmp	r1, #0
 80065a0:	bfd4      	ite	le
 80065a2:	f1c1 0202 	rsble	r2, r1, #2
 80065a6:	2201      	movgt	r2, #1
 80065a8:	4413      	add	r3, r2
 80065aa:	e7e0      	b.n	800656e <_printf_float+0x192>
 80065ac:	6823      	ldr	r3, [r4, #0]
 80065ae:	055a      	lsls	r2, r3, #21
 80065b0:	d407      	bmi.n	80065c2 <_printf_float+0x1e6>
 80065b2:	6923      	ldr	r3, [r4, #16]
 80065b4:	4642      	mov	r2, r8
 80065b6:	4631      	mov	r1, r6
 80065b8:	4628      	mov	r0, r5
 80065ba:	47b8      	blx	r7
 80065bc:	3001      	adds	r0, #1
 80065be:	d12b      	bne.n	8006618 <_printf_float+0x23c>
 80065c0:	e767      	b.n	8006492 <_printf_float+0xb6>
 80065c2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80065c6:	f240 80dd 	bls.w	8006784 <_printf_float+0x3a8>
 80065ca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80065ce:	2200      	movs	r2, #0
 80065d0:	2300      	movs	r3, #0
 80065d2:	f7fa fa99 	bl	8000b08 <__aeabi_dcmpeq>
 80065d6:	2800      	cmp	r0, #0
 80065d8:	d033      	beq.n	8006642 <_printf_float+0x266>
 80065da:	4a37      	ldr	r2, [pc, #220]	@ (80066b8 <_printf_float+0x2dc>)
 80065dc:	2301      	movs	r3, #1
 80065de:	4631      	mov	r1, r6
 80065e0:	4628      	mov	r0, r5
 80065e2:	47b8      	blx	r7
 80065e4:	3001      	adds	r0, #1
 80065e6:	f43f af54 	beq.w	8006492 <_printf_float+0xb6>
 80065ea:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80065ee:	4543      	cmp	r3, r8
 80065f0:	db02      	blt.n	80065f8 <_printf_float+0x21c>
 80065f2:	6823      	ldr	r3, [r4, #0]
 80065f4:	07d8      	lsls	r0, r3, #31
 80065f6:	d50f      	bpl.n	8006618 <_printf_float+0x23c>
 80065f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80065fc:	4631      	mov	r1, r6
 80065fe:	4628      	mov	r0, r5
 8006600:	47b8      	blx	r7
 8006602:	3001      	adds	r0, #1
 8006604:	f43f af45 	beq.w	8006492 <_printf_float+0xb6>
 8006608:	f04f 0900 	mov.w	r9, #0
 800660c:	f108 38ff 	add.w	r8, r8, #4294967295
 8006610:	f104 0a1a 	add.w	sl, r4, #26
 8006614:	45c8      	cmp	r8, r9
 8006616:	dc09      	bgt.n	800662c <_printf_float+0x250>
 8006618:	6823      	ldr	r3, [r4, #0]
 800661a:	079b      	lsls	r3, r3, #30
 800661c:	f100 8103 	bmi.w	8006826 <_printf_float+0x44a>
 8006620:	68e0      	ldr	r0, [r4, #12]
 8006622:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006624:	4298      	cmp	r0, r3
 8006626:	bfb8      	it	lt
 8006628:	4618      	movlt	r0, r3
 800662a:	e734      	b.n	8006496 <_printf_float+0xba>
 800662c:	2301      	movs	r3, #1
 800662e:	4652      	mov	r2, sl
 8006630:	4631      	mov	r1, r6
 8006632:	4628      	mov	r0, r5
 8006634:	47b8      	blx	r7
 8006636:	3001      	adds	r0, #1
 8006638:	f43f af2b 	beq.w	8006492 <_printf_float+0xb6>
 800663c:	f109 0901 	add.w	r9, r9, #1
 8006640:	e7e8      	b.n	8006614 <_printf_float+0x238>
 8006642:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006644:	2b00      	cmp	r3, #0
 8006646:	dc39      	bgt.n	80066bc <_printf_float+0x2e0>
 8006648:	4a1b      	ldr	r2, [pc, #108]	@ (80066b8 <_printf_float+0x2dc>)
 800664a:	2301      	movs	r3, #1
 800664c:	4631      	mov	r1, r6
 800664e:	4628      	mov	r0, r5
 8006650:	47b8      	blx	r7
 8006652:	3001      	adds	r0, #1
 8006654:	f43f af1d 	beq.w	8006492 <_printf_float+0xb6>
 8006658:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800665c:	ea59 0303 	orrs.w	r3, r9, r3
 8006660:	d102      	bne.n	8006668 <_printf_float+0x28c>
 8006662:	6823      	ldr	r3, [r4, #0]
 8006664:	07d9      	lsls	r1, r3, #31
 8006666:	d5d7      	bpl.n	8006618 <_printf_float+0x23c>
 8006668:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800666c:	4631      	mov	r1, r6
 800666e:	4628      	mov	r0, r5
 8006670:	47b8      	blx	r7
 8006672:	3001      	adds	r0, #1
 8006674:	f43f af0d 	beq.w	8006492 <_printf_float+0xb6>
 8006678:	f04f 0a00 	mov.w	sl, #0
 800667c:	f104 0b1a 	add.w	fp, r4, #26
 8006680:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006682:	425b      	negs	r3, r3
 8006684:	4553      	cmp	r3, sl
 8006686:	dc01      	bgt.n	800668c <_printf_float+0x2b0>
 8006688:	464b      	mov	r3, r9
 800668a:	e793      	b.n	80065b4 <_printf_float+0x1d8>
 800668c:	2301      	movs	r3, #1
 800668e:	465a      	mov	r2, fp
 8006690:	4631      	mov	r1, r6
 8006692:	4628      	mov	r0, r5
 8006694:	47b8      	blx	r7
 8006696:	3001      	adds	r0, #1
 8006698:	f43f aefb 	beq.w	8006492 <_printf_float+0xb6>
 800669c:	f10a 0a01 	add.w	sl, sl, #1
 80066a0:	e7ee      	b.n	8006680 <_printf_float+0x2a4>
 80066a2:	bf00      	nop
 80066a4:	7fefffff 	.word	0x7fefffff
 80066a8:	0800aaf4 	.word	0x0800aaf4
 80066ac:	0800aaf0 	.word	0x0800aaf0
 80066b0:	0800aafc 	.word	0x0800aafc
 80066b4:	0800aaf8 	.word	0x0800aaf8
 80066b8:	0800ab00 	.word	0x0800ab00
 80066bc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80066be:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80066c2:	4553      	cmp	r3, sl
 80066c4:	bfa8      	it	ge
 80066c6:	4653      	movge	r3, sl
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	4699      	mov	r9, r3
 80066cc:	dc36      	bgt.n	800673c <_printf_float+0x360>
 80066ce:	f04f 0b00 	mov.w	fp, #0
 80066d2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80066d6:	f104 021a 	add.w	r2, r4, #26
 80066da:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80066dc:	9306      	str	r3, [sp, #24]
 80066de:	eba3 0309 	sub.w	r3, r3, r9
 80066e2:	455b      	cmp	r3, fp
 80066e4:	dc31      	bgt.n	800674a <_printf_float+0x36e>
 80066e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066e8:	459a      	cmp	sl, r3
 80066ea:	dc3a      	bgt.n	8006762 <_printf_float+0x386>
 80066ec:	6823      	ldr	r3, [r4, #0]
 80066ee:	07da      	lsls	r2, r3, #31
 80066f0:	d437      	bmi.n	8006762 <_printf_float+0x386>
 80066f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066f4:	ebaa 0903 	sub.w	r9, sl, r3
 80066f8:	9b06      	ldr	r3, [sp, #24]
 80066fa:	ebaa 0303 	sub.w	r3, sl, r3
 80066fe:	4599      	cmp	r9, r3
 8006700:	bfa8      	it	ge
 8006702:	4699      	movge	r9, r3
 8006704:	f1b9 0f00 	cmp.w	r9, #0
 8006708:	dc33      	bgt.n	8006772 <_printf_float+0x396>
 800670a:	f04f 0800 	mov.w	r8, #0
 800670e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006712:	f104 0b1a 	add.w	fp, r4, #26
 8006716:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006718:	ebaa 0303 	sub.w	r3, sl, r3
 800671c:	eba3 0309 	sub.w	r3, r3, r9
 8006720:	4543      	cmp	r3, r8
 8006722:	f77f af79 	ble.w	8006618 <_printf_float+0x23c>
 8006726:	2301      	movs	r3, #1
 8006728:	465a      	mov	r2, fp
 800672a:	4631      	mov	r1, r6
 800672c:	4628      	mov	r0, r5
 800672e:	47b8      	blx	r7
 8006730:	3001      	adds	r0, #1
 8006732:	f43f aeae 	beq.w	8006492 <_printf_float+0xb6>
 8006736:	f108 0801 	add.w	r8, r8, #1
 800673a:	e7ec      	b.n	8006716 <_printf_float+0x33a>
 800673c:	4642      	mov	r2, r8
 800673e:	4631      	mov	r1, r6
 8006740:	4628      	mov	r0, r5
 8006742:	47b8      	blx	r7
 8006744:	3001      	adds	r0, #1
 8006746:	d1c2      	bne.n	80066ce <_printf_float+0x2f2>
 8006748:	e6a3      	b.n	8006492 <_printf_float+0xb6>
 800674a:	2301      	movs	r3, #1
 800674c:	4631      	mov	r1, r6
 800674e:	4628      	mov	r0, r5
 8006750:	9206      	str	r2, [sp, #24]
 8006752:	47b8      	blx	r7
 8006754:	3001      	adds	r0, #1
 8006756:	f43f ae9c 	beq.w	8006492 <_printf_float+0xb6>
 800675a:	9a06      	ldr	r2, [sp, #24]
 800675c:	f10b 0b01 	add.w	fp, fp, #1
 8006760:	e7bb      	b.n	80066da <_printf_float+0x2fe>
 8006762:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006766:	4631      	mov	r1, r6
 8006768:	4628      	mov	r0, r5
 800676a:	47b8      	blx	r7
 800676c:	3001      	adds	r0, #1
 800676e:	d1c0      	bne.n	80066f2 <_printf_float+0x316>
 8006770:	e68f      	b.n	8006492 <_printf_float+0xb6>
 8006772:	9a06      	ldr	r2, [sp, #24]
 8006774:	464b      	mov	r3, r9
 8006776:	4442      	add	r2, r8
 8006778:	4631      	mov	r1, r6
 800677a:	4628      	mov	r0, r5
 800677c:	47b8      	blx	r7
 800677e:	3001      	adds	r0, #1
 8006780:	d1c3      	bne.n	800670a <_printf_float+0x32e>
 8006782:	e686      	b.n	8006492 <_printf_float+0xb6>
 8006784:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006788:	f1ba 0f01 	cmp.w	sl, #1
 800678c:	dc01      	bgt.n	8006792 <_printf_float+0x3b6>
 800678e:	07db      	lsls	r3, r3, #31
 8006790:	d536      	bpl.n	8006800 <_printf_float+0x424>
 8006792:	2301      	movs	r3, #1
 8006794:	4642      	mov	r2, r8
 8006796:	4631      	mov	r1, r6
 8006798:	4628      	mov	r0, r5
 800679a:	47b8      	blx	r7
 800679c:	3001      	adds	r0, #1
 800679e:	f43f ae78 	beq.w	8006492 <_printf_float+0xb6>
 80067a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80067a6:	4631      	mov	r1, r6
 80067a8:	4628      	mov	r0, r5
 80067aa:	47b8      	blx	r7
 80067ac:	3001      	adds	r0, #1
 80067ae:	f43f ae70 	beq.w	8006492 <_printf_float+0xb6>
 80067b2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80067b6:	2200      	movs	r2, #0
 80067b8:	2300      	movs	r3, #0
 80067ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 80067be:	f7fa f9a3 	bl	8000b08 <__aeabi_dcmpeq>
 80067c2:	b9c0      	cbnz	r0, 80067f6 <_printf_float+0x41a>
 80067c4:	4653      	mov	r3, sl
 80067c6:	f108 0201 	add.w	r2, r8, #1
 80067ca:	4631      	mov	r1, r6
 80067cc:	4628      	mov	r0, r5
 80067ce:	47b8      	blx	r7
 80067d0:	3001      	adds	r0, #1
 80067d2:	d10c      	bne.n	80067ee <_printf_float+0x412>
 80067d4:	e65d      	b.n	8006492 <_printf_float+0xb6>
 80067d6:	2301      	movs	r3, #1
 80067d8:	465a      	mov	r2, fp
 80067da:	4631      	mov	r1, r6
 80067dc:	4628      	mov	r0, r5
 80067de:	47b8      	blx	r7
 80067e0:	3001      	adds	r0, #1
 80067e2:	f43f ae56 	beq.w	8006492 <_printf_float+0xb6>
 80067e6:	f108 0801 	add.w	r8, r8, #1
 80067ea:	45d0      	cmp	r8, sl
 80067ec:	dbf3      	blt.n	80067d6 <_printf_float+0x3fa>
 80067ee:	464b      	mov	r3, r9
 80067f0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80067f4:	e6df      	b.n	80065b6 <_printf_float+0x1da>
 80067f6:	f04f 0800 	mov.w	r8, #0
 80067fa:	f104 0b1a 	add.w	fp, r4, #26
 80067fe:	e7f4      	b.n	80067ea <_printf_float+0x40e>
 8006800:	2301      	movs	r3, #1
 8006802:	4642      	mov	r2, r8
 8006804:	e7e1      	b.n	80067ca <_printf_float+0x3ee>
 8006806:	2301      	movs	r3, #1
 8006808:	464a      	mov	r2, r9
 800680a:	4631      	mov	r1, r6
 800680c:	4628      	mov	r0, r5
 800680e:	47b8      	blx	r7
 8006810:	3001      	adds	r0, #1
 8006812:	f43f ae3e 	beq.w	8006492 <_printf_float+0xb6>
 8006816:	f108 0801 	add.w	r8, r8, #1
 800681a:	68e3      	ldr	r3, [r4, #12]
 800681c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800681e:	1a5b      	subs	r3, r3, r1
 8006820:	4543      	cmp	r3, r8
 8006822:	dcf0      	bgt.n	8006806 <_printf_float+0x42a>
 8006824:	e6fc      	b.n	8006620 <_printf_float+0x244>
 8006826:	f04f 0800 	mov.w	r8, #0
 800682a:	f104 0919 	add.w	r9, r4, #25
 800682e:	e7f4      	b.n	800681a <_printf_float+0x43e>

08006830 <_printf_common>:
 8006830:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006834:	4616      	mov	r6, r2
 8006836:	4698      	mov	r8, r3
 8006838:	688a      	ldr	r2, [r1, #8]
 800683a:	690b      	ldr	r3, [r1, #16]
 800683c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006840:	4293      	cmp	r3, r2
 8006842:	bfb8      	it	lt
 8006844:	4613      	movlt	r3, r2
 8006846:	6033      	str	r3, [r6, #0]
 8006848:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800684c:	4607      	mov	r7, r0
 800684e:	460c      	mov	r4, r1
 8006850:	b10a      	cbz	r2, 8006856 <_printf_common+0x26>
 8006852:	3301      	adds	r3, #1
 8006854:	6033      	str	r3, [r6, #0]
 8006856:	6823      	ldr	r3, [r4, #0]
 8006858:	0699      	lsls	r1, r3, #26
 800685a:	bf42      	ittt	mi
 800685c:	6833      	ldrmi	r3, [r6, #0]
 800685e:	3302      	addmi	r3, #2
 8006860:	6033      	strmi	r3, [r6, #0]
 8006862:	6825      	ldr	r5, [r4, #0]
 8006864:	f015 0506 	ands.w	r5, r5, #6
 8006868:	d106      	bne.n	8006878 <_printf_common+0x48>
 800686a:	f104 0a19 	add.w	sl, r4, #25
 800686e:	68e3      	ldr	r3, [r4, #12]
 8006870:	6832      	ldr	r2, [r6, #0]
 8006872:	1a9b      	subs	r3, r3, r2
 8006874:	42ab      	cmp	r3, r5
 8006876:	dc26      	bgt.n	80068c6 <_printf_common+0x96>
 8006878:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800687c:	6822      	ldr	r2, [r4, #0]
 800687e:	3b00      	subs	r3, #0
 8006880:	bf18      	it	ne
 8006882:	2301      	movne	r3, #1
 8006884:	0692      	lsls	r2, r2, #26
 8006886:	d42b      	bmi.n	80068e0 <_printf_common+0xb0>
 8006888:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800688c:	4641      	mov	r1, r8
 800688e:	4638      	mov	r0, r7
 8006890:	47c8      	blx	r9
 8006892:	3001      	adds	r0, #1
 8006894:	d01e      	beq.n	80068d4 <_printf_common+0xa4>
 8006896:	6823      	ldr	r3, [r4, #0]
 8006898:	6922      	ldr	r2, [r4, #16]
 800689a:	f003 0306 	and.w	r3, r3, #6
 800689e:	2b04      	cmp	r3, #4
 80068a0:	bf02      	ittt	eq
 80068a2:	68e5      	ldreq	r5, [r4, #12]
 80068a4:	6833      	ldreq	r3, [r6, #0]
 80068a6:	1aed      	subeq	r5, r5, r3
 80068a8:	68a3      	ldr	r3, [r4, #8]
 80068aa:	bf0c      	ite	eq
 80068ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80068b0:	2500      	movne	r5, #0
 80068b2:	4293      	cmp	r3, r2
 80068b4:	bfc4      	itt	gt
 80068b6:	1a9b      	subgt	r3, r3, r2
 80068b8:	18ed      	addgt	r5, r5, r3
 80068ba:	2600      	movs	r6, #0
 80068bc:	341a      	adds	r4, #26
 80068be:	42b5      	cmp	r5, r6
 80068c0:	d11a      	bne.n	80068f8 <_printf_common+0xc8>
 80068c2:	2000      	movs	r0, #0
 80068c4:	e008      	b.n	80068d8 <_printf_common+0xa8>
 80068c6:	2301      	movs	r3, #1
 80068c8:	4652      	mov	r2, sl
 80068ca:	4641      	mov	r1, r8
 80068cc:	4638      	mov	r0, r7
 80068ce:	47c8      	blx	r9
 80068d0:	3001      	adds	r0, #1
 80068d2:	d103      	bne.n	80068dc <_printf_common+0xac>
 80068d4:	f04f 30ff 	mov.w	r0, #4294967295
 80068d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068dc:	3501      	adds	r5, #1
 80068de:	e7c6      	b.n	800686e <_printf_common+0x3e>
 80068e0:	18e1      	adds	r1, r4, r3
 80068e2:	1c5a      	adds	r2, r3, #1
 80068e4:	2030      	movs	r0, #48	@ 0x30
 80068e6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80068ea:	4422      	add	r2, r4
 80068ec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80068f0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80068f4:	3302      	adds	r3, #2
 80068f6:	e7c7      	b.n	8006888 <_printf_common+0x58>
 80068f8:	2301      	movs	r3, #1
 80068fa:	4622      	mov	r2, r4
 80068fc:	4641      	mov	r1, r8
 80068fe:	4638      	mov	r0, r7
 8006900:	47c8      	blx	r9
 8006902:	3001      	adds	r0, #1
 8006904:	d0e6      	beq.n	80068d4 <_printf_common+0xa4>
 8006906:	3601      	adds	r6, #1
 8006908:	e7d9      	b.n	80068be <_printf_common+0x8e>
	...

0800690c <_printf_i>:
 800690c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006910:	7e0f      	ldrb	r7, [r1, #24]
 8006912:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006914:	2f78      	cmp	r7, #120	@ 0x78
 8006916:	4691      	mov	r9, r2
 8006918:	4680      	mov	r8, r0
 800691a:	460c      	mov	r4, r1
 800691c:	469a      	mov	sl, r3
 800691e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006922:	d807      	bhi.n	8006934 <_printf_i+0x28>
 8006924:	2f62      	cmp	r7, #98	@ 0x62
 8006926:	d80a      	bhi.n	800693e <_printf_i+0x32>
 8006928:	2f00      	cmp	r7, #0
 800692a:	f000 80d1 	beq.w	8006ad0 <_printf_i+0x1c4>
 800692e:	2f58      	cmp	r7, #88	@ 0x58
 8006930:	f000 80b8 	beq.w	8006aa4 <_printf_i+0x198>
 8006934:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006938:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800693c:	e03a      	b.n	80069b4 <_printf_i+0xa8>
 800693e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006942:	2b15      	cmp	r3, #21
 8006944:	d8f6      	bhi.n	8006934 <_printf_i+0x28>
 8006946:	a101      	add	r1, pc, #4	@ (adr r1, 800694c <_printf_i+0x40>)
 8006948:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800694c:	080069a5 	.word	0x080069a5
 8006950:	080069b9 	.word	0x080069b9
 8006954:	08006935 	.word	0x08006935
 8006958:	08006935 	.word	0x08006935
 800695c:	08006935 	.word	0x08006935
 8006960:	08006935 	.word	0x08006935
 8006964:	080069b9 	.word	0x080069b9
 8006968:	08006935 	.word	0x08006935
 800696c:	08006935 	.word	0x08006935
 8006970:	08006935 	.word	0x08006935
 8006974:	08006935 	.word	0x08006935
 8006978:	08006ab7 	.word	0x08006ab7
 800697c:	080069e3 	.word	0x080069e3
 8006980:	08006a71 	.word	0x08006a71
 8006984:	08006935 	.word	0x08006935
 8006988:	08006935 	.word	0x08006935
 800698c:	08006ad9 	.word	0x08006ad9
 8006990:	08006935 	.word	0x08006935
 8006994:	080069e3 	.word	0x080069e3
 8006998:	08006935 	.word	0x08006935
 800699c:	08006935 	.word	0x08006935
 80069a0:	08006a79 	.word	0x08006a79
 80069a4:	6833      	ldr	r3, [r6, #0]
 80069a6:	1d1a      	adds	r2, r3, #4
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	6032      	str	r2, [r6, #0]
 80069ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80069b0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80069b4:	2301      	movs	r3, #1
 80069b6:	e09c      	b.n	8006af2 <_printf_i+0x1e6>
 80069b8:	6833      	ldr	r3, [r6, #0]
 80069ba:	6820      	ldr	r0, [r4, #0]
 80069bc:	1d19      	adds	r1, r3, #4
 80069be:	6031      	str	r1, [r6, #0]
 80069c0:	0606      	lsls	r6, r0, #24
 80069c2:	d501      	bpl.n	80069c8 <_printf_i+0xbc>
 80069c4:	681d      	ldr	r5, [r3, #0]
 80069c6:	e003      	b.n	80069d0 <_printf_i+0xc4>
 80069c8:	0645      	lsls	r5, r0, #25
 80069ca:	d5fb      	bpl.n	80069c4 <_printf_i+0xb8>
 80069cc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80069d0:	2d00      	cmp	r5, #0
 80069d2:	da03      	bge.n	80069dc <_printf_i+0xd0>
 80069d4:	232d      	movs	r3, #45	@ 0x2d
 80069d6:	426d      	negs	r5, r5
 80069d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80069dc:	4858      	ldr	r0, [pc, #352]	@ (8006b40 <_printf_i+0x234>)
 80069de:	230a      	movs	r3, #10
 80069e0:	e011      	b.n	8006a06 <_printf_i+0xfa>
 80069e2:	6821      	ldr	r1, [r4, #0]
 80069e4:	6833      	ldr	r3, [r6, #0]
 80069e6:	0608      	lsls	r0, r1, #24
 80069e8:	f853 5b04 	ldr.w	r5, [r3], #4
 80069ec:	d402      	bmi.n	80069f4 <_printf_i+0xe8>
 80069ee:	0649      	lsls	r1, r1, #25
 80069f0:	bf48      	it	mi
 80069f2:	b2ad      	uxthmi	r5, r5
 80069f4:	2f6f      	cmp	r7, #111	@ 0x6f
 80069f6:	4852      	ldr	r0, [pc, #328]	@ (8006b40 <_printf_i+0x234>)
 80069f8:	6033      	str	r3, [r6, #0]
 80069fa:	bf14      	ite	ne
 80069fc:	230a      	movne	r3, #10
 80069fe:	2308      	moveq	r3, #8
 8006a00:	2100      	movs	r1, #0
 8006a02:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006a06:	6866      	ldr	r6, [r4, #4]
 8006a08:	60a6      	str	r6, [r4, #8]
 8006a0a:	2e00      	cmp	r6, #0
 8006a0c:	db05      	blt.n	8006a1a <_printf_i+0x10e>
 8006a0e:	6821      	ldr	r1, [r4, #0]
 8006a10:	432e      	orrs	r6, r5
 8006a12:	f021 0104 	bic.w	r1, r1, #4
 8006a16:	6021      	str	r1, [r4, #0]
 8006a18:	d04b      	beq.n	8006ab2 <_printf_i+0x1a6>
 8006a1a:	4616      	mov	r6, r2
 8006a1c:	fbb5 f1f3 	udiv	r1, r5, r3
 8006a20:	fb03 5711 	mls	r7, r3, r1, r5
 8006a24:	5dc7      	ldrb	r7, [r0, r7]
 8006a26:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006a2a:	462f      	mov	r7, r5
 8006a2c:	42bb      	cmp	r3, r7
 8006a2e:	460d      	mov	r5, r1
 8006a30:	d9f4      	bls.n	8006a1c <_printf_i+0x110>
 8006a32:	2b08      	cmp	r3, #8
 8006a34:	d10b      	bne.n	8006a4e <_printf_i+0x142>
 8006a36:	6823      	ldr	r3, [r4, #0]
 8006a38:	07df      	lsls	r7, r3, #31
 8006a3a:	d508      	bpl.n	8006a4e <_printf_i+0x142>
 8006a3c:	6923      	ldr	r3, [r4, #16]
 8006a3e:	6861      	ldr	r1, [r4, #4]
 8006a40:	4299      	cmp	r1, r3
 8006a42:	bfde      	ittt	le
 8006a44:	2330      	movle	r3, #48	@ 0x30
 8006a46:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006a4a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006a4e:	1b92      	subs	r2, r2, r6
 8006a50:	6122      	str	r2, [r4, #16]
 8006a52:	f8cd a000 	str.w	sl, [sp]
 8006a56:	464b      	mov	r3, r9
 8006a58:	aa03      	add	r2, sp, #12
 8006a5a:	4621      	mov	r1, r4
 8006a5c:	4640      	mov	r0, r8
 8006a5e:	f7ff fee7 	bl	8006830 <_printf_common>
 8006a62:	3001      	adds	r0, #1
 8006a64:	d14a      	bne.n	8006afc <_printf_i+0x1f0>
 8006a66:	f04f 30ff 	mov.w	r0, #4294967295
 8006a6a:	b004      	add	sp, #16
 8006a6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a70:	6823      	ldr	r3, [r4, #0]
 8006a72:	f043 0320 	orr.w	r3, r3, #32
 8006a76:	6023      	str	r3, [r4, #0]
 8006a78:	4832      	ldr	r0, [pc, #200]	@ (8006b44 <_printf_i+0x238>)
 8006a7a:	2778      	movs	r7, #120	@ 0x78
 8006a7c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006a80:	6823      	ldr	r3, [r4, #0]
 8006a82:	6831      	ldr	r1, [r6, #0]
 8006a84:	061f      	lsls	r7, r3, #24
 8006a86:	f851 5b04 	ldr.w	r5, [r1], #4
 8006a8a:	d402      	bmi.n	8006a92 <_printf_i+0x186>
 8006a8c:	065f      	lsls	r7, r3, #25
 8006a8e:	bf48      	it	mi
 8006a90:	b2ad      	uxthmi	r5, r5
 8006a92:	6031      	str	r1, [r6, #0]
 8006a94:	07d9      	lsls	r1, r3, #31
 8006a96:	bf44      	itt	mi
 8006a98:	f043 0320 	orrmi.w	r3, r3, #32
 8006a9c:	6023      	strmi	r3, [r4, #0]
 8006a9e:	b11d      	cbz	r5, 8006aa8 <_printf_i+0x19c>
 8006aa0:	2310      	movs	r3, #16
 8006aa2:	e7ad      	b.n	8006a00 <_printf_i+0xf4>
 8006aa4:	4826      	ldr	r0, [pc, #152]	@ (8006b40 <_printf_i+0x234>)
 8006aa6:	e7e9      	b.n	8006a7c <_printf_i+0x170>
 8006aa8:	6823      	ldr	r3, [r4, #0]
 8006aaa:	f023 0320 	bic.w	r3, r3, #32
 8006aae:	6023      	str	r3, [r4, #0]
 8006ab0:	e7f6      	b.n	8006aa0 <_printf_i+0x194>
 8006ab2:	4616      	mov	r6, r2
 8006ab4:	e7bd      	b.n	8006a32 <_printf_i+0x126>
 8006ab6:	6833      	ldr	r3, [r6, #0]
 8006ab8:	6825      	ldr	r5, [r4, #0]
 8006aba:	6961      	ldr	r1, [r4, #20]
 8006abc:	1d18      	adds	r0, r3, #4
 8006abe:	6030      	str	r0, [r6, #0]
 8006ac0:	062e      	lsls	r6, r5, #24
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	d501      	bpl.n	8006aca <_printf_i+0x1be>
 8006ac6:	6019      	str	r1, [r3, #0]
 8006ac8:	e002      	b.n	8006ad0 <_printf_i+0x1c4>
 8006aca:	0668      	lsls	r0, r5, #25
 8006acc:	d5fb      	bpl.n	8006ac6 <_printf_i+0x1ba>
 8006ace:	8019      	strh	r1, [r3, #0]
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	6123      	str	r3, [r4, #16]
 8006ad4:	4616      	mov	r6, r2
 8006ad6:	e7bc      	b.n	8006a52 <_printf_i+0x146>
 8006ad8:	6833      	ldr	r3, [r6, #0]
 8006ada:	1d1a      	adds	r2, r3, #4
 8006adc:	6032      	str	r2, [r6, #0]
 8006ade:	681e      	ldr	r6, [r3, #0]
 8006ae0:	6862      	ldr	r2, [r4, #4]
 8006ae2:	2100      	movs	r1, #0
 8006ae4:	4630      	mov	r0, r6
 8006ae6:	f7f9 fb93 	bl	8000210 <memchr>
 8006aea:	b108      	cbz	r0, 8006af0 <_printf_i+0x1e4>
 8006aec:	1b80      	subs	r0, r0, r6
 8006aee:	6060      	str	r0, [r4, #4]
 8006af0:	6863      	ldr	r3, [r4, #4]
 8006af2:	6123      	str	r3, [r4, #16]
 8006af4:	2300      	movs	r3, #0
 8006af6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006afa:	e7aa      	b.n	8006a52 <_printf_i+0x146>
 8006afc:	6923      	ldr	r3, [r4, #16]
 8006afe:	4632      	mov	r2, r6
 8006b00:	4649      	mov	r1, r9
 8006b02:	4640      	mov	r0, r8
 8006b04:	47d0      	blx	sl
 8006b06:	3001      	adds	r0, #1
 8006b08:	d0ad      	beq.n	8006a66 <_printf_i+0x15a>
 8006b0a:	6823      	ldr	r3, [r4, #0]
 8006b0c:	079b      	lsls	r3, r3, #30
 8006b0e:	d413      	bmi.n	8006b38 <_printf_i+0x22c>
 8006b10:	68e0      	ldr	r0, [r4, #12]
 8006b12:	9b03      	ldr	r3, [sp, #12]
 8006b14:	4298      	cmp	r0, r3
 8006b16:	bfb8      	it	lt
 8006b18:	4618      	movlt	r0, r3
 8006b1a:	e7a6      	b.n	8006a6a <_printf_i+0x15e>
 8006b1c:	2301      	movs	r3, #1
 8006b1e:	4632      	mov	r2, r6
 8006b20:	4649      	mov	r1, r9
 8006b22:	4640      	mov	r0, r8
 8006b24:	47d0      	blx	sl
 8006b26:	3001      	adds	r0, #1
 8006b28:	d09d      	beq.n	8006a66 <_printf_i+0x15a>
 8006b2a:	3501      	adds	r5, #1
 8006b2c:	68e3      	ldr	r3, [r4, #12]
 8006b2e:	9903      	ldr	r1, [sp, #12]
 8006b30:	1a5b      	subs	r3, r3, r1
 8006b32:	42ab      	cmp	r3, r5
 8006b34:	dcf2      	bgt.n	8006b1c <_printf_i+0x210>
 8006b36:	e7eb      	b.n	8006b10 <_printf_i+0x204>
 8006b38:	2500      	movs	r5, #0
 8006b3a:	f104 0619 	add.w	r6, r4, #25
 8006b3e:	e7f5      	b.n	8006b2c <_printf_i+0x220>
 8006b40:	0800ab02 	.word	0x0800ab02
 8006b44:	0800ab13 	.word	0x0800ab13

08006b48 <_scanf_float>:
 8006b48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b4c:	b087      	sub	sp, #28
 8006b4e:	4691      	mov	r9, r2
 8006b50:	9303      	str	r3, [sp, #12]
 8006b52:	688b      	ldr	r3, [r1, #8]
 8006b54:	1e5a      	subs	r2, r3, #1
 8006b56:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006b5a:	bf81      	itttt	hi
 8006b5c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006b60:	eb03 0b05 	addhi.w	fp, r3, r5
 8006b64:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006b68:	608b      	strhi	r3, [r1, #8]
 8006b6a:	680b      	ldr	r3, [r1, #0]
 8006b6c:	460a      	mov	r2, r1
 8006b6e:	f04f 0500 	mov.w	r5, #0
 8006b72:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006b76:	f842 3b1c 	str.w	r3, [r2], #28
 8006b7a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006b7e:	4680      	mov	r8, r0
 8006b80:	460c      	mov	r4, r1
 8006b82:	bf98      	it	ls
 8006b84:	f04f 0b00 	movls.w	fp, #0
 8006b88:	9201      	str	r2, [sp, #4]
 8006b8a:	4616      	mov	r6, r2
 8006b8c:	46aa      	mov	sl, r5
 8006b8e:	462f      	mov	r7, r5
 8006b90:	9502      	str	r5, [sp, #8]
 8006b92:	68a2      	ldr	r2, [r4, #8]
 8006b94:	b15a      	cbz	r2, 8006bae <_scanf_float+0x66>
 8006b96:	f8d9 3000 	ldr.w	r3, [r9]
 8006b9a:	781b      	ldrb	r3, [r3, #0]
 8006b9c:	2b4e      	cmp	r3, #78	@ 0x4e
 8006b9e:	d863      	bhi.n	8006c68 <_scanf_float+0x120>
 8006ba0:	2b40      	cmp	r3, #64	@ 0x40
 8006ba2:	d83b      	bhi.n	8006c1c <_scanf_float+0xd4>
 8006ba4:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006ba8:	b2c8      	uxtb	r0, r1
 8006baa:	280e      	cmp	r0, #14
 8006bac:	d939      	bls.n	8006c22 <_scanf_float+0xda>
 8006bae:	b11f      	cbz	r7, 8006bb8 <_scanf_float+0x70>
 8006bb0:	6823      	ldr	r3, [r4, #0]
 8006bb2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006bb6:	6023      	str	r3, [r4, #0]
 8006bb8:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006bbc:	f1ba 0f01 	cmp.w	sl, #1
 8006bc0:	f200 8114 	bhi.w	8006dec <_scanf_float+0x2a4>
 8006bc4:	9b01      	ldr	r3, [sp, #4]
 8006bc6:	429e      	cmp	r6, r3
 8006bc8:	f200 8105 	bhi.w	8006dd6 <_scanf_float+0x28e>
 8006bcc:	2001      	movs	r0, #1
 8006bce:	b007      	add	sp, #28
 8006bd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bd4:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8006bd8:	2a0d      	cmp	r2, #13
 8006bda:	d8e8      	bhi.n	8006bae <_scanf_float+0x66>
 8006bdc:	a101      	add	r1, pc, #4	@ (adr r1, 8006be4 <_scanf_float+0x9c>)
 8006bde:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006be2:	bf00      	nop
 8006be4:	08006d2d 	.word	0x08006d2d
 8006be8:	08006baf 	.word	0x08006baf
 8006bec:	08006baf 	.word	0x08006baf
 8006bf0:	08006baf 	.word	0x08006baf
 8006bf4:	08006d89 	.word	0x08006d89
 8006bf8:	08006d63 	.word	0x08006d63
 8006bfc:	08006baf 	.word	0x08006baf
 8006c00:	08006baf 	.word	0x08006baf
 8006c04:	08006d3b 	.word	0x08006d3b
 8006c08:	08006baf 	.word	0x08006baf
 8006c0c:	08006baf 	.word	0x08006baf
 8006c10:	08006baf 	.word	0x08006baf
 8006c14:	08006baf 	.word	0x08006baf
 8006c18:	08006cf7 	.word	0x08006cf7
 8006c1c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8006c20:	e7da      	b.n	8006bd8 <_scanf_float+0x90>
 8006c22:	290e      	cmp	r1, #14
 8006c24:	d8c3      	bhi.n	8006bae <_scanf_float+0x66>
 8006c26:	a001      	add	r0, pc, #4	@ (adr r0, 8006c2c <_scanf_float+0xe4>)
 8006c28:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006c2c:	08006ce7 	.word	0x08006ce7
 8006c30:	08006baf 	.word	0x08006baf
 8006c34:	08006ce7 	.word	0x08006ce7
 8006c38:	08006d77 	.word	0x08006d77
 8006c3c:	08006baf 	.word	0x08006baf
 8006c40:	08006c89 	.word	0x08006c89
 8006c44:	08006ccd 	.word	0x08006ccd
 8006c48:	08006ccd 	.word	0x08006ccd
 8006c4c:	08006ccd 	.word	0x08006ccd
 8006c50:	08006ccd 	.word	0x08006ccd
 8006c54:	08006ccd 	.word	0x08006ccd
 8006c58:	08006ccd 	.word	0x08006ccd
 8006c5c:	08006ccd 	.word	0x08006ccd
 8006c60:	08006ccd 	.word	0x08006ccd
 8006c64:	08006ccd 	.word	0x08006ccd
 8006c68:	2b6e      	cmp	r3, #110	@ 0x6e
 8006c6a:	d809      	bhi.n	8006c80 <_scanf_float+0x138>
 8006c6c:	2b60      	cmp	r3, #96	@ 0x60
 8006c6e:	d8b1      	bhi.n	8006bd4 <_scanf_float+0x8c>
 8006c70:	2b54      	cmp	r3, #84	@ 0x54
 8006c72:	d07b      	beq.n	8006d6c <_scanf_float+0x224>
 8006c74:	2b59      	cmp	r3, #89	@ 0x59
 8006c76:	d19a      	bne.n	8006bae <_scanf_float+0x66>
 8006c78:	2d07      	cmp	r5, #7
 8006c7a:	d198      	bne.n	8006bae <_scanf_float+0x66>
 8006c7c:	2508      	movs	r5, #8
 8006c7e:	e02f      	b.n	8006ce0 <_scanf_float+0x198>
 8006c80:	2b74      	cmp	r3, #116	@ 0x74
 8006c82:	d073      	beq.n	8006d6c <_scanf_float+0x224>
 8006c84:	2b79      	cmp	r3, #121	@ 0x79
 8006c86:	e7f6      	b.n	8006c76 <_scanf_float+0x12e>
 8006c88:	6821      	ldr	r1, [r4, #0]
 8006c8a:	05c8      	lsls	r0, r1, #23
 8006c8c:	d51e      	bpl.n	8006ccc <_scanf_float+0x184>
 8006c8e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8006c92:	6021      	str	r1, [r4, #0]
 8006c94:	3701      	adds	r7, #1
 8006c96:	f1bb 0f00 	cmp.w	fp, #0
 8006c9a:	d003      	beq.n	8006ca4 <_scanf_float+0x15c>
 8006c9c:	3201      	adds	r2, #1
 8006c9e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006ca2:	60a2      	str	r2, [r4, #8]
 8006ca4:	68a3      	ldr	r3, [r4, #8]
 8006ca6:	3b01      	subs	r3, #1
 8006ca8:	60a3      	str	r3, [r4, #8]
 8006caa:	6923      	ldr	r3, [r4, #16]
 8006cac:	3301      	adds	r3, #1
 8006cae:	6123      	str	r3, [r4, #16]
 8006cb0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006cb4:	3b01      	subs	r3, #1
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	f8c9 3004 	str.w	r3, [r9, #4]
 8006cbc:	f340 8082 	ble.w	8006dc4 <_scanf_float+0x27c>
 8006cc0:	f8d9 3000 	ldr.w	r3, [r9]
 8006cc4:	3301      	adds	r3, #1
 8006cc6:	f8c9 3000 	str.w	r3, [r9]
 8006cca:	e762      	b.n	8006b92 <_scanf_float+0x4a>
 8006ccc:	eb1a 0105 	adds.w	r1, sl, r5
 8006cd0:	f47f af6d 	bne.w	8006bae <_scanf_float+0x66>
 8006cd4:	6822      	ldr	r2, [r4, #0]
 8006cd6:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8006cda:	6022      	str	r2, [r4, #0]
 8006cdc:	460d      	mov	r5, r1
 8006cde:	468a      	mov	sl, r1
 8006ce0:	f806 3b01 	strb.w	r3, [r6], #1
 8006ce4:	e7de      	b.n	8006ca4 <_scanf_float+0x15c>
 8006ce6:	6822      	ldr	r2, [r4, #0]
 8006ce8:	0610      	lsls	r0, r2, #24
 8006cea:	f57f af60 	bpl.w	8006bae <_scanf_float+0x66>
 8006cee:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006cf2:	6022      	str	r2, [r4, #0]
 8006cf4:	e7f4      	b.n	8006ce0 <_scanf_float+0x198>
 8006cf6:	f1ba 0f00 	cmp.w	sl, #0
 8006cfa:	d10c      	bne.n	8006d16 <_scanf_float+0x1ce>
 8006cfc:	b977      	cbnz	r7, 8006d1c <_scanf_float+0x1d4>
 8006cfe:	6822      	ldr	r2, [r4, #0]
 8006d00:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006d04:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006d08:	d108      	bne.n	8006d1c <_scanf_float+0x1d4>
 8006d0a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006d0e:	6022      	str	r2, [r4, #0]
 8006d10:	f04f 0a01 	mov.w	sl, #1
 8006d14:	e7e4      	b.n	8006ce0 <_scanf_float+0x198>
 8006d16:	f1ba 0f02 	cmp.w	sl, #2
 8006d1a:	d050      	beq.n	8006dbe <_scanf_float+0x276>
 8006d1c:	2d01      	cmp	r5, #1
 8006d1e:	d002      	beq.n	8006d26 <_scanf_float+0x1de>
 8006d20:	2d04      	cmp	r5, #4
 8006d22:	f47f af44 	bne.w	8006bae <_scanf_float+0x66>
 8006d26:	3501      	adds	r5, #1
 8006d28:	b2ed      	uxtb	r5, r5
 8006d2a:	e7d9      	b.n	8006ce0 <_scanf_float+0x198>
 8006d2c:	f1ba 0f01 	cmp.w	sl, #1
 8006d30:	f47f af3d 	bne.w	8006bae <_scanf_float+0x66>
 8006d34:	f04f 0a02 	mov.w	sl, #2
 8006d38:	e7d2      	b.n	8006ce0 <_scanf_float+0x198>
 8006d3a:	b975      	cbnz	r5, 8006d5a <_scanf_float+0x212>
 8006d3c:	2f00      	cmp	r7, #0
 8006d3e:	f47f af37 	bne.w	8006bb0 <_scanf_float+0x68>
 8006d42:	6822      	ldr	r2, [r4, #0]
 8006d44:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006d48:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006d4c:	f040 8103 	bne.w	8006f56 <_scanf_float+0x40e>
 8006d50:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006d54:	6022      	str	r2, [r4, #0]
 8006d56:	2501      	movs	r5, #1
 8006d58:	e7c2      	b.n	8006ce0 <_scanf_float+0x198>
 8006d5a:	2d03      	cmp	r5, #3
 8006d5c:	d0e3      	beq.n	8006d26 <_scanf_float+0x1de>
 8006d5e:	2d05      	cmp	r5, #5
 8006d60:	e7df      	b.n	8006d22 <_scanf_float+0x1da>
 8006d62:	2d02      	cmp	r5, #2
 8006d64:	f47f af23 	bne.w	8006bae <_scanf_float+0x66>
 8006d68:	2503      	movs	r5, #3
 8006d6a:	e7b9      	b.n	8006ce0 <_scanf_float+0x198>
 8006d6c:	2d06      	cmp	r5, #6
 8006d6e:	f47f af1e 	bne.w	8006bae <_scanf_float+0x66>
 8006d72:	2507      	movs	r5, #7
 8006d74:	e7b4      	b.n	8006ce0 <_scanf_float+0x198>
 8006d76:	6822      	ldr	r2, [r4, #0]
 8006d78:	0591      	lsls	r1, r2, #22
 8006d7a:	f57f af18 	bpl.w	8006bae <_scanf_float+0x66>
 8006d7e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8006d82:	6022      	str	r2, [r4, #0]
 8006d84:	9702      	str	r7, [sp, #8]
 8006d86:	e7ab      	b.n	8006ce0 <_scanf_float+0x198>
 8006d88:	6822      	ldr	r2, [r4, #0]
 8006d8a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8006d8e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006d92:	d005      	beq.n	8006da0 <_scanf_float+0x258>
 8006d94:	0550      	lsls	r0, r2, #21
 8006d96:	f57f af0a 	bpl.w	8006bae <_scanf_float+0x66>
 8006d9a:	2f00      	cmp	r7, #0
 8006d9c:	f000 80db 	beq.w	8006f56 <_scanf_float+0x40e>
 8006da0:	0591      	lsls	r1, r2, #22
 8006da2:	bf58      	it	pl
 8006da4:	9902      	ldrpl	r1, [sp, #8]
 8006da6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006daa:	bf58      	it	pl
 8006dac:	1a79      	subpl	r1, r7, r1
 8006dae:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8006db2:	bf58      	it	pl
 8006db4:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006db8:	6022      	str	r2, [r4, #0]
 8006dba:	2700      	movs	r7, #0
 8006dbc:	e790      	b.n	8006ce0 <_scanf_float+0x198>
 8006dbe:	f04f 0a03 	mov.w	sl, #3
 8006dc2:	e78d      	b.n	8006ce0 <_scanf_float+0x198>
 8006dc4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006dc8:	4649      	mov	r1, r9
 8006dca:	4640      	mov	r0, r8
 8006dcc:	4798      	blx	r3
 8006dce:	2800      	cmp	r0, #0
 8006dd0:	f43f aedf 	beq.w	8006b92 <_scanf_float+0x4a>
 8006dd4:	e6eb      	b.n	8006bae <_scanf_float+0x66>
 8006dd6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006dda:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006dde:	464a      	mov	r2, r9
 8006de0:	4640      	mov	r0, r8
 8006de2:	4798      	blx	r3
 8006de4:	6923      	ldr	r3, [r4, #16]
 8006de6:	3b01      	subs	r3, #1
 8006de8:	6123      	str	r3, [r4, #16]
 8006dea:	e6eb      	b.n	8006bc4 <_scanf_float+0x7c>
 8006dec:	1e6b      	subs	r3, r5, #1
 8006dee:	2b06      	cmp	r3, #6
 8006df0:	d824      	bhi.n	8006e3c <_scanf_float+0x2f4>
 8006df2:	2d02      	cmp	r5, #2
 8006df4:	d836      	bhi.n	8006e64 <_scanf_float+0x31c>
 8006df6:	9b01      	ldr	r3, [sp, #4]
 8006df8:	429e      	cmp	r6, r3
 8006dfa:	f67f aee7 	bls.w	8006bcc <_scanf_float+0x84>
 8006dfe:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006e02:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006e06:	464a      	mov	r2, r9
 8006e08:	4640      	mov	r0, r8
 8006e0a:	4798      	blx	r3
 8006e0c:	6923      	ldr	r3, [r4, #16]
 8006e0e:	3b01      	subs	r3, #1
 8006e10:	6123      	str	r3, [r4, #16]
 8006e12:	e7f0      	b.n	8006df6 <_scanf_float+0x2ae>
 8006e14:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006e18:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8006e1c:	464a      	mov	r2, r9
 8006e1e:	4640      	mov	r0, r8
 8006e20:	4798      	blx	r3
 8006e22:	6923      	ldr	r3, [r4, #16]
 8006e24:	3b01      	subs	r3, #1
 8006e26:	6123      	str	r3, [r4, #16]
 8006e28:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006e2c:	fa5f fa8a 	uxtb.w	sl, sl
 8006e30:	f1ba 0f02 	cmp.w	sl, #2
 8006e34:	d1ee      	bne.n	8006e14 <_scanf_float+0x2cc>
 8006e36:	3d03      	subs	r5, #3
 8006e38:	b2ed      	uxtb	r5, r5
 8006e3a:	1b76      	subs	r6, r6, r5
 8006e3c:	6823      	ldr	r3, [r4, #0]
 8006e3e:	05da      	lsls	r2, r3, #23
 8006e40:	d530      	bpl.n	8006ea4 <_scanf_float+0x35c>
 8006e42:	055b      	lsls	r3, r3, #21
 8006e44:	d511      	bpl.n	8006e6a <_scanf_float+0x322>
 8006e46:	9b01      	ldr	r3, [sp, #4]
 8006e48:	429e      	cmp	r6, r3
 8006e4a:	f67f aebf 	bls.w	8006bcc <_scanf_float+0x84>
 8006e4e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006e52:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006e56:	464a      	mov	r2, r9
 8006e58:	4640      	mov	r0, r8
 8006e5a:	4798      	blx	r3
 8006e5c:	6923      	ldr	r3, [r4, #16]
 8006e5e:	3b01      	subs	r3, #1
 8006e60:	6123      	str	r3, [r4, #16]
 8006e62:	e7f0      	b.n	8006e46 <_scanf_float+0x2fe>
 8006e64:	46aa      	mov	sl, r5
 8006e66:	46b3      	mov	fp, r6
 8006e68:	e7de      	b.n	8006e28 <_scanf_float+0x2e0>
 8006e6a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006e6e:	6923      	ldr	r3, [r4, #16]
 8006e70:	2965      	cmp	r1, #101	@ 0x65
 8006e72:	f103 33ff 	add.w	r3, r3, #4294967295
 8006e76:	f106 35ff 	add.w	r5, r6, #4294967295
 8006e7a:	6123      	str	r3, [r4, #16]
 8006e7c:	d00c      	beq.n	8006e98 <_scanf_float+0x350>
 8006e7e:	2945      	cmp	r1, #69	@ 0x45
 8006e80:	d00a      	beq.n	8006e98 <_scanf_float+0x350>
 8006e82:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006e86:	464a      	mov	r2, r9
 8006e88:	4640      	mov	r0, r8
 8006e8a:	4798      	blx	r3
 8006e8c:	6923      	ldr	r3, [r4, #16]
 8006e8e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006e92:	3b01      	subs	r3, #1
 8006e94:	1eb5      	subs	r5, r6, #2
 8006e96:	6123      	str	r3, [r4, #16]
 8006e98:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006e9c:	464a      	mov	r2, r9
 8006e9e:	4640      	mov	r0, r8
 8006ea0:	4798      	blx	r3
 8006ea2:	462e      	mov	r6, r5
 8006ea4:	6822      	ldr	r2, [r4, #0]
 8006ea6:	f012 0210 	ands.w	r2, r2, #16
 8006eaa:	d001      	beq.n	8006eb0 <_scanf_float+0x368>
 8006eac:	2000      	movs	r0, #0
 8006eae:	e68e      	b.n	8006bce <_scanf_float+0x86>
 8006eb0:	7032      	strb	r2, [r6, #0]
 8006eb2:	6823      	ldr	r3, [r4, #0]
 8006eb4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006eb8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ebc:	d125      	bne.n	8006f0a <_scanf_float+0x3c2>
 8006ebe:	9b02      	ldr	r3, [sp, #8]
 8006ec0:	429f      	cmp	r7, r3
 8006ec2:	d00a      	beq.n	8006eda <_scanf_float+0x392>
 8006ec4:	1bda      	subs	r2, r3, r7
 8006ec6:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006eca:	429e      	cmp	r6, r3
 8006ecc:	bf28      	it	cs
 8006ece:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8006ed2:	4922      	ldr	r1, [pc, #136]	@ (8006f5c <_scanf_float+0x414>)
 8006ed4:	4630      	mov	r0, r6
 8006ed6:	f000 f977 	bl	80071c8 <siprintf>
 8006eda:	9901      	ldr	r1, [sp, #4]
 8006edc:	2200      	movs	r2, #0
 8006ede:	4640      	mov	r0, r8
 8006ee0:	f002 fcf6 	bl	80098d0 <_strtod_r>
 8006ee4:	9b03      	ldr	r3, [sp, #12]
 8006ee6:	6821      	ldr	r1, [r4, #0]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f011 0f02 	tst.w	r1, #2
 8006eee:	ec57 6b10 	vmov	r6, r7, d0
 8006ef2:	f103 0204 	add.w	r2, r3, #4
 8006ef6:	d015      	beq.n	8006f24 <_scanf_float+0x3dc>
 8006ef8:	9903      	ldr	r1, [sp, #12]
 8006efa:	600a      	str	r2, [r1, #0]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	e9c3 6700 	strd	r6, r7, [r3]
 8006f02:	68e3      	ldr	r3, [r4, #12]
 8006f04:	3301      	adds	r3, #1
 8006f06:	60e3      	str	r3, [r4, #12]
 8006f08:	e7d0      	b.n	8006eac <_scanf_float+0x364>
 8006f0a:	9b04      	ldr	r3, [sp, #16]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d0e4      	beq.n	8006eda <_scanf_float+0x392>
 8006f10:	9905      	ldr	r1, [sp, #20]
 8006f12:	230a      	movs	r3, #10
 8006f14:	3101      	adds	r1, #1
 8006f16:	4640      	mov	r0, r8
 8006f18:	f002 fd5a 	bl	80099d0 <_strtol_r>
 8006f1c:	9b04      	ldr	r3, [sp, #16]
 8006f1e:	9e05      	ldr	r6, [sp, #20]
 8006f20:	1ac2      	subs	r2, r0, r3
 8006f22:	e7d0      	b.n	8006ec6 <_scanf_float+0x37e>
 8006f24:	f011 0f04 	tst.w	r1, #4
 8006f28:	9903      	ldr	r1, [sp, #12]
 8006f2a:	600a      	str	r2, [r1, #0]
 8006f2c:	d1e6      	bne.n	8006efc <_scanf_float+0x3b4>
 8006f2e:	681d      	ldr	r5, [r3, #0]
 8006f30:	4632      	mov	r2, r6
 8006f32:	463b      	mov	r3, r7
 8006f34:	4630      	mov	r0, r6
 8006f36:	4639      	mov	r1, r7
 8006f38:	f7f9 fe18 	bl	8000b6c <__aeabi_dcmpun>
 8006f3c:	b128      	cbz	r0, 8006f4a <_scanf_float+0x402>
 8006f3e:	4808      	ldr	r0, [pc, #32]	@ (8006f60 <_scanf_float+0x418>)
 8006f40:	f000 fabc 	bl	80074bc <nanf>
 8006f44:	ed85 0a00 	vstr	s0, [r5]
 8006f48:	e7db      	b.n	8006f02 <_scanf_float+0x3ba>
 8006f4a:	4630      	mov	r0, r6
 8006f4c:	4639      	mov	r1, r7
 8006f4e:	f7f9 fe6b 	bl	8000c28 <__aeabi_d2f>
 8006f52:	6028      	str	r0, [r5, #0]
 8006f54:	e7d5      	b.n	8006f02 <_scanf_float+0x3ba>
 8006f56:	2700      	movs	r7, #0
 8006f58:	e62e      	b.n	8006bb8 <_scanf_float+0x70>
 8006f5a:	bf00      	nop
 8006f5c:	0800ab24 	.word	0x0800ab24
 8006f60:	0800ac65 	.word	0x0800ac65

08006f64 <std>:
 8006f64:	2300      	movs	r3, #0
 8006f66:	b510      	push	{r4, lr}
 8006f68:	4604      	mov	r4, r0
 8006f6a:	e9c0 3300 	strd	r3, r3, [r0]
 8006f6e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006f72:	6083      	str	r3, [r0, #8]
 8006f74:	8181      	strh	r1, [r0, #12]
 8006f76:	6643      	str	r3, [r0, #100]	@ 0x64
 8006f78:	81c2      	strh	r2, [r0, #14]
 8006f7a:	6183      	str	r3, [r0, #24]
 8006f7c:	4619      	mov	r1, r3
 8006f7e:	2208      	movs	r2, #8
 8006f80:	305c      	adds	r0, #92	@ 0x5c
 8006f82:	f000 fa1b 	bl	80073bc <memset>
 8006f86:	4b0d      	ldr	r3, [pc, #52]	@ (8006fbc <std+0x58>)
 8006f88:	6263      	str	r3, [r4, #36]	@ 0x24
 8006f8a:	4b0d      	ldr	r3, [pc, #52]	@ (8006fc0 <std+0x5c>)
 8006f8c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006f8e:	4b0d      	ldr	r3, [pc, #52]	@ (8006fc4 <std+0x60>)
 8006f90:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006f92:	4b0d      	ldr	r3, [pc, #52]	@ (8006fc8 <std+0x64>)
 8006f94:	6323      	str	r3, [r4, #48]	@ 0x30
 8006f96:	4b0d      	ldr	r3, [pc, #52]	@ (8006fcc <std+0x68>)
 8006f98:	6224      	str	r4, [r4, #32]
 8006f9a:	429c      	cmp	r4, r3
 8006f9c:	d006      	beq.n	8006fac <std+0x48>
 8006f9e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006fa2:	4294      	cmp	r4, r2
 8006fa4:	d002      	beq.n	8006fac <std+0x48>
 8006fa6:	33d0      	adds	r3, #208	@ 0xd0
 8006fa8:	429c      	cmp	r4, r3
 8006faa:	d105      	bne.n	8006fb8 <std+0x54>
 8006fac:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006fb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fb4:	f000 ba7e 	b.w	80074b4 <__retarget_lock_init_recursive>
 8006fb8:	bd10      	pop	{r4, pc}
 8006fba:	bf00      	nop
 8006fbc:	0800720d 	.word	0x0800720d
 8006fc0:	0800722f 	.word	0x0800722f
 8006fc4:	08007267 	.word	0x08007267
 8006fc8:	0800728b 	.word	0x0800728b
 8006fcc:	20000444 	.word	0x20000444

08006fd0 <stdio_exit_handler>:
 8006fd0:	4a02      	ldr	r2, [pc, #8]	@ (8006fdc <stdio_exit_handler+0xc>)
 8006fd2:	4903      	ldr	r1, [pc, #12]	@ (8006fe0 <stdio_exit_handler+0x10>)
 8006fd4:	4803      	ldr	r0, [pc, #12]	@ (8006fe4 <stdio_exit_handler+0x14>)
 8006fd6:	f000 b869 	b.w	80070ac <_fwalk_sglue>
 8006fda:	bf00      	nop
 8006fdc:	20000014 	.word	0x20000014
 8006fe0:	0800a011 	.word	0x0800a011
 8006fe4:	20000024 	.word	0x20000024

08006fe8 <cleanup_stdio>:
 8006fe8:	6841      	ldr	r1, [r0, #4]
 8006fea:	4b0c      	ldr	r3, [pc, #48]	@ (800701c <cleanup_stdio+0x34>)
 8006fec:	4299      	cmp	r1, r3
 8006fee:	b510      	push	{r4, lr}
 8006ff0:	4604      	mov	r4, r0
 8006ff2:	d001      	beq.n	8006ff8 <cleanup_stdio+0x10>
 8006ff4:	f003 f80c 	bl	800a010 <_fflush_r>
 8006ff8:	68a1      	ldr	r1, [r4, #8]
 8006ffa:	4b09      	ldr	r3, [pc, #36]	@ (8007020 <cleanup_stdio+0x38>)
 8006ffc:	4299      	cmp	r1, r3
 8006ffe:	d002      	beq.n	8007006 <cleanup_stdio+0x1e>
 8007000:	4620      	mov	r0, r4
 8007002:	f003 f805 	bl	800a010 <_fflush_r>
 8007006:	68e1      	ldr	r1, [r4, #12]
 8007008:	4b06      	ldr	r3, [pc, #24]	@ (8007024 <cleanup_stdio+0x3c>)
 800700a:	4299      	cmp	r1, r3
 800700c:	d004      	beq.n	8007018 <cleanup_stdio+0x30>
 800700e:	4620      	mov	r0, r4
 8007010:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007014:	f002 bffc 	b.w	800a010 <_fflush_r>
 8007018:	bd10      	pop	{r4, pc}
 800701a:	bf00      	nop
 800701c:	20000444 	.word	0x20000444
 8007020:	200004ac 	.word	0x200004ac
 8007024:	20000514 	.word	0x20000514

08007028 <global_stdio_init.part.0>:
 8007028:	b510      	push	{r4, lr}
 800702a:	4b0b      	ldr	r3, [pc, #44]	@ (8007058 <global_stdio_init.part.0+0x30>)
 800702c:	4c0b      	ldr	r4, [pc, #44]	@ (800705c <global_stdio_init.part.0+0x34>)
 800702e:	4a0c      	ldr	r2, [pc, #48]	@ (8007060 <global_stdio_init.part.0+0x38>)
 8007030:	601a      	str	r2, [r3, #0]
 8007032:	4620      	mov	r0, r4
 8007034:	2200      	movs	r2, #0
 8007036:	2104      	movs	r1, #4
 8007038:	f7ff ff94 	bl	8006f64 <std>
 800703c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007040:	2201      	movs	r2, #1
 8007042:	2109      	movs	r1, #9
 8007044:	f7ff ff8e 	bl	8006f64 <std>
 8007048:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800704c:	2202      	movs	r2, #2
 800704e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007052:	2112      	movs	r1, #18
 8007054:	f7ff bf86 	b.w	8006f64 <std>
 8007058:	2000057c 	.word	0x2000057c
 800705c:	20000444 	.word	0x20000444
 8007060:	08006fd1 	.word	0x08006fd1

08007064 <__sfp_lock_acquire>:
 8007064:	4801      	ldr	r0, [pc, #4]	@ (800706c <__sfp_lock_acquire+0x8>)
 8007066:	f000 ba26 	b.w	80074b6 <__retarget_lock_acquire_recursive>
 800706a:	bf00      	nop
 800706c:	20000585 	.word	0x20000585

08007070 <__sfp_lock_release>:
 8007070:	4801      	ldr	r0, [pc, #4]	@ (8007078 <__sfp_lock_release+0x8>)
 8007072:	f000 ba21 	b.w	80074b8 <__retarget_lock_release_recursive>
 8007076:	bf00      	nop
 8007078:	20000585 	.word	0x20000585

0800707c <__sinit>:
 800707c:	b510      	push	{r4, lr}
 800707e:	4604      	mov	r4, r0
 8007080:	f7ff fff0 	bl	8007064 <__sfp_lock_acquire>
 8007084:	6a23      	ldr	r3, [r4, #32]
 8007086:	b11b      	cbz	r3, 8007090 <__sinit+0x14>
 8007088:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800708c:	f7ff bff0 	b.w	8007070 <__sfp_lock_release>
 8007090:	4b04      	ldr	r3, [pc, #16]	@ (80070a4 <__sinit+0x28>)
 8007092:	6223      	str	r3, [r4, #32]
 8007094:	4b04      	ldr	r3, [pc, #16]	@ (80070a8 <__sinit+0x2c>)
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d1f5      	bne.n	8007088 <__sinit+0xc>
 800709c:	f7ff ffc4 	bl	8007028 <global_stdio_init.part.0>
 80070a0:	e7f2      	b.n	8007088 <__sinit+0xc>
 80070a2:	bf00      	nop
 80070a4:	08006fe9 	.word	0x08006fe9
 80070a8:	2000057c 	.word	0x2000057c

080070ac <_fwalk_sglue>:
 80070ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80070b0:	4607      	mov	r7, r0
 80070b2:	4688      	mov	r8, r1
 80070b4:	4614      	mov	r4, r2
 80070b6:	2600      	movs	r6, #0
 80070b8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80070bc:	f1b9 0901 	subs.w	r9, r9, #1
 80070c0:	d505      	bpl.n	80070ce <_fwalk_sglue+0x22>
 80070c2:	6824      	ldr	r4, [r4, #0]
 80070c4:	2c00      	cmp	r4, #0
 80070c6:	d1f7      	bne.n	80070b8 <_fwalk_sglue+0xc>
 80070c8:	4630      	mov	r0, r6
 80070ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070ce:	89ab      	ldrh	r3, [r5, #12]
 80070d0:	2b01      	cmp	r3, #1
 80070d2:	d907      	bls.n	80070e4 <_fwalk_sglue+0x38>
 80070d4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80070d8:	3301      	adds	r3, #1
 80070da:	d003      	beq.n	80070e4 <_fwalk_sglue+0x38>
 80070dc:	4629      	mov	r1, r5
 80070de:	4638      	mov	r0, r7
 80070e0:	47c0      	blx	r8
 80070e2:	4306      	orrs	r6, r0
 80070e4:	3568      	adds	r5, #104	@ 0x68
 80070e6:	e7e9      	b.n	80070bc <_fwalk_sglue+0x10>

080070e8 <iprintf>:
 80070e8:	b40f      	push	{r0, r1, r2, r3}
 80070ea:	b507      	push	{r0, r1, r2, lr}
 80070ec:	4906      	ldr	r1, [pc, #24]	@ (8007108 <iprintf+0x20>)
 80070ee:	ab04      	add	r3, sp, #16
 80070f0:	6808      	ldr	r0, [r1, #0]
 80070f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80070f6:	6881      	ldr	r1, [r0, #8]
 80070f8:	9301      	str	r3, [sp, #4]
 80070fa:	f002 fded 	bl	8009cd8 <_vfiprintf_r>
 80070fe:	b003      	add	sp, #12
 8007100:	f85d eb04 	ldr.w	lr, [sp], #4
 8007104:	b004      	add	sp, #16
 8007106:	4770      	bx	lr
 8007108:	20000020 	.word	0x20000020

0800710c <_puts_r>:
 800710c:	6a03      	ldr	r3, [r0, #32]
 800710e:	b570      	push	{r4, r5, r6, lr}
 8007110:	6884      	ldr	r4, [r0, #8]
 8007112:	4605      	mov	r5, r0
 8007114:	460e      	mov	r6, r1
 8007116:	b90b      	cbnz	r3, 800711c <_puts_r+0x10>
 8007118:	f7ff ffb0 	bl	800707c <__sinit>
 800711c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800711e:	07db      	lsls	r3, r3, #31
 8007120:	d405      	bmi.n	800712e <_puts_r+0x22>
 8007122:	89a3      	ldrh	r3, [r4, #12]
 8007124:	0598      	lsls	r0, r3, #22
 8007126:	d402      	bmi.n	800712e <_puts_r+0x22>
 8007128:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800712a:	f000 f9c4 	bl	80074b6 <__retarget_lock_acquire_recursive>
 800712e:	89a3      	ldrh	r3, [r4, #12]
 8007130:	0719      	lsls	r1, r3, #28
 8007132:	d502      	bpl.n	800713a <_puts_r+0x2e>
 8007134:	6923      	ldr	r3, [r4, #16]
 8007136:	2b00      	cmp	r3, #0
 8007138:	d135      	bne.n	80071a6 <_puts_r+0x9a>
 800713a:	4621      	mov	r1, r4
 800713c:	4628      	mov	r0, r5
 800713e:	f000 f8e7 	bl	8007310 <__swsetup_r>
 8007142:	b380      	cbz	r0, 80071a6 <_puts_r+0x9a>
 8007144:	f04f 35ff 	mov.w	r5, #4294967295
 8007148:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800714a:	07da      	lsls	r2, r3, #31
 800714c:	d405      	bmi.n	800715a <_puts_r+0x4e>
 800714e:	89a3      	ldrh	r3, [r4, #12]
 8007150:	059b      	lsls	r3, r3, #22
 8007152:	d402      	bmi.n	800715a <_puts_r+0x4e>
 8007154:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007156:	f000 f9af 	bl	80074b8 <__retarget_lock_release_recursive>
 800715a:	4628      	mov	r0, r5
 800715c:	bd70      	pop	{r4, r5, r6, pc}
 800715e:	2b00      	cmp	r3, #0
 8007160:	da04      	bge.n	800716c <_puts_r+0x60>
 8007162:	69a2      	ldr	r2, [r4, #24]
 8007164:	429a      	cmp	r2, r3
 8007166:	dc17      	bgt.n	8007198 <_puts_r+0x8c>
 8007168:	290a      	cmp	r1, #10
 800716a:	d015      	beq.n	8007198 <_puts_r+0x8c>
 800716c:	6823      	ldr	r3, [r4, #0]
 800716e:	1c5a      	adds	r2, r3, #1
 8007170:	6022      	str	r2, [r4, #0]
 8007172:	7019      	strb	r1, [r3, #0]
 8007174:	68a3      	ldr	r3, [r4, #8]
 8007176:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800717a:	3b01      	subs	r3, #1
 800717c:	60a3      	str	r3, [r4, #8]
 800717e:	2900      	cmp	r1, #0
 8007180:	d1ed      	bne.n	800715e <_puts_r+0x52>
 8007182:	2b00      	cmp	r3, #0
 8007184:	da11      	bge.n	80071aa <_puts_r+0x9e>
 8007186:	4622      	mov	r2, r4
 8007188:	210a      	movs	r1, #10
 800718a:	4628      	mov	r0, r5
 800718c:	f000 f881 	bl	8007292 <__swbuf_r>
 8007190:	3001      	adds	r0, #1
 8007192:	d0d7      	beq.n	8007144 <_puts_r+0x38>
 8007194:	250a      	movs	r5, #10
 8007196:	e7d7      	b.n	8007148 <_puts_r+0x3c>
 8007198:	4622      	mov	r2, r4
 800719a:	4628      	mov	r0, r5
 800719c:	f000 f879 	bl	8007292 <__swbuf_r>
 80071a0:	3001      	adds	r0, #1
 80071a2:	d1e7      	bne.n	8007174 <_puts_r+0x68>
 80071a4:	e7ce      	b.n	8007144 <_puts_r+0x38>
 80071a6:	3e01      	subs	r6, #1
 80071a8:	e7e4      	b.n	8007174 <_puts_r+0x68>
 80071aa:	6823      	ldr	r3, [r4, #0]
 80071ac:	1c5a      	adds	r2, r3, #1
 80071ae:	6022      	str	r2, [r4, #0]
 80071b0:	220a      	movs	r2, #10
 80071b2:	701a      	strb	r2, [r3, #0]
 80071b4:	e7ee      	b.n	8007194 <_puts_r+0x88>
	...

080071b8 <puts>:
 80071b8:	4b02      	ldr	r3, [pc, #8]	@ (80071c4 <puts+0xc>)
 80071ba:	4601      	mov	r1, r0
 80071bc:	6818      	ldr	r0, [r3, #0]
 80071be:	f7ff bfa5 	b.w	800710c <_puts_r>
 80071c2:	bf00      	nop
 80071c4:	20000020 	.word	0x20000020

080071c8 <siprintf>:
 80071c8:	b40e      	push	{r1, r2, r3}
 80071ca:	b510      	push	{r4, lr}
 80071cc:	b09d      	sub	sp, #116	@ 0x74
 80071ce:	ab1f      	add	r3, sp, #124	@ 0x7c
 80071d0:	9002      	str	r0, [sp, #8]
 80071d2:	9006      	str	r0, [sp, #24]
 80071d4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80071d8:	480a      	ldr	r0, [pc, #40]	@ (8007204 <siprintf+0x3c>)
 80071da:	9107      	str	r1, [sp, #28]
 80071dc:	9104      	str	r1, [sp, #16]
 80071de:	490a      	ldr	r1, [pc, #40]	@ (8007208 <siprintf+0x40>)
 80071e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80071e4:	9105      	str	r1, [sp, #20]
 80071e6:	2400      	movs	r4, #0
 80071e8:	a902      	add	r1, sp, #8
 80071ea:	6800      	ldr	r0, [r0, #0]
 80071ec:	9301      	str	r3, [sp, #4]
 80071ee:	941b      	str	r4, [sp, #108]	@ 0x6c
 80071f0:	f002 fc4c 	bl	8009a8c <_svfiprintf_r>
 80071f4:	9b02      	ldr	r3, [sp, #8]
 80071f6:	701c      	strb	r4, [r3, #0]
 80071f8:	b01d      	add	sp, #116	@ 0x74
 80071fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071fe:	b003      	add	sp, #12
 8007200:	4770      	bx	lr
 8007202:	bf00      	nop
 8007204:	20000020 	.word	0x20000020
 8007208:	ffff0208 	.word	0xffff0208

0800720c <__sread>:
 800720c:	b510      	push	{r4, lr}
 800720e:	460c      	mov	r4, r1
 8007210:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007214:	f000 f900 	bl	8007418 <_read_r>
 8007218:	2800      	cmp	r0, #0
 800721a:	bfab      	itete	ge
 800721c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800721e:	89a3      	ldrhlt	r3, [r4, #12]
 8007220:	181b      	addge	r3, r3, r0
 8007222:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007226:	bfac      	ite	ge
 8007228:	6563      	strge	r3, [r4, #84]	@ 0x54
 800722a:	81a3      	strhlt	r3, [r4, #12]
 800722c:	bd10      	pop	{r4, pc}

0800722e <__swrite>:
 800722e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007232:	461f      	mov	r7, r3
 8007234:	898b      	ldrh	r3, [r1, #12]
 8007236:	05db      	lsls	r3, r3, #23
 8007238:	4605      	mov	r5, r0
 800723a:	460c      	mov	r4, r1
 800723c:	4616      	mov	r6, r2
 800723e:	d505      	bpl.n	800724c <__swrite+0x1e>
 8007240:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007244:	2302      	movs	r3, #2
 8007246:	2200      	movs	r2, #0
 8007248:	f000 f8d4 	bl	80073f4 <_lseek_r>
 800724c:	89a3      	ldrh	r3, [r4, #12]
 800724e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007252:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007256:	81a3      	strh	r3, [r4, #12]
 8007258:	4632      	mov	r2, r6
 800725a:	463b      	mov	r3, r7
 800725c:	4628      	mov	r0, r5
 800725e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007262:	f000 b8eb 	b.w	800743c <_write_r>

08007266 <__sseek>:
 8007266:	b510      	push	{r4, lr}
 8007268:	460c      	mov	r4, r1
 800726a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800726e:	f000 f8c1 	bl	80073f4 <_lseek_r>
 8007272:	1c43      	adds	r3, r0, #1
 8007274:	89a3      	ldrh	r3, [r4, #12]
 8007276:	bf15      	itete	ne
 8007278:	6560      	strne	r0, [r4, #84]	@ 0x54
 800727a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800727e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007282:	81a3      	strheq	r3, [r4, #12]
 8007284:	bf18      	it	ne
 8007286:	81a3      	strhne	r3, [r4, #12]
 8007288:	bd10      	pop	{r4, pc}

0800728a <__sclose>:
 800728a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800728e:	f000 b8a1 	b.w	80073d4 <_close_r>

08007292 <__swbuf_r>:
 8007292:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007294:	460e      	mov	r6, r1
 8007296:	4614      	mov	r4, r2
 8007298:	4605      	mov	r5, r0
 800729a:	b118      	cbz	r0, 80072a4 <__swbuf_r+0x12>
 800729c:	6a03      	ldr	r3, [r0, #32]
 800729e:	b90b      	cbnz	r3, 80072a4 <__swbuf_r+0x12>
 80072a0:	f7ff feec 	bl	800707c <__sinit>
 80072a4:	69a3      	ldr	r3, [r4, #24]
 80072a6:	60a3      	str	r3, [r4, #8]
 80072a8:	89a3      	ldrh	r3, [r4, #12]
 80072aa:	071a      	lsls	r2, r3, #28
 80072ac:	d501      	bpl.n	80072b2 <__swbuf_r+0x20>
 80072ae:	6923      	ldr	r3, [r4, #16]
 80072b0:	b943      	cbnz	r3, 80072c4 <__swbuf_r+0x32>
 80072b2:	4621      	mov	r1, r4
 80072b4:	4628      	mov	r0, r5
 80072b6:	f000 f82b 	bl	8007310 <__swsetup_r>
 80072ba:	b118      	cbz	r0, 80072c4 <__swbuf_r+0x32>
 80072bc:	f04f 37ff 	mov.w	r7, #4294967295
 80072c0:	4638      	mov	r0, r7
 80072c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80072c4:	6823      	ldr	r3, [r4, #0]
 80072c6:	6922      	ldr	r2, [r4, #16]
 80072c8:	1a98      	subs	r0, r3, r2
 80072ca:	6963      	ldr	r3, [r4, #20]
 80072cc:	b2f6      	uxtb	r6, r6
 80072ce:	4283      	cmp	r3, r0
 80072d0:	4637      	mov	r7, r6
 80072d2:	dc05      	bgt.n	80072e0 <__swbuf_r+0x4e>
 80072d4:	4621      	mov	r1, r4
 80072d6:	4628      	mov	r0, r5
 80072d8:	f002 fe9a 	bl	800a010 <_fflush_r>
 80072dc:	2800      	cmp	r0, #0
 80072de:	d1ed      	bne.n	80072bc <__swbuf_r+0x2a>
 80072e0:	68a3      	ldr	r3, [r4, #8]
 80072e2:	3b01      	subs	r3, #1
 80072e4:	60a3      	str	r3, [r4, #8]
 80072e6:	6823      	ldr	r3, [r4, #0]
 80072e8:	1c5a      	adds	r2, r3, #1
 80072ea:	6022      	str	r2, [r4, #0]
 80072ec:	701e      	strb	r6, [r3, #0]
 80072ee:	6962      	ldr	r2, [r4, #20]
 80072f0:	1c43      	adds	r3, r0, #1
 80072f2:	429a      	cmp	r2, r3
 80072f4:	d004      	beq.n	8007300 <__swbuf_r+0x6e>
 80072f6:	89a3      	ldrh	r3, [r4, #12]
 80072f8:	07db      	lsls	r3, r3, #31
 80072fa:	d5e1      	bpl.n	80072c0 <__swbuf_r+0x2e>
 80072fc:	2e0a      	cmp	r6, #10
 80072fe:	d1df      	bne.n	80072c0 <__swbuf_r+0x2e>
 8007300:	4621      	mov	r1, r4
 8007302:	4628      	mov	r0, r5
 8007304:	f002 fe84 	bl	800a010 <_fflush_r>
 8007308:	2800      	cmp	r0, #0
 800730a:	d0d9      	beq.n	80072c0 <__swbuf_r+0x2e>
 800730c:	e7d6      	b.n	80072bc <__swbuf_r+0x2a>
	...

08007310 <__swsetup_r>:
 8007310:	b538      	push	{r3, r4, r5, lr}
 8007312:	4b29      	ldr	r3, [pc, #164]	@ (80073b8 <__swsetup_r+0xa8>)
 8007314:	4605      	mov	r5, r0
 8007316:	6818      	ldr	r0, [r3, #0]
 8007318:	460c      	mov	r4, r1
 800731a:	b118      	cbz	r0, 8007324 <__swsetup_r+0x14>
 800731c:	6a03      	ldr	r3, [r0, #32]
 800731e:	b90b      	cbnz	r3, 8007324 <__swsetup_r+0x14>
 8007320:	f7ff feac 	bl	800707c <__sinit>
 8007324:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007328:	0719      	lsls	r1, r3, #28
 800732a:	d422      	bmi.n	8007372 <__swsetup_r+0x62>
 800732c:	06da      	lsls	r2, r3, #27
 800732e:	d407      	bmi.n	8007340 <__swsetup_r+0x30>
 8007330:	2209      	movs	r2, #9
 8007332:	602a      	str	r2, [r5, #0]
 8007334:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007338:	81a3      	strh	r3, [r4, #12]
 800733a:	f04f 30ff 	mov.w	r0, #4294967295
 800733e:	e033      	b.n	80073a8 <__swsetup_r+0x98>
 8007340:	0758      	lsls	r0, r3, #29
 8007342:	d512      	bpl.n	800736a <__swsetup_r+0x5a>
 8007344:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007346:	b141      	cbz	r1, 800735a <__swsetup_r+0x4a>
 8007348:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800734c:	4299      	cmp	r1, r3
 800734e:	d002      	beq.n	8007356 <__swsetup_r+0x46>
 8007350:	4628      	mov	r0, r5
 8007352:	f000 ff11 	bl	8008178 <_free_r>
 8007356:	2300      	movs	r3, #0
 8007358:	6363      	str	r3, [r4, #52]	@ 0x34
 800735a:	89a3      	ldrh	r3, [r4, #12]
 800735c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007360:	81a3      	strh	r3, [r4, #12]
 8007362:	2300      	movs	r3, #0
 8007364:	6063      	str	r3, [r4, #4]
 8007366:	6923      	ldr	r3, [r4, #16]
 8007368:	6023      	str	r3, [r4, #0]
 800736a:	89a3      	ldrh	r3, [r4, #12]
 800736c:	f043 0308 	orr.w	r3, r3, #8
 8007370:	81a3      	strh	r3, [r4, #12]
 8007372:	6923      	ldr	r3, [r4, #16]
 8007374:	b94b      	cbnz	r3, 800738a <__swsetup_r+0x7a>
 8007376:	89a3      	ldrh	r3, [r4, #12]
 8007378:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800737c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007380:	d003      	beq.n	800738a <__swsetup_r+0x7a>
 8007382:	4621      	mov	r1, r4
 8007384:	4628      	mov	r0, r5
 8007386:	f002 fe91 	bl	800a0ac <__smakebuf_r>
 800738a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800738e:	f013 0201 	ands.w	r2, r3, #1
 8007392:	d00a      	beq.n	80073aa <__swsetup_r+0x9a>
 8007394:	2200      	movs	r2, #0
 8007396:	60a2      	str	r2, [r4, #8]
 8007398:	6962      	ldr	r2, [r4, #20]
 800739a:	4252      	negs	r2, r2
 800739c:	61a2      	str	r2, [r4, #24]
 800739e:	6922      	ldr	r2, [r4, #16]
 80073a0:	b942      	cbnz	r2, 80073b4 <__swsetup_r+0xa4>
 80073a2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80073a6:	d1c5      	bne.n	8007334 <__swsetup_r+0x24>
 80073a8:	bd38      	pop	{r3, r4, r5, pc}
 80073aa:	0799      	lsls	r1, r3, #30
 80073ac:	bf58      	it	pl
 80073ae:	6962      	ldrpl	r2, [r4, #20]
 80073b0:	60a2      	str	r2, [r4, #8]
 80073b2:	e7f4      	b.n	800739e <__swsetup_r+0x8e>
 80073b4:	2000      	movs	r0, #0
 80073b6:	e7f7      	b.n	80073a8 <__swsetup_r+0x98>
 80073b8:	20000020 	.word	0x20000020

080073bc <memset>:
 80073bc:	4402      	add	r2, r0
 80073be:	4603      	mov	r3, r0
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d100      	bne.n	80073c6 <memset+0xa>
 80073c4:	4770      	bx	lr
 80073c6:	f803 1b01 	strb.w	r1, [r3], #1
 80073ca:	e7f9      	b.n	80073c0 <memset+0x4>

080073cc <_localeconv_r>:
 80073cc:	4800      	ldr	r0, [pc, #0]	@ (80073d0 <_localeconv_r+0x4>)
 80073ce:	4770      	bx	lr
 80073d0:	20000160 	.word	0x20000160

080073d4 <_close_r>:
 80073d4:	b538      	push	{r3, r4, r5, lr}
 80073d6:	4d06      	ldr	r5, [pc, #24]	@ (80073f0 <_close_r+0x1c>)
 80073d8:	2300      	movs	r3, #0
 80073da:	4604      	mov	r4, r0
 80073dc:	4608      	mov	r0, r1
 80073de:	602b      	str	r3, [r5, #0]
 80073e0:	f7fa fd94 	bl	8001f0c <_close>
 80073e4:	1c43      	adds	r3, r0, #1
 80073e6:	d102      	bne.n	80073ee <_close_r+0x1a>
 80073e8:	682b      	ldr	r3, [r5, #0]
 80073ea:	b103      	cbz	r3, 80073ee <_close_r+0x1a>
 80073ec:	6023      	str	r3, [r4, #0]
 80073ee:	bd38      	pop	{r3, r4, r5, pc}
 80073f0:	20000580 	.word	0x20000580

080073f4 <_lseek_r>:
 80073f4:	b538      	push	{r3, r4, r5, lr}
 80073f6:	4d07      	ldr	r5, [pc, #28]	@ (8007414 <_lseek_r+0x20>)
 80073f8:	4604      	mov	r4, r0
 80073fa:	4608      	mov	r0, r1
 80073fc:	4611      	mov	r1, r2
 80073fe:	2200      	movs	r2, #0
 8007400:	602a      	str	r2, [r5, #0]
 8007402:	461a      	mov	r2, r3
 8007404:	f7fa fda9 	bl	8001f5a <_lseek>
 8007408:	1c43      	adds	r3, r0, #1
 800740a:	d102      	bne.n	8007412 <_lseek_r+0x1e>
 800740c:	682b      	ldr	r3, [r5, #0]
 800740e:	b103      	cbz	r3, 8007412 <_lseek_r+0x1e>
 8007410:	6023      	str	r3, [r4, #0]
 8007412:	bd38      	pop	{r3, r4, r5, pc}
 8007414:	20000580 	.word	0x20000580

08007418 <_read_r>:
 8007418:	b538      	push	{r3, r4, r5, lr}
 800741a:	4d07      	ldr	r5, [pc, #28]	@ (8007438 <_read_r+0x20>)
 800741c:	4604      	mov	r4, r0
 800741e:	4608      	mov	r0, r1
 8007420:	4611      	mov	r1, r2
 8007422:	2200      	movs	r2, #0
 8007424:	602a      	str	r2, [r5, #0]
 8007426:	461a      	mov	r2, r3
 8007428:	f7fa fd53 	bl	8001ed2 <_read>
 800742c:	1c43      	adds	r3, r0, #1
 800742e:	d102      	bne.n	8007436 <_read_r+0x1e>
 8007430:	682b      	ldr	r3, [r5, #0]
 8007432:	b103      	cbz	r3, 8007436 <_read_r+0x1e>
 8007434:	6023      	str	r3, [r4, #0]
 8007436:	bd38      	pop	{r3, r4, r5, pc}
 8007438:	20000580 	.word	0x20000580

0800743c <_write_r>:
 800743c:	b538      	push	{r3, r4, r5, lr}
 800743e:	4d07      	ldr	r5, [pc, #28]	@ (800745c <_write_r+0x20>)
 8007440:	4604      	mov	r4, r0
 8007442:	4608      	mov	r0, r1
 8007444:	4611      	mov	r1, r2
 8007446:	2200      	movs	r2, #0
 8007448:	602a      	str	r2, [r5, #0]
 800744a:	461a      	mov	r2, r3
 800744c:	f7fa f878 	bl	8001540 <_write>
 8007450:	1c43      	adds	r3, r0, #1
 8007452:	d102      	bne.n	800745a <_write_r+0x1e>
 8007454:	682b      	ldr	r3, [r5, #0]
 8007456:	b103      	cbz	r3, 800745a <_write_r+0x1e>
 8007458:	6023      	str	r3, [r4, #0]
 800745a:	bd38      	pop	{r3, r4, r5, pc}
 800745c:	20000580 	.word	0x20000580

08007460 <__errno>:
 8007460:	4b01      	ldr	r3, [pc, #4]	@ (8007468 <__errno+0x8>)
 8007462:	6818      	ldr	r0, [r3, #0]
 8007464:	4770      	bx	lr
 8007466:	bf00      	nop
 8007468:	20000020 	.word	0x20000020

0800746c <__libc_init_array>:
 800746c:	b570      	push	{r4, r5, r6, lr}
 800746e:	4d0d      	ldr	r5, [pc, #52]	@ (80074a4 <__libc_init_array+0x38>)
 8007470:	4c0d      	ldr	r4, [pc, #52]	@ (80074a8 <__libc_init_array+0x3c>)
 8007472:	1b64      	subs	r4, r4, r5
 8007474:	10a4      	asrs	r4, r4, #2
 8007476:	2600      	movs	r6, #0
 8007478:	42a6      	cmp	r6, r4
 800747a:	d109      	bne.n	8007490 <__libc_init_array+0x24>
 800747c:	4d0b      	ldr	r5, [pc, #44]	@ (80074ac <__libc_init_array+0x40>)
 800747e:	4c0c      	ldr	r4, [pc, #48]	@ (80074b0 <__libc_init_array+0x44>)
 8007480:	f003 fae4 	bl	800aa4c <_init>
 8007484:	1b64      	subs	r4, r4, r5
 8007486:	10a4      	asrs	r4, r4, #2
 8007488:	2600      	movs	r6, #0
 800748a:	42a6      	cmp	r6, r4
 800748c:	d105      	bne.n	800749a <__libc_init_array+0x2e>
 800748e:	bd70      	pop	{r4, r5, r6, pc}
 8007490:	f855 3b04 	ldr.w	r3, [r5], #4
 8007494:	4798      	blx	r3
 8007496:	3601      	adds	r6, #1
 8007498:	e7ee      	b.n	8007478 <__libc_init_array+0xc>
 800749a:	f855 3b04 	ldr.w	r3, [r5], #4
 800749e:	4798      	blx	r3
 80074a0:	3601      	adds	r6, #1
 80074a2:	e7f2      	b.n	800748a <__libc_init_array+0x1e>
 80074a4:	0800af24 	.word	0x0800af24
 80074a8:	0800af24 	.word	0x0800af24
 80074ac:	0800af24 	.word	0x0800af24
 80074b0:	0800af28 	.word	0x0800af28

080074b4 <__retarget_lock_init_recursive>:
 80074b4:	4770      	bx	lr

080074b6 <__retarget_lock_acquire_recursive>:
 80074b6:	4770      	bx	lr

080074b8 <__retarget_lock_release_recursive>:
 80074b8:	4770      	bx	lr
	...

080074bc <nanf>:
 80074bc:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80074c4 <nanf+0x8>
 80074c0:	4770      	bx	lr
 80074c2:	bf00      	nop
 80074c4:	7fc00000 	.word	0x7fc00000

080074c8 <quorem>:
 80074c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074cc:	6903      	ldr	r3, [r0, #16]
 80074ce:	690c      	ldr	r4, [r1, #16]
 80074d0:	42a3      	cmp	r3, r4
 80074d2:	4607      	mov	r7, r0
 80074d4:	db7e      	blt.n	80075d4 <quorem+0x10c>
 80074d6:	3c01      	subs	r4, #1
 80074d8:	f101 0814 	add.w	r8, r1, #20
 80074dc:	00a3      	lsls	r3, r4, #2
 80074de:	f100 0514 	add.w	r5, r0, #20
 80074e2:	9300      	str	r3, [sp, #0]
 80074e4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80074e8:	9301      	str	r3, [sp, #4]
 80074ea:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80074ee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80074f2:	3301      	adds	r3, #1
 80074f4:	429a      	cmp	r2, r3
 80074f6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80074fa:	fbb2 f6f3 	udiv	r6, r2, r3
 80074fe:	d32e      	bcc.n	800755e <quorem+0x96>
 8007500:	f04f 0a00 	mov.w	sl, #0
 8007504:	46c4      	mov	ip, r8
 8007506:	46ae      	mov	lr, r5
 8007508:	46d3      	mov	fp, sl
 800750a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800750e:	b298      	uxth	r0, r3
 8007510:	fb06 a000 	mla	r0, r6, r0, sl
 8007514:	0c02      	lsrs	r2, r0, #16
 8007516:	0c1b      	lsrs	r3, r3, #16
 8007518:	fb06 2303 	mla	r3, r6, r3, r2
 800751c:	f8de 2000 	ldr.w	r2, [lr]
 8007520:	b280      	uxth	r0, r0
 8007522:	b292      	uxth	r2, r2
 8007524:	1a12      	subs	r2, r2, r0
 8007526:	445a      	add	r2, fp
 8007528:	f8de 0000 	ldr.w	r0, [lr]
 800752c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007530:	b29b      	uxth	r3, r3
 8007532:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007536:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800753a:	b292      	uxth	r2, r2
 800753c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007540:	45e1      	cmp	r9, ip
 8007542:	f84e 2b04 	str.w	r2, [lr], #4
 8007546:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800754a:	d2de      	bcs.n	800750a <quorem+0x42>
 800754c:	9b00      	ldr	r3, [sp, #0]
 800754e:	58eb      	ldr	r3, [r5, r3]
 8007550:	b92b      	cbnz	r3, 800755e <quorem+0x96>
 8007552:	9b01      	ldr	r3, [sp, #4]
 8007554:	3b04      	subs	r3, #4
 8007556:	429d      	cmp	r5, r3
 8007558:	461a      	mov	r2, r3
 800755a:	d32f      	bcc.n	80075bc <quorem+0xf4>
 800755c:	613c      	str	r4, [r7, #16]
 800755e:	4638      	mov	r0, r7
 8007560:	f001 f9c6 	bl	80088f0 <__mcmp>
 8007564:	2800      	cmp	r0, #0
 8007566:	db25      	blt.n	80075b4 <quorem+0xec>
 8007568:	4629      	mov	r1, r5
 800756a:	2000      	movs	r0, #0
 800756c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007570:	f8d1 c000 	ldr.w	ip, [r1]
 8007574:	fa1f fe82 	uxth.w	lr, r2
 8007578:	fa1f f38c 	uxth.w	r3, ip
 800757c:	eba3 030e 	sub.w	r3, r3, lr
 8007580:	4403      	add	r3, r0
 8007582:	0c12      	lsrs	r2, r2, #16
 8007584:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007588:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800758c:	b29b      	uxth	r3, r3
 800758e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007592:	45c1      	cmp	r9, r8
 8007594:	f841 3b04 	str.w	r3, [r1], #4
 8007598:	ea4f 4022 	mov.w	r0, r2, asr #16
 800759c:	d2e6      	bcs.n	800756c <quorem+0xa4>
 800759e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80075a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80075a6:	b922      	cbnz	r2, 80075b2 <quorem+0xea>
 80075a8:	3b04      	subs	r3, #4
 80075aa:	429d      	cmp	r5, r3
 80075ac:	461a      	mov	r2, r3
 80075ae:	d30b      	bcc.n	80075c8 <quorem+0x100>
 80075b0:	613c      	str	r4, [r7, #16]
 80075b2:	3601      	adds	r6, #1
 80075b4:	4630      	mov	r0, r6
 80075b6:	b003      	add	sp, #12
 80075b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075bc:	6812      	ldr	r2, [r2, #0]
 80075be:	3b04      	subs	r3, #4
 80075c0:	2a00      	cmp	r2, #0
 80075c2:	d1cb      	bne.n	800755c <quorem+0x94>
 80075c4:	3c01      	subs	r4, #1
 80075c6:	e7c6      	b.n	8007556 <quorem+0x8e>
 80075c8:	6812      	ldr	r2, [r2, #0]
 80075ca:	3b04      	subs	r3, #4
 80075cc:	2a00      	cmp	r2, #0
 80075ce:	d1ef      	bne.n	80075b0 <quorem+0xe8>
 80075d0:	3c01      	subs	r4, #1
 80075d2:	e7ea      	b.n	80075aa <quorem+0xe2>
 80075d4:	2000      	movs	r0, #0
 80075d6:	e7ee      	b.n	80075b6 <quorem+0xee>

080075d8 <_dtoa_r>:
 80075d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075dc:	69c7      	ldr	r7, [r0, #28]
 80075de:	b097      	sub	sp, #92	@ 0x5c
 80075e0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80075e4:	ec55 4b10 	vmov	r4, r5, d0
 80075e8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80075ea:	9107      	str	r1, [sp, #28]
 80075ec:	4681      	mov	r9, r0
 80075ee:	920c      	str	r2, [sp, #48]	@ 0x30
 80075f0:	9311      	str	r3, [sp, #68]	@ 0x44
 80075f2:	b97f      	cbnz	r7, 8007614 <_dtoa_r+0x3c>
 80075f4:	2010      	movs	r0, #16
 80075f6:	f000 fe09 	bl	800820c <malloc>
 80075fa:	4602      	mov	r2, r0
 80075fc:	f8c9 001c 	str.w	r0, [r9, #28]
 8007600:	b920      	cbnz	r0, 800760c <_dtoa_r+0x34>
 8007602:	4ba9      	ldr	r3, [pc, #676]	@ (80078a8 <_dtoa_r+0x2d0>)
 8007604:	21ef      	movs	r1, #239	@ 0xef
 8007606:	48a9      	ldr	r0, [pc, #676]	@ (80078ac <_dtoa_r+0x2d4>)
 8007608:	f002 fe02 	bl	800a210 <__assert_func>
 800760c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007610:	6007      	str	r7, [r0, #0]
 8007612:	60c7      	str	r7, [r0, #12]
 8007614:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007618:	6819      	ldr	r1, [r3, #0]
 800761a:	b159      	cbz	r1, 8007634 <_dtoa_r+0x5c>
 800761c:	685a      	ldr	r2, [r3, #4]
 800761e:	604a      	str	r2, [r1, #4]
 8007620:	2301      	movs	r3, #1
 8007622:	4093      	lsls	r3, r2
 8007624:	608b      	str	r3, [r1, #8]
 8007626:	4648      	mov	r0, r9
 8007628:	f000 fee6 	bl	80083f8 <_Bfree>
 800762c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007630:	2200      	movs	r2, #0
 8007632:	601a      	str	r2, [r3, #0]
 8007634:	1e2b      	subs	r3, r5, #0
 8007636:	bfb9      	ittee	lt
 8007638:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800763c:	9305      	strlt	r3, [sp, #20]
 800763e:	2300      	movge	r3, #0
 8007640:	6033      	strge	r3, [r6, #0]
 8007642:	9f05      	ldr	r7, [sp, #20]
 8007644:	4b9a      	ldr	r3, [pc, #616]	@ (80078b0 <_dtoa_r+0x2d8>)
 8007646:	bfbc      	itt	lt
 8007648:	2201      	movlt	r2, #1
 800764a:	6032      	strlt	r2, [r6, #0]
 800764c:	43bb      	bics	r3, r7
 800764e:	d112      	bne.n	8007676 <_dtoa_r+0x9e>
 8007650:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007652:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007656:	6013      	str	r3, [r2, #0]
 8007658:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800765c:	4323      	orrs	r3, r4
 800765e:	f000 855a 	beq.w	8008116 <_dtoa_r+0xb3e>
 8007662:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007664:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80078c4 <_dtoa_r+0x2ec>
 8007668:	2b00      	cmp	r3, #0
 800766a:	f000 855c 	beq.w	8008126 <_dtoa_r+0xb4e>
 800766e:	f10a 0303 	add.w	r3, sl, #3
 8007672:	f000 bd56 	b.w	8008122 <_dtoa_r+0xb4a>
 8007676:	ed9d 7b04 	vldr	d7, [sp, #16]
 800767a:	2200      	movs	r2, #0
 800767c:	ec51 0b17 	vmov	r0, r1, d7
 8007680:	2300      	movs	r3, #0
 8007682:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007686:	f7f9 fa3f 	bl	8000b08 <__aeabi_dcmpeq>
 800768a:	4680      	mov	r8, r0
 800768c:	b158      	cbz	r0, 80076a6 <_dtoa_r+0xce>
 800768e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007690:	2301      	movs	r3, #1
 8007692:	6013      	str	r3, [r2, #0]
 8007694:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007696:	b113      	cbz	r3, 800769e <_dtoa_r+0xc6>
 8007698:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800769a:	4b86      	ldr	r3, [pc, #536]	@ (80078b4 <_dtoa_r+0x2dc>)
 800769c:	6013      	str	r3, [r2, #0]
 800769e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80078c8 <_dtoa_r+0x2f0>
 80076a2:	f000 bd40 	b.w	8008126 <_dtoa_r+0xb4e>
 80076a6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80076aa:	aa14      	add	r2, sp, #80	@ 0x50
 80076ac:	a915      	add	r1, sp, #84	@ 0x54
 80076ae:	4648      	mov	r0, r9
 80076b0:	f001 fa3e 	bl	8008b30 <__d2b>
 80076b4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80076b8:	9002      	str	r0, [sp, #8]
 80076ba:	2e00      	cmp	r6, #0
 80076bc:	d078      	beq.n	80077b0 <_dtoa_r+0x1d8>
 80076be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80076c0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80076c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80076c8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80076cc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80076d0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80076d4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80076d8:	4619      	mov	r1, r3
 80076da:	2200      	movs	r2, #0
 80076dc:	4b76      	ldr	r3, [pc, #472]	@ (80078b8 <_dtoa_r+0x2e0>)
 80076de:	f7f8 fdf3 	bl	80002c8 <__aeabi_dsub>
 80076e2:	a36b      	add	r3, pc, #428	@ (adr r3, 8007890 <_dtoa_r+0x2b8>)
 80076e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076e8:	f7f8 ffa6 	bl	8000638 <__aeabi_dmul>
 80076ec:	a36a      	add	r3, pc, #424	@ (adr r3, 8007898 <_dtoa_r+0x2c0>)
 80076ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076f2:	f7f8 fdeb 	bl	80002cc <__adddf3>
 80076f6:	4604      	mov	r4, r0
 80076f8:	4630      	mov	r0, r6
 80076fa:	460d      	mov	r5, r1
 80076fc:	f7f8 ff32 	bl	8000564 <__aeabi_i2d>
 8007700:	a367      	add	r3, pc, #412	@ (adr r3, 80078a0 <_dtoa_r+0x2c8>)
 8007702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007706:	f7f8 ff97 	bl	8000638 <__aeabi_dmul>
 800770a:	4602      	mov	r2, r0
 800770c:	460b      	mov	r3, r1
 800770e:	4620      	mov	r0, r4
 8007710:	4629      	mov	r1, r5
 8007712:	f7f8 fddb 	bl	80002cc <__adddf3>
 8007716:	4604      	mov	r4, r0
 8007718:	460d      	mov	r5, r1
 800771a:	f7f9 fa3d 	bl	8000b98 <__aeabi_d2iz>
 800771e:	2200      	movs	r2, #0
 8007720:	4607      	mov	r7, r0
 8007722:	2300      	movs	r3, #0
 8007724:	4620      	mov	r0, r4
 8007726:	4629      	mov	r1, r5
 8007728:	f7f9 f9f8 	bl	8000b1c <__aeabi_dcmplt>
 800772c:	b140      	cbz	r0, 8007740 <_dtoa_r+0x168>
 800772e:	4638      	mov	r0, r7
 8007730:	f7f8 ff18 	bl	8000564 <__aeabi_i2d>
 8007734:	4622      	mov	r2, r4
 8007736:	462b      	mov	r3, r5
 8007738:	f7f9 f9e6 	bl	8000b08 <__aeabi_dcmpeq>
 800773c:	b900      	cbnz	r0, 8007740 <_dtoa_r+0x168>
 800773e:	3f01      	subs	r7, #1
 8007740:	2f16      	cmp	r7, #22
 8007742:	d852      	bhi.n	80077ea <_dtoa_r+0x212>
 8007744:	4b5d      	ldr	r3, [pc, #372]	@ (80078bc <_dtoa_r+0x2e4>)
 8007746:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800774a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800774e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007752:	f7f9 f9e3 	bl	8000b1c <__aeabi_dcmplt>
 8007756:	2800      	cmp	r0, #0
 8007758:	d049      	beq.n	80077ee <_dtoa_r+0x216>
 800775a:	3f01      	subs	r7, #1
 800775c:	2300      	movs	r3, #0
 800775e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007760:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007762:	1b9b      	subs	r3, r3, r6
 8007764:	1e5a      	subs	r2, r3, #1
 8007766:	bf45      	ittet	mi
 8007768:	f1c3 0301 	rsbmi	r3, r3, #1
 800776c:	9300      	strmi	r3, [sp, #0]
 800776e:	2300      	movpl	r3, #0
 8007770:	2300      	movmi	r3, #0
 8007772:	9206      	str	r2, [sp, #24]
 8007774:	bf54      	ite	pl
 8007776:	9300      	strpl	r3, [sp, #0]
 8007778:	9306      	strmi	r3, [sp, #24]
 800777a:	2f00      	cmp	r7, #0
 800777c:	db39      	blt.n	80077f2 <_dtoa_r+0x21a>
 800777e:	9b06      	ldr	r3, [sp, #24]
 8007780:	970d      	str	r7, [sp, #52]	@ 0x34
 8007782:	443b      	add	r3, r7
 8007784:	9306      	str	r3, [sp, #24]
 8007786:	2300      	movs	r3, #0
 8007788:	9308      	str	r3, [sp, #32]
 800778a:	9b07      	ldr	r3, [sp, #28]
 800778c:	2b09      	cmp	r3, #9
 800778e:	d863      	bhi.n	8007858 <_dtoa_r+0x280>
 8007790:	2b05      	cmp	r3, #5
 8007792:	bfc4      	itt	gt
 8007794:	3b04      	subgt	r3, #4
 8007796:	9307      	strgt	r3, [sp, #28]
 8007798:	9b07      	ldr	r3, [sp, #28]
 800779a:	f1a3 0302 	sub.w	r3, r3, #2
 800779e:	bfcc      	ite	gt
 80077a0:	2400      	movgt	r4, #0
 80077a2:	2401      	movle	r4, #1
 80077a4:	2b03      	cmp	r3, #3
 80077a6:	d863      	bhi.n	8007870 <_dtoa_r+0x298>
 80077a8:	e8df f003 	tbb	[pc, r3]
 80077ac:	2b375452 	.word	0x2b375452
 80077b0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80077b4:	441e      	add	r6, r3
 80077b6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80077ba:	2b20      	cmp	r3, #32
 80077bc:	bfc1      	itttt	gt
 80077be:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80077c2:	409f      	lslgt	r7, r3
 80077c4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80077c8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80077cc:	bfd6      	itet	le
 80077ce:	f1c3 0320 	rsble	r3, r3, #32
 80077d2:	ea47 0003 	orrgt.w	r0, r7, r3
 80077d6:	fa04 f003 	lslle.w	r0, r4, r3
 80077da:	f7f8 feb3 	bl	8000544 <__aeabi_ui2d>
 80077de:	2201      	movs	r2, #1
 80077e0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80077e4:	3e01      	subs	r6, #1
 80077e6:	9212      	str	r2, [sp, #72]	@ 0x48
 80077e8:	e776      	b.n	80076d8 <_dtoa_r+0x100>
 80077ea:	2301      	movs	r3, #1
 80077ec:	e7b7      	b.n	800775e <_dtoa_r+0x186>
 80077ee:	9010      	str	r0, [sp, #64]	@ 0x40
 80077f0:	e7b6      	b.n	8007760 <_dtoa_r+0x188>
 80077f2:	9b00      	ldr	r3, [sp, #0]
 80077f4:	1bdb      	subs	r3, r3, r7
 80077f6:	9300      	str	r3, [sp, #0]
 80077f8:	427b      	negs	r3, r7
 80077fa:	9308      	str	r3, [sp, #32]
 80077fc:	2300      	movs	r3, #0
 80077fe:	930d      	str	r3, [sp, #52]	@ 0x34
 8007800:	e7c3      	b.n	800778a <_dtoa_r+0x1b2>
 8007802:	2301      	movs	r3, #1
 8007804:	9309      	str	r3, [sp, #36]	@ 0x24
 8007806:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007808:	eb07 0b03 	add.w	fp, r7, r3
 800780c:	f10b 0301 	add.w	r3, fp, #1
 8007810:	2b01      	cmp	r3, #1
 8007812:	9303      	str	r3, [sp, #12]
 8007814:	bfb8      	it	lt
 8007816:	2301      	movlt	r3, #1
 8007818:	e006      	b.n	8007828 <_dtoa_r+0x250>
 800781a:	2301      	movs	r3, #1
 800781c:	9309      	str	r3, [sp, #36]	@ 0x24
 800781e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007820:	2b00      	cmp	r3, #0
 8007822:	dd28      	ble.n	8007876 <_dtoa_r+0x29e>
 8007824:	469b      	mov	fp, r3
 8007826:	9303      	str	r3, [sp, #12]
 8007828:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800782c:	2100      	movs	r1, #0
 800782e:	2204      	movs	r2, #4
 8007830:	f102 0514 	add.w	r5, r2, #20
 8007834:	429d      	cmp	r5, r3
 8007836:	d926      	bls.n	8007886 <_dtoa_r+0x2ae>
 8007838:	6041      	str	r1, [r0, #4]
 800783a:	4648      	mov	r0, r9
 800783c:	f000 fd9c 	bl	8008378 <_Balloc>
 8007840:	4682      	mov	sl, r0
 8007842:	2800      	cmp	r0, #0
 8007844:	d142      	bne.n	80078cc <_dtoa_r+0x2f4>
 8007846:	4b1e      	ldr	r3, [pc, #120]	@ (80078c0 <_dtoa_r+0x2e8>)
 8007848:	4602      	mov	r2, r0
 800784a:	f240 11af 	movw	r1, #431	@ 0x1af
 800784e:	e6da      	b.n	8007606 <_dtoa_r+0x2e>
 8007850:	2300      	movs	r3, #0
 8007852:	e7e3      	b.n	800781c <_dtoa_r+0x244>
 8007854:	2300      	movs	r3, #0
 8007856:	e7d5      	b.n	8007804 <_dtoa_r+0x22c>
 8007858:	2401      	movs	r4, #1
 800785a:	2300      	movs	r3, #0
 800785c:	9307      	str	r3, [sp, #28]
 800785e:	9409      	str	r4, [sp, #36]	@ 0x24
 8007860:	f04f 3bff 	mov.w	fp, #4294967295
 8007864:	2200      	movs	r2, #0
 8007866:	f8cd b00c 	str.w	fp, [sp, #12]
 800786a:	2312      	movs	r3, #18
 800786c:	920c      	str	r2, [sp, #48]	@ 0x30
 800786e:	e7db      	b.n	8007828 <_dtoa_r+0x250>
 8007870:	2301      	movs	r3, #1
 8007872:	9309      	str	r3, [sp, #36]	@ 0x24
 8007874:	e7f4      	b.n	8007860 <_dtoa_r+0x288>
 8007876:	f04f 0b01 	mov.w	fp, #1
 800787a:	f8cd b00c 	str.w	fp, [sp, #12]
 800787e:	465b      	mov	r3, fp
 8007880:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007884:	e7d0      	b.n	8007828 <_dtoa_r+0x250>
 8007886:	3101      	adds	r1, #1
 8007888:	0052      	lsls	r2, r2, #1
 800788a:	e7d1      	b.n	8007830 <_dtoa_r+0x258>
 800788c:	f3af 8000 	nop.w
 8007890:	636f4361 	.word	0x636f4361
 8007894:	3fd287a7 	.word	0x3fd287a7
 8007898:	8b60c8b3 	.word	0x8b60c8b3
 800789c:	3fc68a28 	.word	0x3fc68a28
 80078a0:	509f79fb 	.word	0x509f79fb
 80078a4:	3fd34413 	.word	0x3fd34413
 80078a8:	0800ab36 	.word	0x0800ab36
 80078ac:	0800ab4d 	.word	0x0800ab4d
 80078b0:	7ff00000 	.word	0x7ff00000
 80078b4:	0800ab01 	.word	0x0800ab01
 80078b8:	3ff80000 	.word	0x3ff80000
 80078bc:	0800ad00 	.word	0x0800ad00
 80078c0:	0800aba5 	.word	0x0800aba5
 80078c4:	0800ab32 	.word	0x0800ab32
 80078c8:	0800ab00 	.word	0x0800ab00
 80078cc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80078d0:	6018      	str	r0, [r3, #0]
 80078d2:	9b03      	ldr	r3, [sp, #12]
 80078d4:	2b0e      	cmp	r3, #14
 80078d6:	f200 80a1 	bhi.w	8007a1c <_dtoa_r+0x444>
 80078da:	2c00      	cmp	r4, #0
 80078dc:	f000 809e 	beq.w	8007a1c <_dtoa_r+0x444>
 80078e0:	2f00      	cmp	r7, #0
 80078e2:	dd33      	ble.n	800794c <_dtoa_r+0x374>
 80078e4:	4b9c      	ldr	r3, [pc, #624]	@ (8007b58 <_dtoa_r+0x580>)
 80078e6:	f007 020f 	and.w	r2, r7, #15
 80078ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80078ee:	ed93 7b00 	vldr	d7, [r3]
 80078f2:	05f8      	lsls	r0, r7, #23
 80078f4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80078f8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80078fc:	d516      	bpl.n	800792c <_dtoa_r+0x354>
 80078fe:	4b97      	ldr	r3, [pc, #604]	@ (8007b5c <_dtoa_r+0x584>)
 8007900:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007904:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007908:	f7f8 ffc0 	bl	800088c <__aeabi_ddiv>
 800790c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007910:	f004 040f 	and.w	r4, r4, #15
 8007914:	2603      	movs	r6, #3
 8007916:	4d91      	ldr	r5, [pc, #580]	@ (8007b5c <_dtoa_r+0x584>)
 8007918:	b954      	cbnz	r4, 8007930 <_dtoa_r+0x358>
 800791a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800791e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007922:	f7f8 ffb3 	bl	800088c <__aeabi_ddiv>
 8007926:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800792a:	e028      	b.n	800797e <_dtoa_r+0x3a6>
 800792c:	2602      	movs	r6, #2
 800792e:	e7f2      	b.n	8007916 <_dtoa_r+0x33e>
 8007930:	07e1      	lsls	r1, r4, #31
 8007932:	d508      	bpl.n	8007946 <_dtoa_r+0x36e>
 8007934:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007938:	e9d5 2300 	ldrd	r2, r3, [r5]
 800793c:	f7f8 fe7c 	bl	8000638 <__aeabi_dmul>
 8007940:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007944:	3601      	adds	r6, #1
 8007946:	1064      	asrs	r4, r4, #1
 8007948:	3508      	adds	r5, #8
 800794a:	e7e5      	b.n	8007918 <_dtoa_r+0x340>
 800794c:	f000 80af 	beq.w	8007aae <_dtoa_r+0x4d6>
 8007950:	427c      	negs	r4, r7
 8007952:	4b81      	ldr	r3, [pc, #516]	@ (8007b58 <_dtoa_r+0x580>)
 8007954:	4d81      	ldr	r5, [pc, #516]	@ (8007b5c <_dtoa_r+0x584>)
 8007956:	f004 020f 	and.w	r2, r4, #15
 800795a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800795e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007962:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007966:	f7f8 fe67 	bl	8000638 <__aeabi_dmul>
 800796a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800796e:	1124      	asrs	r4, r4, #4
 8007970:	2300      	movs	r3, #0
 8007972:	2602      	movs	r6, #2
 8007974:	2c00      	cmp	r4, #0
 8007976:	f040 808f 	bne.w	8007a98 <_dtoa_r+0x4c0>
 800797a:	2b00      	cmp	r3, #0
 800797c:	d1d3      	bne.n	8007926 <_dtoa_r+0x34e>
 800797e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007980:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007984:	2b00      	cmp	r3, #0
 8007986:	f000 8094 	beq.w	8007ab2 <_dtoa_r+0x4da>
 800798a:	4b75      	ldr	r3, [pc, #468]	@ (8007b60 <_dtoa_r+0x588>)
 800798c:	2200      	movs	r2, #0
 800798e:	4620      	mov	r0, r4
 8007990:	4629      	mov	r1, r5
 8007992:	f7f9 f8c3 	bl	8000b1c <__aeabi_dcmplt>
 8007996:	2800      	cmp	r0, #0
 8007998:	f000 808b 	beq.w	8007ab2 <_dtoa_r+0x4da>
 800799c:	9b03      	ldr	r3, [sp, #12]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	f000 8087 	beq.w	8007ab2 <_dtoa_r+0x4da>
 80079a4:	f1bb 0f00 	cmp.w	fp, #0
 80079a8:	dd34      	ble.n	8007a14 <_dtoa_r+0x43c>
 80079aa:	4620      	mov	r0, r4
 80079ac:	4b6d      	ldr	r3, [pc, #436]	@ (8007b64 <_dtoa_r+0x58c>)
 80079ae:	2200      	movs	r2, #0
 80079b0:	4629      	mov	r1, r5
 80079b2:	f7f8 fe41 	bl	8000638 <__aeabi_dmul>
 80079b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80079ba:	f107 38ff 	add.w	r8, r7, #4294967295
 80079be:	3601      	adds	r6, #1
 80079c0:	465c      	mov	r4, fp
 80079c2:	4630      	mov	r0, r6
 80079c4:	f7f8 fdce 	bl	8000564 <__aeabi_i2d>
 80079c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079cc:	f7f8 fe34 	bl	8000638 <__aeabi_dmul>
 80079d0:	4b65      	ldr	r3, [pc, #404]	@ (8007b68 <_dtoa_r+0x590>)
 80079d2:	2200      	movs	r2, #0
 80079d4:	f7f8 fc7a 	bl	80002cc <__adddf3>
 80079d8:	4605      	mov	r5, r0
 80079da:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80079de:	2c00      	cmp	r4, #0
 80079e0:	d16a      	bne.n	8007ab8 <_dtoa_r+0x4e0>
 80079e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80079e6:	4b61      	ldr	r3, [pc, #388]	@ (8007b6c <_dtoa_r+0x594>)
 80079e8:	2200      	movs	r2, #0
 80079ea:	f7f8 fc6d 	bl	80002c8 <__aeabi_dsub>
 80079ee:	4602      	mov	r2, r0
 80079f0:	460b      	mov	r3, r1
 80079f2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80079f6:	462a      	mov	r2, r5
 80079f8:	4633      	mov	r3, r6
 80079fa:	f7f9 f8ad 	bl	8000b58 <__aeabi_dcmpgt>
 80079fe:	2800      	cmp	r0, #0
 8007a00:	f040 8298 	bne.w	8007f34 <_dtoa_r+0x95c>
 8007a04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a08:	462a      	mov	r2, r5
 8007a0a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007a0e:	f7f9 f885 	bl	8000b1c <__aeabi_dcmplt>
 8007a12:	bb38      	cbnz	r0, 8007a64 <_dtoa_r+0x48c>
 8007a14:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007a18:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007a1c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	f2c0 8157 	blt.w	8007cd2 <_dtoa_r+0x6fa>
 8007a24:	2f0e      	cmp	r7, #14
 8007a26:	f300 8154 	bgt.w	8007cd2 <_dtoa_r+0x6fa>
 8007a2a:	4b4b      	ldr	r3, [pc, #300]	@ (8007b58 <_dtoa_r+0x580>)
 8007a2c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007a30:	ed93 7b00 	vldr	d7, [r3]
 8007a34:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	ed8d 7b00 	vstr	d7, [sp]
 8007a3c:	f280 80e5 	bge.w	8007c0a <_dtoa_r+0x632>
 8007a40:	9b03      	ldr	r3, [sp, #12]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	f300 80e1 	bgt.w	8007c0a <_dtoa_r+0x632>
 8007a48:	d10c      	bne.n	8007a64 <_dtoa_r+0x48c>
 8007a4a:	4b48      	ldr	r3, [pc, #288]	@ (8007b6c <_dtoa_r+0x594>)
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	ec51 0b17 	vmov	r0, r1, d7
 8007a52:	f7f8 fdf1 	bl	8000638 <__aeabi_dmul>
 8007a56:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a5a:	f7f9 f873 	bl	8000b44 <__aeabi_dcmpge>
 8007a5e:	2800      	cmp	r0, #0
 8007a60:	f000 8266 	beq.w	8007f30 <_dtoa_r+0x958>
 8007a64:	2400      	movs	r4, #0
 8007a66:	4625      	mov	r5, r4
 8007a68:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007a6a:	4656      	mov	r6, sl
 8007a6c:	ea6f 0803 	mvn.w	r8, r3
 8007a70:	2700      	movs	r7, #0
 8007a72:	4621      	mov	r1, r4
 8007a74:	4648      	mov	r0, r9
 8007a76:	f000 fcbf 	bl	80083f8 <_Bfree>
 8007a7a:	2d00      	cmp	r5, #0
 8007a7c:	f000 80bd 	beq.w	8007bfa <_dtoa_r+0x622>
 8007a80:	b12f      	cbz	r7, 8007a8e <_dtoa_r+0x4b6>
 8007a82:	42af      	cmp	r7, r5
 8007a84:	d003      	beq.n	8007a8e <_dtoa_r+0x4b6>
 8007a86:	4639      	mov	r1, r7
 8007a88:	4648      	mov	r0, r9
 8007a8a:	f000 fcb5 	bl	80083f8 <_Bfree>
 8007a8e:	4629      	mov	r1, r5
 8007a90:	4648      	mov	r0, r9
 8007a92:	f000 fcb1 	bl	80083f8 <_Bfree>
 8007a96:	e0b0      	b.n	8007bfa <_dtoa_r+0x622>
 8007a98:	07e2      	lsls	r2, r4, #31
 8007a9a:	d505      	bpl.n	8007aa8 <_dtoa_r+0x4d0>
 8007a9c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007aa0:	f7f8 fdca 	bl	8000638 <__aeabi_dmul>
 8007aa4:	3601      	adds	r6, #1
 8007aa6:	2301      	movs	r3, #1
 8007aa8:	1064      	asrs	r4, r4, #1
 8007aaa:	3508      	adds	r5, #8
 8007aac:	e762      	b.n	8007974 <_dtoa_r+0x39c>
 8007aae:	2602      	movs	r6, #2
 8007ab0:	e765      	b.n	800797e <_dtoa_r+0x3a6>
 8007ab2:	9c03      	ldr	r4, [sp, #12]
 8007ab4:	46b8      	mov	r8, r7
 8007ab6:	e784      	b.n	80079c2 <_dtoa_r+0x3ea>
 8007ab8:	4b27      	ldr	r3, [pc, #156]	@ (8007b58 <_dtoa_r+0x580>)
 8007aba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007abc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007ac0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007ac4:	4454      	add	r4, sl
 8007ac6:	2900      	cmp	r1, #0
 8007ac8:	d054      	beq.n	8007b74 <_dtoa_r+0x59c>
 8007aca:	4929      	ldr	r1, [pc, #164]	@ (8007b70 <_dtoa_r+0x598>)
 8007acc:	2000      	movs	r0, #0
 8007ace:	f7f8 fedd 	bl	800088c <__aeabi_ddiv>
 8007ad2:	4633      	mov	r3, r6
 8007ad4:	462a      	mov	r2, r5
 8007ad6:	f7f8 fbf7 	bl	80002c8 <__aeabi_dsub>
 8007ada:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007ade:	4656      	mov	r6, sl
 8007ae0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ae4:	f7f9 f858 	bl	8000b98 <__aeabi_d2iz>
 8007ae8:	4605      	mov	r5, r0
 8007aea:	f7f8 fd3b 	bl	8000564 <__aeabi_i2d>
 8007aee:	4602      	mov	r2, r0
 8007af0:	460b      	mov	r3, r1
 8007af2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007af6:	f7f8 fbe7 	bl	80002c8 <__aeabi_dsub>
 8007afa:	3530      	adds	r5, #48	@ 0x30
 8007afc:	4602      	mov	r2, r0
 8007afe:	460b      	mov	r3, r1
 8007b00:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007b04:	f806 5b01 	strb.w	r5, [r6], #1
 8007b08:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007b0c:	f7f9 f806 	bl	8000b1c <__aeabi_dcmplt>
 8007b10:	2800      	cmp	r0, #0
 8007b12:	d172      	bne.n	8007bfa <_dtoa_r+0x622>
 8007b14:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b18:	4911      	ldr	r1, [pc, #68]	@ (8007b60 <_dtoa_r+0x588>)
 8007b1a:	2000      	movs	r0, #0
 8007b1c:	f7f8 fbd4 	bl	80002c8 <__aeabi_dsub>
 8007b20:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007b24:	f7f8 fffa 	bl	8000b1c <__aeabi_dcmplt>
 8007b28:	2800      	cmp	r0, #0
 8007b2a:	f040 80b4 	bne.w	8007c96 <_dtoa_r+0x6be>
 8007b2e:	42a6      	cmp	r6, r4
 8007b30:	f43f af70 	beq.w	8007a14 <_dtoa_r+0x43c>
 8007b34:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007b38:	4b0a      	ldr	r3, [pc, #40]	@ (8007b64 <_dtoa_r+0x58c>)
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	f7f8 fd7c 	bl	8000638 <__aeabi_dmul>
 8007b40:	4b08      	ldr	r3, [pc, #32]	@ (8007b64 <_dtoa_r+0x58c>)
 8007b42:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007b46:	2200      	movs	r2, #0
 8007b48:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b4c:	f7f8 fd74 	bl	8000638 <__aeabi_dmul>
 8007b50:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007b54:	e7c4      	b.n	8007ae0 <_dtoa_r+0x508>
 8007b56:	bf00      	nop
 8007b58:	0800ad00 	.word	0x0800ad00
 8007b5c:	0800acd8 	.word	0x0800acd8
 8007b60:	3ff00000 	.word	0x3ff00000
 8007b64:	40240000 	.word	0x40240000
 8007b68:	401c0000 	.word	0x401c0000
 8007b6c:	40140000 	.word	0x40140000
 8007b70:	3fe00000 	.word	0x3fe00000
 8007b74:	4631      	mov	r1, r6
 8007b76:	4628      	mov	r0, r5
 8007b78:	f7f8 fd5e 	bl	8000638 <__aeabi_dmul>
 8007b7c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007b80:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007b82:	4656      	mov	r6, sl
 8007b84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b88:	f7f9 f806 	bl	8000b98 <__aeabi_d2iz>
 8007b8c:	4605      	mov	r5, r0
 8007b8e:	f7f8 fce9 	bl	8000564 <__aeabi_i2d>
 8007b92:	4602      	mov	r2, r0
 8007b94:	460b      	mov	r3, r1
 8007b96:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b9a:	f7f8 fb95 	bl	80002c8 <__aeabi_dsub>
 8007b9e:	3530      	adds	r5, #48	@ 0x30
 8007ba0:	f806 5b01 	strb.w	r5, [r6], #1
 8007ba4:	4602      	mov	r2, r0
 8007ba6:	460b      	mov	r3, r1
 8007ba8:	42a6      	cmp	r6, r4
 8007baa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007bae:	f04f 0200 	mov.w	r2, #0
 8007bb2:	d124      	bne.n	8007bfe <_dtoa_r+0x626>
 8007bb4:	4baf      	ldr	r3, [pc, #700]	@ (8007e74 <_dtoa_r+0x89c>)
 8007bb6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007bba:	f7f8 fb87 	bl	80002cc <__adddf3>
 8007bbe:	4602      	mov	r2, r0
 8007bc0:	460b      	mov	r3, r1
 8007bc2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007bc6:	f7f8 ffc7 	bl	8000b58 <__aeabi_dcmpgt>
 8007bca:	2800      	cmp	r0, #0
 8007bcc:	d163      	bne.n	8007c96 <_dtoa_r+0x6be>
 8007bce:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007bd2:	49a8      	ldr	r1, [pc, #672]	@ (8007e74 <_dtoa_r+0x89c>)
 8007bd4:	2000      	movs	r0, #0
 8007bd6:	f7f8 fb77 	bl	80002c8 <__aeabi_dsub>
 8007bda:	4602      	mov	r2, r0
 8007bdc:	460b      	mov	r3, r1
 8007bde:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007be2:	f7f8 ff9b 	bl	8000b1c <__aeabi_dcmplt>
 8007be6:	2800      	cmp	r0, #0
 8007be8:	f43f af14 	beq.w	8007a14 <_dtoa_r+0x43c>
 8007bec:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007bee:	1e73      	subs	r3, r6, #1
 8007bf0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007bf2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007bf6:	2b30      	cmp	r3, #48	@ 0x30
 8007bf8:	d0f8      	beq.n	8007bec <_dtoa_r+0x614>
 8007bfa:	4647      	mov	r7, r8
 8007bfc:	e03b      	b.n	8007c76 <_dtoa_r+0x69e>
 8007bfe:	4b9e      	ldr	r3, [pc, #632]	@ (8007e78 <_dtoa_r+0x8a0>)
 8007c00:	f7f8 fd1a 	bl	8000638 <__aeabi_dmul>
 8007c04:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007c08:	e7bc      	b.n	8007b84 <_dtoa_r+0x5ac>
 8007c0a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007c0e:	4656      	mov	r6, sl
 8007c10:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007c14:	4620      	mov	r0, r4
 8007c16:	4629      	mov	r1, r5
 8007c18:	f7f8 fe38 	bl	800088c <__aeabi_ddiv>
 8007c1c:	f7f8 ffbc 	bl	8000b98 <__aeabi_d2iz>
 8007c20:	4680      	mov	r8, r0
 8007c22:	f7f8 fc9f 	bl	8000564 <__aeabi_i2d>
 8007c26:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007c2a:	f7f8 fd05 	bl	8000638 <__aeabi_dmul>
 8007c2e:	4602      	mov	r2, r0
 8007c30:	460b      	mov	r3, r1
 8007c32:	4620      	mov	r0, r4
 8007c34:	4629      	mov	r1, r5
 8007c36:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007c3a:	f7f8 fb45 	bl	80002c8 <__aeabi_dsub>
 8007c3e:	f806 4b01 	strb.w	r4, [r6], #1
 8007c42:	9d03      	ldr	r5, [sp, #12]
 8007c44:	eba6 040a 	sub.w	r4, r6, sl
 8007c48:	42a5      	cmp	r5, r4
 8007c4a:	4602      	mov	r2, r0
 8007c4c:	460b      	mov	r3, r1
 8007c4e:	d133      	bne.n	8007cb8 <_dtoa_r+0x6e0>
 8007c50:	f7f8 fb3c 	bl	80002cc <__adddf3>
 8007c54:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007c58:	4604      	mov	r4, r0
 8007c5a:	460d      	mov	r5, r1
 8007c5c:	f7f8 ff7c 	bl	8000b58 <__aeabi_dcmpgt>
 8007c60:	b9c0      	cbnz	r0, 8007c94 <_dtoa_r+0x6bc>
 8007c62:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007c66:	4620      	mov	r0, r4
 8007c68:	4629      	mov	r1, r5
 8007c6a:	f7f8 ff4d 	bl	8000b08 <__aeabi_dcmpeq>
 8007c6e:	b110      	cbz	r0, 8007c76 <_dtoa_r+0x69e>
 8007c70:	f018 0f01 	tst.w	r8, #1
 8007c74:	d10e      	bne.n	8007c94 <_dtoa_r+0x6bc>
 8007c76:	9902      	ldr	r1, [sp, #8]
 8007c78:	4648      	mov	r0, r9
 8007c7a:	f000 fbbd 	bl	80083f8 <_Bfree>
 8007c7e:	2300      	movs	r3, #0
 8007c80:	7033      	strb	r3, [r6, #0]
 8007c82:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007c84:	3701      	adds	r7, #1
 8007c86:	601f      	str	r7, [r3, #0]
 8007c88:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	f000 824b 	beq.w	8008126 <_dtoa_r+0xb4e>
 8007c90:	601e      	str	r6, [r3, #0]
 8007c92:	e248      	b.n	8008126 <_dtoa_r+0xb4e>
 8007c94:	46b8      	mov	r8, r7
 8007c96:	4633      	mov	r3, r6
 8007c98:	461e      	mov	r6, r3
 8007c9a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007c9e:	2a39      	cmp	r2, #57	@ 0x39
 8007ca0:	d106      	bne.n	8007cb0 <_dtoa_r+0x6d8>
 8007ca2:	459a      	cmp	sl, r3
 8007ca4:	d1f8      	bne.n	8007c98 <_dtoa_r+0x6c0>
 8007ca6:	2230      	movs	r2, #48	@ 0x30
 8007ca8:	f108 0801 	add.w	r8, r8, #1
 8007cac:	f88a 2000 	strb.w	r2, [sl]
 8007cb0:	781a      	ldrb	r2, [r3, #0]
 8007cb2:	3201      	adds	r2, #1
 8007cb4:	701a      	strb	r2, [r3, #0]
 8007cb6:	e7a0      	b.n	8007bfa <_dtoa_r+0x622>
 8007cb8:	4b6f      	ldr	r3, [pc, #444]	@ (8007e78 <_dtoa_r+0x8a0>)
 8007cba:	2200      	movs	r2, #0
 8007cbc:	f7f8 fcbc 	bl	8000638 <__aeabi_dmul>
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	4604      	mov	r4, r0
 8007cc6:	460d      	mov	r5, r1
 8007cc8:	f7f8 ff1e 	bl	8000b08 <__aeabi_dcmpeq>
 8007ccc:	2800      	cmp	r0, #0
 8007cce:	d09f      	beq.n	8007c10 <_dtoa_r+0x638>
 8007cd0:	e7d1      	b.n	8007c76 <_dtoa_r+0x69e>
 8007cd2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007cd4:	2a00      	cmp	r2, #0
 8007cd6:	f000 80ea 	beq.w	8007eae <_dtoa_r+0x8d6>
 8007cda:	9a07      	ldr	r2, [sp, #28]
 8007cdc:	2a01      	cmp	r2, #1
 8007cde:	f300 80cd 	bgt.w	8007e7c <_dtoa_r+0x8a4>
 8007ce2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007ce4:	2a00      	cmp	r2, #0
 8007ce6:	f000 80c1 	beq.w	8007e6c <_dtoa_r+0x894>
 8007cea:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007cee:	9c08      	ldr	r4, [sp, #32]
 8007cf0:	9e00      	ldr	r6, [sp, #0]
 8007cf2:	9a00      	ldr	r2, [sp, #0]
 8007cf4:	441a      	add	r2, r3
 8007cf6:	9200      	str	r2, [sp, #0]
 8007cf8:	9a06      	ldr	r2, [sp, #24]
 8007cfa:	2101      	movs	r1, #1
 8007cfc:	441a      	add	r2, r3
 8007cfe:	4648      	mov	r0, r9
 8007d00:	9206      	str	r2, [sp, #24]
 8007d02:	f000 fc77 	bl	80085f4 <__i2b>
 8007d06:	4605      	mov	r5, r0
 8007d08:	b166      	cbz	r6, 8007d24 <_dtoa_r+0x74c>
 8007d0a:	9b06      	ldr	r3, [sp, #24]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	dd09      	ble.n	8007d24 <_dtoa_r+0x74c>
 8007d10:	42b3      	cmp	r3, r6
 8007d12:	9a00      	ldr	r2, [sp, #0]
 8007d14:	bfa8      	it	ge
 8007d16:	4633      	movge	r3, r6
 8007d18:	1ad2      	subs	r2, r2, r3
 8007d1a:	9200      	str	r2, [sp, #0]
 8007d1c:	9a06      	ldr	r2, [sp, #24]
 8007d1e:	1af6      	subs	r6, r6, r3
 8007d20:	1ad3      	subs	r3, r2, r3
 8007d22:	9306      	str	r3, [sp, #24]
 8007d24:	9b08      	ldr	r3, [sp, #32]
 8007d26:	b30b      	cbz	r3, 8007d6c <_dtoa_r+0x794>
 8007d28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	f000 80c6 	beq.w	8007ebc <_dtoa_r+0x8e4>
 8007d30:	2c00      	cmp	r4, #0
 8007d32:	f000 80c0 	beq.w	8007eb6 <_dtoa_r+0x8de>
 8007d36:	4629      	mov	r1, r5
 8007d38:	4622      	mov	r2, r4
 8007d3a:	4648      	mov	r0, r9
 8007d3c:	f000 fd12 	bl	8008764 <__pow5mult>
 8007d40:	9a02      	ldr	r2, [sp, #8]
 8007d42:	4601      	mov	r1, r0
 8007d44:	4605      	mov	r5, r0
 8007d46:	4648      	mov	r0, r9
 8007d48:	f000 fc6a 	bl	8008620 <__multiply>
 8007d4c:	9902      	ldr	r1, [sp, #8]
 8007d4e:	4680      	mov	r8, r0
 8007d50:	4648      	mov	r0, r9
 8007d52:	f000 fb51 	bl	80083f8 <_Bfree>
 8007d56:	9b08      	ldr	r3, [sp, #32]
 8007d58:	1b1b      	subs	r3, r3, r4
 8007d5a:	9308      	str	r3, [sp, #32]
 8007d5c:	f000 80b1 	beq.w	8007ec2 <_dtoa_r+0x8ea>
 8007d60:	9a08      	ldr	r2, [sp, #32]
 8007d62:	4641      	mov	r1, r8
 8007d64:	4648      	mov	r0, r9
 8007d66:	f000 fcfd 	bl	8008764 <__pow5mult>
 8007d6a:	9002      	str	r0, [sp, #8]
 8007d6c:	2101      	movs	r1, #1
 8007d6e:	4648      	mov	r0, r9
 8007d70:	f000 fc40 	bl	80085f4 <__i2b>
 8007d74:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007d76:	4604      	mov	r4, r0
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	f000 81d8 	beq.w	800812e <_dtoa_r+0xb56>
 8007d7e:	461a      	mov	r2, r3
 8007d80:	4601      	mov	r1, r0
 8007d82:	4648      	mov	r0, r9
 8007d84:	f000 fcee 	bl	8008764 <__pow5mult>
 8007d88:	9b07      	ldr	r3, [sp, #28]
 8007d8a:	2b01      	cmp	r3, #1
 8007d8c:	4604      	mov	r4, r0
 8007d8e:	f300 809f 	bgt.w	8007ed0 <_dtoa_r+0x8f8>
 8007d92:	9b04      	ldr	r3, [sp, #16]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	f040 8097 	bne.w	8007ec8 <_dtoa_r+0x8f0>
 8007d9a:	9b05      	ldr	r3, [sp, #20]
 8007d9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	f040 8093 	bne.w	8007ecc <_dtoa_r+0x8f4>
 8007da6:	9b05      	ldr	r3, [sp, #20]
 8007da8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007dac:	0d1b      	lsrs	r3, r3, #20
 8007dae:	051b      	lsls	r3, r3, #20
 8007db0:	b133      	cbz	r3, 8007dc0 <_dtoa_r+0x7e8>
 8007db2:	9b00      	ldr	r3, [sp, #0]
 8007db4:	3301      	adds	r3, #1
 8007db6:	9300      	str	r3, [sp, #0]
 8007db8:	9b06      	ldr	r3, [sp, #24]
 8007dba:	3301      	adds	r3, #1
 8007dbc:	9306      	str	r3, [sp, #24]
 8007dbe:	2301      	movs	r3, #1
 8007dc0:	9308      	str	r3, [sp, #32]
 8007dc2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	f000 81b8 	beq.w	800813a <_dtoa_r+0xb62>
 8007dca:	6923      	ldr	r3, [r4, #16]
 8007dcc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007dd0:	6918      	ldr	r0, [r3, #16]
 8007dd2:	f000 fbc3 	bl	800855c <__hi0bits>
 8007dd6:	f1c0 0020 	rsb	r0, r0, #32
 8007dda:	9b06      	ldr	r3, [sp, #24]
 8007ddc:	4418      	add	r0, r3
 8007dde:	f010 001f 	ands.w	r0, r0, #31
 8007de2:	f000 8082 	beq.w	8007eea <_dtoa_r+0x912>
 8007de6:	f1c0 0320 	rsb	r3, r0, #32
 8007dea:	2b04      	cmp	r3, #4
 8007dec:	dd73      	ble.n	8007ed6 <_dtoa_r+0x8fe>
 8007dee:	9b00      	ldr	r3, [sp, #0]
 8007df0:	f1c0 001c 	rsb	r0, r0, #28
 8007df4:	4403      	add	r3, r0
 8007df6:	9300      	str	r3, [sp, #0]
 8007df8:	9b06      	ldr	r3, [sp, #24]
 8007dfa:	4403      	add	r3, r0
 8007dfc:	4406      	add	r6, r0
 8007dfe:	9306      	str	r3, [sp, #24]
 8007e00:	9b00      	ldr	r3, [sp, #0]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	dd05      	ble.n	8007e12 <_dtoa_r+0x83a>
 8007e06:	9902      	ldr	r1, [sp, #8]
 8007e08:	461a      	mov	r2, r3
 8007e0a:	4648      	mov	r0, r9
 8007e0c:	f000 fd04 	bl	8008818 <__lshift>
 8007e10:	9002      	str	r0, [sp, #8]
 8007e12:	9b06      	ldr	r3, [sp, #24]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	dd05      	ble.n	8007e24 <_dtoa_r+0x84c>
 8007e18:	4621      	mov	r1, r4
 8007e1a:	461a      	mov	r2, r3
 8007e1c:	4648      	mov	r0, r9
 8007e1e:	f000 fcfb 	bl	8008818 <__lshift>
 8007e22:	4604      	mov	r4, r0
 8007e24:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d061      	beq.n	8007eee <_dtoa_r+0x916>
 8007e2a:	9802      	ldr	r0, [sp, #8]
 8007e2c:	4621      	mov	r1, r4
 8007e2e:	f000 fd5f 	bl	80088f0 <__mcmp>
 8007e32:	2800      	cmp	r0, #0
 8007e34:	da5b      	bge.n	8007eee <_dtoa_r+0x916>
 8007e36:	2300      	movs	r3, #0
 8007e38:	9902      	ldr	r1, [sp, #8]
 8007e3a:	220a      	movs	r2, #10
 8007e3c:	4648      	mov	r0, r9
 8007e3e:	f000 fafd 	bl	800843c <__multadd>
 8007e42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e44:	9002      	str	r0, [sp, #8]
 8007e46:	f107 38ff 	add.w	r8, r7, #4294967295
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	f000 8177 	beq.w	800813e <_dtoa_r+0xb66>
 8007e50:	4629      	mov	r1, r5
 8007e52:	2300      	movs	r3, #0
 8007e54:	220a      	movs	r2, #10
 8007e56:	4648      	mov	r0, r9
 8007e58:	f000 faf0 	bl	800843c <__multadd>
 8007e5c:	f1bb 0f00 	cmp.w	fp, #0
 8007e60:	4605      	mov	r5, r0
 8007e62:	dc6f      	bgt.n	8007f44 <_dtoa_r+0x96c>
 8007e64:	9b07      	ldr	r3, [sp, #28]
 8007e66:	2b02      	cmp	r3, #2
 8007e68:	dc49      	bgt.n	8007efe <_dtoa_r+0x926>
 8007e6a:	e06b      	b.n	8007f44 <_dtoa_r+0x96c>
 8007e6c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007e6e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007e72:	e73c      	b.n	8007cee <_dtoa_r+0x716>
 8007e74:	3fe00000 	.word	0x3fe00000
 8007e78:	40240000 	.word	0x40240000
 8007e7c:	9b03      	ldr	r3, [sp, #12]
 8007e7e:	1e5c      	subs	r4, r3, #1
 8007e80:	9b08      	ldr	r3, [sp, #32]
 8007e82:	42a3      	cmp	r3, r4
 8007e84:	db09      	blt.n	8007e9a <_dtoa_r+0x8c2>
 8007e86:	1b1c      	subs	r4, r3, r4
 8007e88:	9b03      	ldr	r3, [sp, #12]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	f6bf af30 	bge.w	8007cf0 <_dtoa_r+0x718>
 8007e90:	9b00      	ldr	r3, [sp, #0]
 8007e92:	9a03      	ldr	r2, [sp, #12]
 8007e94:	1a9e      	subs	r6, r3, r2
 8007e96:	2300      	movs	r3, #0
 8007e98:	e72b      	b.n	8007cf2 <_dtoa_r+0x71a>
 8007e9a:	9b08      	ldr	r3, [sp, #32]
 8007e9c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007e9e:	9408      	str	r4, [sp, #32]
 8007ea0:	1ae3      	subs	r3, r4, r3
 8007ea2:	441a      	add	r2, r3
 8007ea4:	9e00      	ldr	r6, [sp, #0]
 8007ea6:	9b03      	ldr	r3, [sp, #12]
 8007ea8:	920d      	str	r2, [sp, #52]	@ 0x34
 8007eaa:	2400      	movs	r4, #0
 8007eac:	e721      	b.n	8007cf2 <_dtoa_r+0x71a>
 8007eae:	9c08      	ldr	r4, [sp, #32]
 8007eb0:	9e00      	ldr	r6, [sp, #0]
 8007eb2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007eb4:	e728      	b.n	8007d08 <_dtoa_r+0x730>
 8007eb6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007eba:	e751      	b.n	8007d60 <_dtoa_r+0x788>
 8007ebc:	9a08      	ldr	r2, [sp, #32]
 8007ebe:	9902      	ldr	r1, [sp, #8]
 8007ec0:	e750      	b.n	8007d64 <_dtoa_r+0x78c>
 8007ec2:	f8cd 8008 	str.w	r8, [sp, #8]
 8007ec6:	e751      	b.n	8007d6c <_dtoa_r+0x794>
 8007ec8:	2300      	movs	r3, #0
 8007eca:	e779      	b.n	8007dc0 <_dtoa_r+0x7e8>
 8007ecc:	9b04      	ldr	r3, [sp, #16]
 8007ece:	e777      	b.n	8007dc0 <_dtoa_r+0x7e8>
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	9308      	str	r3, [sp, #32]
 8007ed4:	e779      	b.n	8007dca <_dtoa_r+0x7f2>
 8007ed6:	d093      	beq.n	8007e00 <_dtoa_r+0x828>
 8007ed8:	9a00      	ldr	r2, [sp, #0]
 8007eda:	331c      	adds	r3, #28
 8007edc:	441a      	add	r2, r3
 8007ede:	9200      	str	r2, [sp, #0]
 8007ee0:	9a06      	ldr	r2, [sp, #24]
 8007ee2:	441a      	add	r2, r3
 8007ee4:	441e      	add	r6, r3
 8007ee6:	9206      	str	r2, [sp, #24]
 8007ee8:	e78a      	b.n	8007e00 <_dtoa_r+0x828>
 8007eea:	4603      	mov	r3, r0
 8007eec:	e7f4      	b.n	8007ed8 <_dtoa_r+0x900>
 8007eee:	9b03      	ldr	r3, [sp, #12]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	46b8      	mov	r8, r7
 8007ef4:	dc20      	bgt.n	8007f38 <_dtoa_r+0x960>
 8007ef6:	469b      	mov	fp, r3
 8007ef8:	9b07      	ldr	r3, [sp, #28]
 8007efa:	2b02      	cmp	r3, #2
 8007efc:	dd1e      	ble.n	8007f3c <_dtoa_r+0x964>
 8007efe:	f1bb 0f00 	cmp.w	fp, #0
 8007f02:	f47f adb1 	bne.w	8007a68 <_dtoa_r+0x490>
 8007f06:	4621      	mov	r1, r4
 8007f08:	465b      	mov	r3, fp
 8007f0a:	2205      	movs	r2, #5
 8007f0c:	4648      	mov	r0, r9
 8007f0e:	f000 fa95 	bl	800843c <__multadd>
 8007f12:	4601      	mov	r1, r0
 8007f14:	4604      	mov	r4, r0
 8007f16:	9802      	ldr	r0, [sp, #8]
 8007f18:	f000 fcea 	bl	80088f0 <__mcmp>
 8007f1c:	2800      	cmp	r0, #0
 8007f1e:	f77f ada3 	ble.w	8007a68 <_dtoa_r+0x490>
 8007f22:	4656      	mov	r6, sl
 8007f24:	2331      	movs	r3, #49	@ 0x31
 8007f26:	f806 3b01 	strb.w	r3, [r6], #1
 8007f2a:	f108 0801 	add.w	r8, r8, #1
 8007f2e:	e59f      	b.n	8007a70 <_dtoa_r+0x498>
 8007f30:	9c03      	ldr	r4, [sp, #12]
 8007f32:	46b8      	mov	r8, r7
 8007f34:	4625      	mov	r5, r4
 8007f36:	e7f4      	b.n	8007f22 <_dtoa_r+0x94a>
 8007f38:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007f3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	f000 8101 	beq.w	8008146 <_dtoa_r+0xb6e>
 8007f44:	2e00      	cmp	r6, #0
 8007f46:	dd05      	ble.n	8007f54 <_dtoa_r+0x97c>
 8007f48:	4629      	mov	r1, r5
 8007f4a:	4632      	mov	r2, r6
 8007f4c:	4648      	mov	r0, r9
 8007f4e:	f000 fc63 	bl	8008818 <__lshift>
 8007f52:	4605      	mov	r5, r0
 8007f54:	9b08      	ldr	r3, [sp, #32]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d05c      	beq.n	8008014 <_dtoa_r+0xa3c>
 8007f5a:	6869      	ldr	r1, [r5, #4]
 8007f5c:	4648      	mov	r0, r9
 8007f5e:	f000 fa0b 	bl	8008378 <_Balloc>
 8007f62:	4606      	mov	r6, r0
 8007f64:	b928      	cbnz	r0, 8007f72 <_dtoa_r+0x99a>
 8007f66:	4b82      	ldr	r3, [pc, #520]	@ (8008170 <_dtoa_r+0xb98>)
 8007f68:	4602      	mov	r2, r0
 8007f6a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007f6e:	f7ff bb4a 	b.w	8007606 <_dtoa_r+0x2e>
 8007f72:	692a      	ldr	r2, [r5, #16]
 8007f74:	3202      	adds	r2, #2
 8007f76:	0092      	lsls	r2, r2, #2
 8007f78:	f105 010c 	add.w	r1, r5, #12
 8007f7c:	300c      	adds	r0, #12
 8007f7e:	f002 f92f 	bl	800a1e0 <memcpy>
 8007f82:	2201      	movs	r2, #1
 8007f84:	4631      	mov	r1, r6
 8007f86:	4648      	mov	r0, r9
 8007f88:	f000 fc46 	bl	8008818 <__lshift>
 8007f8c:	f10a 0301 	add.w	r3, sl, #1
 8007f90:	9300      	str	r3, [sp, #0]
 8007f92:	eb0a 030b 	add.w	r3, sl, fp
 8007f96:	9308      	str	r3, [sp, #32]
 8007f98:	9b04      	ldr	r3, [sp, #16]
 8007f9a:	f003 0301 	and.w	r3, r3, #1
 8007f9e:	462f      	mov	r7, r5
 8007fa0:	9306      	str	r3, [sp, #24]
 8007fa2:	4605      	mov	r5, r0
 8007fa4:	9b00      	ldr	r3, [sp, #0]
 8007fa6:	9802      	ldr	r0, [sp, #8]
 8007fa8:	4621      	mov	r1, r4
 8007faa:	f103 3bff 	add.w	fp, r3, #4294967295
 8007fae:	f7ff fa8b 	bl	80074c8 <quorem>
 8007fb2:	4603      	mov	r3, r0
 8007fb4:	3330      	adds	r3, #48	@ 0x30
 8007fb6:	9003      	str	r0, [sp, #12]
 8007fb8:	4639      	mov	r1, r7
 8007fba:	9802      	ldr	r0, [sp, #8]
 8007fbc:	9309      	str	r3, [sp, #36]	@ 0x24
 8007fbe:	f000 fc97 	bl	80088f0 <__mcmp>
 8007fc2:	462a      	mov	r2, r5
 8007fc4:	9004      	str	r0, [sp, #16]
 8007fc6:	4621      	mov	r1, r4
 8007fc8:	4648      	mov	r0, r9
 8007fca:	f000 fcad 	bl	8008928 <__mdiff>
 8007fce:	68c2      	ldr	r2, [r0, #12]
 8007fd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fd2:	4606      	mov	r6, r0
 8007fd4:	bb02      	cbnz	r2, 8008018 <_dtoa_r+0xa40>
 8007fd6:	4601      	mov	r1, r0
 8007fd8:	9802      	ldr	r0, [sp, #8]
 8007fda:	f000 fc89 	bl	80088f0 <__mcmp>
 8007fde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fe0:	4602      	mov	r2, r0
 8007fe2:	4631      	mov	r1, r6
 8007fe4:	4648      	mov	r0, r9
 8007fe6:	920c      	str	r2, [sp, #48]	@ 0x30
 8007fe8:	9309      	str	r3, [sp, #36]	@ 0x24
 8007fea:	f000 fa05 	bl	80083f8 <_Bfree>
 8007fee:	9b07      	ldr	r3, [sp, #28]
 8007ff0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007ff2:	9e00      	ldr	r6, [sp, #0]
 8007ff4:	ea42 0103 	orr.w	r1, r2, r3
 8007ff8:	9b06      	ldr	r3, [sp, #24]
 8007ffa:	4319      	orrs	r1, r3
 8007ffc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ffe:	d10d      	bne.n	800801c <_dtoa_r+0xa44>
 8008000:	2b39      	cmp	r3, #57	@ 0x39
 8008002:	d027      	beq.n	8008054 <_dtoa_r+0xa7c>
 8008004:	9a04      	ldr	r2, [sp, #16]
 8008006:	2a00      	cmp	r2, #0
 8008008:	dd01      	ble.n	800800e <_dtoa_r+0xa36>
 800800a:	9b03      	ldr	r3, [sp, #12]
 800800c:	3331      	adds	r3, #49	@ 0x31
 800800e:	f88b 3000 	strb.w	r3, [fp]
 8008012:	e52e      	b.n	8007a72 <_dtoa_r+0x49a>
 8008014:	4628      	mov	r0, r5
 8008016:	e7b9      	b.n	8007f8c <_dtoa_r+0x9b4>
 8008018:	2201      	movs	r2, #1
 800801a:	e7e2      	b.n	8007fe2 <_dtoa_r+0xa0a>
 800801c:	9904      	ldr	r1, [sp, #16]
 800801e:	2900      	cmp	r1, #0
 8008020:	db04      	blt.n	800802c <_dtoa_r+0xa54>
 8008022:	9807      	ldr	r0, [sp, #28]
 8008024:	4301      	orrs	r1, r0
 8008026:	9806      	ldr	r0, [sp, #24]
 8008028:	4301      	orrs	r1, r0
 800802a:	d120      	bne.n	800806e <_dtoa_r+0xa96>
 800802c:	2a00      	cmp	r2, #0
 800802e:	ddee      	ble.n	800800e <_dtoa_r+0xa36>
 8008030:	9902      	ldr	r1, [sp, #8]
 8008032:	9300      	str	r3, [sp, #0]
 8008034:	2201      	movs	r2, #1
 8008036:	4648      	mov	r0, r9
 8008038:	f000 fbee 	bl	8008818 <__lshift>
 800803c:	4621      	mov	r1, r4
 800803e:	9002      	str	r0, [sp, #8]
 8008040:	f000 fc56 	bl	80088f0 <__mcmp>
 8008044:	2800      	cmp	r0, #0
 8008046:	9b00      	ldr	r3, [sp, #0]
 8008048:	dc02      	bgt.n	8008050 <_dtoa_r+0xa78>
 800804a:	d1e0      	bne.n	800800e <_dtoa_r+0xa36>
 800804c:	07da      	lsls	r2, r3, #31
 800804e:	d5de      	bpl.n	800800e <_dtoa_r+0xa36>
 8008050:	2b39      	cmp	r3, #57	@ 0x39
 8008052:	d1da      	bne.n	800800a <_dtoa_r+0xa32>
 8008054:	2339      	movs	r3, #57	@ 0x39
 8008056:	f88b 3000 	strb.w	r3, [fp]
 800805a:	4633      	mov	r3, r6
 800805c:	461e      	mov	r6, r3
 800805e:	3b01      	subs	r3, #1
 8008060:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008064:	2a39      	cmp	r2, #57	@ 0x39
 8008066:	d04e      	beq.n	8008106 <_dtoa_r+0xb2e>
 8008068:	3201      	adds	r2, #1
 800806a:	701a      	strb	r2, [r3, #0]
 800806c:	e501      	b.n	8007a72 <_dtoa_r+0x49a>
 800806e:	2a00      	cmp	r2, #0
 8008070:	dd03      	ble.n	800807a <_dtoa_r+0xaa2>
 8008072:	2b39      	cmp	r3, #57	@ 0x39
 8008074:	d0ee      	beq.n	8008054 <_dtoa_r+0xa7c>
 8008076:	3301      	adds	r3, #1
 8008078:	e7c9      	b.n	800800e <_dtoa_r+0xa36>
 800807a:	9a00      	ldr	r2, [sp, #0]
 800807c:	9908      	ldr	r1, [sp, #32]
 800807e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008082:	428a      	cmp	r2, r1
 8008084:	d028      	beq.n	80080d8 <_dtoa_r+0xb00>
 8008086:	9902      	ldr	r1, [sp, #8]
 8008088:	2300      	movs	r3, #0
 800808a:	220a      	movs	r2, #10
 800808c:	4648      	mov	r0, r9
 800808e:	f000 f9d5 	bl	800843c <__multadd>
 8008092:	42af      	cmp	r7, r5
 8008094:	9002      	str	r0, [sp, #8]
 8008096:	f04f 0300 	mov.w	r3, #0
 800809a:	f04f 020a 	mov.w	r2, #10
 800809e:	4639      	mov	r1, r7
 80080a0:	4648      	mov	r0, r9
 80080a2:	d107      	bne.n	80080b4 <_dtoa_r+0xadc>
 80080a4:	f000 f9ca 	bl	800843c <__multadd>
 80080a8:	4607      	mov	r7, r0
 80080aa:	4605      	mov	r5, r0
 80080ac:	9b00      	ldr	r3, [sp, #0]
 80080ae:	3301      	adds	r3, #1
 80080b0:	9300      	str	r3, [sp, #0]
 80080b2:	e777      	b.n	8007fa4 <_dtoa_r+0x9cc>
 80080b4:	f000 f9c2 	bl	800843c <__multadd>
 80080b8:	4629      	mov	r1, r5
 80080ba:	4607      	mov	r7, r0
 80080bc:	2300      	movs	r3, #0
 80080be:	220a      	movs	r2, #10
 80080c0:	4648      	mov	r0, r9
 80080c2:	f000 f9bb 	bl	800843c <__multadd>
 80080c6:	4605      	mov	r5, r0
 80080c8:	e7f0      	b.n	80080ac <_dtoa_r+0xad4>
 80080ca:	f1bb 0f00 	cmp.w	fp, #0
 80080ce:	bfcc      	ite	gt
 80080d0:	465e      	movgt	r6, fp
 80080d2:	2601      	movle	r6, #1
 80080d4:	4456      	add	r6, sl
 80080d6:	2700      	movs	r7, #0
 80080d8:	9902      	ldr	r1, [sp, #8]
 80080da:	9300      	str	r3, [sp, #0]
 80080dc:	2201      	movs	r2, #1
 80080de:	4648      	mov	r0, r9
 80080e0:	f000 fb9a 	bl	8008818 <__lshift>
 80080e4:	4621      	mov	r1, r4
 80080e6:	9002      	str	r0, [sp, #8]
 80080e8:	f000 fc02 	bl	80088f0 <__mcmp>
 80080ec:	2800      	cmp	r0, #0
 80080ee:	dcb4      	bgt.n	800805a <_dtoa_r+0xa82>
 80080f0:	d102      	bne.n	80080f8 <_dtoa_r+0xb20>
 80080f2:	9b00      	ldr	r3, [sp, #0]
 80080f4:	07db      	lsls	r3, r3, #31
 80080f6:	d4b0      	bmi.n	800805a <_dtoa_r+0xa82>
 80080f8:	4633      	mov	r3, r6
 80080fa:	461e      	mov	r6, r3
 80080fc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008100:	2a30      	cmp	r2, #48	@ 0x30
 8008102:	d0fa      	beq.n	80080fa <_dtoa_r+0xb22>
 8008104:	e4b5      	b.n	8007a72 <_dtoa_r+0x49a>
 8008106:	459a      	cmp	sl, r3
 8008108:	d1a8      	bne.n	800805c <_dtoa_r+0xa84>
 800810a:	2331      	movs	r3, #49	@ 0x31
 800810c:	f108 0801 	add.w	r8, r8, #1
 8008110:	f88a 3000 	strb.w	r3, [sl]
 8008114:	e4ad      	b.n	8007a72 <_dtoa_r+0x49a>
 8008116:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008118:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008174 <_dtoa_r+0xb9c>
 800811c:	b11b      	cbz	r3, 8008126 <_dtoa_r+0xb4e>
 800811e:	f10a 0308 	add.w	r3, sl, #8
 8008122:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008124:	6013      	str	r3, [r2, #0]
 8008126:	4650      	mov	r0, sl
 8008128:	b017      	add	sp, #92	@ 0x5c
 800812a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800812e:	9b07      	ldr	r3, [sp, #28]
 8008130:	2b01      	cmp	r3, #1
 8008132:	f77f ae2e 	ble.w	8007d92 <_dtoa_r+0x7ba>
 8008136:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008138:	9308      	str	r3, [sp, #32]
 800813a:	2001      	movs	r0, #1
 800813c:	e64d      	b.n	8007dda <_dtoa_r+0x802>
 800813e:	f1bb 0f00 	cmp.w	fp, #0
 8008142:	f77f aed9 	ble.w	8007ef8 <_dtoa_r+0x920>
 8008146:	4656      	mov	r6, sl
 8008148:	9802      	ldr	r0, [sp, #8]
 800814a:	4621      	mov	r1, r4
 800814c:	f7ff f9bc 	bl	80074c8 <quorem>
 8008150:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008154:	f806 3b01 	strb.w	r3, [r6], #1
 8008158:	eba6 020a 	sub.w	r2, r6, sl
 800815c:	4593      	cmp	fp, r2
 800815e:	ddb4      	ble.n	80080ca <_dtoa_r+0xaf2>
 8008160:	9902      	ldr	r1, [sp, #8]
 8008162:	2300      	movs	r3, #0
 8008164:	220a      	movs	r2, #10
 8008166:	4648      	mov	r0, r9
 8008168:	f000 f968 	bl	800843c <__multadd>
 800816c:	9002      	str	r0, [sp, #8]
 800816e:	e7eb      	b.n	8008148 <_dtoa_r+0xb70>
 8008170:	0800aba5 	.word	0x0800aba5
 8008174:	0800ab29 	.word	0x0800ab29

08008178 <_free_r>:
 8008178:	b538      	push	{r3, r4, r5, lr}
 800817a:	4605      	mov	r5, r0
 800817c:	2900      	cmp	r1, #0
 800817e:	d041      	beq.n	8008204 <_free_r+0x8c>
 8008180:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008184:	1f0c      	subs	r4, r1, #4
 8008186:	2b00      	cmp	r3, #0
 8008188:	bfb8      	it	lt
 800818a:	18e4      	addlt	r4, r4, r3
 800818c:	f000 f8e8 	bl	8008360 <__malloc_lock>
 8008190:	4a1d      	ldr	r2, [pc, #116]	@ (8008208 <_free_r+0x90>)
 8008192:	6813      	ldr	r3, [r2, #0]
 8008194:	b933      	cbnz	r3, 80081a4 <_free_r+0x2c>
 8008196:	6063      	str	r3, [r4, #4]
 8008198:	6014      	str	r4, [r2, #0]
 800819a:	4628      	mov	r0, r5
 800819c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80081a0:	f000 b8e4 	b.w	800836c <__malloc_unlock>
 80081a4:	42a3      	cmp	r3, r4
 80081a6:	d908      	bls.n	80081ba <_free_r+0x42>
 80081a8:	6820      	ldr	r0, [r4, #0]
 80081aa:	1821      	adds	r1, r4, r0
 80081ac:	428b      	cmp	r3, r1
 80081ae:	bf01      	itttt	eq
 80081b0:	6819      	ldreq	r1, [r3, #0]
 80081b2:	685b      	ldreq	r3, [r3, #4]
 80081b4:	1809      	addeq	r1, r1, r0
 80081b6:	6021      	streq	r1, [r4, #0]
 80081b8:	e7ed      	b.n	8008196 <_free_r+0x1e>
 80081ba:	461a      	mov	r2, r3
 80081bc:	685b      	ldr	r3, [r3, #4]
 80081be:	b10b      	cbz	r3, 80081c4 <_free_r+0x4c>
 80081c0:	42a3      	cmp	r3, r4
 80081c2:	d9fa      	bls.n	80081ba <_free_r+0x42>
 80081c4:	6811      	ldr	r1, [r2, #0]
 80081c6:	1850      	adds	r0, r2, r1
 80081c8:	42a0      	cmp	r0, r4
 80081ca:	d10b      	bne.n	80081e4 <_free_r+0x6c>
 80081cc:	6820      	ldr	r0, [r4, #0]
 80081ce:	4401      	add	r1, r0
 80081d0:	1850      	adds	r0, r2, r1
 80081d2:	4283      	cmp	r3, r0
 80081d4:	6011      	str	r1, [r2, #0]
 80081d6:	d1e0      	bne.n	800819a <_free_r+0x22>
 80081d8:	6818      	ldr	r0, [r3, #0]
 80081da:	685b      	ldr	r3, [r3, #4]
 80081dc:	6053      	str	r3, [r2, #4]
 80081de:	4408      	add	r0, r1
 80081e0:	6010      	str	r0, [r2, #0]
 80081e2:	e7da      	b.n	800819a <_free_r+0x22>
 80081e4:	d902      	bls.n	80081ec <_free_r+0x74>
 80081e6:	230c      	movs	r3, #12
 80081e8:	602b      	str	r3, [r5, #0]
 80081ea:	e7d6      	b.n	800819a <_free_r+0x22>
 80081ec:	6820      	ldr	r0, [r4, #0]
 80081ee:	1821      	adds	r1, r4, r0
 80081f0:	428b      	cmp	r3, r1
 80081f2:	bf04      	itt	eq
 80081f4:	6819      	ldreq	r1, [r3, #0]
 80081f6:	685b      	ldreq	r3, [r3, #4]
 80081f8:	6063      	str	r3, [r4, #4]
 80081fa:	bf04      	itt	eq
 80081fc:	1809      	addeq	r1, r1, r0
 80081fe:	6021      	streq	r1, [r4, #0]
 8008200:	6054      	str	r4, [r2, #4]
 8008202:	e7ca      	b.n	800819a <_free_r+0x22>
 8008204:	bd38      	pop	{r3, r4, r5, pc}
 8008206:	bf00      	nop
 8008208:	2000058c 	.word	0x2000058c

0800820c <malloc>:
 800820c:	4b02      	ldr	r3, [pc, #8]	@ (8008218 <malloc+0xc>)
 800820e:	4601      	mov	r1, r0
 8008210:	6818      	ldr	r0, [r3, #0]
 8008212:	f000 b825 	b.w	8008260 <_malloc_r>
 8008216:	bf00      	nop
 8008218:	20000020 	.word	0x20000020

0800821c <sbrk_aligned>:
 800821c:	b570      	push	{r4, r5, r6, lr}
 800821e:	4e0f      	ldr	r6, [pc, #60]	@ (800825c <sbrk_aligned+0x40>)
 8008220:	460c      	mov	r4, r1
 8008222:	6831      	ldr	r1, [r6, #0]
 8008224:	4605      	mov	r5, r0
 8008226:	b911      	cbnz	r1, 800822e <sbrk_aligned+0x12>
 8008228:	f001 ffca 	bl	800a1c0 <_sbrk_r>
 800822c:	6030      	str	r0, [r6, #0]
 800822e:	4621      	mov	r1, r4
 8008230:	4628      	mov	r0, r5
 8008232:	f001 ffc5 	bl	800a1c0 <_sbrk_r>
 8008236:	1c43      	adds	r3, r0, #1
 8008238:	d103      	bne.n	8008242 <sbrk_aligned+0x26>
 800823a:	f04f 34ff 	mov.w	r4, #4294967295
 800823e:	4620      	mov	r0, r4
 8008240:	bd70      	pop	{r4, r5, r6, pc}
 8008242:	1cc4      	adds	r4, r0, #3
 8008244:	f024 0403 	bic.w	r4, r4, #3
 8008248:	42a0      	cmp	r0, r4
 800824a:	d0f8      	beq.n	800823e <sbrk_aligned+0x22>
 800824c:	1a21      	subs	r1, r4, r0
 800824e:	4628      	mov	r0, r5
 8008250:	f001 ffb6 	bl	800a1c0 <_sbrk_r>
 8008254:	3001      	adds	r0, #1
 8008256:	d1f2      	bne.n	800823e <sbrk_aligned+0x22>
 8008258:	e7ef      	b.n	800823a <sbrk_aligned+0x1e>
 800825a:	bf00      	nop
 800825c:	20000588 	.word	0x20000588

08008260 <_malloc_r>:
 8008260:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008264:	1ccd      	adds	r5, r1, #3
 8008266:	f025 0503 	bic.w	r5, r5, #3
 800826a:	3508      	adds	r5, #8
 800826c:	2d0c      	cmp	r5, #12
 800826e:	bf38      	it	cc
 8008270:	250c      	movcc	r5, #12
 8008272:	2d00      	cmp	r5, #0
 8008274:	4606      	mov	r6, r0
 8008276:	db01      	blt.n	800827c <_malloc_r+0x1c>
 8008278:	42a9      	cmp	r1, r5
 800827a:	d904      	bls.n	8008286 <_malloc_r+0x26>
 800827c:	230c      	movs	r3, #12
 800827e:	6033      	str	r3, [r6, #0]
 8008280:	2000      	movs	r0, #0
 8008282:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008286:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800835c <_malloc_r+0xfc>
 800828a:	f000 f869 	bl	8008360 <__malloc_lock>
 800828e:	f8d8 3000 	ldr.w	r3, [r8]
 8008292:	461c      	mov	r4, r3
 8008294:	bb44      	cbnz	r4, 80082e8 <_malloc_r+0x88>
 8008296:	4629      	mov	r1, r5
 8008298:	4630      	mov	r0, r6
 800829a:	f7ff ffbf 	bl	800821c <sbrk_aligned>
 800829e:	1c43      	adds	r3, r0, #1
 80082a0:	4604      	mov	r4, r0
 80082a2:	d158      	bne.n	8008356 <_malloc_r+0xf6>
 80082a4:	f8d8 4000 	ldr.w	r4, [r8]
 80082a8:	4627      	mov	r7, r4
 80082aa:	2f00      	cmp	r7, #0
 80082ac:	d143      	bne.n	8008336 <_malloc_r+0xd6>
 80082ae:	2c00      	cmp	r4, #0
 80082b0:	d04b      	beq.n	800834a <_malloc_r+0xea>
 80082b2:	6823      	ldr	r3, [r4, #0]
 80082b4:	4639      	mov	r1, r7
 80082b6:	4630      	mov	r0, r6
 80082b8:	eb04 0903 	add.w	r9, r4, r3
 80082bc:	f001 ff80 	bl	800a1c0 <_sbrk_r>
 80082c0:	4581      	cmp	r9, r0
 80082c2:	d142      	bne.n	800834a <_malloc_r+0xea>
 80082c4:	6821      	ldr	r1, [r4, #0]
 80082c6:	1a6d      	subs	r5, r5, r1
 80082c8:	4629      	mov	r1, r5
 80082ca:	4630      	mov	r0, r6
 80082cc:	f7ff ffa6 	bl	800821c <sbrk_aligned>
 80082d0:	3001      	adds	r0, #1
 80082d2:	d03a      	beq.n	800834a <_malloc_r+0xea>
 80082d4:	6823      	ldr	r3, [r4, #0]
 80082d6:	442b      	add	r3, r5
 80082d8:	6023      	str	r3, [r4, #0]
 80082da:	f8d8 3000 	ldr.w	r3, [r8]
 80082de:	685a      	ldr	r2, [r3, #4]
 80082e0:	bb62      	cbnz	r2, 800833c <_malloc_r+0xdc>
 80082e2:	f8c8 7000 	str.w	r7, [r8]
 80082e6:	e00f      	b.n	8008308 <_malloc_r+0xa8>
 80082e8:	6822      	ldr	r2, [r4, #0]
 80082ea:	1b52      	subs	r2, r2, r5
 80082ec:	d420      	bmi.n	8008330 <_malloc_r+0xd0>
 80082ee:	2a0b      	cmp	r2, #11
 80082f0:	d917      	bls.n	8008322 <_malloc_r+0xc2>
 80082f2:	1961      	adds	r1, r4, r5
 80082f4:	42a3      	cmp	r3, r4
 80082f6:	6025      	str	r5, [r4, #0]
 80082f8:	bf18      	it	ne
 80082fa:	6059      	strne	r1, [r3, #4]
 80082fc:	6863      	ldr	r3, [r4, #4]
 80082fe:	bf08      	it	eq
 8008300:	f8c8 1000 	streq.w	r1, [r8]
 8008304:	5162      	str	r2, [r4, r5]
 8008306:	604b      	str	r3, [r1, #4]
 8008308:	4630      	mov	r0, r6
 800830a:	f000 f82f 	bl	800836c <__malloc_unlock>
 800830e:	f104 000b 	add.w	r0, r4, #11
 8008312:	1d23      	adds	r3, r4, #4
 8008314:	f020 0007 	bic.w	r0, r0, #7
 8008318:	1ac2      	subs	r2, r0, r3
 800831a:	bf1c      	itt	ne
 800831c:	1a1b      	subne	r3, r3, r0
 800831e:	50a3      	strne	r3, [r4, r2]
 8008320:	e7af      	b.n	8008282 <_malloc_r+0x22>
 8008322:	6862      	ldr	r2, [r4, #4]
 8008324:	42a3      	cmp	r3, r4
 8008326:	bf0c      	ite	eq
 8008328:	f8c8 2000 	streq.w	r2, [r8]
 800832c:	605a      	strne	r2, [r3, #4]
 800832e:	e7eb      	b.n	8008308 <_malloc_r+0xa8>
 8008330:	4623      	mov	r3, r4
 8008332:	6864      	ldr	r4, [r4, #4]
 8008334:	e7ae      	b.n	8008294 <_malloc_r+0x34>
 8008336:	463c      	mov	r4, r7
 8008338:	687f      	ldr	r7, [r7, #4]
 800833a:	e7b6      	b.n	80082aa <_malloc_r+0x4a>
 800833c:	461a      	mov	r2, r3
 800833e:	685b      	ldr	r3, [r3, #4]
 8008340:	42a3      	cmp	r3, r4
 8008342:	d1fb      	bne.n	800833c <_malloc_r+0xdc>
 8008344:	2300      	movs	r3, #0
 8008346:	6053      	str	r3, [r2, #4]
 8008348:	e7de      	b.n	8008308 <_malloc_r+0xa8>
 800834a:	230c      	movs	r3, #12
 800834c:	6033      	str	r3, [r6, #0]
 800834e:	4630      	mov	r0, r6
 8008350:	f000 f80c 	bl	800836c <__malloc_unlock>
 8008354:	e794      	b.n	8008280 <_malloc_r+0x20>
 8008356:	6005      	str	r5, [r0, #0]
 8008358:	e7d6      	b.n	8008308 <_malloc_r+0xa8>
 800835a:	bf00      	nop
 800835c:	2000058c 	.word	0x2000058c

08008360 <__malloc_lock>:
 8008360:	4801      	ldr	r0, [pc, #4]	@ (8008368 <__malloc_lock+0x8>)
 8008362:	f7ff b8a8 	b.w	80074b6 <__retarget_lock_acquire_recursive>
 8008366:	bf00      	nop
 8008368:	20000584 	.word	0x20000584

0800836c <__malloc_unlock>:
 800836c:	4801      	ldr	r0, [pc, #4]	@ (8008374 <__malloc_unlock+0x8>)
 800836e:	f7ff b8a3 	b.w	80074b8 <__retarget_lock_release_recursive>
 8008372:	bf00      	nop
 8008374:	20000584 	.word	0x20000584

08008378 <_Balloc>:
 8008378:	b570      	push	{r4, r5, r6, lr}
 800837a:	69c6      	ldr	r6, [r0, #28]
 800837c:	4604      	mov	r4, r0
 800837e:	460d      	mov	r5, r1
 8008380:	b976      	cbnz	r6, 80083a0 <_Balloc+0x28>
 8008382:	2010      	movs	r0, #16
 8008384:	f7ff ff42 	bl	800820c <malloc>
 8008388:	4602      	mov	r2, r0
 800838a:	61e0      	str	r0, [r4, #28]
 800838c:	b920      	cbnz	r0, 8008398 <_Balloc+0x20>
 800838e:	4b18      	ldr	r3, [pc, #96]	@ (80083f0 <_Balloc+0x78>)
 8008390:	4818      	ldr	r0, [pc, #96]	@ (80083f4 <_Balloc+0x7c>)
 8008392:	216b      	movs	r1, #107	@ 0x6b
 8008394:	f001 ff3c 	bl	800a210 <__assert_func>
 8008398:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800839c:	6006      	str	r6, [r0, #0]
 800839e:	60c6      	str	r6, [r0, #12]
 80083a0:	69e6      	ldr	r6, [r4, #28]
 80083a2:	68f3      	ldr	r3, [r6, #12]
 80083a4:	b183      	cbz	r3, 80083c8 <_Balloc+0x50>
 80083a6:	69e3      	ldr	r3, [r4, #28]
 80083a8:	68db      	ldr	r3, [r3, #12]
 80083aa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80083ae:	b9b8      	cbnz	r0, 80083e0 <_Balloc+0x68>
 80083b0:	2101      	movs	r1, #1
 80083b2:	fa01 f605 	lsl.w	r6, r1, r5
 80083b6:	1d72      	adds	r2, r6, #5
 80083b8:	0092      	lsls	r2, r2, #2
 80083ba:	4620      	mov	r0, r4
 80083bc:	f001 ff46 	bl	800a24c <_calloc_r>
 80083c0:	b160      	cbz	r0, 80083dc <_Balloc+0x64>
 80083c2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80083c6:	e00e      	b.n	80083e6 <_Balloc+0x6e>
 80083c8:	2221      	movs	r2, #33	@ 0x21
 80083ca:	2104      	movs	r1, #4
 80083cc:	4620      	mov	r0, r4
 80083ce:	f001 ff3d 	bl	800a24c <_calloc_r>
 80083d2:	69e3      	ldr	r3, [r4, #28]
 80083d4:	60f0      	str	r0, [r6, #12]
 80083d6:	68db      	ldr	r3, [r3, #12]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d1e4      	bne.n	80083a6 <_Balloc+0x2e>
 80083dc:	2000      	movs	r0, #0
 80083de:	bd70      	pop	{r4, r5, r6, pc}
 80083e0:	6802      	ldr	r2, [r0, #0]
 80083e2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80083e6:	2300      	movs	r3, #0
 80083e8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80083ec:	e7f7      	b.n	80083de <_Balloc+0x66>
 80083ee:	bf00      	nop
 80083f0:	0800ab36 	.word	0x0800ab36
 80083f4:	0800abb6 	.word	0x0800abb6

080083f8 <_Bfree>:
 80083f8:	b570      	push	{r4, r5, r6, lr}
 80083fa:	69c6      	ldr	r6, [r0, #28]
 80083fc:	4605      	mov	r5, r0
 80083fe:	460c      	mov	r4, r1
 8008400:	b976      	cbnz	r6, 8008420 <_Bfree+0x28>
 8008402:	2010      	movs	r0, #16
 8008404:	f7ff ff02 	bl	800820c <malloc>
 8008408:	4602      	mov	r2, r0
 800840a:	61e8      	str	r0, [r5, #28]
 800840c:	b920      	cbnz	r0, 8008418 <_Bfree+0x20>
 800840e:	4b09      	ldr	r3, [pc, #36]	@ (8008434 <_Bfree+0x3c>)
 8008410:	4809      	ldr	r0, [pc, #36]	@ (8008438 <_Bfree+0x40>)
 8008412:	218f      	movs	r1, #143	@ 0x8f
 8008414:	f001 fefc 	bl	800a210 <__assert_func>
 8008418:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800841c:	6006      	str	r6, [r0, #0]
 800841e:	60c6      	str	r6, [r0, #12]
 8008420:	b13c      	cbz	r4, 8008432 <_Bfree+0x3a>
 8008422:	69eb      	ldr	r3, [r5, #28]
 8008424:	6862      	ldr	r2, [r4, #4]
 8008426:	68db      	ldr	r3, [r3, #12]
 8008428:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800842c:	6021      	str	r1, [r4, #0]
 800842e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008432:	bd70      	pop	{r4, r5, r6, pc}
 8008434:	0800ab36 	.word	0x0800ab36
 8008438:	0800abb6 	.word	0x0800abb6

0800843c <__multadd>:
 800843c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008440:	690d      	ldr	r5, [r1, #16]
 8008442:	4607      	mov	r7, r0
 8008444:	460c      	mov	r4, r1
 8008446:	461e      	mov	r6, r3
 8008448:	f101 0c14 	add.w	ip, r1, #20
 800844c:	2000      	movs	r0, #0
 800844e:	f8dc 3000 	ldr.w	r3, [ip]
 8008452:	b299      	uxth	r1, r3
 8008454:	fb02 6101 	mla	r1, r2, r1, r6
 8008458:	0c1e      	lsrs	r6, r3, #16
 800845a:	0c0b      	lsrs	r3, r1, #16
 800845c:	fb02 3306 	mla	r3, r2, r6, r3
 8008460:	b289      	uxth	r1, r1
 8008462:	3001      	adds	r0, #1
 8008464:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008468:	4285      	cmp	r5, r0
 800846a:	f84c 1b04 	str.w	r1, [ip], #4
 800846e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008472:	dcec      	bgt.n	800844e <__multadd+0x12>
 8008474:	b30e      	cbz	r6, 80084ba <__multadd+0x7e>
 8008476:	68a3      	ldr	r3, [r4, #8]
 8008478:	42ab      	cmp	r3, r5
 800847a:	dc19      	bgt.n	80084b0 <__multadd+0x74>
 800847c:	6861      	ldr	r1, [r4, #4]
 800847e:	4638      	mov	r0, r7
 8008480:	3101      	adds	r1, #1
 8008482:	f7ff ff79 	bl	8008378 <_Balloc>
 8008486:	4680      	mov	r8, r0
 8008488:	b928      	cbnz	r0, 8008496 <__multadd+0x5a>
 800848a:	4602      	mov	r2, r0
 800848c:	4b0c      	ldr	r3, [pc, #48]	@ (80084c0 <__multadd+0x84>)
 800848e:	480d      	ldr	r0, [pc, #52]	@ (80084c4 <__multadd+0x88>)
 8008490:	21ba      	movs	r1, #186	@ 0xba
 8008492:	f001 febd 	bl	800a210 <__assert_func>
 8008496:	6922      	ldr	r2, [r4, #16]
 8008498:	3202      	adds	r2, #2
 800849a:	f104 010c 	add.w	r1, r4, #12
 800849e:	0092      	lsls	r2, r2, #2
 80084a0:	300c      	adds	r0, #12
 80084a2:	f001 fe9d 	bl	800a1e0 <memcpy>
 80084a6:	4621      	mov	r1, r4
 80084a8:	4638      	mov	r0, r7
 80084aa:	f7ff ffa5 	bl	80083f8 <_Bfree>
 80084ae:	4644      	mov	r4, r8
 80084b0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80084b4:	3501      	adds	r5, #1
 80084b6:	615e      	str	r6, [r3, #20]
 80084b8:	6125      	str	r5, [r4, #16]
 80084ba:	4620      	mov	r0, r4
 80084bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80084c0:	0800aba5 	.word	0x0800aba5
 80084c4:	0800abb6 	.word	0x0800abb6

080084c8 <__s2b>:
 80084c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084cc:	460c      	mov	r4, r1
 80084ce:	4615      	mov	r5, r2
 80084d0:	461f      	mov	r7, r3
 80084d2:	2209      	movs	r2, #9
 80084d4:	3308      	adds	r3, #8
 80084d6:	4606      	mov	r6, r0
 80084d8:	fb93 f3f2 	sdiv	r3, r3, r2
 80084dc:	2100      	movs	r1, #0
 80084de:	2201      	movs	r2, #1
 80084e0:	429a      	cmp	r2, r3
 80084e2:	db09      	blt.n	80084f8 <__s2b+0x30>
 80084e4:	4630      	mov	r0, r6
 80084e6:	f7ff ff47 	bl	8008378 <_Balloc>
 80084ea:	b940      	cbnz	r0, 80084fe <__s2b+0x36>
 80084ec:	4602      	mov	r2, r0
 80084ee:	4b19      	ldr	r3, [pc, #100]	@ (8008554 <__s2b+0x8c>)
 80084f0:	4819      	ldr	r0, [pc, #100]	@ (8008558 <__s2b+0x90>)
 80084f2:	21d3      	movs	r1, #211	@ 0xd3
 80084f4:	f001 fe8c 	bl	800a210 <__assert_func>
 80084f8:	0052      	lsls	r2, r2, #1
 80084fa:	3101      	adds	r1, #1
 80084fc:	e7f0      	b.n	80084e0 <__s2b+0x18>
 80084fe:	9b08      	ldr	r3, [sp, #32]
 8008500:	6143      	str	r3, [r0, #20]
 8008502:	2d09      	cmp	r5, #9
 8008504:	f04f 0301 	mov.w	r3, #1
 8008508:	6103      	str	r3, [r0, #16]
 800850a:	dd16      	ble.n	800853a <__s2b+0x72>
 800850c:	f104 0909 	add.w	r9, r4, #9
 8008510:	46c8      	mov	r8, r9
 8008512:	442c      	add	r4, r5
 8008514:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008518:	4601      	mov	r1, r0
 800851a:	3b30      	subs	r3, #48	@ 0x30
 800851c:	220a      	movs	r2, #10
 800851e:	4630      	mov	r0, r6
 8008520:	f7ff ff8c 	bl	800843c <__multadd>
 8008524:	45a0      	cmp	r8, r4
 8008526:	d1f5      	bne.n	8008514 <__s2b+0x4c>
 8008528:	f1a5 0408 	sub.w	r4, r5, #8
 800852c:	444c      	add	r4, r9
 800852e:	1b2d      	subs	r5, r5, r4
 8008530:	1963      	adds	r3, r4, r5
 8008532:	42bb      	cmp	r3, r7
 8008534:	db04      	blt.n	8008540 <__s2b+0x78>
 8008536:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800853a:	340a      	adds	r4, #10
 800853c:	2509      	movs	r5, #9
 800853e:	e7f6      	b.n	800852e <__s2b+0x66>
 8008540:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008544:	4601      	mov	r1, r0
 8008546:	3b30      	subs	r3, #48	@ 0x30
 8008548:	220a      	movs	r2, #10
 800854a:	4630      	mov	r0, r6
 800854c:	f7ff ff76 	bl	800843c <__multadd>
 8008550:	e7ee      	b.n	8008530 <__s2b+0x68>
 8008552:	bf00      	nop
 8008554:	0800aba5 	.word	0x0800aba5
 8008558:	0800abb6 	.word	0x0800abb6

0800855c <__hi0bits>:
 800855c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008560:	4603      	mov	r3, r0
 8008562:	bf36      	itet	cc
 8008564:	0403      	lslcc	r3, r0, #16
 8008566:	2000      	movcs	r0, #0
 8008568:	2010      	movcc	r0, #16
 800856a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800856e:	bf3c      	itt	cc
 8008570:	021b      	lslcc	r3, r3, #8
 8008572:	3008      	addcc	r0, #8
 8008574:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008578:	bf3c      	itt	cc
 800857a:	011b      	lslcc	r3, r3, #4
 800857c:	3004      	addcc	r0, #4
 800857e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008582:	bf3c      	itt	cc
 8008584:	009b      	lslcc	r3, r3, #2
 8008586:	3002      	addcc	r0, #2
 8008588:	2b00      	cmp	r3, #0
 800858a:	db05      	blt.n	8008598 <__hi0bits+0x3c>
 800858c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008590:	f100 0001 	add.w	r0, r0, #1
 8008594:	bf08      	it	eq
 8008596:	2020      	moveq	r0, #32
 8008598:	4770      	bx	lr

0800859a <__lo0bits>:
 800859a:	6803      	ldr	r3, [r0, #0]
 800859c:	4602      	mov	r2, r0
 800859e:	f013 0007 	ands.w	r0, r3, #7
 80085a2:	d00b      	beq.n	80085bc <__lo0bits+0x22>
 80085a4:	07d9      	lsls	r1, r3, #31
 80085a6:	d421      	bmi.n	80085ec <__lo0bits+0x52>
 80085a8:	0798      	lsls	r0, r3, #30
 80085aa:	bf49      	itett	mi
 80085ac:	085b      	lsrmi	r3, r3, #1
 80085ae:	089b      	lsrpl	r3, r3, #2
 80085b0:	2001      	movmi	r0, #1
 80085b2:	6013      	strmi	r3, [r2, #0]
 80085b4:	bf5c      	itt	pl
 80085b6:	6013      	strpl	r3, [r2, #0]
 80085b8:	2002      	movpl	r0, #2
 80085ba:	4770      	bx	lr
 80085bc:	b299      	uxth	r1, r3
 80085be:	b909      	cbnz	r1, 80085c4 <__lo0bits+0x2a>
 80085c0:	0c1b      	lsrs	r3, r3, #16
 80085c2:	2010      	movs	r0, #16
 80085c4:	b2d9      	uxtb	r1, r3
 80085c6:	b909      	cbnz	r1, 80085cc <__lo0bits+0x32>
 80085c8:	3008      	adds	r0, #8
 80085ca:	0a1b      	lsrs	r3, r3, #8
 80085cc:	0719      	lsls	r1, r3, #28
 80085ce:	bf04      	itt	eq
 80085d0:	091b      	lsreq	r3, r3, #4
 80085d2:	3004      	addeq	r0, #4
 80085d4:	0799      	lsls	r1, r3, #30
 80085d6:	bf04      	itt	eq
 80085d8:	089b      	lsreq	r3, r3, #2
 80085da:	3002      	addeq	r0, #2
 80085dc:	07d9      	lsls	r1, r3, #31
 80085de:	d403      	bmi.n	80085e8 <__lo0bits+0x4e>
 80085e0:	085b      	lsrs	r3, r3, #1
 80085e2:	f100 0001 	add.w	r0, r0, #1
 80085e6:	d003      	beq.n	80085f0 <__lo0bits+0x56>
 80085e8:	6013      	str	r3, [r2, #0]
 80085ea:	4770      	bx	lr
 80085ec:	2000      	movs	r0, #0
 80085ee:	4770      	bx	lr
 80085f0:	2020      	movs	r0, #32
 80085f2:	4770      	bx	lr

080085f4 <__i2b>:
 80085f4:	b510      	push	{r4, lr}
 80085f6:	460c      	mov	r4, r1
 80085f8:	2101      	movs	r1, #1
 80085fa:	f7ff febd 	bl	8008378 <_Balloc>
 80085fe:	4602      	mov	r2, r0
 8008600:	b928      	cbnz	r0, 800860e <__i2b+0x1a>
 8008602:	4b05      	ldr	r3, [pc, #20]	@ (8008618 <__i2b+0x24>)
 8008604:	4805      	ldr	r0, [pc, #20]	@ (800861c <__i2b+0x28>)
 8008606:	f240 1145 	movw	r1, #325	@ 0x145
 800860a:	f001 fe01 	bl	800a210 <__assert_func>
 800860e:	2301      	movs	r3, #1
 8008610:	6144      	str	r4, [r0, #20]
 8008612:	6103      	str	r3, [r0, #16]
 8008614:	bd10      	pop	{r4, pc}
 8008616:	bf00      	nop
 8008618:	0800aba5 	.word	0x0800aba5
 800861c:	0800abb6 	.word	0x0800abb6

08008620 <__multiply>:
 8008620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008624:	4617      	mov	r7, r2
 8008626:	690a      	ldr	r2, [r1, #16]
 8008628:	693b      	ldr	r3, [r7, #16]
 800862a:	429a      	cmp	r2, r3
 800862c:	bfa8      	it	ge
 800862e:	463b      	movge	r3, r7
 8008630:	4689      	mov	r9, r1
 8008632:	bfa4      	itt	ge
 8008634:	460f      	movge	r7, r1
 8008636:	4699      	movge	r9, r3
 8008638:	693d      	ldr	r5, [r7, #16]
 800863a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800863e:	68bb      	ldr	r3, [r7, #8]
 8008640:	6879      	ldr	r1, [r7, #4]
 8008642:	eb05 060a 	add.w	r6, r5, sl
 8008646:	42b3      	cmp	r3, r6
 8008648:	b085      	sub	sp, #20
 800864a:	bfb8      	it	lt
 800864c:	3101      	addlt	r1, #1
 800864e:	f7ff fe93 	bl	8008378 <_Balloc>
 8008652:	b930      	cbnz	r0, 8008662 <__multiply+0x42>
 8008654:	4602      	mov	r2, r0
 8008656:	4b41      	ldr	r3, [pc, #260]	@ (800875c <__multiply+0x13c>)
 8008658:	4841      	ldr	r0, [pc, #260]	@ (8008760 <__multiply+0x140>)
 800865a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800865e:	f001 fdd7 	bl	800a210 <__assert_func>
 8008662:	f100 0414 	add.w	r4, r0, #20
 8008666:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800866a:	4623      	mov	r3, r4
 800866c:	2200      	movs	r2, #0
 800866e:	4573      	cmp	r3, lr
 8008670:	d320      	bcc.n	80086b4 <__multiply+0x94>
 8008672:	f107 0814 	add.w	r8, r7, #20
 8008676:	f109 0114 	add.w	r1, r9, #20
 800867a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800867e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008682:	9302      	str	r3, [sp, #8]
 8008684:	1beb      	subs	r3, r5, r7
 8008686:	3b15      	subs	r3, #21
 8008688:	f023 0303 	bic.w	r3, r3, #3
 800868c:	3304      	adds	r3, #4
 800868e:	3715      	adds	r7, #21
 8008690:	42bd      	cmp	r5, r7
 8008692:	bf38      	it	cc
 8008694:	2304      	movcc	r3, #4
 8008696:	9301      	str	r3, [sp, #4]
 8008698:	9b02      	ldr	r3, [sp, #8]
 800869a:	9103      	str	r1, [sp, #12]
 800869c:	428b      	cmp	r3, r1
 800869e:	d80c      	bhi.n	80086ba <__multiply+0x9a>
 80086a0:	2e00      	cmp	r6, #0
 80086a2:	dd03      	ble.n	80086ac <__multiply+0x8c>
 80086a4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d055      	beq.n	8008758 <__multiply+0x138>
 80086ac:	6106      	str	r6, [r0, #16]
 80086ae:	b005      	add	sp, #20
 80086b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086b4:	f843 2b04 	str.w	r2, [r3], #4
 80086b8:	e7d9      	b.n	800866e <__multiply+0x4e>
 80086ba:	f8b1 a000 	ldrh.w	sl, [r1]
 80086be:	f1ba 0f00 	cmp.w	sl, #0
 80086c2:	d01f      	beq.n	8008704 <__multiply+0xe4>
 80086c4:	46c4      	mov	ip, r8
 80086c6:	46a1      	mov	r9, r4
 80086c8:	2700      	movs	r7, #0
 80086ca:	f85c 2b04 	ldr.w	r2, [ip], #4
 80086ce:	f8d9 3000 	ldr.w	r3, [r9]
 80086d2:	fa1f fb82 	uxth.w	fp, r2
 80086d6:	b29b      	uxth	r3, r3
 80086d8:	fb0a 330b 	mla	r3, sl, fp, r3
 80086dc:	443b      	add	r3, r7
 80086de:	f8d9 7000 	ldr.w	r7, [r9]
 80086e2:	0c12      	lsrs	r2, r2, #16
 80086e4:	0c3f      	lsrs	r7, r7, #16
 80086e6:	fb0a 7202 	mla	r2, sl, r2, r7
 80086ea:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80086ee:	b29b      	uxth	r3, r3
 80086f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80086f4:	4565      	cmp	r5, ip
 80086f6:	f849 3b04 	str.w	r3, [r9], #4
 80086fa:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80086fe:	d8e4      	bhi.n	80086ca <__multiply+0xaa>
 8008700:	9b01      	ldr	r3, [sp, #4]
 8008702:	50e7      	str	r7, [r4, r3]
 8008704:	9b03      	ldr	r3, [sp, #12]
 8008706:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800870a:	3104      	adds	r1, #4
 800870c:	f1b9 0f00 	cmp.w	r9, #0
 8008710:	d020      	beq.n	8008754 <__multiply+0x134>
 8008712:	6823      	ldr	r3, [r4, #0]
 8008714:	4647      	mov	r7, r8
 8008716:	46a4      	mov	ip, r4
 8008718:	f04f 0a00 	mov.w	sl, #0
 800871c:	f8b7 b000 	ldrh.w	fp, [r7]
 8008720:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008724:	fb09 220b 	mla	r2, r9, fp, r2
 8008728:	4452      	add	r2, sl
 800872a:	b29b      	uxth	r3, r3
 800872c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008730:	f84c 3b04 	str.w	r3, [ip], #4
 8008734:	f857 3b04 	ldr.w	r3, [r7], #4
 8008738:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800873c:	f8bc 3000 	ldrh.w	r3, [ip]
 8008740:	fb09 330a 	mla	r3, r9, sl, r3
 8008744:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008748:	42bd      	cmp	r5, r7
 800874a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800874e:	d8e5      	bhi.n	800871c <__multiply+0xfc>
 8008750:	9a01      	ldr	r2, [sp, #4]
 8008752:	50a3      	str	r3, [r4, r2]
 8008754:	3404      	adds	r4, #4
 8008756:	e79f      	b.n	8008698 <__multiply+0x78>
 8008758:	3e01      	subs	r6, #1
 800875a:	e7a1      	b.n	80086a0 <__multiply+0x80>
 800875c:	0800aba5 	.word	0x0800aba5
 8008760:	0800abb6 	.word	0x0800abb6

08008764 <__pow5mult>:
 8008764:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008768:	4615      	mov	r5, r2
 800876a:	f012 0203 	ands.w	r2, r2, #3
 800876e:	4607      	mov	r7, r0
 8008770:	460e      	mov	r6, r1
 8008772:	d007      	beq.n	8008784 <__pow5mult+0x20>
 8008774:	4c25      	ldr	r4, [pc, #148]	@ (800880c <__pow5mult+0xa8>)
 8008776:	3a01      	subs	r2, #1
 8008778:	2300      	movs	r3, #0
 800877a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800877e:	f7ff fe5d 	bl	800843c <__multadd>
 8008782:	4606      	mov	r6, r0
 8008784:	10ad      	asrs	r5, r5, #2
 8008786:	d03d      	beq.n	8008804 <__pow5mult+0xa0>
 8008788:	69fc      	ldr	r4, [r7, #28]
 800878a:	b97c      	cbnz	r4, 80087ac <__pow5mult+0x48>
 800878c:	2010      	movs	r0, #16
 800878e:	f7ff fd3d 	bl	800820c <malloc>
 8008792:	4602      	mov	r2, r0
 8008794:	61f8      	str	r0, [r7, #28]
 8008796:	b928      	cbnz	r0, 80087a4 <__pow5mult+0x40>
 8008798:	4b1d      	ldr	r3, [pc, #116]	@ (8008810 <__pow5mult+0xac>)
 800879a:	481e      	ldr	r0, [pc, #120]	@ (8008814 <__pow5mult+0xb0>)
 800879c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80087a0:	f001 fd36 	bl	800a210 <__assert_func>
 80087a4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80087a8:	6004      	str	r4, [r0, #0]
 80087aa:	60c4      	str	r4, [r0, #12]
 80087ac:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80087b0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80087b4:	b94c      	cbnz	r4, 80087ca <__pow5mult+0x66>
 80087b6:	f240 2171 	movw	r1, #625	@ 0x271
 80087ba:	4638      	mov	r0, r7
 80087bc:	f7ff ff1a 	bl	80085f4 <__i2b>
 80087c0:	2300      	movs	r3, #0
 80087c2:	f8c8 0008 	str.w	r0, [r8, #8]
 80087c6:	4604      	mov	r4, r0
 80087c8:	6003      	str	r3, [r0, #0]
 80087ca:	f04f 0900 	mov.w	r9, #0
 80087ce:	07eb      	lsls	r3, r5, #31
 80087d0:	d50a      	bpl.n	80087e8 <__pow5mult+0x84>
 80087d2:	4631      	mov	r1, r6
 80087d4:	4622      	mov	r2, r4
 80087d6:	4638      	mov	r0, r7
 80087d8:	f7ff ff22 	bl	8008620 <__multiply>
 80087dc:	4631      	mov	r1, r6
 80087de:	4680      	mov	r8, r0
 80087e0:	4638      	mov	r0, r7
 80087e2:	f7ff fe09 	bl	80083f8 <_Bfree>
 80087e6:	4646      	mov	r6, r8
 80087e8:	106d      	asrs	r5, r5, #1
 80087ea:	d00b      	beq.n	8008804 <__pow5mult+0xa0>
 80087ec:	6820      	ldr	r0, [r4, #0]
 80087ee:	b938      	cbnz	r0, 8008800 <__pow5mult+0x9c>
 80087f0:	4622      	mov	r2, r4
 80087f2:	4621      	mov	r1, r4
 80087f4:	4638      	mov	r0, r7
 80087f6:	f7ff ff13 	bl	8008620 <__multiply>
 80087fa:	6020      	str	r0, [r4, #0]
 80087fc:	f8c0 9000 	str.w	r9, [r0]
 8008800:	4604      	mov	r4, r0
 8008802:	e7e4      	b.n	80087ce <__pow5mult+0x6a>
 8008804:	4630      	mov	r0, r6
 8008806:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800880a:	bf00      	nop
 800880c:	0800acc8 	.word	0x0800acc8
 8008810:	0800ab36 	.word	0x0800ab36
 8008814:	0800abb6 	.word	0x0800abb6

08008818 <__lshift>:
 8008818:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800881c:	460c      	mov	r4, r1
 800881e:	6849      	ldr	r1, [r1, #4]
 8008820:	6923      	ldr	r3, [r4, #16]
 8008822:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008826:	68a3      	ldr	r3, [r4, #8]
 8008828:	4607      	mov	r7, r0
 800882a:	4691      	mov	r9, r2
 800882c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008830:	f108 0601 	add.w	r6, r8, #1
 8008834:	42b3      	cmp	r3, r6
 8008836:	db0b      	blt.n	8008850 <__lshift+0x38>
 8008838:	4638      	mov	r0, r7
 800883a:	f7ff fd9d 	bl	8008378 <_Balloc>
 800883e:	4605      	mov	r5, r0
 8008840:	b948      	cbnz	r0, 8008856 <__lshift+0x3e>
 8008842:	4602      	mov	r2, r0
 8008844:	4b28      	ldr	r3, [pc, #160]	@ (80088e8 <__lshift+0xd0>)
 8008846:	4829      	ldr	r0, [pc, #164]	@ (80088ec <__lshift+0xd4>)
 8008848:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800884c:	f001 fce0 	bl	800a210 <__assert_func>
 8008850:	3101      	adds	r1, #1
 8008852:	005b      	lsls	r3, r3, #1
 8008854:	e7ee      	b.n	8008834 <__lshift+0x1c>
 8008856:	2300      	movs	r3, #0
 8008858:	f100 0114 	add.w	r1, r0, #20
 800885c:	f100 0210 	add.w	r2, r0, #16
 8008860:	4618      	mov	r0, r3
 8008862:	4553      	cmp	r3, sl
 8008864:	db33      	blt.n	80088ce <__lshift+0xb6>
 8008866:	6920      	ldr	r0, [r4, #16]
 8008868:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800886c:	f104 0314 	add.w	r3, r4, #20
 8008870:	f019 091f 	ands.w	r9, r9, #31
 8008874:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008878:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800887c:	d02b      	beq.n	80088d6 <__lshift+0xbe>
 800887e:	f1c9 0e20 	rsb	lr, r9, #32
 8008882:	468a      	mov	sl, r1
 8008884:	2200      	movs	r2, #0
 8008886:	6818      	ldr	r0, [r3, #0]
 8008888:	fa00 f009 	lsl.w	r0, r0, r9
 800888c:	4310      	orrs	r0, r2
 800888e:	f84a 0b04 	str.w	r0, [sl], #4
 8008892:	f853 2b04 	ldr.w	r2, [r3], #4
 8008896:	459c      	cmp	ip, r3
 8008898:	fa22 f20e 	lsr.w	r2, r2, lr
 800889c:	d8f3      	bhi.n	8008886 <__lshift+0x6e>
 800889e:	ebac 0304 	sub.w	r3, ip, r4
 80088a2:	3b15      	subs	r3, #21
 80088a4:	f023 0303 	bic.w	r3, r3, #3
 80088a8:	3304      	adds	r3, #4
 80088aa:	f104 0015 	add.w	r0, r4, #21
 80088ae:	4560      	cmp	r0, ip
 80088b0:	bf88      	it	hi
 80088b2:	2304      	movhi	r3, #4
 80088b4:	50ca      	str	r2, [r1, r3]
 80088b6:	b10a      	cbz	r2, 80088bc <__lshift+0xa4>
 80088b8:	f108 0602 	add.w	r6, r8, #2
 80088bc:	3e01      	subs	r6, #1
 80088be:	4638      	mov	r0, r7
 80088c0:	612e      	str	r6, [r5, #16]
 80088c2:	4621      	mov	r1, r4
 80088c4:	f7ff fd98 	bl	80083f8 <_Bfree>
 80088c8:	4628      	mov	r0, r5
 80088ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088ce:	f842 0f04 	str.w	r0, [r2, #4]!
 80088d2:	3301      	adds	r3, #1
 80088d4:	e7c5      	b.n	8008862 <__lshift+0x4a>
 80088d6:	3904      	subs	r1, #4
 80088d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80088dc:	f841 2f04 	str.w	r2, [r1, #4]!
 80088e0:	459c      	cmp	ip, r3
 80088e2:	d8f9      	bhi.n	80088d8 <__lshift+0xc0>
 80088e4:	e7ea      	b.n	80088bc <__lshift+0xa4>
 80088e6:	bf00      	nop
 80088e8:	0800aba5 	.word	0x0800aba5
 80088ec:	0800abb6 	.word	0x0800abb6

080088f0 <__mcmp>:
 80088f0:	690a      	ldr	r2, [r1, #16]
 80088f2:	4603      	mov	r3, r0
 80088f4:	6900      	ldr	r0, [r0, #16]
 80088f6:	1a80      	subs	r0, r0, r2
 80088f8:	b530      	push	{r4, r5, lr}
 80088fa:	d10e      	bne.n	800891a <__mcmp+0x2a>
 80088fc:	3314      	adds	r3, #20
 80088fe:	3114      	adds	r1, #20
 8008900:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008904:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008908:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800890c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008910:	4295      	cmp	r5, r2
 8008912:	d003      	beq.n	800891c <__mcmp+0x2c>
 8008914:	d205      	bcs.n	8008922 <__mcmp+0x32>
 8008916:	f04f 30ff 	mov.w	r0, #4294967295
 800891a:	bd30      	pop	{r4, r5, pc}
 800891c:	42a3      	cmp	r3, r4
 800891e:	d3f3      	bcc.n	8008908 <__mcmp+0x18>
 8008920:	e7fb      	b.n	800891a <__mcmp+0x2a>
 8008922:	2001      	movs	r0, #1
 8008924:	e7f9      	b.n	800891a <__mcmp+0x2a>
	...

08008928 <__mdiff>:
 8008928:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800892c:	4689      	mov	r9, r1
 800892e:	4606      	mov	r6, r0
 8008930:	4611      	mov	r1, r2
 8008932:	4648      	mov	r0, r9
 8008934:	4614      	mov	r4, r2
 8008936:	f7ff ffdb 	bl	80088f0 <__mcmp>
 800893a:	1e05      	subs	r5, r0, #0
 800893c:	d112      	bne.n	8008964 <__mdiff+0x3c>
 800893e:	4629      	mov	r1, r5
 8008940:	4630      	mov	r0, r6
 8008942:	f7ff fd19 	bl	8008378 <_Balloc>
 8008946:	4602      	mov	r2, r0
 8008948:	b928      	cbnz	r0, 8008956 <__mdiff+0x2e>
 800894a:	4b3f      	ldr	r3, [pc, #252]	@ (8008a48 <__mdiff+0x120>)
 800894c:	f240 2137 	movw	r1, #567	@ 0x237
 8008950:	483e      	ldr	r0, [pc, #248]	@ (8008a4c <__mdiff+0x124>)
 8008952:	f001 fc5d 	bl	800a210 <__assert_func>
 8008956:	2301      	movs	r3, #1
 8008958:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800895c:	4610      	mov	r0, r2
 800895e:	b003      	add	sp, #12
 8008960:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008964:	bfbc      	itt	lt
 8008966:	464b      	movlt	r3, r9
 8008968:	46a1      	movlt	r9, r4
 800896a:	4630      	mov	r0, r6
 800896c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008970:	bfba      	itte	lt
 8008972:	461c      	movlt	r4, r3
 8008974:	2501      	movlt	r5, #1
 8008976:	2500      	movge	r5, #0
 8008978:	f7ff fcfe 	bl	8008378 <_Balloc>
 800897c:	4602      	mov	r2, r0
 800897e:	b918      	cbnz	r0, 8008988 <__mdiff+0x60>
 8008980:	4b31      	ldr	r3, [pc, #196]	@ (8008a48 <__mdiff+0x120>)
 8008982:	f240 2145 	movw	r1, #581	@ 0x245
 8008986:	e7e3      	b.n	8008950 <__mdiff+0x28>
 8008988:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800898c:	6926      	ldr	r6, [r4, #16]
 800898e:	60c5      	str	r5, [r0, #12]
 8008990:	f109 0310 	add.w	r3, r9, #16
 8008994:	f109 0514 	add.w	r5, r9, #20
 8008998:	f104 0e14 	add.w	lr, r4, #20
 800899c:	f100 0b14 	add.w	fp, r0, #20
 80089a0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80089a4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80089a8:	9301      	str	r3, [sp, #4]
 80089aa:	46d9      	mov	r9, fp
 80089ac:	f04f 0c00 	mov.w	ip, #0
 80089b0:	9b01      	ldr	r3, [sp, #4]
 80089b2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80089b6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80089ba:	9301      	str	r3, [sp, #4]
 80089bc:	fa1f f38a 	uxth.w	r3, sl
 80089c0:	4619      	mov	r1, r3
 80089c2:	b283      	uxth	r3, r0
 80089c4:	1acb      	subs	r3, r1, r3
 80089c6:	0c00      	lsrs	r0, r0, #16
 80089c8:	4463      	add	r3, ip
 80089ca:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80089ce:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80089d2:	b29b      	uxth	r3, r3
 80089d4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80089d8:	4576      	cmp	r6, lr
 80089da:	f849 3b04 	str.w	r3, [r9], #4
 80089de:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80089e2:	d8e5      	bhi.n	80089b0 <__mdiff+0x88>
 80089e4:	1b33      	subs	r3, r6, r4
 80089e6:	3b15      	subs	r3, #21
 80089e8:	f023 0303 	bic.w	r3, r3, #3
 80089ec:	3415      	adds	r4, #21
 80089ee:	3304      	adds	r3, #4
 80089f0:	42a6      	cmp	r6, r4
 80089f2:	bf38      	it	cc
 80089f4:	2304      	movcc	r3, #4
 80089f6:	441d      	add	r5, r3
 80089f8:	445b      	add	r3, fp
 80089fa:	461e      	mov	r6, r3
 80089fc:	462c      	mov	r4, r5
 80089fe:	4544      	cmp	r4, r8
 8008a00:	d30e      	bcc.n	8008a20 <__mdiff+0xf8>
 8008a02:	f108 0103 	add.w	r1, r8, #3
 8008a06:	1b49      	subs	r1, r1, r5
 8008a08:	f021 0103 	bic.w	r1, r1, #3
 8008a0c:	3d03      	subs	r5, #3
 8008a0e:	45a8      	cmp	r8, r5
 8008a10:	bf38      	it	cc
 8008a12:	2100      	movcc	r1, #0
 8008a14:	440b      	add	r3, r1
 8008a16:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008a1a:	b191      	cbz	r1, 8008a42 <__mdiff+0x11a>
 8008a1c:	6117      	str	r7, [r2, #16]
 8008a1e:	e79d      	b.n	800895c <__mdiff+0x34>
 8008a20:	f854 1b04 	ldr.w	r1, [r4], #4
 8008a24:	46e6      	mov	lr, ip
 8008a26:	0c08      	lsrs	r0, r1, #16
 8008a28:	fa1c fc81 	uxtah	ip, ip, r1
 8008a2c:	4471      	add	r1, lr
 8008a2e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008a32:	b289      	uxth	r1, r1
 8008a34:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008a38:	f846 1b04 	str.w	r1, [r6], #4
 8008a3c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008a40:	e7dd      	b.n	80089fe <__mdiff+0xd6>
 8008a42:	3f01      	subs	r7, #1
 8008a44:	e7e7      	b.n	8008a16 <__mdiff+0xee>
 8008a46:	bf00      	nop
 8008a48:	0800aba5 	.word	0x0800aba5
 8008a4c:	0800abb6 	.word	0x0800abb6

08008a50 <__ulp>:
 8008a50:	b082      	sub	sp, #8
 8008a52:	ed8d 0b00 	vstr	d0, [sp]
 8008a56:	9a01      	ldr	r2, [sp, #4]
 8008a58:	4b0f      	ldr	r3, [pc, #60]	@ (8008a98 <__ulp+0x48>)
 8008a5a:	4013      	ands	r3, r2
 8008a5c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	dc08      	bgt.n	8008a76 <__ulp+0x26>
 8008a64:	425b      	negs	r3, r3
 8008a66:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8008a6a:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008a6e:	da04      	bge.n	8008a7a <__ulp+0x2a>
 8008a70:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008a74:	4113      	asrs	r3, r2
 8008a76:	2200      	movs	r2, #0
 8008a78:	e008      	b.n	8008a8c <__ulp+0x3c>
 8008a7a:	f1a2 0314 	sub.w	r3, r2, #20
 8008a7e:	2b1e      	cmp	r3, #30
 8008a80:	bfda      	itte	le
 8008a82:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008a86:	40da      	lsrle	r2, r3
 8008a88:	2201      	movgt	r2, #1
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	4619      	mov	r1, r3
 8008a8e:	4610      	mov	r0, r2
 8008a90:	ec41 0b10 	vmov	d0, r0, r1
 8008a94:	b002      	add	sp, #8
 8008a96:	4770      	bx	lr
 8008a98:	7ff00000 	.word	0x7ff00000

08008a9c <__b2d>:
 8008a9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008aa0:	6906      	ldr	r6, [r0, #16]
 8008aa2:	f100 0814 	add.w	r8, r0, #20
 8008aa6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008aaa:	1f37      	subs	r7, r6, #4
 8008aac:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008ab0:	4610      	mov	r0, r2
 8008ab2:	f7ff fd53 	bl	800855c <__hi0bits>
 8008ab6:	f1c0 0320 	rsb	r3, r0, #32
 8008aba:	280a      	cmp	r0, #10
 8008abc:	600b      	str	r3, [r1, #0]
 8008abe:	491b      	ldr	r1, [pc, #108]	@ (8008b2c <__b2d+0x90>)
 8008ac0:	dc15      	bgt.n	8008aee <__b2d+0x52>
 8008ac2:	f1c0 0c0b 	rsb	ip, r0, #11
 8008ac6:	fa22 f30c 	lsr.w	r3, r2, ip
 8008aca:	45b8      	cmp	r8, r7
 8008acc:	ea43 0501 	orr.w	r5, r3, r1
 8008ad0:	bf34      	ite	cc
 8008ad2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008ad6:	2300      	movcs	r3, #0
 8008ad8:	3015      	adds	r0, #21
 8008ada:	fa02 f000 	lsl.w	r0, r2, r0
 8008ade:	fa23 f30c 	lsr.w	r3, r3, ip
 8008ae2:	4303      	orrs	r3, r0
 8008ae4:	461c      	mov	r4, r3
 8008ae6:	ec45 4b10 	vmov	d0, r4, r5
 8008aea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008aee:	45b8      	cmp	r8, r7
 8008af0:	bf3a      	itte	cc
 8008af2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008af6:	f1a6 0708 	subcc.w	r7, r6, #8
 8008afa:	2300      	movcs	r3, #0
 8008afc:	380b      	subs	r0, #11
 8008afe:	d012      	beq.n	8008b26 <__b2d+0x8a>
 8008b00:	f1c0 0120 	rsb	r1, r0, #32
 8008b04:	fa23 f401 	lsr.w	r4, r3, r1
 8008b08:	4082      	lsls	r2, r0
 8008b0a:	4322      	orrs	r2, r4
 8008b0c:	4547      	cmp	r7, r8
 8008b0e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8008b12:	bf8c      	ite	hi
 8008b14:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008b18:	2200      	movls	r2, #0
 8008b1a:	4083      	lsls	r3, r0
 8008b1c:	40ca      	lsrs	r2, r1
 8008b1e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8008b22:	4313      	orrs	r3, r2
 8008b24:	e7de      	b.n	8008ae4 <__b2d+0x48>
 8008b26:	ea42 0501 	orr.w	r5, r2, r1
 8008b2a:	e7db      	b.n	8008ae4 <__b2d+0x48>
 8008b2c:	3ff00000 	.word	0x3ff00000

08008b30 <__d2b>:
 8008b30:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008b34:	460f      	mov	r7, r1
 8008b36:	2101      	movs	r1, #1
 8008b38:	ec59 8b10 	vmov	r8, r9, d0
 8008b3c:	4616      	mov	r6, r2
 8008b3e:	f7ff fc1b 	bl	8008378 <_Balloc>
 8008b42:	4604      	mov	r4, r0
 8008b44:	b930      	cbnz	r0, 8008b54 <__d2b+0x24>
 8008b46:	4602      	mov	r2, r0
 8008b48:	4b23      	ldr	r3, [pc, #140]	@ (8008bd8 <__d2b+0xa8>)
 8008b4a:	4824      	ldr	r0, [pc, #144]	@ (8008bdc <__d2b+0xac>)
 8008b4c:	f240 310f 	movw	r1, #783	@ 0x30f
 8008b50:	f001 fb5e 	bl	800a210 <__assert_func>
 8008b54:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008b58:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008b5c:	b10d      	cbz	r5, 8008b62 <__d2b+0x32>
 8008b5e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008b62:	9301      	str	r3, [sp, #4]
 8008b64:	f1b8 0300 	subs.w	r3, r8, #0
 8008b68:	d023      	beq.n	8008bb2 <__d2b+0x82>
 8008b6a:	4668      	mov	r0, sp
 8008b6c:	9300      	str	r3, [sp, #0]
 8008b6e:	f7ff fd14 	bl	800859a <__lo0bits>
 8008b72:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008b76:	b1d0      	cbz	r0, 8008bae <__d2b+0x7e>
 8008b78:	f1c0 0320 	rsb	r3, r0, #32
 8008b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8008b80:	430b      	orrs	r3, r1
 8008b82:	40c2      	lsrs	r2, r0
 8008b84:	6163      	str	r3, [r4, #20]
 8008b86:	9201      	str	r2, [sp, #4]
 8008b88:	9b01      	ldr	r3, [sp, #4]
 8008b8a:	61a3      	str	r3, [r4, #24]
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	bf0c      	ite	eq
 8008b90:	2201      	moveq	r2, #1
 8008b92:	2202      	movne	r2, #2
 8008b94:	6122      	str	r2, [r4, #16]
 8008b96:	b1a5      	cbz	r5, 8008bc2 <__d2b+0x92>
 8008b98:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008b9c:	4405      	add	r5, r0
 8008b9e:	603d      	str	r5, [r7, #0]
 8008ba0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008ba4:	6030      	str	r0, [r6, #0]
 8008ba6:	4620      	mov	r0, r4
 8008ba8:	b003      	add	sp, #12
 8008baa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008bae:	6161      	str	r1, [r4, #20]
 8008bb0:	e7ea      	b.n	8008b88 <__d2b+0x58>
 8008bb2:	a801      	add	r0, sp, #4
 8008bb4:	f7ff fcf1 	bl	800859a <__lo0bits>
 8008bb8:	9b01      	ldr	r3, [sp, #4]
 8008bba:	6163      	str	r3, [r4, #20]
 8008bbc:	3020      	adds	r0, #32
 8008bbe:	2201      	movs	r2, #1
 8008bc0:	e7e8      	b.n	8008b94 <__d2b+0x64>
 8008bc2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008bc6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008bca:	6038      	str	r0, [r7, #0]
 8008bcc:	6918      	ldr	r0, [r3, #16]
 8008bce:	f7ff fcc5 	bl	800855c <__hi0bits>
 8008bd2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008bd6:	e7e5      	b.n	8008ba4 <__d2b+0x74>
 8008bd8:	0800aba5 	.word	0x0800aba5
 8008bdc:	0800abb6 	.word	0x0800abb6

08008be0 <__ratio>:
 8008be0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008be4:	b085      	sub	sp, #20
 8008be6:	e9cd 1000 	strd	r1, r0, [sp]
 8008bea:	a902      	add	r1, sp, #8
 8008bec:	f7ff ff56 	bl	8008a9c <__b2d>
 8008bf0:	9800      	ldr	r0, [sp, #0]
 8008bf2:	a903      	add	r1, sp, #12
 8008bf4:	ec55 4b10 	vmov	r4, r5, d0
 8008bf8:	f7ff ff50 	bl	8008a9c <__b2d>
 8008bfc:	9b01      	ldr	r3, [sp, #4]
 8008bfe:	6919      	ldr	r1, [r3, #16]
 8008c00:	9b00      	ldr	r3, [sp, #0]
 8008c02:	691b      	ldr	r3, [r3, #16]
 8008c04:	1ac9      	subs	r1, r1, r3
 8008c06:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8008c0a:	1a9b      	subs	r3, r3, r2
 8008c0c:	ec5b ab10 	vmov	sl, fp, d0
 8008c10:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	bfce      	itee	gt
 8008c18:	462a      	movgt	r2, r5
 8008c1a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008c1e:	465a      	movle	r2, fp
 8008c20:	462f      	mov	r7, r5
 8008c22:	46d9      	mov	r9, fp
 8008c24:	bfcc      	ite	gt
 8008c26:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008c2a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8008c2e:	464b      	mov	r3, r9
 8008c30:	4652      	mov	r2, sl
 8008c32:	4620      	mov	r0, r4
 8008c34:	4639      	mov	r1, r7
 8008c36:	f7f7 fe29 	bl	800088c <__aeabi_ddiv>
 8008c3a:	ec41 0b10 	vmov	d0, r0, r1
 8008c3e:	b005      	add	sp, #20
 8008c40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008c44 <__copybits>:
 8008c44:	3901      	subs	r1, #1
 8008c46:	b570      	push	{r4, r5, r6, lr}
 8008c48:	1149      	asrs	r1, r1, #5
 8008c4a:	6914      	ldr	r4, [r2, #16]
 8008c4c:	3101      	adds	r1, #1
 8008c4e:	f102 0314 	add.w	r3, r2, #20
 8008c52:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008c56:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008c5a:	1f05      	subs	r5, r0, #4
 8008c5c:	42a3      	cmp	r3, r4
 8008c5e:	d30c      	bcc.n	8008c7a <__copybits+0x36>
 8008c60:	1aa3      	subs	r3, r4, r2
 8008c62:	3b11      	subs	r3, #17
 8008c64:	f023 0303 	bic.w	r3, r3, #3
 8008c68:	3211      	adds	r2, #17
 8008c6a:	42a2      	cmp	r2, r4
 8008c6c:	bf88      	it	hi
 8008c6e:	2300      	movhi	r3, #0
 8008c70:	4418      	add	r0, r3
 8008c72:	2300      	movs	r3, #0
 8008c74:	4288      	cmp	r0, r1
 8008c76:	d305      	bcc.n	8008c84 <__copybits+0x40>
 8008c78:	bd70      	pop	{r4, r5, r6, pc}
 8008c7a:	f853 6b04 	ldr.w	r6, [r3], #4
 8008c7e:	f845 6f04 	str.w	r6, [r5, #4]!
 8008c82:	e7eb      	b.n	8008c5c <__copybits+0x18>
 8008c84:	f840 3b04 	str.w	r3, [r0], #4
 8008c88:	e7f4      	b.n	8008c74 <__copybits+0x30>

08008c8a <__any_on>:
 8008c8a:	f100 0214 	add.w	r2, r0, #20
 8008c8e:	6900      	ldr	r0, [r0, #16]
 8008c90:	114b      	asrs	r3, r1, #5
 8008c92:	4298      	cmp	r0, r3
 8008c94:	b510      	push	{r4, lr}
 8008c96:	db11      	blt.n	8008cbc <__any_on+0x32>
 8008c98:	dd0a      	ble.n	8008cb0 <__any_on+0x26>
 8008c9a:	f011 011f 	ands.w	r1, r1, #31
 8008c9e:	d007      	beq.n	8008cb0 <__any_on+0x26>
 8008ca0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008ca4:	fa24 f001 	lsr.w	r0, r4, r1
 8008ca8:	fa00 f101 	lsl.w	r1, r0, r1
 8008cac:	428c      	cmp	r4, r1
 8008cae:	d10b      	bne.n	8008cc8 <__any_on+0x3e>
 8008cb0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008cb4:	4293      	cmp	r3, r2
 8008cb6:	d803      	bhi.n	8008cc0 <__any_on+0x36>
 8008cb8:	2000      	movs	r0, #0
 8008cba:	bd10      	pop	{r4, pc}
 8008cbc:	4603      	mov	r3, r0
 8008cbe:	e7f7      	b.n	8008cb0 <__any_on+0x26>
 8008cc0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008cc4:	2900      	cmp	r1, #0
 8008cc6:	d0f5      	beq.n	8008cb4 <__any_on+0x2a>
 8008cc8:	2001      	movs	r0, #1
 8008cca:	e7f6      	b.n	8008cba <__any_on+0x30>

08008ccc <sulp>:
 8008ccc:	b570      	push	{r4, r5, r6, lr}
 8008cce:	4604      	mov	r4, r0
 8008cd0:	460d      	mov	r5, r1
 8008cd2:	ec45 4b10 	vmov	d0, r4, r5
 8008cd6:	4616      	mov	r6, r2
 8008cd8:	f7ff feba 	bl	8008a50 <__ulp>
 8008cdc:	ec51 0b10 	vmov	r0, r1, d0
 8008ce0:	b17e      	cbz	r6, 8008d02 <sulp+0x36>
 8008ce2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008ce6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	dd09      	ble.n	8008d02 <sulp+0x36>
 8008cee:	051b      	lsls	r3, r3, #20
 8008cf0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008cf4:	2400      	movs	r4, #0
 8008cf6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008cfa:	4622      	mov	r2, r4
 8008cfc:	462b      	mov	r3, r5
 8008cfe:	f7f7 fc9b 	bl	8000638 <__aeabi_dmul>
 8008d02:	ec41 0b10 	vmov	d0, r0, r1
 8008d06:	bd70      	pop	{r4, r5, r6, pc}

08008d08 <_strtod_l>:
 8008d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d0c:	b09f      	sub	sp, #124	@ 0x7c
 8008d0e:	460c      	mov	r4, r1
 8008d10:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008d12:	2200      	movs	r2, #0
 8008d14:	921a      	str	r2, [sp, #104]	@ 0x68
 8008d16:	9005      	str	r0, [sp, #20]
 8008d18:	f04f 0a00 	mov.w	sl, #0
 8008d1c:	f04f 0b00 	mov.w	fp, #0
 8008d20:	460a      	mov	r2, r1
 8008d22:	9219      	str	r2, [sp, #100]	@ 0x64
 8008d24:	7811      	ldrb	r1, [r2, #0]
 8008d26:	292b      	cmp	r1, #43	@ 0x2b
 8008d28:	d04a      	beq.n	8008dc0 <_strtod_l+0xb8>
 8008d2a:	d838      	bhi.n	8008d9e <_strtod_l+0x96>
 8008d2c:	290d      	cmp	r1, #13
 8008d2e:	d832      	bhi.n	8008d96 <_strtod_l+0x8e>
 8008d30:	2908      	cmp	r1, #8
 8008d32:	d832      	bhi.n	8008d9a <_strtod_l+0x92>
 8008d34:	2900      	cmp	r1, #0
 8008d36:	d03b      	beq.n	8008db0 <_strtod_l+0xa8>
 8008d38:	2200      	movs	r2, #0
 8008d3a:	920e      	str	r2, [sp, #56]	@ 0x38
 8008d3c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008d3e:	782a      	ldrb	r2, [r5, #0]
 8008d40:	2a30      	cmp	r2, #48	@ 0x30
 8008d42:	f040 80b2 	bne.w	8008eaa <_strtod_l+0x1a2>
 8008d46:	786a      	ldrb	r2, [r5, #1]
 8008d48:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008d4c:	2a58      	cmp	r2, #88	@ 0x58
 8008d4e:	d16e      	bne.n	8008e2e <_strtod_l+0x126>
 8008d50:	9302      	str	r3, [sp, #8]
 8008d52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008d54:	9301      	str	r3, [sp, #4]
 8008d56:	ab1a      	add	r3, sp, #104	@ 0x68
 8008d58:	9300      	str	r3, [sp, #0]
 8008d5a:	4a8f      	ldr	r2, [pc, #572]	@ (8008f98 <_strtod_l+0x290>)
 8008d5c:	9805      	ldr	r0, [sp, #20]
 8008d5e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008d60:	a919      	add	r1, sp, #100	@ 0x64
 8008d62:	f001 faef 	bl	800a344 <__gethex>
 8008d66:	f010 060f 	ands.w	r6, r0, #15
 8008d6a:	4604      	mov	r4, r0
 8008d6c:	d005      	beq.n	8008d7a <_strtod_l+0x72>
 8008d6e:	2e06      	cmp	r6, #6
 8008d70:	d128      	bne.n	8008dc4 <_strtod_l+0xbc>
 8008d72:	3501      	adds	r5, #1
 8008d74:	2300      	movs	r3, #0
 8008d76:	9519      	str	r5, [sp, #100]	@ 0x64
 8008d78:	930e      	str	r3, [sp, #56]	@ 0x38
 8008d7a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	f040 858e 	bne.w	800989e <_strtod_l+0xb96>
 8008d82:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008d84:	b1cb      	cbz	r3, 8008dba <_strtod_l+0xb2>
 8008d86:	4652      	mov	r2, sl
 8008d88:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8008d8c:	ec43 2b10 	vmov	d0, r2, r3
 8008d90:	b01f      	add	sp, #124	@ 0x7c
 8008d92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d96:	2920      	cmp	r1, #32
 8008d98:	d1ce      	bne.n	8008d38 <_strtod_l+0x30>
 8008d9a:	3201      	adds	r2, #1
 8008d9c:	e7c1      	b.n	8008d22 <_strtod_l+0x1a>
 8008d9e:	292d      	cmp	r1, #45	@ 0x2d
 8008da0:	d1ca      	bne.n	8008d38 <_strtod_l+0x30>
 8008da2:	2101      	movs	r1, #1
 8008da4:	910e      	str	r1, [sp, #56]	@ 0x38
 8008da6:	1c51      	adds	r1, r2, #1
 8008da8:	9119      	str	r1, [sp, #100]	@ 0x64
 8008daa:	7852      	ldrb	r2, [r2, #1]
 8008dac:	2a00      	cmp	r2, #0
 8008dae:	d1c5      	bne.n	8008d3c <_strtod_l+0x34>
 8008db0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008db2:	9419      	str	r4, [sp, #100]	@ 0x64
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	f040 8570 	bne.w	800989a <_strtod_l+0xb92>
 8008dba:	4652      	mov	r2, sl
 8008dbc:	465b      	mov	r3, fp
 8008dbe:	e7e5      	b.n	8008d8c <_strtod_l+0x84>
 8008dc0:	2100      	movs	r1, #0
 8008dc2:	e7ef      	b.n	8008da4 <_strtod_l+0x9c>
 8008dc4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008dc6:	b13a      	cbz	r2, 8008dd8 <_strtod_l+0xd0>
 8008dc8:	2135      	movs	r1, #53	@ 0x35
 8008dca:	a81c      	add	r0, sp, #112	@ 0x70
 8008dcc:	f7ff ff3a 	bl	8008c44 <__copybits>
 8008dd0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008dd2:	9805      	ldr	r0, [sp, #20]
 8008dd4:	f7ff fb10 	bl	80083f8 <_Bfree>
 8008dd8:	3e01      	subs	r6, #1
 8008dda:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008ddc:	2e04      	cmp	r6, #4
 8008dde:	d806      	bhi.n	8008dee <_strtod_l+0xe6>
 8008de0:	e8df f006 	tbb	[pc, r6]
 8008de4:	201d0314 	.word	0x201d0314
 8008de8:	14          	.byte	0x14
 8008de9:	00          	.byte	0x00
 8008dea:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008dee:	05e1      	lsls	r1, r4, #23
 8008df0:	bf48      	it	mi
 8008df2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008df6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008dfa:	0d1b      	lsrs	r3, r3, #20
 8008dfc:	051b      	lsls	r3, r3, #20
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d1bb      	bne.n	8008d7a <_strtod_l+0x72>
 8008e02:	f7fe fb2d 	bl	8007460 <__errno>
 8008e06:	2322      	movs	r3, #34	@ 0x22
 8008e08:	6003      	str	r3, [r0, #0]
 8008e0a:	e7b6      	b.n	8008d7a <_strtod_l+0x72>
 8008e0c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008e10:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008e14:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008e18:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008e1c:	e7e7      	b.n	8008dee <_strtod_l+0xe6>
 8008e1e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8008fa0 <_strtod_l+0x298>
 8008e22:	e7e4      	b.n	8008dee <_strtod_l+0xe6>
 8008e24:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008e28:	f04f 3aff 	mov.w	sl, #4294967295
 8008e2c:	e7df      	b.n	8008dee <_strtod_l+0xe6>
 8008e2e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008e30:	1c5a      	adds	r2, r3, #1
 8008e32:	9219      	str	r2, [sp, #100]	@ 0x64
 8008e34:	785b      	ldrb	r3, [r3, #1]
 8008e36:	2b30      	cmp	r3, #48	@ 0x30
 8008e38:	d0f9      	beq.n	8008e2e <_strtod_l+0x126>
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d09d      	beq.n	8008d7a <_strtod_l+0x72>
 8008e3e:	2301      	movs	r3, #1
 8008e40:	2700      	movs	r7, #0
 8008e42:	9308      	str	r3, [sp, #32]
 8008e44:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008e46:	930c      	str	r3, [sp, #48]	@ 0x30
 8008e48:	970b      	str	r7, [sp, #44]	@ 0x2c
 8008e4a:	46b9      	mov	r9, r7
 8008e4c:	220a      	movs	r2, #10
 8008e4e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008e50:	7805      	ldrb	r5, [r0, #0]
 8008e52:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008e56:	b2d9      	uxtb	r1, r3
 8008e58:	2909      	cmp	r1, #9
 8008e5a:	d928      	bls.n	8008eae <_strtod_l+0x1a6>
 8008e5c:	494f      	ldr	r1, [pc, #316]	@ (8008f9c <_strtod_l+0x294>)
 8008e5e:	2201      	movs	r2, #1
 8008e60:	f001 f97a 	bl	800a158 <strncmp>
 8008e64:	2800      	cmp	r0, #0
 8008e66:	d032      	beq.n	8008ece <_strtod_l+0x1c6>
 8008e68:	2000      	movs	r0, #0
 8008e6a:	462a      	mov	r2, r5
 8008e6c:	900a      	str	r0, [sp, #40]	@ 0x28
 8008e6e:	464d      	mov	r5, r9
 8008e70:	4603      	mov	r3, r0
 8008e72:	2a65      	cmp	r2, #101	@ 0x65
 8008e74:	d001      	beq.n	8008e7a <_strtod_l+0x172>
 8008e76:	2a45      	cmp	r2, #69	@ 0x45
 8008e78:	d114      	bne.n	8008ea4 <_strtod_l+0x19c>
 8008e7a:	b91d      	cbnz	r5, 8008e84 <_strtod_l+0x17c>
 8008e7c:	9a08      	ldr	r2, [sp, #32]
 8008e7e:	4302      	orrs	r2, r0
 8008e80:	d096      	beq.n	8008db0 <_strtod_l+0xa8>
 8008e82:	2500      	movs	r5, #0
 8008e84:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008e86:	1c62      	adds	r2, r4, #1
 8008e88:	9219      	str	r2, [sp, #100]	@ 0x64
 8008e8a:	7862      	ldrb	r2, [r4, #1]
 8008e8c:	2a2b      	cmp	r2, #43	@ 0x2b
 8008e8e:	d07a      	beq.n	8008f86 <_strtod_l+0x27e>
 8008e90:	2a2d      	cmp	r2, #45	@ 0x2d
 8008e92:	d07e      	beq.n	8008f92 <_strtod_l+0x28a>
 8008e94:	f04f 0c00 	mov.w	ip, #0
 8008e98:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008e9c:	2909      	cmp	r1, #9
 8008e9e:	f240 8085 	bls.w	8008fac <_strtod_l+0x2a4>
 8008ea2:	9419      	str	r4, [sp, #100]	@ 0x64
 8008ea4:	f04f 0800 	mov.w	r8, #0
 8008ea8:	e0a5      	b.n	8008ff6 <_strtod_l+0x2ee>
 8008eaa:	2300      	movs	r3, #0
 8008eac:	e7c8      	b.n	8008e40 <_strtod_l+0x138>
 8008eae:	f1b9 0f08 	cmp.w	r9, #8
 8008eb2:	bfd8      	it	le
 8008eb4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8008eb6:	f100 0001 	add.w	r0, r0, #1
 8008eba:	bfda      	itte	le
 8008ebc:	fb02 3301 	mlale	r3, r2, r1, r3
 8008ec0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8008ec2:	fb02 3707 	mlagt	r7, r2, r7, r3
 8008ec6:	f109 0901 	add.w	r9, r9, #1
 8008eca:	9019      	str	r0, [sp, #100]	@ 0x64
 8008ecc:	e7bf      	b.n	8008e4e <_strtod_l+0x146>
 8008ece:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008ed0:	1c5a      	adds	r2, r3, #1
 8008ed2:	9219      	str	r2, [sp, #100]	@ 0x64
 8008ed4:	785a      	ldrb	r2, [r3, #1]
 8008ed6:	f1b9 0f00 	cmp.w	r9, #0
 8008eda:	d03b      	beq.n	8008f54 <_strtod_l+0x24c>
 8008edc:	900a      	str	r0, [sp, #40]	@ 0x28
 8008ede:	464d      	mov	r5, r9
 8008ee0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008ee4:	2b09      	cmp	r3, #9
 8008ee6:	d912      	bls.n	8008f0e <_strtod_l+0x206>
 8008ee8:	2301      	movs	r3, #1
 8008eea:	e7c2      	b.n	8008e72 <_strtod_l+0x16a>
 8008eec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008eee:	1c5a      	adds	r2, r3, #1
 8008ef0:	9219      	str	r2, [sp, #100]	@ 0x64
 8008ef2:	785a      	ldrb	r2, [r3, #1]
 8008ef4:	3001      	adds	r0, #1
 8008ef6:	2a30      	cmp	r2, #48	@ 0x30
 8008ef8:	d0f8      	beq.n	8008eec <_strtod_l+0x1e4>
 8008efa:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008efe:	2b08      	cmp	r3, #8
 8008f00:	f200 84d2 	bhi.w	80098a8 <_strtod_l+0xba0>
 8008f04:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008f06:	900a      	str	r0, [sp, #40]	@ 0x28
 8008f08:	2000      	movs	r0, #0
 8008f0a:	930c      	str	r3, [sp, #48]	@ 0x30
 8008f0c:	4605      	mov	r5, r0
 8008f0e:	3a30      	subs	r2, #48	@ 0x30
 8008f10:	f100 0301 	add.w	r3, r0, #1
 8008f14:	d018      	beq.n	8008f48 <_strtod_l+0x240>
 8008f16:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008f18:	4419      	add	r1, r3
 8008f1a:	910a      	str	r1, [sp, #40]	@ 0x28
 8008f1c:	462e      	mov	r6, r5
 8008f1e:	f04f 0e0a 	mov.w	lr, #10
 8008f22:	1c71      	adds	r1, r6, #1
 8008f24:	eba1 0c05 	sub.w	ip, r1, r5
 8008f28:	4563      	cmp	r3, ip
 8008f2a:	dc15      	bgt.n	8008f58 <_strtod_l+0x250>
 8008f2c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8008f30:	182b      	adds	r3, r5, r0
 8008f32:	2b08      	cmp	r3, #8
 8008f34:	f105 0501 	add.w	r5, r5, #1
 8008f38:	4405      	add	r5, r0
 8008f3a:	dc1a      	bgt.n	8008f72 <_strtod_l+0x26a>
 8008f3c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008f3e:	230a      	movs	r3, #10
 8008f40:	fb03 2301 	mla	r3, r3, r1, r2
 8008f44:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008f46:	2300      	movs	r3, #0
 8008f48:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008f4a:	1c51      	adds	r1, r2, #1
 8008f4c:	9119      	str	r1, [sp, #100]	@ 0x64
 8008f4e:	7852      	ldrb	r2, [r2, #1]
 8008f50:	4618      	mov	r0, r3
 8008f52:	e7c5      	b.n	8008ee0 <_strtod_l+0x1d8>
 8008f54:	4648      	mov	r0, r9
 8008f56:	e7ce      	b.n	8008ef6 <_strtod_l+0x1ee>
 8008f58:	2e08      	cmp	r6, #8
 8008f5a:	dc05      	bgt.n	8008f68 <_strtod_l+0x260>
 8008f5c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8008f5e:	fb0e f606 	mul.w	r6, lr, r6
 8008f62:	960b      	str	r6, [sp, #44]	@ 0x2c
 8008f64:	460e      	mov	r6, r1
 8008f66:	e7dc      	b.n	8008f22 <_strtod_l+0x21a>
 8008f68:	2910      	cmp	r1, #16
 8008f6a:	bfd8      	it	le
 8008f6c:	fb0e f707 	mulle.w	r7, lr, r7
 8008f70:	e7f8      	b.n	8008f64 <_strtod_l+0x25c>
 8008f72:	2b0f      	cmp	r3, #15
 8008f74:	bfdc      	itt	le
 8008f76:	230a      	movle	r3, #10
 8008f78:	fb03 2707 	mlale	r7, r3, r7, r2
 8008f7c:	e7e3      	b.n	8008f46 <_strtod_l+0x23e>
 8008f7e:	2300      	movs	r3, #0
 8008f80:	930a      	str	r3, [sp, #40]	@ 0x28
 8008f82:	2301      	movs	r3, #1
 8008f84:	e77a      	b.n	8008e7c <_strtod_l+0x174>
 8008f86:	f04f 0c00 	mov.w	ip, #0
 8008f8a:	1ca2      	adds	r2, r4, #2
 8008f8c:	9219      	str	r2, [sp, #100]	@ 0x64
 8008f8e:	78a2      	ldrb	r2, [r4, #2]
 8008f90:	e782      	b.n	8008e98 <_strtod_l+0x190>
 8008f92:	f04f 0c01 	mov.w	ip, #1
 8008f96:	e7f8      	b.n	8008f8a <_strtod_l+0x282>
 8008f98:	0800addc 	.word	0x0800addc
 8008f9c:	0800ac0f 	.word	0x0800ac0f
 8008fa0:	7ff00000 	.word	0x7ff00000
 8008fa4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008fa6:	1c51      	adds	r1, r2, #1
 8008fa8:	9119      	str	r1, [sp, #100]	@ 0x64
 8008faa:	7852      	ldrb	r2, [r2, #1]
 8008fac:	2a30      	cmp	r2, #48	@ 0x30
 8008fae:	d0f9      	beq.n	8008fa4 <_strtod_l+0x29c>
 8008fb0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008fb4:	2908      	cmp	r1, #8
 8008fb6:	f63f af75 	bhi.w	8008ea4 <_strtod_l+0x19c>
 8008fba:	3a30      	subs	r2, #48	@ 0x30
 8008fbc:	9209      	str	r2, [sp, #36]	@ 0x24
 8008fbe:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008fc0:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008fc2:	f04f 080a 	mov.w	r8, #10
 8008fc6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008fc8:	1c56      	adds	r6, r2, #1
 8008fca:	9619      	str	r6, [sp, #100]	@ 0x64
 8008fcc:	7852      	ldrb	r2, [r2, #1]
 8008fce:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008fd2:	f1be 0f09 	cmp.w	lr, #9
 8008fd6:	d939      	bls.n	800904c <_strtod_l+0x344>
 8008fd8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008fda:	1a76      	subs	r6, r6, r1
 8008fdc:	2e08      	cmp	r6, #8
 8008fde:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008fe2:	dc03      	bgt.n	8008fec <_strtod_l+0x2e4>
 8008fe4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008fe6:	4588      	cmp	r8, r1
 8008fe8:	bfa8      	it	ge
 8008fea:	4688      	movge	r8, r1
 8008fec:	f1bc 0f00 	cmp.w	ip, #0
 8008ff0:	d001      	beq.n	8008ff6 <_strtod_l+0x2ee>
 8008ff2:	f1c8 0800 	rsb	r8, r8, #0
 8008ff6:	2d00      	cmp	r5, #0
 8008ff8:	d14e      	bne.n	8009098 <_strtod_l+0x390>
 8008ffa:	9908      	ldr	r1, [sp, #32]
 8008ffc:	4308      	orrs	r0, r1
 8008ffe:	f47f aebc 	bne.w	8008d7a <_strtod_l+0x72>
 8009002:	2b00      	cmp	r3, #0
 8009004:	f47f aed4 	bne.w	8008db0 <_strtod_l+0xa8>
 8009008:	2a69      	cmp	r2, #105	@ 0x69
 800900a:	d028      	beq.n	800905e <_strtod_l+0x356>
 800900c:	dc25      	bgt.n	800905a <_strtod_l+0x352>
 800900e:	2a49      	cmp	r2, #73	@ 0x49
 8009010:	d025      	beq.n	800905e <_strtod_l+0x356>
 8009012:	2a4e      	cmp	r2, #78	@ 0x4e
 8009014:	f47f aecc 	bne.w	8008db0 <_strtod_l+0xa8>
 8009018:	499a      	ldr	r1, [pc, #616]	@ (8009284 <_strtod_l+0x57c>)
 800901a:	a819      	add	r0, sp, #100	@ 0x64
 800901c:	f001 fbb4 	bl	800a788 <__match>
 8009020:	2800      	cmp	r0, #0
 8009022:	f43f aec5 	beq.w	8008db0 <_strtod_l+0xa8>
 8009026:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009028:	781b      	ldrb	r3, [r3, #0]
 800902a:	2b28      	cmp	r3, #40	@ 0x28
 800902c:	d12e      	bne.n	800908c <_strtod_l+0x384>
 800902e:	4996      	ldr	r1, [pc, #600]	@ (8009288 <_strtod_l+0x580>)
 8009030:	aa1c      	add	r2, sp, #112	@ 0x70
 8009032:	a819      	add	r0, sp, #100	@ 0x64
 8009034:	f001 fbbc 	bl	800a7b0 <__hexnan>
 8009038:	2805      	cmp	r0, #5
 800903a:	d127      	bne.n	800908c <_strtod_l+0x384>
 800903c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800903e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8009042:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8009046:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800904a:	e696      	b.n	8008d7a <_strtod_l+0x72>
 800904c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800904e:	fb08 2101 	mla	r1, r8, r1, r2
 8009052:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8009056:	9209      	str	r2, [sp, #36]	@ 0x24
 8009058:	e7b5      	b.n	8008fc6 <_strtod_l+0x2be>
 800905a:	2a6e      	cmp	r2, #110	@ 0x6e
 800905c:	e7da      	b.n	8009014 <_strtod_l+0x30c>
 800905e:	498b      	ldr	r1, [pc, #556]	@ (800928c <_strtod_l+0x584>)
 8009060:	a819      	add	r0, sp, #100	@ 0x64
 8009062:	f001 fb91 	bl	800a788 <__match>
 8009066:	2800      	cmp	r0, #0
 8009068:	f43f aea2 	beq.w	8008db0 <_strtod_l+0xa8>
 800906c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800906e:	4988      	ldr	r1, [pc, #544]	@ (8009290 <_strtod_l+0x588>)
 8009070:	3b01      	subs	r3, #1
 8009072:	a819      	add	r0, sp, #100	@ 0x64
 8009074:	9319      	str	r3, [sp, #100]	@ 0x64
 8009076:	f001 fb87 	bl	800a788 <__match>
 800907a:	b910      	cbnz	r0, 8009082 <_strtod_l+0x37a>
 800907c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800907e:	3301      	adds	r3, #1
 8009080:	9319      	str	r3, [sp, #100]	@ 0x64
 8009082:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 80092a0 <_strtod_l+0x598>
 8009086:	f04f 0a00 	mov.w	sl, #0
 800908a:	e676      	b.n	8008d7a <_strtod_l+0x72>
 800908c:	4881      	ldr	r0, [pc, #516]	@ (8009294 <_strtod_l+0x58c>)
 800908e:	f001 f8b7 	bl	800a200 <nan>
 8009092:	ec5b ab10 	vmov	sl, fp, d0
 8009096:	e670      	b.n	8008d7a <_strtod_l+0x72>
 8009098:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800909a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800909c:	eba8 0303 	sub.w	r3, r8, r3
 80090a0:	f1b9 0f00 	cmp.w	r9, #0
 80090a4:	bf08      	it	eq
 80090a6:	46a9      	moveq	r9, r5
 80090a8:	2d10      	cmp	r5, #16
 80090aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80090ac:	462c      	mov	r4, r5
 80090ae:	bfa8      	it	ge
 80090b0:	2410      	movge	r4, #16
 80090b2:	f7f7 fa47 	bl	8000544 <__aeabi_ui2d>
 80090b6:	2d09      	cmp	r5, #9
 80090b8:	4682      	mov	sl, r0
 80090ba:	468b      	mov	fp, r1
 80090bc:	dc13      	bgt.n	80090e6 <_strtod_l+0x3de>
 80090be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	f43f ae5a 	beq.w	8008d7a <_strtod_l+0x72>
 80090c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090c8:	dd78      	ble.n	80091bc <_strtod_l+0x4b4>
 80090ca:	2b16      	cmp	r3, #22
 80090cc:	dc5f      	bgt.n	800918e <_strtod_l+0x486>
 80090ce:	4972      	ldr	r1, [pc, #456]	@ (8009298 <_strtod_l+0x590>)
 80090d0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80090d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80090d8:	4652      	mov	r2, sl
 80090da:	465b      	mov	r3, fp
 80090dc:	f7f7 faac 	bl	8000638 <__aeabi_dmul>
 80090e0:	4682      	mov	sl, r0
 80090e2:	468b      	mov	fp, r1
 80090e4:	e649      	b.n	8008d7a <_strtod_l+0x72>
 80090e6:	4b6c      	ldr	r3, [pc, #432]	@ (8009298 <_strtod_l+0x590>)
 80090e8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80090ec:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80090f0:	f7f7 faa2 	bl	8000638 <__aeabi_dmul>
 80090f4:	4682      	mov	sl, r0
 80090f6:	4638      	mov	r0, r7
 80090f8:	468b      	mov	fp, r1
 80090fa:	f7f7 fa23 	bl	8000544 <__aeabi_ui2d>
 80090fe:	4602      	mov	r2, r0
 8009100:	460b      	mov	r3, r1
 8009102:	4650      	mov	r0, sl
 8009104:	4659      	mov	r1, fp
 8009106:	f7f7 f8e1 	bl	80002cc <__adddf3>
 800910a:	2d0f      	cmp	r5, #15
 800910c:	4682      	mov	sl, r0
 800910e:	468b      	mov	fp, r1
 8009110:	ddd5      	ble.n	80090be <_strtod_l+0x3b6>
 8009112:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009114:	1b2c      	subs	r4, r5, r4
 8009116:	441c      	add	r4, r3
 8009118:	2c00      	cmp	r4, #0
 800911a:	f340 8093 	ble.w	8009244 <_strtod_l+0x53c>
 800911e:	f014 030f 	ands.w	r3, r4, #15
 8009122:	d00a      	beq.n	800913a <_strtod_l+0x432>
 8009124:	495c      	ldr	r1, [pc, #368]	@ (8009298 <_strtod_l+0x590>)
 8009126:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800912a:	4652      	mov	r2, sl
 800912c:	465b      	mov	r3, fp
 800912e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009132:	f7f7 fa81 	bl	8000638 <__aeabi_dmul>
 8009136:	4682      	mov	sl, r0
 8009138:	468b      	mov	fp, r1
 800913a:	f034 040f 	bics.w	r4, r4, #15
 800913e:	d073      	beq.n	8009228 <_strtod_l+0x520>
 8009140:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8009144:	dd49      	ble.n	80091da <_strtod_l+0x4d2>
 8009146:	2400      	movs	r4, #0
 8009148:	46a0      	mov	r8, r4
 800914a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800914c:	46a1      	mov	r9, r4
 800914e:	9a05      	ldr	r2, [sp, #20]
 8009150:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 80092a0 <_strtod_l+0x598>
 8009154:	2322      	movs	r3, #34	@ 0x22
 8009156:	6013      	str	r3, [r2, #0]
 8009158:	f04f 0a00 	mov.w	sl, #0
 800915c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800915e:	2b00      	cmp	r3, #0
 8009160:	f43f ae0b 	beq.w	8008d7a <_strtod_l+0x72>
 8009164:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009166:	9805      	ldr	r0, [sp, #20]
 8009168:	f7ff f946 	bl	80083f8 <_Bfree>
 800916c:	9805      	ldr	r0, [sp, #20]
 800916e:	4649      	mov	r1, r9
 8009170:	f7ff f942 	bl	80083f8 <_Bfree>
 8009174:	9805      	ldr	r0, [sp, #20]
 8009176:	4641      	mov	r1, r8
 8009178:	f7ff f93e 	bl	80083f8 <_Bfree>
 800917c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800917e:	9805      	ldr	r0, [sp, #20]
 8009180:	f7ff f93a 	bl	80083f8 <_Bfree>
 8009184:	9805      	ldr	r0, [sp, #20]
 8009186:	4621      	mov	r1, r4
 8009188:	f7ff f936 	bl	80083f8 <_Bfree>
 800918c:	e5f5      	b.n	8008d7a <_strtod_l+0x72>
 800918e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009190:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009194:	4293      	cmp	r3, r2
 8009196:	dbbc      	blt.n	8009112 <_strtod_l+0x40a>
 8009198:	4c3f      	ldr	r4, [pc, #252]	@ (8009298 <_strtod_l+0x590>)
 800919a:	f1c5 050f 	rsb	r5, r5, #15
 800919e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80091a2:	4652      	mov	r2, sl
 80091a4:	465b      	mov	r3, fp
 80091a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80091aa:	f7f7 fa45 	bl	8000638 <__aeabi_dmul>
 80091ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091b0:	1b5d      	subs	r5, r3, r5
 80091b2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80091b6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80091ba:	e78f      	b.n	80090dc <_strtod_l+0x3d4>
 80091bc:	3316      	adds	r3, #22
 80091be:	dba8      	blt.n	8009112 <_strtod_l+0x40a>
 80091c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80091c2:	eba3 0808 	sub.w	r8, r3, r8
 80091c6:	4b34      	ldr	r3, [pc, #208]	@ (8009298 <_strtod_l+0x590>)
 80091c8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80091cc:	e9d8 2300 	ldrd	r2, r3, [r8]
 80091d0:	4650      	mov	r0, sl
 80091d2:	4659      	mov	r1, fp
 80091d4:	f7f7 fb5a 	bl	800088c <__aeabi_ddiv>
 80091d8:	e782      	b.n	80090e0 <_strtod_l+0x3d8>
 80091da:	2300      	movs	r3, #0
 80091dc:	4f2f      	ldr	r7, [pc, #188]	@ (800929c <_strtod_l+0x594>)
 80091de:	1124      	asrs	r4, r4, #4
 80091e0:	4650      	mov	r0, sl
 80091e2:	4659      	mov	r1, fp
 80091e4:	461e      	mov	r6, r3
 80091e6:	2c01      	cmp	r4, #1
 80091e8:	dc21      	bgt.n	800922e <_strtod_l+0x526>
 80091ea:	b10b      	cbz	r3, 80091f0 <_strtod_l+0x4e8>
 80091ec:	4682      	mov	sl, r0
 80091ee:	468b      	mov	fp, r1
 80091f0:	492a      	ldr	r1, [pc, #168]	@ (800929c <_strtod_l+0x594>)
 80091f2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80091f6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80091fa:	4652      	mov	r2, sl
 80091fc:	465b      	mov	r3, fp
 80091fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009202:	f7f7 fa19 	bl	8000638 <__aeabi_dmul>
 8009206:	4b26      	ldr	r3, [pc, #152]	@ (80092a0 <_strtod_l+0x598>)
 8009208:	460a      	mov	r2, r1
 800920a:	400b      	ands	r3, r1
 800920c:	4925      	ldr	r1, [pc, #148]	@ (80092a4 <_strtod_l+0x59c>)
 800920e:	428b      	cmp	r3, r1
 8009210:	4682      	mov	sl, r0
 8009212:	d898      	bhi.n	8009146 <_strtod_l+0x43e>
 8009214:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009218:	428b      	cmp	r3, r1
 800921a:	bf86      	itte	hi
 800921c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 80092a8 <_strtod_l+0x5a0>
 8009220:	f04f 3aff 	movhi.w	sl, #4294967295
 8009224:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009228:	2300      	movs	r3, #0
 800922a:	9308      	str	r3, [sp, #32]
 800922c:	e076      	b.n	800931c <_strtod_l+0x614>
 800922e:	07e2      	lsls	r2, r4, #31
 8009230:	d504      	bpl.n	800923c <_strtod_l+0x534>
 8009232:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009236:	f7f7 f9ff 	bl	8000638 <__aeabi_dmul>
 800923a:	2301      	movs	r3, #1
 800923c:	3601      	adds	r6, #1
 800923e:	1064      	asrs	r4, r4, #1
 8009240:	3708      	adds	r7, #8
 8009242:	e7d0      	b.n	80091e6 <_strtod_l+0x4de>
 8009244:	d0f0      	beq.n	8009228 <_strtod_l+0x520>
 8009246:	4264      	negs	r4, r4
 8009248:	f014 020f 	ands.w	r2, r4, #15
 800924c:	d00a      	beq.n	8009264 <_strtod_l+0x55c>
 800924e:	4b12      	ldr	r3, [pc, #72]	@ (8009298 <_strtod_l+0x590>)
 8009250:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009254:	4650      	mov	r0, sl
 8009256:	4659      	mov	r1, fp
 8009258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800925c:	f7f7 fb16 	bl	800088c <__aeabi_ddiv>
 8009260:	4682      	mov	sl, r0
 8009262:	468b      	mov	fp, r1
 8009264:	1124      	asrs	r4, r4, #4
 8009266:	d0df      	beq.n	8009228 <_strtod_l+0x520>
 8009268:	2c1f      	cmp	r4, #31
 800926a:	dd1f      	ble.n	80092ac <_strtod_l+0x5a4>
 800926c:	2400      	movs	r4, #0
 800926e:	46a0      	mov	r8, r4
 8009270:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009272:	46a1      	mov	r9, r4
 8009274:	9a05      	ldr	r2, [sp, #20]
 8009276:	2322      	movs	r3, #34	@ 0x22
 8009278:	f04f 0a00 	mov.w	sl, #0
 800927c:	f04f 0b00 	mov.w	fp, #0
 8009280:	6013      	str	r3, [r2, #0]
 8009282:	e76b      	b.n	800915c <_strtod_l+0x454>
 8009284:	0800aafd 	.word	0x0800aafd
 8009288:	0800adc8 	.word	0x0800adc8
 800928c:	0800aaf5 	.word	0x0800aaf5
 8009290:	0800ab2c 	.word	0x0800ab2c
 8009294:	0800ac65 	.word	0x0800ac65
 8009298:	0800ad00 	.word	0x0800ad00
 800929c:	0800acd8 	.word	0x0800acd8
 80092a0:	7ff00000 	.word	0x7ff00000
 80092a4:	7ca00000 	.word	0x7ca00000
 80092a8:	7fefffff 	.word	0x7fefffff
 80092ac:	f014 0310 	ands.w	r3, r4, #16
 80092b0:	bf18      	it	ne
 80092b2:	236a      	movne	r3, #106	@ 0x6a
 80092b4:	4ea9      	ldr	r6, [pc, #676]	@ (800955c <_strtod_l+0x854>)
 80092b6:	9308      	str	r3, [sp, #32]
 80092b8:	4650      	mov	r0, sl
 80092ba:	4659      	mov	r1, fp
 80092bc:	2300      	movs	r3, #0
 80092be:	07e7      	lsls	r7, r4, #31
 80092c0:	d504      	bpl.n	80092cc <_strtod_l+0x5c4>
 80092c2:	e9d6 2300 	ldrd	r2, r3, [r6]
 80092c6:	f7f7 f9b7 	bl	8000638 <__aeabi_dmul>
 80092ca:	2301      	movs	r3, #1
 80092cc:	1064      	asrs	r4, r4, #1
 80092ce:	f106 0608 	add.w	r6, r6, #8
 80092d2:	d1f4      	bne.n	80092be <_strtod_l+0x5b6>
 80092d4:	b10b      	cbz	r3, 80092da <_strtod_l+0x5d2>
 80092d6:	4682      	mov	sl, r0
 80092d8:	468b      	mov	fp, r1
 80092da:	9b08      	ldr	r3, [sp, #32]
 80092dc:	b1b3      	cbz	r3, 800930c <_strtod_l+0x604>
 80092de:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80092e2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	4659      	mov	r1, fp
 80092ea:	dd0f      	ble.n	800930c <_strtod_l+0x604>
 80092ec:	2b1f      	cmp	r3, #31
 80092ee:	dd56      	ble.n	800939e <_strtod_l+0x696>
 80092f0:	2b34      	cmp	r3, #52	@ 0x34
 80092f2:	bfde      	ittt	le
 80092f4:	f04f 33ff 	movle.w	r3, #4294967295
 80092f8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80092fc:	4093      	lslle	r3, r2
 80092fe:	f04f 0a00 	mov.w	sl, #0
 8009302:	bfcc      	ite	gt
 8009304:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009308:	ea03 0b01 	andle.w	fp, r3, r1
 800930c:	2200      	movs	r2, #0
 800930e:	2300      	movs	r3, #0
 8009310:	4650      	mov	r0, sl
 8009312:	4659      	mov	r1, fp
 8009314:	f7f7 fbf8 	bl	8000b08 <__aeabi_dcmpeq>
 8009318:	2800      	cmp	r0, #0
 800931a:	d1a7      	bne.n	800926c <_strtod_l+0x564>
 800931c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800931e:	9300      	str	r3, [sp, #0]
 8009320:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009322:	9805      	ldr	r0, [sp, #20]
 8009324:	462b      	mov	r3, r5
 8009326:	464a      	mov	r2, r9
 8009328:	f7ff f8ce 	bl	80084c8 <__s2b>
 800932c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800932e:	2800      	cmp	r0, #0
 8009330:	f43f af09 	beq.w	8009146 <_strtod_l+0x43e>
 8009334:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009336:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009338:	2a00      	cmp	r2, #0
 800933a:	eba3 0308 	sub.w	r3, r3, r8
 800933e:	bfa8      	it	ge
 8009340:	2300      	movge	r3, #0
 8009342:	9312      	str	r3, [sp, #72]	@ 0x48
 8009344:	2400      	movs	r4, #0
 8009346:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800934a:	9316      	str	r3, [sp, #88]	@ 0x58
 800934c:	46a0      	mov	r8, r4
 800934e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009350:	9805      	ldr	r0, [sp, #20]
 8009352:	6859      	ldr	r1, [r3, #4]
 8009354:	f7ff f810 	bl	8008378 <_Balloc>
 8009358:	4681      	mov	r9, r0
 800935a:	2800      	cmp	r0, #0
 800935c:	f43f aef7 	beq.w	800914e <_strtod_l+0x446>
 8009360:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009362:	691a      	ldr	r2, [r3, #16]
 8009364:	3202      	adds	r2, #2
 8009366:	f103 010c 	add.w	r1, r3, #12
 800936a:	0092      	lsls	r2, r2, #2
 800936c:	300c      	adds	r0, #12
 800936e:	f000 ff37 	bl	800a1e0 <memcpy>
 8009372:	ec4b ab10 	vmov	d0, sl, fp
 8009376:	9805      	ldr	r0, [sp, #20]
 8009378:	aa1c      	add	r2, sp, #112	@ 0x70
 800937a:	a91b      	add	r1, sp, #108	@ 0x6c
 800937c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009380:	f7ff fbd6 	bl	8008b30 <__d2b>
 8009384:	901a      	str	r0, [sp, #104]	@ 0x68
 8009386:	2800      	cmp	r0, #0
 8009388:	f43f aee1 	beq.w	800914e <_strtod_l+0x446>
 800938c:	9805      	ldr	r0, [sp, #20]
 800938e:	2101      	movs	r1, #1
 8009390:	f7ff f930 	bl	80085f4 <__i2b>
 8009394:	4680      	mov	r8, r0
 8009396:	b948      	cbnz	r0, 80093ac <_strtod_l+0x6a4>
 8009398:	f04f 0800 	mov.w	r8, #0
 800939c:	e6d7      	b.n	800914e <_strtod_l+0x446>
 800939e:	f04f 32ff 	mov.w	r2, #4294967295
 80093a2:	fa02 f303 	lsl.w	r3, r2, r3
 80093a6:	ea03 0a0a 	and.w	sl, r3, sl
 80093aa:	e7af      	b.n	800930c <_strtod_l+0x604>
 80093ac:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80093ae:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80093b0:	2d00      	cmp	r5, #0
 80093b2:	bfab      	itete	ge
 80093b4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80093b6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80093b8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80093ba:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80093bc:	bfac      	ite	ge
 80093be:	18ef      	addge	r7, r5, r3
 80093c0:	1b5e      	sublt	r6, r3, r5
 80093c2:	9b08      	ldr	r3, [sp, #32]
 80093c4:	1aed      	subs	r5, r5, r3
 80093c6:	4415      	add	r5, r2
 80093c8:	4b65      	ldr	r3, [pc, #404]	@ (8009560 <_strtod_l+0x858>)
 80093ca:	3d01      	subs	r5, #1
 80093cc:	429d      	cmp	r5, r3
 80093ce:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80093d2:	da50      	bge.n	8009476 <_strtod_l+0x76e>
 80093d4:	1b5b      	subs	r3, r3, r5
 80093d6:	2b1f      	cmp	r3, #31
 80093d8:	eba2 0203 	sub.w	r2, r2, r3
 80093dc:	f04f 0101 	mov.w	r1, #1
 80093e0:	dc3d      	bgt.n	800945e <_strtod_l+0x756>
 80093e2:	fa01 f303 	lsl.w	r3, r1, r3
 80093e6:	9313      	str	r3, [sp, #76]	@ 0x4c
 80093e8:	2300      	movs	r3, #0
 80093ea:	9310      	str	r3, [sp, #64]	@ 0x40
 80093ec:	18bd      	adds	r5, r7, r2
 80093ee:	9b08      	ldr	r3, [sp, #32]
 80093f0:	42af      	cmp	r7, r5
 80093f2:	4416      	add	r6, r2
 80093f4:	441e      	add	r6, r3
 80093f6:	463b      	mov	r3, r7
 80093f8:	bfa8      	it	ge
 80093fa:	462b      	movge	r3, r5
 80093fc:	42b3      	cmp	r3, r6
 80093fe:	bfa8      	it	ge
 8009400:	4633      	movge	r3, r6
 8009402:	2b00      	cmp	r3, #0
 8009404:	bfc2      	ittt	gt
 8009406:	1aed      	subgt	r5, r5, r3
 8009408:	1af6      	subgt	r6, r6, r3
 800940a:	1aff      	subgt	r7, r7, r3
 800940c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800940e:	2b00      	cmp	r3, #0
 8009410:	dd16      	ble.n	8009440 <_strtod_l+0x738>
 8009412:	4641      	mov	r1, r8
 8009414:	9805      	ldr	r0, [sp, #20]
 8009416:	461a      	mov	r2, r3
 8009418:	f7ff f9a4 	bl	8008764 <__pow5mult>
 800941c:	4680      	mov	r8, r0
 800941e:	2800      	cmp	r0, #0
 8009420:	d0ba      	beq.n	8009398 <_strtod_l+0x690>
 8009422:	4601      	mov	r1, r0
 8009424:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009426:	9805      	ldr	r0, [sp, #20]
 8009428:	f7ff f8fa 	bl	8008620 <__multiply>
 800942c:	900a      	str	r0, [sp, #40]	@ 0x28
 800942e:	2800      	cmp	r0, #0
 8009430:	f43f ae8d 	beq.w	800914e <_strtod_l+0x446>
 8009434:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009436:	9805      	ldr	r0, [sp, #20]
 8009438:	f7fe ffde 	bl	80083f8 <_Bfree>
 800943c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800943e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009440:	2d00      	cmp	r5, #0
 8009442:	dc1d      	bgt.n	8009480 <_strtod_l+0x778>
 8009444:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009446:	2b00      	cmp	r3, #0
 8009448:	dd23      	ble.n	8009492 <_strtod_l+0x78a>
 800944a:	4649      	mov	r1, r9
 800944c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800944e:	9805      	ldr	r0, [sp, #20]
 8009450:	f7ff f988 	bl	8008764 <__pow5mult>
 8009454:	4681      	mov	r9, r0
 8009456:	b9e0      	cbnz	r0, 8009492 <_strtod_l+0x78a>
 8009458:	f04f 0900 	mov.w	r9, #0
 800945c:	e677      	b.n	800914e <_strtod_l+0x446>
 800945e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009462:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009466:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800946a:	35e2      	adds	r5, #226	@ 0xe2
 800946c:	fa01 f305 	lsl.w	r3, r1, r5
 8009470:	9310      	str	r3, [sp, #64]	@ 0x40
 8009472:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009474:	e7ba      	b.n	80093ec <_strtod_l+0x6e4>
 8009476:	2300      	movs	r3, #0
 8009478:	9310      	str	r3, [sp, #64]	@ 0x40
 800947a:	2301      	movs	r3, #1
 800947c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800947e:	e7b5      	b.n	80093ec <_strtod_l+0x6e4>
 8009480:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009482:	9805      	ldr	r0, [sp, #20]
 8009484:	462a      	mov	r2, r5
 8009486:	f7ff f9c7 	bl	8008818 <__lshift>
 800948a:	901a      	str	r0, [sp, #104]	@ 0x68
 800948c:	2800      	cmp	r0, #0
 800948e:	d1d9      	bne.n	8009444 <_strtod_l+0x73c>
 8009490:	e65d      	b.n	800914e <_strtod_l+0x446>
 8009492:	2e00      	cmp	r6, #0
 8009494:	dd07      	ble.n	80094a6 <_strtod_l+0x79e>
 8009496:	4649      	mov	r1, r9
 8009498:	9805      	ldr	r0, [sp, #20]
 800949a:	4632      	mov	r2, r6
 800949c:	f7ff f9bc 	bl	8008818 <__lshift>
 80094a0:	4681      	mov	r9, r0
 80094a2:	2800      	cmp	r0, #0
 80094a4:	d0d8      	beq.n	8009458 <_strtod_l+0x750>
 80094a6:	2f00      	cmp	r7, #0
 80094a8:	dd08      	ble.n	80094bc <_strtod_l+0x7b4>
 80094aa:	4641      	mov	r1, r8
 80094ac:	9805      	ldr	r0, [sp, #20]
 80094ae:	463a      	mov	r2, r7
 80094b0:	f7ff f9b2 	bl	8008818 <__lshift>
 80094b4:	4680      	mov	r8, r0
 80094b6:	2800      	cmp	r0, #0
 80094b8:	f43f ae49 	beq.w	800914e <_strtod_l+0x446>
 80094bc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80094be:	9805      	ldr	r0, [sp, #20]
 80094c0:	464a      	mov	r2, r9
 80094c2:	f7ff fa31 	bl	8008928 <__mdiff>
 80094c6:	4604      	mov	r4, r0
 80094c8:	2800      	cmp	r0, #0
 80094ca:	f43f ae40 	beq.w	800914e <_strtod_l+0x446>
 80094ce:	68c3      	ldr	r3, [r0, #12]
 80094d0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80094d2:	2300      	movs	r3, #0
 80094d4:	60c3      	str	r3, [r0, #12]
 80094d6:	4641      	mov	r1, r8
 80094d8:	f7ff fa0a 	bl	80088f0 <__mcmp>
 80094dc:	2800      	cmp	r0, #0
 80094de:	da45      	bge.n	800956c <_strtod_l+0x864>
 80094e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80094e2:	ea53 030a 	orrs.w	r3, r3, sl
 80094e6:	d16b      	bne.n	80095c0 <_strtod_l+0x8b8>
 80094e8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d167      	bne.n	80095c0 <_strtod_l+0x8b8>
 80094f0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80094f4:	0d1b      	lsrs	r3, r3, #20
 80094f6:	051b      	lsls	r3, r3, #20
 80094f8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80094fc:	d960      	bls.n	80095c0 <_strtod_l+0x8b8>
 80094fe:	6963      	ldr	r3, [r4, #20]
 8009500:	b913      	cbnz	r3, 8009508 <_strtod_l+0x800>
 8009502:	6923      	ldr	r3, [r4, #16]
 8009504:	2b01      	cmp	r3, #1
 8009506:	dd5b      	ble.n	80095c0 <_strtod_l+0x8b8>
 8009508:	4621      	mov	r1, r4
 800950a:	2201      	movs	r2, #1
 800950c:	9805      	ldr	r0, [sp, #20]
 800950e:	f7ff f983 	bl	8008818 <__lshift>
 8009512:	4641      	mov	r1, r8
 8009514:	4604      	mov	r4, r0
 8009516:	f7ff f9eb 	bl	80088f0 <__mcmp>
 800951a:	2800      	cmp	r0, #0
 800951c:	dd50      	ble.n	80095c0 <_strtod_l+0x8b8>
 800951e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009522:	9a08      	ldr	r2, [sp, #32]
 8009524:	0d1b      	lsrs	r3, r3, #20
 8009526:	051b      	lsls	r3, r3, #20
 8009528:	2a00      	cmp	r2, #0
 800952a:	d06a      	beq.n	8009602 <_strtod_l+0x8fa>
 800952c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009530:	d867      	bhi.n	8009602 <_strtod_l+0x8fa>
 8009532:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009536:	f67f ae9d 	bls.w	8009274 <_strtod_l+0x56c>
 800953a:	4b0a      	ldr	r3, [pc, #40]	@ (8009564 <_strtod_l+0x85c>)
 800953c:	4650      	mov	r0, sl
 800953e:	4659      	mov	r1, fp
 8009540:	2200      	movs	r2, #0
 8009542:	f7f7 f879 	bl	8000638 <__aeabi_dmul>
 8009546:	4b08      	ldr	r3, [pc, #32]	@ (8009568 <_strtod_l+0x860>)
 8009548:	400b      	ands	r3, r1
 800954a:	4682      	mov	sl, r0
 800954c:	468b      	mov	fp, r1
 800954e:	2b00      	cmp	r3, #0
 8009550:	f47f ae08 	bne.w	8009164 <_strtod_l+0x45c>
 8009554:	9a05      	ldr	r2, [sp, #20]
 8009556:	2322      	movs	r3, #34	@ 0x22
 8009558:	6013      	str	r3, [r2, #0]
 800955a:	e603      	b.n	8009164 <_strtod_l+0x45c>
 800955c:	0800adf0 	.word	0x0800adf0
 8009560:	fffffc02 	.word	0xfffffc02
 8009564:	39500000 	.word	0x39500000
 8009568:	7ff00000 	.word	0x7ff00000
 800956c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009570:	d165      	bne.n	800963e <_strtod_l+0x936>
 8009572:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009574:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009578:	b35a      	cbz	r2, 80095d2 <_strtod_l+0x8ca>
 800957a:	4a9f      	ldr	r2, [pc, #636]	@ (80097f8 <_strtod_l+0xaf0>)
 800957c:	4293      	cmp	r3, r2
 800957e:	d12b      	bne.n	80095d8 <_strtod_l+0x8d0>
 8009580:	9b08      	ldr	r3, [sp, #32]
 8009582:	4651      	mov	r1, sl
 8009584:	b303      	cbz	r3, 80095c8 <_strtod_l+0x8c0>
 8009586:	4b9d      	ldr	r3, [pc, #628]	@ (80097fc <_strtod_l+0xaf4>)
 8009588:	465a      	mov	r2, fp
 800958a:	4013      	ands	r3, r2
 800958c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009590:	f04f 32ff 	mov.w	r2, #4294967295
 8009594:	d81b      	bhi.n	80095ce <_strtod_l+0x8c6>
 8009596:	0d1b      	lsrs	r3, r3, #20
 8009598:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800959c:	fa02 f303 	lsl.w	r3, r2, r3
 80095a0:	4299      	cmp	r1, r3
 80095a2:	d119      	bne.n	80095d8 <_strtod_l+0x8d0>
 80095a4:	4b96      	ldr	r3, [pc, #600]	@ (8009800 <_strtod_l+0xaf8>)
 80095a6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80095a8:	429a      	cmp	r2, r3
 80095aa:	d102      	bne.n	80095b2 <_strtod_l+0x8aa>
 80095ac:	3101      	adds	r1, #1
 80095ae:	f43f adce 	beq.w	800914e <_strtod_l+0x446>
 80095b2:	4b92      	ldr	r3, [pc, #584]	@ (80097fc <_strtod_l+0xaf4>)
 80095b4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80095b6:	401a      	ands	r2, r3
 80095b8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80095bc:	f04f 0a00 	mov.w	sl, #0
 80095c0:	9b08      	ldr	r3, [sp, #32]
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d1b9      	bne.n	800953a <_strtod_l+0x832>
 80095c6:	e5cd      	b.n	8009164 <_strtod_l+0x45c>
 80095c8:	f04f 33ff 	mov.w	r3, #4294967295
 80095cc:	e7e8      	b.n	80095a0 <_strtod_l+0x898>
 80095ce:	4613      	mov	r3, r2
 80095d0:	e7e6      	b.n	80095a0 <_strtod_l+0x898>
 80095d2:	ea53 030a 	orrs.w	r3, r3, sl
 80095d6:	d0a2      	beq.n	800951e <_strtod_l+0x816>
 80095d8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80095da:	b1db      	cbz	r3, 8009614 <_strtod_l+0x90c>
 80095dc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80095de:	4213      	tst	r3, r2
 80095e0:	d0ee      	beq.n	80095c0 <_strtod_l+0x8b8>
 80095e2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80095e4:	9a08      	ldr	r2, [sp, #32]
 80095e6:	4650      	mov	r0, sl
 80095e8:	4659      	mov	r1, fp
 80095ea:	b1bb      	cbz	r3, 800961c <_strtod_l+0x914>
 80095ec:	f7ff fb6e 	bl	8008ccc <sulp>
 80095f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80095f4:	ec53 2b10 	vmov	r2, r3, d0
 80095f8:	f7f6 fe68 	bl	80002cc <__adddf3>
 80095fc:	4682      	mov	sl, r0
 80095fe:	468b      	mov	fp, r1
 8009600:	e7de      	b.n	80095c0 <_strtod_l+0x8b8>
 8009602:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009606:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800960a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800960e:	f04f 3aff 	mov.w	sl, #4294967295
 8009612:	e7d5      	b.n	80095c0 <_strtod_l+0x8b8>
 8009614:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009616:	ea13 0f0a 	tst.w	r3, sl
 800961a:	e7e1      	b.n	80095e0 <_strtod_l+0x8d8>
 800961c:	f7ff fb56 	bl	8008ccc <sulp>
 8009620:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009624:	ec53 2b10 	vmov	r2, r3, d0
 8009628:	f7f6 fe4e 	bl	80002c8 <__aeabi_dsub>
 800962c:	2200      	movs	r2, #0
 800962e:	2300      	movs	r3, #0
 8009630:	4682      	mov	sl, r0
 8009632:	468b      	mov	fp, r1
 8009634:	f7f7 fa68 	bl	8000b08 <__aeabi_dcmpeq>
 8009638:	2800      	cmp	r0, #0
 800963a:	d0c1      	beq.n	80095c0 <_strtod_l+0x8b8>
 800963c:	e61a      	b.n	8009274 <_strtod_l+0x56c>
 800963e:	4641      	mov	r1, r8
 8009640:	4620      	mov	r0, r4
 8009642:	f7ff facd 	bl	8008be0 <__ratio>
 8009646:	ec57 6b10 	vmov	r6, r7, d0
 800964a:	2200      	movs	r2, #0
 800964c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009650:	4630      	mov	r0, r6
 8009652:	4639      	mov	r1, r7
 8009654:	f7f7 fa6c 	bl	8000b30 <__aeabi_dcmple>
 8009658:	2800      	cmp	r0, #0
 800965a:	d06f      	beq.n	800973c <_strtod_l+0xa34>
 800965c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800965e:	2b00      	cmp	r3, #0
 8009660:	d17a      	bne.n	8009758 <_strtod_l+0xa50>
 8009662:	f1ba 0f00 	cmp.w	sl, #0
 8009666:	d158      	bne.n	800971a <_strtod_l+0xa12>
 8009668:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800966a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800966e:	2b00      	cmp	r3, #0
 8009670:	d15a      	bne.n	8009728 <_strtod_l+0xa20>
 8009672:	4b64      	ldr	r3, [pc, #400]	@ (8009804 <_strtod_l+0xafc>)
 8009674:	2200      	movs	r2, #0
 8009676:	4630      	mov	r0, r6
 8009678:	4639      	mov	r1, r7
 800967a:	f7f7 fa4f 	bl	8000b1c <__aeabi_dcmplt>
 800967e:	2800      	cmp	r0, #0
 8009680:	d159      	bne.n	8009736 <_strtod_l+0xa2e>
 8009682:	4630      	mov	r0, r6
 8009684:	4639      	mov	r1, r7
 8009686:	4b60      	ldr	r3, [pc, #384]	@ (8009808 <_strtod_l+0xb00>)
 8009688:	2200      	movs	r2, #0
 800968a:	f7f6 ffd5 	bl	8000638 <__aeabi_dmul>
 800968e:	4606      	mov	r6, r0
 8009690:	460f      	mov	r7, r1
 8009692:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009696:	9606      	str	r6, [sp, #24]
 8009698:	9307      	str	r3, [sp, #28]
 800969a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800969e:	4d57      	ldr	r5, [pc, #348]	@ (80097fc <_strtod_l+0xaf4>)
 80096a0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80096a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80096a6:	401d      	ands	r5, r3
 80096a8:	4b58      	ldr	r3, [pc, #352]	@ (800980c <_strtod_l+0xb04>)
 80096aa:	429d      	cmp	r5, r3
 80096ac:	f040 80b2 	bne.w	8009814 <_strtod_l+0xb0c>
 80096b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80096b2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80096b6:	ec4b ab10 	vmov	d0, sl, fp
 80096ba:	f7ff f9c9 	bl	8008a50 <__ulp>
 80096be:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80096c2:	ec51 0b10 	vmov	r0, r1, d0
 80096c6:	f7f6 ffb7 	bl	8000638 <__aeabi_dmul>
 80096ca:	4652      	mov	r2, sl
 80096cc:	465b      	mov	r3, fp
 80096ce:	f7f6 fdfd 	bl	80002cc <__adddf3>
 80096d2:	460b      	mov	r3, r1
 80096d4:	4949      	ldr	r1, [pc, #292]	@ (80097fc <_strtod_l+0xaf4>)
 80096d6:	4a4e      	ldr	r2, [pc, #312]	@ (8009810 <_strtod_l+0xb08>)
 80096d8:	4019      	ands	r1, r3
 80096da:	4291      	cmp	r1, r2
 80096dc:	4682      	mov	sl, r0
 80096de:	d942      	bls.n	8009766 <_strtod_l+0xa5e>
 80096e0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80096e2:	4b47      	ldr	r3, [pc, #284]	@ (8009800 <_strtod_l+0xaf8>)
 80096e4:	429a      	cmp	r2, r3
 80096e6:	d103      	bne.n	80096f0 <_strtod_l+0x9e8>
 80096e8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80096ea:	3301      	adds	r3, #1
 80096ec:	f43f ad2f 	beq.w	800914e <_strtod_l+0x446>
 80096f0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009800 <_strtod_l+0xaf8>
 80096f4:	f04f 3aff 	mov.w	sl, #4294967295
 80096f8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80096fa:	9805      	ldr	r0, [sp, #20]
 80096fc:	f7fe fe7c 	bl	80083f8 <_Bfree>
 8009700:	9805      	ldr	r0, [sp, #20]
 8009702:	4649      	mov	r1, r9
 8009704:	f7fe fe78 	bl	80083f8 <_Bfree>
 8009708:	9805      	ldr	r0, [sp, #20]
 800970a:	4641      	mov	r1, r8
 800970c:	f7fe fe74 	bl	80083f8 <_Bfree>
 8009710:	9805      	ldr	r0, [sp, #20]
 8009712:	4621      	mov	r1, r4
 8009714:	f7fe fe70 	bl	80083f8 <_Bfree>
 8009718:	e619      	b.n	800934e <_strtod_l+0x646>
 800971a:	f1ba 0f01 	cmp.w	sl, #1
 800971e:	d103      	bne.n	8009728 <_strtod_l+0xa20>
 8009720:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009722:	2b00      	cmp	r3, #0
 8009724:	f43f ada6 	beq.w	8009274 <_strtod_l+0x56c>
 8009728:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80097d8 <_strtod_l+0xad0>
 800972c:	4f35      	ldr	r7, [pc, #212]	@ (8009804 <_strtod_l+0xafc>)
 800972e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009732:	2600      	movs	r6, #0
 8009734:	e7b1      	b.n	800969a <_strtod_l+0x992>
 8009736:	4f34      	ldr	r7, [pc, #208]	@ (8009808 <_strtod_l+0xb00>)
 8009738:	2600      	movs	r6, #0
 800973a:	e7aa      	b.n	8009692 <_strtod_l+0x98a>
 800973c:	4b32      	ldr	r3, [pc, #200]	@ (8009808 <_strtod_l+0xb00>)
 800973e:	4630      	mov	r0, r6
 8009740:	4639      	mov	r1, r7
 8009742:	2200      	movs	r2, #0
 8009744:	f7f6 ff78 	bl	8000638 <__aeabi_dmul>
 8009748:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800974a:	4606      	mov	r6, r0
 800974c:	460f      	mov	r7, r1
 800974e:	2b00      	cmp	r3, #0
 8009750:	d09f      	beq.n	8009692 <_strtod_l+0x98a>
 8009752:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009756:	e7a0      	b.n	800969a <_strtod_l+0x992>
 8009758:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80097e0 <_strtod_l+0xad8>
 800975c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009760:	ec57 6b17 	vmov	r6, r7, d7
 8009764:	e799      	b.n	800969a <_strtod_l+0x992>
 8009766:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800976a:	9b08      	ldr	r3, [sp, #32]
 800976c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009770:	2b00      	cmp	r3, #0
 8009772:	d1c1      	bne.n	80096f8 <_strtod_l+0x9f0>
 8009774:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009778:	0d1b      	lsrs	r3, r3, #20
 800977a:	051b      	lsls	r3, r3, #20
 800977c:	429d      	cmp	r5, r3
 800977e:	d1bb      	bne.n	80096f8 <_strtod_l+0x9f0>
 8009780:	4630      	mov	r0, r6
 8009782:	4639      	mov	r1, r7
 8009784:	f7f7 fab8 	bl	8000cf8 <__aeabi_d2lz>
 8009788:	f7f6 ff28 	bl	80005dc <__aeabi_l2d>
 800978c:	4602      	mov	r2, r0
 800978e:	460b      	mov	r3, r1
 8009790:	4630      	mov	r0, r6
 8009792:	4639      	mov	r1, r7
 8009794:	f7f6 fd98 	bl	80002c8 <__aeabi_dsub>
 8009798:	460b      	mov	r3, r1
 800979a:	4602      	mov	r2, r0
 800979c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80097a0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80097a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80097a6:	ea46 060a 	orr.w	r6, r6, sl
 80097aa:	431e      	orrs	r6, r3
 80097ac:	d06f      	beq.n	800988e <_strtod_l+0xb86>
 80097ae:	a30e      	add	r3, pc, #56	@ (adr r3, 80097e8 <_strtod_l+0xae0>)
 80097b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097b4:	f7f7 f9b2 	bl	8000b1c <__aeabi_dcmplt>
 80097b8:	2800      	cmp	r0, #0
 80097ba:	f47f acd3 	bne.w	8009164 <_strtod_l+0x45c>
 80097be:	a30c      	add	r3, pc, #48	@ (adr r3, 80097f0 <_strtod_l+0xae8>)
 80097c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097c4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80097c8:	f7f7 f9c6 	bl	8000b58 <__aeabi_dcmpgt>
 80097cc:	2800      	cmp	r0, #0
 80097ce:	d093      	beq.n	80096f8 <_strtod_l+0x9f0>
 80097d0:	e4c8      	b.n	8009164 <_strtod_l+0x45c>
 80097d2:	bf00      	nop
 80097d4:	f3af 8000 	nop.w
 80097d8:	00000000 	.word	0x00000000
 80097dc:	bff00000 	.word	0xbff00000
 80097e0:	00000000 	.word	0x00000000
 80097e4:	3ff00000 	.word	0x3ff00000
 80097e8:	94a03595 	.word	0x94a03595
 80097ec:	3fdfffff 	.word	0x3fdfffff
 80097f0:	35afe535 	.word	0x35afe535
 80097f4:	3fe00000 	.word	0x3fe00000
 80097f8:	000fffff 	.word	0x000fffff
 80097fc:	7ff00000 	.word	0x7ff00000
 8009800:	7fefffff 	.word	0x7fefffff
 8009804:	3ff00000 	.word	0x3ff00000
 8009808:	3fe00000 	.word	0x3fe00000
 800980c:	7fe00000 	.word	0x7fe00000
 8009810:	7c9fffff 	.word	0x7c9fffff
 8009814:	9b08      	ldr	r3, [sp, #32]
 8009816:	b323      	cbz	r3, 8009862 <_strtod_l+0xb5a>
 8009818:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800981c:	d821      	bhi.n	8009862 <_strtod_l+0xb5a>
 800981e:	a328      	add	r3, pc, #160	@ (adr r3, 80098c0 <_strtod_l+0xbb8>)
 8009820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009824:	4630      	mov	r0, r6
 8009826:	4639      	mov	r1, r7
 8009828:	f7f7 f982 	bl	8000b30 <__aeabi_dcmple>
 800982c:	b1a0      	cbz	r0, 8009858 <_strtod_l+0xb50>
 800982e:	4639      	mov	r1, r7
 8009830:	4630      	mov	r0, r6
 8009832:	f7f7 f9d9 	bl	8000be8 <__aeabi_d2uiz>
 8009836:	2801      	cmp	r0, #1
 8009838:	bf38      	it	cc
 800983a:	2001      	movcc	r0, #1
 800983c:	f7f6 fe82 	bl	8000544 <__aeabi_ui2d>
 8009840:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009842:	4606      	mov	r6, r0
 8009844:	460f      	mov	r7, r1
 8009846:	b9fb      	cbnz	r3, 8009888 <_strtod_l+0xb80>
 8009848:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800984c:	9014      	str	r0, [sp, #80]	@ 0x50
 800984e:	9315      	str	r3, [sp, #84]	@ 0x54
 8009850:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009854:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009858:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800985a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800985e:	1b5b      	subs	r3, r3, r5
 8009860:	9311      	str	r3, [sp, #68]	@ 0x44
 8009862:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009866:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800986a:	f7ff f8f1 	bl	8008a50 <__ulp>
 800986e:	4650      	mov	r0, sl
 8009870:	ec53 2b10 	vmov	r2, r3, d0
 8009874:	4659      	mov	r1, fp
 8009876:	f7f6 fedf 	bl	8000638 <__aeabi_dmul>
 800987a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800987e:	f7f6 fd25 	bl	80002cc <__adddf3>
 8009882:	4682      	mov	sl, r0
 8009884:	468b      	mov	fp, r1
 8009886:	e770      	b.n	800976a <_strtod_l+0xa62>
 8009888:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800988c:	e7e0      	b.n	8009850 <_strtod_l+0xb48>
 800988e:	a30e      	add	r3, pc, #56	@ (adr r3, 80098c8 <_strtod_l+0xbc0>)
 8009890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009894:	f7f7 f942 	bl	8000b1c <__aeabi_dcmplt>
 8009898:	e798      	b.n	80097cc <_strtod_l+0xac4>
 800989a:	2300      	movs	r3, #0
 800989c:	930e      	str	r3, [sp, #56]	@ 0x38
 800989e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80098a0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80098a2:	6013      	str	r3, [r2, #0]
 80098a4:	f7ff ba6d 	b.w	8008d82 <_strtod_l+0x7a>
 80098a8:	2a65      	cmp	r2, #101	@ 0x65
 80098aa:	f43f ab68 	beq.w	8008f7e <_strtod_l+0x276>
 80098ae:	2a45      	cmp	r2, #69	@ 0x45
 80098b0:	f43f ab65 	beq.w	8008f7e <_strtod_l+0x276>
 80098b4:	2301      	movs	r3, #1
 80098b6:	f7ff bba0 	b.w	8008ffa <_strtod_l+0x2f2>
 80098ba:	bf00      	nop
 80098bc:	f3af 8000 	nop.w
 80098c0:	ffc00000 	.word	0xffc00000
 80098c4:	41dfffff 	.word	0x41dfffff
 80098c8:	94a03595 	.word	0x94a03595
 80098cc:	3fcfffff 	.word	0x3fcfffff

080098d0 <_strtod_r>:
 80098d0:	4b01      	ldr	r3, [pc, #4]	@ (80098d8 <_strtod_r+0x8>)
 80098d2:	f7ff ba19 	b.w	8008d08 <_strtod_l>
 80098d6:	bf00      	nop
 80098d8:	20000070 	.word	0x20000070

080098dc <_strtol_l.isra.0>:
 80098dc:	2b24      	cmp	r3, #36	@ 0x24
 80098de:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098e2:	4686      	mov	lr, r0
 80098e4:	4690      	mov	r8, r2
 80098e6:	d801      	bhi.n	80098ec <_strtol_l.isra.0+0x10>
 80098e8:	2b01      	cmp	r3, #1
 80098ea:	d106      	bne.n	80098fa <_strtol_l.isra.0+0x1e>
 80098ec:	f7fd fdb8 	bl	8007460 <__errno>
 80098f0:	2316      	movs	r3, #22
 80098f2:	6003      	str	r3, [r0, #0]
 80098f4:	2000      	movs	r0, #0
 80098f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098fa:	4834      	ldr	r0, [pc, #208]	@ (80099cc <_strtol_l.isra.0+0xf0>)
 80098fc:	460d      	mov	r5, r1
 80098fe:	462a      	mov	r2, r5
 8009900:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009904:	5d06      	ldrb	r6, [r0, r4]
 8009906:	f016 0608 	ands.w	r6, r6, #8
 800990a:	d1f8      	bne.n	80098fe <_strtol_l.isra.0+0x22>
 800990c:	2c2d      	cmp	r4, #45	@ 0x2d
 800990e:	d110      	bne.n	8009932 <_strtol_l.isra.0+0x56>
 8009910:	782c      	ldrb	r4, [r5, #0]
 8009912:	2601      	movs	r6, #1
 8009914:	1c95      	adds	r5, r2, #2
 8009916:	f033 0210 	bics.w	r2, r3, #16
 800991a:	d115      	bne.n	8009948 <_strtol_l.isra.0+0x6c>
 800991c:	2c30      	cmp	r4, #48	@ 0x30
 800991e:	d10d      	bne.n	800993c <_strtol_l.isra.0+0x60>
 8009920:	782a      	ldrb	r2, [r5, #0]
 8009922:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009926:	2a58      	cmp	r2, #88	@ 0x58
 8009928:	d108      	bne.n	800993c <_strtol_l.isra.0+0x60>
 800992a:	786c      	ldrb	r4, [r5, #1]
 800992c:	3502      	adds	r5, #2
 800992e:	2310      	movs	r3, #16
 8009930:	e00a      	b.n	8009948 <_strtol_l.isra.0+0x6c>
 8009932:	2c2b      	cmp	r4, #43	@ 0x2b
 8009934:	bf04      	itt	eq
 8009936:	782c      	ldrbeq	r4, [r5, #0]
 8009938:	1c95      	addeq	r5, r2, #2
 800993a:	e7ec      	b.n	8009916 <_strtol_l.isra.0+0x3a>
 800993c:	2b00      	cmp	r3, #0
 800993e:	d1f6      	bne.n	800992e <_strtol_l.isra.0+0x52>
 8009940:	2c30      	cmp	r4, #48	@ 0x30
 8009942:	bf14      	ite	ne
 8009944:	230a      	movne	r3, #10
 8009946:	2308      	moveq	r3, #8
 8009948:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800994c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009950:	2200      	movs	r2, #0
 8009952:	fbbc f9f3 	udiv	r9, ip, r3
 8009956:	4610      	mov	r0, r2
 8009958:	fb03 ca19 	mls	sl, r3, r9, ip
 800995c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009960:	2f09      	cmp	r7, #9
 8009962:	d80f      	bhi.n	8009984 <_strtol_l.isra.0+0xa8>
 8009964:	463c      	mov	r4, r7
 8009966:	42a3      	cmp	r3, r4
 8009968:	dd1b      	ble.n	80099a2 <_strtol_l.isra.0+0xc6>
 800996a:	1c57      	adds	r7, r2, #1
 800996c:	d007      	beq.n	800997e <_strtol_l.isra.0+0xa2>
 800996e:	4581      	cmp	r9, r0
 8009970:	d314      	bcc.n	800999c <_strtol_l.isra.0+0xc0>
 8009972:	d101      	bne.n	8009978 <_strtol_l.isra.0+0x9c>
 8009974:	45a2      	cmp	sl, r4
 8009976:	db11      	blt.n	800999c <_strtol_l.isra.0+0xc0>
 8009978:	fb00 4003 	mla	r0, r0, r3, r4
 800997c:	2201      	movs	r2, #1
 800997e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009982:	e7eb      	b.n	800995c <_strtol_l.isra.0+0x80>
 8009984:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009988:	2f19      	cmp	r7, #25
 800998a:	d801      	bhi.n	8009990 <_strtol_l.isra.0+0xb4>
 800998c:	3c37      	subs	r4, #55	@ 0x37
 800998e:	e7ea      	b.n	8009966 <_strtol_l.isra.0+0x8a>
 8009990:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009994:	2f19      	cmp	r7, #25
 8009996:	d804      	bhi.n	80099a2 <_strtol_l.isra.0+0xc6>
 8009998:	3c57      	subs	r4, #87	@ 0x57
 800999a:	e7e4      	b.n	8009966 <_strtol_l.isra.0+0x8a>
 800999c:	f04f 32ff 	mov.w	r2, #4294967295
 80099a0:	e7ed      	b.n	800997e <_strtol_l.isra.0+0xa2>
 80099a2:	1c53      	adds	r3, r2, #1
 80099a4:	d108      	bne.n	80099b8 <_strtol_l.isra.0+0xdc>
 80099a6:	2322      	movs	r3, #34	@ 0x22
 80099a8:	f8ce 3000 	str.w	r3, [lr]
 80099ac:	4660      	mov	r0, ip
 80099ae:	f1b8 0f00 	cmp.w	r8, #0
 80099b2:	d0a0      	beq.n	80098f6 <_strtol_l.isra.0+0x1a>
 80099b4:	1e69      	subs	r1, r5, #1
 80099b6:	e006      	b.n	80099c6 <_strtol_l.isra.0+0xea>
 80099b8:	b106      	cbz	r6, 80099bc <_strtol_l.isra.0+0xe0>
 80099ba:	4240      	negs	r0, r0
 80099bc:	f1b8 0f00 	cmp.w	r8, #0
 80099c0:	d099      	beq.n	80098f6 <_strtol_l.isra.0+0x1a>
 80099c2:	2a00      	cmp	r2, #0
 80099c4:	d1f6      	bne.n	80099b4 <_strtol_l.isra.0+0xd8>
 80099c6:	f8c8 1000 	str.w	r1, [r8]
 80099ca:	e794      	b.n	80098f6 <_strtol_l.isra.0+0x1a>
 80099cc:	0800ae19 	.word	0x0800ae19

080099d0 <_strtol_r>:
 80099d0:	f7ff bf84 	b.w	80098dc <_strtol_l.isra.0>

080099d4 <__ssputs_r>:
 80099d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099d8:	688e      	ldr	r6, [r1, #8]
 80099da:	461f      	mov	r7, r3
 80099dc:	42be      	cmp	r6, r7
 80099de:	680b      	ldr	r3, [r1, #0]
 80099e0:	4682      	mov	sl, r0
 80099e2:	460c      	mov	r4, r1
 80099e4:	4690      	mov	r8, r2
 80099e6:	d82d      	bhi.n	8009a44 <__ssputs_r+0x70>
 80099e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80099ec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80099f0:	d026      	beq.n	8009a40 <__ssputs_r+0x6c>
 80099f2:	6965      	ldr	r5, [r4, #20]
 80099f4:	6909      	ldr	r1, [r1, #16]
 80099f6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80099fa:	eba3 0901 	sub.w	r9, r3, r1
 80099fe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009a02:	1c7b      	adds	r3, r7, #1
 8009a04:	444b      	add	r3, r9
 8009a06:	106d      	asrs	r5, r5, #1
 8009a08:	429d      	cmp	r5, r3
 8009a0a:	bf38      	it	cc
 8009a0c:	461d      	movcc	r5, r3
 8009a0e:	0553      	lsls	r3, r2, #21
 8009a10:	d527      	bpl.n	8009a62 <__ssputs_r+0x8e>
 8009a12:	4629      	mov	r1, r5
 8009a14:	f7fe fc24 	bl	8008260 <_malloc_r>
 8009a18:	4606      	mov	r6, r0
 8009a1a:	b360      	cbz	r0, 8009a76 <__ssputs_r+0xa2>
 8009a1c:	6921      	ldr	r1, [r4, #16]
 8009a1e:	464a      	mov	r2, r9
 8009a20:	f000 fbde 	bl	800a1e0 <memcpy>
 8009a24:	89a3      	ldrh	r3, [r4, #12]
 8009a26:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009a2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a2e:	81a3      	strh	r3, [r4, #12]
 8009a30:	6126      	str	r6, [r4, #16]
 8009a32:	6165      	str	r5, [r4, #20]
 8009a34:	444e      	add	r6, r9
 8009a36:	eba5 0509 	sub.w	r5, r5, r9
 8009a3a:	6026      	str	r6, [r4, #0]
 8009a3c:	60a5      	str	r5, [r4, #8]
 8009a3e:	463e      	mov	r6, r7
 8009a40:	42be      	cmp	r6, r7
 8009a42:	d900      	bls.n	8009a46 <__ssputs_r+0x72>
 8009a44:	463e      	mov	r6, r7
 8009a46:	6820      	ldr	r0, [r4, #0]
 8009a48:	4632      	mov	r2, r6
 8009a4a:	4641      	mov	r1, r8
 8009a4c:	f000 fb6a 	bl	800a124 <memmove>
 8009a50:	68a3      	ldr	r3, [r4, #8]
 8009a52:	1b9b      	subs	r3, r3, r6
 8009a54:	60a3      	str	r3, [r4, #8]
 8009a56:	6823      	ldr	r3, [r4, #0]
 8009a58:	4433      	add	r3, r6
 8009a5a:	6023      	str	r3, [r4, #0]
 8009a5c:	2000      	movs	r0, #0
 8009a5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a62:	462a      	mov	r2, r5
 8009a64:	f000 ff51 	bl	800a90a <_realloc_r>
 8009a68:	4606      	mov	r6, r0
 8009a6a:	2800      	cmp	r0, #0
 8009a6c:	d1e0      	bne.n	8009a30 <__ssputs_r+0x5c>
 8009a6e:	6921      	ldr	r1, [r4, #16]
 8009a70:	4650      	mov	r0, sl
 8009a72:	f7fe fb81 	bl	8008178 <_free_r>
 8009a76:	230c      	movs	r3, #12
 8009a78:	f8ca 3000 	str.w	r3, [sl]
 8009a7c:	89a3      	ldrh	r3, [r4, #12]
 8009a7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a82:	81a3      	strh	r3, [r4, #12]
 8009a84:	f04f 30ff 	mov.w	r0, #4294967295
 8009a88:	e7e9      	b.n	8009a5e <__ssputs_r+0x8a>
	...

08009a8c <_svfiprintf_r>:
 8009a8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a90:	4698      	mov	r8, r3
 8009a92:	898b      	ldrh	r3, [r1, #12]
 8009a94:	061b      	lsls	r3, r3, #24
 8009a96:	b09d      	sub	sp, #116	@ 0x74
 8009a98:	4607      	mov	r7, r0
 8009a9a:	460d      	mov	r5, r1
 8009a9c:	4614      	mov	r4, r2
 8009a9e:	d510      	bpl.n	8009ac2 <_svfiprintf_r+0x36>
 8009aa0:	690b      	ldr	r3, [r1, #16]
 8009aa2:	b973      	cbnz	r3, 8009ac2 <_svfiprintf_r+0x36>
 8009aa4:	2140      	movs	r1, #64	@ 0x40
 8009aa6:	f7fe fbdb 	bl	8008260 <_malloc_r>
 8009aaa:	6028      	str	r0, [r5, #0]
 8009aac:	6128      	str	r0, [r5, #16]
 8009aae:	b930      	cbnz	r0, 8009abe <_svfiprintf_r+0x32>
 8009ab0:	230c      	movs	r3, #12
 8009ab2:	603b      	str	r3, [r7, #0]
 8009ab4:	f04f 30ff 	mov.w	r0, #4294967295
 8009ab8:	b01d      	add	sp, #116	@ 0x74
 8009aba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009abe:	2340      	movs	r3, #64	@ 0x40
 8009ac0:	616b      	str	r3, [r5, #20]
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ac6:	2320      	movs	r3, #32
 8009ac8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009acc:	f8cd 800c 	str.w	r8, [sp, #12]
 8009ad0:	2330      	movs	r3, #48	@ 0x30
 8009ad2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009c70 <_svfiprintf_r+0x1e4>
 8009ad6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009ada:	f04f 0901 	mov.w	r9, #1
 8009ade:	4623      	mov	r3, r4
 8009ae0:	469a      	mov	sl, r3
 8009ae2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ae6:	b10a      	cbz	r2, 8009aec <_svfiprintf_r+0x60>
 8009ae8:	2a25      	cmp	r2, #37	@ 0x25
 8009aea:	d1f9      	bne.n	8009ae0 <_svfiprintf_r+0x54>
 8009aec:	ebba 0b04 	subs.w	fp, sl, r4
 8009af0:	d00b      	beq.n	8009b0a <_svfiprintf_r+0x7e>
 8009af2:	465b      	mov	r3, fp
 8009af4:	4622      	mov	r2, r4
 8009af6:	4629      	mov	r1, r5
 8009af8:	4638      	mov	r0, r7
 8009afa:	f7ff ff6b 	bl	80099d4 <__ssputs_r>
 8009afe:	3001      	adds	r0, #1
 8009b00:	f000 80a7 	beq.w	8009c52 <_svfiprintf_r+0x1c6>
 8009b04:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009b06:	445a      	add	r2, fp
 8009b08:	9209      	str	r2, [sp, #36]	@ 0x24
 8009b0a:	f89a 3000 	ldrb.w	r3, [sl]
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	f000 809f 	beq.w	8009c52 <_svfiprintf_r+0x1c6>
 8009b14:	2300      	movs	r3, #0
 8009b16:	f04f 32ff 	mov.w	r2, #4294967295
 8009b1a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009b1e:	f10a 0a01 	add.w	sl, sl, #1
 8009b22:	9304      	str	r3, [sp, #16]
 8009b24:	9307      	str	r3, [sp, #28]
 8009b26:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009b2a:	931a      	str	r3, [sp, #104]	@ 0x68
 8009b2c:	4654      	mov	r4, sl
 8009b2e:	2205      	movs	r2, #5
 8009b30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b34:	484e      	ldr	r0, [pc, #312]	@ (8009c70 <_svfiprintf_r+0x1e4>)
 8009b36:	f7f6 fb6b 	bl	8000210 <memchr>
 8009b3a:	9a04      	ldr	r2, [sp, #16]
 8009b3c:	b9d8      	cbnz	r0, 8009b76 <_svfiprintf_r+0xea>
 8009b3e:	06d0      	lsls	r0, r2, #27
 8009b40:	bf44      	itt	mi
 8009b42:	2320      	movmi	r3, #32
 8009b44:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b48:	0711      	lsls	r1, r2, #28
 8009b4a:	bf44      	itt	mi
 8009b4c:	232b      	movmi	r3, #43	@ 0x2b
 8009b4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b52:	f89a 3000 	ldrb.w	r3, [sl]
 8009b56:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b58:	d015      	beq.n	8009b86 <_svfiprintf_r+0xfa>
 8009b5a:	9a07      	ldr	r2, [sp, #28]
 8009b5c:	4654      	mov	r4, sl
 8009b5e:	2000      	movs	r0, #0
 8009b60:	f04f 0c0a 	mov.w	ip, #10
 8009b64:	4621      	mov	r1, r4
 8009b66:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b6a:	3b30      	subs	r3, #48	@ 0x30
 8009b6c:	2b09      	cmp	r3, #9
 8009b6e:	d94b      	bls.n	8009c08 <_svfiprintf_r+0x17c>
 8009b70:	b1b0      	cbz	r0, 8009ba0 <_svfiprintf_r+0x114>
 8009b72:	9207      	str	r2, [sp, #28]
 8009b74:	e014      	b.n	8009ba0 <_svfiprintf_r+0x114>
 8009b76:	eba0 0308 	sub.w	r3, r0, r8
 8009b7a:	fa09 f303 	lsl.w	r3, r9, r3
 8009b7e:	4313      	orrs	r3, r2
 8009b80:	9304      	str	r3, [sp, #16]
 8009b82:	46a2      	mov	sl, r4
 8009b84:	e7d2      	b.n	8009b2c <_svfiprintf_r+0xa0>
 8009b86:	9b03      	ldr	r3, [sp, #12]
 8009b88:	1d19      	adds	r1, r3, #4
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	9103      	str	r1, [sp, #12]
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	bfbb      	ittet	lt
 8009b92:	425b      	neglt	r3, r3
 8009b94:	f042 0202 	orrlt.w	r2, r2, #2
 8009b98:	9307      	strge	r3, [sp, #28]
 8009b9a:	9307      	strlt	r3, [sp, #28]
 8009b9c:	bfb8      	it	lt
 8009b9e:	9204      	strlt	r2, [sp, #16]
 8009ba0:	7823      	ldrb	r3, [r4, #0]
 8009ba2:	2b2e      	cmp	r3, #46	@ 0x2e
 8009ba4:	d10a      	bne.n	8009bbc <_svfiprintf_r+0x130>
 8009ba6:	7863      	ldrb	r3, [r4, #1]
 8009ba8:	2b2a      	cmp	r3, #42	@ 0x2a
 8009baa:	d132      	bne.n	8009c12 <_svfiprintf_r+0x186>
 8009bac:	9b03      	ldr	r3, [sp, #12]
 8009bae:	1d1a      	adds	r2, r3, #4
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	9203      	str	r2, [sp, #12]
 8009bb4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009bb8:	3402      	adds	r4, #2
 8009bba:	9305      	str	r3, [sp, #20]
 8009bbc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009c80 <_svfiprintf_r+0x1f4>
 8009bc0:	7821      	ldrb	r1, [r4, #0]
 8009bc2:	2203      	movs	r2, #3
 8009bc4:	4650      	mov	r0, sl
 8009bc6:	f7f6 fb23 	bl	8000210 <memchr>
 8009bca:	b138      	cbz	r0, 8009bdc <_svfiprintf_r+0x150>
 8009bcc:	9b04      	ldr	r3, [sp, #16]
 8009bce:	eba0 000a 	sub.w	r0, r0, sl
 8009bd2:	2240      	movs	r2, #64	@ 0x40
 8009bd4:	4082      	lsls	r2, r0
 8009bd6:	4313      	orrs	r3, r2
 8009bd8:	3401      	adds	r4, #1
 8009bda:	9304      	str	r3, [sp, #16]
 8009bdc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009be0:	4824      	ldr	r0, [pc, #144]	@ (8009c74 <_svfiprintf_r+0x1e8>)
 8009be2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009be6:	2206      	movs	r2, #6
 8009be8:	f7f6 fb12 	bl	8000210 <memchr>
 8009bec:	2800      	cmp	r0, #0
 8009bee:	d036      	beq.n	8009c5e <_svfiprintf_r+0x1d2>
 8009bf0:	4b21      	ldr	r3, [pc, #132]	@ (8009c78 <_svfiprintf_r+0x1ec>)
 8009bf2:	bb1b      	cbnz	r3, 8009c3c <_svfiprintf_r+0x1b0>
 8009bf4:	9b03      	ldr	r3, [sp, #12]
 8009bf6:	3307      	adds	r3, #7
 8009bf8:	f023 0307 	bic.w	r3, r3, #7
 8009bfc:	3308      	adds	r3, #8
 8009bfe:	9303      	str	r3, [sp, #12]
 8009c00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c02:	4433      	add	r3, r6
 8009c04:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c06:	e76a      	b.n	8009ade <_svfiprintf_r+0x52>
 8009c08:	fb0c 3202 	mla	r2, ip, r2, r3
 8009c0c:	460c      	mov	r4, r1
 8009c0e:	2001      	movs	r0, #1
 8009c10:	e7a8      	b.n	8009b64 <_svfiprintf_r+0xd8>
 8009c12:	2300      	movs	r3, #0
 8009c14:	3401      	adds	r4, #1
 8009c16:	9305      	str	r3, [sp, #20]
 8009c18:	4619      	mov	r1, r3
 8009c1a:	f04f 0c0a 	mov.w	ip, #10
 8009c1e:	4620      	mov	r0, r4
 8009c20:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c24:	3a30      	subs	r2, #48	@ 0x30
 8009c26:	2a09      	cmp	r2, #9
 8009c28:	d903      	bls.n	8009c32 <_svfiprintf_r+0x1a6>
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d0c6      	beq.n	8009bbc <_svfiprintf_r+0x130>
 8009c2e:	9105      	str	r1, [sp, #20]
 8009c30:	e7c4      	b.n	8009bbc <_svfiprintf_r+0x130>
 8009c32:	fb0c 2101 	mla	r1, ip, r1, r2
 8009c36:	4604      	mov	r4, r0
 8009c38:	2301      	movs	r3, #1
 8009c3a:	e7f0      	b.n	8009c1e <_svfiprintf_r+0x192>
 8009c3c:	ab03      	add	r3, sp, #12
 8009c3e:	9300      	str	r3, [sp, #0]
 8009c40:	462a      	mov	r2, r5
 8009c42:	4b0e      	ldr	r3, [pc, #56]	@ (8009c7c <_svfiprintf_r+0x1f0>)
 8009c44:	a904      	add	r1, sp, #16
 8009c46:	4638      	mov	r0, r7
 8009c48:	f7fc fbc8 	bl	80063dc <_printf_float>
 8009c4c:	1c42      	adds	r2, r0, #1
 8009c4e:	4606      	mov	r6, r0
 8009c50:	d1d6      	bne.n	8009c00 <_svfiprintf_r+0x174>
 8009c52:	89ab      	ldrh	r3, [r5, #12]
 8009c54:	065b      	lsls	r3, r3, #25
 8009c56:	f53f af2d 	bmi.w	8009ab4 <_svfiprintf_r+0x28>
 8009c5a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009c5c:	e72c      	b.n	8009ab8 <_svfiprintf_r+0x2c>
 8009c5e:	ab03      	add	r3, sp, #12
 8009c60:	9300      	str	r3, [sp, #0]
 8009c62:	462a      	mov	r2, r5
 8009c64:	4b05      	ldr	r3, [pc, #20]	@ (8009c7c <_svfiprintf_r+0x1f0>)
 8009c66:	a904      	add	r1, sp, #16
 8009c68:	4638      	mov	r0, r7
 8009c6a:	f7fc fe4f 	bl	800690c <_printf_i>
 8009c6e:	e7ed      	b.n	8009c4c <_svfiprintf_r+0x1c0>
 8009c70:	0800ac11 	.word	0x0800ac11
 8009c74:	0800ac1b 	.word	0x0800ac1b
 8009c78:	080063dd 	.word	0x080063dd
 8009c7c:	080099d5 	.word	0x080099d5
 8009c80:	0800ac17 	.word	0x0800ac17

08009c84 <__sfputc_r>:
 8009c84:	6893      	ldr	r3, [r2, #8]
 8009c86:	3b01      	subs	r3, #1
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	b410      	push	{r4}
 8009c8c:	6093      	str	r3, [r2, #8]
 8009c8e:	da08      	bge.n	8009ca2 <__sfputc_r+0x1e>
 8009c90:	6994      	ldr	r4, [r2, #24]
 8009c92:	42a3      	cmp	r3, r4
 8009c94:	db01      	blt.n	8009c9a <__sfputc_r+0x16>
 8009c96:	290a      	cmp	r1, #10
 8009c98:	d103      	bne.n	8009ca2 <__sfputc_r+0x1e>
 8009c9a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c9e:	f7fd baf8 	b.w	8007292 <__swbuf_r>
 8009ca2:	6813      	ldr	r3, [r2, #0]
 8009ca4:	1c58      	adds	r0, r3, #1
 8009ca6:	6010      	str	r0, [r2, #0]
 8009ca8:	7019      	strb	r1, [r3, #0]
 8009caa:	4608      	mov	r0, r1
 8009cac:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009cb0:	4770      	bx	lr

08009cb2 <__sfputs_r>:
 8009cb2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cb4:	4606      	mov	r6, r0
 8009cb6:	460f      	mov	r7, r1
 8009cb8:	4614      	mov	r4, r2
 8009cba:	18d5      	adds	r5, r2, r3
 8009cbc:	42ac      	cmp	r4, r5
 8009cbe:	d101      	bne.n	8009cc4 <__sfputs_r+0x12>
 8009cc0:	2000      	movs	r0, #0
 8009cc2:	e007      	b.n	8009cd4 <__sfputs_r+0x22>
 8009cc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cc8:	463a      	mov	r2, r7
 8009cca:	4630      	mov	r0, r6
 8009ccc:	f7ff ffda 	bl	8009c84 <__sfputc_r>
 8009cd0:	1c43      	adds	r3, r0, #1
 8009cd2:	d1f3      	bne.n	8009cbc <__sfputs_r+0xa>
 8009cd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009cd8 <_vfiprintf_r>:
 8009cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cdc:	460d      	mov	r5, r1
 8009cde:	b09d      	sub	sp, #116	@ 0x74
 8009ce0:	4614      	mov	r4, r2
 8009ce2:	4698      	mov	r8, r3
 8009ce4:	4606      	mov	r6, r0
 8009ce6:	b118      	cbz	r0, 8009cf0 <_vfiprintf_r+0x18>
 8009ce8:	6a03      	ldr	r3, [r0, #32]
 8009cea:	b90b      	cbnz	r3, 8009cf0 <_vfiprintf_r+0x18>
 8009cec:	f7fd f9c6 	bl	800707c <__sinit>
 8009cf0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009cf2:	07d9      	lsls	r1, r3, #31
 8009cf4:	d405      	bmi.n	8009d02 <_vfiprintf_r+0x2a>
 8009cf6:	89ab      	ldrh	r3, [r5, #12]
 8009cf8:	059a      	lsls	r2, r3, #22
 8009cfa:	d402      	bmi.n	8009d02 <_vfiprintf_r+0x2a>
 8009cfc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009cfe:	f7fd fbda 	bl	80074b6 <__retarget_lock_acquire_recursive>
 8009d02:	89ab      	ldrh	r3, [r5, #12]
 8009d04:	071b      	lsls	r3, r3, #28
 8009d06:	d501      	bpl.n	8009d0c <_vfiprintf_r+0x34>
 8009d08:	692b      	ldr	r3, [r5, #16]
 8009d0a:	b99b      	cbnz	r3, 8009d34 <_vfiprintf_r+0x5c>
 8009d0c:	4629      	mov	r1, r5
 8009d0e:	4630      	mov	r0, r6
 8009d10:	f7fd fafe 	bl	8007310 <__swsetup_r>
 8009d14:	b170      	cbz	r0, 8009d34 <_vfiprintf_r+0x5c>
 8009d16:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009d18:	07dc      	lsls	r4, r3, #31
 8009d1a:	d504      	bpl.n	8009d26 <_vfiprintf_r+0x4e>
 8009d1c:	f04f 30ff 	mov.w	r0, #4294967295
 8009d20:	b01d      	add	sp, #116	@ 0x74
 8009d22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d26:	89ab      	ldrh	r3, [r5, #12]
 8009d28:	0598      	lsls	r0, r3, #22
 8009d2a:	d4f7      	bmi.n	8009d1c <_vfiprintf_r+0x44>
 8009d2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009d2e:	f7fd fbc3 	bl	80074b8 <__retarget_lock_release_recursive>
 8009d32:	e7f3      	b.n	8009d1c <_vfiprintf_r+0x44>
 8009d34:	2300      	movs	r3, #0
 8009d36:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d38:	2320      	movs	r3, #32
 8009d3a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009d3e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d42:	2330      	movs	r3, #48	@ 0x30
 8009d44:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009ef4 <_vfiprintf_r+0x21c>
 8009d48:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009d4c:	f04f 0901 	mov.w	r9, #1
 8009d50:	4623      	mov	r3, r4
 8009d52:	469a      	mov	sl, r3
 8009d54:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d58:	b10a      	cbz	r2, 8009d5e <_vfiprintf_r+0x86>
 8009d5a:	2a25      	cmp	r2, #37	@ 0x25
 8009d5c:	d1f9      	bne.n	8009d52 <_vfiprintf_r+0x7a>
 8009d5e:	ebba 0b04 	subs.w	fp, sl, r4
 8009d62:	d00b      	beq.n	8009d7c <_vfiprintf_r+0xa4>
 8009d64:	465b      	mov	r3, fp
 8009d66:	4622      	mov	r2, r4
 8009d68:	4629      	mov	r1, r5
 8009d6a:	4630      	mov	r0, r6
 8009d6c:	f7ff ffa1 	bl	8009cb2 <__sfputs_r>
 8009d70:	3001      	adds	r0, #1
 8009d72:	f000 80a7 	beq.w	8009ec4 <_vfiprintf_r+0x1ec>
 8009d76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009d78:	445a      	add	r2, fp
 8009d7a:	9209      	str	r2, [sp, #36]	@ 0x24
 8009d7c:	f89a 3000 	ldrb.w	r3, [sl]
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	f000 809f 	beq.w	8009ec4 <_vfiprintf_r+0x1ec>
 8009d86:	2300      	movs	r3, #0
 8009d88:	f04f 32ff 	mov.w	r2, #4294967295
 8009d8c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d90:	f10a 0a01 	add.w	sl, sl, #1
 8009d94:	9304      	str	r3, [sp, #16]
 8009d96:	9307      	str	r3, [sp, #28]
 8009d98:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009d9c:	931a      	str	r3, [sp, #104]	@ 0x68
 8009d9e:	4654      	mov	r4, sl
 8009da0:	2205      	movs	r2, #5
 8009da2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009da6:	4853      	ldr	r0, [pc, #332]	@ (8009ef4 <_vfiprintf_r+0x21c>)
 8009da8:	f7f6 fa32 	bl	8000210 <memchr>
 8009dac:	9a04      	ldr	r2, [sp, #16]
 8009dae:	b9d8      	cbnz	r0, 8009de8 <_vfiprintf_r+0x110>
 8009db0:	06d1      	lsls	r1, r2, #27
 8009db2:	bf44      	itt	mi
 8009db4:	2320      	movmi	r3, #32
 8009db6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009dba:	0713      	lsls	r3, r2, #28
 8009dbc:	bf44      	itt	mi
 8009dbe:	232b      	movmi	r3, #43	@ 0x2b
 8009dc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009dc4:	f89a 3000 	ldrb.w	r3, [sl]
 8009dc8:	2b2a      	cmp	r3, #42	@ 0x2a
 8009dca:	d015      	beq.n	8009df8 <_vfiprintf_r+0x120>
 8009dcc:	9a07      	ldr	r2, [sp, #28]
 8009dce:	4654      	mov	r4, sl
 8009dd0:	2000      	movs	r0, #0
 8009dd2:	f04f 0c0a 	mov.w	ip, #10
 8009dd6:	4621      	mov	r1, r4
 8009dd8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ddc:	3b30      	subs	r3, #48	@ 0x30
 8009dde:	2b09      	cmp	r3, #9
 8009de0:	d94b      	bls.n	8009e7a <_vfiprintf_r+0x1a2>
 8009de2:	b1b0      	cbz	r0, 8009e12 <_vfiprintf_r+0x13a>
 8009de4:	9207      	str	r2, [sp, #28]
 8009de6:	e014      	b.n	8009e12 <_vfiprintf_r+0x13a>
 8009de8:	eba0 0308 	sub.w	r3, r0, r8
 8009dec:	fa09 f303 	lsl.w	r3, r9, r3
 8009df0:	4313      	orrs	r3, r2
 8009df2:	9304      	str	r3, [sp, #16]
 8009df4:	46a2      	mov	sl, r4
 8009df6:	e7d2      	b.n	8009d9e <_vfiprintf_r+0xc6>
 8009df8:	9b03      	ldr	r3, [sp, #12]
 8009dfa:	1d19      	adds	r1, r3, #4
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	9103      	str	r1, [sp, #12]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	bfbb      	ittet	lt
 8009e04:	425b      	neglt	r3, r3
 8009e06:	f042 0202 	orrlt.w	r2, r2, #2
 8009e0a:	9307      	strge	r3, [sp, #28]
 8009e0c:	9307      	strlt	r3, [sp, #28]
 8009e0e:	bfb8      	it	lt
 8009e10:	9204      	strlt	r2, [sp, #16]
 8009e12:	7823      	ldrb	r3, [r4, #0]
 8009e14:	2b2e      	cmp	r3, #46	@ 0x2e
 8009e16:	d10a      	bne.n	8009e2e <_vfiprintf_r+0x156>
 8009e18:	7863      	ldrb	r3, [r4, #1]
 8009e1a:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e1c:	d132      	bne.n	8009e84 <_vfiprintf_r+0x1ac>
 8009e1e:	9b03      	ldr	r3, [sp, #12]
 8009e20:	1d1a      	adds	r2, r3, #4
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	9203      	str	r2, [sp, #12]
 8009e26:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009e2a:	3402      	adds	r4, #2
 8009e2c:	9305      	str	r3, [sp, #20]
 8009e2e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009f04 <_vfiprintf_r+0x22c>
 8009e32:	7821      	ldrb	r1, [r4, #0]
 8009e34:	2203      	movs	r2, #3
 8009e36:	4650      	mov	r0, sl
 8009e38:	f7f6 f9ea 	bl	8000210 <memchr>
 8009e3c:	b138      	cbz	r0, 8009e4e <_vfiprintf_r+0x176>
 8009e3e:	9b04      	ldr	r3, [sp, #16]
 8009e40:	eba0 000a 	sub.w	r0, r0, sl
 8009e44:	2240      	movs	r2, #64	@ 0x40
 8009e46:	4082      	lsls	r2, r0
 8009e48:	4313      	orrs	r3, r2
 8009e4a:	3401      	adds	r4, #1
 8009e4c:	9304      	str	r3, [sp, #16]
 8009e4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e52:	4829      	ldr	r0, [pc, #164]	@ (8009ef8 <_vfiprintf_r+0x220>)
 8009e54:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009e58:	2206      	movs	r2, #6
 8009e5a:	f7f6 f9d9 	bl	8000210 <memchr>
 8009e5e:	2800      	cmp	r0, #0
 8009e60:	d03f      	beq.n	8009ee2 <_vfiprintf_r+0x20a>
 8009e62:	4b26      	ldr	r3, [pc, #152]	@ (8009efc <_vfiprintf_r+0x224>)
 8009e64:	bb1b      	cbnz	r3, 8009eae <_vfiprintf_r+0x1d6>
 8009e66:	9b03      	ldr	r3, [sp, #12]
 8009e68:	3307      	adds	r3, #7
 8009e6a:	f023 0307 	bic.w	r3, r3, #7
 8009e6e:	3308      	adds	r3, #8
 8009e70:	9303      	str	r3, [sp, #12]
 8009e72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e74:	443b      	add	r3, r7
 8009e76:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e78:	e76a      	b.n	8009d50 <_vfiprintf_r+0x78>
 8009e7a:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e7e:	460c      	mov	r4, r1
 8009e80:	2001      	movs	r0, #1
 8009e82:	e7a8      	b.n	8009dd6 <_vfiprintf_r+0xfe>
 8009e84:	2300      	movs	r3, #0
 8009e86:	3401      	adds	r4, #1
 8009e88:	9305      	str	r3, [sp, #20]
 8009e8a:	4619      	mov	r1, r3
 8009e8c:	f04f 0c0a 	mov.w	ip, #10
 8009e90:	4620      	mov	r0, r4
 8009e92:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e96:	3a30      	subs	r2, #48	@ 0x30
 8009e98:	2a09      	cmp	r2, #9
 8009e9a:	d903      	bls.n	8009ea4 <_vfiprintf_r+0x1cc>
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d0c6      	beq.n	8009e2e <_vfiprintf_r+0x156>
 8009ea0:	9105      	str	r1, [sp, #20]
 8009ea2:	e7c4      	b.n	8009e2e <_vfiprintf_r+0x156>
 8009ea4:	fb0c 2101 	mla	r1, ip, r1, r2
 8009ea8:	4604      	mov	r4, r0
 8009eaa:	2301      	movs	r3, #1
 8009eac:	e7f0      	b.n	8009e90 <_vfiprintf_r+0x1b8>
 8009eae:	ab03      	add	r3, sp, #12
 8009eb0:	9300      	str	r3, [sp, #0]
 8009eb2:	462a      	mov	r2, r5
 8009eb4:	4b12      	ldr	r3, [pc, #72]	@ (8009f00 <_vfiprintf_r+0x228>)
 8009eb6:	a904      	add	r1, sp, #16
 8009eb8:	4630      	mov	r0, r6
 8009eba:	f7fc fa8f 	bl	80063dc <_printf_float>
 8009ebe:	4607      	mov	r7, r0
 8009ec0:	1c78      	adds	r0, r7, #1
 8009ec2:	d1d6      	bne.n	8009e72 <_vfiprintf_r+0x19a>
 8009ec4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009ec6:	07d9      	lsls	r1, r3, #31
 8009ec8:	d405      	bmi.n	8009ed6 <_vfiprintf_r+0x1fe>
 8009eca:	89ab      	ldrh	r3, [r5, #12]
 8009ecc:	059a      	lsls	r2, r3, #22
 8009ece:	d402      	bmi.n	8009ed6 <_vfiprintf_r+0x1fe>
 8009ed0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009ed2:	f7fd faf1 	bl	80074b8 <__retarget_lock_release_recursive>
 8009ed6:	89ab      	ldrh	r3, [r5, #12]
 8009ed8:	065b      	lsls	r3, r3, #25
 8009eda:	f53f af1f 	bmi.w	8009d1c <_vfiprintf_r+0x44>
 8009ede:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009ee0:	e71e      	b.n	8009d20 <_vfiprintf_r+0x48>
 8009ee2:	ab03      	add	r3, sp, #12
 8009ee4:	9300      	str	r3, [sp, #0]
 8009ee6:	462a      	mov	r2, r5
 8009ee8:	4b05      	ldr	r3, [pc, #20]	@ (8009f00 <_vfiprintf_r+0x228>)
 8009eea:	a904      	add	r1, sp, #16
 8009eec:	4630      	mov	r0, r6
 8009eee:	f7fc fd0d 	bl	800690c <_printf_i>
 8009ef2:	e7e4      	b.n	8009ebe <_vfiprintf_r+0x1e6>
 8009ef4:	0800ac11 	.word	0x0800ac11
 8009ef8:	0800ac1b 	.word	0x0800ac1b
 8009efc:	080063dd 	.word	0x080063dd
 8009f00:	08009cb3 	.word	0x08009cb3
 8009f04:	0800ac17 	.word	0x0800ac17

08009f08 <__sflush_r>:
 8009f08:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009f0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f10:	0716      	lsls	r6, r2, #28
 8009f12:	4605      	mov	r5, r0
 8009f14:	460c      	mov	r4, r1
 8009f16:	d454      	bmi.n	8009fc2 <__sflush_r+0xba>
 8009f18:	684b      	ldr	r3, [r1, #4]
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	dc02      	bgt.n	8009f24 <__sflush_r+0x1c>
 8009f1e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	dd48      	ble.n	8009fb6 <__sflush_r+0xae>
 8009f24:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009f26:	2e00      	cmp	r6, #0
 8009f28:	d045      	beq.n	8009fb6 <__sflush_r+0xae>
 8009f2a:	2300      	movs	r3, #0
 8009f2c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009f30:	682f      	ldr	r7, [r5, #0]
 8009f32:	6a21      	ldr	r1, [r4, #32]
 8009f34:	602b      	str	r3, [r5, #0]
 8009f36:	d030      	beq.n	8009f9a <__sflush_r+0x92>
 8009f38:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009f3a:	89a3      	ldrh	r3, [r4, #12]
 8009f3c:	0759      	lsls	r1, r3, #29
 8009f3e:	d505      	bpl.n	8009f4c <__sflush_r+0x44>
 8009f40:	6863      	ldr	r3, [r4, #4]
 8009f42:	1ad2      	subs	r2, r2, r3
 8009f44:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009f46:	b10b      	cbz	r3, 8009f4c <__sflush_r+0x44>
 8009f48:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009f4a:	1ad2      	subs	r2, r2, r3
 8009f4c:	2300      	movs	r3, #0
 8009f4e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009f50:	6a21      	ldr	r1, [r4, #32]
 8009f52:	4628      	mov	r0, r5
 8009f54:	47b0      	blx	r6
 8009f56:	1c43      	adds	r3, r0, #1
 8009f58:	89a3      	ldrh	r3, [r4, #12]
 8009f5a:	d106      	bne.n	8009f6a <__sflush_r+0x62>
 8009f5c:	6829      	ldr	r1, [r5, #0]
 8009f5e:	291d      	cmp	r1, #29
 8009f60:	d82b      	bhi.n	8009fba <__sflush_r+0xb2>
 8009f62:	4a2a      	ldr	r2, [pc, #168]	@ (800a00c <__sflush_r+0x104>)
 8009f64:	40ca      	lsrs	r2, r1
 8009f66:	07d6      	lsls	r6, r2, #31
 8009f68:	d527      	bpl.n	8009fba <__sflush_r+0xb2>
 8009f6a:	2200      	movs	r2, #0
 8009f6c:	6062      	str	r2, [r4, #4]
 8009f6e:	04d9      	lsls	r1, r3, #19
 8009f70:	6922      	ldr	r2, [r4, #16]
 8009f72:	6022      	str	r2, [r4, #0]
 8009f74:	d504      	bpl.n	8009f80 <__sflush_r+0x78>
 8009f76:	1c42      	adds	r2, r0, #1
 8009f78:	d101      	bne.n	8009f7e <__sflush_r+0x76>
 8009f7a:	682b      	ldr	r3, [r5, #0]
 8009f7c:	b903      	cbnz	r3, 8009f80 <__sflush_r+0x78>
 8009f7e:	6560      	str	r0, [r4, #84]	@ 0x54
 8009f80:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009f82:	602f      	str	r7, [r5, #0]
 8009f84:	b1b9      	cbz	r1, 8009fb6 <__sflush_r+0xae>
 8009f86:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009f8a:	4299      	cmp	r1, r3
 8009f8c:	d002      	beq.n	8009f94 <__sflush_r+0x8c>
 8009f8e:	4628      	mov	r0, r5
 8009f90:	f7fe f8f2 	bl	8008178 <_free_r>
 8009f94:	2300      	movs	r3, #0
 8009f96:	6363      	str	r3, [r4, #52]	@ 0x34
 8009f98:	e00d      	b.n	8009fb6 <__sflush_r+0xae>
 8009f9a:	2301      	movs	r3, #1
 8009f9c:	4628      	mov	r0, r5
 8009f9e:	47b0      	blx	r6
 8009fa0:	4602      	mov	r2, r0
 8009fa2:	1c50      	adds	r0, r2, #1
 8009fa4:	d1c9      	bne.n	8009f3a <__sflush_r+0x32>
 8009fa6:	682b      	ldr	r3, [r5, #0]
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d0c6      	beq.n	8009f3a <__sflush_r+0x32>
 8009fac:	2b1d      	cmp	r3, #29
 8009fae:	d001      	beq.n	8009fb4 <__sflush_r+0xac>
 8009fb0:	2b16      	cmp	r3, #22
 8009fb2:	d11e      	bne.n	8009ff2 <__sflush_r+0xea>
 8009fb4:	602f      	str	r7, [r5, #0]
 8009fb6:	2000      	movs	r0, #0
 8009fb8:	e022      	b.n	800a000 <__sflush_r+0xf8>
 8009fba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009fbe:	b21b      	sxth	r3, r3
 8009fc0:	e01b      	b.n	8009ffa <__sflush_r+0xf2>
 8009fc2:	690f      	ldr	r7, [r1, #16]
 8009fc4:	2f00      	cmp	r7, #0
 8009fc6:	d0f6      	beq.n	8009fb6 <__sflush_r+0xae>
 8009fc8:	0793      	lsls	r3, r2, #30
 8009fca:	680e      	ldr	r6, [r1, #0]
 8009fcc:	bf08      	it	eq
 8009fce:	694b      	ldreq	r3, [r1, #20]
 8009fd0:	600f      	str	r7, [r1, #0]
 8009fd2:	bf18      	it	ne
 8009fd4:	2300      	movne	r3, #0
 8009fd6:	eba6 0807 	sub.w	r8, r6, r7
 8009fda:	608b      	str	r3, [r1, #8]
 8009fdc:	f1b8 0f00 	cmp.w	r8, #0
 8009fe0:	dde9      	ble.n	8009fb6 <__sflush_r+0xae>
 8009fe2:	6a21      	ldr	r1, [r4, #32]
 8009fe4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009fe6:	4643      	mov	r3, r8
 8009fe8:	463a      	mov	r2, r7
 8009fea:	4628      	mov	r0, r5
 8009fec:	47b0      	blx	r6
 8009fee:	2800      	cmp	r0, #0
 8009ff0:	dc08      	bgt.n	800a004 <__sflush_r+0xfc>
 8009ff2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ff6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ffa:	81a3      	strh	r3, [r4, #12]
 8009ffc:	f04f 30ff 	mov.w	r0, #4294967295
 800a000:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a004:	4407      	add	r7, r0
 800a006:	eba8 0800 	sub.w	r8, r8, r0
 800a00a:	e7e7      	b.n	8009fdc <__sflush_r+0xd4>
 800a00c:	20400001 	.word	0x20400001

0800a010 <_fflush_r>:
 800a010:	b538      	push	{r3, r4, r5, lr}
 800a012:	690b      	ldr	r3, [r1, #16]
 800a014:	4605      	mov	r5, r0
 800a016:	460c      	mov	r4, r1
 800a018:	b913      	cbnz	r3, 800a020 <_fflush_r+0x10>
 800a01a:	2500      	movs	r5, #0
 800a01c:	4628      	mov	r0, r5
 800a01e:	bd38      	pop	{r3, r4, r5, pc}
 800a020:	b118      	cbz	r0, 800a02a <_fflush_r+0x1a>
 800a022:	6a03      	ldr	r3, [r0, #32]
 800a024:	b90b      	cbnz	r3, 800a02a <_fflush_r+0x1a>
 800a026:	f7fd f829 	bl	800707c <__sinit>
 800a02a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d0f3      	beq.n	800a01a <_fflush_r+0xa>
 800a032:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a034:	07d0      	lsls	r0, r2, #31
 800a036:	d404      	bmi.n	800a042 <_fflush_r+0x32>
 800a038:	0599      	lsls	r1, r3, #22
 800a03a:	d402      	bmi.n	800a042 <_fflush_r+0x32>
 800a03c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a03e:	f7fd fa3a 	bl	80074b6 <__retarget_lock_acquire_recursive>
 800a042:	4628      	mov	r0, r5
 800a044:	4621      	mov	r1, r4
 800a046:	f7ff ff5f 	bl	8009f08 <__sflush_r>
 800a04a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a04c:	07da      	lsls	r2, r3, #31
 800a04e:	4605      	mov	r5, r0
 800a050:	d4e4      	bmi.n	800a01c <_fflush_r+0xc>
 800a052:	89a3      	ldrh	r3, [r4, #12]
 800a054:	059b      	lsls	r3, r3, #22
 800a056:	d4e1      	bmi.n	800a01c <_fflush_r+0xc>
 800a058:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a05a:	f7fd fa2d 	bl	80074b8 <__retarget_lock_release_recursive>
 800a05e:	e7dd      	b.n	800a01c <_fflush_r+0xc>

0800a060 <__swhatbuf_r>:
 800a060:	b570      	push	{r4, r5, r6, lr}
 800a062:	460c      	mov	r4, r1
 800a064:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a068:	2900      	cmp	r1, #0
 800a06a:	b096      	sub	sp, #88	@ 0x58
 800a06c:	4615      	mov	r5, r2
 800a06e:	461e      	mov	r6, r3
 800a070:	da0d      	bge.n	800a08e <__swhatbuf_r+0x2e>
 800a072:	89a3      	ldrh	r3, [r4, #12]
 800a074:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a078:	f04f 0100 	mov.w	r1, #0
 800a07c:	bf14      	ite	ne
 800a07e:	2340      	movne	r3, #64	@ 0x40
 800a080:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a084:	2000      	movs	r0, #0
 800a086:	6031      	str	r1, [r6, #0]
 800a088:	602b      	str	r3, [r5, #0]
 800a08a:	b016      	add	sp, #88	@ 0x58
 800a08c:	bd70      	pop	{r4, r5, r6, pc}
 800a08e:	466a      	mov	r2, sp
 800a090:	f000 f874 	bl	800a17c <_fstat_r>
 800a094:	2800      	cmp	r0, #0
 800a096:	dbec      	blt.n	800a072 <__swhatbuf_r+0x12>
 800a098:	9901      	ldr	r1, [sp, #4]
 800a09a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a09e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a0a2:	4259      	negs	r1, r3
 800a0a4:	4159      	adcs	r1, r3
 800a0a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a0aa:	e7eb      	b.n	800a084 <__swhatbuf_r+0x24>

0800a0ac <__smakebuf_r>:
 800a0ac:	898b      	ldrh	r3, [r1, #12]
 800a0ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a0b0:	079d      	lsls	r5, r3, #30
 800a0b2:	4606      	mov	r6, r0
 800a0b4:	460c      	mov	r4, r1
 800a0b6:	d507      	bpl.n	800a0c8 <__smakebuf_r+0x1c>
 800a0b8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a0bc:	6023      	str	r3, [r4, #0]
 800a0be:	6123      	str	r3, [r4, #16]
 800a0c0:	2301      	movs	r3, #1
 800a0c2:	6163      	str	r3, [r4, #20]
 800a0c4:	b003      	add	sp, #12
 800a0c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a0c8:	ab01      	add	r3, sp, #4
 800a0ca:	466a      	mov	r2, sp
 800a0cc:	f7ff ffc8 	bl	800a060 <__swhatbuf_r>
 800a0d0:	9f00      	ldr	r7, [sp, #0]
 800a0d2:	4605      	mov	r5, r0
 800a0d4:	4639      	mov	r1, r7
 800a0d6:	4630      	mov	r0, r6
 800a0d8:	f7fe f8c2 	bl	8008260 <_malloc_r>
 800a0dc:	b948      	cbnz	r0, 800a0f2 <__smakebuf_r+0x46>
 800a0de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0e2:	059a      	lsls	r2, r3, #22
 800a0e4:	d4ee      	bmi.n	800a0c4 <__smakebuf_r+0x18>
 800a0e6:	f023 0303 	bic.w	r3, r3, #3
 800a0ea:	f043 0302 	orr.w	r3, r3, #2
 800a0ee:	81a3      	strh	r3, [r4, #12]
 800a0f0:	e7e2      	b.n	800a0b8 <__smakebuf_r+0xc>
 800a0f2:	89a3      	ldrh	r3, [r4, #12]
 800a0f4:	6020      	str	r0, [r4, #0]
 800a0f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a0fa:	81a3      	strh	r3, [r4, #12]
 800a0fc:	9b01      	ldr	r3, [sp, #4]
 800a0fe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a102:	b15b      	cbz	r3, 800a11c <__smakebuf_r+0x70>
 800a104:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a108:	4630      	mov	r0, r6
 800a10a:	f000 f849 	bl	800a1a0 <_isatty_r>
 800a10e:	b128      	cbz	r0, 800a11c <__smakebuf_r+0x70>
 800a110:	89a3      	ldrh	r3, [r4, #12]
 800a112:	f023 0303 	bic.w	r3, r3, #3
 800a116:	f043 0301 	orr.w	r3, r3, #1
 800a11a:	81a3      	strh	r3, [r4, #12]
 800a11c:	89a3      	ldrh	r3, [r4, #12]
 800a11e:	431d      	orrs	r5, r3
 800a120:	81a5      	strh	r5, [r4, #12]
 800a122:	e7cf      	b.n	800a0c4 <__smakebuf_r+0x18>

0800a124 <memmove>:
 800a124:	4288      	cmp	r0, r1
 800a126:	b510      	push	{r4, lr}
 800a128:	eb01 0402 	add.w	r4, r1, r2
 800a12c:	d902      	bls.n	800a134 <memmove+0x10>
 800a12e:	4284      	cmp	r4, r0
 800a130:	4623      	mov	r3, r4
 800a132:	d807      	bhi.n	800a144 <memmove+0x20>
 800a134:	1e43      	subs	r3, r0, #1
 800a136:	42a1      	cmp	r1, r4
 800a138:	d008      	beq.n	800a14c <memmove+0x28>
 800a13a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a13e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a142:	e7f8      	b.n	800a136 <memmove+0x12>
 800a144:	4402      	add	r2, r0
 800a146:	4601      	mov	r1, r0
 800a148:	428a      	cmp	r2, r1
 800a14a:	d100      	bne.n	800a14e <memmove+0x2a>
 800a14c:	bd10      	pop	{r4, pc}
 800a14e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a152:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a156:	e7f7      	b.n	800a148 <memmove+0x24>

0800a158 <strncmp>:
 800a158:	b510      	push	{r4, lr}
 800a15a:	b16a      	cbz	r2, 800a178 <strncmp+0x20>
 800a15c:	3901      	subs	r1, #1
 800a15e:	1884      	adds	r4, r0, r2
 800a160:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a164:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a168:	429a      	cmp	r2, r3
 800a16a:	d103      	bne.n	800a174 <strncmp+0x1c>
 800a16c:	42a0      	cmp	r0, r4
 800a16e:	d001      	beq.n	800a174 <strncmp+0x1c>
 800a170:	2a00      	cmp	r2, #0
 800a172:	d1f5      	bne.n	800a160 <strncmp+0x8>
 800a174:	1ad0      	subs	r0, r2, r3
 800a176:	bd10      	pop	{r4, pc}
 800a178:	4610      	mov	r0, r2
 800a17a:	e7fc      	b.n	800a176 <strncmp+0x1e>

0800a17c <_fstat_r>:
 800a17c:	b538      	push	{r3, r4, r5, lr}
 800a17e:	4d07      	ldr	r5, [pc, #28]	@ (800a19c <_fstat_r+0x20>)
 800a180:	2300      	movs	r3, #0
 800a182:	4604      	mov	r4, r0
 800a184:	4608      	mov	r0, r1
 800a186:	4611      	mov	r1, r2
 800a188:	602b      	str	r3, [r5, #0]
 800a18a:	f7f7 fecb 	bl	8001f24 <_fstat>
 800a18e:	1c43      	adds	r3, r0, #1
 800a190:	d102      	bne.n	800a198 <_fstat_r+0x1c>
 800a192:	682b      	ldr	r3, [r5, #0]
 800a194:	b103      	cbz	r3, 800a198 <_fstat_r+0x1c>
 800a196:	6023      	str	r3, [r4, #0]
 800a198:	bd38      	pop	{r3, r4, r5, pc}
 800a19a:	bf00      	nop
 800a19c:	20000580 	.word	0x20000580

0800a1a0 <_isatty_r>:
 800a1a0:	b538      	push	{r3, r4, r5, lr}
 800a1a2:	4d06      	ldr	r5, [pc, #24]	@ (800a1bc <_isatty_r+0x1c>)
 800a1a4:	2300      	movs	r3, #0
 800a1a6:	4604      	mov	r4, r0
 800a1a8:	4608      	mov	r0, r1
 800a1aa:	602b      	str	r3, [r5, #0]
 800a1ac:	f7f7 feca 	bl	8001f44 <_isatty>
 800a1b0:	1c43      	adds	r3, r0, #1
 800a1b2:	d102      	bne.n	800a1ba <_isatty_r+0x1a>
 800a1b4:	682b      	ldr	r3, [r5, #0]
 800a1b6:	b103      	cbz	r3, 800a1ba <_isatty_r+0x1a>
 800a1b8:	6023      	str	r3, [r4, #0]
 800a1ba:	bd38      	pop	{r3, r4, r5, pc}
 800a1bc:	20000580 	.word	0x20000580

0800a1c0 <_sbrk_r>:
 800a1c0:	b538      	push	{r3, r4, r5, lr}
 800a1c2:	4d06      	ldr	r5, [pc, #24]	@ (800a1dc <_sbrk_r+0x1c>)
 800a1c4:	2300      	movs	r3, #0
 800a1c6:	4604      	mov	r4, r0
 800a1c8:	4608      	mov	r0, r1
 800a1ca:	602b      	str	r3, [r5, #0]
 800a1cc:	f7f7 fed2 	bl	8001f74 <_sbrk>
 800a1d0:	1c43      	adds	r3, r0, #1
 800a1d2:	d102      	bne.n	800a1da <_sbrk_r+0x1a>
 800a1d4:	682b      	ldr	r3, [r5, #0]
 800a1d6:	b103      	cbz	r3, 800a1da <_sbrk_r+0x1a>
 800a1d8:	6023      	str	r3, [r4, #0]
 800a1da:	bd38      	pop	{r3, r4, r5, pc}
 800a1dc:	20000580 	.word	0x20000580

0800a1e0 <memcpy>:
 800a1e0:	440a      	add	r2, r1
 800a1e2:	4291      	cmp	r1, r2
 800a1e4:	f100 33ff 	add.w	r3, r0, #4294967295
 800a1e8:	d100      	bne.n	800a1ec <memcpy+0xc>
 800a1ea:	4770      	bx	lr
 800a1ec:	b510      	push	{r4, lr}
 800a1ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a1f2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a1f6:	4291      	cmp	r1, r2
 800a1f8:	d1f9      	bne.n	800a1ee <memcpy+0xe>
 800a1fa:	bd10      	pop	{r4, pc}
 800a1fc:	0000      	movs	r0, r0
	...

0800a200 <nan>:
 800a200:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a208 <nan+0x8>
 800a204:	4770      	bx	lr
 800a206:	bf00      	nop
 800a208:	00000000 	.word	0x00000000
 800a20c:	7ff80000 	.word	0x7ff80000

0800a210 <__assert_func>:
 800a210:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a212:	4614      	mov	r4, r2
 800a214:	461a      	mov	r2, r3
 800a216:	4b09      	ldr	r3, [pc, #36]	@ (800a23c <__assert_func+0x2c>)
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	4605      	mov	r5, r0
 800a21c:	68d8      	ldr	r0, [r3, #12]
 800a21e:	b14c      	cbz	r4, 800a234 <__assert_func+0x24>
 800a220:	4b07      	ldr	r3, [pc, #28]	@ (800a240 <__assert_func+0x30>)
 800a222:	9100      	str	r1, [sp, #0]
 800a224:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a228:	4906      	ldr	r1, [pc, #24]	@ (800a244 <__assert_func+0x34>)
 800a22a:	462b      	mov	r3, r5
 800a22c:	f000 fba8 	bl	800a980 <fiprintf>
 800a230:	f000 fbb8 	bl	800a9a4 <abort>
 800a234:	4b04      	ldr	r3, [pc, #16]	@ (800a248 <__assert_func+0x38>)
 800a236:	461c      	mov	r4, r3
 800a238:	e7f3      	b.n	800a222 <__assert_func+0x12>
 800a23a:	bf00      	nop
 800a23c:	20000020 	.word	0x20000020
 800a240:	0800ac2a 	.word	0x0800ac2a
 800a244:	0800ac37 	.word	0x0800ac37
 800a248:	0800ac65 	.word	0x0800ac65

0800a24c <_calloc_r>:
 800a24c:	b570      	push	{r4, r5, r6, lr}
 800a24e:	fba1 5402 	umull	r5, r4, r1, r2
 800a252:	b934      	cbnz	r4, 800a262 <_calloc_r+0x16>
 800a254:	4629      	mov	r1, r5
 800a256:	f7fe f803 	bl	8008260 <_malloc_r>
 800a25a:	4606      	mov	r6, r0
 800a25c:	b928      	cbnz	r0, 800a26a <_calloc_r+0x1e>
 800a25e:	4630      	mov	r0, r6
 800a260:	bd70      	pop	{r4, r5, r6, pc}
 800a262:	220c      	movs	r2, #12
 800a264:	6002      	str	r2, [r0, #0]
 800a266:	2600      	movs	r6, #0
 800a268:	e7f9      	b.n	800a25e <_calloc_r+0x12>
 800a26a:	462a      	mov	r2, r5
 800a26c:	4621      	mov	r1, r4
 800a26e:	f7fd f8a5 	bl	80073bc <memset>
 800a272:	e7f4      	b.n	800a25e <_calloc_r+0x12>

0800a274 <rshift>:
 800a274:	6903      	ldr	r3, [r0, #16]
 800a276:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a27a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a27e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a282:	f100 0414 	add.w	r4, r0, #20
 800a286:	dd45      	ble.n	800a314 <rshift+0xa0>
 800a288:	f011 011f 	ands.w	r1, r1, #31
 800a28c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a290:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a294:	d10c      	bne.n	800a2b0 <rshift+0x3c>
 800a296:	f100 0710 	add.w	r7, r0, #16
 800a29a:	4629      	mov	r1, r5
 800a29c:	42b1      	cmp	r1, r6
 800a29e:	d334      	bcc.n	800a30a <rshift+0x96>
 800a2a0:	1a9b      	subs	r3, r3, r2
 800a2a2:	009b      	lsls	r3, r3, #2
 800a2a4:	1eea      	subs	r2, r5, #3
 800a2a6:	4296      	cmp	r6, r2
 800a2a8:	bf38      	it	cc
 800a2aa:	2300      	movcc	r3, #0
 800a2ac:	4423      	add	r3, r4
 800a2ae:	e015      	b.n	800a2dc <rshift+0x68>
 800a2b0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a2b4:	f1c1 0820 	rsb	r8, r1, #32
 800a2b8:	40cf      	lsrs	r7, r1
 800a2ba:	f105 0e04 	add.w	lr, r5, #4
 800a2be:	46a1      	mov	r9, r4
 800a2c0:	4576      	cmp	r6, lr
 800a2c2:	46f4      	mov	ip, lr
 800a2c4:	d815      	bhi.n	800a2f2 <rshift+0x7e>
 800a2c6:	1a9a      	subs	r2, r3, r2
 800a2c8:	0092      	lsls	r2, r2, #2
 800a2ca:	3a04      	subs	r2, #4
 800a2cc:	3501      	adds	r5, #1
 800a2ce:	42ae      	cmp	r6, r5
 800a2d0:	bf38      	it	cc
 800a2d2:	2200      	movcc	r2, #0
 800a2d4:	18a3      	adds	r3, r4, r2
 800a2d6:	50a7      	str	r7, [r4, r2]
 800a2d8:	b107      	cbz	r7, 800a2dc <rshift+0x68>
 800a2da:	3304      	adds	r3, #4
 800a2dc:	1b1a      	subs	r2, r3, r4
 800a2de:	42a3      	cmp	r3, r4
 800a2e0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a2e4:	bf08      	it	eq
 800a2e6:	2300      	moveq	r3, #0
 800a2e8:	6102      	str	r2, [r0, #16]
 800a2ea:	bf08      	it	eq
 800a2ec:	6143      	streq	r3, [r0, #20]
 800a2ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a2f2:	f8dc c000 	ldr.w	ip, [ip]
 800a2f6:	fa0c fc08 	lsl.w	ip, ip, r8
 800a2fa:	ea4c 0707 	orr.w	r7, ip, r7
 800a2fe:	f849 7b04 	str.w	r7, [r9], #4
 800a302:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a306:	40cf      	lsrs	r7, r1
 800a308:	e7da      	b.n	800a2c0 <rshift+0x4c>
 800a30a:	f851 cb04 	ldr.w	ip, [r1], #4
 800a30e:	f847 cf04 	str.w	ip, [r7, #4]!
 800a312:	e7c3      	b.n	800a29c <rshift+0x28>
 800a314:	4623      	mov	r3, r4
 800a316:	e7e1      	b.n	800a2dc <rshift+0x68>

0800a318 <__hexdig_fun>:
 800a318:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800a31c:	2b09      	cmp	r3, #9
 800a31e:	d802      	bhi.n	800a326 <__hexdig_fun+0xe>
 800a320:	3820      	subs	r0, #32
 800a322:	b2c0      	uxtb	r0, r0
 800a324:	4770      	bx	lr
 800a326:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800a32a:	2b05      	cmp	r3, #5
 800a32c:	d801      	bhi.n	800a332 <__hexdig_fun+0x1a>
 800a32e:	3847      	subs	r0, #71	@ 0x47
 800a330:	e7f7      	b.n	800a322 <__hexdig_fun+0xa>
 800a332:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800a336:	2b05      	cmp	r3, #5
 800a338:	d801      	bhi.n	800a33e <__hexdig_fun+0x26>
 800a33a:	3827      	subs	r0, #39	@ 0x27
 800a33c:	e7f1      	b.n	800a322 <__hexdig_fun+0xa>
 800a33e:	2000      	movs	r0, #0
 800a340:	4770      	bx	lr
	...

0800a344 <__gethex>:
 800a344:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a348:	b085      	sub	sp, #20
 800a34a:	468a      	mov	sl, r1
 800a34c:	9302      	str	r3, [sp, #8]
 800a34e:	680b      	ldr	r3, [r1, #0]
 800a350:	9001      	str	r0, [sp, #4]
 800a352:	4690      	mov	r8, r2
 800a354:	1c9c      	adds	r4, r3, #2
 800a356:	46a1      	mov	r9, r4
 800a358:	f814 0b01 	ldrb.w	r0, [r4], #1
 800a35c:	2830      	cmp	r0, #48	@ 0x30
 800a35e:	d0fa      	beq.n	800a356 <__gethex+0x12>
 800a360:	eba9 0303 	sub.w	r3, r9, r3
 800a364:	f1a3 0b02 	sub.w	fp, r3, #2
 800a368:	f7ff ffd6 	bl	800a318 <__hexdig_fun>
 800a36c:	4605      	mov	r5, r0
 800a36e:	2800      	cmp	r0, #0
 800a370:	d168      	bne.n	800a444 <__gethex+0x100>
 800a372:	49a0      	ldr	r1, [pc, #640]	@ (800a5f4 <__gethex+0x2b0>)
 800a374:	2201      	movs	r2, #1
 800a376:	4648      	mov	r0, r9
 800a378:	f7ff feee 	bl	800a158 <strncmp>
 800a37c:	4607      	mov	r7, r0
 800a37e:	2800      	cmp	r0, #0
 800a380:	d167      	bne.n	800a452 <__gethex+0x10e>
 800a382:	f899 0001 	ldrb.w	r0, [r9, #1]
 800a386:	4626      	mov	r6, r4
 800a388:	f7ff ffc6 	bl	800a318 <__hexdig_fun>
 800a38c:	2800      	cmp	r0, #0
 800a38e:	d062      	beq.n	800a456 <__gethex+0x112>
 800a390:	4623      	mov	r3, r4
 800a392:	7818      	ldrb	r0, [r3, #0]
 800a394:	2830      	cmp	r0, #48	@ 0x30
 800a396:	4699      	mov	r9, r3
 800a398:	f103 0301 	add.w	r3, r3, #1
 800a39c:	d0f9      	beq.n	800a392 <__gethex+0x4e>
 800a39e:	f7ff ffbb 	bl	800a318 <__hexdig_fun>
 800a3a2:	fab0 f580 	clz	r5, r0
 800a3a6:	096d      	lsrs	r5, r5, #5
 800a3a8:	f04f 0b01 	mov.w	fp, #1
 800a3ac:	464a      	mov	r2, r9
 800a3ae:	4616      	mov	r6, r2
 800a3b0:	3201      	adds	r2, #1
 800a3b2:	7830      	ldrb	r0, [r6, #0]
 800a3b4:	f7ff ffb0 	bl	800a318 <__hexdig_fun>
 800a3b8:	2800      	cmp	r0, #0
 800a3ba:	d1f8      	bne.n	800a3ae <__gethex+0x6a>
 800a3bc:	498d      	ldr	r1, [pc, #564]	@ (800a5f4 <__gethex+0x2b0>)
 800a3be:	2201      	movs	r2, #1
 800a3c0:	4630      	mov	r0, r6
 800a3c2:	f7ff fec9 	bl	800a158 <strncmp>
 800a3c6:	2800      	cmp	r0, #0
 800a3c8:	d13f      	bne.n	800a44a <__gethex+0x106>
 800a3ca:	b944      	cbnz	r4, 800a3de <__gethex+0x9a>
 800a3cc:	1c74      	adds	r4, r6, #1
 800a3ce:	4622      	mov	r2, r4
 800a3d0:	4616      	mov	r6, r2
 800a3d2:	3201      	adds	r2, #1
 800a3d4:	7830      	ldrb	r0, [r6, #0]
 800a3d6:	f7ff ff9f 	bl	800a318 <__hexdig_fun>
 800a3da:	2800      	cmp	r0, #0
 800a3dc:	d1f8      	bne.n	800a3d0 <__gethex+0x8c>
 800a3de:	1ba4      	subs	r4, r4, r6
 800a3e0:	00a7      	lsls	r7, r4, #2
 800a3e2:	7833      	ldrb	r3, [r6, #0]
 800a3e4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800a3e8:	2b50      	cmp	r3, #80	@ 0x50
 800a3ea:	d13e      	bne.n	800a46a <__gethex+0x126>
 800a3ec:	7873      	ldrb	r3, [r6, #1]
 800a3ee:	2b2b      	cmp	r3, #43	@ 0x2b
 800a3f0:	d033      	beq.n	800a45a <__gethex+0x116>
 800a3f2:	2b2d      	cmp	r3, #45	@ 0x2d
 800a3f4:	d034      	beq.n	800a460 <__gethex+0x11c>
 800a3f6:	1c71      	adds	r1, r6, #1
 800a3f8:	2400      	movs	r4, #0
 800a3fa:	7808      	ldrb	r0, [r1, #0]
 800a3fc:	f7ff ff8c 	bl	800a318 <__hexdig_fun>
 800a400:	1e43      	subs	r3, r0, #1
 800a402:	b2db      	uxtb	r3, r3
 800a404:	2b18      	cmp	r3, #24
 800a406:	d830      	bhi.n	800a46a <__gethex+0x126>
 800a408:	f1a0 0210 	sub.w	r2, r0, #16
 800a40c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a410:	f7ff ff82 	bl	800a318 <__hexdig_fun>
 800a414:	f100 3cff 	add.w	ip, r0, #4294967295
 800a418:	fa5f fc8c 	uxtb.w	ip, ip
 800a41c:	f1bc 0f18 	cmp.w	ip, #24
 800a420:	f04f 030a 	mov.w	r3, #10
 800a424:	d91e      	bls.n	800a464 <__gethex+0x120>
 800a426:	b104      	cbz	r4, 800a42a <__gethex+0xe6>
 800a428:	4252      	negs	r2, r2
 800a42a:	4417      	add	r7, r2
 800a42c:	f8ca 1000 	str.w	r1, [sl]
 800a430:	b1ed      	cbz	r5, 800a46e <__gethex+0x12a>
 800a432:	f1bb 0f00 	cmp.w	fp, #0
 800a436:	bf0c      	ite	eq
 800a438:	2506      	moveq	r5, #6
 800a43a:	2500      	movne	r5, #0
 800a43c:	4628      	mov	r0, r5
 800a43e:	b005      	add	sp, #20
 800a440:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a444:	2500      	movs	r5, #0
 800a446:	462c      	mov	r4, r5
 800a448:	e7b0      	b.n	800a3ac <__gethex+0x68>
 800a44a:	2c00      	cmp	r4, #0
 800a44c:	d1c7      	bne.n	800a3de <__gethex+0x9a>
 800a44e:	4627      	mov	r7, r4
 800a450:	e7c7      	b.n	800a3e2 <__gethex+0x9e>
 800a452:	464e      	mov	r6, r9
 800a454:	462f      	mov	r7, r5
 800a456:	2501      	movs	r5, #1
 800a458:	e7c3      	b.n	800a3e2 <__gethex+0x9e>
 800a45a:	2400      	movs	r4, #0
 800a45c:	1cb1      	adds	r1, r6, #2
 800a45e:	e7cc      	b.n	800a3fa <__gethex+0xb6>
 800a460:	2401      	movs	r4, #1
 800a462:	e7fb      	b.n	800a45c <__gethex+0x118>
 800a464:	fb03 0002 	mla	r0, r3, r2, r0
 800a468:	e7ce      	b.n	800a408 <__gethex+0xc4>
 800a46a:	4631      	mov	r1, r6
 800a46c:	e7de      	b.n	800a42c <__gethex+0xe8>
 800a46e:	eba6 0309 	sub.w	r3, r6, r9
 800a472:	3b01      	subs	r3, #1
 800a474:	4629      	mov	r1, r5
 800a476:	2b07      	cmp	r3, #7
 800a478:	dc0a      	bgt.n	800a490 <__gethex+0x14c>
 800a47a:	9801      	ldr	r0, [sp, #4]
 800a47c:	f7fd ff7c 	bl	8008378 <_Balloc>
 800a480:	4604      	mov	r4, r0
 800a482:	b940      	cbnz	r0, 800a496 <__gethex+0x152>
 800a484:	4b5c      	ldr	r3, [pc, #368]	@ (800a5f8 <__gethex+0x2b4>)
 800a486:	4602      	mov	r2, r0
 800a488:	21e4      	movs	r1, #228	@ 0xe4
 800a48a:	485c      	ldr	r0, [pc, #368]	@ (800a5fc <__gethex+0x2b8>)
 800a48c:	f7ff fec0 	bl	800a210 <__assert_func>
 800a490:	3101      	adds	r1, #1
 800a492:	105b      	asrs	r3, r3, #1
 800a494:	e7ef      	b.n	800a476 <__gethex+0x132>
 800a496:	f100 0a14 	add.w	sl, r0, #20
 800a49a:	2300      	movs	r3, #0
 800a49c:	4655      	mov	r5, sl
 800a49e:	469b      	mov	fp, r3
 800a4a0:	45b1      	cmp	r9, r6
 800a4a2:	d337      	bcc.n	800a514 <__gethex+0x1d0>
 800a4a4:	f845 bb04 	str.w	fp, [r5], #4
 800a4a8:	eba5 050a 	sub.w	r5, r5, sl
 800a4ac:	10ad      	asrs	r5, r5, #2
 800a4ae:	6125      	str	r5, [r4, #16]
 800a4b0:	4658      	mov	r0, fp
 800a4b2:	f7fe f853 	bl	800855c <__hi0bits>
 800a4b6:	016d      	lsls	r5, r5, #5
 800a4b8:	f8d8 6000 	ldr.w	r6, [r8]
 800a4bc:	1a2d      	subs	r5, r5, r0
 800a4be:	42b5      	cmp	r5, r6
 800a4c0:	dd54      	ble.n	800a56c <__gethex+0x228>
 800a4c2:	1bad      	subs	r5, r5, r6
 800a4c4:	4629      	mov	r1, r5
 800a4c6:	4620      	mov	r0, r4
 800a4c8:	f7fe fbdf 	bl	8008c8a <__any_on>
 800a4cc:	4681      	mov	r9, r0
 800a4ce:	b178      	cbz	r0, 800a4f0 <__gethex+0x1ac>
 800a4d0:	1e6b      	subs	r3, r5, #1
 800a4d2:	1159      	asrs	r1, r3, #5
 800a4d4:	f003 021f 	and.w	r2, r3, #31
 800a4d8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a4dc:	f04f 0901 	mov.w	r9, #1
 800a4e0:	fa09 f202 	lsl.w	r2, r9, r2
 800a4e4:	420a      	tst	r2, r1
 800a4e6:	d003      	beq.n	800a4f0 <__gethex+0x1ac>
 800a4e8:	454b      	cmp	r3, r9
 800a4ea:	dc36      	bgt.n	800a55a <__gethex+0x216>
 800a4ec:	f04f 0902 	mov.w	r9, #2
 800a4f0:	4629      	mov	r1, r5
 800a4f2:	4620      	mov	r0, r4
 800a4f4:	f7ff febe 	bl	800a274 <rshift>
 800a4f8:	442f      	add	r7, r5
 800a4fa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a4fe:	42bb      	cmp	r3, r7
 800a500:	da42      	bge.n	800a588 <__gethex+0x244>
 800a502:	9801      	ldr	r0, [sp, #4]
 800a504:	4621      	mov	r1, r4
 800a506:	f7fd ff77 	bl	80083f8 <_Bfree>
 800a50a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a50c:	2300      	movs	r3, #0
 800a50e:	6013      	str	r3, [r2, #0]
 800a510:	25a3      	movs	r5, #163	@ 0xa3
 800a512:	e793      	b.n	800a43c <__gethex+0xf8>
 800a514:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800a518:	2a2e      	cmp	r2, #46	@ 0x2e
 800a51a:	d012      	beq.n	800a542 <__gethex+0x1fe>
 800a51c:	2b20      	cmp	r3, #32
 800a51e:	d104      	bne.n	800a52a <__gethex+0x1e6>
 800a520:	f845 bb04 	str.w	fp, [r5], #4
 800a524:	f04f 0b00 	mov.w	fp, #0
 800a528:	465b      	mov	r3, fp
 800a52a:	7830      	ldrb	r0, [r6, #0]
 800a52c:	9303      	str	r3, [sp, #12]
 800a52e:	f7ff fef3 	bl	800a318 <__hexdig_fun>
 800a532:	9b03      	ldr	r3, [sp, #12]
 800a534:	f000 000f 	and.w	r0, r0, #15
 800a538:	4098      	lsls	r0, r3
 800a53a:	ea4b 0b00 	orr.w	fp, fp, r0
 800a53e:	3304      	adds	r3, #4
 800a540:	e7ae      	b.n	800a4a0 <__gethex+0x15c>
 800a542:	45b1      	cmp	r9, r6
 800a544:	d8ea      	bhi.n	800a51c <__gethex+0x1d8>
 800a546:	492b      	ldr	r1, [pc, #172]	@ (800a5f4 <__gethex+0x2b0>)
 800a548:	9303      	str	r3, [sp, #12]
 800a54a:	2201      	movs	r2, #1
 800a54c:	4630      	mov	r0, r6
 800a54e:	f7ff fe03 	bl	800a158 <strncmp>
 800a552:	9b03      	ldr	r3, [sp, #12]
 800a554:	2800      	cmp	r0, #0
 800a556:	d1e1      	bne.n	800a51c <__gethex+0x1d8>
 800a558:	e7a2      	b.n	800a4a0 <__gethex+0x15c>
 800a55a:	1ea9      	subs	r1, r5, #2
 800a55c:	4620      	mov	r0, r4
 800a55e:	f7fe fb94 	bl	8008c8a <__any_on>
 800a562:	2800      	cmp	r0, #0
 800a564:	d0c2      	beq.n	800a4ec <__gethex+0x1a8>
 800a566:	f04f 0903 	mov.w	r9, #3
 800a56a:	e7c1      	b.n	800a4f0 <__gethex+0x1ac>
 800a56c:	da09      	bge.n	800a582 <__gethex+0x23e>
 800a56e:	1b75      	subs	r5, r6, r5
 800a570:	4621      	mov	r1, r4
 800a572:	9801      	ldr	r0, [sp, #4]
 800a574:	462a      	mov	r2, r5
 800a576:	f7fe f94f 	bl	8008818 <__lshift>
 800a57a:	1b7f      	subs	r7, r7, r5
 800a57c:	4604      	mov	r4, r0
 800a57e:	f100 0a14 	add.w	sl, r0, #20
 800a582:	f04f 0900 	mov.w	r9, #0
 800a586:	e7b8      	b.n	800a4fa <__gethex+0x1b6>
 800a588:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a58c:	42bd      	cmp	r5, r7
 800a58e:	dd6f      	ble.n	800a670 <__gethex+0x32c>
 800a590:	1bed      	subs	r5, r5, r7
 800a592:	42ae      	cmp	r6, r5
 800a594:	dc34      	bgt.n	800a600 <__gethex+0x2bc>
 800a596:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a59a:	2b02      	cmp	r3, #2
 800a59c:	d022      	beq.n	800a5e4 <__gethex+0x2a0>
 800a59e:	2b03      	cmp	r3, #3
 800a5a0:	d024      	beq.n	800a5ec <__gethex+0x2a8>
 800a5a2:	2b01      	cmp	r3, #1
 800a5a4:	d115      	bne.n	800a5d2 <__gethex+0x28e>
 800a5a6:	42ae      	cmp	r6, r5
 800a5a8:	d113      	bne.n	800a5d2 <__gethex+0x28e>
 800a5aa:	2e01      	cmp	r6, #1
 800a5ac:	d10b      	bne.n	800a5c6 <__gethex+0x282>
 800a5ae:	9a02      	ldr	r2, [sp, #8]
 800a5b0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a5b4:	6013      	str	r3, [r2, #0]
 800a5b6:	2301      	movs	r3, #1
 800a5b8:	6123      	str	r3, [r4, #16]
 800a5ba:	f8ca 3000 	str.w	r3, [sl]
 800a5be:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a5c0:	2562      	movs	r5, #98	@ 0x62
 800a5c2:	601c      	str	r4, [r3, #0]
 800a5c4:	e73a      	b.n	800a43c <__gethex+0xf8>
 800a5c6:	1e71      	subs	r1, r6, #1
 800a5c8:	4620      	mov	r0, r4
 800a5ca:	f7fe fb5e 	bl	8008c8a <__any_on>
 800a5ce:	2800      	cmp	r0, #0
 800a5d0:	d1ed      	bne.n	800a5ae <__gethex+0x26a>
 800a5d2:	9801      	ldr	r0, [sp, #4]
 800a5d4:	4621      	mov	r1, r4
 800a5d6:	f7fd ff0f 	bl	80083f8 <_Bfree>
 800a5da:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a5dc:	2300      	movs	r3, #0
 800a5de:	6013      	str	r3, [r2, #0]
 800a5e0:	2550      	movs	r5, #80	@ 0x50
 800a5e2:	e72b      	b.n	800a43c <__gethex+0xf8>
 800a5e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d1f3      	bne.n	800a5d2 <__gethex+0x28e>
 800a5ea:	e7e0      	b.n	800a5ae <__gethex+0x26a>
 800a5ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d1dd      	bne.n	800a5ae <__gethex+0x26a>
 800a5f2:	e7ee      	b.n	800a5d2 <__gethex+0x28e>
 800a5f4:	0800ac0f 	.word	0x0800ac0f
 800a5f8:	0800aba5 	.word	0x0800aba5
 800a5fc:	0800ac66 	.word	0x0800ac66
 800a600:	1e6f      	subs	r7, r5, #1
 800a602:	f1b9 0f00 	cmp.w	r9, #0
 800a606:	d130      	bne.n	800a66a <__gethex+0x326>
 800a608:	b127      	cbz	r7, 800a614 <__gethex+0x2d0>
 800a60a:	4639      	mov	r1, r7
 800a60c:	4620      	mov	r0, r4
 800a60e:	f7fe fb3c 	bl	8008c8a <__any_on>
 800a612:	4681      	mov	r9, r0
 800a614:	117a      	asrs	r2, r7, #5
 800a616:	2301      	movs	r3, #1
 800a618:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a61c:	f007 071f 	and.w	r7, r7, #31
 800a620:	40bb      	lsls	r3, r7
 800a622:	4213      	tst	r3, r2
 800a624:	4629      	mov	r1, r5
 800a626:	4620      	mov	r0, r4
 800a628:	bf18      	it	ne
 800a62a:	f049 0902 	orrne.w	r9, r9, #2
 800a62e:	f7ff fe21 	bl	800a274 <rshift>
 800a632:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800a636:	1b76      	subs	r6, r6, r5
 800a638:	2502      	movs	r5, #2
 800a63a:	f1b9 0f00 	cmp.w	r9, #0
 800a63e:	d047      	beq.n	800a6d0 <__gethex+0x38c>
 800a640:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a644:	2b02      	cmp	r3, #2
 800a646:	d015      	beq.n	800a674 <__gethex+0x330>
 800a648:	2b03      	cmp	r3, #3
 800a64a:	d017      	beq.n	800a67c <__gethex+0x338>
 800a64c:	2b01      	cmp	r3, #1
 800a64e:	d109      	bne.n	800a664 <__gethex+0x320>
 800a650:	f019 0f02 	tst.w	r9, #2
 800a654:	d006      	beq.n	800a664 <__gethex+0x320>
 800a656:	f8da 3000 	ldr.w	r3, [sl]
 800a65a:	ea49 0903 	orr.w	r9, r9, r3
 800a65e:	f019 0f01 	tst.w	r9, #1
 800a662:	d10e      	bne.n	800a682 <__gethex+0x33e>
 800a664:	f045 0510 	orr.w	r5, r5, #16
 800a668:	e032      	b.n	800a6d0 <__gethex+0x38c>
 800a66a:	f04f 0901 	mov.w	r9, #1
 800a66e:	e7d1      	b.n	800a614 <__gethex+0x2d0>
 800a670:	2501      	movs	r5, #1
 800a672:	e7e2      	b.n	800a63a <__gethex+0x2f6>
 800a674:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a676:	f1c3 0301 	rsb	r3, r3, #1
 800a67a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a67c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d0f0      	beq.n	800a664 <__gethex+0x320>
 800a682:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a686:	f104 0314 	add.w	r3, r4, #20
 800a68a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a68e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a692:	f04f 0c00 	mov.w	ip, #0
 800a696:	4618      	mov	r0, r3
 800a698:	f853 2b04 	ldr.w	r2, [r3], #4
 800a69c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a6a0:	d01b      	beq.n	800a6da <__gethex+0x396>
 800a6a2:	3201      	adds	r2, #1
 800a6a4:	6002      	str	r2, [r0, #0]
 800a6a6:	2d02      	cmp	r5, #2
 800a6a8:	f104 0314 	add.w	r3, r4, #20
 800a6ac:	d13c      	bne.n	800a728 <__gethex+0x3e4>
 800a6ae:	f8d8 2000 	ldr.w	r2, [r8]
 800a6b2:	3a01      	subs	r2, #1
 800a6b4:	42b2      	cmp	r2, r6
 800a6b6:	d109      	bne.n	800a6cc <__gethex+0x388>
 800a6b8:	1171      	asrs	r1, r6, #5
 800a6ba:	2201      	movs	r2, #1
 800a6bc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a6c0:	f006 061f 	and.w	r6, r6, #31
 800a6c4:	fa02 f606 	lsl.w	r6, r2, r6
 800a6c8:	421e      	tst	r6, r3
 800a6ca:	d13a      	bne.n	800a742 <__gethex+0x3fe>
 800a6cc:	f045 0520 	orr.w	r5, r5, #32
 800a6d0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a6d2:	601c      	str	r4, [r3, #0]
 800a6d4:	9b02      	ldr	r3, [sp, #8]
 800a6d6:	601f      	str	r7, [r3, #0]
 800a6d8:	e6b0      	b.n	800a43c <__gethex+0xf8>
 800a6da:	4299      	cmp	r1, r3
 800a6dc:	f843 cc04 	str.w	ip, [r3, #-4]
 800a6e0:	d8d9      	bhi.n	800a696 <__gethex+0x352>
 800a6e2:	68a3      	ldr	r3, [r4, #8]
 800a6e4:	459b      	cmp	fp, r3
 800a6e6:	db17      	blt.n	800a718 <__gethex+0x3d4>
 800a6e8:	6861      	ldr	r1, [r4, #4]
 800a6ea:	9801      	ldr	r0, [sp, #4]
 800a6ec:	3101      	adds	r1, #1
 800a6ee:	f7fd fe43 	bl	8008378 <_Balloc>
 800a6f2:	4681      	mov	r9, r0
 800a6f4:	b918      	cbnz	r0, 800a6fe <__gethex+0x3ba>
 800a6f6:	4b1a      	ldr	r3, [pc, #104]	@ (800a760 <__gethex+0x41c>)
 800a6f8:	4602      	mov	r2, r0
 800a6fa:	2184      	movs	r1, #132	@ 0x84
 800a6fc:	e6c5      	b.n	800a48a <__gethex+0x146>
 800a6fe:	6922      	ldr	r2, [r4, #16]
 800a700:	3202      	adds	r2, #2
 800a702:	f104 010c 	add.w	r1, r4, #12
 800a706:	0092      	lsls	r2, r2, #2
 800a708:	300c      	adds	r0, #12
 800a70a:	f7ff fd69 	bl	800a1e0 <memcpy>
 800a70e:	4621      	mov	r1, r4
 800a710:	9801      	ldr	r0, [sp, #4]
 800a712:	f7fd fe71 	bl	80083f8 <_Bfree>
 800a716:	464c      	mov	r4, r9
 800a718:	6923      	ldr	r3, [r4, #16]
 800a71a:	1c5a      	adds	r2, r3, #1
 800a71c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a720:	6122      	str	r2, [r4, #16]
 800a722:	2201      	movs	r2, #1
 800a724:	615a      	str	r2, [r3, #20]
 800a726:	e7be      	b.n	800a6a6 <__gethex+0x362>
 800a728:	6922      	ldr	r2, [r4, #16]
 800a72a:	455a      	cmp	r2, fp
 800a72c:	dd0b      	ble.n	800a746 <__gethex+0x402>
 800a72e:	2101      	movs	r1, #1
 800a730:	4620      	mov	r0, r4
 800a732:	f7ff fd9f 	bl	800a274 <rshift>
 800a736:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a73a:	3701      	adds	r7, #1
 800a73c:	42bb      	cmp	r3, r7
 800a73e:	f6ff aee0 	blt.w	800a502 <__gethex+0x1be>
 800a742:	2501      	movs	r5, #1
 800a744:	e7c2      	b.n	800a6cc <__gethex+0x388>
 800a746:	f016 061f 	ands.w	r6, r6, #31
 800a74a:	d0fa      	beq.n	800a742 <__gethex+0x3fe>
 800a74c:	4453      	add	r3, sl
 800a74e:	f1c6 0620 	rsb	r6, r6, #32
 800a752:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a756:	f7fd ff01 	bl	800855c <__hi0bits>
 800a75a:	42b0      	cmp	r0, r6
 800a75c:	dbe7      	blt.n	800a72e <__gethex+0x3ea>
 800a75e:	e7f0      	b.n	800a742 <__gethex+0x3fe>
 800a760:	0800aba5 	.word	0x0800aba5

0800a764 <L_shift>:
 800a764:	f1c2 0208 	rsb	r2, r2, #8
 800a768:	0092      	lsls	r2, r2, #2
 800a76a:	b570      	push	{r4, r5, r6, lr}
 800a76c:	f1c2 0620 	rsb	r6, r2, #32
 800a770:	6843      	ldr	r3, [r0, #4]
 800a772:	6804      	ldr	r4, [r0, #0]
 800a774:	fa03 f506 	lsl.w	r5, r3, r6
 800a778:	432c      	orrs	r4, r5
 800a77a:	40d3      	lsrs	r3, r2
 800a77c:	6004      	str	r4, [r0, #0]
 800a77e:	f840 3f04 	str.w	r3, [r0, #4]!
 800a782:	4288      	cmp	r0, r1
 800a784:	d3f4      	bcc.n	800a770 <L_shift+0xc>
 800a786:	bd70      	pop	{r4, r5, r6, pc}

0800a788 <__match>:
 800a788:	b530      	push	{r4, r5, lr}
 800a78a:	6803      	ldr	r3, [r0, #0]
 800a78c:	3301      	adds	r3, #1
 800a78e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a792:	b914      	cbnz	r4, 800a79a <__match+0x12>
 800a794:	6003      	str	r3, [r0, #0]
 800a796:	2001      	movs	r0, #1
 800a798:	bd30      	pop	{r4, r5, pc}
 800a79a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a79e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800a7a2:	2d19      	cmp	r5, #25
 800a7a4:	bf98      	it	ls
 800a7a6:	3220      	addls	r2, #32
 800a7a8:	42a2      	cmp	r2, r4
 800a7aa:	d0f0      	beq.n	800a78e <__match+0x6>
 800a7ac:	2000      	movs	r0, #0
 800a7ae:	e7f3      	b.n	800a798 <__match+0x10>

0800a7b0 <__hexnan>:
 800a7b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7b4:	680b      	ldr	r3, [r1, #0]
 800a7b6:	6801      	ldr	r1, [r0, #0]
 800a7b8:	115e      	asrs	r6, r3, #5
 800a7ba:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a7be:	f013 031f 	ands.w	r3, r3, #31
 800a7c2:	b087      	sub	sp, #28
 800a7c4:	bf18      	it	ne
 800a7c6:	3604      	addne	r6, #4
 800a7c8:	2500      	movs	r5, #0
 800a7ca:	1f37      	subs	r7, r6, #4
 800a7cc:	4682      	mov	sl, r0
 800a7ce:	4690      	mov	r8, r2
 800a7d0:	9301      	str	r3, [sp, #4]
 800a7d2:	f846 5c04 	str.w	r5, [r6, #-4]
 800a7d6:	46b9      	mov	r9, r7
 800a7d8:	463c      	mov	r4, r7
 800a7da:	9502      	str	r5, [sp, #8]
 800a7dc:	46ab      	mov	fp, r5
 800a7de:	784a      	ldrb	r2, [r1, #1]
 800a7e0:	1c4b      	adds	r3, r1, #1
 800a7e2:	9303      	str	r3, [sp, #12]
 800a7e4:	b342      	cbz	r2, 800a838 <__hexnan+0x88>
 800a7e6:	4610      	mov	r0, r2
 800a7e8:	9105      	str	r1, [sp, #20]
 800a7ea:	9204      	str	r2, [sp, #16]
 800a7ec:	f7ff fd94 	bl	800a318 <__hexdig_fun>
 800a7f0:	2800      	cmp	r0, #0
 800a7f2:	d151      	bne.n	800a898 <__hexnan+0xe8>
 800a7f4:	9a04      	ldr	r2, [sp, #16]
 800a7f6:	9905      	ldr	r1, [sp, #20]
 800a7f8:	2a20      	cmp	r2, #32
 800a7fa:	d818      	bhi.n	800a82e <__hexnan+0x7e>
 800a7fc:	9b02      	ldr	r3, [sp, #8]
 800a7fe:	459b      	cmp	fp, r3
 800a800:	dd13      	ble.n	800a82a <__hexnan+0x7a>
 800a802:	454c      	cmp	r4, r9
 800a804:	d206      	bcs.n	800a814 <__hexnan+0x64>
 800a806:	2d07      	cmp	r5, #7
 800a808:	dc04      	bgt.n	800a814 <__hexnan+0x64>
 800a80a:	462a      	mov	r2, r5
 800a80c:	4649      	mov	r1, r9
 800a80e:	4620      	mov	r0, r4
 800a810:	f7ff ffa8 	bl	800a764 <L_shift>
 800a814:	4544      	cmp	r4, r8
 800a816:	d952      	bls.n	800a8be <__hexnan+0x10e>
 800a818:	2300      	movs	r3, #0
 800a81a:	f1a4 0904 	sub.w	r9, r4, #4
 800a81e:	f844 3c04 	str.w	r3, [r4, #-4]
 800a822:	f8cd b008 	str.w	fp, [sp, #8]
 800a826:	464c      	mov	r4, r9
 800a828:	461d      	mov	r5, r3
 800a82a:	9903      	ldr	r1, [sp, #12]
 800a82c:	e7d7      	b.n	800a7de <__hexnan+0x2e>
 800a82e:	2a29      	cmp	r2, #41	@ 0x29
 800a830:	d157      	bne.n	800a8e2 <__hexnan+0x132>
 800a832:	3102      	adds	r1, #2
 800a834:	f8ca 1000 	str.w	r1, [sl]
 800a838:	f1bb 0f00 	cmp.w	fp, #0
 800a83c:	d051      	beq.n	800a8e2 <__hexnan+0x132>
 800a83e:	454c      	cmp	r4, r9
 800a840:	d206      	bcs.n	800a850 <__hexnan+0xa0>
 800a842:	2d07      	cmp	r5, #7
 800a844:	dc04      	bgt.n	800a850 <__hexnan+0xa0>
 800a846:	462a      	mov	r2, r5
 800a848:	4649      	mov	r1, r9
 800a84a:	4620      	mov	r0, r4
 800a84c:	f7ff ff8a 	bl	800a764 <L_shift>
 800a850:	4544      	cmp	r4, r8
 800a852:	d936      	bls.n	800a8c2 <__hexnan+0x112>
 800a854:	f1a8 0204 	sub.w	r2, r8, #4
 800a858:	4623      	mov	r3, r4
 800a85a:	f853 1b04 	ldr.w	r1, [r3], #4
 800a85e:	f842 1f04 	str.w	r1, [r2, #4]!
 800a862:	429f      	cmp	r7, r3
 800a864:	d2f9      	bcs.n	800a85a <__hexnan+0xaa>
 800a866:	1b3b      	subs	r3, r7, r4
 800a868:	f023 0303 	bic.w	r3, r3, #3
 800a86c:	3304      	adds	r3, #4
 800a86e:	3401      	adds	r4, #1
 800a870:	3e03      	subs	r6, #3
 800a872:	42b4      	cmp	r4, r6
 800a874:	bf88      	it	hi
 800a876:	2304      	movhi	r3, #4
 800a878:	4443      	add	r3, r8
 800a87a:	2200      	movs	r2, #0
 800a87c:	f843 2b04 	str.w	r2, [r3], #4
 800a880:	429f      	cmp	r7, r3
 800a882:	d2fb      	bcs.n	800a87c <__hexnan+0xcc>
 800a884:	683b      	ldr	r3, [r7, #0]
 800a886:	b91b      	cbnz	r3, 800a890 <__hexnan+0xe0>
 800a888:	4547      	cmp	r7, r8
 800a88a:	d128      	bne.n	800a8de <__hexnan+0x12e>
 800a88c:	2301      	movs	r3, #1
 800a88e:	603b      	str	r3, [r7, #0]
 800a890:	2005      	movs	r0, #5
 800a892:	b007      	add	sp, #28
 800a894:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a898:	3501      	adds	r5, #1
 800a89a:	2d08      	cmp	r5, #8
 800a89c:	f10b 0b01 	add.w	fp, fp, #1
 800a8a0:	dd06      	ble.n	800a8b0 <__hexnan+0x100>
 800a8a2:	4544      	cmp	r4, r8
 800a8a4:	d9c1      	bls.n	800a82a <__hexnan+0x7a>
 800a8a6:	2300      	movs	r3, #0
 800a8a8:	f844 3c04 	str.w	r3, [r4, #-4]
 800a8ac:	2501      	movs	r5, #1
 800a8ae:	3c04      	subs	r4, #4
 800a8b0:	6822      	ldr	r2, [r4, #0]
 800a8b2:	f000 000f 	and.w	r0, r0, #15
 800a8b6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a8ba:	6020      	str	r0, [r4, #0]
 800a8bc:	e7b5      	b.n	800a82a <__hexnan+0x7a>
 800a8be:	2508      	movs	r5, #8
 800a8c0:	e7b3      	b.n	800a82a <__hexnan+0x7a>
 800a8c2:	9b01      	ldr	r3, [sp, #4]
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d0dd      	beq.n	800a884 <__hexnan+0xd4>
 800a8c8:	f1c3 0320 	rsb	r3, r3, #32
 800a8cc:	f04f 32ff 	mov.w	r2, #4294967295
 800a8d0:	40da      	lsrs	r2, r3
 800a8d2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a8d6:	4013      	ands	r3, r2
 800a8d8:	f846 3c04 	str.w	r3, [r6, #-4]
 800a8dc:	e7d2      	b.n	800a884 <__hexnan+0xd4>
 800a8de:	3f04      	subs	r7, #4
 800a8e0:	e7d0      	b.n	800a884 <__hexnan+0xd4>
 800a8e2:	2004      	movs	r0, #4
 800a8e4:	e7d5      	b.n	800a892 <__hexnan+0xe2>

0800a8e6 <__ascii_mbtowc>:
 800a8e6:	b082      	sub	sp, #8
 800a8e8:	b901      	cbnz	r1, 800a8ec <__ascii_mbtowc+0x6>
 800a8ea:	a901      	add	r1, sp, #4
 800a8ec:	b142      	cbz	r2, 800a900 <__ascii_mbtowc+0x1a>
 800a8ee:	b14b      	cbz	r3, 800a904 <__ascii_mbtowc+0x1e>
 800a8f0:	7813      	ldrb	r3, [r2, #0]
 800a8f2:	600b      	str	r3, [r1, #0]
 800a8f4:	7812      	ldrb	r2, [r2, #0]
 800a8f6:	1e10      	subs	r0, r2, #0
 800a8f8:	bf18      	it	ne
 800a8fa:	2001      	movne	r0, #1
 800a8fc:	b002      	add	sp, #8
 800a8fe:	4770      	bx	lr
 800a900:	4610      	mov	r0, r2
 800a902:	e7fb      	b.n	800a8fc <__ascii_mbtowc+0x16>
 800a904:	f06f 0001 	mvn.w	r0, #1
 800a908:	e7f8      	b.n	800a8fc <__ascii_mbtowc+0x16>

0800a90a <_realloc_r>:
 800a90a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a90e:	4607      	mov	r7, r0
 800a910:	4614      	mov	r4, r2
 800a912:	460d      	mov	r5, r1
 800a914:	b921      	cbnz	r1, 800a920 <_realloc_r+0x16>
 800a916:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a91a:	4611      	mov	r1, r2
 800a91c:	f7fd bca0 	b.w	8008260 <_malloc_r>
 800a920:	b92a      	cbnz	r2, 800a92e <_realloc_r+0x24>
 800a922:	f7fd fc29 	bl	8008178 <_free_r>
 800a926:	4625      	mov	r5, r4
 800a928:	4628      	mov	r0, r5
 800a92a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a92e:	f000 f840 	bl	800a9b2 <_malloc_usable_size_r>
 800a932:	4284      	cmp	r4, r0
 800a934:	4606      	mov	r6, r0
 800a936:	d802      	bhi.n	800a93e <_realloc_r+0x34>
 800a938:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a93c:	d8f4      	bhi.n	800a928 <_realloc_r+0x1e>
 800a93e:	4621      	mov	r1, r4
 800a940:	4638      	mov	r0, r7
 800a942:	f7fd fc8d 	bl	8008260 <_malloc_r>
 800a946:	4680      	mov	r8, r0
 800a948:	b908      	cbnz	r0, 800a94e <_realloc_r+0x44>
 800a94a:	4645      	mov	r5, r8
 800a94c:	e7ec      	b.n	800a928 <_realloc_r+0x1e>
 800a94e:	42b4      	cmp	r4, r6
 800a950:	4622      	mov	r2, r4
 800a952:	4629      	mov	r1, r5
 800a954:	bf28      	it	cs
 800a956:	4632      	movcs	r2, r6
 800a958:	f7ff fc42 	bl	800a1e0 <memcpy>
 800a95c:	4629      	mov	r1, r5
 800a95e:	4638      	mov	r0, r7
 800a960:	f7fd fc0a 	bl	8008178 <_free_r>
 800a964:	e7f1      	b.n	800a94a <_realloc_r+0x40>

0800a966 <__ascii_wctomb>:
 800a966:	4603      	mov	r3, r0
 800a968:	4608      	mov	r0, r1
 800a96a:	b141      	cbz	r1, 800a97e <__ascii_wctomb+0x18>
 800a96c:	2aff      	cmp	r2, #255	@ 0xff
 800a96e:	d904      	bls.n	800a97a <__ascii_wctomb+0x14>
 800a970:	228a      	movs	r2, #138	@ 0x8a
 800a972:	601a      	str	r2, [r3, #0]
 800a974:	f04f 30ff 	mov.w	r0, #4294967295
 800a978:	4770      	bx	lr
 800a97a:	700a      	strb	r2, [r1, #0]
 800a97c:	2001      	movs	r0, #1
 800a97e:	4770      	bx	lr

0800a980 <fiprintf>:
 800a980:	b40e      	push	{r1, r2, r3}
 800a982:	b503      	push	{r0, r1, lr}
 800a984:	4601      	mov	r1, r0
 800a986:	ab03      	add	r3, sp, #12
 800a988:	4805      	ldr	r0, [pc, #20]	@ (800a9a0 <fiprintf+0x20>)
 800a98a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a98e:	6800      	ldr	r0, [r0, #0]
 800a990:	9301      	str	r3, [sp, #4]
 800a992:	f7ff f9a1 	bl	8009cd8 <_vfiprintf_r>
 800a996:	b002      	add	sp, #8
 800a998:	f85d eb04 	ldr.w	lr, [sp], #4
 800a99c:	b003      	add	sp, #12
 800a99e:	4770      	bx	lr
 800a9a0:	20000020 	.word	0x20000020

0800a9a4 <abort>:
 800a9a4:	b508      	push	{r3, lr}
 800a9a6:	2006      	movs	r0, #6
 800a9a8:	f000 f834 	bl	800aa14 <raise>
 800a9ac:	2001      	movs	r0, #1
 800a9ae:	f7f7 fa85 	bl	8001ebc <_exit>

0800a9b2 <_malloc_usable_size_r>:
 800a9b2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a9b6:	1f18      	subs	r0, r3, #4
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	bfbc      	itt	lt
 800a9bc:	580b      	ldrlt	r3, [r1, r0]
 800a9be:	18c0      	addlt	r0, r0, r3
 800a9c0:	4770      	bx	lr

0800a9c2 <_raise_r>:
 800a9c2:	291f      	cmp	r1, #31
 800a9c4:	b538      	push	{r3, r4, r5, lr}
 800a9c6:	4605      	mov	r5, r0
 800a9c8:	460c      	mov	r4, r1
 800a9ca:	d904      	bls.n	800a9d6 <_raise_r+0x14>
 800a9cc:	2316      	movs	r3, #22
 800a9ce:	6003      	str	r3, [r0, #0]
 800a9d0:	f04f 30ff 	mov.w	r0, #4294967295
 800a9d4:	bd38      	pop	{r3, r4, r5, pc}
 800a9d6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a9d8:	b112      	cbz	r2, 800a9e0 <_raise_r+0x1e>
 800a9da:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a9de:	b94b      	cbnz	r3, 800a9f4 <_raise_r+0x32>
 800a9e0:	4628      	mov	r0, r5
 800a9e2:	f000 f831 	bl	800aa48 <_getpid_r>
 800a9e6:	4622      	mov	r2, r4
 800a9e8:	4601      	mov	r1, r0
 800a9ea:	4628      	mov	r0, r5
 800a9ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a9f0:	f000 b818 	b.w	800aa24 <_kill_r>
 800a9f4:	2b01      	cmp	r3, #1
 800a9f6:	d00a      	beq.n	800aa0e <_raise_r+0x4c>
 800a9f8:	1c59      	adds	r1, r3, #1
 800a9fa:	d103      	bne.n	800aa04 <_raise_r+0x42>
 800a9fc:	2316      	movs	r3, #22
 800a9fe:	6003      	str	r3, [r0, #0]
 800aa00:	2001      	movs	r0, #1
 800aa02:	e7e7      	b.n	800a9d4 <_raise_r+0x12>
 800aa04:	2100      	movs	r1, #0
 800aa06:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800aa0a:	4620      	mov	r0, r4
 800aa0c:	4798      	blx	r3
 800aa0e:	2000      	movs	r0, #0
 800aa10:	e7e0      	b.n	800a9d4 <_raise_r+0x12>
	...

0800aa14 <raise>:
 800aa14:	4b02      	ldr	r3, [pc, #8]	@ (800aa20 <raise+0xc>)
 800aa16:	4601      	mov	r1, r0
 800aa18:	6818      	ldr	r0, [r3, #0]
 800aa1a:	f7ff bfd2 	b.w	800a9c2 <_raise_r>
 800aa1e:	bf00      	nop
 800aa20:	20000020 	.word	0x20000020

0800aa24 <_kill_r>:
 800aa24:	b538      	push	{r3, r4, r5, lr}
 800aa26:	4d07      	ldr	r5, [pc, #28]	@ (800aa44 <_kill_r+0x20>)
 800aa28:	2300      	movs	r3, #0
 800aa2a:	4604      	mov	r4, r0
 800aa2c:	4608      	mov	r0, r1
 800aa2e:	4611      	mov	r1, r2
 800aa30:	602b      	str	r3, [r5, #0]
 800aa32:	f7f7 fa33 	bl	8001e9c <_kill>
 800aa36:	1c43      	adds	r3, r0, #1
 800aa38:	d102      	bne.n	800aa40 <_kill_r+0x1c>
 800aa3a:	682b      	ldr	r3, [r5, #0]
 800aa3c:	b103      	cbz	r3, 800aa40 <_kill_r+0x1c>
 800aa3e:	6023      	str	r3, [r4, #0]
 800aa40:	bd38      	pop	{r3, r4, r5, pc}
 800aa42:	bf00      	nop
 800aa44:	20000580 	.word	0x20000580

0800aa48 <_getpid_r>:
 800aa48:	f7f7 ba20 	b.w	8001e8c <_getpid>

0800aa4c <_init>:
 800aa4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa4e:	bf00      	nop
 800aa50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa52:	bc08      	pop	{r3}
 800aa54:	469e      	mov	lr, r3
 800aa56:	4770      	bx	lr

0800aa58 <_fini>:
 800aa58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa5a:	bf00      	nop
 800aa5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa5e:	bc08      	pop	{r3}
 800aa60:	469e      	mov	lr, r3
 800aa62:	4770      	bx	lr
