// Seed: 3826369105
module module_0 (
    input wor id_0,
    id_2
);
  assign id_3 = 1 ? -1 : 1;
  wire id_4;
  always id_3 <= 1;
  assign id_3 = -1;
endmodule
macromodule module_1 (
    output wand id_0,
    input supply0 id_1,
    output tri1 id_2,
    input wor id_3,
    input uwire id_4
);
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    input wire id_0,
    input wand id_1,
    input supply0 id_2,
    output logic id_3,
    input wand id_4
);
  tri0 id_6 = id_4;
  always id_3 <= 1;
  parameter id_7 = 1'b0;
  module_0 modCall_1 (id_0);
endmodule
