// Seed: 2772269166
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_6;
  assign module_1.id_3 = 0;
  id_7 :
  assert property (@(posedge id_1) -1) @(id_7);
  logic [7:0] id_8, id_9;
  assign id_8[""] = id_2;
endmodule
module module_1 (
    output uwire id_0,
    output wor id_1,
    input wire id_2,
    output supply1 id_3
);
  parameter id_5 = 1;
  wire id_6[-1 : -1];
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
