Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov 16 01:16:06 2020
| Host         : DESKTOP-39FN3EH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab6_timing_summary_routed.rpt -pb lab6_timing_summary_routed.pb -rpx lab6_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.508        0.000                      0                  163        0.174        0.000                      0                  163        4.500        0.000                       0                   108  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.508        0.000                      0                  163        0.174        0.000                      0                  163        4.500        0.000                       0                   108  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.508ns  (required time - arrival time)
  Source:                 send_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.229ns  (logic 1.854ns (22.529%)  route 6.375ns (77.471%))
  Logic Levels:           8  (LUT4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 15.042 - 10.000 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.797     5.349    clk_IBUF_BUFG
    SLICE_X5Y117         FDRE                                         r  send_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.419     5.768 r  send_counter_reg[5]/Q
                         net (fo=16, routed)          1.061     6.828    uart/send_counter[5]
    SLICE_X4Y116         LUT6 (Prop_lut6_I1_O)        0.299     7.127 r  uart/tx_data[6]_i_20/O
                         net (fo=1, routed)           0.670     7.798    uart/tx_data[6]_i_20_n_0
    SLICE_X4Y116         LUT4 (Prop_lut4_I0_O)        0.124     7.922 r  uart/tx_data[6]_i_9/O
                         net (fo=7, routed)           1.057     8.979    uart/tx_data[6]_i_9_n_0
    SLICE_X2Y117         LUT6 (Prop_lut6_I1_O)        0.124     9.103 r  uart/tx_data[5]_i_3/O
                         net (fo=2, routed)           0.640     9.743    uart/data[5]
    SLICE_X3Y117         LUT6 (Prop_lut6_I0_O)        0.124     9.867 r  uart/FSM_sequential_Q[0]_i_4/O
                         net (fo=1, routed)           0.842    10.709    uart/FSM_sequential_Q[0]_i_4_n_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I0_O)        0.124    10.833 r  uart/FSM_sequential_Q[0]_i_3/O
                         net (fo=1, routed)           0.000    10.833    uart/FSM_sequential_Q[0]_i_3_n_0
    SLICE_X4Y118         MUXF7 (Prop_muxf7_I1_O)      0.217    11.050 r  uart/FSM_sequential_Q_reg[0]_i_1/O
                         net (fo=5, routed)           0.634    11.684    uart/Q_next__0[0]
    SLICE_X5Y118         LUT4 (Prop_lut4_I1_O)        0.299    11.983 r  uart/tx_clk_divider[10]_i_4/O
                         net (fo=20, routed)          0.735    12.718    uart/transmit
    SLICE_X9Y119         LUT6 (Prop_lut6_I0_O)        0.124    12.842 r  uart/tx_bits_remaining[3]_i_1/O
                         net (fo=12, routed)          0.736    13.578    uart/tx_bits_remaining[3]_i_1_n_0
    SLICE_X4Y117         FDRE                                         r  uart/tx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.671    15.042    uart/clk_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  uart/tx_data_reg[4]/C
                         clock pessimism              0.284    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X4Y117         FDRE (Setup_fdre_C_CE)      -0.205    15.086    uart/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -13.578    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.508ns  (required time - arrival time)
  Source:                 send_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.229ns  (logic 1.854ns (22.529%)  route 6.375ns (77.471%))
  Logic Levels:           8  (LUT4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 15.042 - 10.000 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.797     5.349    clk_IBUF_BUFG
    SLICE_X5Y117         FDRE                                         r  send_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.419     5.768 r  send_counter_reg[5]/Q
                         net (fo=16, routed)          1.061     6.828    uart/send_counter[5]
    SLICE_X4Y116         LUT6 (Prop_lut6_I1_O)        0.299     7.127 r  uart/tx_data[6]_i_20/O
                         net (fo=1, routed)           0.670     7.798    uart/tx_data[6]_i_20_n_0
    SLICE_X4Y116         LUT4 (Prop_lut4_I0_O)        0.124     7.922 r  uart/tx_data[6]_i_9/O
                         net (fo=7, routed)           1.057     8.979    uart/tx_data[6]_i_9_n_0
    SLICE_X2Y117         LUT6 (Prop_lut6_I1_O)        0.124     9.103 r  uart/tx_data[5]_i_3/O
                         net (fo=2, routed)           0.640     9.743    uart/data[5]
    SLICE_X3Y117         LUT6 (Prop_lut6_I0_O)        0.124     9.867 r  uart/FSM_sequential_Q[0]_i_4/O
                         net (fo=1, routed)           0.842    10.709    uart/FSM_sequential_Q[0]_i_4_n_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I0_O)        0.124    10.833 r  uart/FSM_sequential_Q[0]_i_3/O
                         net (fo=1, routed)           0.000    10.833    uart/FSM_sequential_Q[0]_i_3_n_0
    SLICE_X4Y118         MUXF7 (Prop_muxf7_I1_O)      0.217    11.050 r  uart/FSM_sequential_Q_reg[0]_i_1/O
                         net (fo=5, routed)           0.634    11.684    uart/Q_next__0[0]
    SLICE_X5Y118         LUT4 (Prop_lut4_I1_O)        0.299    11.983 r  uart/tx_clk_divider[10]_i_4/O
                         net (fo=20, routed)          0.735    12.718    uart/transmit
    SLICE_X9Y119         LUT6 (Prop_lut6_I0_O)        0.124    12.842 r  uart/tx_bits_remaining[3]_i_1/O
                         net (fo=12, routed)          0.736    13.578    uart/tx_bits_remaining[3]_i_1_n_0
    SLICE_X4Y117         FDRE                                         r  uart/tx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.671    15.042    uart/clk_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  uart/tx_data_reg[5]/C
                         clock pessimism              0.284    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X4Y117         FDRE (Setup_fdre_C_CE)      -0.205    15.086    uart/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -13.578    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.508ns  (required time - arrival time)
  Source:                 send_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.229ns  (logic 1.854ns (22.529%)  route 6.375ns (77.471%))
  Logic Levels:           8  (LUT4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 15.042 - 10.000 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.797     5.349    clk_IBUF_BUFG
    SLICE_X5Y117         FDRE                                         r  send_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.419     5.768 r  send_counter_reg[5]/Q
                         net (fo=16, routed)          1.061     6.828    uart/send_counter[5]
    SLICE_X4Y116         LUT6 (Prop_lut6_I1_O)        0.299     7.127 r  uart/tx_data[6]_i_20/O
                         net (fo=1, routed)           0.670     7.798    uart/tx_data[6]_i_20_n_0
    SLICE_X4Y116         LUT4 (Prop_lut4_I0_O)        0.124     7.922 r  uart/tx_data[6]_i_9/O
                         net (fo=7, routed)           1.057     8.979    uart/tx_data[6]_i_9_n_0
    SLICE_X2Y117         LUT6 (Prop_lut6_I1_O)        0.124     9.103 r  uart/tx_data[5]_i_3/O
                         net (fo=2, routed)           0.640     9.743    uart/data[5]
    SLICE_X3Y117         LUT6 (Prop_lut6_I0_O)        0.124     9.867 r  uart/FSM_sequential_Q[0]_i_4/O
                         net (fo=1, routed)           0.842    10.709    uart/FSM_sequential_Q[0]_i_4_n_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I0_O)        0.124    10.833 r  uart/FSM_sequential_Q[0]_i_3/O
                         net (fo=1, routed)           0.000    10.833    uart/FSM_sequential_Q[0]_i_3_n_0
    SLICE_X4Y118         MUXF7 (Prop_muxf7_I1_O)      0.217    11.050 r  uart/FSM_sequential_Q_reg[0]_i_1/O
                         net (fo=5, routed)           0.634    11.684    uart/Q_next__0[0]
    SLICE_X5Y118         LUT4 (Prop_lut4_I1_O)        0.299    11.983 r  uart/tx_clk_divider[10]_i_4/O
                         net (fo=20, routed)          0.735    12.718    uart/transmit
    SLICE_X9Y119         LUT6 (Prop_lut6_I0_O)        0.124    12.842 r  uart/tx_bits_remaining[3]_i_1/O
                         net (fo=12, routed)          0.736    13.578    uart/tx_bits_remaining[3]_i_1_n_0
    SLICE_X4Y117         FDRE                                         r  uart/tx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.671    15.042    uart/clk_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  uart/tx_data_reg[6]/C
                         clock pessimism              0.284    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X4Y117         FDRE (Setup_fdre_C_CE)      -0.205    15.086    uart/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -13.578    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.508ns  (required time - arrival time)
  Source:                 send_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.229ns  (logic 1.854ns (22.529%)  route 6.375ns (77.471%))
  Logic Levels:           8  (LUT4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 15.042 - 10.000 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.797     5.349    clk_IBUF_BUFG
    SLICE_X5Y117         FDRE                                         r  send_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.419     5.768 r  send_counter_reg[5]/Q
                         net (fo=16, routed)          1.061     6.828    uart/send_counter[5]
    SLICE_X4Y116         LUT6 (Prop_lut6_I1_O)        0.299     7.127 r  uart/tx_data[6]_i_20/O
                         net (fo=1, routed)           0.670     7.798    uart/tx_data[6]_i_20_n_0
    SLICE_X4Y116         LUT4 (Prop_lut4_I0_O)        0.124     7.922 r  uart/tx_data[6]_i_9/O
                         net (fo=7, routed)           1.057     8.979    uart/tx_data[6]_i_9_n_0
    SLICE_X2Y117         LUT6 (Prop_lut6_I1_O)        0.124     9.103 r  uart/tx_data[5]_i_3/O
                         net (fo=2, routed)           0.640     9.743    uart/data[5]
    SLICE_X3Y117         LUT6 (Prop_lut6_I0_O)        0.124     9.867 r  uart/FSM_sequential_Q[0]_i_4/O
                         net (fo=1, routed)           0.842    10.709    uart/FSM_sequential_Q[0]_i_4_n_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I0_O)        0.124    10.833 r  uart/FSM_sequential_Q[0]_i_3/O
                         net (fo=1, routed)           0.000    10.833    uart/FSM_sequential_Q[0]_i_3_n_0
    SLICE_X4Y118         MUXF7 (Prop_muxf7_I1_O)      0.217    11.050 r  uart/FSM_sequential_Q_reg[0]_i_1/O
                         net (fo=5, routed)           0.634    11.684    uart/Q_next__0[0]
    SLICE_X5Y118         LUT4 (Prop_lut4_I1_O)        0.299    11.983 r  uart/tx_clk_divider[10]_i_4/O
                         net (fo=20, routed)          0.735    12.718    uart/transmit
    SLICE_X9Y119         LUT6 (Prop_lut6_I0_O)        0.124    12.842 r  uart/tx_bits_remaining[3]_i_1/O
                         net (fo=12, routed)          0.736    13.578    uart/tx_bits_remaining[3]_i_1_n_0
    SLICE_X4Y117         FDRE                                         r  uart/tx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.671    15.042    uart/clk_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  uart/tx_data_reg[7]/C
                         clock pessimism              0.284    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X4Y117         FDRE (Setup_fdre_C_CE)      -0.205    15.086    uart/tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -13.578    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.508ns  (required time - arrival time)
  Source:                 send_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.206ns  (logic 1.883ns (22.946%)  route 6.323ns (77.054%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 15.042 - 10.000 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.797     5.349    clk_IBUF_BUFG
    SLICE_X5Y117         FDRE                                         r  send_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.419     5.768 r  send_counter_reg[5]/Q
                         net (fo=16, routed)          1.061     6.828    uart/send_counter[5]
    SLICE_X4Y116         LUT6 (Prop_lut6_I1_O)        0.299     7.127 r  uart/tx_data[6]_i_20/O
                         net (fo=1, routed)           0.670     7.798    uart/tx_data[6]_i_20_n_0
    SLICE_X4Y116         LUT4 (Prop_lut4_I0_O)        0.124     7.922 r  uart/tx_data[6]_i_9/O
                         net (fo=7, routed)           1.057     8.979    uart/tx_data[6]_i_9_n_0
    SLICE_X2Y117         LUT6 (Prop_lut6_I1_O)        0.124     9.103 r  uart/tx_data[5]_i_3/O
                         net (fo=2, routed)           0.640     9.743    uart/data[5]
    SLICE_X3Y117         LUT6 (Prop_lut6_I0_O)        0.124     9.867 r  uart/FSM_sequential_Q[0]_i_4/O
                         net (fo=1, routed)           0.842    10.709    uart/FSM_sequential_Q[0]_i_4_n_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I0_O)        0.124    10.833 r  uart/FSM_sequential_Q[0]_i_3/O
                         net (fo=1, routed)           0.000    10.833    uart/FSM_sequential_Q[0]_i_3_n_0
    SLICE_X4Y118         MUXF7 (Prop_muxf7_I1_O)      0.217    11.050 r  uart/FSM_sequential_Q_reg[0]_i_1/O
                         net (fo=5, routed)           0.622    11.673    uart/Q_next__0[0]
    SLICE_X5Y117         LUT6 (Prop_lut6_I3_O)        0.299    11.972 r  uart/send_counter[5]_i_2/O
                         net (fo=2, routed)           0.866    12.838    uart/send_counter[5]_i_2_n_0
    SLICE_X5Y117         LUT5 (Prop_lut5_I0_O)        0.153    12.991 r  uart/send_counter[5]_i_1/O
                         net (fo=1, routed)           0.565    13.555    uart_n_11
    SLICE_X5Y117         FDRE                                         r  send_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.671    15.042    clk_IBUF_BUFG
    SLICE_X5Y117         FDRE                                         r  send_counter_reg[5]/C
                         clock pessimism              0.306    15.349    
                         clock uncertainty           -0.035    15.313    
    SLICE_X5Y117         FDRE (Setup_fdre_C_D)       -0.250    15.063    send_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -13.555    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.646ns  (required time - arrival time)
  Source:                 send_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.086ns  (logic 1.854ns (22.927%)  route 6.232ns (77.073%))
  Logic Levels:           8  (LUT4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.797     5.349    clk_IBUF_BUFG
    SLICE_X5Y117         FDRE                                         r  send_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.419     5.768 r  send_counter_reg[5]/Q
                         net (fo=16, routed)          1.061     6.828    uart/send_counter[5]
    SLICE_X4Y116         LUT6 (Prop_lut6_I1_O)        0.299     7.127 r  uart/tx_data[6]_i_20/O
                         net (fo=1, routed)           0.670     7.798    uart/tx_data[6]_i_20_n_0
    SLICE_X4Y116         LUT4 (Prop_lut4_I0_O)        0.124     7.922 r  uart/tx_data[6]_i_9/O
                         net (fo=7, routed)           1.057     8.979    uart/tx_data[6]_i_9_n_0
    SLICE_X2Y117         LUT6 (Prop_lut6_I1_O)        0.124     9.103 r  uart/tx_data[5]_i_3/O
                         net (fo=2, routed)           0.640     9.743    uart/data[5]
    SLICE_X3Y117         LUT6 (Prop_lut6_I0_O)        0.124     9.867 r  uart/FSM_sequential_Q[0]_i_4/O
                         net (fo=1, routed)           0.842    10.709    uart/FSM_sequential_Q[0]_i_4_n_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I0_O)        0.124    10.833 r  uart/FSM_sequential_Q[0]_i_3/O
                         net (fo=1, routed)           0.000    10.833    uart/FSM_sequential_Q[0]_i_3_n_0
    SLICE_X4Y118         MUXF7 (Prop_muxf7_I1_O)      0.217    11.050 r  uart/FSM_sequential_Q_reg[0]_i_1/O
                         net (fo=5, routed)           0.634    11.684    uart/Q_next__0[0]
    SLICE_X5Y118         LUT4 (Prop_lut4_I1_O)        0.299    11.983 r  uart/tx_clk_divider[10]_i_4/O
                         net (fo=20, routed)          0.735    12.718    uart/transmit
    SLICE_X9Y119         LUT6 (Prop_lut6_I0_O)        0.124    12.842 r  uart/tx_bits_remaining[3]_i_1/O
                         net (fo=12, routed)          0.593    13.435    uart/tx_bits_remaining[3]_i_1_n_0
    SLICE_X4Y119         FDRE                                         r  uart/tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.668    15.039    uart/clk_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  uart/tx_data_reg[1]/C
                         clock pessimism              0.282    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X4Y119         FDRE (Setup_fdre_C_CE)      -0.205    15.081    uart/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -13.435    
  -------------------------------------------------------------------
                         slack                                  1.646    

Slack (MET) :             1.646ns  (required time - arrival time)
  Source:                 send_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.086ns  (logic 1.854ns (22.927%)  route 6.232ns (77.073%))
  Logic Levels:           8  (LUT4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.797     5.349    clk_IBUF_BUFG
    SLICE_X5Y117         FDRE                                         r  send_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.419     5.768 r  send_counter_reg[5]/Q
                         net (fo=16, routed)          1.061     6.828    uart/send_counter[5]
    SLICE_X4Y116         LUT6 (Prop_lut6_I1_O)        0.299     7.127 r  uart/tx_data[6]_i_20/O
                         net (fo=1, routed)           0.670     7.798    uart/tx_data[6]_i_20_n_0
    SLICE_X4Y116         LUT4 (Prop_lut4_I0_O)        0.124     7.922 r  uart/tx_data[6]_i_9/O
                         net (fo=7, routed)           1.057     8.979    uart/tx_data[6]_i_9_n_0
    SLICE_X2Y117         LUT6 (Prop_lut6_I1_O)        0.124     9.103 r  uart/tx_data[5]_i_3/O
                         net (fo=2, routed)           0.640     9.743    uart/data[5]
    SLICE_X3Y117         LUT6 (Prop_lut6_I0_O)        0.124     9.867 r  uart/FSM_sequential_Q[0]_i_4/O
                         net (fo=1, routed)           0.842    10.709    uart/FSM_sequential_Q[0]_i_4_n_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I0_O)        0.124    10.833 r  uart/FSM_sequential_Q[0]_i_3/O
                         net (fo=1, routed)           0.000    10.833    uart/FSM_sequential_Q[0]_i_3_n_0
    SLICE_X4Y118         MUXF7 (Prop_muxf7_I1_O)      0.217    11.050 r  uart/FSM_sequential_Q_reg[0]_i_1/O
                         net (fo=5, routed)           0.634    11.684    uart/Q_next__0[0]
    SLICE_X5Y118         LUT4 (Prop_lut4_I1_O)        0.299    11.983 r  uart/tx_clk_divider[10]_i_4/O
                         net (fo=20, routed)          0.735    12.718    uart/transmit
    SLICE_X9Y119         LUT6 (Prop_lut6_I0_O)        0.124    12.842 r  uart/tx_bits_remaining[3]_i_1/O
                         net (fo=12, routed)          0.593    13.435    uart/tx_bits_remaining[3]_i_1_n_0
    SLICE_X4Y119         FDRE                                         r  uart/tx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.668    15.039    uart/clk_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  uart/tx_data_reg[2]/C
                         clock pessimism              0.282    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X4Y119         FDRE (Setup_fdre_C_CE)      -0.205    15.081    uart/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -13.435    
  -------------------------------------------------------------------
                         slack                                  1.646    

Slack (MET) :             1.646ns  (required time - arrival time)
  Source:                 send_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.086ns  (logic 1.854ns (22.927%)  route 6.232ns (77.073%))
  Logic Levels:           8  (LUT4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.797     5.349    clk_IBUF_BUFG
    SLICE_X5Y117         FDRE                                         r  send_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.419     5.768 r  send_counter_reg[5]/Q
                         net (fo=16, routed)          1.061     6.828    uart/send_counter[5]
    SLICE_X4Y116         LUT6 (Prop_lut6_I1_O)        0.299     7.127 r  uart/tx_data[6]_i_20/O
                         net (fo=1, routed)           0.670     7.798    uart/tx_data[6]_i_20_n_0
    SLICE_X4Y116         LUT4 (Prop_lut4_I0_O)        0.124     7.922 r  uart/tx_data[6]_i_9/O
                         net (fo=7, routed)           1.057     8.979    uart/tx_data[6]_i_9_n_0
    SLICE_X2Y117         LUT6 (Prop_lut6_I1_O)        0.124     9.103 r  uart/tx_data[5]_i_3/O
                         net (fo=2, routed)           0.640     9.743    uart/data[5]
    SLICE_X3Y117         LUT6 (Prop_lut6_I0_O)        0.124     9.867 r  uart/FSM_sequential_Q[0]_i_4/O
                         net (fo=1, routed)           0.842    10.709    uart/FSM_sequential_Q[0]_i_4_n_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I0_O)        0.124    10.833 r  uart/FSM_sequential_Q[0]_i_3/O
                         net (fo=1, routed)           0.000    10.833    uart/FSM_sequential_Q[0]_i_3_n_0
    SLICE_X4Y118         MUXF7 (Prop_muxf7_I1_O)      0.217    11.050 r  uart/FSM_sequential_Q_reg[0]_i_1/O
                         net (fo=5, routed)           0.634    11.684    uart/Q_next__0[0]
    SLICE_X5Y118         LUT4 (Prop_lut4_I1_O)        0.299    11.983 r  uart/tx_clk_divider[10]_i_4/O
                         net (fo=20, routed)          0.735    12.718    uart/transmit
    SLICE_X9Y119         LUT6 (Prop_lut6_I0_O)        0.124    12.842 r  uart/tx_bits_remaining[3]_i_1/O
                         net (fo=12, routed)          0.593    13.435    uart/tx_bits_remaining[3]_i_1_n_0
    SLICE_X4Y119         FDRE                                         r  uart/tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.668    15.039    uart/clk_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  uart/tx_data_reg[3]/C
                         clock pessimism              0.282    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X4Y119         FDRE (Setup_fdre_C_CE)      -0.205    15.081    uart/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -13.435    
  -------------------------------------------------------------------
                         slack                                  1.646    

Slack (MET) :             1.646ns  (required time - arrival time)
  Source:                 send_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_bits_remaining_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.006ns  (logic 1.854ns (23.157%)  route 6.152ns (76.843%))
  Logic Levels:           8  (LUT4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.797     5.349    clk_IBUF_BUFG
    SLICE_X5Y117         FDRE                                         r  send_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.419     5.768 r  send_counter_reg[5]/Q
                         net (fo=16, routed)          1.061     6.828    uart/send_counter[5]
    SLICE_X4Y116         LUT6 (Prop_lut6_I1_O)        0.299     7.127 r  uart/tx_data[6]_i_20/O
                         net (fo=1, routed)           0.670     7.798    uart/tx_data[6]_i_20_n_0
    SLICE_X4Y116         LUT4 (Prop_lut4_I0_O)        0.124     7.922 r  uart/tx_data[6]_i_9/O
                         net (fo=7, routed)           1.057     8.979    uart/tx_data[6]_i_9_n_0
    SLICE_X2Y117         LUT6 (Prop_lut6_I1_O)        0.124     9.103 r  uart/tx_data[5]_i_3/O
                         net (fo=2, routed)           0.640     9.743    uart/data[5]
    SLICE_X3Y117         LUT6 (Prop_lut6_I0_O)        0.124     9.867 r  uart/FSM_sequential_Q[0]_i_4/O
                         net (fo=1, routed)           0.842    10.709    uart/FSM_sequential_Q[0]_i_4_n_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I0_O)        0.124    10.833 r  uart/FSM_sequential_Q[0]_i_3/O
                         net (fo=1, routed)           0.000    10.833    uart/FSM_sequential_Q[0]_i_3_n_0
    SLICE_X4Y118         MUXF7 (Prop_muxf7_I1_O)      0.217    11.050 r  uart/FSM_sequential_Q_reg[0]_i_1/O
                         net (fo=5, routed)           0.634    11.684    uart/Q_next__0[0]
    SLICE_X5Y118         LUT4 (Prop_lut4_I1_O)        0.299    11.983 r  uart/tx_clk_divider[10]_i_4/O
                         net (fo=20, routed)          0.735    12.718    uart/transmit
    SLICE_X9Y119         LUT6 (Prop_lut6_I0_O)        0.124    12.842 r  uart/tx_bits_remaining[3]_i_1/O
                         net (fo=12, routed)          0.513    13.355    uart/tx_bits_remaining[3]_i_1_n_0
    SLICE_X9Y118         FDRE                                         r  uart/tx_bits_remaining_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.602    14.973    uart/clk_IBUF_BUFG
    SLICE_X9Y118         FDRE                                         r  uart/tx_bits_remaining_reg[1]/C
                         clock pessimism              0.268    15.242    
                         clock uncertainty           -0.035    15.206    
    SLICE_X9Y118         FDRE (Setup_fdre_C_CE)      -0.205    15.001    uart/tx_bits_remaining_reg[1]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -13.355    
  -------------------------------------------------------------------
                         slack                                  1.646    

Slack (MET) :             1.646ns  (required time - arrival time)
  Source:                 send_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_bits_remaining_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.006ns  (logic 1.854ns (23.157%)  route 6.152ns (76.843%))
  Logic Levels:           8  (LUT4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.797     5.349    clk_IBUF_BUFG
    SLICE_X5Y117         FDRE                                         r  send_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.419     5.768 r  send_counter_reg[5]/Q
                         net (fo=16, routed)          1.061     6.828    uart/send_counter[5]
    SLICE_X4Y116         LUT6 (Prop_lut6_I1_O)        0.299     7.127 r  uart/tx_data[6]_i_20/O
                         net (fo=1, routed)           0.670     7.798    uart/tx_data[6]_i_20_n_0
    SLICE_X4Y116         LUT4 (Prop_lut4_I0_O)        0.124     7.922 r  uart/tx_data[6]_i_9/O
                         net (fo=7, routed)           1.057     8.979    uart/tx_data[6]_i_9_n_0
    SLICE_X2Y117         LUT6 (Prop_lut6_I1_O)        0.124     9.103 r  uart/tx_data[5]_i_3/O
                         net (fo=2, routed)           0.640     9.743    uart/data[5]
    SLICE_X3Y117         LUT6 (Prop_lut6_I0_O)        0.124     9.867 r  uart/FSM_sequential_Q[0]_i_4/O
                         net (fo=1, routed)           0.842    10.709    uart/FSM_sequential_Q[0]_i_4_n_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I0_O)        0.124    10.833 r  uart/FSM_sequential_Q[0]_i_3/O
                         net (fo=1, routed)           0.000    10.833    uart/FSM_sequential_Q[0]_i_3_n_0
    SLICE_X4Y118         MUXF7 (Prop_muxf7_I1_O)      0.217    11.050 r  uart/FSM_sequential_Q_reg[0]_i_1/O
                         net (fo=5, routed)           0.634    11.684    uart/Q_next__0[0]
    SLICE_X5Y118         LUT4 (Prop_lut4_I1_O)        0.299    11.983 r  uart/tx_clk_divider[10]_i_4/O
                         net (fo=20, routed)          0.735    12.718    uart/transmit
    SLICE_X9Y119         LUT6 (Prop_lut6_I0_O)        0.124    12.842 r  uart/tx_bits_remaining[3]_i_1/O
                         net (fo=12, routed)          0.513    13.355    uart/tx_bits_remaining[3]_i_1_n_0
    SLICE_X9Y118         FDRE                                         r  uart/tx_bits_remaining_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.602    14.973    uart/clk_IBUF_BUFG
    SLICE_X9Y118         FDRE                                         r  uart/tx_bits_remaining_reg[2]/C
                         clock pessimism              0.268    15.242    
                         clock uncertainty           -0.035    15.206    
    SLICE_X9Y118         FDRE (Setup_fdre_C_CE)      -0.205    15.001    uart/tx_bits_remaining_reg[2]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -13.355    
  -------------------------------------------------------------------
                         slack                                  1.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 uart/tx_bits_remaining_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.637     1.551    uart/clk_IBUF_BUFG
    SLICE_X9Y118         FDRE                                         r  uart/tx_bits_remaining_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_fdre_C_Q)         0.141     1.692 f  uart/tx_bits_remaining_reg[1]/Q
                         net (fo=5, routed)           0.121     1.813    uart/tx_bits_remaining_reg_n_0_[1]
    SLICE_X8Y118         LUT6 (Prop_lut6_I1_O)        0.045     1.858 r  uart/tx_out_i_2/O
                         net (fo=1, routed)           0.000     1.858    uart/tx_out_i_2_n_0
    SLICE_X8Y118         FDRE                                         r  uart/tx_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.910     2.068    uart/clk_IBUF_BUFG
    SLICE_X8Y118         FDRE                                         r  uart/tx_out_reg/C
                         clock pessimism             -0.505     1.564    
    SLICE_X8Y118         FDRE (Hold_fdre_C_D)         0.120     1.684    uart/tx_out_reg
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 uart/tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.189ns (59.436%)  route 0.129ns (40.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.664     1.578    uart/clk_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  uart/tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.141     1.719 r  uart/tx_data_reg[1]/Q
                         net (fo=1, routed)           0.129     1.848    uart/tx_data_reg_n_0_[1]
    SLICE_X7Y118         LUT4 (Prop_lut4_I0_O)        0.048     1.896 r  uart/tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.896    uart/tx_data[0]_i_1_n_0
    SLICE_X7Y118         FDRE                                         r  uart/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.937     2.095    uart/clk_IBUF_BUFG
    SLICE_X7Y118         FDRE                                         r  uart/tx_data_reg[0]/C
                         clock pessimism             -0.503     1.593    
    SLICE_X7Y118         FDRE (Hold_fdre_C_D)         0.107     1.700    uart/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 uart/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.350%)  route 0.145ns (50.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.665     1.579    uart/clk_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  uart/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.141     1.720 r  uart/rx_data_reg[1]/Q
                         net (fo=6, routed)           0.145     1.865    rx_byte[1]
    SLICE_X0Y118         FDRE                                         r  rx_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.939     2.097    clk_IBUF_BUFG
    SLICE_X0Y118         FDRE                                         r  rx_temp_reg[1]/C
                         clock pessimism             -0.504     1.594    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.066     1.660    rx_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 uart/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.783%)  route 0.154ns (52.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.665     1.579    uart/clk_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  uart/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.141     1.720 r  uart/rx_data_reg[2]/Q
                         net (fo=6, routed)           0.154     1.874    rx_byte[2]
    SLICE_X0Y118         FDRE                                         r  rx_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.939     2.097    clk_IBUF_BUFG
    SLICE_X0Y118         FDRE                                         r  rx_temp_reg[2]/C
                         clock pessimism             -0.504     1.594    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.070     1.664    rx_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 uart/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.064%)  route 0.159ns (52.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.665     1.579    uart/clk_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  uart/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.141     1.720 r  uart/rx_data_reg[3]/Q
                         net (fo=6, routed)           0.159     1.878    rx_byte[3]
    SLICE_X0Y118         FDRE                                         r  rx_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.939     2.097    clk_IBUF_BUFG
    SLICE_X0Y118         FDRE                                         r  rx_temp_reg[3]/C
                         clock pessimism             -0.504     1.594    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.072     1.666    rx_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 uart/rx_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/recv_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.450%)  route 0.132ns (41.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.663     1.577    uart/clk_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  uart/rx_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.718 r  uart/rx_ff_reg/Q
                         net (fo=22, routed)          0.132     1.850    uart/rx_ff
    SLICE_X1Y121         LUT6 (Prop_lut6_I3_O)        0.045     1.895 r  uart/recv_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.895    uart/recv_state[1]
    SLICE_X1Y121         FDRE                                         r  uart/recv_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.936     2.094    uart/clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  uart/recv_state_reg[1]/C
                         clock pessimism             -0.505     1.590    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.091     1.681    uart/recv_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 uart/tx_bits_remaining_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_bits_remaining_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.637     1.551    uart/clk_IBUF_BUFG
    SLICE_X9Y118         FDRE                                         r  uart/tx_bits_remaining_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_fdre_C_Q)         0.128     1.679 r  uart/tx_bits_remaining_reg[2]/Q
                         net (fo=4, routed)           0.082     1.761    uart/tx_bits_remaining_reg_n_0_[2]
    SLICE_X9Y118         LUT6 (Prop_lut6_I5_O)        0.099     1.860 r  uart/tx_bits_remaining[3]_i_2/O
                         net (fo=1, routed)           0.000     1.860    uart/tx_bits_remaining[3]_i_2_n_0
    SLICE_X9Y118         FDRE                                         r  uart/tx_bits_remaining_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.910     2.068    uart/clk_IBUF_BUFG
    SLICE_X9Y118         FDRE                                         r  uart/tx_bits_remaining_reg[3]/C
                         clock pessimism             -0.518     1.551    
    SLICE_X9Y118         FDRE (Hold_fdre_C_D)         0.092     1.643    uart/tx_bits_remaining_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 uart/rx_bits_remaining_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/rx_bits_remaining_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.155%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.663     1.577    uart/clk_IBUF_BUFG
    SLICE_X5Y120         FDRE                                         r  uart/rx_bits_remaining_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.128     1.705 r  uart/rx_bits_remaining_reg[1]/Q
                         net (fo=4, routed)           0.083     1.788    uart/rx_bits_remaining_reg_n_0_[1]
    SLICE_X5Y120         LUT6 (Prop_lut6_I3_O)        0.099     1.887 r  uart/rx_bits_remaining[2]_i_1/O
                         net (fo=1, routed)           0.000     1.887    uart/rx_bits_remaining[2]_i_1_n_0
    SLICE_X5Y120         FDRE                                         r  uart/rx_bits_remaining_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.935     2.093    uart/clk_IBUF_BUFG
    SLICE_X5Y120         FDRE                                         r  uart/rx_bits_remaining_reg[2]/C
                         clock pessimism             -0.517     1.577    
    SLICE_X5Y120         FDRE (Hold_fdre_C_D)         0.092     1.669    uart/rx_bits_remaining_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 uart/recv_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/rx_clk_divider_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.280%)  route 0.177ns (48.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.663     1.577    uart/clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  uart/recv_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.141     1.718 f  uart/recv_state_reg[1]/Q
                         net (fo=23, routed)          0.177     1.895    uart/recv_state_reg_n_0_[1]
    SLICE_X2Y121         LUT6 (Prop_lut6_I1_O)        0.045     1.940 r  uart/rx_clk_divider[9]_i_1/O
                         net (fo=1, routed)           0.000     1.940    uart/rx_clk_divider[9]_i_1_n_0
    SLICE_X2Y121         FDRE                                         r  uart/rx_clk_divider_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.936     2.094    uart/clk_IBUF_BUFG
    SLICE_X2Y121         FDRE                                         r  uart/rx_clk_divider_reg[9]/C
                         clock pessimism             -0.504     1.591    
    SLICE_X2Y121         FDRE (Hold_fdre_C_D)         0.120     1.711    uart/rx_clk_divider_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 uart/rx_bits_remaining_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/rx_bits_remaining_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.282%)  route 0.144ns (43.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.663     1.577    uart/clk_IBUF_BUFG
    SLICE_X5Y120         FDRE                                         r  uart/rx_bits_remaining_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141     1.718 r  uart/rx_bits_remaining_reg[0]/Q
                         net (fo=5, routed)           0.144     1.862    uart/rx_bits_remaining_reg_n_0_[0]
    SLICE_X5Y120         LUT6 (Prop_lut6_I2_O)        0.045     1.907 r  uart/rx_bits_remaining[3]_i_1/O
                         net (fo=1, routed)           0.000     1.907    uart/rx_bits_remaining[3]_i_1_n_0
    SLICE_X5Y120         FDRE                                         r  uart/rx_bits_remaining_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.935     2.093    uart/clk_IBUF_BUFG
    SLICE_X5Y120         FDRE                                         r  uart/rx_bits_remaining_reg[3]/C
                         clock pessimism             -0.517     1.577    
    SLICE_X5Y120         FDRE (Hold_fdre_C_D)         0.092     1.669    uart/rx_bits_remaining_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y117    FSM_sequential_P_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y117    FSM_sequential_P_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y118    FSM_sequential_Q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y118    FSM_sequential_Q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y118    P_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y118    P_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y115    init_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y117    init_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y117    init_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y118    FSM_sequential_Q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y118    FSM_sequential_Q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y118    P_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y118    P_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y115    init_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y118    init_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y118    init_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y118    init_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y118    init_counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y115    init_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y117    FSM_sequential_P_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y117    FSM_sequential_P_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y115    init_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y117    init_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y117    init_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y115    init_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y115    init_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y115    init_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y116    init_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y116    init_counter_reg[5]/C



