# Generated by Yosys 0.8+152 (git sha1 e45f62b0, clang 3.8.1-24+rpi1 -fPIC -Os)

.model mux2_1
.inputs A B sel
.outputs O
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=A I1=B I2=sel I3=$false O=O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.end
