--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml test_Memory.twx test_Memory.ncd -o test_Memory.twr
test_Memory.pcf -ucf test_Memory.ucf

Design file:              test_Memory.ncd
Physical constraint file: test_Memory.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock WCLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
A<0>        |    7.550(R)|   -0.636(R)|WCLK_BUFGP        |   0.000|
A<1>        |    7.459(R)|    0.052(R)|WCLK_BUFGP        |   0.000|
A<2>        |    6.254(R)|   -0.174(R)|WCLK_BUFGP        |   0.000|
A<3>        |    6.434(R)|   -0.158(R)|WCLK_BUFGP        |   0.000|
A<4>        |    6.868(R)|   -0.996(R)|WCLK_BUFGP        |   0.000|
D<0>        |    2.187(R)|    0.588(R)|WCLK_BUFGP        |   0.000|
D<1>        |    3.384(R)|    0.055(R)|WCLK_BUFGP        |   0.000|
D<2>        |    3.360(R)|    0.181(R)|WCLK_BUFGP        |   0.000|
D<3>        |    2.130(R)|    1.025(R)|WCLK_BUFGP        |   0.000|
D<4>        |    2.334(R)|    1.133(R)|WCLK_BUFGP        |   0.000|
D<5>        |    1.798(R)|    1.321(R)|WCLK_BUFGP        |   0.000|
D<6>        |    1.924(R)|    0.929(R)|WCLK_BUFGP        |   0.000|
D<7>        |    2.393(R)|    1.130(R)|WCLK_BUFGP        |   0.000|
nCS         |    8.569(R)|   -2.059(R)|WCLK_BUFGP        |   0.000|
nWE         |    7.191(R)|   -0.389(R)|WCLK_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   11.459|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A<0>           |sseg<0>        |   10.867|
A<0>           |sseg<1>        |   10.632|
A<0>           |sseg<2>        |   11.124|
A<0>           |sseg<3>        |   10.987|
A<0>           |sseg<4>        |   10.462|
A<0>           |sseg<5>        |   10.020|
A<0>           |sseg<6>        |   10.632|
A<1>           |sseg<0>        |   10.329|
A<1>           |sseg<1>        |   10.284|
A<1>           |sseg<2>        |   10.781|
A<1>           |sseg<3>        |   10.639|
A<1>           |sseg<4>        |    9.973|
A<1>           |sseg<5>        |    9.538|
A<1>           |sseg<6>        |   10.039|
A<2>           |sseg<0>        |    9.204|
A<2>           |sseg<1>        |    9.038|
A<2>           |sseg<2>        |    9.570|
A<2>           |sseg<3>        |    9.393|
A<2>           |sseg<4>        |    9.871|
A<2>           |sseg<5>        |    9.467|
A<2>           |sseg<6>        |    9.078|
A<3>           |sseg<0>        |    9.568|
A<3>           |sseg<1>        |    9.598|
A<3>           |sseg<2>        |   10.155|
A<3>           |sseg<3>        |    9.953|
A<3>           |sseg<4>        |    9.655|
A<3>           |sseg<5>        |    9.278|
A<3>           |sseg<6>        |    9.485|
---------------+---------------+---------+


Analysis completed Tue May 08 15:31:17 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 212 MB



