# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab1.srcs/sources_1/imports/rtl/basys3.v" \
"../../../../lab1.srcs/sim_1/imports/tb/model_uart.v" \
"../../../../lab1.srcs/sources_1/imports/rtl/seq.v" \
"../../../../lab1.srcs/sources_1/imports/rtl/seq_add.v" \
"../../../../lab1.srcs/sources_1/imports/rtl/seq_alu.v" \
"../../../../lab1.srcs/sources_1/imports/rtl/seq_mult.v" \
"../../../../lab1.srcs/sources_1/imports/rtl/seq_rf.v" \
"../../../../lab1.srcs/sources_1/imports/rtl/uart.v" \
"../../../../lab1.srcs/sources_1/imports/rtl/uart_fifo.v" \
"../../../../lab1.srcs/sources_1/imports/rtl/uart_top.v" \
"../../../../lab1.srcs/sim_1/imports/tb/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
