

================================================================
== Vitis HLS Report for 'sparse_matrix_multiply_HLS'
================================================================
* Date:           Thu May 15 15:31:31 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        sparse_matrix_multiply_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.205 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |  min |   max   |   Type  |
    +---------+---------+-----------+-----------+------+---------+---------+
    |     9037|  8528332|  45.185 us|  42.642 ms|  9038|  8528333|       no|
    +---------+---------+-----------+-----------+------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                                  |                                                                       |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                                     Instance                                     |                                 Module                                |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215                    |sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1                    |       67|       67|   0.335 us|   0.335 us|    67|    67|       no|
        |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223                    |sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3                    |       67|       67|   0.335 us|   0.335 us|    67|    67|       no|
        |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231    |sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6    |     4098|     4098|  20.490 us|  20.490 us|  4098|  4098|       no|
        |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237                    |sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2                    |        3|      258|  15.000 ns|   1.290 us|     3|   258|       no|
        |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249                    |sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4                    |        3|      258|  15.000 ns|   1.290 us|     3|   258|       no|
        |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261  |sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11  |     4098|     4098|  20.490 us|  20.490 us|  4098|  4098|       no|
        |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268                    |sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9                    |        6|      516|  30.000 ns|   2.580 us|     6|   516|       no|
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +--------------------+---------+---------+-------------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) |  Iteration  |  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |   Latency   |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+-------------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_57_7   |      832|  8519872|  13 ~ 133123|          -|          -|       64|        no|
        | + VITIS_LOOP_60_8  |       10|   133120|     10 ~ 520|          -|          -|  1 ~ 256|        no|
        +--------------------+---------+---------+-------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      143|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     1|      511|      873|    -|
|Memory               |       18|     -|       64|      130|    0|
|Multiplexer          |        -|     -|        -|      429|    -|
|Register             |        -|     -|      381|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       18|     1|      956|     1575|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                     Instance                                     |                                 Module                                | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215                    |sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1                    |        0|   0|   17|   62|    0|
    |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237                    |sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2                    |        0|   0|   29|   78|    0|
    |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223                    |sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3                    |        0|   0|   17|   62|    0|
    |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249                    |sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4                    |        0|   0|   29|   78|    0|
    |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231    |sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6    |        0|   0|   29|  167|    0|
    |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268                    |sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9                    |        0|   1|  348|  248|    0|
    |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261  |sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11  |        0|   0|   42|  178|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                             |                                                                       |        0|   1|  511|  873|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+--------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory          |                Module                | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+--------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |local_column_indices_A_U  |local_column_indices_A_RAM_AUTO_1R1W  |        2|   0|   0|    0|  4096|    7|     1|        28672|
    |local_row_indices_B_U     |local_row_indices_B_RAM_AUTO_1R1W     |        4|   0|   0|    0|  4096|   12|     1|        49152|
    |local_row_ptr_A_U         |local_row_ptr_A_RAM_AUTO_1R1W         |        0|  32|  65|    0|    65|   32|     1|         2080|
    |local_col_ptr_B_U         |local_row_ptr_A_RAM_AUTO_1R1W         |        0|  32|  65|    0|    65|   32|     1|         2080|
    |local_values_A_V_U        |local_values_A_V_RAM_AUTO_1R1W        |        4|   0|   0|    0|  4096|   16|     1|        65536|
    |local_values_B_V_U        |local_values_A_V_RAM_AUTO_1R1W        |        4|   0|   0|    0|  4096|   16|     1|        65536|
    |accum_V_U                 |local_values_A_V_RAM_AUTO_1R1W        |        4|   0|   0|    0|  4096|   16|     1|        65536|
    +--------------------------+--------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                     |                                      |       18|  64| 130|    0| 20610|  131|     7|       278592|
    +--------------------------+--------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln59_fu_299_p2               |         +|   0|  0|  14|           7|           1|
    |add_ln60_fu_335_p2               |         +|   0|  0|  71|          64|           1|
    |add_ln65_fu_350_p2               |         +|   0|  0|  14|           7|           1|
    |icmp_ln57_fu_293_p2              |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln60_fu_330_p2              |      icmp|   0|  0|  29|          64|          64|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 143|         151|          77|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |a_1_reg_204                      |   9|          2|   64|        128|
    |accum_V_address0                 |  20|          4|   12|         48|
    |accum_V_ce0                      |  20|          4|    1|          4|
    |accum_V_d0                       |  14|          3|   16|         48|
    |accum_V_we0                      |  14|          3|    1|          3|
    |ap_NS_fsm                        |  65|         13|    1|         13|
    |col_ptr_B_address0               |  14|          3|    7|         21|
    |col_ptr_B_ce0                    |  14|          3|    1|          3|
    |i_fu_74                          |   9|          2|    7|         14|
    |local_col_ptr_B_address0         |  14|          3|    7|         21|
    |local_col_ptr_B_ce0              |  14|          3|    1|          3|
    |local_col_ptr_B_we0              |   9|          2|    1|          2|
    |local_column_indices_A_address0  |  14|          3|   12|         36|
    |local_column_indices_A_ce0       |  14|          3|    1|          3|
    |local_column_indices_A_we0       |   9|          2|    1|          2|
    |local_row_indices_B_address0     |  14|          3|   12|         36|
    |local_row_indices_B_ce0          |  14|          3|    1|          3|
    |local_row_indices_B_we0          |   9|          2|    1|          2|
    |local_row_ptr_A_address0         |  14|          3|    7|         21|
    |local_row_ptr_A_ce0              |  14|          3|    1|          3|
    |local_row_ptr_A_we0              |   9|          2|    1|          2|
    |local_values_A_V_address0        |  14|          3|   12|         36|
    |local_values_A_V_ce0             |  14|          3|    1|          3|
    |local_values_A_V_we0             |   9|          2|    1|          2|
    |local_values_B_V_address0        |  14|          3|   12|         36|
    |local_values_B_V_ce0             |  14|          3|    1|          3|
    |local_values_B_V_we0             |   9|          2|    1|          2|
    |row_ptr_A_address0               |  14|          3|    7|         21|
    |row_ptr_A_ce0                    |  14|          3|    1|          3|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 429|         91|  192|        522|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                             | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |a_1_reg_204                                                                                    |  64|   0|   64|          0|
    |a_val_V_reg_444                                                                                |  16|   0|   16|          0|
    |add_ln59_reg_396                                                                               |   7|   0|    7|          0|
    |add_ln60_reg_439                                                                               |  64|   0|   64|          0|
    |ap_CS_fsm                                                                                      |  12|   0|   12|          0|
    |endB_reg_464                                                                                   |  32|   0|   32|          0|
    |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_ap_start_reg                    |   1|   0|    1|          0|
    |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_ap_start_reg                    |   1|   0|    1|          0|
    |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_ap_start_reg                    |   1|   0|    1|          0|
    |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_ap_start_reg                    |   1|   0|    1|          0|
    |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231_ap_start_reg    |   1|   0|    1|          0|
    |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_ap_start_reg                    |   1|   0|    1|          0|
    |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_74                                                                                        |   7|   0|    7|          0|
    |nnzA_reg_378                                                                                   |  32|   0|   32|          0|
    |nnzB_reg_383                                                                                   |  32|   0|   32|          0|
    |sext_ln60_1_reg_421                                                                            |  64|   0|   64|          0|
    |startB_reg_459                                                                                 |  32|   0|   32|          0|
    |tmp_1_reg_411                                                                                  |   6|   0|   12|          6|
    |trunc_ln57_reg_388                                                                             |   6|   0|    6|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                          | 381|   0|  387|          6|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+---------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  sparse_matrix_multiply_HLS|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  sparse_matrix_multiply_HLS|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  sparse_matrix_multiply_HLS|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  sparse_matrix_multiply_HLS|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  sparse_matrix_multiply_HLS|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  sparse_matrix_multiply_HLS|  return value|
|values_A_address0          |  out|   12|   ap_memory|                    values_A|         array|
|values_A_ce0               |  out|    1|   ap_memory|                    values_A|         array|
|values_A_q0                |   in|   16|   ap_memory|                    values_A|         array|
|column_indices_A_address0  |  out|   12|   ap_memory|            column_indices_A|         array|
|column_indices_A_ce0       |  out|    1|   ap_memory|            column_indices_A|         array|
|column_indices_A_q0        |   in|   32|   ap_memory|            column_indices_A|         array|
|row_ptr_A_address0         |  out|    7|   ap_memory|                   row_ptr_A|         array|
|row_ptr_A_ce0              |  out|    1|   ap_memory|                   row_ptr_A|         array|
|row_ptr_A_q0               |   in|   32|   ap_memory|                   row_ptr_A|         array|
|values_B_address0          |  out|   12|   ap_memory|                    values_B|         array|
|values_B_ce0               |  out|    1|   ap_memory|                    values_B|         array|
|values_B_q0                |   in|   16|   ap_memory|                    values_B|         array|
|row_indices_B_address0     |  out|   12|   ap_memory|               row_indices_B|         array|
|row_indices_B_ce0          |  out|    1|   ap_memory|               row_indices_B|         array|
|row_indices_B_q0           |   in|   32|   ap_memory|               row_indices_B|         array|
|col_ptr_B_address0         |  out|    7|   ap_memory|                   col_ptr_B|         array|
|col_ptr_B_ce0              |  out|    1|   ap_memory|                   col_ptr_B|         array|
|col_ptr_B_q0               |   in|   32|   ap_memory|                   col_ptr_B|         array|
|C_address0                 |  out|   12|   ap_memory|                           C|         array|
|C_ce0                      |  out|    1|   ap_memory|                           C|         array|
|C_we0                      |  out|    1|   ap_memory|                           C|         array|
|C_d0                       |  out|   16|   ap_memory|                           C|         array|
+---------------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 12 
7 --> 8 
8 --> 9 6 
9 --> 10 
10 --> 11 
11 --> 8 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.23ns)   --->   "%local_values_A_V = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:17]   --->   Operation 14 'alloca' 'local_values_A_V' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_1 : Operation 15 [1/1] (1.23ns)   --->   "%local_column_indices_A = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:18]   --->   Operation 15 'alloca' 'local_column_indices_A' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 4096> <RAM>
ST_1 : Operation 16 [1/1] (0.60ns)   --->   "%local_row_ptr_A = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19]   --->   Operation 16 'alloca' 'local_row_ptr_A' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65> <RAM>
ST_1 : Operation 17 [1/1] (1.23ns)   --->   "%local_values_B_V = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:21]   --->   Operation 17 'alloca' 'local_values_B_V' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 18 [1/1] (1.23ns)   --->   "%local_row_indices_B = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:22]   --->   Operation 18 'alloca' 'local_row_indices_B' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 19 [1/1] (0.60ns)   --->   "%local_col_ptr_B = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:23]   --->   Operation 19 'alloca' 'local_col_ptr_B' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65> <RAM>
ST_1 : Operation 20 [1/1] (1.23ns)   --->   "%accum_V = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:25]   --->   Operation 20 'alloca' 'accum_V' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1, i32 %row_ptr_A, i32 %local_row_ptr_A"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3, i32 %col_ptr_B, i32 %local_col_ptr_B"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6, i16 %accum_V"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln57 = store i7 0, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:57]   --->   Operation 24 'store' 'store_ln57' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1, i32 %row_ptr_A, i32 %local_row_ptr_A"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3, i32 %col_ptr_B, i32 %local_col_ptr_B"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6, i16 %accum_V"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.60>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%row_ptr_A_addr = getelementptr i32 %row_ptr_A, i64 0, i64 64" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:31]   --->   Operation 28 'getelementptr' 'row_ptr_A_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (0.60ns)   --->   "%nnzA = load i7 %row_ptr_A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:31]   --->   Operation 29 'load' 'nnzA' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%col_ptr_B_addr = getelementptr i32 %col_ptr_B, i64 0, i64 64" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:42]   --->   Operation 30 'getelementptr' 'col_ptr_B_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (0.60ns)   --->   "%nnzB = load i7 %col_ptr_B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:42]   --->   Operation 31 'load' 'nnzB' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65> <RAM>

State 4 <SV = 3> <Delay = 1.84>
ST_4 : Operation 32 [1/2] (0.60ns)   --->   "%nnzA = load i7 %row_ptr_A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:31]   --->   Operation 32 'load' 'nnzA' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65> <RAM>
ST_4 : Operation 33 [2/2] (1.24ns)   --->   "%call_ln31 = call void @sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2, i32 %nnzA, i16 %local_values_A_V, i16 %values_A, i32 %column_indices_A, i7 %local_column_indices_A" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:31]   --->   Operation 33 'call' 'call_ln31' <Predicate = true> <Delay = 1.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 34 [1/2] (0.60ns)   --->   "%nnzB = load i7 %col_ptr_B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:42]   --->   Operation 34 'load' 'nnzB' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65> <RAM>
ST_4 : Operation 35 [2/2] (1.24ns)   --->   "%call_ln42 = call void @sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4, i32 %nnzB, i16 %local_values_B_V, i16 %values_B, i32 %row_indices_B, i12 %local_row_indices_B" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:42]   --->   Operation 35 'call' 'call_ln42' <Predicate = true> <Delay = 1.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%spectopmodule_ln9 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:9]   --->   Operation 36 'spectopmodule' 'spectopmodule_ln9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %values_A, void @empty_9, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %values_A"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %column_indices_A, void @empty_9, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %column_indices_A"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %row_ptr_A, void @empty_9, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %row_ptr_A"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %values_B, void @empty_9, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %values_B"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %row_indices_B, void @empty_9, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %row_indices_B"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %col_ptr_B, void @empty_9, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %col_ptr_B"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %C, void @empty_9, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %C"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln31 = call void @sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2, i32 %nnzA, i16 %local_values_A_V, i16 %values_A, i32 %column_indices_A, i7 %local_column_indices_A" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:31]   --->   Operation 51 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln42 = call void @sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4, i32 %nnzB, i16 %local_values_B_V, i16 %values_B, i32 %row_indices_B, i12 %local_row_indices_B" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:42]   --->   Operation 52 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln57 = br void %VITIS_LOOP_60_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:57]   --->   Operation 53 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.30>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%i_4 = load i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:57]   --->   Operation 54 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i7 %i_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:57]   --->   Operation 55 'trunc' 'trunc_ln57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.59ns)   --->   "%icmp_ln57 = icmp_eq  i7 %i_4, i7 64" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:57]   --->   Operation 56 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 57 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.70ns)   --->   "%add_ln59 = add i7 %i_4, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:59]   --->   Operation 58 'add' 'add_ln59' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %VITIS_LOOP_60_8.split, void %for.inc152.preheader" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:57]   --->   Operation 59 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i7 %i_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:57]   --->   Operation 60 'zext' 'zext_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%local_row_ptr_A_addr = getelementptr i32 %local_row_ptr_A, i64 0, i64 %zext_ln57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:58]   --->   Operation 61 'getelementptr' 'local_row_ptr_A_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_6 : Operation 62 [2/2] (0.60ns)   --->   "%startA = load i7 %local_row_ptr_A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:58]   --->   Operation 62 'load' 'startA' <Predicate = (!icmp_ln57)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65> <RAM>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i7 %add_ln59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:59]   --->   Operation 63 'zext' 'zext_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%local_row_ptr_A_addr_1 = getelementptr i32 %local_row_ptr_A, i64 0, i64 %zext_ln59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:59]   --->   Operation 64 'getelementptr' 'local_row_ptr_A_addr_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_6 : Operation 65 [2/2] (0.60ns)   --->   "%endA = load i7 %local_row_ptr_A_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:59]   --->   Operation 65 'load' 'endA' <Predicate = (!icmp_ln57)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65> <RAM>
ST_6 : Operation 66 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11, i16 %C, i16 %accum_V"   --->   Operation 66 'call' 'call_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.60>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln57, i6 0"   --->   Operation 67 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:57]   --->   Operation 68 'specloopname' 'specloopname_ln57' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/2] (0.60ns)   --->   "%startA = load i7 %local_row_ptr_A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:58]   --->   Operation 69 'load' 'startA' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65> <RAM>
ST_7 : Operation 70 [1/2] (0.60ns)   --->   "%endA = load i7 %local_row_ptr_A_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:59]   --->   Operation 70 'load' 'endA' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65> <RAM>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i32 %startA" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 71 'sext' 'sext_ln60' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln60_1 = sext i32 %endA" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 72 'sext' 'sext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.38ns)   --->   "%br_ln60 = br void %VITIS_LOOP_66_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 73 'br' 'br_ln60' <Predicate = true> <Delay = 0.38>

State 8 <SV = 7> <Delay = 1.45>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%a_1 = phi i64 %add_ln60, void %VITIS_LOOP_66_9.split, i64 %sext_ln60, void %VITIS_LOOP_60_8.split" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 74 'phi' 'a_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (1.06ns)   --->   "%icmp_ln60 = icmp_slt  i64 %a_1, i64 %sext_ln60_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 75 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %for.inc131.loopexit, void %VITIS_LOOP_66_9.split" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 76 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%local_values_A_V_addr = getelementptr i16 %local_values_A_V, i64 0, i64 %a_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:62]   --->   Operation 77 'getelementptr' 'local_values_A_V_addr' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 78 [2/2] (1.23ns)   --->   "%a_val_V = load i12 %local_values_A_V_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:62]   --->   Operation 78 'load' 'a_val_V' <Predicate = (icmp_ln60)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%local_column_indices_A_addr = getelementptr i7 %local_column_indices_A, i64 0, i64 %a_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:63]   --->   Operation 79 'getelementptr' 'local_column_indices_A_addr' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 80 [2/2] (1.23ns)   --->   "%col = load i12 %local_column_indices_A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:63]   --->   Operation 80 'load' 'col' <Predicate = (icmp_ln60)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 4096> <RAM>
ST_8 : Operation 81 [1/1] (1.14ns)   --->   "%add_ln60 = add i64 %a_1, i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 81 'add' 'add_ln60' <Predicate = (icmp_ln60)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.38ns)   --->   "%store_ln57 = store i7 %add_ln59, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:57]   --->   Operation 82 'store' 'store_ln57' <Predicate = (!icmp_ln60)> <Delay = 0.38>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln57 = br void %VITIS_LOOP_60_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:57]   --->   Operation 83 'br' 'br_ln57' <Predicate = (!icmp_ln60)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.53>
ST_9 : Operation 84 [1/2] (1.23ns)   --->   "%a_val_V = load i12 %local_values_A_V_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:62]   --->   Operation 84 'load' 'a_val_V' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_9 : Operation 85 [1/2] (1.23ns)   --->   "%col = load i12 %local_column_indices_A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:63]   --->   Operation 85 'load' 'col' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 4096> <RAM>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i7 %col" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:64]   --->   Operation 86 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%local_col_ptr_B_addr = getelementptr i32 %local_col_ptr_B, i64 0, i64 %zext_ln64" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:64]   --->   Operation 87 'getelementptr' 'local_col_ptr_B_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [2/2] (0.60ns)   --->   "%startB = load i7 %local_col_ptr_B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:64]   --->   Operation 88 'load' 'startB' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65> <RAM>
ST_9 : Operation 89 [1/1] (0.70ns)   --->   "%add_ln65 = add i7 %col, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:65]   --->   Operation 89 'add' 'add_ln65' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i7 %add_ln65" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:65]   --->   Operation 90 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%local_col_ptr_B_addr_1 = getelementptr i32 %local_col_ptr_B, i64 0, i64 %zext_ln65" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:65]   --->   Operation 91 'getelementptr' 'local_col_ptr_B_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [2/2] (0.60ns)   --->   "%endB = load i7 %local_col_ptr_B_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:65]   --->   Operation 92 'load' 'endB' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65> <RAM>

State 10 <SV = 9> <Delay = 0.98>
ST_10 : Operation 93 [1/2] (0.60ns)   --->   "%startB = load i7 %local_col_ptr_B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:64]   --->   Operation 93 'load' 'startB' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65> <RAM>
ST_10 : Operation 94 [1/2] (0.60ns)   --->   "%endB = load i7 %local_col_ptr_B_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:65]   --->   Operation 94 'load' 'endB' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65> <RAM>
ST_10 : Operation 95 [2/2] (0.38ns)   --->   "%call_ln64 = call void @sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9, i32 %startB, i32 %endB, i16 %local_values_B_V, i12 %local_row_indices_B, i16 %a_val_V, i12 %tmp_1, i16 %accum_V" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:64]   --->   Operation 95 'call' 'call_ln64' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%speclooptripcount_ln61 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 256, i64 128" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61]   --->   Operation 96 'speclooptripcount' 'speclooptripcount_ln61' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 97 'specloopname' 'specloopname_ln60' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/2] (0.00ns)   --->   "%call_ln64 = call void @sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9, i32 %startB, i32 %endB, i16 %local_values_B_V, i12 %local_row_indices_B, i16 %a_val_V, i12 %tmp_1, i16 %accum_V" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:64]   --->   Operation 98 'call' 'call_ln64' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln60 = br void %VITIS_LOOP_66_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60]   --->   Operation 99 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>

State 12 <SV = 6> <Delay = 0.00>
ST_12 : Operation 100 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11, i16 %C, i16 %accum_V"   --->   Operation 100 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%ret_ln81 = ret" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:81]   --->   Operation 101 'ret' 'ret_ln81' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ values_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ column_indices_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ row_ptr_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ values_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ row_indices_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_ptr_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                           (alloca           ) [ 0111111111110]
local_values_A_V            (alloca           ) [ 0011111111110]
local_column_indices_A      (alloca           ) [ 0011111111110]
local_row_ptr_A             (alloca           ) [ 0011111111110]
local_values_B_V            (alloca           ) [ 0011111111110]
local_row_indices_B         (alloca           ) [ 0011111111110]
local_col_ptr_B             (alloca           ) [ 0011111111110]
accum_V                     (alloca           ) [ 0011111111111]
store_ln57                  (store            ) [ 0000000000000]
call_ln0                    (call             ) [ 0000000000000]
call_ln0                    (call             ) [ 0000000000000]
call_ln0                    (call             ) [ 0000000000000]
row_ptr_A_addr              (getelementptr    ) [ 0000100000000]
col_ptr_B_addr              (getelementptr    ) [ 0000100000000]
nnzA                        (load             ) [ 0000010000000]
nnzB                        (load             ) [ 0000010000000]
spectopmodule_ln9           (spectopmodule    ) [ 0000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000]
specbitsmap_ln0             (specbitsmap      ) [ 0000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000]
specbitsmap_ln0             (specbitsmap      ) [ 0000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000]
specbitsmap_ln0             (specbitsmap      ) [ 0000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000]
specbitsmap_ln0             (specbitsmap      ) [ 0000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000]
specbitsmap_ln0             (specbitsmap      ) [ 0000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000]
specbitsmap_ln0             (specbitsmap      ) [ 0000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000]
specbitsmap_ln0             (specbitsmap      ) [ 0000000000000]
call_ln31                   (call             ) [ 0000000000000]
call_ln42                   (call             ) [ 0000000000000]
br_ln57                     (br               ) [ 0000000000000]
i_4                         (load             ) [ 0000000000000]
trunc_ln57                  (trunc            ) [ 0000000100000]
icmp_ln57                   (icmp             ) [ 0000001111110]
speclooptripcount_ln0       (speclooptripcount) [ 0000000000000]
add_ln59                    (add              ) [ 0000000111110]
br_ln57                     (br               ) [ 0000000000000]
zext_ln57                   (zext             ) [ 0000000000000]
local_row_ptr_A_addr        (getelementptr    ) [ 0000000100000]
zext_ln59                   (zext             ) [ 0000000000000]
local_row_ptr_A_addr_1      (getelementptr    ) [ 0000000100000]
tmp_1                       (bitconcatenate   ) [ 0000000011110]
specloopname_ln57           (specloopname     ) [ 0000000000000]
startA                      (load             ) [ 0000000000000]
endA                        (load             ) [ 0000000000000]
sext_ln60                   (sext             ) [ 0000001111110]
sext_ln60_1                 (sext             ) [ 0000000011110]
br_ln60                     (br               ) [ 0000001111110]
a_1                         (phi              ) [ 0000000010000]
icmp_ln60                   (icmp             ) [ 0000001111110]
br_ln60                     (br               ) [ 0000000000000]
local_values_A_V_addr       (getelementptr    ) [ 0000000001000]
local_column_indices_A_addr (getelementptr    ) [ 0000000001000]
add_ln60                    (add              ) [ 0000001111110]
store_ln57                  (store            ) [ 0000000000000]
br_ln57                     (br               ) [ 0000000000000]
a_val_V                     (load             ) [ 0000000000110]
col                         (load             ) [ 0000000000000]
zext_ln64                   (zext             ) [ 0000000000000]
local_col_ptr_B_addr        (getelementptr    ) [ 0000000000100]
add_ln65                    (add              ) [ 0000000000000]
zext_ln65                   (zext             ) [ 0000000000000]
local_col_ptr_B_addr_1      (getelementptr    ) [ 0000000000100]
startB                      (load             ) [ 0000000000010]
endB                        (load             ) [ 0000000000010]
speclooptripcount_ln61      (speclooptripcount) [ 0000000000000]
specloopname_ln60           (specloopname     ) [ 0000000000000]
call_ln64                   (call             ) [ 0000000000000]
br_ln60                     (br               ) [ 0000001111110]
call_ln0                    (call             ) [ 0000000000000]
ret_ln81                    (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="values_A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="values_A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="column_indices_A">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="column_indices_A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="row_ptr_A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_ptr_A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="values_B">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="values_B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="row_indices_B">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_indices_B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="col_ptr_B">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_ptr_B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="C">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="local_values_A_V_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_values_A_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="local_column_indices_A_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_column_indices_A/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="local_row_ptr_A_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_row_ptr_A/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="local_values_B_V_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_values_B_V/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="local_row_indices_B_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_row_indices_B/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="local_col_ptr_B_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_col_ptr_B/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="accum_V_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_V/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="row_ptr_A_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="8" slack="0"/>
<pin id="110" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_ptr_A_addr/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="7" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nnzA/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="col_ptr_B_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="8" slack="0"/>
<pin id="124" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_ptr_B_addr/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="7" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nnzB/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="local_row_ptr_A_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="7" slack="0"/>
<pin id="138" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_row_ptr_A_addr/6 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="7" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="0"/>
<pin id="145" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="146" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="147" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="32" slack="0"/>
<pin id="148" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="startA/6 endA/6 "/>
</bind>
</comp>

<comp id="150" class="1004" name="local_row_ptr_A_addr_1_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="7" slack="0"/>
<pin id="154" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_row_ptr_A_addr_1/6 "/>
</bind>
</comp>

<comp id="157" class="1004" name="local_values_A_V_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="64" slack="0"/>
<pin id="161" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_values_A_V_addr/8 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="12" slack="0"/>
<pin id="165" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_val_V/8 "/>
</bind>
</comp>

<comp id="169" class="1004" name="local_column_indices_A_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="64" slack="0"/>
<pin id="173" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_column_indices_A_addr/8 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="12" slack="0"/>
<pin id="177" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col/8 "/>
</bind>
</comp>

<comp id="181" class="1004" name="local_col_ptr_B_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="7" slack="0"/>
<pin id="185" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_col_ptr_B_addr/9 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="7" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="0" slack="0"/>
<pin id="192" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="193" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="32" slack="0"/>
<pin id="195" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="startB/9 endB/9 "/>
</bind>
</comp>

<comp id="197" class="1004" name="local_col_ptr_B_addr_1_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="7" slack="0"/>
<pin id="201" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_col_ptr_B_addr_1/9 "/>
</bind>
</comp>

<comp id="204" class="1005" name="a_1_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="206" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="a_1 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="a_1_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="0"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="32" slack="1"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_1/8 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="0" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="0" index="2" bw="32" slack="0"/>
<pin id="219" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="0" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="0" index="2" bw="32" slack="0"/>
<pin id="227" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="0" slack="0"/>
<pin id="233" dir="0" index="1" bw="16" slack="0"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="0" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="241" dir="0" index="3" bw="16" slack="0"/>
<pin id="242" dir="0" index="4" bw="32" slack="0"/>
<pin id="243" dir="0" index="5" bw="7" slack="2147483647"/>
<pin id="244" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln31/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="0" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="253" dir="0" index="3" bw="16" slack="0"/>
<pin id="254" dir="0" index="4" bw="32" slack="0"/>
<pin id="255" dir="0" index="5" bw="12" slack="2147483647"/>
<pin id="256" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln42/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="0" slack="0"/>
<pin id="263" dir="0" index="1" bw="16" slack="0"/>
<pin id="264" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="265" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="0" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="0" index="2" bw="32" slack="0"/>
<pin id="272" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="273" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="274" dir="0" index="5" bw="16" slack="1"/>
<pin id="275" dir="0" index="6" bw="12" slack="3"/>
<pin id="276" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="277" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln64/10 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln57_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="7" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="i_4_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="7" slack="5"/>
<pin id="288" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/6 "/>
</bind>
</comp>

<comp id="289" class="1004" name="trunc_ln57_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="7" slack="0"/>
<pin id="291" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln57/6 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln57_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="7" slack="0"/>
<pin id="295" dir="0" index="1" bw="7" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/6 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln59_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="7" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/6 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln57_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="7" slack="0"/>
<pin id="307" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/6 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln59_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="7" slack="0"/>
<pin id="312" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/6 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="12" slack="0"/>
<pin id="317" dir="0" index="1" bw="6" slack="1"/>
<pin id="318" dir="0" index="2" bw="1" slack="0"/>
<pin id="319" dir="1" index="3" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="322" class="1004" name="sext_ln60_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60/7 "/>
</bind>
</comp>

<comp id="326" class="1004" name="sext_ln60_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_1/7 "/>
</bind>
</comp>

<comp id="330" class="1004" name="icmp_ln60_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="64" slack="0"/>
<pin id="332" dir="0" index="1" bw="64" slack="1"/>
<pin id="333" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/8 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln60_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/8 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln57_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="7" slack="2"/>
<pin id="343" dir="0" index="1" bw="7" slack="7"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/8 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln64_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="7" slack="0"/>
<pin id="347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/9 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln65_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="7" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/9 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln65_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="7" slack="0"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/9 "/>
</bind>
</comp>

<comp id="361" class="1005" name="i_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="7" slack="0"/>
<pin id="363" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="368" class="1005" name="row_ptr_A_addr_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="7" slack="1"/>
<pin id="370" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="row_ptr_A_addr "/>
</bind>
</comp>

<comp id="373" class="1005" name="col_ptr_B_addr_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="7" slack="1"/>
<pin id="375" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="col_ptr_B_addr "/>
</bind>
</comp>

<comp id="378" class="1005" name="nnzA_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="1"/>
<pin id="380" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nnzA "/>
</bind>
</comp>

<comp id="383" class="1005" name="nnzB_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="1"/>
<pin id="385" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nnzB "/>
</bind>
</comp>

<comp id="388" class="1005" name="trunc_ln57_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="6" slack="1"/>
<pin id="390" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln57 "/>
</bind>
</comp>

<comp id="396" class="1005" name="add_ln59_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="7" slack="2"/>
<pin id="398" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="add_ln59 "/>
</bind>
</comp>

<comp id="401" class="1005" name="local_row_ptr_A_addr_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="7" slack="1"/>
<pin id="403" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="local_row_ptr_A_addr "/>
</bind>
</comp>

<comp id="406" class="1005" name="local_row_ptr_A_addr_1_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="7" slack="1"/>
<pin id="408" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="local_row_ptr_A_addr_1 "/>
</bind>
</comp>

<comp id="411" class="1005" name="tmp_1_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="12" slack="3"/>
<pin id="413" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="416" class="1005" name="sext_ln60_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="1"/>
<pin id="418" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60 "/>
</bind>
</comp>

<comp id="421" class="1005" name="sext_ln60_1_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="64" slack="1"/>
<pin id="423" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_1 "/>
</bind>
</comp>

<comp id="429" class="1005" name="local_values_A_V_addr_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="12" slack="1"/>
<pin id="431" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="local_values_A_V_addr "/>
</bind>
</comp>

<comp id="434" class="1005" name="local_column_indices_A_addr_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="12" slack="1"/>
<pin id="436" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="local_column_indices_A_addr "/>
</bind>
</comp>

<comp id="439" class="1005" name="add_ln60_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="64" slack="0"/>
<pin id="441" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln60 "/>
</bind>
</comp>

<comp id="444" class="1005" name="a_val_V_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="1"/>
<pin id="446" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_val_V "/>
</bind>
</comp>

<comp id="449" class="1005" name="local_col_ptr_B_addr_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="7" slack="1"/>
<pin id="451" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="local_col_ptr_B_addr "/>
</bind>
</comp>

<comp id="454" class="1005" name="local_col_ptr_B_addr_1_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="7" slack="1"/>
<pin id="456" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="local_col_ptr_B_addr_1 "/>
</bind>
</comp>

<comp id="459" class="1005" name="startB_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="1"/>
<pin id="461" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="startB "/>
</bind>
</comp>

<comp id="464" class="1005" name="endB_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="endB "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="106" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="26" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="28" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="133"><net_src comp="120" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="149"><net_src comp="134" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="156"><net_src comp="150" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="168"><net_src comp="157" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="26" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="169" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="26" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="196"><net_src comp="181" pin="3"/><net_sink comp="187" pin=2"/></net>

<net id="202"><net_src comp="26" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="203"><net_src comp="197" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="213"><net_src comp="207" pin="4"/><net_sink comp="157" pin=2"/></net>

<net id="214"><net_src comp="207" pin="4"/><net_sink comp="169" pin=2"/></net>

<net id="220"><net_src comp="18" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="4" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="86" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="228"><net_src comp="20" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="10" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="98" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="235"><net_src comp="22" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="102" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="245"><net_src comp="30" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="114" pin="3"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="0" pin="0"/><net_sink comp="237" pin=3"/></net>

<net id="248"><net_src comp="2" pin="0"/><net_sink comp="237" pin=4"/></net>

<net id="257"><net_src comp="32" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="128" pin="3"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="6" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="260"><net_src comp="8" pin="0"/><net_sink comp="249" pin=4"/></net>

<net id="266"><net_src comp="56" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="12" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="278"><net_src comp="66" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="279"><net_src comp="187" pin="7"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="187" pin="3"/><net_sink comp="268" pin=2"/></net>

<net id="285"><net_src comp="24" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="292"><net_src comp="286" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="286" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="50" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="286" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="54" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="286" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="313"><net_src comp="299" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="320"><net_src comp="58" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="60" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="325"><net_src comp="140" pin="7"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="140" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="207" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="207" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="16" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="348"><net_src comp="175" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="354"><net_src comp="175" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="54" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="364"><net_src comp="74" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="367"><net_src comp="361" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="371"><net_src comp="106" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="376"><net_src comp="120" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="381"><net_src comp="114" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="386"><net_src comp="128" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="391"><net_src comp="289" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="399"><net_src comp="299" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="404"><net_src comp="134" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="409"><net_src comp="150" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="414"><net_src comp="315" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="268" pin=6"/></net>

<net id="419"><net_src comp="322" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="424"><net_src comp="326" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="432"><net_src comp="157" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="437"><net_src comp="169" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="442"><net_src comp="335" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="447"><net_src comp="163" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="268" pin=5"/></net>

<net id="452"><net_src comp="181" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="457"><net_src comp="197" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="462"><net_src comp="187" pin="7"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="467"><net_src comp="187" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="268" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {6 12 }
 - Input state : 
	Port: sparse_matrix_multiply_HLS : values_A | {4 5 }
	Port: sparse_matrix_multiply_HLS : column_indices_A | {4 5 }
	Port: sparse_matrix_multiply_HLS : row_ptr_A | {1 2 3 4 }
	Port: sparse_matrix_multiply_HLS : values_B | {4 5 }
	Port: sparse_matrix_multiply_HLS : row_indices_B | {4 5 }
	Port: sparse_matrix_multiply_HLS : col_ptr_B | {1 2 3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		store_ln57 : 1
	State 2
	State 3
		nnzA : 1
		nnzB : 1
	State 4
		call_ln31 : 1
		call_ln42 : 1
	State 5
	State 6
		trunc_ln57 : 1
		icmp_ln57 : 1
		add_ln59 : 1
		br_ln57 : 2
		zext_ln57 : 1
		local_row_ptr_A_addr : 2
		startA : 3
		zext_ln59 : 2
		local_row_ptr_A_addr_1 : 3
		endA : 4
	State 7
		sext_ln60 : 1
		sext_ln60_1 : 1
	State 8
		icmp_ln60 : 1
		br_ln60 : 2
		local_values_A_V_addr : 1
		a_val_V : 2
		local_column_indices_A_addr : 1
		col : 2
		add_ln60 : 1
	State 9
		zext_ln64 : 1
		local_col_ptr_B_addr : 2
		startB : 3
		add_ln65 : 1
		zext_ln65 : 2
		local_col_ptr_B_addr_1 : 3
		endB : 4
	State 10
		call_ln64 : 1
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                  Functional Unit                                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |          grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215          |    0    |  0.387  |    78   |    33   |
|          |          grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223          |    0    |  0.387  |    78   |    33   |
|          |  grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231  |    0    |    0    |    27   |   103   |
|   call   |          grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237          |    0    |  0.774  |   101   |    58   |
|          |          grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249          |    0    |  0.774  |   101   |    58   |
|          | grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 |    0    |  0.387  |   103   |   112   |
|          |          grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268          |    1    | 1.58086 |   419   |   205   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  add_ln59_fu_299                                 |    0    |    0    |    0    |    14   |
|    add   |                                  add_ln60_fu_335                                 |    0    |    0    |    0    |    71   |
|          |                                  add_ln65_fu_350                                 |    0    |    0    |    0    |    14   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                                 icmp_ln57_fu_293                                 |    0    |    0    |    0    |    10   |
|          |                                 icmp_ln60_fu_330                                 |    0    |    0    |    0    |    29   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                                 trunc_ln57_fu_289                                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                 zext_ln57_fu_305                                 |    0    |    0    |    0    |    0    |
|   zext   |                                 zext_ln59_fu_310                                 |    0    |    0    |    0    |    0    |
|          |                                 zext_ln64_fu_345                                 |    0    |    0    |    0    |    0    |
|          |                                 zext_ln65_fu_356                                 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                                   tmp_1_fu_315                                   |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   sext   |                                 sext_ln60_fu_322                                 |    0    |    0    |    0    |    0    |
|          |                                sext_ln60_1_fu_326                                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                  |    1    | 4.28986 |   907   |   740   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----------------------+--------+--------+--------+--------+
|                      |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------------+--------+--------+--------+--------+
|        accum_V       |    4   |    0   |    0   |    0   |
|    local_col_ptr_B   |    0   |   32   |   65   |    0   |
|local_column_indices_A|    2   |    0   |    0   |    0   |
|  local_row_indices_B |    4   |    0   |    0   |    0   |
|    local_row_ptr_A   |    0   |   32   |   65   |    0   |
|   local_values_A_V   |    4   |    0   |    0   |    0   |
|   local_values_B_V   |    4   |    0   |    0   |    0   |
+----------------------+--------+--------+--------+--------+
|         Total        |   18   |   64   |   130  |    0   |
+----------------------+--------+--------+--------+--------+

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|            a_1_reg_204            |   64   |
|          a_val_V_reg_444          |   16   |
|          add_ln59_reg_396         |    7   |
|          add_ln60_reg_439         |   64   |
|       col_ptr_B_addr_reg_373      |    7   |
|            endB_reg_464           |   32   |
|             i_reg_361             |    7   |
|   local_col_ptr_B_addr_1_reg_454  |    7   |
|    local_col_ptr_B_addr_reg_449   |    7   |
|local_column_indices_A_addr_reg_434|   12   |
|   local_row_ptr_A_addr_1_reg_406  |    7   |
|    local_row_ptr_A_addr_reg_401   |    7   |
|   local_values_A_V_addr_reg_429   |   12   |
|            nnzA_reg_378           |   32   |
|            nnzB_reg_383           |   32   |
|       row_ptr_A_addr_reg_368      |    7   |
|        sext_ln60_1_reg_421        |   64   |
|         sext_ln60_reg_416         |   64   |
|           startB_reg_459          |   32   |
|           tmp_1_reg_411           |   12   |
|         trunc_ln57_reg_388        |    6   |
+-----------------------------------+--------+
|               Total               |   498  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Comp                              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                        grp_access_fu_114                       |  p0  |   2  |   7  |   14   ||    9    |
|                        grp_access_fu_128                       |  p0  |   2  |   7  |   14   ||    9    |
|                        grp_access_fu_140                       |  p0  |   2  |   7  |   14   ||    9    |
|                        grp_access_fu_140                       |  p2  |   2  |   0  |    0   ||    9    |
|                        grp_access_fu_163                       |  p0  |   2  |  12  |   24   ||    9    |
|                        grp_access_fu_175                       |  p0  |   2  |  12  |   24   ||    9    |
|                        grp_access_fu_187                       |  p0  |   2  |   7  |   14   ||    9    |
|                        grp_access_fu_187                       |  p2  |   2  |   0  |    0   ||    9    |
| grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 |  p1  |   2  |  32  |   64   ||    9    |
| grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 |  p1  |   2  |  32  |   64   ||    9    |
| grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268 |  p1  |   2  |  32  |   64   ||    9    |
| grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268 |  p2  |   2  |  32  |   64   ||    9    |
|----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Total                             |      |      |      |   360  ||  4.644  ||   108   |
|----------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    4   |   907  |   740  |    -   |
|   Memory  |   18   |    -   |    -   |   64   |   130  |    0   |
|Multiplexer|    -   |    -   |    4   |    -   |   108  |    -   |
|  Register |    -   |    -   |    -   |   498  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   18   |    1   |    8   |  1469  |   978  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
