============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 26 2019  09:51:45 pm
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

path   1:

      Pin             Type       Fanout Load Slew Delay Arrival   
                                        (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------
(clock clk)         launch                                    0 R 
stoch2bin_out
  out_reg[0]/CLK                                0             0 R 
  out_reg[0]/Q      DFFSR             1  1.5   10  +115     115 F 
  drc_bufs167/A                                      +0     115   
  drc_bufs167/Y     BUFX2             3 19.1   25   +50     165 F 
  inc_add_36_16_1/A[0] 
    g135/A                                           +0     165   
    g135/YC         HAX1              1  3.4   20   +55     220 F 
    g134/B                                           +0     220   
    g134/YC         HAX1              1  3.4   20   +50     271 F 
    g133/B                                           +0     271   
    g133/YC         HAX1              1  3.4   20   +50     321 F 
    g132/B                                           +0     321   
    g132/YC         HAX1              1  3.4   20   +50     371 F 
    g131/B                                           +0     371   
    g131/YC         HAX1              1  3.4   20   +50     421 F 
    g130/B                                           +0     421   
    g130/YC         HAX1              1  3.4   20   +50     472 F 
    g129/B                                           +0     472   
    g129/YC         HAX1              1  3.4   20   +50     522 F 
    g128/B                                           +0     522   
    g128/YC         HAX1              1  3.4   20   +50     572 F 
    g127/B                                           +0     572   
    g127/YC         HAX1              1  3.4   20   +50     622 F 
    g126/B                                           +0     622   
    g126/YC         HAX1              1  3.4   20   +50     672 F 
    g125/B                                           +0     672   
    g125/YC         HAX1              1  3.4   20   +50     722 F 
    g124/B                                           +0     722   
    g124/YC         HAX1              1  3.4   20   +50     773 F 
    g123/B                                           +0     773   
    g123/YC         HAX1              1  3.4   20   +50     823 F 
    g122/B                                           +0     823   
    g122/YC         HAX1              1  3.4   20   +50     873 F 
    g121/B                                           +0     873   
    g121/YC         HAX1              1  3.4   20   +50     923 F 
    g120/B                                           +0     923   
    g120/YC         HAX1              1  5.0   24   +54     977 F 
    g119/A                                           +0     977   
    g119/Y          XOR2X1            1  2.8   45   +36    1013 R 
  inc_add_36_16_1/Z[17] 
  g69/A                                              +0    1013   
  g69/Y             MUX2X1            1  1.5   51   +28    1041 F 
  g60/A                                              +0    1041   
  g60/Y             INVX1             1  2.0    0   +15    1056 R 
  out_reg[17]/D     DFFSR                            +0    1056   
  out_reg[17]/CLK   setup                       0   +70    1127 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)         capture                                5000 R 
                    uncertainty                     -50    4950 R 
------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3823ps 
Start-point  : stoch2bin_out/out_reg[0]/CLK
End-point    : stoch2bin_out/out_reg[17]/D

path   2:

      Pin             Type       Fanout Load Slew Delay Arrival   
                                        (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------
(clock clk)         launch                                    0 R 
stoch2bin_out
  out_reg[0]/CLK                                0             0 R 
  out_reg[0]/Q      DFFSR             1  1.5   10  +115     115 F 
  drc_bufs167/A                                      +0     115   
  drc_bufs167/Y     BUFX2             3 19.1   25   +50     165 F 
  inc_add_36_16_1/A[0] 
    g135/A                                           +0     165   
    g135/YC         HAX1              1  3.4   20   +55     220 F 
    g134/B                                           +0     220   
    g134/YC         HAX1              1  3.4   20   +50     271 F 
    g133/B                                           +0     271   
    g133/YC         HAX1              1  3.4   20   +50     321 F 
    g132/B                                           +0     321   
    g132/YC         HAX1              1  3.4   20   +50     371 F 
    g131/B                                           +0     371   
    g131/YC         HAX1              1  3.4   20   +50     421 F 
    g130/B                                           +0     421   
    g130/YC         HAX1              1  3.4   20   +50     472 F 
    g129/B                                           +0     472   
    g129/YC         HAX1              1  3.4   20   +50     522 F 
    g128/B                                           +0     522   
    g128/YC         HAX1              1  3.4   20   +50     572 F 
    g127/B                                           +0     572   
    g127/YC         HAX1              1  3.4   20   +50     622 F 
    g126/B                                           +0     622   
    g126/YC         HAX1              1  3.4   20   +50     672 F 
    g125/B                                           +0     672   
    g125/YC         HAX1              1  3.4   20   +50     722 F 
    g124/B                                           +0     722   
    g124/YC         HAX1              1  3.4   20   +50     773 F 
    g123/B                                           +0     773   
    g123/YC         HAX1              1  3.4   20   +50     823 F 
    g122/B                                           +0     823   
    g122/YC         HAX1              1  3.4   20   +50     873 F 
    g121/B                                           +0     873   
    g121/YC         HAX1              1  3.4   20   +50     923 F 
    g120/B                                           +0     923   
    g120/YS         HAX1              1  2.8   18   +51     974 R 
  inc_add_36_16_1/Z[16] 
  g68/A                                              +0     974   
  g68/Y             MUX2X1            1  1.5   51   +22     996 F 
  g59/A                                              +0     996   
  g59/Y             INVX1             1  2.0    0   +15    1011 R 
  out_reg[16]/D     DFFSR                            +0    1011   
  out_reg[16]/CLK   setup                       0   +70    1082 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)         capture                                5000 R 
                    uncertainty                     -50    4950 R 
------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3868ps 
Start-point  : stoch2bin_out/out_reg[0]/CLK
End-point    : stoch2bin_out/out_reg[16]/D

path   3:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int1)       launch                                    0 R 
prg_c
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs251/A                                     +0     109   
      drc_bufs251/Y    BUFX2             5 12.1   30   +48     157 R 
    ctr4/out[1] 
    comp6_a/b[1] 
      comp1/b 
        g28/A                                           +0     157   
        g28/Y          INVX1             1  3.4   14   +23     180 F 
        g27/B                                           +0     180   
        g27/YS         HAX1              1  2.7   18   +50     230 R 
      comp1/equal 
      g146/B                                            +0     230   
      g146/Y           AOI21X1           1  1.5   15   +25     255 F 
      drc_bufs150/A                                     +0     255   
      drc_bufs150/Y    BUFX2             1  1.5    2   +33     288 F 
      g145/A                                            +0     288   
      g145/Y           INVX1             1  2.7    0    -0     288 R 
      g144/B                                            +0     288   
      g144/Y           AOI21X1           1  1.5   16   +21     308 F 
      drc_bufs149/A                                     +0     308   
      drc_bufs149/Y    BUFX2             1  2.6    3   +34     343 F 
      g143/B                                            +0     343   
      g143/Y           OAI21X1           1  2.7   44   +40     382 R 
      g142/B                                            +0     382   
      g142/Y           AOI21X1           1  1.5   15   +31     414 F 
      drc_bufs/A                                        +0     414   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     448 F 
      g141/B                                            +0     448   
      g141/Y           OAI21X1           1  2.8   45   +40     488 R 
    comp6_a/a_gt_b 
  prg_ab/sn_out_a 
  g21/B                                                 +0     488   
  g21/Y                NAND3X1           1  1.5   14   +20     508 F 
  drc_bufs/A                                            +0     508   
  drc_bufs/Y           BUFX2             1  1.5    1   +33     541 F 
  g20/A                                                 +0     541   
  g20/Y                INVX1             2  3.9    0    +3     544 R 
prg_c/sn_out 
g25/B                                                   +0     544   
g25/Y                  AND2X1            1  2.3   35   +44     588 R 
g23/B                                                   +0     588   
g23/Y                  AND2X1           18 75.1  378  +266     854 R 
stoch2bin_out/en 
  g91/S                                                 +0     854   
  g91/Y                MUX2X1            1  1.5   51   +96     949 F 
  g83/A                                                 +0     949   
  g83/Y                INVX1             1  2.0    0   +15     964 R 
  out_reg[14]/D        DFFSR                            +0     964   
  out_reg[14]/CLK      setup                       0   +70    1035 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3915ps 
Start-point  : prg_c/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[14]/D

path   4:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int1)       launch                                    0 R 
prg_c
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs251/A                                     +0     109   
      drc_bufs251/Y    BUFX2             5 12.1   30   +48     157 R 
    ctr4/out[1] 
    comp6_a/b[1] 
      comp1/b 
        g28/A                                           +0     157   
        g28/Y          INVX1             1  3.4   14   +23     180 F 
        g27/B                                           +0     180   
        g27/YS         HAX1              1  2.7   18   +50     230 R 
      comp1/equal 
      g146/B                                            +0     230   
      g146/Y           AOI21X1           1  1.5   15   +25     255 F 
      drc_bufs150/A                                     +0     255   
      drc_bufs150/Y    BUFX2             1  1.5    2   +33     288 F 
      g145/A                                            +0     288   
      g145/Y           INVX1             1  2.7    0    -0     288 R 
      g144/B                                            +0     288   
      g144/Y           AOI21X1           1  1.5   16   +21     308 F 
      drc_bufs149/A                                     +0     308   
      drc_bufs149/Y    BUFX2             1  2.6    3   +34     343 F 
      g143/B                                            +0     343   
      g143/Y           OAI21X1           1  2.7   44   +40     382 R 
      g142/B                                            +0     382   
      g142/Y           AOI21X1           1  1.5   15   +31     414 F 
      drc_bufs/A                                        +0     414   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     448 F 
      g141/B                                            +0     448   
      g141/Y           OAI21X1           1  2.8   45   +40     488 R 
    comp6_a/a_gt_b 
  prg_ab/sn_out_a 
  g21/B                                                 +0     488   
  g21/Y                NAND3X1           1  1.5   14   +20     508 F 
  drc_bufs/A                                            +0     508   
  drc_bufs/Y           BUFX2             1  1.5    1   +33     541 F 
  g20/A                                                 +0     541   
  g20/Y                INVX1             2  3.9    0    +3     544 R 
prg_c/sn_out 
g25/B                                                   +0     544   
g25/Y                  AND2X1            1  2.3   35   +44     588 R 
g23/B                                                   +0     588   
g23/Y                  AND2X1           18 75.1  378  +266     854 R 
stoch2bin_out/en 
  g90/S                                                 +0     854   
  g90/Y                MUX2X1            1  1.5   51   +96     949 F 
  g82/A                                                 +0     949   
  g82/Y                INVX1             1  2.0    0   +15     964 R 
  out_reg[13]/D        DFFSR                            +0     964   
  out_reg[13]/CLK      setup                       0   +70    1035 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3915ps 
Start-point  : prg_c/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[13]/D

path   5:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int1)       launch                                    0 R 
prg_c
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs251/A                                     +0     109   
      drc_bufs251/Y    BUFX2             5 12.1   30   +48     157 R 
    ctr4/out[1] 
    comp6_a/b[1] 
      comp1/b 
        g28/A                                           +0     157   
        g28/Y          INVX1             1  3.4   14   +23     180 F 
        g27/B                                           +0     180   
        g27/YS         HAX1              1  2.7   18   +50     230 R 
      comp1/equal 
      g146/B                                            +0     230   
      g146/Y           AOI21X1           1  1.5   15   +25     255 F 
      drc_bufs150/A                                     +0     255   
      drc_bufs150/Y    BUFX2             1  1.5    2   +33     288 F 
      g145/A                                            +0     288   
      g145/Y           INVX1             1  2.7    0    -0     288 R 
      g144/B                                            +0     288   
      g144/Y           AOI21X1           1  1.5   16   +21     308 F 
      drc_bufs149/A                                     +0     308   
      drc_bufs149/Y    BUFX2             1  2.6    3   +34     343 F 
      g143/B                                            +0     343   
      g143/Y           OAI21X1           1  2.7   44   +40     382 R 
      g142/B                                            +0     382   
      g142/Y           AOI21X1           1  1.5   15   +31     414 F 
      drc_bufs/A                                        +0     414   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     448 F 
      g141/B                                            +0     448   
      g141/Y           OAI21X1           1  2.8   45   +40     488 R 
    comp6_a/a_gt_b 
  prg_ab/sn_out_a 
  g21/B                                                 +0     488   
  g21/Y                NAND3X1           1  1.5   14   +20     508 F 
  drc_bufs/A                                            +0     508   
  drc_bufs/Y           BUFX2             1  1.5    1   +33     541 F 
  g20/A                                                 +0     541   
  g20/Y                INVX1             2  3.9    0    +3     544 R 
prg_c/sn_out 
g25/B                                                   +0     544   
g25/Y                  AND2X1            1  2.3   35   +44     588 R 
g23/B                                                   +0     588   
g23/Y                  AND2X1           18 75.1  378  +266     854 R 
stoch2bin_out/en 
  g88/S                                                 +0     854   
  g88/Y                MUX2X1            1  1.5   51   +96     949 F 
  g80/A                                                 +0     949   
  g80/Y                INVX1             1  2.0    0   +15     964 R 
  out_reg[9]/D         DFFSR                            +0     964   
  out_reg[9]/CLK       setup                       0   +70    1035 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3915ps 
Start-point  : prg_c/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[9]/D

path   6:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int1)       launch                                    0 R 
prg_c
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs251/A                                     +0     109   
      drc_bufs251/Y    BUFX2             5 12.1   30   +48     157 R 
    ctr4/out[1] 
    comp6_a/b[1] 
      comp1/b 
        g28/A                                           +0     157   
        g28/Y          INVX1             1  3.4   14   +23     180 F 
        g27/B                                           +0     180   
        g27/YS         HAX1              1  2.7   18   +50     230 R 
      comp1/equal 
      g146/B                                            +0     230   
      g146/Y           AOI21X1           1  1.5   15   +25     255 F 
      drc_bufs150/A                                     +0     255   
      drc_bufs150/Y    BUFX2             1  1.5    2   +33     288 F 
      g145/A                                            +0     288   
      g145/Y           INVX1             1  2.7    0    -0     288 R 
      g144/B                                            +0     288   
      g144/Y           AOI21X1           1  1.5   16   +21     308 F 
      drc_bufs149/A                                     +0     308   
      drc_bufs149/Y    BUFX2             1  2.6    3   +34     343 F 
      g143/B                                            +0     343   
      g143/Y           OAI21X1           1  2.7   44   +40     382 R 
      g142/B                                            +0     382   
      g142/Y           AOI21X1           1  1.5   15   +31     414 F 
      drc_bufs/A                                        +0     414   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     448 F 
      g141/B                                            +0     448   
      g141/Y           OAI21X1           1  2.8   45   +40     488 R 
    comp6_a/a_gt_b 
  prg_ab/sn_out_a 
  g21/B                                                 +0     488   
  g21/Y                NAND3X1           1  1.5   14   +20     508 F 
  drc_bufs/A                                            +0     508   
  drc_bufs/Y           BUFX2             1  1.5    1   +33     541 F 
  g20/A                                                 +0     541   
  g20/Y                INVX1             2  3.9    0    +3     544 R 
prg_c/sn_out 
g25/B                                                   +0     544   
g25/Y                  AND2X1            1  2.3   35   +44     588 R 
g23/B                                                   +0     588   
g23/Y                  AND2X1           18 75.1  378  +266     854 R 
stoch2bin_out/en 
  g87/S                                                 +0     854   
  g87/Y                MUX2X1            1  1.5   51   +96     949 F 
  g79/A                                                 +0     949   
  g79/Y                INVX1             1  2.0    0   +15     964 R 
  out_reg[8]/D         DFFSR                            +0     964   
  out_reg[8]/CLK       setup                       0   +70    1035 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3915ps 
Start-point  : prg_c/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[8]/D

path   7:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int1)       launch                                    0 R 
prg_c
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs251/A                                     +0     109   
      drc_bufs251/Y    BUFX2             5 12.1   30   +48     157 R 
    ctr4/out[1] 
    comp6_a/b[1] 
      comp1/b 
        g28/A                                           +0     157   
        g28/Y          INVX1             1  3.4   14   +23     180 F 
        g27/B                                           +0     180   
        g27/YS         HAX1              1  2.7   18   +50     230 R 
      comp1/equal 
      g146/B                                            +0     230   
      g146/Y           AOI21X1           1  1.5   15   +25     255 F 
      drc_bufs150/A                                     +0     255   
      drc_bufs150/Y    BUFX2             1  1.5    2   +33     288 F 
      g145/A                                            +0     288   
      g145/Y           INVX1             1  2.7    0    -0     288 R 
      g144/B                                            +0     288   
      g144/Y           AOI21X1           1  1.5   16   +21     308 F 
      drc_bufs149/A                                     +0     308   
      drc_bufs149/Y    BUFX2             1  2.6    3   +34     343 F 
      g143/B                                            +0     343   
      g143/Y           OAI21X1           1  2.7   44   +40     382 R 
      g142/B                                            +0     382   
      g142/Y           AOI21X1           1  1.5   15   +31     414 F 
      drc_bufs/A                                        +0     414   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     448 F 
      g141/B                                            +0     448   
      g141/Y           OAI21X1           1  2.8   45   +40     488 R 
    comp6_a/a_gt_b 
  prg_ab/sn_out_a 
  g21/B                                                 +0     488   
  g21/Y                NAND3X1           1  1.5   14   +20     508 F 
  drc_bufs/A                                            +0     508   
  drc_bufs/Y           BUFX2             1  1.5    1   +33     541 F 
  g20/A                                                 +0     541   
  g20/Y                INVX1             2  3.9    0    +3     544 R 
prg_c/sn_out 
g25/B                                                   +0     544   
g25/Y                  AND2X1            1  2.3   35   +44     588 R 
g23/B                                                   +0     588   
g23/Y                  AND2X1           18 75.1  378  +266     854 R 
stoch2bin_out/en 
  g85/S                                                 +0     854   
  g85/Y                MUX2X1            1  1.5   51   +96     949 F 
  g77/A                                                 +0     949   
  g77/Y                INVX1             1  2.0    0   +15     964 R 
  out_reg[7]/D         DFFSR                            +0     964   
  out_reg[7]/CLK       setup                       0   +70    1035 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3915ps 
Start-point  : prg_c/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[7]/D

path   8:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int1)       launch                                    0 R 
prg_c
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs251/A                                     +0     109   
      drc_bufs251/Y    BUFX2             5 12.1   30   +48     157 R 
    ctr4/out[1] 
    comp6_a/b[1] 
      comp1/b 
        g28/A                                           +0     157   
        g28/Y          INVX1             1  3.4   14   +23     180 F 
        g27/B                                           +0     180   
        g27/YS         HAX1              1  2.7   18   +50     230 R 
      comp1/equal 
      g146/B                                            +0     230   
      g146/Y           AOI21X1           1  1.5   15   +25     255 F 
      drc_bufs150/A                                     +0     255   
      drc_bufs150/Y    BUFX2             1  1.5    2   +33     288 F 
      g145/A                                            +0     288   
      g145/Y           INVX1             1  2.7    0    -0     288 R 
      g144/B                                            +0     288   
      g144/Y           AOI21X1           1  1.5   16   +21     308 F 
      drc_bufs149/A                                     +0     308   
      drc_bufs149/Y    BUFX2             1  2.6    3   +34     343 F 
      g143/B                                            +0     343   
      g143/Y           OAI21X1           1  2.7   44   +40     382 R 
      g142/B                                            +0     382   
      g142/Y           AOI21X1           1  1.5   15   +31     414 F 
      drc_bufs/A                                        +0     414   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     448 F 
      g141/B                                            +0     448   
      g141/Y           OAI21X1           1  2.8   45   +40     488 R 
    comp6_a/a_gt_b 
  prg_ab/sn_out_a 
  g21/B                                                 +0     488   
  g21/Y                NAND3X1           1  1.5   14   +20     508 F 
  drc_bufs/A                                            +0     508   
  drc_bufs/Y           BUFX2             1  1.5    1   +33     541 F 
  g20/A                                                 +0     541   
  g20/Y                INVX1             2  3.9    0    +3     544 R 
prg_c/sn_out 
g25/B                                                   +0     544   
g25/Y                  AND2X1            1  2.3   35   +44     588 R 
g23/B                                                   +0     588   
g23/Y                  AND2X1           18 75.1  378  +266     854 R 
stoch2bin_out/en 
  g84/S                                                 +0     854   
  g84/Y                MUX2X1            1  1.5   51   +96     949 F 
  g76/A                                                 +0     949   
  g76/Y                INVX1             1  2.0    0   +15     964 R 
  out_reg[6]/D         DFFSR                            +0     964   
  out_reg[6]/CLK       setup                       0   +70    1035 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3915ps 
Start-point  : prg_c/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[6]/D

path   9:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int1)       launch                                    0 R 
prg_c
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs251/A                                     +0     109   
      drc_bufs251/Y    BUFX2             5 12.1   30   +48     157 R 
    ctr4/out[1] 
    comp6_a/b[1] 
      comp1/b 
        g28/A                                           +0     157   
        g28/Y          INVX1             1  3.4   14   +23     180 F 
        g27/B                                           +0     180   
        g27/YS         HAX1              1  2.7   18   +50     230 R 
      comp1/equal 
      g146/B                                            +0     230   
      g146/Y           AOI21X1           1  1.5   15   +25     255 F 
      drc_bufs150/A                                     +0     255   
      drc_bufs150/Y    BUFX2             1  1.5    2   +33     288 F 
      g145/A                                            +0     288   
      g145/Y           INVX1             1  2.7    0    -0     288 R 
      g144/B                                            +0     288   
      g144/Y           AOI21X1           1  1.5   16   +21     308 F 
      drc_bufs149/A                                     +0     308   
      drc_bufs149/Y    BUFX2             1  2.6    3   +34     343 F 
      g143/B                                            +0     343   
      g143/Y           OAI21X1           1  2.7   44   +40     382 R 
      g142/B                                            +0     382   
      g142/Y           AOI21X1           1  1.5   15   +31     414 F 
      drc_bufs/A                                        +0     414   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     448 F 
      g141/B                                            +0     448   
      g141/Y           OAI21X1           1  2.8   45   +40     488 R 
    comp6_a/a_gt_b 
  prg_ab/sn_out_a 
  g21/B                                                 +0     488   
  g21/Y                NAND3X1           1  1.5   14   +20     508 F 
  drc_bufs/A                                            +0     508   
  drc_bufs/Y           BUFX2             1  1.5    1   +33     541 F 
  g20/A                                                 +0     541   
  g20/Y                INVX1             2  3.9    0    +3     544 R 
prg_c/sn_out 
g25/B                                                   +0     544   
g25/Y                  AND2X1            1  2.3   35   +44     588 R 
g23/B                                                   +0     588   
g23/Y                  AND2X1           18 75.1  378  +266     854 R 
stoch2bin_out/en 
  g89/S                                                 +0     854   
  g89/Y                MUX2X1            1  1.5   51   +96     949 F 
  g81/A                                                 +0     949   
  g81/Y                INVX1             1  2.0    0   +15     964 R 
  out_reg[12]/D        DFFSR                            +0     964   
  out_reg[12]/CLK      setup                       0   +70    1035 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3915ps 
Start-point  : prg_c/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[12]/D

path  10:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int1)       launch                                    0 R 
prg_c
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs251/A                                     +0     109   
      drc_bufs251/Y    BUFX2             5 12.1   30   +48     157 R 
    ctr4/out[1] 
    comp6_a/b[1] 
      comp1/b 
        g28/A                                           +0     157   
        g28/Y          INVX1             1  3.4   14   +23     180 F 
        g27/B                                           +0     180   
        g27/YS         HAX1              1  2.7   18   +50     230 R 
      comp1/equal 
      g146/B                                            +0     230   
      g146/Y           AOI21X1           1  1.5   15   +25     255 F 
      drc_bufs150/A                                     +0     255   
      drc_bufs150/Y    BUFX2             1  1.5    2   +33     288 F 
      g145/A                                            +0     288   
      g145/Y           INVX1             1  2.7    0    -0     288 R 
      g144/B                                            +0     288   
      g144/Y           AOI21X1           1  1.5   16   +21     308 F 
      drc_bufs149/A                                     +0     308   
      drc_bufs149/Y    BUFX2             1  2.6    3   +34     343 F 
      g143/B                                            +0     343   
      g143/Y           OAI21X1           1  2.7   44   +40     382 R 
      g142/B                                            +0     382   
      g142/Y           AOI21X1           1  1.5   15   +31     414 F 
      drc_bufs/A                                        +0     414   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     448 F 
      g141/B                                            +0     448   
      g141/Y           OAI21X1           1  2.8   45   +40     488 R 
    comp6_a/a_gt_b 
  prg_ab/sn_out_a 
  g21/B                                                 +0     488   
  g21/Y                NAND3X1           1  1.5   14   +20     508 F 
  drc_bufs/A                                            +0     508   
  drc_bufs/Y           BUFX2             1  1.5    1   +33     541 F 
  g20/A                                                 +0     541   
  g20/Y                INVX1             2  3.9    0    +3     544 R 
prg_c/sn_out 
g25/B                                                   +0     544   
g25/Y                  AND2X1            1  2.3   35   +44     588 R 
g23/B                                                   +0     588   
g23/Y                  AND2X1           18 75.1  378  +266     854 R 
stoch2bin_out/en 
  g86/S                                                 +0     854   
  g86/Y                MUX2X1            1  1.5   51   +96     949 F 
  g78/A                                                 +0     949   
  g78/Y                INVX1             1  2.0    0   +15     964 R 
  out_reg[11]/D        DFFSR                            +0     964   
  out_reg[11]/CLK      setup                       0   +70    1035 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3915ps 
Start-point  : prg_c/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[11]/D
