# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 500 0.001024 4096 4.5772e-41 3590 17408 4.05299 229.939 130.911 364.952 365.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 500 0.001024 4096 4.58477e-41 3590 17424 4.04749 267.242 131.02 402.363 402.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 500 0.001024 4096 4.57748e-41 3590 17440 4.05504 277.788 131.057 412.955 413.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 500 0.001024 4096 4.5765e-41 3590 17376 4.05094 259.164 130.826 394.094 394.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 500 0.001024 4096 4.5594e-41 3590 17400 4.03152 262.109 131.075 397.269 397.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 500 0.001024 4096 4.58042e-41 3590 17360 4.04486 270.791 130.785 405.678 405.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 500 0.001024 4096 4.59023e-41 3590 17400 4.05504 270.987 131.169 406.265 406.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 500 0.001024 4096 4.55983e-41 3590 17280 4.03046 261.892 130.564 396.543 396.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 500 0.001024 4096 4.57216e-41 3590 17280 4.05504 265.042 130.82 399.971 400.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 500 0.001024 4096 4.57944e-41 3590 17200 4.02842 283.122 130.414 417.616 417.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 500 0.001024 4096 4.57146e-41 3590 17152 4.03027 326.963 130.456 461.503 461.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 500 0.001024 4096 4.55618e-41 3600 17472 4.05398 228.933 131.1 364.136 364.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 500 0.001024 4096 4.56487e-41 3600 17440 4.05459 232.413 130.947 367.474 367.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 500 0.001024 4096 4.5751e-41 3600 17424 4.05478 233.361 130.893 368.359 368.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 500 0.001024 4096 4.5587e-41 3600 17416 4.05283 236.047 130.891 371.044 371.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 500 0.001024 4096 4.58155e-41 3600 17408 4.06755 233.05 131.013 368.184 368.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 500 0.001024 4096 4.58127e-41 3600 17424 4.05494 275.497 131.158 410.76 410.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 500 0.001024 4096 4.56193e-41 3600 17360 4.0464 265.629 130.708 400.434 400.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 500 0.001024 4096 4.56109e-41 3600 17376 4.05568 282.178 131.002 417.288 417.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 500 0.001024 4096 4.56697e-41 3600 17400 4.05603 284.678 131.176 419.961 420.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 500 0.001024 4096 4.57342e-41 3600 17360 4.0527 284.909 131.015 420.028 420.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 500 0.001024 4096 4.56487e-41 3600 17280 4.03046 276.572 130.495 411.15 411.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 500 0.001024 4096 4.55828e-41 3600 17280 4.03405 268.553 130.681 403.317 403.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 500 0.001024 4096 4.56949e-41 3600 17280 4.05741 309.994 131.023 445.131 445.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 500 0.001024 4096 4.56095e-41 3600 17200 4.03005 312.27 130.639 446.993 447.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 500 0.001024 4096 4.57888e-41 3600 17152 4.03194 284.284 130.668 419.037 419.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 500 0.001024 4096 4.57482e-41 3600 17472 4.05667 219.485 131.185 354.779 354.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 500 0.001024 4096 4.56347e-41 3600 17440 4.056 244.765 131.067 379.942 379.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 500 0.001024 4096 4.55969e-41 3600 17424 4.0577 230.324 130.9 365.339 365.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 500 0.001024 4096 4.56165e-41 3600 17416 4.05296 231.726 130.871 366.699 366.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 500 0.001024 4096 4.5786e-41 3600 17408 4.05731 225.745 131.011 360.864 360.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 500 0.001024 4096 4.55898e-41 3600 17424 4.0593 287.119 131.033 422.267 422.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 500 0.001024 4096 4.57328e-41 3600 17280 4.04346 201.71 130.628 336.432 336.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 500 0.001024 4096 4.56991e-41 3600 17360 4.048 277.256 130.844 412.201 412.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 500 0.001024 4096 4.57748e-41 3600 17280 4.04707 194.994 130.731 329.825 329.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 500 0.001024 4096 4.58042e-41 3600 17376 4.05299 260.087 131 395.193 395.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 500 0.001024 4096 4.5573e-41 3600 17280 4.05328 186.007 130.898 321.012 321.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 500 0.001024 4096 4.57496e-41 3600 17400 4.05325 271.94 131.103 407.154 407.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 500 0.001024 4096 4.58799e-41 3600 17200 4.03309 191.251 130.512 325.847 325.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 500 0.001024 4096 4.58337e-41 3600 17360 4.0497 343.627 131.026 478.753 478.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 500 0.001024 4096 4.56347e-41 3600 17248 4.04931 224.936 131.002 360.042 360.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 500 0.001024 4096 4.56865e-41 3600 17280 4.03443 328.605 130.481 463.174 463.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 500 0.001024 4096 4.55758e-41 3600 17040 4.02122 222.194 129.876 356.143 356.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 500 0.001024 4096 4.57202e-41 3600 17280 4.03414 318.749 130.561 453.398 453.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 500 0.001024 4096 4.57454e-41 3600 17152 4.03603 216.582 130.664 351.335 351.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 500 0.001024 4096 4.57608e-41 3600 17280 4.05494 280.506 130.993 415.607 415.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 500 0.001024 4096 4.5723e-41 3600 16896 4.02605 193.511 129.961 327.552 327.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 500 0.001024 4096 4.55618e-41 3600 17200 4.03293 288.781 130.639 423.503 423.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 500 0.001024 4096 4.5723e-41 3600 16800 4.01546 205.173 129.437 338.679 338.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 500 0.001024 4096 4.56361e-41 3600 17472 4.05888 215.196 131.184 350.49 350.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 500 0.001024 4096 4.56669e-41 3600 17440 4.05507 228.626 131.062 363.795 363.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 500 0.001024 4096 4.56459e-41 3600 17424 4.05504 224.115 131.025 359.248 359.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 500 0.001024 4096 4.58197e-41 3600 17376 4.05808 147.147 131.027 282.288 282.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 500 0.001024 4096 4.58897e-41 3600 17416 4.05504 258.488 130.902 393.497 393.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 500 0.001024 4096 4.5807e-41 3600 17360 4.05299 166.766 131.007 301.877 301.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 500 0.001024 4096 4.56669e-41 3600 17408 4.05354 242.29 131 377.394 377.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 500 0.001024 4096 4.56837e-41 3600 17280 4.03248 161.188 130.539 295.809 295.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 500 0.001024 4096 4.57482e-41 3600 17424 4.05814 277.022 131.029 412.162 412.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 500 0.001024 4096 4.56571e-41 3600 17280 4.04118 195.737 130.756 330.586 330.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 500 0.001024 4096 4.57986e-41 3600 17360 4.04621 254.259 130.717 389.075 389.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 500 0.001024 4096 4.56473e-41 3600 17280 4.04678 189.595 130.824 324.52 324.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 500 0.001024 4096 4.55842e-41 3600 17376 4.05709 332.212 130.904 467.224 467.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 500 0.001024 4096 4.5559e-41 3600 17280 4.05546 215.334 130.901 350.343 350.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 500 0.001024 4096 4.56641e-41 3600 17400 4.05558 329.324 131.076 464.507 464.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 500 0.001024 4096 4.58407e-41 3600 17200 4.03277 222.964 130.517 357.567 357.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 500 0.001024 4096 4.57062e-41 3600 17360 4.05354 322.001 130.895 457.001 457.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 500 0.001024 4096 4.59079e-41 3600 17248 4.05219 213.429 130.927 348.459 348.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 500 0.001024 4096 4.58435e-41 3600 17280 4.03456 308.728 130.515 443.334 443.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 500 0.001024 4096 4.58141e-41 3600 17040 4.02118 200.903 129.845 334.821 334.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 500 0.001024 4096 4.55983e-41 3600 17280 4.03456 296.64 130.58 431.307 431.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 500 0.001024 4096 4.58757e-41 3600 17152 4.03568 200.819 130.666 335.578 335.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 500 0.001024 4096 4.58379e-41 3600 17472 4.05728 244.997 131.057 380.164 380.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 500 0.001024 4096 4.59009e-41 3600 17440 4.05798 218.212 130.968 353.29 353.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 500 0.001024 4096 4.58042e-41 3600 17360 4.04563 142.776 130.753 277.628 277.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 500 0.001024 4096 4.57384e-41 3600 17424 4.05299 233.906 130.993 369.006 369.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 500 0.001024 4096 4.55969e-41 3600 17376 4.05504 153.772 131.011 288.889 288.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 500 0.001024 4096 4.56305e-41 3600 17416 4.05328 250.671 131.013 385.79 385.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 500 0.001024 4096 4.58575e-41 3600 17360 4.05504 162.221 131.015 297.341 297.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 500 0.001024 4096 4.55604e-41 3600 17408 4.05898 254.82 130.9 389.832 389.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 500 0.001024 4096 4.57202e-41 3600 17280 4.03059 166.018 130.68 300.781 300.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 500 0.001024 4096 4.57384e-41 3600 17424 4.05578 277.684 131 412.793 412.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 500 0.001024 4096 4.58253e-41 3600 17280 4.04282 198.831 130.643 333.572 333.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 500 0.001024 4096 4.58981e-41 3600 17360 4.0489 268.143 130.845 403.092 403.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 500 0.001024 4096 4.56557e-41 3600 17280 4.04774 190.498 130.847 325.446 325.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 500 0.001024 4096 4.58911e-41 3600 17376 4.05107 325.14 130.902 460.144 460.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 500 0.001024 4096 4.55786e-41 3600 17280 4.05386 218.016 130.899 353.024 353.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 500 0.001024 4096 4.56781e-41 3600 17400 4.05709 325.191 131.168 460.467 460.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 500 0.001024 4096 4.56333e-41 3600 17200 4.03309 221.412 130.537 356.035 356.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 500 0.001024 4096 4.58197e-41 3600 17360 4.05347 314.036 130.886 449.028 449.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 500 0.001024 4096 4.58042e-41 3600 17248 4.05696 207.636 131.027 342.772 342.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 500 0.001024 4096 4.57202e-41 3600 17280 4.03296 301.482 130.623 436.19 436.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 500 0.001024 4096 4.55828e-41 3600 17040 4.02278 200.45 129.874 334.399 334.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 500 0.001024 4096 4.58112e-41 3600 17280 4.03658 291.689 130.533 426.312 426.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 500 0.001024 4096 4.55912e-41 3600 17152 4.03856 206.361 130.681 341.133 341.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 500 0.001024 4096 4.58645e-41 3616 17440 4.05709 213.869 131.197 349.171 349.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 500 0.001024 4096 4.55772e-41 3616 17408 4.05914 140.248 131.161 275.52 275.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 500 0.001024 4096 4.56781e-41 3616 17440 4.0584 218.551 131.235 353.898 353.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 500 0.001024 4096 4.57902e-41 3616 17360 4.05408 145.276 131.023 280.405 280.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 500 0.001024 4096 4.57734e-41 3616 17424 4.0569 237.627 131.038 372.774 372.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 500 0.001024 4096 4.56473e-41 3616 17376 4.05395 155.445 131.058 290.607 290.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 500 0.001024 4096 4.5751e-41 3616 17416 4.05674 233.462 131.066 368.638 368.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 500 0.001024 4096 4.5573e-41 3616 17360 4.0552 152.142 131.177 287.434 287.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 500 0.001024 4096 4.58883e-41 3616 17304 4.05488 126.45 131.054 261.61 261.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 500 0.001024 4096 4.57762e-41 3616 17408 4.06058 230.037 131.366 365.515 365.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 500 0.001024 4096 4.57118e-41 3616 17280 4.0489 154.413 130.733 289.25 289.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 500 0.001024 4096 4.55702e-41 3616 17280 4.05293 129.622 131.155 264.881 264.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 500 0.001024 4096 4.58379e-41 3616 17352 4.05162 334.453 130.937 469.494 469.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 500 0.001024 4096 4.57874e-41 3616 17280 4.05309 212.267 130.934 347.308 347.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 500 0.001024 4096 4.58799e-41 3616 17064 4.02358 174.799 130.028 308.903 308.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 500 0.001024 4096 4.57258e-41 3616 17360 4.05299 314.415 130.918 449.44 449.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 500 0.001024 4096 4.59023e-41 3616 17280 4.05078 214.269 130.899 349.272 349.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 500 0.001024 4096 4.56921e-41 3616 17040 4.02202 173.377 130.134 307.581 307.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 500 0.001024 4096 4.56431e-41 3616 17376 4.05664 294.966 131.084 430.168 430.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 500 0.001024 4096 4.56627e-41 3616 17280 4.05462 195.407 131.178 330.694 330.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 500 0.001024 4096 4.58743e-41 3616 16992 4.01984 169.373 130.042 303.487 303.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 500 0.001024 4096 4.57146e-41 3616 17300 4.04586 293.23 130.806 428.133 428.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 500 0.001024 4096 4.57328e-41 3616 17200 4.04176 205.253 130.701 340.047 340.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 500 0.001024 4096 4.5737e-41 3616 17100 4.04528 170.713 130.702 305.513 305.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 500 0.001024 4096 4.56039e-41 3616 17360 4.05834 282.198 131.092 417.4 417.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 500 0.001024 4096 4.58477e-41 3616 17248 4.05344 200.389 131.152 335.647 335.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 500 0.001024 4096 4.57188e-41 3616 17136 4.05389 165.554 131.088 300.747 300.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 500 0.001024 4096 4.56669e-41 3616 17280 4.04298 278.349 130.793 413.237 413.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 500 0.001024 4096 4.56949e-41 3616 17040 4.02115 198.681 130.164 332.921 332.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 500 0.001024 4096 4.57384e-41 3616 16920 4.02051 165.906 130.148 300.126 300.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 500 0.001024 4096 4.58673e-41 3616 17280 4.04685 273.877 130.729 408.711 408.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 500 0.001024 4096 4.57916e-41 3616 17152 4.04842 192.715 130.744 327.56 327.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 500 0.001024 4096 4.57146e-41 3616 16896 4.02432 172.73 130.139 306.946 307.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 500 0.001024 4096 4.58042e-41 3600 17472 4.05571 217.191 131.095 352.394 352.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 500 0.001024 4096 4.58547e-41 3600 17408 4.05504 143.458 130.921 278.486 278.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 500 0.001024 4096 4.558e-41 3600 17440 4.06045 243.886 131.039 379.04 379.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 500 0.001024 4096 4.58869e-41 3600 17360 4.04621 157.972 130.734 292.806 292.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 500 0.001024 4096 4.5716e-41 3600 17280 4.03242 132.083 130.62 266.789 266.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 500 0.001024 4096 4.55534e-41 3600 17424 4.05299 228.113 131.021 363.239 363.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 500 0.001024 4096 4.5758e-41 3600 17376 4.05274 151.134 131.014 286.254 286.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 500 0.001024 4096 4.56557e-41 3600 17280 4.0407 125.015 130.623 259.73 259.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 500 0.001024 4096 4.58014e-41 3600 17416 4.05094 318.249 130.907 453.258 453.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 500 0.001024 4096 4.57286e-41 3600 17360 4.04925 203.921 130.901 338.921 338.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 500 0.001024 4096 4.56193e-41 3600 17304 4.05299 168.682 130.912 303.698 303.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 500 0.001024 4096 4.58239e-41 3600 17408 4.05546 297.159 131.013 432.288 432.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 500 0.001024 4096 4.57776e-41 3600 17280 4.03078 188.057 130.665 322.807 322.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 500 0.001024 4096 4.55562e-41 3600 17280 4.05434 155.491 130.998 290.596 290.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 500 0.001024 4096 4.56865e-41 3600 17424 4.06118 308.208 131.049 443.37 443.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 500 0.001024 4096 4.57174e-41 3600 17280 4.0407 202.851 130.621 337.564 337.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 500 0.001024 4096 4.58169e-41 3600 17280 4.05562 181.195 131.05 316.356 316.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 500 0.001024 4096 4.55772e-41 3600 16992 4.02554 159.267 129.871 293.218 293.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 500 0.001024 4096 4.56935e-41 3600 17360 4.05101 290.763 130.824 425.69 425.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 500 0.001024 4096 4.58225e-41 3600 17280 4.04714 199.384 130.729 334.214 334.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 500 0.001024 4096 4.57846e-41 3600 17040 4.02192 165.977 129.868 299.92 299.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 500 0.001024 4096 4.58673e-41 3600 16960 4.02013 164.172 129.872 298.116 298.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 500 0.001024 4096 4.55772e-41 3600 17376 4.05677 269.239 130.908 404.256 404.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 500 0.001024 4096 4.57019e-41 3600 17280 4.05334 195.384 130.92 330.41 330.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 500 0.001024 4096 4.57468e-41 3600 16992 4.02218 160.832 129.838 294.747 294.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 500 0.001024 4096 4.56515e-41 3600 16896 4.02227 152.672 129.867 286.614 286.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 500 0.001024 4096 4.56767e-41 3600 17400 4.0584 283.388 131.078 418.577 418.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 500 0.001024 4096 4.55983e-41 3600 17200 4.03453 195.472 130.535 330.093 330.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 500 0.001024 4096 4.56767e-41 3600 17100 4.03094 170.318 130.54 304.942 304.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 500 0.001024 4096 4.56599e-41 3600 16800 4.01203 153.203 129.535 286.807 286.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 500 0.001024 4096 4.57902e-41 3600 17472 4.05734 236.794 131.183 372.087 372.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 500 0.001024 4096 4.58239e-41 3600 17408 4.05299 153.663 131.031 288.796 288.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 500 0.001024 4096 4.58211e-41 3600 17376 4.0545 128.15 131.011 263.266 263.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 500 0.001024 4096 4.57398e-41 3600 17440 4.05299 227.019 131.033 362.159 362.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 500 0.001024 4096 4.56039e-41 3600 17360 4.04774 151.815 130.748 286.663 286.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 500 0.001024 4096 4.58589e-41 3600 17280 4.03107 124.179 130.514 258.776 258.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 500 0.001024 4096 4.56011e-41 3600 17424 4.05504 309.983 131.018 445.109 445.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 500 0.001024 4096 4.57048e-41 3600 17376 4.05709 197.978 131.022 333.111 333.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 500 0.001024 4096 4.558e-41 3600 17280 4.0407 163.112 130.633 297.838 297.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 500 0.001024 4096 4.58463e-41 3600 17280 4.05197 137.531 130.907 272.543 272.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 500 0.001024 4096 4.58098e-41 3600 17416 4.0528 285.551 130.897 420.553 420.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 500 0.001024 4096 4.55912e-41 3600 17360 4.06118 185.878 131.03 321.02 321.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 500 0.001024 4096 4.56221e-41 3600 17304 4.05715 154 130.924 289.032 289.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 500 0.001024 4096 4.56613e-41 3600 17248 4.05094 139.239 131.03 274.372 274.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 500 0.001024 4096 4.57454e-41 3600 17408 4.04902 274.286 130.925 409.312 409.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 500 0.001024 4096 4.57314e-41 3600 17280 4.03334 178.825 130.579 313.492 313.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 500 0.001024 4096 4.56207e-41 3600 17280 4.05347 149.972 130.899 284.976 285.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 500 0.001024 4096 4.57272e-41 3600 17152 4.03219 131.68 130.677 266.442 266.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 500 0.001024 4096 4.58239e-41 3600 17424 4.05702 279.014 130.998 414.119 414.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 500 0.001024 4096 4.58014e-41 3600 17280 4.0407 195.428 130.669 330.188 330.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 500 0.001024 4096 4.57762e-41 3600 17280 4.05504 166.261 131.125 301.492 301.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 500 0.001024 4096 4.55842e-41 3600 16992 4.02362 163.949 129.838 297.861 297.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 500 0.001024 4096 4.5765e-41 3600 17360 4.05011 274.549 130.701 409.349 409.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 500 0.001024 4096 4.57216e-41 3600 17280 4.04998 197.013 130.706 331.823 331.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 500 0.001024 4096 4.55842e-41 3600 17040 4.01952 163.175 129.868 297.115 297.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 500 0.001024 4096 4.56081e-41 3600 16960 4.02646 152.556 129.839 286.475 286.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 500 0.001024 4096 4.58351e-41 3600 17472 4.06118 244.691 131.198 380.003 380.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 500 0.001024 4096 4.57846e-41 3600 17408 4.0543 160.074 130.903 295.081 295.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 500 0.001024 4096 4.58211e-41 3600 17376 4.05638 132.268 130.91 267.286 267.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 500 0.001024 4096 4.56963e-41 3600 17440 4.0535 228.309 130.944 363.357 363.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 500 0.001024 4096 4.56095e-41 3600 17360 4.05094 150.66 130.703 285.465 285.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 500 0.001024 4096 4.58084e-41 3600 17280 4.03661 125.565 130.615 260.268 260.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 500 0.001024 4096 4.57496e-41 3600 17280 4.04848 108.954 130.853 243.907 243.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 500 0.001024 4096 4.58729e-41 3600 17424 4.05606 305.209 130.903 440.222 440.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 500 0.001024 4096 4.56445e-41 3600 17376 4.05632 194.162 130.997 329.269 329.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 500 0.001024 4096 4.59037e-41 3600 17280 4.04211 159.184 130.665 293.944 294.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 500 0.001024 4096 4.56907e-41 3600 17280 4.05824 135.865 131.01 270.987 271.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 500 0.001024 4096 4.57678e-41 3600 17416 4.05078 279.931 131.012 415.046 415.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 500 0.001024 4096 4.58491e-41 3600 17360 4.05267 181.836 131.027 316.968 317.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 500 0.001024 4096 4.57202e-41 3600 17304 4.05094 151.508 130.897 286.509 286.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 500 0.001024 4096 4.55674e-41 3600 17248 4.05098 135.526 131.023 270.652 270.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 500 0.001024 4096 4.57482e-41 3600 17408 4.05299 275.147 131 410.248 410.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 500 0.001024 4096 4.56977e-41 3600 17280 4.0343 180.961 130.529 315.575 315.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 500 0.001024 4096 4.58757e-41 3600 17280 3.40909 146.069 130.894 280.426 280.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 500 0.001024 4096 4.58911e-41 3600 17152 4.03408 132.428 130.68 267.195 267.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 500 0.001024 4096 4.58883e-41 3600 17424 4.05914 290.107 131.152 430.518 430.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 500 0.001024 4096 4.58351e-41 3600 17280 4.04154 207.047 130.756 341.896 341.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 500 0.001024 4096 4.56739e-41 3600 17280 4.05498 172.329 131.113 307.551 307.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 500 0.001024 4096 4.58575e-41 3600 16992 4.01872 161.724 129.997 295.794 295.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 500 0.001024 4096 4.57286e-41 3600 16920 4.02227 148.472 129.84 282.384 282.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 500 0.001024 4096 4.58827e-41 3600 17360 4.04973 279.383 130.829 414.315 414.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 500 0.001024 4096 4.5573e-41 3600 17280 4.04714 195.544 130.84 330.482 330.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 500 0.001024 4096 4.56193e-41 3600 17040 4.02035 165.145 129.854 299.074 299.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 500 0.001024 4096 4.57524e-41 3600 16960 4.02022 152.207 129.87 286.149 286.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 500 0.001024 4096 4.57426e-41 3600 16800 4.01066 145.916 129.567 279.546 279.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 500 0.001024 4096 4.58687e-41 3600 17472 4.05696 225.509 131.072 360.691 360.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 500 0.001024 4096 4.57258e-41 3600 17408 4.0527 151.295 130.925 286.326 286.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 500 0.001024 4096 4.58743e-41 3600 17376 4.05478 123.27 130.869 258.247 258.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 500 0.001024 4096 4.55604e-41 3600 17280 4.03507 107.704 130.666 242.457 242.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 500 0.001024 4096 4.58547e-41 3600 17440 4.05504 306.105 130.948 441.163 441.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 500 0.001024 4096 4.58939e-41 3600 17360 4.04685 194.491 130.721 329.312 329.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 500 0.001024 4096 4.57019e-41 3600 17280 4.03251 159.781 130.64 294.506 294.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 500 0.001024 4096 4.57566e-41 3600 17280 4.04682 136.138 130.717 270.954 271.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 500 0.001024 4096 4.57986e-41 3600 17424 4.05222 280.664 130.903 415.672 415.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 500 0.001024 4096 4.58407e-41 3600 17376 4.05094 180.699 130.923 315.725 315.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 500 0.001024 4096 4.59093e-41 3600 17280 4.04054 149.437 130.768 284.298 284.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 500 0.001024 4096 4.56361e-41 3600 17280 4.04896 134.398 130.898 269.399 269.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 500 0.001024 4096 4.5772e-41 3600 17040 4.01757 117.252 129.983 251.304 251.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 500 0.001024 4096 4.58743e-41 3600 17416 4.05219 268.764 131.026 403.894 403.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 500 0.001024 4096 4.55983e-41 3600 17360 4.04925 175.456 130.898 310.455 310.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 500 0.001024 4096 4.56025e-41 3600 17304 4.05366 146.723 131.015 281.843 281.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 500 0.001024 4096 4.55926e-41 3600 17248 4.05504 129.698 130.922 264.726 264.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 500 0.001024 4096 4.56837e-41 3600 17080 4.02986 113.039 130.318 247.439 247.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 500 0.001024 4096 4.58056e-41 3600 17408 4.05475 250.446 130.999 385.55 385.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 500 0.001024 4096 4.58771e-41 3600 17280 4.02813 172.71 130.578 307.367 307.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 500 0.001024 4096 4.58239e-41 3600 17280 4.05021 143.259 130.872 278.234 278.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 500 0.001024 4096 4.55969e-41 3600 17152 4.03341 130.788 130.68 265.555 265.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 500 0.001024 4096 4.56837e-41 3600 16960 4.02109 117.027 129.991 251.092 251.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 500 0.001024 4096 4.57398e-41 3648 17376 4.05914 224.022 131.165 359.301 359.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 500 0.001024 4096 4.55898e-41 3648 17344 4.05878 146.459 132.304 282.873 282.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 500 0.001024 4096 4.58869e-41 3648 17280 4.06266 123.28 130.977 258.372 258.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 500 0.001024 4096 4.57412e-41 3648 17280 4.06221 107.171 131.051 242.336 242.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 500 0.001024 4096 4.57076e-41 3648 17360 4.05517 298.7 130.985 433.791 433.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 500 0.001024 4096 4.56123e-41 3648 17280 4.05773 186.112 130.796 321.019 321.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 500 0.001024 4096 4.58533e-41 3648 17280 4.05792 154.572 131.128 289.811 289.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 500 0.001024 4096 4.58239e-41 3648 17120 4.03562 132.996 130.476 267.564 267.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 500 0.001024 4096 4.56291e-41 3648 17200 4.05914 121.18 131.118 256.41 256.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 500 0.001024 4096 4.57958e-41 3648 17328 4.05507 274.455 130.885 409.448 409.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 500 0.001024 4096 4.56949e-41 3648 17280 4.05914 173.834 130.846 308.792 308.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 500 0.001024 4096 4.56865e-41 3648 17136 4.03782 144.839 130.363 279.289 279.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 500 0.001024 4096 4.56235e-41 3648 17088 4.03142 130.466 130.334 264.887 264.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 500 0.001024 4096 4.55772e-41 3648 17040 4.0288 113.983 130.368 248.434 248.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 500 0.001024 4096 4.57062e-41 3648 17360 4.05405 260.885 131.183 396.176 396.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 500 0.001024 4096 4.5807e-41 3648 17248 4.05469 168.109 131.047 303.266 303.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 500 0.001024 4096 4.56431e-41 3648 17136 4.03251 141.55 130.46 276.094 276.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 500 0.001024 4096 4.57244e-41 3648 17024 4.02918 124.645 130.196 258.921 258.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 500 0.001024 4096 4.58281e-41 3648 17080 4.05459 111.792 130.904 246.803 246.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 500 0.001024 4096 4.57874e-41 3648 17344 4.05914 250.877 131.161 386.149 386.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 500 0.001024 4096 4.58028e-41 3648 17280 4.05894 169.2 131.072 304.385 304.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 500 0.001024 4096 4.55548e-41 3648 17088 4.03251 140.751 130.369 275.206 275.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 500 0.001024 4096 4.55828e-41 3648 17152 4.05914 127.399 131.074 262.581 262.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 500 0.001024 4096 4.57342e-41 3648 16960 4.03702 116.722 130.384 251.195 251.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 500 0.001024 4096 4.56739e-41 3648 16896 4.03219 108.92 130.475 243.479 243.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 500 0.001024 4096 4.58911e-41 3712 17280 4.05677 226.094 131.108 361.311 361.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 500 0.001024 4096 4.57804e-41 3712 17248 4.05517 249.52 131.024 384.655 384.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 500 0.001024 4096 4.58337e-41 3712 17216 4.05565 165.665 131.042 300.817 300.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 500 0.001024 4096 4.56865e-41 3712 17184 4.05709 137.087 131.118 272.315 272.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 500 0.001024 4096 4.58561e-41 3712 17152 4.05334 123.781 131.017 258.903 258.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 500 0.001024 4096 4.56809e-41 3712 17120 4.05696 113.416 131.139 248.664 248.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 500 0.001024 4096 4.55618e-41 3712 17088 4.05491 104.823 131.135 240.063 240.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 500 0.001024 4096 4.58211e-41 3712 17024 4.05597 99.5428 130.859 234.506 234.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 500 0.001024 4096 4.57104e-41 3712 16896 4.02899 94.7796 130.431 229.291 229.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 500 0.001024 4096 4.58477e-41 3600 17248 4.05462 90.1612 131.03 225.295 225.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 500 0.001024 4096 4.56277e-41 3648 17024 4.03046 89.9583 130.304 224.345 224.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 500 0.001024 4096 4.57496e-41 3600 17080 4.03062 91.3499 130.276 225.71 225.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 500 0.001024 4096 4.5587e-41 3600 17080 4.03219 91.5694 130.423 226.075 226.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 500 0.001024 4096 4.56011e-41 3616 17280 4.04637 104.973 130.822 239.895 239.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 500 0.001024 4096 4.55618e-41 3616 16800 4.02544 151.117 130.164 285.36 285.415
