Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Sep 11 16:57:55 2020
| Host         : DESKTOP-9GBQU5S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.074        0.000                      0                  100        0.198        0.000                      0                  100        4.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.074        0.000                      0                  100        0.198        0.000                      0                  100        4.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 buttonconditioner/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/memory_unit/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 0.854ns (20.648%)  route 3.282ns (79.352%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.542     5.126    buttonconditioner/CLK
    SLICE_X57Y72         FDRE                                         r  buttonconditioner/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  buttonconditioner/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.692     6.274    buttonconditioner/M_ctr_q_reg[15]
    SLICE_X56Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.398 f  buttonconditioner/M_last_q_i_3/O
                         net (fo=3, routed)           1.066     7.465    buttonconditioner/M_last_q_i_3_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.589 r  buttonconditioner/mem_reg_i_23/O
                         net (fo=13, routed)          0.692     8.281    ram/memory_unit/M_ram_button_enter
    SLICE_X59Y70         LUT3 (Prop_lut3_I2_O)        0.150     8.431 r  ram/memory_unit/mem_reg_i_3/O
                         net (fo=1, routed)           0.831     9.262    ram/memory_unit/M_memory_unit_waddr[4]
    RAMB18_X2Y28         RAMB18E1                                     r  ram/memory_unit/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.470    14.875    ram/memory_unit/CLK
    RAMB18_X2Y28         RAMB18E1                                     r  ram/memory_unit/mem_reg/CLKARDCLK
                         clock pessimism              0.271    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.774    14.336    ram/memory_unit/mem_reg
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                          -9.262    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.263ns  (required time - arrival time)
  Source:                 buttonconditioner/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/memory_unit/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.828ns (19.927%)  route 3.327ns (80.073%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.542     5.126    buttonconditioner/CLK
    SLICE_X57Y72         FDRE                                         r  buttonconditioner/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  buttonconditioner/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.692     6.274    buttonconditioner/M_ctr_q_reg[15]
    SLICE_X56Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.398 f  buttonconditioner/M_last_q_i_3/O
                         net (fo=3, routed)           1.066     7.465    buttonconditioner/M_last_q_i_3_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.589 r  buttonconditioner/mem_reg_i_23/O
                         net (fo=13, routed)          0.754     8.343    ram/memory_unit/M_ram_button_enter
    SLICE_X59Y70         LUT5 (Prop_lut5_I3_O)        0.124     8.467 r  ram/memory_unit/mem_reg_i_6/O
                         net (fo=1, routed)           0.815     9.281    ram/memory_unit/M_memory_unit_waddr[1]
    RAMB18_X2Y28         RAMB18E1                                     r  ram/memory_unit/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.470    14.875    ram/memory_unit/CLK
    RAMB18_X2Y28         RAMB18E1                                     r  ram/memory_unit/mem_reg/CLKARDCLK
                         clock pessimism              0.271    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.544    ram/memory_unit/mem_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                          -9.281    
  -------------------------------------------------------------------
                         slack                                  5.263    

Slack (MET) :             5.288ns  (required time - arrival time)
  Source:                 buttonconditioner/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/memory_unit/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.821ns (21.018%)  route 3.085ns (78.982%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.542     5.126    buttonconditioner/CLK
    SLICE_X57Y72         FDRE                                         r  buttonconditioner/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  buttonconditioner/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.692     6.274    buttonconditioner/M_ctr_q_reg[15]
    SLICE_X56Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.398 f  buttonconditioner/M_last_q_i_3/O
                         net (fo=3, routed)           1.066     7.465    buttonconditioner/M_last_q_i_3_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.589 r  buttonconditioner/mem_reg_i_23/O
                         net (fo=13, routed)          0.645     8.234    ram/memory_unit/M_ram_button_enter
    SLICE_X60Y70         LUT3 (Prop_lut3_I2_O)        0.117     8.351 r  ram/memory_unit/mem_reg_i_5/O
                         net (fo=1, routed)           0.681     9.032    ram/memory_unit/M_memory_unit_waddr[2]
    RAMB18_X2Y28         RAMB18E1                                     r  ram/memory_unit/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.470    14.875    ram/memory_unit/CLK
    RAMB18_X2Y28         RAMB18E1                                     r  ram/memory_unit/mem_reg/CLKARDCLK
                         clock pessimism              0.271    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.790    14.320    ram/memory_unit/mem_reg
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  5.288    

Slack (MET) :             5.303ns  (required time - arrival time)
  Source:                 buttonconditioner/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/memory_unit/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.828ns (20.118%)  route 3.288ns (79.881%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.542     5.126    buttonconditioner/CLK
    SLICE_X57Y72         FDRE                                         r  buttonconditioner/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  buttonconditioner/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.692     6.274    buttonconditioner/M_ctr_q_reg[15]
    SLICE_X56Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.398 f  buttonconditioner/M_last_q_i_3/O
                         net (fo=3, routed)           1.066     7.465    buttonconditioner/M_last_q_i_3_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.589 r  buttonconditioner/mem_reg_i_23/O
                         net (fo=13, routed)          0.692     8.281    ram/memory_unit/M_ram_button_enter
    SLICE_X59Y70         LUT3 (Prop_lut3_I2_O)        0.124     8.405 r  ram/memory_unit/mem_reg_i_4/O
                         net (fo=1, routed)           0.837     9.242    ram/memory_unit/M_memory_unit_waddr[3]
    RAMB18_X2Y28         RAMB18E1                                     r  ram/memory_unit/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.470    14.875    ram/memory_unit/CLK
    RAMB18_X2Y28         RAMB18E1                                     r  ram/memory_unit/mem_reg/CLKARDCLK
                         clock pessimism              0.271    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.544    ram/memory_unit/mem_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  5.303    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 buttonconditioner/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/memory_unit/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.913ns  (logic 0.828ns (21.162%)  route 3.085ns (78.838%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.542     5.126    buttonconditioner/CLK
    SLICE_X57Y72         FDRE                                         r  buttonconditioner/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  buttonconditioner/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.692     6.274    buttonconditioner/M_ctr_q_reg[15]
    SLICE_X56Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.398 f  buttonconditioner/M_last_q_i_3/O
                         net (fo=3, routed)           1.066     7.465    buttonconditioner/M_last_q_i_3_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.589 r  buttonconditioner/mem_reg_i_23/O
                         net (fo=13, routed)          0.645     8.234    ram/memory_unit/M_ram_button_enter
    SLICE_X60Y70         LUT3 (Prop_lut3_I2_O)        0.124     8.358 r  ram/memory_unit/mem_reg_i_2/O
                         net (fo=1, routed)           0.681     9.039    ram/memory_unit/M_memory_unit_waddr[5]
    RAMB18_X2Y28         RAMB18E1                                     r  ram/memory_unit/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.470    14.875    ram/memory_unit/CLK
    RAMB18_X2Y28         RAMB18E1                                     r  ram/memory_unit/mem_reg/CLKARDCLK
                         clock pessimism              0.271    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.544    ram/memory_unit/mem_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.900ns  (required time - arrival time)
  Source:                 buttonconditioner/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/memory_unit/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.828ns (21.548%)  route 3.015ns (78.452%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.542     5.126    buttonconditioner/CLK
    SLICE_X57Y72         FDRE                                         r  buttonconditioner/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  buttonconditioner/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.692     6.274    buttonconditioner/M_ctr_q_reg[15]
    SLICE_X56Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.398 f  buttonconditioner/M_last_q_i_3/O
                         net (fo=3, routed)           1.066     7.465    buttonconditioner/M_last_q_i_3_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.589 r  buttonconditioner/mem_reg_i_23/O
                         net (fo=13, routed)          0.637     8.226    ram/memory_unit/M_ram_button_enter
    SLICE_X59Y69         LUT6 (Prop_lut6_I2_O)        0.124     8.350 r  ram/memory_unit/mem_reg_i_21/O
                         net (fo=1, routed)           0.619     8.969    ram/memory_unit/M_memory_unit_write_data[1]
    RAMB18_X2Y28         RAMB18E1                                     r  ram/memory_unit/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.470    14.875    ram/memory_unit/CLK
    RAMB18_X2Y28         RAMB18E1                                     r  ram/memory_unit/mem_reg/CLKARDCLK
                         clock pessimism              0.271    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.241    14.869    ram/memory_unit/mem_reg
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  5.900    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 buttonconditioner/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/memory_unit/mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 0.828ns (21.713%)  route 2.985ns (78.287%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.542     5.126    buttonconditioner/CLK
    SLICE_X57Y72         FDRE                                         r  buttonconditioner/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  buttonconditioner/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.692     6.274    buttonconditioner/M_ctr_q_reg[15]
    SLICE_X56Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.398 f  buttonconditioner/M_last_q_i_3/O
                         net (fo=3, routed)           1.066     7.465    buttonconditioner/M_last_q_i_3_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.589 r  buttonconditioner/mem_reg_i_23/O
                         net (fo=13, routed)          0.624     8.212    ram/memory_unit/M_ram_button_enter
    SLICE_X58Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.336 r  ram/memory_unit/mem_reg_i_18/O
                         net (fo=1, routed)           0.603     8.939    ram/memory_unit/M_memory_unit_write_data[4]
    RAMB18_X2Y28         RAMB18E1                                     r  ram/memory_unit/mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.470    14.875    ram/memory_unit/CLK
    RAMB18_X2Y28         RAMB18E1                                     r  ram/memory_unit/mem_reg/CLKARDCLK
                         clock pessimism              0.271    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.241    14.869    ram/memory_unit/mem_reg
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             5.986ns  (required time - arrival time)
  Source:                 buttonconditioner/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/memory_unit/mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.828ns (22.040%)  route 2.929ns (77.960%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.542     5.126    buttonconditioner/CLK
    SLICE_X57Y72         FDRE                                         r  buttonconditioner/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  buttonconditioner/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.692     6.274    buttonconditioner/M_ctr_q_reg[15]
    SLICE_X56Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.398 f  buttonconditioner/M_last_q_i_3/O
                         net (fo=3, routed)           1.066     7.465    buttonconditioner/M_last_q_i_3_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.589 r  buttonconditioner/mem_reg_i_23/O
                         net (fo=13, routed)          0.634     8.223    ram/memory_unit/M_ram_button_enter
    SLICE_X59Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.347 r  ram/memory_unit/mem_reg_i_17/O
                         net (fo=1, routed)           0.536     8.883    ram/memory_unit/M_memory_unit_write_data[5]
    RAMB18_X2Y28         RAMB18E1                                     r  ram/memory_unit/mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.470    14.875    ram/memory_unit/CLK
    RAMB18_X2Y28         RAMB18E1                                     r  ram/memory_unit/mem_reg/CLKARDCLK
                         clock pessimism              0.271    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.241    14.869    ram/memory_unit/mem_reg
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -8.883    
  -------------------------------------------------------------------
                         slack                                  5.986    

Slack (MET) :             6.116ns  (required time - arrival time)
  Source:                 buttonconditioner/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/memory_unit/mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.828ns (22.829%)  route 2.799ns (77.171%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.542     5.126    buttonconditioner/CLK
    SLICE_X57Y72         FDRE                                         r  buttonconditioner/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  buttonconditioner/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.692     6.274    buttonconditioner/M_ctr_q_reg[15]
    SLICE_X56Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.398 f  buttonconditioner/M_last_q_i_3/O
                         net (fo=3, routed)           1.066     7.465    buttonconditioner/M_last_q_i_3_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.589 r  buttonconditioner/mem_reg_i_23/O
                         net (fo=13, routed)          0.355     7.944    ram/memory_unit/M_ram_button_enter
    SLICE_X59Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.068 r  ram/memory_unit/mem_reg_i_16/O
                         net (fo=1, routed)           0.685     8.753    ram/memory_unit/M_memory_unit_write_data[6]
    RAMB18_X2Y28         RAMB18E1                                     r  ram/memory_unit/mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.470    14.875    ram/memory_unit/CLK
    RAMB18_X2Y28         RAMB18E1                                     r  ram/memory_unit/mem_reg/CLKARDCLK
                         clock pessimism              0.271    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.241    14.869    ram/memory_unit/mem_reg
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  6.116    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 buttonconditioner/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/memory_unit/mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.828ns (24.557%)  route 2.544ns (75.443%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.542     5.126    buttonconditioner/CLK
    SLICE_X57Y72         FDRE                                         r  buttonconditioner/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  buttonconditioner/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.692     6.274    buttonconditioner/M_ctr_q_reg[15]
    SLICE_X56Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.398 f  buttonconditioner/M_last_q_i_3/O
                         net (fo=3, routed)           1.066     7.465    buttonconditioner/M_last_q_i_3_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.589 r  buttonconditioner/mem_reg_i_23/O
                         net (fo=13, routed)          0.345     7.933    ram/memory_unit/M_ram_button_enter
    SLICE_X58Y71         LUT6 (Prop_lut6_I2_O)        0.124     8.057 r  ram/memory_unit/mem_reg_i_1/O
                         net (fo=1, routed)           0.441     8.498    ram/memory_unit/M_memory_unit_write_en
    RAMB18_X2Y28         RAMB18E1                                     r  ram/memory_unit/mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.470    14.875    ram/memory_unit/CLK
    RAMB18_X2Y28         RAMB18E1                                     r  ram/memory_unit/mem_reg/CLKARDCLK
                         clock pessimism              0.271    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.667    ram/memory_unit/mem_reg
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  6.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ram/FSM_onehot_M_ram_test_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/memory_unit/mem_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.148ns (42.088%)  route 0.204ns (57.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.558     1.502    ram/CLK
    SLICE_X56Y69         FDRE                                         r  ram/FSM_onehot_M_ram_test_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y69         FDRE (Prop_fdre_C_Q)         0.148     1.650 r  ram/FSM_onehot_M_ram_test_q_reg[0]/Q
                         net (fo=16, routed)          0.204     1.853    ram/memory_unit/Q[0]
    RAMB18_X2Y28         RAMB18E1                                     r  ram/memory_unit/mem_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.862     2.052    ram/memory_unit/CLK
    RAMB18_X2Y28         RAMB18E1                                     r  ram/memory_unit/mem_reg/CLKARDCLK
                         clock pessimism             -0.499     1.553    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[12])
                                                      0.102     1.655    ram/memory_unit/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 buttonconditioner/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttonconditioner/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.580     1.524    buttonconditioner/sync/CLK
    SLICE_X58Y73         FDRE                                         r  buttonconditioner/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  buttonconditioner/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.839    buttonconditioner/sync/M_pipe_d[1]
    SLICE_X58Y73         FDRE                                         r  buttonconditioner/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.846     2.036    buttonconditioner/sync/CLK
    SLICE_X58Y73         FDRE                                         r  buttonconditioner/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.524    
    SLICE_X58Y73         FDRE (Hold_fdre_C_D)         0.066     1.590    buttonconditioner/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 buttonconditioner/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttonconditioner/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.554     1.498    buttonconditioner/CLK
    SLICE_X57Y73         FDRE                                         r  buttonconditioner/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  buttonconditioner/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.119     1.758    buttonconditioner/M_ctr_q_reg[19]
    SLICE_X57Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.866 r  buttonconditioner/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    buttonconditioner/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X57Y73         FDRE                                         r  buttonconditioner/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.819     2.009    buttonconditioner/CLK
    SLICE_X57Y73         FDRE                                         r  buttonconditioner/M_ctr_q_reg[19]/C
                         clock pessimism             -0.512     1.498    
    SLICE_X57Y73         FDRE (Hold_fdre_C_D)         0.105     1.603    buttonconditioner/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 buttonconditioner/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttonconditioner/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.556     1.500    buttonconditioner/CLK
    SLICE_X57Y71         FDRE                                         r  buttonconditioner/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  buttonconditioner/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.760    buttonconditioner/M_ctr_q_reg[11]
    SLICE_X57Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.868 r  buttonconditioner/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    buttonconditioner/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X57Y71         FDRE                                         r  buttonconditioner/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.822     2.012    buttonconditioner/CLK
    SLICE_X57Y71         FDRE                                         r  buttonconditioner/M_ctr_q_reg[11]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X57Y71         FDRE (Hold_fdre_C_D)         0.105     1.605    buttonconditioner/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 buttonconditioner/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttonconditioner/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.558     1.502    buttonconditioner/CLK
    SLICE_X57Y69         FDRE                                         r  buttonconditioner/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  buttonconditioner/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.119     1.762    buttonconditioner/M_ctr_q_reg[3]
    SLICE_X57Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.870 r  buttonconditioner/M_ctr_q_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.870    buttonconditioner/M_ctr_q_reg[0]_i_3_n_4
    SLICE_X57Y69         FDRE                                         r  buttonconditioner/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.824     2.014    buttonconditioner/CLK
    SLICE_X57Y69         FDRE                                         r  buttonconditioner/M_ctr_q_reg[3]/C
                         clock pessimism             -0.513     1.502    
    SLICE_X57Y69         FDRE (Hold_fdre_C_D)         0.105     1.607    buttonconditioner/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 buttonconditioner/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttonconditioner/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.557     1.501    buttonconditioner/CLK
    SLICE_X57Y70         FDRE                                         r  buttonconditioner/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  buttonconditioner/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.761    buttonconditioner/M_ctr_q_reg[7]
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.869 r  buttonconditioner/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.869    buttonconditioner/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X57Y70         FDRE                                         r  buttonconditioner/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.823     2.013    buttonconditioner/CLK
    SLICE_X57Y70         FDRE                                         r  buttonconditioner/M_ctr_q_reg[7]/C
                         clock pessimism             -0.513     1.501    
    SLICE_X57Y70         FDRE (Hold_fdre_C_D)         0.105     1.606    buttonconditioner/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 buttonconditioner/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttonconditioner/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.556     1.500    buttonconditioner/CLK
    SLICE_X57Y72         FDRE                                         r  buttonconditioner/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  buttonconditioner/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.760    buttonconditioner/M_ctr_q_reg[15]
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.868 r  buttonconditioner/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    buttonconditioner/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X57Y72         FDRE                                         r  buttonconditioner/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.821     2.011    buttonconditioner/CLK
    SLICE_X57Y72         FDRE                                         r  buttonconditioner/M_ctr_q_reg[15]/C
                         clock pessimism             -0.512     1.500    
    SLICE_X57Y72         FDRE (Hold_fdre_C_D)         0.105     1.605    buttonconditioner/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 buttonconditioner/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttonconditioner/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.554     1.498    buttonconditioner/CLK
    SLICE_X57Y73         FDRE                                         r  buttonconditioner/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  buttonconditioner/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.116     1.755    buttonconditioner/M_ctr_q_reg[16]
    SLICE_X57Y73         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.870 r  buttonconditioner/M_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.870    buttonconditioner/M_ctr_q_reg[16]_i_1_n_7
    SLICE_X57Y73         FDRE                                         r  buttonconditioner/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.819     2.009    buttonconditioner/CLK
    SLICE_X57Y73         FDRE                                         r  buttonconditioner/M_ctr_q_reg[16]/C
                         clock pessimism             -0.512     1.498    
    SLICE_X57Y73         FDRE (Hold_fdre_C_D)         0.105     1.603    buttonconditioner/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 buttonconditioner/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttonconditioner/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.557     1.501    buttonconditioner/CLK
    SLICE_X57Y70         FDRE                                         r  buttonconditioner/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  buttonconditioner/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.116     1.758    buttonconditioner/M_ctr_q_reg[4]
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.873 r  buttonconditioner/M_ctr_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.873    buttonconditioner/M_ctr_q_reg[4]_i_1_n_7
    SLICE_X57Y70         FDRE                                         r  buttonconditioner/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.823     2.013    buttonconditioner/CLK
    SLICE_X57Y70         FDRE                                         r  buttonconditioner/M_ctr_q_reg[4]/C
                         clock pessimism             -0.513     1.501    
    SLICE_X57Y70         FDRE (Hold_fdre_C_D)         0.105     1.606    buttonconditioner/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 buttonconditioner/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttonconditioner/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.556     1.500    buttonconditioner/CLK
    SLICE_X57Y71         FDRE                                         r  buttonconditioner/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  buttonconditioner/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.116     1.757    buttonconditioner/M_ctr_q_reg[8]
    SLICE_X57Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.872 r  buttonconditioner/M_ctr_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.872    buttonconditioner/M_ctr_q_reg[8]_i_1_n_7
    SLICE_X57Y71         FDRE                                         r  buttonconditioner/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.822     2.012    buttonconditioner/CLK
    SLICE_X57Y71         FDRE                                         r  buttonconditioner/M_ctr_q_reg[8]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X57Y71         FDRE (Hold_fdre_C_D)         0.105     1.605    buttonconditioner/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y28   ram/memory_unit/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y28   ram/memory_unit/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y69   buttonconditioner/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y71   buttonconditioner/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y71   buttonconditioner/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y72   buttonconditioner/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y72   buttonconditioner/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y72   buttonconditioner/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y72   buttonconditioner/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y69   buttonconditioner/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y71   buttonconditioner/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y71   buttonconditioner/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y72   buttonconditioner/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y72   buttonconditioner/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y72   buttonconditioner/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y72   buttonconditioner/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y73   buttonconditioner/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y73   buttonconditioner/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y73   buttonconditioner/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y69   buttonconditioner/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y71   buttonconditioner/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y71   buttonconditioner/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y69   buttonconditioner/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y69   buttonconditioner/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y69   buttonconditioner/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y70   buttonconditioner/M_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y70   buttonconditioner/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y70   buttonconditioner/M_ctr_q_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y70   buttonconditioner/M_ctr_q_reg[7]/C



