

================================================================
== Vitis HLS Report for 'ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI'
================================================================
* Date:           Mon Mar 10 15:35:49 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      268|      268|  2.680 us|  2.680 us|  268|  268|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                             Loop Name                             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VITIS_LOOP_28_4  |      266|      266|        12|          1|          1|   256|       yes|
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.36>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%n_1 = alloca i32 1" [tools.cpp:28]   --->   Operation 15 'alloca' 'n_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [tools.cpp:25]   --->   Operation 16 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [tools.cpp:22]   --->   Operation 18 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten33 = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A"   --->   Operation 21 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%N_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %N"   --->   Operation 22 'read' 'N_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%C_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %C"   --->   Operation 23 'read' 'C_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%bound_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %bound"   --->   Operation 24 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%div_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %div"   --->   Operation 25 'read' 'div_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%bound4_read = read i92 @_ssdm_op_Read.ap_auto.i92, i92 %bound4"   --->   Operation 26 'read' 'bound4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_13 = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %empty"   --->   Operation 27 'read' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%bound17_read = read i120 @_ssdm_op_Read.ap_auto.i120, i120 %bound17"   --->   Operation 28 'read' 'bound17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_cast = zext i28 %tmp_13"   --->   Operation 29 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %A_BUS, void @empty_17, i32 0, i32 0, void @empty_14, i32 0, i32 5000, void @empty_13, void @empty_12, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %conv_a, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.36ns)   --->   "%store_ln0 = store i120 0, i120 %indvar_flatten33"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 33 [1/1] (0.36ns)   --->   "%store_ln0 = store i92 0, i92 %indvar_flatten12"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 34 [1/1] (0.36ns)   --->   "%store_ln22 = store i32 0, i32 %r" [tools.cpp:22]   --->   Operation 34 'store' 'store_ln22' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 35 [1/1] (0.36ns)   --->   "%store_ln0 = store i60 0, i60 %indvar_flatten"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 36 [1/1] (0.36ns)   --->   "%store_ln25 = store i32 0, i32 %c" [tools.cpp:25]   --->   Operation 36 'store' 'store_ln25' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 37 [1/1] (0.36ns)   --->   "%store_ln28 = store i28 0, i28 %n_1" [tools.cpp:28]   --->   Operation 37 'store' 'store_ln28' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 38 [1/1] (0.36ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.36>

State 2 <SV = 1> <Delay = 5.06>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %for.inc.split"   --->   Operation 39 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%n = load i28 %n_1" [tools.cpp:28]   --->   Operation 40 'load' 'n' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i60 %indvar_flatten" [tools.cpp:25]   --->   Operation 41 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i92 %indvar_flatten12" [tools.cpp:22]   --->   Operation 42 'load' 'indvar_flatten12_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten33_load = load i120 %indvar_flatten33" [tools.cpp:19]   --->   Operation 43 'load' 'indvar_flatten33_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.26ns)   --->   "%icmp_ln19 = icmp_eq  i120 %indvar_flatten33_load, i120 %bound17_read" [tools.cpp:19]   --->   Operation 44 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.26ns)   --->   "%add_ln19 = add i120 %indvar_flatten33_load, i120 1" [tools.cpp:19]   --->   Operation 45 'add' 'add_ln19' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %for.inc26.loopexit, void %if.end.loopexit60.exitStub" [tools.cpp:19]   --->   Operation 46 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%r_load = load i32 %r" [tools.cpp:19]   --->   Operation 47 'load' 'r_load' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.11ns)   --->   "%icmp_ln22 = icmp_eq  i92 %indvar_flatten12_load, i92 %bound4_read" [tools.cpp:22]   --->   Operation 48 'icmp' 'icmp_ln22' <Predicate = (!icmp_ln19)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.21ns)   --->   "%select_ln19 = select i1 %icmp_ln22, i32 0, i32 %r_load" [tools.cpp:19]   --->   Operation 49 'select' 'select_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln25)   --->   "%or_ln19 = or i1 %icmp_ln22, i1 %first_iter_0" [tools.cpp:19]   --->   Operation 50 'or' 'or_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.77ns)   --->   "%icmp_ln28 = icmp_eq  i28 %div_read, i28 0" [tools.cpp:28]   --->   Operation 51 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln19)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.77ns)   --->   "%icmp_ln28_1 = icmp_eq  i28 %n, i28 %div_read" [tools.cpp:28]   --->   Operation 52 'icmp' 'icmp_ln28_1' <Predicate = (!icmp_ln19)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_1)   --->   "%select_ln19_1 = select i1 %icmp_ln22, i1 %icmp_ln28, i1 %icmp_ln28_1" [tools.cpp:19]   --->   Operation 53 'select' 'select_ln19_1' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.94ns)   --->   "%icmp_ln25 = icmp_eq  i60 %bound_read, i60 0" [tools.cpp:25]   --->   Operation 54 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln19)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.94ns)   --->   "%icmp_ln25_1 = icmp_eq  i60 %indvar_flatten_load, i60 %bound_read" [tools.cpp:25]   --->   Operation 55 'icmp' 'icmp_ln25_1' <Predicate = (!icmp_ln19)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.25ns)   --->   "%select_ln19_2 = select i1 %icmp_ln22, i1 %icmp_ln25, i1 %icmp_ln25_1" [tools.cpp:19]   --->   Operation 56 'select' 'select_ln19_2' <Predicate = (!icmp_ln19)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.79ns)   --->   "%r_4 = add i32 %select_ln19, i32 1" [tools.cpp:22]   --->   Operation 57 'add' 'r_4' <Predicate = (!icmp_ln19)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.11ns)   --->   "%or_ln22 = or i1 %select_ln19_2, i1 %icmp_ln22" [tools.cpp:22]   --->   Operation 58 'or' 'or_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln25)   --->   "%or_ln22_1 = or i1 %select_ln19_2, i1 %or_ln19" [tools.cpp:22]   --->   Operation 59 'or' 'or_ln22_1' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.25ns) (out node of the LUT)   --->   "%select_ln22_1 = select i1 %select_ln19_2, i1 %icmp_ln28, i1 %select_ln19_1" [tools.cpp:22]   --->   Operation 60 'select' 'select_ln22_1' <Predicate = (!icmp_ln19)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.21ns)   --->   "%select_ln22_2 = select i1 %select_ln19_2, i32 %r_4, i32 %select_ln19" [tools.cpp:22]   --->   Operation 61 'select' 'select_ln22_2' <Predicate = (!icmp_ln19)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.11ns) (out node of the LUT)   --->   "%or_ln25 = or i1 %select_ln22_1, i1 %or_ln22_1" [tools.cpp:25]   --->   Operation 62 'or' 'or_ln25' <Predicate = (!icmp_ln19)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (2.73ns)   --->   "%tmp = mul i32 %select_ln22_2, i32 %C_read" [tools.cpp:22]   --->   Operation 63 'mul' 'tmp' <Predicate = (!icmp_ln19)> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %or_ln25, void %for.inc.split, void %new.body.VITIS_LOOP_28_4" [tools.cpp:28]   --->   Operation 64 'br' 'br_ln28' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.77ns)   --->   "%add_ln28 = add i28 %n, i28 1" [tools.cpp:28]   --->   Operation 65 'add' 'add_ln28' <Predicate = (!icmp_ln19)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%or_ln28 = or i1 %select_ln22_1, i1 %select_ln19_2" [tools.cpp:28]   --->   Operation 66 'or' 'or_ln28' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%or_ln28_1 = or i1 %or_ln28, i1 %icmp_ln22" [tools.cpp:28]   --->   Operation 67 'or' 'or_ln28_1' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %or_ln28_1, i28 1, i28 %add_ln28" [tools.cpp:28]   --->   Operation 68 'select' 'select_ln28' <Predicate = (!icmp_ln19)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.94ns)   --->   "%add_ln25_1 = add i60 %indvar_flatten_load, i60 1" [tools.cpp:25]   --->   Operation 69 'add' 'add_ln25_1' <Predicate = (!icmp_ln19)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.27ns)   --->   "%select_ln25_1 = select i1 %or_ln22, i60 1, i60 %add_ln25_1" [tools.cpp:25]   --->   Operation 70 'select' 'select_ln25_1' <Predicate = (!icmp_ln19)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.11ns)   --->   "%add_ln22_1 = add i92 %indvar_flatten12_load, i92 1" [tools.cpp:22]   --->   Operation 71 'add' 'add_ln22_1' <Predicate = (!icmp_ln19)> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.34ns)   --->   "%select_ln22_3 = select i1 %icmp_ln22, i92 1, i92 %add_ln22_1" [tools.cpp:22]   --->   Operation 72 'select' 'select_ln22_3' <Predicate = (!icmp_ln19)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.36ns)   --->   "%store_ln19 = store i120 %add_ln19, i120 %indvar_flatten33" [tools.cpp:19]   --->   Operation 73 'store' 'store_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.36>
ST_2 : Operation 74 [1/1] (0.36ns)   --->   "%store_ln22 = store i92 %select_ln22_3, i92 %indvar_flatten12" [tools.cpp:22]   --->   Operation 74 'store' 'store_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.36>
ST_2 : Operation 75 [1/1] (0.36ns)   --->   "%store_ln22 = store i32 %select_ln22_2, i32 %r" [tools.cpp:22]   --->   Operation 75 'store' 'store_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.36>
ST_2 : Operation 76 [1/1] (0.36ns)   --->   "%store_ln25 = store i60 %select_ln25_1, i60 %indvar_flatten" [tools.cpp:25]   --->   Operation 76 'store' 'store_ln25' <Predicate = (!icmp_ln19)> <Delay = 0.36>
ST_2 : Operation 77 [1/1] (0.36ns)   --->   "%store_ln28 = store i28 %select_ln28, i28 %n_1" [tools.cpp:28]   --->   Operation 77 'store' 'store_ln28' <Predicate = (!icmp_ln19)> <Delay = 0.36>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc" [tools.cpp:28]   --->   Operation 78 'br' 'br_ln28' <Predicate = (!icmp_ln19)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.68>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%c_load = load i32 %c" [tools.cpp:22]   --->   Operation 79 'load' 'c_load' <Predicate = (!or_ln22)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.21ns)   --->   "%select_ln22 = select i1 %or_ln22, i32 0, i32 %c_load" [tools.cpp:22]   --->   Operation 80 'select' 'select_ln22' <Predicate = true> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.79ns)   --->   "%c_2 = add i32 %select_ln22, i32 1" [tools.cpp:25]   --->   Operation 81 'add' 'c_2' <Predicate = (select_ln22_1)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.21ns)   --->   "%select_ln25 = select i1 %select_ln22_1, i32 %c_2, i32 %select_ln22" [tools.cpp:25]   --->   Operation 82 'select' 'select_ln25' <Predicate = true> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (2.73ns)   --->   "%empty_1060 = mul i32 %tmp, i32 %N_read" [tools.cpp:22]   --->   Operation 83 'mul' 'empty_1060' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_s = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %empty_1060, i32 4, i32 31" [tools.cpp:25]   --->   Operation 84 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i28 %tmp_s" [tools.cpp:25]   --->   Operation 85 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (2.73ns)   --->   "%empty_1061 = mul i32 %select_ln25, i32 %N_read" [tools.cpp:25]   --->   Operation 86 'mul' 'empty_1061' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %empty_1061, i32 4, i32 31" [tools.cpp:25]   --->   Operation 87 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%p_cast5 = zext i28 %tmp_3" [tools.cpp:25]   --->   Operation 88 'zext' 'p_cast5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.77ns)   --->   "%empty_1062 = add i29 %p_cast5, i29 %zext_ln25" [tools.cpp:25]   --->   Operation 89 'add' 'empty_1062' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i29.i6, i29 %empty_1062, i6 0" [tools.cpp:25]   --->   Operation 90 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%p_cast9 = zext i35 %tmp_4" [tools.cpp:25]   --->   Operation 91 'zext' 'p_cast9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.96ns)   --->   "%empty_1063 = add i64 %p_cast9, i64 %A_read" [tools.cpp:25]   --->   Operation 92 'add' 'empty_1063' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_1063, i32 6, i32 63" [tools.cpp:28]   --->   Operation 93 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.36ns)   --->   "%store_ln25 = store i32 %select_ln25, i32 %c" [tools.cpp:25]   --->   Operation 94 'store' 'store_ln25' <Predicate = (!icmp_ln19)> <Delay = 0.36>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VITIS_LOOP_28_4_str"   --->   Operation 95 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 96 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i58 %trunc_ln" [tools.cpp:28]   --->   Operation 97 'sext' 'sext_ln28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%A_BUS_addr = getelementptr i512 %A_BUS, i64 %sext_ln28" [tools.cpp:28]   --->   Operation 98 'getelementptr' 'A_BUS_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [8/8] (7.30ns)   --->   "%empty_1059 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %A_BUS_addr, i32 %p_cast" [tools.cpp:28]   --->   Operation 99 'readreq' 'empty_1059' <Predicate = (or_ln25)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 100 [7/8] (7.30ns)   --->   "%empty_1059 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %A_BUS_addr, i32 %p_cast" [tools.cpp:28]   --->   Operation 100 'readreq' 'empty_1059' <Predicate = (or_ln25)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 101 [6/8] (7.30ns)   --->   "%empty_1059 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %A_BUS_addr, i32 %p_cast" [tools.cpp:28]   --->   Operation 101 'readreq' 'empty_1059' <Predicate = (or_ln25)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 102 [5/8] (7.30ns)   --->   "%empty_1059 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %A_BUS_addr, i32 %p_cast" [tools.cpp:28]   --->   Operation 102 'readreq' 'empty_1059' <Predicate = (or_ln25)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 103 [4/8] (7.30ns)   --->   "%empty_1059 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %A_BUS_addr, i32 %p_cast" [tools.cpp:28]   --->   Operation 103 'readreq' 'empty_1059' <Predicate = (or_ln25)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 104 [3/8] (7.30ns)   --->   "%empty_1059 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %A_BUS_addr, i32 %p_cast" [tools.cpp:28]   --->   Operation 104 'readreq' 'empty_1059' <Predicate = (or_ln25)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 105 [2/8] (7.30ns)   --->   "%empty_1059 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %A_BUS_addr, i32 %p_cast" [tools.cpp:28]   --->   Operation 105 'readreq' 'empty_1059' <Predicate = (or_ln25)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 106 [1/8] (7.30ns)   --->   "%empty_1059 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %A_BUS_addr, i32 %p_cast" [tools.cpp:28]   --->   Operation 106 'readreq' 'empty_1059' <Predicate = (or_ln25)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc.split" [tools.cpp:28]   --->   Operation 107 'br' 'br_ln28' <Predicate = (or_ln25)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 108 [1/1] (7.30ns)   --->   "%A_BUS_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %A_BUS_addr" [tools.cpp:32]   --->   Operation 108 'read' 'A_BUS_addr_read' <Predicate = (!icmp_ln19)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 111 'ret' 'ret_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 1.46>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%specpipeline_ln30 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [tools.cpp:30]   --->   Operation 109 'specpipeline' 'specpipeline_ln30' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (1.46ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %conv_a, i512 %A_BUS_addr_read" [tools.cpp:32]   --->   Operation 110 'write' 'write_ln32' <Predicate = (!icmp_ln19)> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 128> <FIFO>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bound4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ div]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ N]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_BUS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n_1                   (alloca           ) [ 01100000000000]
c                     (alloca           ) [ 01110000000000]
indvar_flatten        (alloca           ) [ 01100000000000]
r                     (alloca           ) [ 01100000000000]
indvar_flatten12      (alloca           ) [ 01100000000000]
indvar_flatten33      (alloca           ) [ 01100000000000]
A_read                (read             ) [ 01110000000000]
N_read                (read             ) [ 01110000000000]
C_read                (read             ) [ 01100000000000]
bound_read            (read             ) [ 01100000000000]
div_read              (read             ) [ 01100000000000]
bound4_read           (read             ) [ 01100000000000]
tmp_13                (read             ) [ 00000000000000]
bound17_read          (read             ) [ 01100000000000]
p_cast                (zext             ) [ 01111111111100]
specinterface_ln0     (specinterface    ) [ 00000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000]
store_ln0             (store            ) [ 00000000000000]
store_ln0             (store            ) [ 00000000000000]
store_ln22            (store            ) [ 00000000000000]
store_ln0             (store            ) [ 00000000000000]
store_ln25            (store            ) [ 00000000000000]
store_ln28            (store            ) [ 00000000000000]
br_ln0                (br               ) [ 01100000000000]
first_iter_0          (phi              ) [ 01100000000000]
n                     (load             ) [ 00000000000000]
indvar_flatten_load   (load             ) [ 00000000000000]
indvar_flatten12_load (load             ) [ 00000000000000]
indvar_flatten33_load (load             ) [ 00000000000000]
icmp_ln19             (icmp             ) [ 01111111111111]
add_ln19              (add              ) [ 00000000000000]
br_ln19               (br               ) [ 00000000000000]
r_load                (load             ) [ 00000000000000]
icmp_ln22             (icmp             ) [ 00000000000000]
select_ln19           (select           ) [ 00000000000000]
or_ln19               (or               ) [ 00000000000000]
icmp_ln28             (icmp             ) [ 00000000000000]
icmp_ln28_1           (icmp             ) [ 00000000000000]
select_ln19_1         (select           ) [ 00000000000000]
icmp_ln25             (icmp             ) [ 00000000000000]
icmp_ln25_1           (icmp             ) [ 00000000000000]
select_ln19_2         (select           ) [ 00000000000000]
r_4                   (add              ) [ 00000000000000]
or_ln22               (or               ) [ 01010000000000]
or_ln22_1             (or               ) [ 00000000000000]
select_ln22_1         (select           ) [ 01010000000000]
select_ln22_2         (select           ) [ 00000000000000]
or_ln25               (or               ) [ 01011111111100]
tmp                   (mul              ) [ 01010000000000]
br_ln28               (br               ) [ 00000000000000]
add_ln28              (add              ) [ 00000000000000]
or_ln28               (or               ) [ 00000000000000]
or_ln28_1             (or               ) [ 00000000000000]
select_ln28           (select           ) [ 00000000000000]
add_ln25_1            (add              ) [ 00000000000000]
select_ln25_1         (select           ) [ 00000000000000]
add_ln22_1            (add              ) [ 00000000000000]
select_ln22_3         (select           ) [ 00000000000000]
store_ln19            (store            ) [ 00000000000000]
store_ln22            (store            ) [ 00000000000000]
store_ln22            (store            ) [ 00000000000000]
store_ln25            (store            ) [ 00000000000000]
store_ln28            (store            ) [ 00000000000000]
br_ln28               (br               ) [ 01100000000000]
c_load                (load             ) [ 00000000000000]
select_ln22           (select           ) [ 00000000000000]
c_2                   (add              ) [ 00000000000000]
select_ln25           (select           ) [ 00000000000000]
empty_1060            (mul              ) [ 00000000000000]
tmp_s                 (partselect       ) [ 00000000000000]
zext_ln25             (zext             ) [ 00000000000000]
empty_1061            (mul              ) [ 00000000000000]
tmp_3                 (partselect       ) [ 00000000000000]
p_cast5               (zext             ) [ 00000000000000]
empty_1062            (add              ) [ 00000000000000]
tmp_4                 (bitconcatenate   ) [ 00000000000000]
p_cast9               (zext             ) [ 00000000000000]
empty_1063            (add              ) [ 00000000000000]
trunc_ln              (partselect       ) [ 01001000000000]
store_ln25            (store            ) [ 00000000000000]
specloopname_ln0      (specloopname     ) [ 00000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000]
sext_ln28             (sext             ) [ 00000000000000]
A_BUS_addr            (getelementptr    ) [ 01000111111110]
empty_1059            (readreq          ) [ 00000000000000]
br_ln28               (br               ) [ 00000000000000]
A_BUS_addr_read       (read             ) [ 01000000000001]
specpipeline_ln30     (specpipeline     ) [ 00000000000000]
write_ln32            (write            ) [ 00000000000000]
ret_ln0               (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound17">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound17"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_a"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bound4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="div">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="div"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bound">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="C">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="N">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="A">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="A_BUS">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_BUS"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i60"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i28"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i92"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i120"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i29.i6"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VITIS_LOOP_28_4_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="n_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="c_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="indvar_flatten_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="r_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="indvar_flatten12_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="92" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten12/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="indvar_flatten33_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten33/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="A_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="N_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="C_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="bound_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="60" slack="0"/>
<pin id="150" dir="0" index="1" bw="60" slack="0"/>
<pin id="151" dir="1" index="2" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="div_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="28" slack="0"/>
<pin id="156" dir="0" index="1" bw="28" slack="0"/>
<pin id="157" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="div_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="bound4_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="92" slack="0"/>
<pin id="162" dir="0" index="1" bw="92" slack="0"/>
<pin id="163" dir="1" index="2" bw="92" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound4_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_13_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="28" slack="0"/>
<pin id="168" dir="0" index="1" bw="28" slack="0"/>
<pin id="169" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="bound17_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="120" slack="0"/>
<pin id="174" dir="0" index="1" bw="120" slack="0"/>
<pin id="175" dir="1" index="2" bw="120" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound17_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_readreq_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="512" slack="0"/>
<pin id="181" dir="0" index="2" bw="28" slack="3"/>
<pin id="182" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_1059/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="A_BUS_addr_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="512" slack="0"/>
<pin id="186" dir="0" index="1" bw="512" slack="8"/>
<pin id="187" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_BUS_addr_read/12 "/>
</bind>
</comp>

<comp id="189" class="1004" name="write_ln32_write_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="512" slack="0"/>
<pin id="192" dir="0" index="2" bw="512" slack="1"/>
<pin id="193" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln32/13 "/>
</bind>
</comp>

<comp id="196" class="1005" name="first_iter_0_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="first_iter_0_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="empty_1060_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="0" index="1" bw="32" slack="2"/>
<pin id="211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_1060/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="empty_1061_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="2"/>
<pin id="215" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_1061/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="1"/>
<pin id="219" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="p_cast_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="28" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln0_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="120" slack="0"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln0_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="92" slack="0"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln22_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln0_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="60" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln25_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln28_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="28" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="n_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="28" slack="1"/>
<pin id="256" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="indvar_flatten_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="60" slack="1"/>
<pin id="259" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="indvar_flatten12_load_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="92" slack="1"/>
<pin id="262" dir="1" index="1" bw="92" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten12_load/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="indvar_flatten33_load_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="120" slack="1"/>
<pin id="265" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten33_load/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln19_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="120" slack="0"/>
<pin id="268" dir="0" index="1" bw="120" slack="1"/>
<pin id="269" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="add_ln19_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="120" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="r_load_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="icmp_ln22_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="92" slack="0"/>
<pin id="282" dir="0" index="1" bw="92" slack="1"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="select_ln19_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="32" slack="0"/>
<pin id="289" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="or_ln19_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln28_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="28" slack="1"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="icmp_ln28_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="28" slack="0"/>
<pin id="306" dir="0" index="1" bw="28" slack="1"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="select_ln19_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_1/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln25_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="60" slack="1"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="icmp_ln25_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="60" slack="0"/>
<pin id="324" dir="0" index="1" bw="60" slack="1"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_1/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="select_ln19_2_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="1" slack="0"/>
<pin id="331" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_2/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="r_4_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_4/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="or_ln22_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="or_ln22_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_1/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="select_ln22_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="1" slack="0"/>
<pin id="357" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_1/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="select_ln22_2_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="0" index="2" bw="32" slack="0"/>
<pin id="365" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_2/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="or_ln25_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln28_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="28" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="or_ln28_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="or_ln28_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_1/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="select_ln28_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="28" slack="0"/>
<pin id="398" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="add_ln25_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="60" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_1/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="select_ln25_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="60" slack="0"/>
<pin id="412" dir="1" index="3" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_1/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="add_ln22_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="92" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="92" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_1/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="select_ln22_3_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="0" index="2" bw="92" slack="0"/>
<pin id="426" dir="1" index="3" bw="92" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_3/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="store_ln19_store_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="120" slack="0"/>
<pin id="432" dir="0" index="1" bw="120" slack="1"/>
<pin id="433" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="store_ln22_store_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="92" slack="0"/>
<pin id="437" dir="0" index="1" bw="92" slack="1"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="store_ln22_store_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="1"/>
<pin id="443" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="store_ln25_store_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="60" slack="0"/>
<pin id="447" dir="0" index="1" bw="60" slack="1"/>
<pin id="448" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="store_ln28_store_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="28" slack="0"/>
<pin id="452" dir="0" index="1" bw="28" slack="1"/>
<pin id="453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="c_load_load_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="2"/>
<pin id="457" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="select_ln22_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="0" index="2" bw="32" slack="0"/>
<pin id="462" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="c_2_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_2/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="select_ln25_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="1"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="0" index="2" bw="32" slack="0"/>
<pin id="475" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_s_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="28" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="0"/>
<pin id="482" dir="0" index="2" bw="4" slack="0"/>
<pin id="483" dir="0" index="3" bw="6" slack="0"/>
<pin id="484" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln25_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="28" slack="0"/>
<pin id="491" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_3_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="28" slack="0"/>
<pin id="495" dir="0" index="1" bw="32" slack="0"/>
<pin id="496" dir="0" index="2" bw="4" slack="0"/>
<pin id="497" dir="0" index="3" bw="6" slack="0"/>
<pin id="498" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="p_cast5_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="28" slack="0"/>
<pin id="505" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast5/3 "/>
</bind>
</comp>

<comp id="507" class="1004" name="empty_1062_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="28" slack="0"/>
<pin id="509" dir="0" index="1" bw="28" slack="0"/>
<pin id="510" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_1062/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_4_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="35" slack="0"/>
<pin id="515" dir="0" index="1" bw="29" slack="0"/>
<pin id="516" dir="0" index="2" bw="1" slack="0"/>
<pin id="517" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="p_cast9_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="35" slack="0"/>
<pin id="523" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast9/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="empty_1063_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="35" slack="0"/>
<pin id="527" dir="0" index="1" bw="64" slack="2"/>
<pin id="528" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_1063/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="trunc_ln_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="58" slack="0"/>
<pin id="532" dir="0" index="1" bw="64" slack="0"/>
<pin id="533" dir="0" index="2" bw="4" slack="0"/>
<pin id="534" dir="0" index="3" bw="7" slack="0"/>
<pin id="535" dir="1" index="4" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="store_ln25_store_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="0"/>
<pin id="542" dir="0" index="1" bw="32" slack="2"/>
<pin id="543" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="sext_ln28_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="58" slack="1"/>
<pin id="547" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="A_BUS_addr_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="512" slack="0"/>
<pin id="550" dir="0" index="1" bw="58" slack="0"/>
<pin id="551" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_BUS_addr/4 "/>
</bind>
</comp>

<comp id="555" class="1005" name="n_1_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="28" slack="0"/>
<pin id="557" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="562" class="1005" name="c_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="0"/>
<pin id="564" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="569" class="1005" name="indvar_flatten_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="60" slack="0"/>
<pin id="571" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="576" class="1005" name="r_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="0"/>
<pin id="578" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="583" class="1005" name="indvar_flatten12_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="92" slack="0"/>
<pin id="585" dir="1" index="1" bw="92" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten12 "/>
</bind>
</comp>

<comp id="590" class="1005" name="indvar_flatten33_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="120" slack="0"/>
<pin id="592" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten33 "/>
</bind>
</comp>

<comp id="597" class="1005" name="A_read_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="64" slack="2"/>
<pin id="599" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="A_read "/>
</bind>
</comp>

<comp id="602" class="1005" name="N_read_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="2"/>
<pin id="604" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="N_read "/>
</bind>
</comp>

<comp id="608" class="1005" name="C_read_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="1"/>
<pin id="610" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_read "/>
</bind>
</comp>

<comp id="613" class="1005" name="bound_read_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="60" slack="1"/>
<pin id="615" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="619" class="1005" name="div_read_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="28" slack="1"/>
<pin id="621" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="div_read "/>
</bind>
</comp>

<comp id="625" class="1005" name="bound4_read_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="92" slack="1"/>
<pin id="627" dir="1" index="1" bw="92" slack="1"/>
</pin_list>
<bind>
<opset="bound4_read "/>
</bind>
</comp>

<comp id="630" class="1005" name="bound17_read_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="120" slack="1"/>
<pin id="632" dir="1" index="1" bw="120" slack="1"/>
</pin_list>
<bind>
<opset="bound17_read "/>
</bind>
</comp>

<comp id="635" class="1005" name="p_cast_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="3"/>
<pin id="637" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="640" class="1005" name="icmp_ln19_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="1"/>
<pin id="642" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="644" class="1005" name="or_ln22_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="1"/>
<pin id="646" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln22 "/>
</bind>
</comp>

<comp id="649" class="1005" name="select_ln22_1_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="1"/>
<pin id="651" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln22_1 "/>
</bind>
</comp>

<comp id="654" class="1005" name="or_ln25_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="2"/>
<pin id="656" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln25 "/>
</bind>
</comp>

<comp id="658" class="1005" name="tmp_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="1"/>
<pin id="660" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="663" class="1005" name="trunc_ln_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="58" slack="1"/>
<pin id="665" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="668" class="1005" name="A_BUS_addr_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="512" slack="1"/>
<pin id="670" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="A_BUS_addr "/>
</bind>
</comp>

<comp id="674" class="1005" name="A_BUS_addr_read_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="512" slack="1"/>
<pin id="676" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="A_BUS_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="22" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="28" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="30" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="28" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="32" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="98" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="100" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="104" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="2" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="62" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="64" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="223"><net_src comp="166" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="54" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="56" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="38" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="58" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="38" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="60" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="270"><net_src comp="263" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="263" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="66" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="284"><net_src comp="260" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="38" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="277" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="297"><net_src comp="280" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="200" pin="4"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="60" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="254" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="280" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="299" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="304" pin="2"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="58" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="257" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="280" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="317" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="322" pin="2"/><net_sink comp="327" pin=2"/></net>

<net id="339"><net_src comp="285" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="20" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="327" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="280" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="327" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="293" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="358"><net_src comp="327" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="299" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="309" pin="3"/><net_sink comp="353" pin=2"/></net>

<net id="366"><net_src comp="327" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="335" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="285" pin="3"/><net_sink comp="361" pin=2"/></net>

<net id="369"><net_src comp="361" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="374"><net_src comp="353" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="347" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="254" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="68" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="353" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="327" pin="3"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="382" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="280" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="399"><net_src comp="388" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="68" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="376" pin="2"/><net_sink comp="394" pin=2"/></net>

<net id="406"><net_src comp="257" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="70" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="413"><net_src comp="341" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="70" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="402" pin="2"/><net_sink comp="408" pin=2"/></net>

<net id="420"><net_src comp="260" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="72" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="280" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="72" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="416" pin="2"/><net_sink comp="422" pin=2"/></net>

<net id="434"><net_src comp="271" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="422" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="361" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="408" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="394" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="463"><net_src comp="38" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="464"><net_src comp="455" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="469"><net_src comp="458" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="20" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="476"><net_src comp="465" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="477"><net_src comp="458" pin="3"/><net_sink comp="471" pin=2"/></net>

<net id="478"><net_src comp="471" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="485"><net_src comp="74" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="208" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="487"><net_src comp="76" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="488"><net_src comp="78" pin="0"/><net_sink comp="479" pin=3"/></net>

<net id="492"><net_src comp="479" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="499"><net_src comp="74" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="212" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="501"><net_src comp="76" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="502"><net_src comp="78" pin="0"/><net_sink comp="493" pin=3"/></net>

<net id="506"><net_src comp="493" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="511"><net_src comp="503" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="489" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="518"><net_src comp="80" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="507" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="82" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="524"><net_src comp="513" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="521" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="536"><net_src comp="84" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="525" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="538"><net_src comp="86" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="539"><net_src comp="88" pin="0"/><net_sink comp="530" pin=3"/></net>

<net id="544"><net_src comp="471" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="552"><net_src comp="18" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="545" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="554"><net_src comp="548" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="558"><net_src comp="106" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="560"><net_src comp="555" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="561"><net_src comp="555" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="565"><net_src comp="110" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="568"><net_src comp="562" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="572"><net_src comp="114" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="574"><net_src comp="569" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="575"><net_src comp="569" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="579"><net_src comp="118" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="582"><net_src comp="576" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="586"><net_src comp="122" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="589"><net_src comp="583" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="593"><net_src comp="126" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="595"><net_src comp="590" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="596"><net_src comp="590" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="600"><net_src comp="130" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="605"><net_src comp="136" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="611"><net_src comp="142" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="616"><net_src comp="148" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="622"><net_src comp="154" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="624"><net_src comp="619" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="628"><net_src comp="160" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="633"><net_src comp="172" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="638"><net_src comp="220" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="643"><net_src comp="266" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="341" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="652"><net_src comp="353" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="657"><net_src comp="370" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="216" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="666"><net_src comp="530" pin="4"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="671"><net_src comp="548" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="673"><net_src comp="668" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="677"><net_src comp="184" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="189" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_a | {13 }
 - Input state : 
	Port: ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI : bound17 | {1 }
	Port: ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI : empty | {1 }
	Port: ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI : bound4 | {1 }
	Port: ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI : div | {1 }
	Port: ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI : bound | {1 }
	Port: ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI : C | {1 }
	Port: ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI : N | {1 }
	Port: ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI : A | {1 }
	Port: ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI : A_BUS | {4 5 6 7 8 9 10 11 12 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln22 : 1
		store_ln0 : 1
		store_ln25 : 1
		store_ln28 : 1
	State 2
		icmp_ln19 : 1
		add_ln19 : 1
		br_ln19 : 2
		icmp_ln22 : 1
		select_ln19 : 2
		or_ln19 : 2
		icmp_ln28_1 : 1
		select_ln19_1 : 2
		icmp_ln25_1 : 1
		select_ln19_2 : 2
		r_4 : 3
		or_ln22 : 3
		or_ln22_1 : 3
		select_ln22_1 : 3
		select_ln22_2 : 4
		or_ln25 : 4
		tmp : 5
		br_ln28 : 4
		add_ln28 : 1
		or_ln28 : 4
		or_ln28_1 : 4
		select_ln28 : 4
		add_ln25_1 : 1
		select_ln25_1 : 3
		add_ln22_1 : 1
		select_ln22_3 : 2
		store_ln19 : 2
		store_ln22 : 3
		store_ln22 : 5
		store_ln25 : 4
		store_ln28 : 5
	State 3
		select_ln22 : 1
		c_2 : 2
		select_ln25 : 3
		tmp_s : 1
		zext_ln25 : 2
		empty_1061 : 4
		tmp_3 : 5
		p_cast5 : 6
		empty_1062 : 7
		tmp_4 : 8
		p_cast9 : 9
		empty_1063 : 10
		trunc_ln : 11
		store_ln25 : 4
	State 4
		A_BUS_addr : 1
		empty_1059 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln19_fu_271       |    0    |    0    |   127   |
|          |          r_4_fu_335         |    0    |    0    |    39   |
|          |       add_ln28_fu_376       |    0    |    0    |    35   |
|    add   |      add_ln25_1_fu_402      |    0    |    0    |    67   |
|          |      add_ln22_1_fu_416      |    0    |    0    |    99   |
|          |          c_2_fu_465         |    0    |    0    |    39   |
|          |      empty_1062_fu_507      |    0    |    0    |    35   |
|          |      empty_1063_fu_525      |    0    |    0    |    71   |
|----------|-----------------------------|---------|---------|---------|
|          |       icmp_ln19_fu_266      |    0    |    0    |   127   |
|          |       icmp_ln22_fu_280      |    0    |    0    |    99   |
|   icmp   |       icmp_ln28_fu_299      |    0    |    0    |    35   |
|          |      icmp_ln28_1_fu_304     |    0    |    0    |    35   |
|          |       icmp_ln25_fu_317      |    0    |    0    |    67   |
|          |      icmp_ln25_1_fu_322     |    0    |    0    |    67   |
|----------|-----------------------------|---------|---------|---------|
|          |      select_ln19_fu_285     |    0    |    0    |    32   |
|          |     select_ln19_1_fu_309    |    0    |    0    |    2    |
|          |     select_ln19_2_fu_327    |    0    |    0    |    2    |
|          |     select_ln22_1_fu_353    |    0    |    0    |    2    |
|  select  |     select_ln22_2_fu_361    |    0    |    0    |    32   |
|          |      select_ln28_fu_394     |    0    |    0    |    28   |
|          |     select_ln25_1_fu_408    |    0    |    0    |    58   |
|          |     select_ln22_3_fu_422    |    0    |    0    |    84   |
|          |      select_ln22_fu_458     |    0    |    0    |    32   |
|          |      select_ln25_fu_471     |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|          |      empty_1060_fu_208      |    3    |    0    |    20   |
|    mul   |      empty_1061_fu_212      |    3    |    0    |    20   |
|          |          tmp_fu_216         |    3    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
|          |        or_ln19_fu_293       |    0    |    0    |    2    |
|          |        or_ln22_fu_341       |    0    |    0    |    2    |
|    or    |       or_ln22_1_fu_347      |    0    |    0    |    2    |
|          |        or_ln25_fu_370       |    0    |    0    |    2    |
|          |        or_ln28_fu_382       |    0    |    0    |    2    |
|          |       or_ln28_1_fu_388      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |      A_read_read_fu_130     |    0    |    0    |    0    |
|          |      N_read_read_fu_136     |    0    |    0    |    0    |
|          |      C_read_read_fu_142     |    0    |    0    |    0    |
|          |    bound_read_read_fu_148   |    0    |    0    |    0    |
|   read   |     div_read_read_fu_154    |    0    |    0    |    0    |
|          |   bound4_read_read_fu_160   |    0    |    0    |    0    |
|          |      tmp_13_read_fu_166     |    0    |    0    |    0    |
|          |   bound17_read_read_fu_172  |    0    |    0    |    0    |
|          | A_BUS_addr_read_read_fu_184 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_178     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |   write_ln32_write_fu_189   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        p_cast_fu_220        |    0    |    0    |    0    |
|   zext   |       zext_ln25_fu_489      |    0    |    0    |    0    |
|          |        p_cast5_fu_503       |    0    |    0    |    0    |
|          |        p_cast9_fu_521       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_479        |    0    |    0    |    0    |
|partselect|         tmp_3_fu_493        |    0    |    0    |    0    |
|          |       trunc_ln_fu_530       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_4_fu_513        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |       sext_ln28_fu_545      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    9    |    0    |   1318  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| A_BUS_addr_read_reg_674|   512  |
|   A_BUS_addr_reg_668   |   512  |
|     A_read_reg_597     |   64   |
|     C_read_reg_608     |   32   |
|     N_read_reg_602     |   32   |
|  bound17_read_reg_630  |   120  |
|   bound4_read_reg_625  |   92   |
|   bound_read_reg_613   |   60   |
|        c_reg_562       |   32   |
|    div_read_reg_619    |   28   |
|  first_iter_0_reg_196  |    1   |
|    icmp_ln19_reg_640   |    1   |
|indvar_flatten12_reg_583|   92   |
|indvar_flatten33_reg_590|   120  |
| indvar_flatten_reg_569 |   60   |
|       n_1_reg_555      |   28   |
|     or_ln22_reg_644    |    1   |
|     or_ln25_reg_654    |    1   |
|     p_cast_reg_635     |   32   |
|        r_reg_576       |   32   |
|  select_ln22_1_reg_649 |    1   |
|       tmp_reg_658      |   32   |
|    trunc_ln_reg_663    |   58   |
+------------------------+--------+
|          Total         |  1943  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_178 |  p1  |   2  |  512 |  1024  ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |  1024  ||  0.362  ||    9    |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |    0   |  1318  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |  1943  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    0   |  1943  |  1327  |
+-----------+--------+--------+--------+--------+
