Running: /home/jeas/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/jeas/Microeletronica/Lab 1/reg_mux/reg_mux_tb_isim_beh.exe -prj /home/jeas/Microeletronica/Lab 1/reg_mux/reg_mux_tb_beh.prj work.reg_mux_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/jeas/Microeletronica/Lab 1/reg_mux/reg_mux.vhd" into library work
Parsing VHDL file "/home/jeas/Microeletronica/Lab 1/reg_mux/reg_mux_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83176 KB
Fuse CPU Usage: 2090 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity reg_mux [reg_mux_default]
Compiling architecture behavior of entity reg_mux_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable /home/jeas/Microeletronica/Lab 1/reg_mux/reg_mux_tb_isim_beh.exe
Fuse Memory Usage: 1173104 KB
Fuse CPU Usage: 2120 ms
GCC CPU Usage: 860 ms
