\hypertarget{tc0_8h_source}{}\doxysection{tc0.\+h}
\label{tc0_8h_source}\index{src/ASF/sam0/utils/cmsis/samd20/include/instance/tc0.h@{src/ASF/sam0/utils/cmsis/samd20/include/instance/tc0.h}}
\mbox{\hyperlink{tc0_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 }
\DoxyCodeLine{33 \textcolor{comment}{/*}}
\DoxyCodeLine{34 \textcolor{comment}{ * Support and FAQ: visit <a href="{}https://www.microchip.com/support/"{}>Microchip Support</a>}}
\DoxyCodeLine{35 \textcolor{comment}{ */}}
\DoxyCodeLine{36 }
\DoxyCodeLine{37 \textcolor{preprocessor}{\#ifndef \_SAMD20\_TC0\_INSTANCE\_}}
\DoxyCodeLine{38 \textcolor{preprocessor}{\#define \_SAMD20\_TC0\_INSTANCE\_}}
\DoxyCodeLine{39 }
\DoxyCodeLine{40 \textcolor{comment}{/* ========== Register definition for TC0 peripheral ========== */}}
\DoxyCodeLine{41 \textcolor{preprocessor}{\#if (defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_))}}
\DoxyCodeLine{42 \textcolor{preprocessor}{\#define REG\_TC0\_CTRLA              (0x42002000U) }}
\DoxyCodeLine{43 \textcolor{preprocessor}{\#define REG\_TC0\_READREQ            (0x42002002U) }}
\DoxyCodeLine{44 \textcolor{preprocessor}{\#define REG\_TC0\_CTRLBCLR           (0x42002004U) }}
\DoxyCodeLine{45 \textcolor{preprocessor}{\#define REG\_TC0\_CTRLBSET           (0x42002005U) }}
\DoxyCodeLine{46 \textcolor{preprocessor}{\#define REG\_TC0\_CTRLC              (0x42002006U) }}
\DoxyCodeLine{47 \textcolor{preprocessor}{\#define REG\_TC0\_DBGCTRL            (0x42002008U) }}
\DoxyCodeLine{48 \textcolor{preprocessor}{\#define REG\_TC0\_EVCTRL             (0x4200200AU) }}
\DoxyCodeLine{49 \textcolor{preprocessor}{\#define REG\_TC0\_INTENCLR           (0x4200200CU) }}
\DoxyCodeLine{50 \textcolor{preprocessor}{\#define REG\_TC0\_INTENSET           (0x4200200DU) }}
\DoxyCodeLine{51 \textcolor{preprocessor}{\#define REG\_TC0\_INTFLAG            (0x4200200EU) }}
\DoxyCodeLine{52 \textcolor{preprocessor}{\#define REG\_TC0\_STATUS             (0x4200200FU) }}
\DoxyCodeLine{53 \textcolor{preprocessor}{\#define REG\_TC0\_COUNT16\_COUNT      (0x42002010U) }}
\DoxyCodeLine{54 \textcolor{preprocessor}{\#define REG\_TC0\_COUNT16\_CC0        (0x42002018U) }}
\DoxyCodeLine{55 \textcolor{preprocessor}{\#define REG\_TC0\_COUNT16\_CC1        (0x4200201AU) }}
\DoxyCodeLine{56 \textcolor{preprocessor}{\#define REG\_TC0\_COUNT32\_COUNT      (0x42002010U) }}
\DoxyCodeLine{57 \textcolor{preprocessor}{\#define REG\_TC0\_COUNT32\_CC0        (0x42002018U) }}
\DoxyCodeLine{58 \textcolor{preprocessor}{\#define REG\_TC0\_COUNT32\_CC1        (0x4200201CU) }}
\DoxyCodeLine{59 \textcolor{preprocessor}{\#define REG\_TC0\_COUNT8\_COUNT       (0x42002010U) }}
\DoxyCodeLine{60 \textcolor{preprocessor}{\#define REG\_TC0\_COUNT8\_PER         (0x42002014U) }}
\DoxyCodeLine{61 \textcolor{preprocessor}{\#define REG\_TC0\_COUNT8\_CC0         (0x42002018U) }}
\DoxyCodeLine{62 \textcolor{preprocessor}{\#define REG\_TC0\_COUNT8\_CC1         (0x42002019U) }}
\DoxyCodeLine{63 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{64 \textcolor{preprocessor}{\#define REG\_TC0\_CTRLA              (*(RwReg16*)0x42002000U) }}
\DoxyCodeLine{65 \textcolor{preprocessor}{\#define REG\_TC0\_READREQ            (*(RwReg16*)0x42002002U) }}
\DoxyCodeLine{66 \textcolor{preprocessor}{\#define REG\_TC0\_CTRLBCLR           (*(RwReg8 *)0x42002004U) }}
\DoxyCodeLine{67 \textcolor{preprocessor}{\#define REG\_TC0\_CTRLBSET           (*(RwReg8 *)0x42002005U) }}
\DoxyCodeLine{68 \textcolor{preprocessor}{\#define REG\_TC0\_CTRLC              (*(RwReg8 *)0x42002006U) }}
\DoxyCodeLine{69 \textcolor{preprocessor}{\#define REG\_TC0\_DBGCTRL            (*(RwReg8 *)0x42002008U) }}
\DoxyCodeLine{70 \textcolor{preprocessor}{\#define REG\_TC0\_EVCTRL             (*(RwReg16*)0x4200200AU) }}
\DoxyCodeLine{71 \textcolor{preprocessor}{\#define REG\_TC0\_INTENCLR           (*(RwReg8 *)0x4200200CU) }}
\DoxyCodeLine{72 \textcolor{preprocessor}{\#define REG\_TC0\_INTENSET           (*(RwReg8 *)0x4200200DU) }}
\DoxyCodeLine{73 \textcolor{preprocessor}{\#define REG\_TC0\_INTFLAG            (*(RwReg8 *)0x4200200EU) }}
\DoxyCodeLine{74 \textcolor{preprocessor}{\#define REG\_TC0\_STATUS             (*(RoReg8 *)0x4200200FU) }}
\DoxyCodeLine{75 \textcolor{preprocessor}{\#define REG\_TC0\_COUNT16\_COUNT      (*(RwReg16*)0x42002010U) }}
\DoxyCodeLine{76 \textcolor{preprocessor}{\#define REG\_TC0\_COUNT16\_CC0        (*(RwReg16*)0x42002018U) }}
\DoxyCodeLine{77 \textcolor{preprocessor}{\#define REG\_TC0\_COUNT16\_CC1        (*(RwReg16*)0x4200201AU) }}
\DoxyCodeLine{78 \textcolor{preprocessor}{\#define REG\_TC0\_COUNT32\_COUNT      (*(RwReg  *)0x42002010U) }}
\DoxyCodeLine{79 \textcolor{preprocessor}{\#define REG\_TC0\_COUNT32\_CC0        (*(RwReg  *)0x42002018U) }}
\DoxyCodeLine{80 \textcolor{preprocessor}{\#define REG\_TC0\_COUNT32\_CC1        (*(RwReg  *)0x4200201CU) }}
\DoxyCodeLine{81 \textcolor{preprocessor}{\#define REG\_TC0\_COUNT8\_COUNT       (*(RwReg8 *)0x42002010U) }}
\DoxyCodeLine{82 \textcolor{preprocessor}{\#define REG\_TC0\_COUNT8\_PER         (*(RwReg8 *)0x42002014U) }}
\DoxyCodeLine{83 \textcolor{preprocessor}{\#define REG\_TC0\_COUNT8\_CC0         (*(RwReg8 *)0x42002018U) }}
\DoxyCodeLine{84 \textcolor{preprocessor}{\#define REG\_TC0\_COUNT8\_CC1         (*(RwReg8 *)0x42002019U) }}
\DoxyCodeLine{85 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* (defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_)) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{86 }
\DoxyCodeLine{87 \textcolor{comment}{/* ========== Instance parameters for TC0 peripheral ========== */}}
\DoxyCodeLine{88 \textcolor{preprocessor}{\#define TC0\_CC8\_NUM                 2}}
\DoxyCodeLine{89 \textcolor{preprocessor}{\#define TC0\_CC16\_NUM                2}}
\DoxyCodeLine{90 \textcolor{preprocessor}{\#define TC0\_CC32\_NUM                2}}
\DoxyCodeLine{91 \textcolor{preprocessor}{\#define TC0\_DITHERING\_EXT           0}}
\DoxyCodeLine{92 \textcolor{preprocessor}{\#define TC0\_GCLK\_ID                 19}}
\DoxyCodeLine{93 \textcolor{preprocessor}{\#define TC0\_MASTER                  1}}
\DoxyCodeLine{94 \textcolor{preprocessor}{\#define TC0\_OW\_NUM                  2}}
\DoxyCodeLine{95 \textcolor{preprocessor}{\#define TC0\_PERIOD\_EXT              0}}
\DoxyCodeLine{96 \textcolor{preprocessor}{\#define TC0\_SHADOW\_EXT              0}}
\DoxyCodeLine{97 }
\DoxyCodeLine{98 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_SAMD20\_TC0\_INSTANCE\_ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
