

================================================================
== Vivado HLS Report for 'example'
================================================================
* Date:           Wed Jul 31 02:49:00 2019

* Version:        2019.2.0 (Build 2605627 on Tue Jul 30 20:40:18 MDT 2019)
* Project:        proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.33|     5.297|        3.60|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+------------+------------+-----+-----+----------+
    |  Latency  |     Latency Realtime    |  Interval | Pipeline |
    | min | max |     min    |     max    | min | max |   Type   |
    +-----+-----+------------+------------+-----+-----+----------+
    |   24|   24| 0.127 (us) | 0.127 (us) |   25|   25| dataflow |
    +-----+-----+------------+------------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------+--------+-----+-----+-------------+-------------+-----+-----+---------+
        |           |        |  Latency  |      Latency Realtime     |  Interval | Pipeline|
        |  Instance | Module | min | max |     min     |     max     | min | max |   Type  |
        +-----------+--------+-----+-----+-------------+-------------+-----+-----+---------+
        |proc_1_U0  |proc_1  |   24|   24| 81.624 (ns) | 81.624 (ns) |   24|   24|   none  |
        |proc_2_U0  |proc_2  |   13|   13| 68.861 (ns) | 68.861 (ns) |   13|   13|   none  |
        +-----------+--------+-----+-----+-------------+-------------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      1|    -|
|FIFO             |        0|      -|      12|     92|    -|
|Instance         |        -|      -|      98|    138|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     110|    231|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------+--------+---------+-------+----+----+-----+
    |  Instance | Module | BRAM_18K| DSP48E| FF | LUT| URAM|
    +-----------+--------+---------+-------+----+----+-----+
    |proc_1_U0  |proc_1  |        0|      0|  85|  64|    0|
    |proc_2_U0  |proc_2  |        0|      0|  13|  74|    0|
    +-----------+--------+---------+-------+----+----+-----+
    |Total      |        |        0|      0|  98| 138|    0|
    +-----------+--------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------+---------+---+----+-----+------+-----+---------+
    |       Name       | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +------------------+---------+---+----+-----+------+-----+---------+
    |data_channel11_U  |        0|  6|   0|    -|     8|   32|      256|
    |data_channel22_U  |        0|  6|   0|    -|     8|   32|      256|
    +------------------+---------+---+----+-----+------+-----+---------+
    |Total             |        0| 12|   0|    0|    16|   64|      512|
    +------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   1|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   1|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|A_TDATA   |  in |   32|    axis    |  A_V_data_V  |    pointer   |
|A_TKEEP   |  in |    4|    axis    |  A_V_keep_V  |    pointer   |
|A_TSTRB   |  in |    4|    axis    |  A_V_strb_V  |    pointer   |
|A_TUSER   |  in |    2|    axis    |  A_V_user_V  |    pointer   |
|A_TLAST   |  in |    1|    axis    |  A_V_last_V  |    pointer   |
|A_TID     |  in |    5|    axis    |   A_V_id_V   |    pointer   |
|A_TDEST   |  in |    6|    axis    |  A_V_dest_V  |    pointer   |
|A_TVALID  |  in |    1|    axis    |  A_V_dest_V  |    pointer   |
|A_TREADY  | out |    1|    axis    |  A_V_dest_V  |    pointer   |
|B_TDATA   | out |   32|    axis    |  B_V_data_V  |    pointer   |
|B_TKEEP   | out |    4|    axis    |  B_V_keep_V  |    pointer   |
|B_TSTRB   | out |    4|    axis    |  B_V_strb_V  |    pointer   |
|B_TUSER   | out |    2|    axis    |  B_V_user_V  |    pointer   |
|B_TLAST   | out |    1|    axis    |  B_V_last_V  |    pointer   |
|B_TID     | out |    5|    axis    |   B_V_id_V   |    pointer   |
|B_TDEST   | out |    6|    axis    |  B_V_dest_V  |    pointer   |
|B_TVALID  | out |    1|    axis    |  B_V_dest_V  |    pointer   |
|B_TREADY  |  in |    1|    axis    |  B_V_dest_V  |    pointer   |
|ap_clk    |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_rst_n  |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_start  |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_done   | out |    1| ap_ctrl_hs |    example   | return value |
|ap_ready  | out |    1| ap_ctrl_hs |    example   | return value |
|ap_idle   | out |    1| ap_ctrl_hs |    example   | return value |
+----------+-----+-----+------------+--------------+--------------+

