Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 00:00:39 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_2/post_route_timing.rpt
| Design       : td_fused_top_tdf3_accum_2
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
hadd_16ns_16ns_16_2_full_dsp_1_U258/din0_buf1_reg[3]/C
                               sum_01_reg_55_reg[11]/D        0.350         
hadd_16ns_16ns_16_2_full_dsp_1_U258/din0_buf1_reg[3]/C
                               sum_01_reg_55_reg[12]/D        0.364         
hadd_16ns_16ns_16_2_full_dsp_1_U258/din0_buf1_reg[3]/C
                               sum_01_reg_55_reg[13]/D        0.394         
hadd_16ns_16ns_16_2_full_dsp_1_U258/din0_buf1_reg[3]/C
                               sum_01_reg_55_reg[14]/D        0.427         
hadd_16ns_16ns_16_2_full_dsp_1_U258/din0_buf1_reg[3]/C
                               sum_01_reg_55_reg[4]/D         0.482         
hadd_16ns_16ns_16_2_full_dsp_1_U258/din0_buf1_reg[3]/C
                               sum_01_reg_55_reg[6]/D         0.519         
hadd_16ns_16ns_16_2_full_dsp_1_U258/din0_buf1_reg[3]/C
                               sum_01_reg_55_reg[9]/D         0.683         
hadd_16ns_16ns_16_2_full_dsp_1_U258/din0_buf1_reg[3]/C
                               sum_01_reg_55_reg[10]/D        0.700         
hadd_16ns_16ns_16_2_full_dsp_1_U258/din0_buf1_reg[3]/C
                               sum_01_reg_55_reg[7]/D         0.807         
hadd_16ns_16ns_16_2_full_dsp_1_U258/din0_buf1_reg[3]/C
                               sum_01_reg_55_reg[8]/D         0.833         
hadd_16ns_16ns_16_2_full_dsp_1_U258/din0_buf1_reg[3]/C
                               sum_01_reg_55_reg[15]/D        0.839         
hadd_16ns_16ns_16_2_full_dsp_1_U258/din0_buf1_reg[3]/C
                               sum_01_reg_55_reg[0]/D         1.126         
hadd_16ns_16ns_16_2_full_dsp_1_U258/din0_buf1_reg[3]/C
                               sum_01_reg_55_reg[3]/D         1.153         
hadd_16ns_16ns_16_2_full_dsp_1_U258/din0_buf1_reg[3]/C
                               sum_01_reg_55_reg[5]/D         1.331         
hadd_16ns_16ns_16_2_full_dsp_1_U258/din0_buf1_reg[3]/C
                               sum_01_reg_55_reg[1]/D         1.715         
hadd_16ns_16ns_16_2_full_dsp_1_U258/din0_buf1_reg[3]/C
                               sum_01_reg_55_reg[2]/D         1.827         
ap_done_reg_reg/C              sum_01_reg_55_reg[2]/R         7.803         
ap_done_reg_reg/C              sum_01_reg_55_reg[6]/R         7.803         
ap_done_reg_reg/C              sum_01_reg_55_reg[5]/R         7.853         
ap_done_reg_reg/C              sum_01_reg_55_reg[1]/R         7.862         
ap_done_reg_reg/C              sum_01_reg_55_reg[3]/R         7.862         
ap_done_reg_reg/C              sum_01_reg_55_reg[10]/R        8.011         
ap_done_reg_reg/C              sum_01_reg_55_reg[13]/R        8.011         
ap_done_reg_reg/C              sum_01_reg_55_reg[14]/R        8.011         
ap_done_reg_reg/C              sum_01_reg_55_reg[15]/R        8.011         
i_1_1_reg_44_reg[0]/C          accum_in_14_preg_reg[1]/CE     8.025         
i_1_1_reg_44_reg[0]/C          accum_in_14_preg_reg[2]/CE     8.025         
i_1_1_reg_44_reg[0]/C          accum_in_14_preg_reg[5]/CE     8.025         
i_1_1_reg_44_reg[0]/C          accum_in_14_preg_reg[6]/CE     8.025         
ap_done_reg_reg/C              sum_01_reg_55_reg[0]/R         8.072         
ap_done_reg_reg/C              sum_01_reg_55_reg[4]/R         8.072         
i_1_1_reg_44_reg[0]/C          accum_in_14_preg_reg[0]/CE     8.086         
i_1_1_reg_44_reg[0]/C          accum_in_14_preg_reg[3]/CE     8.086         
i_1_1_reg_44_reg[0]/C          accum_in_14_preg_reg[4]/CE     8.086         
ap_done_reg_reg/C              sum_01_reg_55_reg[11]/R        8.131         
ap_done_reg_reg/C              sum_01_reg_55_reg[12]/R        8.131         
i_1_1_reg_44_reg[0]/C          ap_done_reg_reg/D              8.142         
ap_done_reg_reg/C              sum_01_reg_55_reg[7]/R         8.190         
ap_done_reg_reg/C              sum_01_reg_55_reg[8]/R         8.190         
ap_done_reg_reg/C              sum_01_reg_55_reg[9]/R         8.190         
ap_done_reg_reg/C              i_1_1_reg_44_reg[0]/R          8.207         
ap_done_reg_reg/C              i_1_1_reg_44_reg[1]/R          8.207         
ap_done_reg_reg/C              i_1_1_reg_44_reg[2]/R          8.207         
ap_done_reg_reg/C              i_1_1_reg_44_reg[3]/R          8.207         
i_1_1_reg_44_reg[0]/C          accum_in_14_preg_reg[12]/CE    8.213         
i_1_1_reg_44_reg[0]/C          accum_in_14_preg_reg[13]/CE    8.213         
i_1_1_reg_44_reg[0]/C          accum_in_14_preg_reg[14]/CE    8.213         
i_1_1_reg_44_reg[0]/C          accum_in_14_preg_reg[15]/CE    8.213         
ap_CS_fsm_reg[3]/C             sum_01_reg_55_reg[0]/CE        8.240         
ap_CS_fsm_reg[3]/C             sum_01_reg_55_reg[4]/CE        8.240         
i_1_1_reg_44_reg[0]/C          ap_CS_fsm_reg[0]/D             8.286         
sum_01_reg_55_reg[13]/C        hadd_16ns_16ns_16_2_full_dsp_1_U258/din0_buf1_reg[13]/D
                                                              8.310         
i_1_1_reg_44_reg[0]/C          accum_in_14_preg_reg[8]/CE     8.382         
i_1_1_reg_44_reg[0]/C          accum_in_14_preg_reg[9]/CE     8.382         
i_1_1_reg_44_reg[0]/C          accum_in_14_preg_reg[10]/CE    8.454         
i_1_1_reg_44_reg[0]/C          accum_in_14_preg_reg[7]/CE     8.454         
sum_01_reg_55_reg[12]/C        hadd_16ns_16ns_16_2_full_dsp_1_U258/din0_buf1_reg[12]/D
                                                              8.479         
ap_CS_fsm_reg[3]/C             sum_01_reg_55_reg[10]/CE       8.502         
ap_CS_fsm_reg[3]/C             sum_01_reg_55_reg[13]/CE       8.502         
ap_CS_fsm_reg[3]/C             sum_01_reg_55_reg[14]/CE       8.502         
sum_01_reg_55_reg[7]/C         hadd_16ns_16ns_16_2_full_dsp_1_U258/din0_buf1_reg[7]/D
                                                              8.518         
sum_01_reg_55_reg[8]/C         hadd_16ns_16ns_16_2_full_dsp_1_U258/din0_buf1_reg[8]/D
                                                              8.582         
i_1_1_reg_44_reg[0]/C          accum_in_14_preg_reg[11]/CE    8.597         
sum_01_reg_55_reg[14]/C        accum_in_14_preg_reg[14]/D     8.608         
ap_CS_fsm_reg[3]/C             sum_01_reg_55_reg[1]/CE        8.688         
ap_CS_fsm_reg[3]/C             sum_01_reg_55_reg[3]/CE        8.688         
ap_CS_fsm_reg[3]/C             sum_01_reg_55_reg[15]/CE       8.691         
ap_CS_fsm_reg[3]/C             sum_01_reg_55_reg[2]/CE        8.719         
ap_CS_fsm_reg[3]/C             sum_01_reg_55_reg[6]/CE        8.719         
ap_CS_fsm_reg[3]/C             sum_01_reg_55_reg[7]/CE        8.755         
ap_CS_fsm_reg[3]/C             sum_01_reg_55_reg[8]/CE        8.755         
ap_CS_fsm_reg[3]/C             sum_01_reg_55_reg[9]/CE        8.755         
sum_01_reg_55_reg[13]/C        accum_in_14_preg_reg[13]/D     8.759         
i_1_1_reg_44_reg[2]/C          add_ln57_reg_91_reg[2]/D       8.760         
i_1_1_reg_44_reg[2]/C          add_ln57_reg_91_reg[3]/D       8.770         
ap_done_reg_reg/C              ap_CS_fsm_reg[1]/D             8.801         
ap_CS_fsm_reg[3]/C             sum_01_reg_55_reg[5]/CE        8.826         
sum_01_reg_55_reg[12]/C        accum_in_14_preg_reg[12]/D     8.846         
i_1_1_reg_44_reg[1]/C          ap_CS_fsm_reg[2]/D             8.879         
ap_CS_fsm_reg[3]/C             sum_01_reg_55_reg[11]/CE       8.905         
ap_CS_fsm_reg[3]/C             sum_01_reg_55_reg[12]/CE       8.905         
sum_01_reg_55_reg[0]/C         hadd_16ns_16ns_16_2_full_dsp_1_U258/din0_buf1_reg[0]/D
                                                              8.919         
sum_01_reg_55_reg[5]/C         hadd_16ns_16ns_16_2_full_dsp_1_U258/din0_buf1_reg[5]/D
                                                              8.929         
sum_01_reg_55_reg[14]/C        hadd_16ns_16ns_16_2_full_dsp_1_U258/din0_buf1_reg[14]/D
                                                              8.969         
sum_01_reg_55_reg[10]/C        hadd_16ns_16ns_16_2_full_dsp_1_U258/din0_buf1_reg[10]/D
                                                              8.972         
sum_01_reg_55_reg[11]/C        hadd_16ns_16ns_16_2_full_dsp_1_U258/din0_buf1_reg[11]/D
                                                              8.972         
add_ln57_reg_91_reg[1]/C       i_1_1_reg_44_reg[1]/D          8.976         
sum_01_reg_55_reg[9]/C         hadd_16ns_16ns_16_2_full_dsp_1_U258/din0_buf1_reg[9]/D
                                                              8.991         
sum_01_reg_55_reg[2]/C         hadd_16ns_16ns_16_2_full_dsp_1_U258/din0_buf1_reg[2]/D
                                                              9.000         
sum_01_reg_55_reg[6]/C         hadd_16ns_16ns_16_2_full_dsp_1_U258/din0_buf1_reg[6]/D
                                                              9.029         
sum_01_reg_55_reg[11]/C        accum_in_14_preg_reg[11]/D     9.036         
sum_01_reg_55_reg[10]/C        accum_in_14_preg_reg[10]/D     9.050         
sum_01_reg_55_reg[4]/C         hadd_16ns_16ns_16_2_full_dsp_1_U258/din0_buf1_reg[4]/D
                                                              9.057         
ap_CS_fsm_reg[3]/C             i_1_1_reg_44_reg[0]/CE         9.081         
ap_CS_fsm_reg[3]/C             i_1_1_reg_44_reg[1]/CE         9.081         
ap_CS_fsm_reg[3]/C             i_1_1_reg_44_reg[2]/CE         9.081         
ap_CS_fsm_reg[3]/C             i_1_1_reg_44_reg[3]/CE         9.081         
sum_01_reg_55_reg[7]/C         accum_in_14_preg_reg[7]/D      9.085         
sum_01_reg_55_reg[4]/C         accum_in_14_preg_reg[4]/D      9.092         
sum_01_reg_55_reg[8]/C         accum_in_14_preg_reg[8]/D      9.101         



