question,answer
"Does the 6566/6567 video controller interact with the system data bus?","Yes"
"What is the purpose of the AEC signal in the 6566/6567 devices?","To disable the processor address bus drivers"
"What is the frequency of the 1-MHz clock provided by the video chips?","1 MHz"
"What is the duration of a memory cycle in the 6566/6567 devices?","500 ns"
"What is the purpose of the BA signal in the 6566/6567 devices?","To indicate that the video chip will require a Phase 2 data access"
"How many Phase-2 times are allowed after BA low for the processor to complete any current memory accesses?","Three"
"What is the purpose of the sprite data fetches in the 6566/6567 devices?","To fetch sprite data"
"How many memory accesses are required to fetch the video matrix pointers?","40"
"What is the condition for fetching sprite pointers in the 6566/6567 devices?","Every other Phase 1 at the end of each raster line"
"What is the purpose of the 6566/6567 devices in the system?","To provide the interface control signals required to maintain bus sharing"
"What is the duration of a character pointer fetch in the 6566/6567 devices?","40 consecutive Phase 2 accesses"
"What is the purpose of the 1-MHz clock in the 6566/6567 devices?","To provide a clock for the video chips"
"What is the condition for fetching sprite data in the 6566/6567 devices?","Every eighth raster line during the display window"