Classic Timing Analyzer report for serialassincrona
Thu Sep 12 19:47:42 2013
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                   ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------+-------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                       ; To                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------+-------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.804 ns                                       ; PARTIDA                    ; deslocador_uc:inst4|sreg.init ; --         ; CLOCK    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.109 ns                                       ; deslocador_uc:inst4|sreg.a ; DSERIAL                       ; CLOCK      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 6.612 ns                                       ; CLOCK                      ; CLOCK2                        ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.564 ns                                      ; PARTIDA                    ; deslocador_uc:inst4|sreg.a    ; --         ; CLOCK    ; 0            ;
; Clock Setup: 'CLOCK'         ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; deslocador_uc:inst4|sreg.a ; 74165:inst2|84                ; CLOCK      ; CLOCK    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                            ;                               ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------+-------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK'                                                                                                                                                                                                               ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                          ; To                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; deslocador_uc:inst4|sreg.a    ; 74165:inst2|84                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.690 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; deslocador_uc:inst4|sreg.a    ; 74165:inst2|98                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.547 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; deslocador_uc:inst4|sreg.a    ; 74165:inst2|38                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.547 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; deslocador_uc:inst4|sreg.a    ; 74165:inst11|98               ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.514 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; deslocador_uc:inst4|sreg.a    ; 74165:inst2|79                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; deslocador_uc:inst4|sreg.a    ; 74165:inst2|37                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.349 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; deslocador_uc:inst4|sreg.a    ; 74165:inst2|70                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.261 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74165:inst2|84                ; 74165:inst2|93                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.166 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; deslocador_uc:inst4|sreg.a    ; 74165:inst2|65                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.087 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74165:inst2|93                ; 74165:inst2|98                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.074 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; deslocador_uc:inst4|sreg.a    ; 74165:inst2|93                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.009 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|134    ; deslocador_uc:inst4|sreg.a    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.997 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74165:inst2|38                ; 74165:inst2|37                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.949 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74165:inst2|37                ; 74165:inst2|65                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.968 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74165:inst2|79                ; 74165:inst2|84                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.913 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|111    ; deslocador_uc:inst4|sreg.a    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.894 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|122    ; deslocador_uc:inst4|sreg.a    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.864 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; deslocador_uc:inst4|sreg.a    ; 74163:inst6|f74163:sub|34     ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.835 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; deslocador_uc:inst4|sreg.a    ; 74163:inst6|f74163:sub|122    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.835 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; deslocador_uc:inst4|sreg.a    ; 74163:inst6|f74163:sub|111    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.827 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; deslocador_uc:inst4|sreg.a    ; 74163:inst6|f74163:sub|134    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.827 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|122    ; 74163:inst6|f74163:sub|134    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.781 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74165:inst11|98               ; 74165:inst2|38                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.743 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74165:inst2|70                ; 74165:inst2|79                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.734 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74165:inst2|65                ; 74165:inst2|70                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.703 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|34     ; deslocador_uc:inst4|sreg.a    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.685 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; deslocador_uc:inst4|sreg.a    ; deslocador_uc:inst4|sreg.init ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.676 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; deslocador_uc:inst4|sreg.init ; deslocador_uc:inst4|sreg.a    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.675 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|111    ; 74163:inst6|f74163:sub|122    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|111    ; 74163:inst6|f74163:sub|134    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.643 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|111    ; 74163:inst6|f74163:sub|111    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; deslocador_uc:inst4|sreg.a    ; deslocador_uc:inst4|sreg.a    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|34     ; 74163:inst6|f74163:sub|34     ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|134    ; 74163:inst6|f74163:sub|134    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|122    ; 74163:inst6|f74163:sub|122    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|34     ; 74163:inst6|f74163:sub|134    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.439 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|34     ; 74163:inst6|f74163:sub|111    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.438 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|34     ; 74163:inst6|f74163:sub|122    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.431 ns                ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------+
; tsu                                                                                    ;
+-------+--------------+------------+---------+-------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                            ; To Clock ;
+-------+--------------+------------+---------+-------------------------------+----------+
; N/A   ; None         ; 2.804 ns   ; PARTIDA ; deslocador_uc:inst4|sreg.init ; CLOCK    ;
; N/A   ; None         ; 2.803 ns   ; PARTIDA ; deslocador_uc:inst4|sreg.a    ; CLOCK    ;
+-------+--------------+------------+---------+-------------------------------+----------+


+---------------------------------------------------------------------------------------+
; tco                                                                                   ;
+-------+--------------+------------+----------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                       ; To      ; From Clock ;
+-------+--------------+------------+----------------------------+---------+------------+
; N/A   ; None         ; 8.109 ns   ; deslocador_uc:inst4|sreg.a ; DSERIAL ; CLOCK      ;
; N/A   ; None         ; 7.475 ns   ; 74165:inst2|98             ; DSERIAL ; CLOCK      ;
+-------+--------------+------------+----------------------------+---------+------------+


+--------------------------------------------------------------+
; tpd                                                          ;
+-------+-------------------+-----------------+-------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To     ;
+-------+-------------------+-----------------+-------+--------+
; N/A   ; None              ; 6.612 ns        ; CLOCK ; CLOCK2 ;
+-------+-------------------+-----------------+-------+--------+


+----------------------------------------------------------------------------------------------+
; th                                                                                           ;
+---------------+-------------+-----------+---------+-------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                            ; To Clock ;
+---------------+-------------+-----------+---------+-------------------------------+----------+
; N/A           ; None        ; -2.564 ns ; PARTIDA ; deslocador_uc:inst4|sreg.a    ; CLOCK    ;
; N/A           ; None        ; -2.565 ns ; PARTIDA ; deslocador_uc:inst4|sreg.init ; CLOCK    ;
+---------------+-------------+-----------+---------+-------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Sep 12 19:47:39 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off serialassincrona -c serialassincrona --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK" is an undefined clock
Info: Clock "CLOCK" Internal fmax is restricted to 500.0 MHz between source register "deslocador_uc:inst4|sreg.a" and destination register "74165:inst2|84"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.690 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y4_N7; Fanout = 18; REG Node = 'deslocador_uc:inst4|sreg.a'
            Info: 2: + IC(0.944 ns) + CELL(0.746 ns) = 1.690 ns; Loc. = LCFF_X23_Y6_N1; Fanout = 1; REG Node = '74165:inst2|84'
            Info: Total cell delay = 0.746 ns ( 44.14 % )
            Info: Total interconnect delay = 0.944 ns ( 55.86 % )
        Info: - Smallest clock skew is -0.006 ns
            Info: + Shortest clock path from clock "CLOCK" to destination register is 2.475 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLOCK'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'CLOCK~clkctrl'
                Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X23_Y6_N1; Fanout = 1; REG Node = '74165:inst2|84'
                Info: Total cell delay = 1.472 ns ( 59.47 % )
                Info: Total interconnect delay = 1.003 ns ( 40.53 % )
            Info: - Longest clock path from clock "CLOCK" to source register is 2.481 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLOCK'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'CLOCK~clkctrl'
                Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X30_Y4_N7; Fanout = 18; REG Node = 'deslocador_uc:inst4|sreg.a'
                Info: Total cell delay = 1.472 ns ( 59.33 % )
                Info: Total interconnect delay = 1.009 ns ( 40.67 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "deslocador_uc:inst4|sreg.init" (data pin = "PARTIDA", clock pin = "CLOCK") is 2.804 ns
    Info: + Longest pin to register delay is 5.195 ns
        Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y7; Fanout = 2; PIN Node = 'PARTIDA'
        Info: 2: + IC(3.827 ns) + CELL(0.366 ns) = 5.040 ns; Loc. = LCCOMB_X30_Y4_N24; Fanout = 1; COMB Node = 'deslocador_uc:inst4|snext.init~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.195 ns; Loc. = LCFF_X30_Y4_N25; Fanout = 18; REG Node = 'deslocador_uc:inst4|sreg.init'
        Info: Total cell delay = 1.368 ns ( 26.33 % )
        Info: Total interconnect delay = 3.827 ns ( 73.67 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "CLOCK" to destination register is 2.481 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLOCK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'CLOCK~clkctrl'
        Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X30_Y4_N25; Fanout = 18; REG Node = 'deslocador_uc:inst4|sreg.init'
        Info: Total cell delay = 1.472 ns ( 59.33 % )
        Info: Total interconnect delay = 1.009 ns ( 40.67 % )
Info: tco from clock "CLOCK" to destination pin "DSERIAL" through register "deslocador_uc:inst4|sreg.a" is 8.109 ns
    Info: + Longest clock path from clock "CLOCK" to source register is 2.481 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLOCK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'CLOCK~clkctrl'
        Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X30_Y4_N7; Fanout = 18; REG Node = 'deslocador_uc:inst4|sreg.a'
        Info: Total cell delay = 1.472 ns ( 59.33 % )
        Info: Total interconnect delay = 1.009 ns ( 40.67 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.534 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y4_N7; Fanout = 18; REG Node = 'deslocador_uc:inst4|sreg.a'
        Info: 2: + IC(0.821 ns) + CELL(0.053 ns) = 0.874 ns; Loc. = LCCOMB_X27_Y6_N16; Fanout = 1; COMB Node = 'inst5'
        Info: 3: + IC(2.708 ns) + CELL(1.952 ns) = 5.534 ns; Loc. = PIN_E12; Fanout = 0; PIN Node = 'DSERIAL'
        Info: Total cell delay = 2.005 ns ( 36.23 % )
        Info: Total interconnect delay = 3.529 ns ( 63.77 % )
Info: Longest tpd from source pin "CLOCK" to destination pin "CLOCK2" is 6.612 ns
    Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLOCK'
    Info: 2: + IC(3.614 ns) + CELL(2.144 ns) = 6.612 ns; Loc. = PIN_N22; Fanout = 0; PIN Node = 'CLOCK2'
    Info: Total cell delay = 2.998 ns ( 45.34 % )
    Info: Total interconnect delay = 3.614 ns ( 54.66 % )
Info: th for register "deslocador_uc:inst4|sreg.a" (data pin = "PARTIDA", clock pin = "CLOCK") is -2.564 ns
    Info: + Longest clock path from clock "CLOCK" to destination register is 2.481 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLOCK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'CLOCK~clkctrl'
        Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X30_Y4_N7; Fanout = 18; REG Node = 'deslocador_uc:inst4|sreg.a'
        Info: Total cell delay = 1.472 ns ( 59.33 % )
        Info: Total interconnect delay = 1.009 ns ( 40.67 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.194 ns
        Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y7; Fanout = 2; PIN Node = 'PARTIDA'
        Info: 2: + IC(3.826 ns) + CELL(0.366 ns) = 5.039 ns; Loc. = LCCOMB_X30_Y4_N6; Fanout = 1; COMB Node = 'deslocador_uc:inst4|Selector0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.194 ns; Loc. = LCFF_X30_Y4_N7; Fanout = 18; REG Node = 'deslocador_uc:inst4|sreg.a'
        Info: Total cell delay = 1.368 ns ( 26.34 % )
        Info: Total interconnect delay = 3.826 ns ( 73.66 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 161 megabytes
    Info: Processing ended: Thu Sep 12 19:47:43 2013
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


