Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Sep 14 20:40:14 2018
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file challenge_7_timing_summary_routed.rpt -pb challenge_7_timing_summary_routed.pb -rpx challenge_7_timing_summary_routed.rpx -warn_on_violation
| Design       : challenge_7
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: in_reg/counter1_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.545        0.000                      0                   17        0.151        0.000                      0                   17        3.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.545        0.000                      0                   17        0.151        0.000                      0                   17        3.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.545ns  (required time - arrival time)
  Source:                 genblk2.muxshift_2[2].mux_x/o_Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk4.muxshift_3_high[6].mux_x/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.580ns (39.980%)  route 0.871ns (60.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.750     5.384    genblk2.muxshift_2[2].mux_x/i_CLK_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  genblk2.muxshift_2[2].mux_x/o_Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.456     5.840 r  genblk2.muxshift_2[2].mux_x/o_Y_reg/Q
                         net (fo=2, routed)           0.871     6.711    genblk2.muxshift_2[2].mux_x/p_10_out
    SLICE_X40Y34         LUT3 (Prop_lut3_I0_O)        0.124     6.835 r  genblk2.muxshift_2[2].mux_x/o_Y_i_1__21/O
                         net (fo=1, routed)           0.000     6.835    genblk4.muxshift_3_high[6].mux_x/o_Y_reg_0
    SLICE_X40Y34         FDRE                                         r  genblk4.muxshift_3_high[6].mux_x/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.573    14.931    genblk4.muxshift_3_high[6].mux_x/i_CLK_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  genblk4.muxshift_3_high[6].mux_x/o_Y_reg/C
                         clock pessimism              0.453    15.384    
                         clock uncertainty           -0.035    15.349    
    SLICE_X40Y34         FDRE (Setup_fdre_C_D)        0.031    15.380    genblk4.muxshift_3_high[6].mux_x/o_Y_reg
  -------------------------------------------------------------------
                         required time                         15.380    
                         arrival time                          -6.835    
  -------------------------------------------------------------------
                         slack                                  8.545    

Slack (MET) :             8.547ns  (required time - arrival time)
  Source:                 genblk1.muxshift_1[3].mux_x/o_Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk2.muxshift_2[5].mux_x/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.718ns (50.334%)  route 0.708ns (49.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.749     5.383    genblk1.muxshift_1[3].mux_x/i_CLK_IBUF_BUFG
    SLICE_X41Y33         FDRE                                         r  genblk1.muxshift_1[3].mux_x/o_Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.419     5.802 r  genblk1.muxshift_1[3].mux_x/o_Y_reg/Q
                         net (fo=2, routed)           0.708     6.511    genblk1.muxshift_1[3].mux_x/p_6_out
    SLICE_X40Y33         LUT3 (Prop_lut3_I0_O)        0.299     6.810 r  genblk1.muxshift_1[3].mux_x/o_Y_i_1__12/O
                         net (fo=1, routed)           0.000     6.810    genblk2.muxshift_2[5].mux_x/o_Y_reg_2
    SLICE_X40Y33         FDRE                                         r  genblk2.muxshift_2[5].mux_x/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.572    14.930    genblk2.muxshift_2[5].mux_x/i_CLK_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  genblk2.muxshift_2[5].mux_x/o_Y_reg/C
                         clock pessimism              0.431    15.361    
                         clock uncertainty           -0.035    15.326    
    SLICE_X40Y33         FDRE (Setup_fdre_C_D)        0.031    15.357    genblk2.muxshift_2[5].mux_x/o_Y_reg
  -------------------------------------------------------------------
                         required time                         15.357    
                         arrival time                          -6.810    
  -------------------------------------------------------------------
                         slack                                  8.547    

Slack (MET) :             8.555ns  (required time - arrival time)
  Source:                 genblk2.muxshift_2[6].mux_x/o_Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk3.muxshift_3_low[2].mux_x/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.580ns (40.220%)  route 0.862ns (59.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.750     5.384    genblk2.muxshift_2[6].mux_x/i_CLK_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  genblk2.muxshift_2[6].mux_x/o_Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.456     5.840 r  genblk2.muxshift_2[6].mux_x/o_Y_reg/Q
                         net (fo=2, routed)           0.862     6.702    genblk2.muxshift_2[6].mux_x/p_4_in
    SLICE_X40Y34         LUT3 (Prop_lut3_I0_O)        0.124     6.826 r  genblk2.muxshift_2[6].mux_x/o_Y_i_1__17/O
                         net (fo=1, routed)           0.000     6.826    genblk3.muxshift_3_low[2].mux_x/o_Y_reg_0
    SLICE_X40Y34         FDRE                                         r  genblk3.muxshift_3_low[2].mux_x/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.573    14.931    genblk3.muxshift_3_low[2].mux_x/i_CLK_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  genblk3.muxshift_3_low[2].mux_x/o_Y_reg/C
                         clock pessimism              0.453    15.384    
                         clock uncertainty           -0.035    15.349    
    SLICE_X40Y34         FDRE (Setup_fdre_C_D)        0.032    15.381    genblk3.muxshift_3_low[2].mux_x/o_Y_reg
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                          -6.826    
  -------------------------------------------------------------------
                         slack                                  8.555    

Slack (MET) :             8.569ns  (required time - arrival time)
  Source:                 genblk2.muxshift_2[7].mux_x/o_Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk3.muxshift_3_low[3].mux_x/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.580ns (41.426%)  route 0.820ns (58.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.749     5.383    genblk2.muxshift_2[7].mux_x/i_CLK_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  genblk2.muxshift_2[7].mux_x/o_Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     5.839 r  genblk2.muxshift_2[7].mux_x/o_Y_reg/Q
                         net (fo=2, routed)           0.820     6.659    genblk2.muxshift_2[7].mux_x/p_6_in
    SLICE_X41Y32         LUT3 (Prop_lut3_I0_O)        0.124     6.783 r  genblk2.muxshift_2[7].mux_x/o_Y_i_1__18/O
                         net (fo=1, routed)           0.000     6.783    genblk3.muxshift_3_low[3].mux_x/o_Y_reg_0
    SLICE_X41Y32         FDRE                                         r  genblk3.muxshift_3_low[3].mux_x/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.571    14.929    genblk3.muxshift_3_low[3].mux_x/i_CLK_IBUF_BUFG
    SLICE_X41Y32         FDRE                                         r  genblk3.muxshift_3_low[3].mux_x/o_Y_reg/C
                         clock pessimism              0.429    15.358    
                         clock uncertainty           -0.035    15.323    
    SLICE_X41Y32         FDRE (Setup_fdre_C_D)        0.029    15.352    genblk3.muxshift_3_low[3].mux_x/o_Y_reg
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  8.569    

Slack (MET) :             8.575ns  (required time - arrival time)
  Source:                 genblk2.muxshift_2[4].mux_x/o_Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk3.muxshift_3_low[0].mux_x/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.580ns (41.683%)  route 0.811ns (58.317%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.749     5.383    genblk2.muxshift_2[4].mux_x/i_CLK_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  genblk2.muxshift_2[4].mux_x/o_Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     5.839 r  genblk2.muxshift_2[4].mux_x/o_Y_reg/Q
                         net (fo=2, routed)           0.811     6.651    genblk2.muxshift_2[4].mux_x/o_Y_reg_0
    SLICE_X41Y31         LUT3 (Prop_lut3_I0_O)        0.124     6.775 r  genblk2.muxshift_2[4].mux_x/o_Y_i_1__15/O
                         net (fo=1, routed)           0.000     6.775    genblk3.muxshift_3_low[0].mux_x/o_Y_reg_0
    SLICE_X41Y31         FDRE                                         r  genblk3.muxshift_3_low[0].mux_x/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.569    14.927    genblk3.muxshift_3_low[0].mux_x/i_CLK_IBUF_BUFG
    SLICE_X41Y31         FDRE                                         r  genblk3.muxshift_3_low[0].mux_x/o_Y_reg/C
                         clock pessimism              0.429    15.356    
                         clock uncertainty           -0.035    15.321    
    SLICE_X41Y31         FDRE (Setup_fdre_C_D)        0.029    15.350    genblk3.muxshift_3_low[0].mux_x/o_Y_reg
  -------------------------------------------------------------------
                         required time                         15.350    
                         arrival time                          -6.775    
  -------------------------------------------------------------------
                         slack                                  8.575    

Slack (MET) :             8.580ns  (required time - arrival time)
  Source:                 genblk1.muxshift_1[3].mux_x/o_Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk2.muxshift_2[3].mux_x/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.718ns (51.612%)  route 0.673ns (48.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.749     5.383    genblk1.muxshift_1[3].mux_x/i_CLK_IBUF_BUFG
    SLICE_X41Y33         FDRE                                         r  genblk1.muxshift_1[3].mux_x/o_Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.419     5.802 r  genblk1.muxshift_1[3].mux_x/o_Y_reg/Q
                         net (fo=2, routed)           0.673     6.475    genblk1.muxshift_1[1].mux_x/p_6_out
    SLICE_X40Y33         LUT3 (Prop_lut3_I2_O)        0.299     6.774 r  genblk1.muxshift_1[1].mux_x/o_Y_i_1__10/O
                         net (fo=1, routed)           0.000     6.774    genblk2.muxshift_2[3].mux_x/o_Y_reg_1
    SLICE_X40Y33         FDRE                                         r  genblk2.muxshift_2[3].mux_x/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.572    14.930    genblk2.muxshift_2[3].mux_x/i_CLK_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  genblk2.muxshift_2[3].mux_x/o_Y_reg/C
                         clock pessimism              0.431    15.361    
                         clock uncertainty           -0.035    15.326    
    SLICE_X40Y33         FDRE (Setup_fdre_C_D)        0.029    15.355    genblk2.muxshift_2[3].mux_x/o_Y_reg
  -------------------------------------------------------------------
                         required time                         15.355    
                         arrival time                          -6.774    
  -------------------------------------------------------------------
                         slack                                  8.580    

Slack (MET) :             8.583ns  (required time - arrival time)
  Source:                 genblk1.muxshift_1[7].mux_x/o_Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk2.muxshift_2[7].mux_x/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.580ns (41.780%)  route 0.808ns (58.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.750     5.384    genblk1.muxshift_1[7].mux_x/i_CLK_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  genblk1.muxshift_1[7].mux_x/o_Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.456     5.840 r  genblk1.muxshift_1[7].mux_x/o_Y_reg/Q
                         net (fo=2, routed)           0.808     6.648    genblk1.muxshift_1[5].mux_x/w_B_SHIFT_INTERCONNECT_1_7
    SLICE_X40Y33         LUT3 (Prop_lut3_I2_O)        0.124     6.772 r  genblk1.muxshift_1[5].mux_x/o_Y_i_1__14/O
                         net (fo=1, routed)           0.000     6.772    genblk2.muxshift_2[7].mux_x/o_Y_reg_1
    SLICE_X40Y33         FDRE                                         r  genblk2.muxshift_2[7].mux_x/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.572    14.930    genblk2.muxshift_2[7].mux_x/i_CLK_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  genblk2.muxshift_2[7].mux_x/o_Y_reg/C
                         clock pessimism              0.429    15.359    
                         clock uncertainty           -0.035    15.324    
    SLICE_X40Y33         FDRE (Setup_fdre_C_D)        0.032    15.356    genblk2.muxshift_2[7].mux_x/o_Y_reg
  -------------------------------------------------------------------
                         required time                         15.356    
                         arrival time                          -6.772    
  -------------------------------------------------------------------
                         slack                                  8.583    

Slack (MET) :             8.589ns  (required time - arrival time)
  Source:                 genblk1.muxshift_1[4].mux_x/o_Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk2.muxshift_2[6].mux_x/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.716ns (51.821%)  route 0.666ns (48.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.749     5.383    genblk1.muxshift_1[4].mux_x/i_CLK_IBUF_BUFG
    SLICE_X41Y33         FDRE                                         r  genblk1.muxshift_1[4].mux_x/o_Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.419     5.802 r  genblk1.muxshift_1[4].mux_x/o_Y_reg/Q
                         net (fo=2, routed)           0.666     6.468    genblk1.muxshift_1[4].mux_x/p_5_out
    SLICE_X40Y34         LUT3 (Prop_lut3_I0_O)        0.297     6.765 r  genblk1.muxshift_1[4].mux_x/o_Y_i_1__13/O
                         net (fo=1, routed)           0.000     6.765    genblk2.muxshift_2[6].mux_x/o_Y_reg_1
    SLICE_X40Y34         FDRE                                         r  genblk2.muxshift_2[6].mux_x/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.573    14.931    genblk2.muxshift_2[6].mux_x/i_CLK_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  genblk2.muxshift_2[6].mux_x/o_Y_reg/C
                         clock pessimism              0.429    15.360    
                         clock uncertainty           -0.035    15.325    
    SLICE_X40Y34         FDRE (Setup_fdre_C_D)        0.029    15.354    genblk2.muxshift_2[6].mux_x/o_Y_reg
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                          -6.765    
  -------------------------------------------------------------------
                         slack                                  8.589    

Slack (MET) :             8.590ns  (required time - arrival time)
  Source:                 mux_9/o_Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk3.muxshift_3_low[1].mux_x/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.580ns (42.053%)  route 0.799ns (57.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.749     5.383    mux_9/i_CLK_IBUF_BUFG
    SLICE_X41Y33         FDRE                                         r  mux_9/o_Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     5.839 r  mux_9/o_Y_reg/Q
                         net (fo=2, routed)           0.799     6.638    genblk2.muxshift_2[5].mux_x/w_B_SHIFT_INTERCONNECT_2_1
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124     6.762 r  genblk2.muxshift_2[5].mux_x/o_Y_i_1__16/O
                         net (fo=1, routed)           0.000     6.762    genblk3.muxshift_3_low[1].mux_x/o_Y_reg_0
    SLICE_X43Y33         FDRE                                         r  genblk3.muxshift_3_low[1].mux_x/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.572    14.930    genblk3.muxshift_3_low[1].mux_x/i_CLK_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  genblk3.muxshift_3_low[1].mux_x/o_Y_reg/C
                         clock pessimism              0.429    15.359    
                         clock uncertainty           -0.035    15.324    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.029    15.353    genblk3.muxshift_3_low[1].mux_x/o_Y_reg
  -------------------------------------------------------------------
                         required time                         15.353    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                  8.590    

Slack (MET) :             8.593ns  (required time - arrival time)
  Source:                 mux_9/o_Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk4.muxshift_3_high[5].mux_x/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.378ns  (logic 0.580ns (42.084%)  route 0.798ns (57.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.749     5.383    mux_9/i_CLK_IBUF_BUFG
    SLICE_X41Y33         FDRE                                         r  mux_9/o_Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     5.839 r  mux_9/o_Y_reg/Q
                         net (fo=2, routed)           0.798     6.637    mux_9/w_B_SHIFT_INTERCONNECT_2_1
    SLICE_X43Y33         LUT3 (Prop_lut3_I0_O)        0.124     6.761 r  mux_9/o_Y_i_1__20/O
                         net (fo=1, routed)           0.000     6.761    genblk4.muxshift_3_high[5].mux_x/o_Y_reg_0
    SLICE_X43Y33         FDRE                                         r  genblk4.muxshift_3_high[5].mux_x/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.572    14.930    genblk4.muxshift_3_high[5].mux_x/i_CLK_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  genblk4.muxshift_3_high[5].mux_x/o_Y_reg/C
                         clock pessimism              0.429    15.359    
                         clock uncertainty           -0.035    15.324    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.031    15.355    genblk4.muxshift_3_high[5].mux_x/o_Y_reg
  -------------------------------------------------------------------
                         required time                         15.355    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                  8.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 genblk1.muxshift_1[1].mux_x/o_Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk2.muxshift_2[3].mux_x/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.832%)  route 0.069ns (27.168%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.467    genblk1.muxshift_1[1].mux_x/i_CLK_IBUF_BUFG
    SLICE_X41Y33         FDRE                                         r  genblk1.muxshift_1[1].mux_x/o_Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  genblk1.muxshift_1[1].mux_x/o_Y_reg/Q
                         net (fo=2, routed)           0.069     1.677    genblk1.muxshift_1[1].mux_x/w_B_SHIFT_INTERCONNECT_1_1
    SLICE_X40Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.722 r  genblk1.muxshift_1[1].mux_x/o_Y_i_1__10/O
                         net (fo=1, routed)           0.000     1.722    genblk2.muxshift_2[3].mux_x/o_Y_reg_1
    SLICE_X40Y33         FDRE                                         r  genblk2.muxshift_2[3].mux_x/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     1.981    genblk2.muxshift_2[3].mux_x/i_CLK_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  genblk2.muxshift_2[3].mux_x/o_Y_reg/C
                         clock pessimism             -0.501     1.480    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.091     1.571    genblk2.muxshift_2[3].mux_x/o_Y_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 genblk2.muxshift_2[3].mux_x/o_Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk4.muxshift_3_high[7].mux_x/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.306%)  route 0.099ns (34.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.467    genblk2.muxshift_2[3].mux_x/i_CLK_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  genblk2.muxshift_2[3].mux_x/o_Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  genblk2.muxshift_2[3].mux_x/o_Y_reg/Q
                         net (fo=2, routed)           0.099     1.707    genblk2.muxshift_2[3].mux_x/p_9_out
    SLICE_X41Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.752 r  genblk2.muxshift_2[3].mux_x/o_Y_i_1__22/O
                         net (fo=1, routed)           0.000     1.752    genblk4.muxshift_3_high[7].mux_x/o_Y_reg_0
    SLICE_X41Y33         FDRE                                         r  genblk4.muxshift_3_high[7].mux_x/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     1.981    genblk4.muxshift_3_high[7].mux_x/i_CLK_IBUF_BUFG
    SLICE_X41Y33         FDRE                                         r  genblk4.muxshift_3_high[7].mux_x/o_Y_reg/C
                         clock pessimism             -0.501     1.480    
    SLICE_X41Y33         FDRE (Hold_fdre_C_D)         0.092     1.572    genblk4.muxshift_3_high[7].mux_x/o_Y_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 genblk1.muxshift_1[7].mux_x/o_Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            mux_9/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.590     1.468    genblk1.muxshift_1[7].mux_x/i_CLK_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  genblk1.muxshift_1[7].mux_x/o_Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  genblk1.muxshift_1[7].mux_x/o_Y_reg/Q
                         net (fo=2, routed)           0.114     1.723    genblk1.muxshift_1[7].mux_x/w_B_SHIFT_INTERCONNECT_1_7
    SLICE_X41Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.768 r  genblk1.muxshift_1[7].mux_x/o_Y_i_1__8/O
                         net (fo=1, routed)           0.000     1.768    mux_9/o_Y_reg_1
    SLICE_X41Y33         FDRE                                         r  mux_9/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     1.981    mux_9/i_CLK_IBUF_BUFG
    SLICE_X41Y33         FDRE                                         r  mux_9/o_Y_reg/C
                         clock pessimism             -0.500     1.481    
    SLICE_X41Y33         FDRE (Hold_fdre_C_D)         0.091     1.572    mux_9/o_Y_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 genblk2.muxshift_2[5].mux_x/o_Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk4.muxshift_3_high[5].mux_x/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.045%)  route 0.140ns (42.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.467    genblk2.muxshift_2[5].mux_x/i_CLK_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  genblk2.muxshift_2[5].mux_x/o_Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  genblk2.muxshift_2[5].mux_x/o_Y_reg/Q
                         net (fo=2, routed)           0.140     1.748    mux_9/o_Y_reg_2
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.045     1.793 r  mux_9/o_Y_i_1__20/O
                         net (fo=1, routed)           0.000     1.793    genblk4.muxshift_3_high[5].mux_x/o_Y_reg_0
    SLICE_X43Y33         FDRE                                         r  genblk4.muxshift_3_high[5].mux_x/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     1.981    genblk4.muxshift_3_high[5].mux_x/i_CLK_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  genblk4.muxshift_3_high[5].mux_x/o_Y_reg/C
                         clock pessimism             -0.500     1.481    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.092     1.573    genblk4.muxshift_3_high[5].mux_x/o_Y_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 mux_0/o_Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            mux_8/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.170%)  route 0.101ns (30.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.590     1.468    mux_0/i_CLK_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  mux_0/o_Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  mux_0/o_Y_reg/Q
                         net (fo=2, routed)           0.101     1.697    genblk1.muxshift_1[6].mux_x/w_B_SHIFT_INTERCONNECT_1_0
    SLICE_X41Y34         LUT3 (Prop_lut3_I2_O)        0.098     1.795 r  genblk1.muxshift_1[6].mux_x/o_Y_i_1__7/O
                         net (fo=1, routed)           0.000     1.795    mux_8/o_Y_reg_1
    SLICE_X41Y34         FDRE                                         r  mux_8/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.857     1.982    mux_8/i_CLK_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  mux_8/o_Y_reg/C
                         clock pessimism             -0.514     1.468    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.091     1.559    mux_8/o_Y_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 genblk1.muxshift_1[2].mux_x/o_Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk2.muxshift_2[2].mux_x/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.858%)  route 0.166ns (47.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.467    genblk1.muxshift_1[2].mux_x/i_CLK_IBUF_BUFG
    SLICE_X41Y33         FDRE                                         r  genblk1.muxshift_1[2].mux_x/o_Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  genblk1.muxshift_1[2].mux_x/o_Y_reg/Q
                         net (fo=2, routed)           0.166     1.774    mux_0/p_7_out
    SLICE_X40Y34         LUT3 (Prop_lut3_I2_O)        0.045     1.819 r  mux_0/o_Y_i_1__9/O
                         net (fo=1, routed)           0.000     1.819    genblk2.muxshift_2[2].mux_x/o_Y_reg_1
    SLICE_X40Y34         FDRE                                         r  genblk2.muxshift_2[2].mux_x/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.857     1.982    genblk2.muxshift_2[2].mux_x/i_CLK_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  genblk2.muxshift_2[2].mux_x/o_Y_reg/C
                         clock pessimism             -0.500     1.482    
    SLICE_X40Y34         FDRE (Hold_fdre_C_D)         0.092     1.574    genblk2.muxshift_2[2].mux_x/o_Y_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 genblk1.muxshift_1[6].mux_x/o_Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk2.muxshift_2[6].mux_x/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.226ns (62.316%)  route 0.137ns (37.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.590     1.468    genblk1.muxshift_1[6].mux_x/i_CLK_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  genblk1.muxshift_1[6].mux_x/o_Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  genblk1.muxshift_1[6].mux_x/o_Y_reg/Q
                         net (fo=2, routed)           0.137     1.733    genblk1.muxshift_1[4].mux_x/w_B_SHIFT_INTERCONNECT_1_6
    SLICE_X40Y34         LUT3 (Prop_lut3_I2_O)        0.098     1.831 r  genblk1.muxshift_1[4].mux_x/o_Y_i_1__13/O
                         net (fo=1, routed)           0.000     1.831    genblk2.muxshift_2[6].mux_x/o_Y_reg_1
    SLICE_X40Y34         FDRE                                         r  genblk2.muxshift_2[6].mux_x/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.857     1.982    genblk2.muxshift_2[6].mux_x/i_CLK_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  genblk2.muxshift_2[6].mux_x/o_Y_reg/C
                         clock pessimism             -0.501     1.481    
    SLICE_X40Y34         FDRE (Hold_fdre_C_D)         0.091     1.572    genblk2.muxshift_2[6].mux_x/o_Y_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 genblk2.muxshift_2[2].mux_x/o_Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk3.muxshift_3_low[2].mux_x/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.302%)  route 0.170ns (47.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.590     1.468    genblk2.muxshift_2[2].mux_x/i_CLK_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  genblk2.muxshift_2[2].mux_x/o_Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  genblk2.muxshift_2[2].mux_x/o_Y_reg/Q
                         net (fo=2, routed)           0.170     1.779    genblk2.muxshift_2[6].mux_x/p_10_out
    SLICE_X40Y34         LUT3 (Prop_lut3_I2_O)        0.045     1.824 r  genblk2.muxshift_2[6].mux_x/o_Y_i_1__17/O
                         net (fo=1, routed)           0.000     1.824    genblk3.muxshift_3_low[2].mux_x/o_Y_reg_0
    SLICE_X40Y34         FDRE                                         r  genblk3.muxshift_3_low[2].mux_x/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.857     1.982    genblk3.muxshift_3_low[2].mux_x/i_CLK_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  genblk3.muxshift_3_low[2].mux_x/o_Y_reg/C
                         clock pessimism             -0.514     1.468    
    SLICE_X40Y34         FDRE (Hold_fdre_C_D)         0.092     1.560    genblk3.muxshift_3_low[2].mux_x/o_Y_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 genblk2.muxshift_2[6].mux_x/o_Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk4.muxshift_3_high[6].mux_x/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.872%)  route 0.173ns (48.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.590     1.468    genblk2.muxshift_2[6].mux_x/i_CLK_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  genblk2.muxshift_2[6].mux_x/o_Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  genblk2.muxshift_2[6].mux_x/o_Y_reg/Q
                         net (fo=2, routed)           0.173     1.782    genblk2.muxshift_2[2].mux_x/p_4_in
    SLICE_X40Y34         LUT3 (Prop_lut3_I2_O)        0.045     1.827 r  genblk2.muxshift_2[2].mux_x/o_Y_i_1__21/O
                         net (fo=1, routed)           0.000     1.827    genblk4.muxshift_3_high[6].mux_x/o_Y_reg_0
    SLICE_X40Y34         FDRE                                         r  genblk4.muxshift_3_high[6].mux_x/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.857     1.982    genblk4.muxshift_3_high[6].mux_x/i_CLK_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  genblk4.muxshift_3_high[6].mux_x/o_Y_reg/C
                         clock pessimism             -0.514     1.468    
    SLICE_X40Y34         FDRE (Hold_fdre_C_D)         0.092     1.560    genblk4.muxshift_3_high[6].mux_x/o_Y_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 genblk2.muxshift_2[5].mux_x/o_Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk3.muxshift_3_low[1].mux_x/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.199%)  route 0.192ns (50.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.467    genblk2.muxshift_2[5].mux_x/i_CLK_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  genblk2.muxshift_2[5].mux_x/o_Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  genblk2.muxshift_2[5].mux_x/o_Y_reg/Q
                         net (fo=2, routed)           0.192     1.800    genblk2.muxshift_2[5].mux_x/o_Y_reg_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.845 r  genblk2.muxshift_2[5].mux_x/o_Y_i_1__16/O
                         net (fo=1, routed)           0.000     1.845    genblk3.muxshift_3_low[1].mux_x/o_Y_reg_0
    SLICE_X43Y33         FDRE                                         r  genblk3.muxshift_3_low[1].mux_x/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     1.981    genblk3.muxshift_3_low[1].mux_x/i_CLK_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  genblk3.muxshift_3_low[1].mux_x/o_Y_reg/C
                         clock pessimism             -0.500     1.481    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.091     1.572    genblk3.muxshift_3_low[1].mux_x/o_Y_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  i_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y33    genblk1.muxshift_1[1].mux_x/o_Y_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y33    genblk1.muxshift_1[2].mux_x/o_Y_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y33    genblk1.muxshift_1[3].mux_x/o_Y_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y33    genblk1.muxshift_1[4].mux_x/o_Y_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y34    genblk1.muxshift_1[5].mux_x/o_Y_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y34    genblk1.muxshift_1[6].mux_x/o_Y_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y34    genblk1.muxshift_1[7].mux_x/o_Y_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y34    genblk2.muxshift_2[2].mux_x/o_Y_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y33    genblk2.muxshift_2[3].mux_x/o_Y_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y33    genblk1.muxshift_1[1].mux_x/o_Y_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y33    genblk1.muxshift_1[2].mux_x/o_Y_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y33    genblk1.muxshift_1[3].mux_x/o_Y_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y33    genblk1.muxshift_1[4].mux_x/o_Y_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y33    genblk2.muxshift_2[3].mux_x/o_Y_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y33    genblk2.muxshift_2[4].mux_x/o_Y_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y33    genblk2.muxshift_2[5].mux_x/o_Y_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y33    genblk2.muxshift_2[7].mux_x/o_Y_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y33    genblk3.muxshift_3_low[1].mux_x/o_Y_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y33    genblk4.muxshift_3_high[5].mux_x/o_Y_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y31    genblk3.muxshift_3_low[0].mux_x/o_Y_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y31    genblk4.muxshift_3_high[4].mux_x/o_Y_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y33    genblk1.muxshift_1[1].mux_x/o_Y_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y33    genblk1.muxshift_1[2].mux_x/o_Y_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y33    genblk1.muxshift_1[3].mux_x/o_Y_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y33    genblk1.muxshift_1[4].mux_x/o_Y_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y34    genblk1.muxshift_1[5].mux_x/o_Y_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y34    genblk1.muxshift_1[6].mux_x/o_Y_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y34    genblk1.muxshift_1[7].mux_x/o_Y_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y34    genblk2.muxshift_2[2].mux_x/o_Y_reg/C



