<h1 align="center">Hi ğŸ‘‹, I'm Youssef</h1>

<h1 align="center">
<a href="https://git.io/typing-svg"><img src="https://readme-typing-svg.herokuapp.com?font=Fira+Code&duration=2000&pause=1000&color=1AF734&background=000000&center=true&vCenter=true&multiline=true&width=435&height=80&lines=Welcome+to+Youssef's+Github;Design+Verification+Engineer" alt="Typing SVG" /></a>
</a>
</h1>

## ğŸ’¬ Ask me about
- ASIC Verification (UVM, SystemVerilog, Formal Verification)
- Digital Design (Verilog, VHDL, RTL Design)
- SPI, CPU Verification, Cache Memory, FSM Verification
- Assertions (Immediate & Concurrent SVA)
- Scripting (Python, TCL, Makefile)

## ğŸ–¥ï¸ Programming & Hardware Description Languages
- **Hardware**: Verilog, SystemVerilog, VHDL
- **Software**: C++, Python, Shell Scripting
- **Scripting & Automation**: TCL, Makefile, PyAutoGUI

## ğŸ’» Current Projects
- **SPI Protocol Design & Verification** (1 Master, 3 Slaves, UVM environment)
- **SystemVerilog Assertions (SVA) Study** (Concurrent Assertions & Auxiliary Code)
- **Digital IC Verification with UVVM** (Targeting ASIC Verification Role)

## ğŸ“š Learning & Exploring
- Advanced UVM Testbenches & Coverage-Driven Verification
- Low-Power Design & Verification (UPF)
- CAD Tools & ASIC Flow (RTL to GDSII)
- Formal Verification Techniques
- WaveDrom for Waveform Visualization

## ğŸ“« Connect with me
- [LinkedIn](https://www.linkedin.com/in/youssef-ic-verification/)

ğŸš€ Always open to learning and collaborating on Digital IC Design & Verification projects!
