<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: SimpleDRAM Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="classes.html"><span>Class&nbsp;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pri-methods">Private Member Functions</a> &#124;
<a href="#pri-attribs">Private Attributes</a>  </div>
  <div class="headertitle">
<h1>SimpleDRAM Class Reference</h1>  </div>
</div>
<div class="contents">
<!-- doxytag: class="SimpleDRAM" --><!-- doxytag: inherits="AbstractMemory" -->
<p>The simple DRAM is a basic single-channel memory controller aiming to mimic a high-level DRAM controller and the most important timing constraints associated with the DRAM.  
<a href="#_details">More...</a></p>

<p><code>#include &lt;<a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for SimpleDRAM:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classSimpleDRAM.png" usemap="#SimpleDRAM_map" alt=""/>
  <map id="SimpleDRAM_map" name="SimpleDRAM_map">
<area href="classAbstractMemory.html" alt="AbstractMemory" shape="rect" coords="115,224,220,248"/>
<area href="classMemObject.html" alt="MemObject" shape="rect" coords="115,168,220,192"/>
<area href="classClockedObject.html" alt="ClockedObject" shape="rect" coords="115,112,220,136"/>
<area href="classSimObject.html" alt="SimObject" shape="rect" coords="115,56,220,80"/>
<area href="classEventManager.html" alt="EventManager" shape="rect" coords="0,0,105,24"/>
<area href="classSerializable.html" alt="Serializable" shape="rect" coords="115,0,220,24"/>
<area href="classDrainable.html" alt="Drainable" shape="rect" coords="230,0,335,24"/>
</map>
</div>

<p><a href="classSimpleDRAM-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM_1_1Bank.html">Bank</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A basic class to track the bank state indirectly via times "freeAt" and "tRASDoneAt" and what page is currently open.  <a href="classSimpleDRAM_1_1Bank.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM_1_1DRAMPacket.html">DRAMPacket</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A DRAM packet stores packets along with the timestamp of when the packet entered the queue, and also the decoded address.  <a href="classSimpleDRAM_1_1DRAMPacket.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM_1_1MemoryPort.html">MemoryPort</a></td></tr>
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a33e079af809e99cfd3af86d7773edbe4">regStats</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classRegister.html">Register</a> Statistics.  <a href="#a33e079af809e99cfd3af86d7773edbe4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a5aded1bfa310510d0f2e0164f8ffefa5">SimpleDRAM</a> (const SimpleDRAMParams *p)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a810ad0d9365d52f212f236b2634ea637">drain</a> (<a class="el" href="classDrainManager.html">DrainManager</a> *dm)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Provide a default implementation of the drain interface that simply returns 0 (draining completed) and sets the drain state to Drained.  <a href="#a810ad0d9365d52f212f236b2634ea637"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classBaseSlavePort.html">BaseSlavePort</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a08e88562837a2db58a44ffefd90656a7">getSlavePort</a> (const std::string &amp;if_name, <a class="el" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a> idx=<a class="el" href="base_2types_8hh.html#a65bf40f138cf863f0c5e2d8ca1144126">InvalidPortID</a>)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get a slave port with a given name and index.  <a href="#a08e88562837a2db58a44ffefd90656a7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a0d3c0147cbb9ef1da26a4ba7020d7771">init</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classSimpleDRAM.html#a0d3c0147cbb9ef1da26a4ba7020d7771" title="init() is called after all C++ SimObjects have been created and all ports are connected.">init()</a> is called after all C++ SimObjects have been created and all ports are connected.  <a href="#a0d3c0147cbb9ef1da26a4ba7020d7771"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#ac12c23977edf258ed93ec6a8b4feadbf">startup</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classSimpleDRAM.html#ac12c23977edf258ed93ec6a8b4feadbf" title="startup() is the final initialization call before simulation.">startup()</a> is the final initialization call before simulation.  <a href="#ac12c23977edf258ed93ec6a8b4feadbf"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a660f4b4c86708c1acf4cba0593362aaa">recvAtomic</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#ae2475e535edc9fd579a8037390edfdbd">recvFunctional</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a98f08912f834f5cf6b6a9b3c0500c9ee">recvTimingReq</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td colspan="2"><h2><a name="pri-methods"></a>
Private Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a5c2804c82bfe567d616b9835879aa643">processWriteEvent</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bunch of things requires to setup "events" in gem5 When event "writeEvent" occurs for example, the method processWriteEvent is called; no parameters are allowed in these methods.  <a href="#a5c2804c82bfe567d616b9835879aa643"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a3444b6e87aa97697d9a6712fe87dbae2">processRespondEvent</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#aeb564f7768075f80b755729a8447d584">processRefreshEvent</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#ab0104043cb5b37705f17cc1396c00cee">processNextReqEvent</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a8b109c42b80b49d5770d23b0ef6839d6">readQueueFull</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classCheck.html">Check</a> if the read queue has room for more entries.  <a href="#a8b109c42b80b49d5770d23b0ef6839d6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#acbb7fece4d4f3b182e9308b788725fc4">writeQueueFull</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classCheck.html">Check</a> if the write queue has room for more entries.  <a href="#acbb7fece4d4f3b182e9308b788725fc4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#ad41783bc2de170b32e31da2df472c67c">addToReadQueue</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">When a new read comes in, first check if the write q has a pending request to the same address. If not, decode the address to populate rank/bank/row, create a "dram_pkt", and push it to the back of the read queue. If this is the only read request in the system, schedule an event to start servicing it.  <a href="#ad41783bc2de170b32e31da2df472c67c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a3253c7d691cc5a06ae879b7d8df11095">addToWriteQueue</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Decode the incoming pkt, create a dram_pkt and push to the back of the write queue.  <a href="#a3253c7d691cc5a06ae879b7d8df11095"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#ae4207a15ff411423c6279328150a991b">doDRAMAccess</a> (<a class="el" href="classSimpleDRAM_1_1DRAMPacket.html">DRAMPacket</a> *dram_pkt)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Actually do the DRAM access - figure out the latency it will take to service the req based on bank state, channel state etc and then update those states to account for this request. Based on this, update the packet's "readyTime" and move it to the response q from where it will eventually go back to the outside world.  <a href="#ae4207a15ff411423c6279328150a991b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#ade766fbbdfe2c5158da38cd60517f5c0">triggerWrites</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classCheck.html">Check</a> when the channel is free to turnaround, add turnaround delay and schedule a whole bunch of writes.  <a href="#ade766fbbdfe2c5158da38cd60517f5c0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#abba090ae9bfbbc119456be4ed00e475f">accessAndRespond</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">When a packet reaches its "readyTime" in the response Q, use the "access()" method in <a class="el" href="classAbstractMemory.html" title="An abstract memory represents a contiguous block of physical memory, with an associated address range...">AbstractMemory</a> to actually create the response packet, and send it back to the outside world requestor.  <a href="#abba090ae9bfbbc119456be4ed00e475f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classSimpleDRAM_1_1DRAMPacket.html">DRAMPacket</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a6c27bc2ec09efdc6abd871835e0110f9">decodeAddr</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classAddress.html">Address</a> decoder to figure out physical mapping onto ranks, banks, and rows.  <a href="#a6c27bc2ec09efdc6abd871835e0110f9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#af88fc5afc4fb4c701d7391411942e642">chooseNextRead</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The memory schduler/arbiter - picks which read request needs to go next, based on the specified policy such as FCFS or FR-FCFS and moves it to the head of the read queue.  <a href="#af88fc5afc4fb4c701d7391411942e642"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a8af67944364c39b49923fb825f98493b">scheduleNextReq</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Calls chooseNextReq() to pick the right request, then calls doDRAMAccess on that request in order to actually service that request.  <a href="#a8af67944364c39b49923fb825f98493b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1pair.html">std::pair</a>&lt; <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>, <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a3e4caeb9902fce58f6c80a75f041f01f">estimateLatency</a> (<a class="el" href="classSimpleDRAM_1_1DRAMPacket.html">DRAMPacket</a> *dram_pkt, <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> inTime)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Looks at the state of the banks, channels, row buffer hits etc to estimate how long a request will take to complete.  <a href="#a3e4caeb9902fce58f6c80a75f041f01f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a38b54d7ce30d32e27380348d1a38f69b">moveToRespQ</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Move the request at the head of the read queue to the response queue, sorting by readyTime. If it is the only packet in the response queue, schedule a respond event to send it back to the outside world.  <a href="#a38b54d7ce30d32e27380348d1a38f69b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a4917fd173b7830e1248a0ef810c067db">chooseNextWrite</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Scheduling policy within the write queue.  <a href="#a4917fd173b7830e1248a0ef810c067db"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#afc6c64be6511b0ff885c94126815edeb">maxBankFreeAt</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Looking at all banks, determine the moment in time when they are all free.  <a href="#afc6c64be6511b0ff885c94126815edeb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a073941f1352a2b81df897605b32bf436">recordActivate</a> (<a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> act_tick)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Keep track of when row activations happen, in order to enforce the maximum number of activations in the activation window.  <a href="#a073941f1352a2b81df897605b32bf436"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a64d6b9efd719af9ac5714be8e5904007">printParams</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a37e0d74675e2e8c645cc9b4931531dfc">printQs</a> () const </td></tr>
<tr><td colspan="2"><h2><a name="pri-attribs"></a>
Private Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classSimpleDRAM_1_1MemoryPort.html">MemoryPort</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#aa90269cc4d8251534062632d549fea1f">port</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Our incoming port, for a multi-ported controller add a crossbar in front of it.  <a href="#aa90269cc4d8251534062632d549fea1f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a755fde0e27ccc390e7e4ee9976d6f569">retryRdReq</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Remember if we have to retry a request when available.  <a href="#a755fde0e27ccc390e7e4ee9976d6f569"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a6c23789298bbacb7460f2707534baa3c">retryWrReq</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a77ca67b57437837a74ce27cc58def940">rowHitFlag</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Remember that a row buffer hit occured.  <a href="#a77ca67b57437837a74ce27cc58def940"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a2bd3fc4adfd452ec82f941f3b7a6aa5b">stopReads</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Use this flag to shutoff reads, i.e.  <a href="#a2bd3fc4adfd452ec82f941f3b7a6aa5b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1deque.html">std::deque</a>&lt; <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#aa7f2767d03e2d354370662e08dbd9f13">actTicks</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">List to keep track of activate ticks.  <a href="#aa7f2767d03e2d354370662e08dbd9f13"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classEventWrapper.html">EventWrapper</a>&lt; <a class="el" href="classSimpleDRAM.html">SimpleDRAM</a>,&amp;SimpleDRAM::processWriteEvent &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a75cd7692e5fd260e2199db5778455050">writeEvent</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classEventWrapper.html">EventWrapper</a>&lt; <a class="el" href="classSimpleDRAM.html">SimpleDRAM</a>,&amp;SimpleDRAM::processRespondEvent &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a596d6d8395cae17cea2db27b0b59680d">respondEvent</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classEventWrapper.html">EventWrapper</a>&lt; <a class="el" href="classSimpleDRAM.html">SimpleDRAM</a>,&amp;SimpleDRAM::processRefreshEvent &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#ab47d4b5fbdbc35f3b3142693d57ef549">refreshEvent</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classEventWrapper.html">EventWrapper</a>&lt; <a class="el" href="classSimpleDRAM.html">SimpleDRAM</a>,&amp;SimpleDRAM::processNextReqEvent &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#ab97036fa64672c136bed9c688379a0e7">nextReqEvent</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1list.html">std::list</a>&lt; <a class="el" href="classSimpleDRAM_1_1DRAMPacket.html">DRAMPacket</a> * &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#adccc7859b0db2f31ddd5a55a63c3e7eb">readQueue</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The controller's main read and write queues.  <a href="#adccc7859b0db2f31ddd5a55a63c3e7eb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1list.html">std::list</a>&lt; <a class="el" href="classSimpleDRAM_1_1DRAMPacket.html">DRAMPacket</a> * &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#aec55c79bf91b2f2a8e57b3735b0d16ad">writeQueue</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1list.html">std::list</a>&lt; <a class="el" href="classSimpleDRAM_1_1DRAMPacket.html">DRAMPacket</a> * &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a97c14c5a40066f5315521b08489e091b">respQueue</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Response queue where read packets wait after we're done working with them, but it's not time to send the response yet.  <a href="#a97c14c5a40066f5315521b08489e091b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDrainManager.html">DrainManager</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a7f19a31acafa04e74429afc8d193417a">drainManager</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">If we need to drain, keep the drain manager around until we're done here.  <a href="#a7f19a31acafa04e74429afc8d193417a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classSimpleDRAM_1_1Bank.html">Bank</a> &gt; &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#af6d821da9435a1a82265fd1e180becc8">banks</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Multi-dimensional vector of banks, first dimension is ranks, second is bank.  <a href="#af6d821da9435a1a82265fd1e180becc8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a935ef3ac66156b7e9fd019f66459b8b7">bytesPerCacheLine</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The following are basic design parameters of the memory controller, and are initialized based on parameter values.  <a href="#a935ef3ac66156b7e9fd019f66459b8b7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a631354beefc514baca4477d795ab59b5">linesPerRowBuffer</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a59dd3867633d6a508faa5a14a0926376">ranksPerChannel</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#abf8ff2b6c49d8531a9ba353e82456111">banksPerRank</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a39c50789d115aee7035049c2862e7f1a">channels</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a45d8955f120c436ebbd2ab55b29cf731">rowsPerBank</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a9c2f74f4d1b4f265456240efce92640b">readBufferSize</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a249b9d7a954f943f6f2556a1fe9cb7b7">writeBufferSize</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#ae997240436599d1ddca6620dcfe32f9e">writeThresholdPerc</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a4d0cd8d9801602f3e59033c71cb5fa54">writeThreshold</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a91c6fbff88cd8d385c697f8bdef81f97">tWTR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Basic memory timing parameters initialized based on parameter values.  <a href="#a91c6fbff88cd8d385c697f8bdef81f97"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a381ed669fde257c0afa5a2beed3f424c">tBURST</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a80c334c459a055c74baec86aa8cb34e0">tRCD</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#aac0d0316cd00cc9f58902fa3f635c2a5">tCL</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#ad0629e1f3d27f13c661c80f48d5be2d8">tRP</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a55c083eaefc6de4bebeaf71e45fa17df">tRFC</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#afbc72654a5c306d321bae5c5617cbee4">tREFI</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a8c9310dcd25ea56bcd3695bf96f1c205">tXAW</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a1aae8e15c7f6e8f0bb229c49b4d0e0f4">activationLimit</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Enums::MemSched&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#aeb1275a37543979044cec0391571f076">memSchedPolicy</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Memory controller configuration initialized based on parameter values.  <a href="#aeb1275a37543979044cec0391571f076"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Enums::AddrMap&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a6358b64577b8328e023d0fb8f8d8dacc">addrMapping</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Enums::PageManage&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a18acf8ab471fa8af4a30bf42b59d15e7">pageMgmt</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a3bf3033ac0b7c67a52a23ad874b5be99">busBusyUntil</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Till when has the main data bus been spoken for already?  <a href="#a3bf3033ac0b7c67a52a23ad874b5be99"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#aba715f3ccf2ed6879548750b1be49983">writeStartTime</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a2ae634545318b4cfd0937f4da1c5dd31">prevArrival</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#adb2acbbb5f3a1360242f3154f311a681">numReqs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a9f8678c47f9685ef893e06a63e8d66c7">readReqs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#afe812808d0a071f663e107f9d8ea3ec1">writeReqs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a4e7383918a9c0873208527805c2612aa">cpuReqs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a26c6b81e5560eb19eec95ccd56d25245">bytesRead</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of total bytes read from this memory.  <a href="#a26c6b81e5560eb19eec95ccd56d25245"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a5d761acdbc052be18565695d2b07cb06">bytesWritten</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of bytes written to this memory.  <a href="#a5d761acdbc052be18565695d2b07cb06"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a81712e0ad4e89e4a615e94f566f1af88">bytesConsumedRd</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a78ca6a8ffac2ade6a2404321346d7fbc">bytesConsumedWr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#acbfa17d79d4392737d91a4d490e77008">servicedByWrQ</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a05b87deab64ad93377e8c2b96c2254f1">neitherReadNorWrite</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#af12d12b7695f3b136955eecc33bd8445">perBankRdReqs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a9fc0de9d7f3e27c86400d1218ec16d07">perBankWrReqs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a01bd5e359149b1a9cdb2de7d2b31ef00">numRdRetry</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a70cd7963b363db2551314a64f363463b">numWrRetry</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#af5d5975cd57903602b400d816de1ebf8">totGap</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a4bfbc13e98d39c4c30907c498a75268b">readPktSize</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#ac1114b50d0ac6e4979216b14d9e5d267">writePktSize</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a398c24403923fff12db3a084dbcddbc6">rdQLenPdf</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a2823472ffc90b6cf3d253c9925f96009">wrQLenPdf</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#afb8099d6b2d992632d0601d04d1fe6fa">totQLat</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a3104a833ebb8771b71bf978673981df4">totMemAccLat</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#adb38a3e48f39c879fe49ead1cf76ac10">totBusLat</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a27e91038df7d68d5c2af7f992ff8aa5c">totBankLat</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a8792dedc867d7c8d31bbb31c8c7c9d79">avgQLat</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a5bc31517c43eb77410295f331a13c612">avgBankLat</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a70665c0f353feca03f0a41cb4ed5c3a4">avgBusLat</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#af501d0e7e4cf4dafbbe70e38b7ef9f46">avgMemAccLat</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#aff2632773e1c6fe3b351297773c1a113">avgRdBW</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#ada178492672dee2a45a405971e19e50d">avgWrBW</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#ab8fc374c6e1ad2fc00d0ef45aebd3149">avgConsumedRdBW</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#ac17c17046b82622fba2e3a138dad7f75">avgConsumedWrBW</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#adeeee11c6133b30ce3ed033c44559a3f">peakBW</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a2925b5b4e0c6cbe17b7a59a80c6606a0">busUtil</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Average.html">Stats::Average</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#acd2e45b866c1773a4a0a4c49bfd8bfb1">avgRdQLen</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Average.html">Stats::Average</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#abcd9119cf56e69c0afb1ea8af8ed20a3">avgWrQLen</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a46d78d06ba20a930ca5d445b5157502d">readRowHits</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a3a0d7330437cbd682557a72b24d7d70f">writeRowHits</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a186ca7efd278a4475624e6221a8a8cbe">readRowHitRate</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#aef7455951bbaa92bf46956164b0707bc">writeRowHitRate</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a537e029c6daada7f00a7ce5e203f57de">avgGap</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classPacket.html">PacketPtr</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimpleDRAM.html#a2eda69e0d145bd2b87e5d32c6635d5f2">pendingDelete</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>The simple DRAM is a basic single-channel memory controller aiming to mimic a high-level DRAM controller and the most important timing constraints associated with the DRAM. </p>
<p>The focus is really on modelling the impact on the system rather than the DRAM itself, hence the focus is on the controller model and not on the memory. By adhering to the correct timing constraints, ultimately there is no need for a memory model in addition to the controller model.</p>
<p>As a basic design principle, this controller is not cycle callable, but instead uses events to decide when new decisions can be made, when resources become available, when things are to be considered done, and when to send things back. Through these simple principles, we achieve a performant model that is not cycle-accurate, but enables us to evaluate the system impact of a wide range of memory technologies, and also collect statistics about the use of the memory. </p>

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00079">79</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>
<hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a5aded1bfa310510d0f2e0164f8ffefa5"></a><!-- doxytag: member="SimpleDRAM::SimpleDRAM" ref="a5aded1bfa310510d0f2e0164f8ffefa5" args="(const SimpleDRAMParams *p)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SimpleDRAM::SimpleDRAM </td>
          <td>(</td>
          <td class="paramtype">const SimpleDRAMParams *&nbsp;</td>
          <td class="paramname"> <em>p</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8cc_source.html#l00049">49</a> of file <a class="el" href="simple__dram_8cc_source.html">simple_dram.cc</a>.</p>

<p>References <a class="el" href="simple__dram_8hh_source.html#l00369">banks</a>, <a class="el" href="simple__dram_8hh_source.html#l00382">banksPerRank</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00333">ArmISA::c</a>, <a class="el" href="simple__dram_8hh_source.html#l00381">ranksPerChannel</a>, <a class="el" href="simple__dram_8hh_source.html#l00386">writeBufferSize</a>, <a class="el" href="simple__dram_8hh_source.html#l00388">writeThreshold</a>, and <a class="el" href="simple__dram_8hh_source.html#l00387">writeThresholdPerc</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="abba090ae9bfbbc119456be4ed00e475f"></a><!-- doxytag: member="SimpleDRAM::accessAndRespond" ref="abba090ae9bfbbc119456be4ed00e475f" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SimpleDRAM::accessAndRespond </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>When a packet reaches its "readyTime" in the response Q, use the "access()" method in <a class="el" href="classAbstractMemory.html" title="An abstract memory represents a contiguous block of physical memory, with an associated address range...">AbstractMemory</a> to actually create the response packet, and send it back to the outside world requestor. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pkt</em>&nbsp;</td><td>The packet from the outside world </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="simple__dram_8cc_source.html#l00721">721</a> of file <a class="el" href="simple__dram_8cc_source.html">simple_dram.cc</a>.</p>

<p>References <a class="el" href="abstract__mem_8cc_source.html#l00304">AbstractMemory::access()</a>, <a class="el" href="packet_8hh_source.html#l00340">Packet::busFirstWordDelay</a>, <a class="el" href="packet_8hh_source.html#l00349">Packet::busLastWordDelay</a>, <a class="el" href="core_8hh_source.html#l00045">curTick()</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="packet_8hh_source.html#l00552">Packet::getAddr()</a>, <a class="el" href="packet_8hh_source.html#l00497">Packet::isResponse()</a>, <a class="el" href="packet_8hh_source.html#l00499">Packet::needsResponse()</a>, <a class="el" href="simple__dram_8hh_source.html#l00112">port</a>, and <a class="el" href="qport_8hh_source.html#l00093">QueuedSlavePort::schedTimingResp()</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00260">addToReadQueue()</a>, <a class="el" href="simple__dram_8cc_source.html#l00423">addToWriteQueue()</a>, <a class="el" href="simple__dram_8cc_source.html#l00602">processRespondEvent()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00524">recvTimingReq()</a>.</p>

</div>
</div>
<a class="anchor" id="ad41783bc2de170b32e31da2df472c67c"></a><!-- doxytag: member="SimpleDRAM::addToReadQueue" ref="ad41783bc2de170b32e31da2df472c67c" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SimpleDRAM::addToReadQueue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>When a new read comes in, first check if the write q has a pending request to the same address. If not, decode the address to populate rank/bank/row, create a "dram_pkt", and push it to the back of the read queue. If this is the only read request in the system, schedule an event to start servicing it. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pkt</em>&nbsp;</td><td>The request packet from the outside world </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="simple__dram_8cc_source.html#l00260">260</a> of file <a class="el" href="simple__dram_8cc_source.html">simple_dram.cc</a>.</p>

<p>References <a class="el" href="simple__dram_8cc_source.html#l00721">accessAndRespond()</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00079">X86ISA::addr</a>, <a class="el" href="simple__dram_8hh_source.html#l00463">avgRdQLen</a>, <a class="el" href="simple__dram_8hh_source.html#l00174">SimpleDRAM::DRAMPacket::bank</a>, <a class="el" href="simple__dram_8hh_source.html#l00382">banksPerRank</a>, <a class="el" href="simple__dram_8hh_source.html#l00427">bytesConsumedRd</a>, <a class="el" href="simple__dram_8hh_source.html#l00379">bytesPerCacheLine</a>, <a class="el" href="simple__dram_8hh_source.html#l00425">bytesRead</a>, <a class="el" href="core_8hh_source.html#l00045">curTick()</a>, <a class="el" href="simple__dram_8cc_source.html#l00174">decodeAddr()</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="packet_8hh_source.html#l00552">Packet::getAddr()</a>, <a class="el" href="packet_8hh_source.html#l00562">Packet::getSize()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00342">ArmISA::i</a>, <a class="el" href="packet_8hh_source.html#l00494">Packet::isWrite()</a>, <a class="el" href="simple__dram_8hh_source.html#l00204">nextReqEvent</a>, <a class="el" href="simple__dram_8hh_source.html#l00431">perBankRdReqs</a>, <a class="el" href="simple__dram_8hh_source.html#l00173">SimpleDRAM::DRAMPacket::rank</a>, <a class="el" href="simple__dram_8hh_source.html#l00381">ranksPerChannel</a>, <a class="el" href="simple__dram_8hh_source.html#l00438">rdQLenPdf</a>, <a class="el" href="simple__dram_8hh_source.html#l00385">readBufferSize</a>, <a class="el" href="simple__dram_8hh_source.html#l00346">readQueue</a>, <a class="el" href="simple__dram_8hh_source.html#l00357">respQueue</a>, <a class="el" href="eventq_8hh_source.html#l00442">EventManager::schedule()</a>, <a class="el" href="eventq_8hh_source.html#l00281">Event::scheduled()</a>, <a class="el" href="simple__dram_8hh_source.html#l00429">servicedByWrQ</a>, <a class="el" href="simple__dram_8hh_source.html#l00130">stopReads</a>, and <a class="el" href="simple__dram_8hh_source.html#l00347">writeQueue</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00524">recvTimingReq()</a>.</p>

</div>
</div>
<a class="anchor" id="a3253c7d691cc5a06ae879b7d8df11095"></a><!-- doxytag: member="SimpleDRAM::addToWriteQueue" ref="a3253c7d691cc5a06ae879b7d8df11095" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SimpleDRAM::addToWriteQueue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Decode the incoming pkt, create a dram_pkt and push to the back of the write queue. </p>
<p>the write q length is more than the threshold specified by the user, ie the queue is beginning to get full, stop reads, and start draining writes.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pkt</em>&nbsp;</td><td>The request packet from the outside world </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="simple__dram_8cc_source.html#l00423">423</a> of file <a class="el" href="simple__dram_8cc_source.html">simple_dram.cc</a>.</p>

<p>References <a class="el" href="simple__dram_8cc_source.html#l00721">accessAndRespond()</a>, <a class="el" href="simple__dram_8hh_source.html#l00464">avgWrQLen</a>, <a class="el" href="simple__dram_8hh_source.html#l00382">banksPerRank</a>, <a class="el" href="simple__dram_8hh_source.html#l00428">bytesConsumedWr</a>, <a class="el" href="simple__dram_8hh_source.html#l00379">bytesPerCacheLine</a>, <a class="el" href="simple__dram_8hh_source.html#l00426">bytesWritten</a>, <a class="el" href="simple__dram_8cc_source.html#l00174">decodeAddr()</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="packet_8hh_source.html#l00562">Packet::getSize()</a>, <a class="el" href="packet_8hh_source.html#l00494">Packet::isWrite()</a>, <a class="el" href="simple__dram_8hh_source.html#l00432">perBankWrReqs</a>, <a class="el" href="simple__dram_8hh_source.html#l00381">ranksPerChannel</a>, <a class="el" href="simple__dram_8hh_source.html#l00130">stopReads</a>, <a class="el" href="simple__dram_8cc_source.html#l00407">triggerWrites()</a>, <a class="el" href="simple__dram_8hh_source.html#l00386">writeBufferSize</a>, <a class="el" href="simple__dram_8hh_source.html#l00347">writeQueue</a>, <a class="el" href="simple__dram_8hh_source.html#l00388">writeThreshold</a>, and <a class="el" href="simple__dram_8hh_source.html#l00439">wrQLenPdf</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00524">recvTimingReq()</a>.</p>

</div>
</div>
<a class="anchor" id="af88fc5afc4fb4c701d7391411942e642"></a><!-- doxytag: member="SimpleDRAM::chooseNextRead" ref="af88fc5afc4fb4c701d7391411942e642" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SimpleDRAM::chooseNextRead </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The memory schduler/arbiter - picks which read request needs to go next, based on the specified policy such as FCFS or FR-FCFS and moves it to the head of the read queue. </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>True if a request was chosen and false if queue is empty </dd></dl>

<p>Definition at line <a class="el" href="simple__dram_8cc_source.html#l00680">680</a> of file <a class="el" href="simple__dram_8cc_source.html">simple_dram.cc</a>.</p>

<p>References <a class="el" href="simple__dram_8hh_source.html#l00177">SimpleDRAM::DRAMPacket::bank_ref</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00342">ArmISA::i</a>, <a class="el" href="simple__dram_8hh_source.html#l00408">memSchedPolicy</a>, <a class="el" href="simple__dram_8hh_source.html#l00146">SimpleDRAM::Bank::openRow</a>, <a class="el" href="base_2misc_8hh_source.html#l00074">panic</a>, <a class="el" href="simple__dram_8hh_source.html#l00346">readQueue</a>, and <a class="el" href="simple__dram_8hh_source.html#l00175">SimpleDRAM::DRAMPacket::row</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00986">scheduleNextReq()</a>.</p>

</div>
</div>
<a class="anchor" id="a4917fd173b7830e1248a0ef810c067db"></a><!-- doxytag: member="SimpleDRAM::chooseNextWrite" ref="a4917fd173b7830e1248a0ef810c067db" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SimpleDRAM::chooseNextWrite </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Scheduling policy within the write queue. </p>

<p>Definition at line <a class="el" href="simple__dram_8cc_source.html#l00642">642</a> of file <a class="el" href="simple__dram_8cc_source.html">simple_dram.cc</a>.</p>

<p>References <a class="el" href="simple__dram_8hh_source.html#l00177">SimpleDRAM::DRAMPacket::bank_ref</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00342">ArmISA::i</a>, <a class="el" href="simple__dram_8hh_source.html#l00408">memSchedPolicy</a>, <a class="el" href="simple__dram_8hh_source.html#l00146">SimpleDRAM::Bank::openRow</a>, <a class="el" href="base_2misc_8hh_source.html#l00074">panic</a>, <a class="el" href="simple__dram_8hh_source.html#l00175">SimpleDRAM::DRAMPacket::row</a>, and <a class="el" href="simple__dram_8hh_source.html#l00347">writeQueue</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00308">processWriteEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="a6c27bc2ec09efdc6abd871835e0110f9"></a><!-- doxytag: member="SimpleDRAM::decodeAddr" ref="a6c27bc2ec09efdc6abd871835e0110f9" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classSimpleDRAM_1_1DRAMPacket.html">SimpleDRAM::DRAMPacket</a> * SimpleDRAM::decodeAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classAddress.html">Address</a> decoder to figure out physical mapping onto ranks, banks, and rows. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pkt</em>&nbsp;</td><td>The packet from the outside world </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>A <a class="el" href="classSimpleDRAM_1_1DRAMPacket.html" title="A DRAM packet stores packets along with the timestamp of when the packet entered the queue...">DRAMPacket</a> pointer with the decoded information </dd></dl>

<p>Definition at line <a class="el" href="simple__dram_8cc_source.html#l00174">174</a> of file <a class="el" href="simple__dram_8cc_source.html">simple_dram.cc</a>.</p>

<p>References <a class="el" href="arch_2x86_2types_8hh_source.html#l00079">X86ISA::addr</a>, <a class="el" href="simple__dram_8hh_source.html#l00409">addrMapping</a>, <a class="el" href="simple__dram_8hh_source.html#l00369">banks</a>, <a class="el" href="simple__dram_8hh_source.html#l00382">banksPerRank</a>, <a class="el" href="simple__dram_8hh_source.html#l00379">bytesPerCacheLine</a>, <a class="el" href="simple__dram_8hh_source.html#l00383">channels</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="packet_8hh_source.html#l00552">Packet::getAddr()</a>, <a class="el" href="simple__dram_8hh_source.html#l00380">linesPerRowBuffer</a>, <a class="el" href="base_2misc_8hh_source.html#l00074">panic</a>, <a class="el" href="simple__dram_8hh_source.html#l00381">ranksPerChannel</a>, and <a class="el" href="simple__dram_8hh_source.html#l00384">rowsPerBank</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00260">addToReadQueue()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00423">addToWriteQueue()</a>.</p>

</div>
</div>
<a class="anchor" id="ae4207a15ff411423c6279328150a991b"></a><!-- doxytag: member="SimpleDRAM::doDRAMAccess" ref="ae4207a15ff411423c6279328150a991b" args="(DRAMPacket *dram_pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SimpleDRAM::doDRAMAccess </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classSimpleDRAM_1_1DRAMPacket.html">DRAMPacket</a> *&nbsp;</td>
          <td class="paramname"> <em>dram_pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Actually do the DRAM access - figure out the latency it will take to service the req based on bank state, channel state etc and then update those states to account for this request. Based on this, update the packet's "readyTime" and move it to the response q from where it will eventually go back to the outside world. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pkt</em>&nbsp;</td><td>The DRAM packet created from the outside world pkt </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="simple__dram_8cc_source.html#l00852">852</a> of file <a class="el" href="simple__dram_8cc_source.html">simple_dram.cc</a>.</p>

<p>References <a class="el" href="simple__dram_8hh_source.html#l00176">SimpleDRAM::DRAMPacket::addr</a>, <a class="el" href="simple__dram_8hh_source.html#l00174">SimpleDRAM::DRAMPacket::bank</a>, <a class="el" href="simple__dram_8hh_source.html#l00177">SimpleDRAM::DRAMPacket::bank_ref</a>, <a class="el" href="simple__dram_8hh_source.html#l00415">busBusyUntil</a>, <a class="el" href="core_8hh_source.html#l00045">curTick()</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="simple__dram_8hh_source.html#l00164">SimpleDRAM::DRAMPacket::entryTime</a>, <a class="el" href="simple__dram_8cc_source.html#l00750">estimateLatency()</a>, <a class="el" href="simple__dram_8hh_source.html#l00148">SimpleDRAM::Bank::freeAt</a>, <a class="el" href="simple__dram_8cc_source.html#l00948">moveToRespQ()</a>, <a class="el" href="simple__dram_8hh_source.html#l00204">nextReqEvent</a>, <a class="el" href="simple__dram_8hh_source.html#l00146">SimpleDRAM::Bank::openRow</a>, <a class="el" href="simple__dram_8hh_source.html#l00410">pageMgmt</a>, <a class="el" href="base_2misc_8hh_source.html#l00074">panic</a>, <a class="el" href="simple__dram_8hh_source.html#l00173">SimpleDRAM::DRAMPacket::rank</a>, <a class="el" href="simple__dram_8hh_source.html#l00467">readRowHits</a>, <a class="el" href="simple__dram_8hh_source.html#l00167">SimpleDRAM::DRAMPacket::readyTime</a>, <a class="el" href="simple__dram_8cc_source.html#l00817">recordActivate()</a>, <a class="el" href="eventq_8hh_source.html#l00454">EventManager::reschedule()</a>, <a class="el" href="simple__dram_8hh_source.html#l00175">SimpleDRAM::DRAMPacket::row</a>, <a class="el" href="simple__dram_8hh_source.html#l00123">rowHitFlag</a>, <a class="el" href="eventq_8hh_source.html#l00442">EventManager::schedule()</a>, <a class="el" href="eventq_8hh_source.html#l00281">Event::scheduled()</a>, <a class="el" href="simple__dram_8hh_source.html#l00130">stopReads</a>, <a class="el" href="simple__dram_8hh_source.html#l00395">tBURST</a>, <a class="el" href="simple__dram_8hh_source.html#l00397">tCL</a>, <a class="el" href="simple__dram_8hh_source.html#l00446">totBankLat</a>, <a class="el" href="simple__dram_8hh_source.html#l00445">totBusLat</a>, <a class="el" href="simple__dram_8hh_source.html#l00444">totMemAccLat</a>, <a class="el" href="simple__dram_8hh_source.html#l00443">totQLat</a>, <a class="el" href="simple__dram_8hh_source.html#l00149">SimpleDRAM::Bank::tRASDoneAt</a>, <a class="el" href="simple__dram_8hh_source.html#l00396">tRCD</a>, <a class="el" href="simple__dram_8hh_source.html#l00398">tRP</a>, and <a class="el" href="eventq_8hh_source.html#l00293">Event::when()</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00986">scheduleNextReq()</a>.</p>

</div>
</div>
<a class="anchor" id="a810ad0d9365d52f212f236b2634ea637"></a><!-- doxytag: member="SimpleDRAM::drain" ref="a810ad0d9365d52f212f236b2634ea637" args="(DrainManager *dm)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int SimpleDRAM::drain </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classDrainManager.html">DrainManager</a> *&nbsp;</td>
          <td class="paramname"> <em>drainManger</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Provide a default implementation of the drain interface that simply returns 0 (draining completed) and sets the drain state to Drained. </p>

<p>Reimplemented from <a class="el" href="classSimObject.html#a2f35c3af76edda938cf66ceda6e08047">SimObject</a>.</p>

<p>Definition at line <a class="el" href="simple__dram_8cc_source.html#l01260">1260</a> of file <a class="el" href="simple__dram_8cc_source.html">simple_dram.cc</a>.</p>

<p>References <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00692">X86ISA::count</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="qport_8hh_source.html#l00100">QueuedSlavePort::drain()</a>, <a class="el" href="drain_8hh_source.html#l00165">Drainable::Drained</a>, <a class="el" href="drain_8hh_source.html#l00164">Drainable::Draining</a>, <a class="el" href="simple__dram_8hh_source.html#l00363">drainManager</a>, <a class="el" href="simple__dram_8hh_source.html#l00112">port</a>, <a class="el" href="simple__dram_8hh_source.html#l00346">readQueue</a>, <a class="el" href="simple__dram_8hh_source.html#l00357">respQueue</a>, <a class="el" href="eventq_8hh_source.html#l00281">Event::scheduled()</a>, <a class="el" href="drain_8hh_source.html#l00231">Drainable::setDrainState()</a>, <a class="el" href="simple__dram_8cc_source.html#l00407">triggerWrites()</a>, <a class="el" href="simple__dram_8hh_source.html#l00195">writeEvent</a>, and <a class="el" href="simple__dram_8hh_source.html#l00347">writeQueue</a>.</p>

</div>
</div>
<a class="anchor" id="a3e4caeb9902fce58f6c80a75f041f01f"></a><!-- doxytag: member="SimpleDRAM::estimateLatency" ref="a3e4caeb9902fce58f6c80a75f041f01f" args="(DRAMPacket *dram_pkt, Tick inTime)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1pair.html">pair</a>&lt; <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>, <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> &gt; SimpleDRAM::estimateLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classSimpleDRAM_1_1DRAMPacket.html">DRAMPacket</a> *&nbsp;</td>
          <td class="paramname"> <em>dram_pkt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td>
          <td class="paramname"> <em>inTime</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Looks at the state of the banks, channels, row buffer hits etc to estimate how long a request will take to complete. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>dram_pkt</em>&nbsp;</td><td>The request for which we want to estimate latency </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>inTime</em>&nbsp;</td><td>The tick at which you want to probe the memory</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>A pair of ticks, one indicating how many ticks *after* inTime the request require, and the other indicating how much of that was just the bank access time, ignoring the ticks spent simply waiting for resources to become free </dd></dl>

<p>Definition at line <a class="el" href="simple__dram_8cc_source.html#l00750">750</a> of file <a class="el" href="simple__dram_8cc_source.html">simple_dram.cc</a>.</p>

<p>References <a class="el" href="simple__dram_8hh_source.html#l00177">SimpleDRAM::DRAMPacket::bank_ref</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="simple__dram_8hh_source.html#l00148">SimpleDRAM::Bank::freeAt</a>, <a class="el" href="simple__dram_8hh_source.html#l00146">SimpleDRAM::Bank::openRow</a>, <a class="el" href="simple__dram_8hh_source.html#l00410">pageMgmt</a>, <a class="el" href="base_2misc_8hh_source.html#l00074">panic</a>, <a class="el" href="simple__dram_8hh_source.html#l00175">SimpleDRAM::DRAMPacket::row</a>, <a class="el" href="simple__dram_8hh_source.html#l00123">rowHitFlag</a>, <a class="el" href="simple__dram_8hh_source.html#l00397">tCL</a>, <a class="el" href="simple__dram_8hh_source.html#l00149">SimpleDRAM::Bank::tRASDoneAt</a>, <a class="el" href="simple__dram_8hh_source.html#l00396">tRCD</a>, and <a class="el" href="simple__dram_8hh_source.html#l00398">tRP</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00852">doDRAMAccess()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00308">processWriteEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="a08e88562837a2db58a44ffefd90656a7"></a><!-- doxytag: member="SimpleDRAM::getSlavePort" ref="a08e88562837a2db58a44ffefd90656a7" args="(const std::string &amp;if_name, PortID idx=InvalidPortID)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classBaseSlavePort.html">BaseSlavePort</a>&amp; SimpleDRAM::getSlavePort </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>if_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a>&nbsp;</td>
          <td class="paramname"> <em>idx</em> = <code><a class="el" href="base_2types_8hh.html#a65bf40f138cf863f0c5e2d8ca1144126">InvalidPortID</a></code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get a slave port with a given name and index. </p>
<p>This is used at binding time and returns a reference to a protocol-agnostic base master port.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>if_name</em>&nbsp;</td><td><a class="el" href="classPort.html" title="Ports are used to interface memory objects to each other.">Port</a> name </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>idx</em>&nbsp;</td><td>Index in the case of a VectorPort</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>A reference to the given port </dd></dl>

<p>Reimplemented from <a class="el" href="classMemObject.html#a51d400deb86bb1f483ca6b5525070c23">MemObject</a>.</p>

</div>
</div>
<a class="anchor" id="a0d3c0147cbb9ef1da26a4ba7020d7771"></a><!-- doxytag: member="SimpleDRAM::init" ref="a0d3c0147cbb9ef1da26a4ba7020d7771" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SimpleDRAM::init </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classSimpleDRAM.html#a0d3c0147cbb9ef1da26a4ba7020d7771" title="init() is called after all C++ SimObjects have been created and all ports are connected.">init()</a> is called after all C++ SimObjects have been created and all ports are connected. </p>
<p>Initializations that are independent of unserialization but rely on a fully instantiated and connected <a class="el" href="classSimObject.html" title="Abstract superclass for simulation objects.">SimObject</a> graph should be done here. </p>

<p>Reimplemented from <a class="el" href="classSimObject.html#a2a1c25d4de5184cccaca7f9b0b703a5d">SimObject</a>.</p>

<p>Definition at line <a class="el" href="simple__dram_8cc_source.html#l00085">85</a> of file <a class="el" href="simple__dram_8cc_source.html">simple_dram.cc</a>.</p>

<p>References <a class="el" href="simple__dram_8hh_source.html#l00409">addrMapping</a>, <a class="el" href="simple__dram_8hh_source.html#l00382">banksPerRank</a>, <a class="el" href="simple__dram_8hh_source.html#l00379">bytesPerCacheLine</a>, <a class="el" href="intmath_8hh_source.html#l00174">ceilLog2()</a>, <a class="el" href="simple__dram_8hh_source.html#l00383">channels</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="base_2misc_8hh_source.html#l00084">fatal</a>, <a class="el" href="addr__range_8hh_source.html#l00143">AddrRange::granularity()</a>, <a class="el" href="addr__range_8hh_source.html#l00136">AddrRange::interleaved()</a>, <a class="el" href="port_8cc_source.html#l00109">BaseSlavePort::isConnected()</a>, <a class="el" href="simple__dram_8hh_source.html#l00380">linesPerRowBuffer</a>, <a class="el" href="sim__object_8hh_source.html#l00105">SimObject::name()</a>, <a class="el" href="base_2misc_8hh_source.html#l00074">panic</a>, <a class="el" href="port_8cc_source.html#l00242">SlavePort::peerBlockSize()</a>, <a class="el" href="simple__dram_8hh_source.html#l00112">port</a>, <a class="el" href="abstract__mem_8hh_source.html#l00108">AbstractMemory::range</a>, <a class="el" href="simple__dram_8hh_source.html#l00381">ranksPerChannel</a>, <a class="el" href="simple__dram_8hh_source.html#l00384">rowsPerBank</a>, <a class="el" href="port_8hh_source.html#l00429">SlavePort::sendRangeChange()</a>, <a class="el" href="abstract__mem_8hh_source.html#l00262">AbstractMemory::size()</a>, <a class="el" href="addr__range_8hh_source.html#l00154">AddrRange::stripes()</a>, and <a class="el" href="base_2types_8hh_source.html#l00046">ULL</a>.</p>

</div>
</div>
<a class="anchor" id="afc6c64be6511b0ff885c94126815edeb"></a><!-- doxytag: member="SimpleDRAM::maxBankFreeAt" ref="afc6c64be6511b0ff885c94126815edeb" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> SimpleDRAM::maxBankFreeAt </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Looking at all banks, determine the moment in time when they are all free. </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>The tick when all banks are free </dd></dl>

<p>Definition at line <a class="el" href="simple__dram_8cc_source.html#l01005">1005</a> of file <a class="el" href="simple__dram_8cc_source.html">simple_dram.cc</a>.</p>

<p>References <a class="el" href="simple__dram_8hh_source.html#l00369">banks</a>, <a class="el" href="simple__dram_8hh_source.html#l00382">banksPerRank</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00342">ArmISA::i</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00337">ArmISA::j</a>, and <a class="el" href="simple__dram_8hh_source.html#l00381">ranksPerChannel</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l01017">processRefreshEvent()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00308">processWriteEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="a38b54d7ce30d32e27380348d1a38f69b"></a><!-- doxytag: member="SimpleDRAM::moveToRespQ" ref="a38b54d7ce30d32e27380348d1a38f69b" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SimpleDRAM::moveToRespQ </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Move the request at the head of the read queue to the response queue, sorting by readyTime. If it is the only packet in the response queue, schedule a respond event to send it back to the outside world. </p>

<p>Definition at line <a class="el" href="simple__dram_8cc_source.html#l00948">948</a> of file <a class="el" href="simple__dram_8cc_source.html">simple_dram.cc</a>.</p>

<p>References <a class="el" href="core_8hh_source.html#l00045">curTick()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00342">ArmISA::i</a>, <a class="el" href="simple__dram_8hh_source.html#l00346">readQueue</a>, <a class="el" href="simple__dram_8hh_source.html#l00167">SimpleDRAM::DRAMPacket::readyTime</a>, <a class="el" href="eventq_8hh_source.html#l00454">EventManager::reschedule()</a>, <a class="el" href="simple__dram_8hh_source.html#l00198">respondEvent</a>, <a class="el" href="simple__dram_8hh_source.html#l00357">respQueue</a>, <a class="el" href="eventq_8hh_source.html#l00442">EventManager::schedule()</a>, <a class="el" href="eventq_8hh_source.html#l00281">Event::scheduled()</a>, and <a class="el" href="eventq_8hh_source.html#l00293">Event::when()</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00852">doDRAMAccess()</a>.</p>

</div>
</div>
<a class="anchor" id="a64d6b9efd719af9ac5714be8e5904007"></a><!-- doxytag: member="SimpleDRAM::printParams" ref="a64d6b9efd719af9ac5714be8e5904007" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SimpleDRAM::printParams </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8cc_source.html#l00460">460</a> of file <a class="el" href="simple__dram_8cc_source.html">simple_dram.cc</a>.</p>

<p>References <a class="el" href="simple__dram_8hh_source.html#l00402">activationLimit</a>, <a class="el" href="simple__dram_8hh_source.html#l00409">addrMapping</a>, <a class="el" href="simple__dram_8hh_source.html#l00382">banksPerRank</a>, <a class="el" href="simple__dram_8hh_source.html#l00379">bytesPerCacheLine</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="simple__dram_8hh_source.html#l00380">linesPerRowBuffer</a>, <a class="el" href="simple__dram_8hh_source.html#l00408">memSchedPolicy</a>, <a class="el" href="sim__object_8hh_source.html#l00105">SimObject::name()</a>, <a class="el" href="simple__dram_8hh_source.html#l00410">pageMgmt</a>, <a class="el" href="simple__dram_8hh_source.html#l00381">ranksPerChannel</a>, <a class="el" href="simple__dram_8hh_source.html#l00385">readBufferSize</a>, <a class="el" href="simple__dram_8hh_source.html#l00384">rowsPerBank</a>, <a class="el" href="simple__dram_8hh_source.html#l00395">tBURST</a>, <a class="el" href="simple__dram_8hh_source.html#l00397">tCL</a>, <a class="el" href="simple__dram_8hh_source.html#l00396">tRCD</a>, <a class="el" href="simple__dram_8hh_source.html#l00400">tREFI</a>, <a class="el" href="simple__dram_8hh_source.html#l00399">tRFC</a>, <a class="el" href="simple__dram_8hh_source.html#l00398">tRP</a>, <a class="el" href="simple__dram_8hh_source.html#l00394">tWTR</a>, <a class="el" href="simple__dram_8hh_source.html#l00401">tXAW</a>, <a class="el" href="simple__dram_8hh_source.html#l00386">writeBufferSize</a>, and <a class="el" href="simple__dram_8hh_source.html#l00388">writeThreshold</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00130">startup()</a>.</p>

</div>
</div>
<a class="anchor" id="a37e0d74675e2e8c645cc9b4931531dfc"></a><!-- doxytag: member="SimpleDRAM::printQs" ref="a37e0d74675e2e8c645cc9b4931531dfc" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SimpleDRAM::printQs </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8cc_source.html#l00505">505</a> of file <a class="el" href="simple__dram_8cc_source.html">simple_dram.cc</a>.</p>

<p>References <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00342">ArmISA::i</a>, <a class="el" href="simple__dram_8hh_source.html#l00346">readQueue</a>, <a class="el" href="simple__dram_8hh_source.html#l00357">respQueue</a>, and <a class="el" href="simple__dram_8hh_source.html#l00347">writeQueue</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00524">recvTimingReq()</a>.</p>

</div>
</div>
<a class="anchor" id="ab0104043cb5b37705f17cc1396c00cee"></a><!-- doxytag: member="SimpleDRAM::processNextReqEvent" ref="ab0104043cb5b37705f17cc1396c00cee" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SimpleDRAM::processNextReqEvent </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8cc_source.html#l00811">811</a> of file <a class="el" href="simple__dram_8cc_source.html">simple_dram.cc</a>.</p>

<p>References <a class="el" href="simple__dram_8cc_source.html#l00986">scheduleNextReq()</a>.</p>

</div>
</div>
<a class="anchor" id="aeb564f7768075f80b755729a8447d584"></a><!-- doxytag: member="SimpleDRAM::processRefreshEvent" ref="aeb564f7768075f80b755729a8447d584" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SimpleDRAM::processRefreshEvent </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8cc_source.html#l01017">1017</a> of file <a class="el" href="simple__dram_8cc_source.html">simple_dram.cc</a>.</p>

<p>References <a class="el" href="simple__dram_8hh_source.html#l00369">banks</a>, <a class="el" href="simple__dram_8hh_source.html#l00382">banksPerRank</a>, <a class="el" href="core_8hh_source.html#l00045">curTick()</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00342">ArmISA::i</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00337">ArmISA::j</a>, <a class="el" href="simple__dram_8cc_source.html#l01005">maxBankFreeAt()</a>, <a class="el" href="simple__dram_8hh_source.html#l00381">ranksPerChannel</a>, <a class="el" href="simple__dram_8hh_source.html#l00201">refreshEvent</a>, <a class="el" href="eventq_8hh_source.html#l00442">EventManager::schedule()</a>, <a class="el" href="simple__dram_8hh_source.html#l00400">tREFI</a>, and <a class="el" href="simple__dram_8hh_source.html#l00399">tRFC</a>.</p>

</div>
</div>
<a class="anchor" id="a3444b6e87aa97697d9a6712fe87dbae2"></a><!-- doxytag: member="SimpleDRAM::processRespondEvent" ref="a3444b6e87aa97697d9a6712fe87dbae2" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SimpleDRAM::processRespondEvent </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8cc_source.html#l00602">602</a> of file <a class="el" href="simple__dram_8cc_source.html">simple_dram.cc</a>.</p>

<p>References <a class="el" href="simple__dram_8cc_source.html#l00721">accessAndRespond()</a>, <a class="el" href="simple__dram_8hh_source.html#l00463">avgRdQLen</a>, <a class="el" href="simple__dram_8hh_source.html#l00427">bytesConsumedRd</a>, <a class="el" href="simple__dram_8hh_source.html#l00379">bytesPerCacheLine</a>, <a class="el" href="simple__dram_8hh_source.html#l00425">bytesRead</a>, <a class="el" href="core_8hh_source.html#l00045">curTick()</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="simple__dram_8hh_source.html#l00363">drainManager</a>, <a class="el" href="packet_8hh_source.html#l00562">Packet::getSize()</a>, <a class="el" href="simple__dram_8hh_source.html#l00112">port</a>, <a class="el" href="simple__dram_8hh_source.html#l00346">readQueue</a>, <a class="el" href="simple__dram_8hh_source.html#l00198">respondEvent</a>, <a class="el" href="simple__dram_8hh_source.html#l00357">respQueue</a>, <a class="el" href="simple__dram_8hh_source.html#l00117">retryRdReq</a>, <a class="el" href="eventq_8hh_source.html#l00442">EventManager::schedule()</a>, <a class="el" href="eventq_8hh_source.html#l00281">Event::scheduled()</a>, <a class="el" href="port_8cc_source.html#l00276">SlavePort::sendRetry()</a>, <a class="el" href="drain_8hh_source.html#l00086">DrainManager::signalDrainDone()</a>, and <a class="el" href="simple__dram_8hh_source.html#l00347">writeQueue</a>.</p>

</div>
</div>
<a class="anchor" id="a5c2804c82bfe567d616b9835879aa643"></a><!-- doxytag: member="SimpleDRAM::processWriteEvent" ref="a5c2804c82bfe567d616b9835879aa643" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SimpleDRAM::processWriteEvent </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Bunch of things requires to setup "events" in gem5 When event "writeEvent" occurs for example, the method processWriteEvent is called; no parameters are allowed in these methods. </p>

<p>Definition at line <a class="el" href="simple__dram_8cc_source.html#l00308">308</a> of file <a class="el" href="simple__dram_8cc_source.html">simple_dram.cc</a>.</p>

<p>References <a class="el" href="simple__dram_8hh_source.html#l00176">SimpleDRAM::DRAMPacket::addr</a>, <a class="el" href="simple__dram_8hh_source.html#l00464">avgWrQLen</a>, <a class="el" href="simple__dram_8hh_source.html#l00174">SimpleDRAM::DRAMPacket::bank</a>, <a class="el" href="simple__dram_8hh_source.html#l00177">SimpleDRAM::DRAMPacket::bank_ref</a>, <a class="el" href="simple__dram_8hh_source.html#l00382">banksPerRank</a>, <a class="el" href="simple__dram_8hh_source.html#l00415">busBusyUntil</a>, <a class="el" href="simple__dram_8cc_source.html#l00642">chooseNextWrite()</a>, <a class="el" href="core_8hh_source.html#l00045">curTick()</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="simple__dram_8hh_source.html#l00363">drainManager</a>, <a class="el" href="simple__dram_8cc_source.html#l00750">estimateLatency()</a>, <a class="el" href="simple__dram_8hh_source.html#l00148">SimpleDRAM::Bank::freeAt</a>, <a class="el" href="simple__dram_8cc_source.html#l01005">maxBankFreeAt()</a>, <a class="el" href="simple__dram_8hh_source.html#l00204">nextReqEvent</a>, <a class="el" href="simple__dram_8hh_source.html#l00146">SimpleDRAM::Bank::openRow</a>, <a class="el" href="simple__dram_8hh_source.html#l00410">pageMgmt</a>, <a class="el" href="base_2misc_8hh_source.html#l00074">panic</a>, <a class="el" href="simple__dram_8hh_source.html#l00112">port</a>, <a class="el" href="simple__dram_8hh_source.html#l00173">SimpleDRAM::DRAMPacket::rank</a>, <a class="el" href="simple__dram_8hh_source.html#l00346">readQueue</a>, <a class="el" href="simple__dram_8cc_source.html#l00817">recordActivate()</a>, <a class="el" href="simple__dram_8hh_source.html#l00357">respQueue</a>, <a class="el" href="simple__dram_8hh_source.html#l00118">retryWrReq</a>, <a class="el" href="simple__dram_8hh_source.html#l00175">SimpleDRAM::DRAMPacket::row</a>, <a class="el" href="simple__dram_8hh_source.html#l00123">rowHitFlag</a>, <a class="el" href="eventq_8hh_source.html#l00442">EventManager::schedule()</a>, <a class="el" href="eventq_8hh_source.html#l00281">Event::scheduled()</a>, <a class="el" href="port_8cc_source.html#l00276">SlavePort::sendRetry()</a>, <a class="el" href="drain_8hh_source.html#l00086">DrainManager::signalDrainDone()</a>, <a class="el" href="simple__dram_8hh_source.html#l00130">stopReads</a>, <a class="el" href="simple__dram_8hh_source.html#l00395">tBURST</a>, <a class="el" href="simple__dram_8hh_source.html#l00397">tCL</a>, <a class="el" href="simple__dram_8hh_source.html#l00149">SimpleDRAM::Bank::tRASDoneAt</a>, <a class="el" href="simple__dram_8hh_source.html#l00396">tRCD</a>, <a class="el" href="simple__dram_8hh_source.html#l00398">tRP</a>, <a class="el" href="simple__dram_8hh_source.html#l00394">tWTR</a>, <a class="el" href="simple__dram_8hh_source.html#l00347">writeQueue</a>, <a class="el" href="simple__dram_8hh_source.html#l00468">writeRowHits</a>, and <a class="el" href="simple__dram_8hh_source.html#l00388">writeThreshold</a>.</p>

</div>
</div>
<a class="anchor" id="a8b109c42b80b49d5770d23b0ef6839d6"></a><!-- doxytag: member="SimpleDRAM::readQueueFull" ref="a8b109c42b80b49d5770d23b0ef6839d6" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SimpleDRAM::readQueueFull </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classCheck.html">Check</a> if the read queue has room for more entries. </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>true if read queue is full, false otherwise </dd></dl>

<p>Definition at line <a class="el" href="simple__dram_8cc_source.html#l00157">157</a> of file <a class="el" href="simple__dram_8cc_source.html">simple_dram.cc</a>.</p>

<p>References <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="simple__dram_8hh_source.html#l00385">readBufferSize</a>, <a class="el" href="simple__dram_8hh_source.html#l00346">readQueue</a>, and <a class="el" href="simple__dram_8hh_source.html#l00357">respQueue</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00524">recvTimingReq()</a>.</p>

</div>
</div>
<a class="anchor" id="a073941f1352a2b81df897605b32bf436"></a><!-- doxytag: member="SimpleDRAM::recordActivate" ref="a073941f1352a2b81df897605b32bf436" args="(Tick act_tick)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SimpleDRAM::recordActivate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td>
          <td class="paramname"> <em>act_tick</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Keep track of when row activations happen, in order to enforce the maximum number of activations in the activation window. </p>
<p>The method updates the time that the banks become available based on the current limits. </p>

<p>Definition at line <a class="el" href="simple__dram_8cc_source.html#l00817">817</a> of file <a class="el" href="simple__dram_8cc_source.html">simple_dram.cc</a>.</p>

<p>References <a class="el" href="simple__dram_8hh_source.html#l00402">activationLimit</a>, <a class="el" href="simple__dram_8hh_source.html#l00133">actTicks</a>, <a class="el" href="simple__dram_8hh_source.html#l00369">banks</a>, <a class="el" href="simple__dram_8hh_source.html#l00382">banksPerRank</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00342">ArmISA::i</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00337">ArmISA::j</a>, <a class="el" href="base_2misc_8hh_source.html#l00074">panic</a>, <a class="el" href="simple__dram_8hh_source.html#l00381">ranksPerChannel</a>, and <a class="el" href="simple__dram_8hh_source.html#l00401">tXAW</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00852">doDRAMAccess()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00308">processWriteEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="a660f4b4c86708c1acf4cba0593362aaa"></a><!-- doxytag: member="SimpleDRAM::recvAtomic" ref="a660f4b4c86708c1acf4cba0593362aaa" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> SimpleDRAM::recvAtomic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8cc_source.html#l00140">140</a> of file <a class="el" href="simple__dram_8cc_source.html">simple_dram.cc</a>.</p>

<p>References <a class="el" href="abstract__mem_8cc_source.html#l00304">AbstractMemory::access()</a>, <a class="el" href="packet_8hh_source.html#l00488">Packet::cmdString()</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="packet_8hh_source.html#l00552">Packet::getAddr()</a>, <a class="el" href="packet_8hh_source.html#l00501">Packet::hasData()</a>, <a class="el" href="packet_8hh_source.html#l00510">Packet::memInhibitAsserted()</a>, <a class="el" href="simple__dram_8hh_source.html#l00397">tCL</a>, <a class="el" href="simple__dram_8hh_source.html#l00396">tRCD</a>, and <a class="el" href="simple__dram_8hh_source.html#l00398">tRP</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l01318">SimpleDRAM::MemoryPort::recvAtomic()</a>.</p>

</div>
</div>
<a class="anchor" id="ae2475e535edc9fd579a8037390edfdbd"></a><!-- doxytag: member="SimpleDRAM::recvFunctional" ref="ae2475e535edc9fd579a8037390edfdbd" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SimpleDRAM::recvFunctional </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8cc_source.html#l01243">1243</a> of file <a class="el" href="simple__dram_8cc_source.html">simple_dram.cc</a>.</p>

<p>References <a class="el" href="abstract__mem_8cc_source.html#l00385">AbstractMemory::functionalAccess()</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l01303">SimpleDRAM::MemoryPort::recvFunctional()</a>.</p>

</div>
</div>
<a class="anchor" id="a98f08912f834f5cf6b6a9b3c0500c9ee"></a><!-- doxytag: member="SimpleDRAM::recvTimingReq" ref="a98f08912f834f5cf6b6a9b3c0500c9ee" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SimpleDRAM::recvTimingReq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><dl class="todo"><dt><b><a class="el" href="todo.html#_todo000081">Todo:</a></b></dt><dd>temporary hack to deal with memory corruption issues until 4-phase transactions are complete </dd></dl>
</p>

<p>Definition at line <a class="el" href="simple__dram_8cc_source.html#l00524">524</a> of file <a class="el" href="simple__dram_8cc_source.html">simple_dram.cc</a>.</p>

<p>References <a class="el" href="simple__dram_8cc_source.html#l00721">accessAndRespond()</a>, <a class="el" href="simple__dram_8cc_source.html#l00260">addToReadQueue()</a>, <a class="el" href="simple__dram_8cc_source.html#l00423">addToWriteQueue()</a>, <a class="el" href="simple__dram_8hh_source.html#l00379">bytesPerCacheLine</a>, <a class="el" href="intmath_8hh_source.html#l00174">ceilLog2()</a>, <a class="el" href="packet_8hh_source.html#l00488">Packet::cmdString()</a>, <a class="el" href="simple__dram_8hh_source.html#l00424">cpuReqs</a>, <a class="el" href="core_8hh_source.html#l00045">curTick()</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="packet_8hh_source.html#l00552">Packet::getAddr()</a>, <a class="el" href="packet_8hh_source.html#l00562">Packet::getSize()</a>, <a class="el" href="packet_8hh_source.html#l00493">Packet::isRead()</a>, <a class="el" href="packet_8hh_source.html#l00494">Packet::isWrite()</a>, <a class="el" href="packet_8hh_source.html#l00510">Packet::memInhibitAsserted()</a>, <a class="el" href="simple__dram_8hh_source.html#l00430">neitherReadNorWrite</a>, <a class="el" href="simple__dram_8hh_source.html#l00433">numRdRetry</a>, <a class="el" href="simple__dram_8hh_source.html#l00419">numReqs</a>, <a class="el" href="simple__dram_8hh_source.html#l00434">numWrRetry</a>, <a class="el" href="base_2misc_8hh_source.html#l00074">panic</a>, <a class="el" href="simple__dram_8hh_source.html#l00477">pendingDelete</a>, <a class="el" href="simple__dram_8hh_source.html#l00418">prevArrival</a>, <a class="el" href="simple__dram_8cc_source.html#l00505">printQs()</a>, <a class="el" href="simple__dram_8hh_source.html#l00436">readPktSize</a>, <a class="el" href="simple__dram_8cc_source.html#l00157">readQueueFull()</a>, <a class="el" href="simple__dram_8hh_source.html#l00422">readReqs</a>, <a class="el" href="simple__dram_8hh_source.html#l00117">retryRdReq</a>, <a class="el" href="simple__dram_8hh_source.html#l00118">retryWrReq</a>, <a class="el" href="abstract__mem_8hh_source.html#l00262">AbstractMemory::size()</a>, <a class="el" href="simple__dram_8hh_source.html#l00435">totGap</a>, <a class="el" href="simple__dram_8hh_source.html#l00437">writePktSize</a>, <a class="el" href="simple__dram_8cc_source.html#l00166">writeQueueFull()</a>, <a class="el" href="simple__dram_8hh_source.html#l00423">writeReqs</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00103">X86ISA::x</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l01324">SimpleDRAM::MemoryPort::recvTimingReq()</a>.</p>

</div>
</div>
<a class="anchor" id="a33e079af809e99cfd3af86d7773edbe4"></a><!-- doxytag: member="SimpleDRAM::regStats" ref="a33e079af809e99cfd3af86d7773edbe4" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SimpleDRAM::regStats </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classRegister.html">Register</a> Statistics. </p>

<p>Reimplemented from <a class="el" href="classAbstractMemory.html#a5859dc251b6352f95a77968366716eaa">AbstractMemory</a>.</p>

<p>Definition at line <a class="el" href="simple__dram_8cc_source.html#l01031">1031</a> of file <a class="el" href="simple__dram_8cc_source.html">simple_dram.cc</a>.</p>

<p>References <a class="el" href="simple__dram_8hh_source.html#l00450">avgBankLat</a>, <a class="el" href="simple__dram_8hh_source.html#l00451">avgBusLat</a>, <a class="el" href="simple__dram_8hh_source.html#l00457">avgConsumedRdBW</a>, <a class="el" href="simple__dram_8hh_source.html#l00458">avgConsumedWrBW</a>, <a class="el" href="simple__dram_8hh_source.html#l00471">avgGap</a>, <a class="el" href="simple__dram_8hh_source.html#l00452">avgMemAccLat</a>, <a class="el" href="simple__dram_8hh_source.html#l00449">avgQLat</a>, <a class="el" href="simple__dram_8hh_source.html#l00455">avgRdBW</a>, <a class="el" href="simple__dram_8hh_source.html#l00463">avgRdQLen</a>, <a class="el" href="simple__dram_8hh_source.html#l00456">avgWrBW</a>, <a class="el" href="simple__dram_8hh_source.html#l00464">avgWrQLen</a>, <a class="el" href="simple__dram_8hh_source.html#l00382">banksPerRank</a>, <a class="el" href="simple__dram_8hh_source.html#l00460">busUtil</a>, <a class="el" href="simple__dram_8hh_source.html#l00427">bytesConsumedRd</a>, <a class="el" href="simple__dram_8hh_source.html#l00428">bytesConsumedWr</a>, <a class="el" href="simple__dram_8hh_source.html#l00379">bytesPerCacheLine</a>, <a class="el" href="simple__dram_8hh_source.html#l00425">bytesRead</a>, <a class="el" href="simple__dram_8hh_source.html#l00426">bytesWritten</a>, <a class="el" href="intmath_8hh_source.html#l00174">ceilLog2()</a>, <a class="el" href="simple__dram_8hh_source.html#l00424">cpuReqs</a>, <a class="el" href="core_8cc_source.html#l00044">SimClock::Frequency</a>, <a class="el" href="statistics_8hh_source.html#l01070">Stats::VectorBase&lt; Derived, Stor &gt;::init()</a>, <a class="el" href="sim__object_8hh_source.html#l00105">SimObject::name()</a>, <a class="el" href="statistics_8hh_source.html#l00250">Stats::DataWrap&lt; Derived, InfoProxyType &gt;::name()</a>, <a class="el" href="simple__dram_8hh_source.html#l00430">neitherReadNorWrite</a>, <a class="el" href="simple__dram_8hh_source.html#l00433">numRdRetry</a>, <a class="el" href="simple__dram_8hh_source.html#l00434">numWrRetry</a>, <a class="el" href="simple__dram_8hh_source.html#l00459">peakBW</a>, <a class="el" href="simple__dram_8hh_source.html#l00431">perBankRdReqs</a>, <a class="el" href="simple__dram_8hh_source.html#l00432">perBankWrReqs</a>, <a class="el" href="simple__dram_8hh_source.html#l00381">ranksPerChannel</a>, <a class="el" href="simple__dram_8hh_source.html#l00438">rdQLenPdf</a>, <a class="el" href="simple__dram_8hh_source.html#l00385">readBufferSize</a>, <a class="el" href="simple__dram_8hh_source.html#l00436">readPktSize</a>, <a class="el" href="simple__dram_8hh_source.html#l00422">readReqs</a>, <a class="el" href="simple__dram_8hh_source.html#l00469">readRowHitRate</a>, <a class="el" href="simple__dram_8hh_source.html#l00467">readRowHits</a>, <a class="el" href="simple__dram_8hh_source.html#l00429">servicedByWrQ</a>, <a class="el" href="stat__control_8cc_source.html#l00067">simSeconds</a>, <a class="el" href="simple__dram_8hh_source.html#l00395">tBURST</a>, <a class="el" href="simple__dram_8hh_source.html#l00446">totBankLat</a>, <a class="el" href="simple__dram_8hh_source.html#l00445">totBusLat</a>, <a class="el" href="simple__dram_8hh_source.html#l00435">totGap</a>, <a class="el" href="simple__dram_8hh_source.html#l00444">totMemAccLat</a>, <a class="el" href="simple__dram_8hh_source.html#l00443">totQLat</a>, <a class="el" href="simple__dram_8hh_source.html#l00386">writeBufferSize</a>, <a class="el" href="simple__dram_8hh_source.html#l00437">writePktSize</a>, <a class="el" href="simple__dram_8hh_source.html#l00423">writeReqs</a>, <a class="el" href="simple__dram_8hh_source.html#l00470">writeRowHitRate</a>, <a class="el" href="simple__dram_8hh_source.html#l00468">writeRowHits</a>, and <a class="el" href="simple__dram_8hh_source.html#l00439">wrQLenPdf</a>.</p>

</div>
</div>
<a class="anchor" id="a8af67944364c39b49923fb825f98493b"></a><!-- doxytag: member="SimpleDRAM::scheduleNextReq" ref="a8af67944364c39b49923fb825f98493b" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SimpleDRAM::scheduleNextReq </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Calls chooseNextReq() to pick the right request, then calls doDRAMAccess on that request in order to actually service that request. </p>

<p>Definition at line <a class="el" href="simple__dram_8cc_source.html#l00986">986</a> of file <a class="el" href="simple__dram_8cc_source.html">simple_dram.cc</a>.</p>

<p>References <a class="el" href="simple__dram_8cc_source.html#l00680">chooseNextRead()</a>, <a class="el" href="simple__dram_8cc_source.html#l00852">doDRAMAccess()</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="simple__dram_8hh_source.html#l00363">drainManager</a>, <a class="el" href="simple__dram_8hh_source.html#l00346">readQueue</a>, <a class="el" href="eventq_8hh_source.html#l00281">Event::scheduled()</a>, <a class="el" href="simple__dram_8cc_source.html#l00407">triggerWrites()</a>, <a class="el" href="simple__dram_8hh_source.html#l00195">writeEvent</a>, and <a class="el" href="simple__dram_8hh_source.html#l00347">writeQueue</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00811">processNextReqEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="ac12c23977edf258ed93ec6a8b4feadbf"></a><!-- doxytag: member="SimpleDRAM::startup" ref="ac12c23977edf258ed93ec6a8b4feadbf" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SimpleDRAM::startup </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classSimpleDRAM.html#ac12c23977edf258ed93ec6a8b4feadbf" title="startup() is the final initialization call before simulation.">startup()</a> is the final initialization call before simulation. </p>
<p>All state is initialized (including unserialized state, if any, such as the <a class="el" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22" title="The current simulated tick.">curTick()</a> value), so this is the appropriate place to schedule initial event(s) for objects that need them. </p>

<p>Reimplemented from <a class="el" href="classSimObject.html#a15d30a398e82cab3686d2e9d54fd71a4">SimObject</a>.</p>

<p>Definition at line <a class="el" href="simple__dram_8cc_source.html#l00130">130</a> of file <a class="el" href="simple__dram_8cc_source.html">simple_dram.cc</a>.</p>

<p>References <a class="el" href="core_8hh_source.html#l00045">curTick()</a>, <a class="el" href="simple__dram_8cc_source.html#l00460">printParams()</a>, <a class="el" href="simple__dram_8hh_source.html#l00201">refreshEvent</a>, <a class="el" href="eventq_8hh_source.html#l00442">EventManager::schedule()</a>, and <a class="el" href="simple__dram_8hh_source.html#l00400">tREFI</a>.</p>

</div>
</div>
<a class="anchor" id="ade766fbbdfe2c5158da38cd60517f5c0"></a><!-- doxytag: member="SimpleDRAM::triggerWrites" ref="ade766fbbdfe2c5158da38cd60517f5c0" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SimpleDRAM::triggerWrites </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classCheck.html">Check</a> when the channel is free to turnaround, add turnaround delay and schedule a whole bunch of writes. </p>

<p>Definition at line <a class="el" href="simple__dram_8cc_source.html#l00407">407</a> of file <a class="el" href="simple__dram_8cc_source.html">simple_dram.cc</a>.</p>

<p>References <a class="el" href="simple__dram_8hh_source.html#l00415">busBusyUntil</a>, <a class="el" href="core_8hh_source.html#l00045">curTick()</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="eventq_8hh_source.html#l00442">EventManager::schedule()</a>, <a class="el" href="eventq_8hh_source.html#l00281">Event::scheduled()</a>, <a class="el" href="simple__dram_8hh_source.html#l00130">stopReads</a>, <a class="el" href="simple__dram_8hh_source.html#l00394">tWTR</a>, <a class="el" href="simple__dram_8hh_source.html#l00195">writeEvent</a>, and <a class="el" href="simple__dram_8hh_source.html#l00417">writeStartTime</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00423">addToWriteQueue()</a>, <a class="el" href="simple__dram_8cc_source.html#l01260">drain()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00986">scheduleNextReq()</a>.</p>

</div>
</div>
<a class="anchor" id="acbb7fece4d4f3b182e9308b788725fc4"></a><!-- doxytag: member="SimpleDRAM::writeQueueFull" ref="acbb7fece4d4f3b182e9308b788725fc4" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SimpleDRAM::writeQueueFull </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classCheck.html">Check</a> if the write queue has room for more entries. </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>true if write queue is full, false otherwise </dd></dl>

<p>Definition at line <a class="el" href="simple__dram_8cc_source.html#l00166">166</a> of file <a class="el" href="simple__dram_8cc_source.html">simple_dram.cc</a>.</p>

<p>References <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="simple__dram_8hh_source.html#l00386">writeBufferSize</a>, and <a class="el" href="simple__dram_8hh_source.html#l00347">writeQueue</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00524">recvTimingReq()</a>.</p>

</div>
</div>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a1aae8e15c7f6e8f0bb229c49b4d0e0f4"></a><!-- doxytag: member="SimpleDRAM::activationLimit" ref="a1aae8e15c7f6e8f0bb229c49b4d0e0f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="el" href="classSimpleDRAM.html#a1aae8e15c7f6e8f0bb229c49b4d0e0f4">SimpleDRAM::activationLimit</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00402">402</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00460">printParams()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00817">recordActivate()</a>.</p>

</div>
</div>
<a class="anchor" id="aa7f2767d03e2d354370662e08dbd9f13"></a><!-- doxytag: member="SimpleDRAM::actTicks" ref="aa7f2767d03e2d354370662e08dbd9f13" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1deque.html">std::deque</a>&lt;<a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&gt; <a class="el" href="classSimpleDRAM.html#aa7f2767d03e2d354370662e08dbd9f13">SimpleDRAM::actTicks</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>List to keep track of activate ticks. </p>

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00133">133</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00817">recordActivate()</a>.</p>

</div>
</div>
<a class="anchor" id="a6358b64577b8328e023d0fb8f8d8dacc"></a><!-- doxytag: member="SimpleDRAM::addrMapping" ref="a6358b64577b8328e023d0fb8f8d8dacc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Enums::AddrMap <a class="el" href="classSimpleDRAM.html#a6358b64577b8328e023d0fb8f8d8dacc">SimpleDRAM::addrMapping</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00409">409</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00174">decodeAddr()</a>, <a class="el" href="simple__dram_8cc_source.html#l00085">init()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00460">printParams()</a>.</p>

</div>
</div>
<a class="anchor" id="a5bc31517c43eb77410295f331a13c612"></a><!-- doxytag: member="SimpleDRAM::avgBankLat" ref="a5bc31517c43eb77410295f331a13c612" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classSimpleDRAM.html#a5bc31517c43eb77410295f331a13c612">SimpleDRAM::avgBankLat</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00450">450</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a70665c0f353feca03f0a41cb4ed5c3a4"></a><!-- doxytag: member="SimpleDRAM::avgBusLat" ref="a70665c0f353feca03f0a41cb4ed5c3a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classSimpleDRAM.html#a70665c0f353feca03f0a41cb4ed5c3a4">SimpleDRAM::avgBusLat</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00451">451</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="ab8fc374c6e1ad2fc00d0ef45aebd3149"></a><!-- doxytag: member="SimpleDRAM::avgConsumedRdBW" ref="ab8fc374c6e1ad2fc00d0ef45aebd3149" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classSimpleDRAM.html#ab8fc374c6e1ad2fc00d0ef45aebd3149">SimpleDRAM::avgConsumedRdBW</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00457">457</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="ac17c17046b82622fba2e3a138dad7f75"></a><!-- doxytag: member="SimpleDRAM::avgConsumedWrBW" ref="ac17c17046b82622fba2e3a138dad7f75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classSimpleDRAM.html#ac17c17046b82622fba2e3a138dad7f75">SimpleDRAM::avgConsumedWrBW</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00458">458</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a537e029c6daada7f00a7ce5e203f57de"></a><!-- doxytag: member="SimpleDRAM::avgGap" ref="a537e029c6daada7f00a7ce5e203f57de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classSimpleDRAM.html#a537e029c6daada7f00a7ce5e203f57de">SimpleDRAM::avgGap</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00471">471</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="af501d0e7e4cf4dafbbe70e38b7ef9f46"></a><!-- doxytag: member="SimpleDRAM::avgMemAccLat" ref="af501d0e7e4cf4dafbbe70e38b7ef9f46" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classSimpleDRAM.html#af501d0e7e4cf4dafbbe70e38b7ef9f46">SimpleDRAM::avgMemAccLat</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00452">452</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a8792dedc867d7c8d31bbb31c8c7c9d79"></a><!-- doxytag: member="SimpleDRAM::avgQLat" ref="a8792dedc867d7c8d31bbb31c8c7c9d79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classSimpleDRAM.html#a8792dedc867d7c8d31bbb31c8c7c9d79">SimpleDRAM::avgQLat</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00449">449</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="aff2632773e1c6fe3b351297773c1a113"></a><!-- doxytag: member="SimpleDRAM::avgRdBW" ref="aff2632773e1c6fe3b351297773c1a113" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classSimpleDRAM.html#aff2632773e1c6fe3b351297773c1a113">SimpleDRAM::avgRdBW</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00455">455</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="acd2e45b866c1773a4a0a4c49bfd8bfb1"></a><!-- doxytag: member="SimpleDRAM::avgRdQLen" ref="acd2e45b866c1773a4a0a4c49bfd8bfb1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Average.html">Stats::Average</a> <a class="el" href="classSimpleDRAM.html#acd2e45b866c1773a4a0a4c49bfd8bfb1">SimpleDRAM::avgRdQLen</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00463">463</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00260">addToReadQueue()</a>, <a class="el" href="simple__dram_8cc_source.html#l00602">processRespondEvent()</a>, and <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="ada178492672dee2a45a405971e19e50d"></a><!-- doxytag: member="SimpleDRAM::avgWrBW" ref="ada178492672dee2a45a405971e19e50d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classSimpleDRAM.html#ada178492672dee2a45a405971e19e50d">SimpleDRAM::avgWrBW</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00456">456</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="abcd9119cf56e69c0afb1ea8af8ed20a3"></a><!-- doxytag: member="SimpleDRAM::avgWrQLen" ref="abcd9119cf56e69c0afb1ea8af8ed20a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Average.html">Stats::Average</a> <a class="el" href="classSimpleDRAM.html#abcd9119cf56e69c0afb1ea8af8ed20a3">SimpleDRAM::avgWrQLen</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00464">464</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00423">addToWriteQueue()</a>, <a class="el" href="simple__dram_8cc_source.html#l00308">processWriteEvent()</a>, and <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="af6d821da9435a1a82265fd1e180becc8"></a><!-- doxytag: member="SimpleDRAM::banks" ref="af6d821da9435a1a82265fd1e180becc8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;<a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;<a class="el" href="classSimpleDRAM_1_1Bank.html">Bank</a>&gt; &gt; <a class="el" href="classSimpleDRAM.html#af6d821da9435a1a82265fd1e180becc8">SimpleDRAM::banks</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Multi-dimensional vector of banks, first dimension is ranks, second is bank. </p>

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00369">369</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00174">decodeAddr()</a>, <a class="el" href="simple__dram_8cc_source.html#l01005">maxBankFreeAt()</a>, <a class="el" href="simple__dram_8cc_source.html#l01017">processRefreshEvent()</a>, <a class="el" href="simple__dram_8cc_source.html#l00817">recordActivate()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00049">SimpleDRAM()</a>.</p>

</div>
</div>
<a class="anchor" id="abf8ff2b6c49d8531a9ba353e82456111"></a><!-- doxytag: member="SimpleDRAM::banksPerRank" ref="abf8ff2b6c49d8531a9ba353e82456111" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="el" href="classSimpleDRAM.html#abf8ff2b6c49d8531a9ba353e82456111">SimpleDRAM::banksPerRank</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00382">382</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00260">addToReadQueue()</a>, <a class="el" href="simple__dram_8cc_source.html#l00423">addToWriteQueue()</a>, <a class="el" href="simple__dram_8cc_source.html#l00174">decodeAddr()</a>, <a class="el" href="simple__dram_8cc_source.html#l00085">init()</a>, <a class="el" href="simple__dram_8cc_source.html#l01005">maxBankFreeAt()</a>, <a class="el" href="simple__dram_8cc_source.html#l00460">printParams()</a>, <a class="el" href="simple__dram_8cc_source.html#l01017">processRefreshEvent()</a>, <a class="el" href="simple__dram_8cc_source.html#l00308">processWriteEvent()</a>, <a class="el" href="simple__dram_8cc_source.html#l00817">recordActivate()</a>, <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00049">SimpleDRAM()</a>.</p>

</div>
</div>
<a class="anchor" id="a3bf3033ac0b7c67a52a23ad874b5be99"></a><!-- doxytag: member="SimpleDRAM::busBusyUntil" ref="a3bf3033ac0b7c67a52a23ad874b5be99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classSimpleDRAM.html#a3bf3033ac0b7c67a52a23ad874b5be99">SimpleDRAM::busBusyUntil</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Till when has the main data bus been spoken for already? </p>

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00415">415</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00852">doDRAMAccess()</a>, <a class="el" href="simple__dram_8cc_source.html#l00308">processWriteEvent()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00407">triggerWrites()</a>.</p>

</div>
</div>
<a class="anchor" id="a2925b5b4e0c6cbe17b7a59a80c6606a0"></a><!-- doxytag: member="SimpleDRAM::busUtil" ref="a2925b5b4e0c6cbe17b7a59a80c6606a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classSimpleDRAM.html#a2925b5b4e0c6cbe17b7a59a80c6606a0">SimpleDRAM::busUtil</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00460">460</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a81712e0ad4e89e4a615e94f566f1af88"></a><!-- doxytag: member="SimpleDRAM::bytesConsumedRd" ref="a81712e0ad4e89e4a615e94f566f1af88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classSimpleDRAM.html#a81712e0ad4e89e4a615e94f566f1af88">SimpleDRAM::bytesConsumedRd</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00427">427</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00260">addToReadQueue()</a>, <a class="el" href="simple__dram_8cc_source.html#l00602">processRespondEvent()</a>, and <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a78ca6a8ffac2ade6a2404321346d7fbc"></a><!-- doxytag: member="SimpleDRAM::bytesConsumedWr" ref="a78ca6a8ffac2ade6a2404321346d7fbc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classSimpleDRAM.html#a78ca6a8ffac2ade6a2404321346d7fbc">SimpleDRAM::bytesConsumedWr</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00428">428</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00423">addToWriteQueue()</a>, and <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a935ef3ac66156b7e9fd019f66459b8b7"></a><!-- doxytag: member="SimpleDRAM::bytesPerCacheLine" ref="a935ef3ac66156b7e9fd019f66459b8b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="el" href="classSimpleDRAM.html#a935ef3ac66156b7e9fd019f66459b8b7">SimpleDRAM::bytesPerCacheLine</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are basic design parameters of the memory controller, and are initialized based on parameter values. </p>
<p>The bytesPerCacheLine is based on the neighbouring ports cache line size and thus determined outside the constructor. Similarly, the rowsPerBank is determined based on the capacity, number of ranks and banks, the cache line size, and the row buffer size. </p>

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00379">379</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00260">addToReadQueue()</a>, <a class="el" href="simple__dram_8cc_source.html#l00423">addToWriteQueue()</a>, <a class="el" href="simple__dram_8cc_source.html#l00174">decodeAddr()</a>, <a class="el" href="simple__dram_8cc_source.html#l00085">init()</a>, <a class="el" href="simple__dram_8cc_source.html#l00460">printParams()</a>, <a class="el" href="simple__dram_8cc_source.html#l00602">processRespondEvent()</a>, <a class="el" href="simple__dram_8cc_source.html#l00524">recvTimingReq()</a>, and <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a26c6b81e5560eb19eec95ccd56d25245"></a><!-- doxytag: member="SimpleDRAM::bytesRead" ref="a26c6b81e5560eb19eec95ccd56d25245" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classSimpleDRAM.html#a26c6b81e5560eb19eec95ccd56d25245">SimpleDRAM::bytesRead</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Number of total bytes read from this memory. </p>

<p>Reimplemented from <a class="el" href="classAbstractMemory.html#a20c9739203fe01d2a4e6cf2c496d597b">AbstractMemory</a>.</p>

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00425">425</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00260">addToReadQueue()</a>, <a class="el" href="simple__dram_8cc_source.html#l00602">processRespondEvent()</a>, and <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a5d761acdbc052be18565695d2b07cb06"></a><!-- doxytag: member="SimpleDRAM::bytesWritten" ref="a5d761acdbc052be18565695d2b07cb06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classSimpleDRAM.html#a5d761acdbc052be18565695d2b07cb06">SimpleDRAM::bytesWritten</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Number of bytes written to this memory. </p>

<p>Reimplemented from <a class="el" href="classAbstractMemory.html#ab119ca26d94b5e16c69dd1a50b6d828d">AbstractMemory</a>.</p>

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00426">426</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00423">addToWriteQueue()</a>, and <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a39c50789d115aee7035049c2862e7f1a"></a><!-- doxytag: member="SimpleDRAM::channels" ref="a39c50789d115aee7035049c2862e7f1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="el" href="classSimpleDRAM.html#a39c50789d115aee7035049c2862e7f1a">SimpleDRAM::channels</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00383">383</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00174">decodeAddr()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00085">init()</a>.</p>

</div>
</div>
<a class="anchor" id="a4e7383918a9c0873208527805c2612aa"></a><!-- doxytag: member="SimpleDRAM::cpuReqs" ref="a4e7383918a9c0873208527805c2612aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classSimpleDRAM.html#a4e7383918a9c0873208527805c2612aa">SimpleDRAM::cpuReqs</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00424">424</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00524">recvTimingReq()</a>, and <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a7f19a31acafa04e74429afc8d193417a"></a><!-- doxytag: member="SimpleDRAM::drainManager" ref="a7f19a31acafa04e74429afc8d193417a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDrainManager.html">DrainManager</a>* <a class="el" href="classSimpleDRAM.html#a7f19a31acafa04e74429afc8d193417a">SimpleDRAM::drainManager</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>If we need to drain, keep the drain manager around until we're done here. </p>

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00363">363</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l01260">drain()</a>, <a class="el" href="simple__dram_8cc_source.html#l00602">processRespondEvent()</a>, <a class="el" href="simple__dram_8cc_source.html#l00308">processWriteEvent()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00986">scheduleNextReq()</a>.</p>

</div>
</div>
<a class="anchor" id="a631354beefc514baca4477d795ab59b5"></a><!-- doxytag: member="SimpleDRAM::linesPerRowBuffer" ref="a631354beefc514baca4477d795ab59b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="el" href="classSimpleDRAM.html#a631354beefc514baca4477d795ab59b5">SimpleDRAM::linesPerRowBuffer</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00380">380</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00174">decodeAddr()</a>, <a class="el" href="simple__dram_8cc_source.html#l00085">init()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00460">printParams()</a>.</p>

</div>
</div>
<a class="anchor" id="aeb1275a37543979044cec0391571f076"></a><!-- doxytag: member="SimpleDRAM::memSchedPolicy" ref="aeb1275a37543979044cec0391571f076" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Enums::MemSched <a class="el" href="classSimpleDRAM.html#aeb1275a37543979044cec0391571f076">SimpleDRAM::memSchedPolicy</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Memory controller configuration initialized based on parameter values. </p>

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00408">408</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00680">chooseNextRead()</a>, <a class="el" href="simple__dram_8cc_source.html#l00642">chooseNextWrite()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00460">printParams()</a>.</p>

</div>
</div>
<a class="anchor" id="a05b87deab64ad93377e8c2b96c2254f1"></a><!-- doxytag: member="SimpleDRAM::neitherReadNorWrite" ref="a05b87deab64ad93377e8c2b96c2254f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classSimpleDRAM.html#a05b87deab64ad93377e8c2b96c2254f1">SimpleDRAM::neitherReadNorWrite</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00430">430</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00524">recvTimingReq()</a>, and <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="ab97036fa64672c136bed9c688379a0e7"></a><!-- doxytag: member="SimpleDRAM::nextReqEvent" ref="ab97036fa64672c136bed9c688379a0e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classEventWrapper.html">EventWrapper</a>&lt;<a class="el" href="classSimpleDRAM.html">SimpleDRAM</a>,&amp;SimpleDRAM::processNextReqEvent&gt; <a class="el" href="classSimpleDRAM.html#ab97036fa64672c136bed9c688379a0e7">SimpleDRAM::nextReqEvent</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00204">204</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00260">addToReadQueue()</a>, <a class="el" href="simple__dram_8cc_source.html#l00852">doDRAMAccess()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00308">processWriteEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="a01bd5e359149b1a9cdb2de7d2b31ef00"></a><!-- doxytag: member="SimpleDRAM::numRdRetry" ref="a01bd5e359149b1a9cdb2de7d2b31ef00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classSimpleDRAM.html#a01bd5e359149b1a9cdb2de7d2b31ef00">SimpleDRAM::numRdRetry</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00433">433</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00524">recvTimingReq()</a>, and <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="adb2acbbb5f3a1360242f3154f311a681"></a><!-- doxytag: member="SimpleDRAM::numReqs" ref="adb2acbbb5f3a1360242f3154f311a681" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="classSimpleDRAM.html#adb2acbbb5f3a1360242f3154f311a681">SimpleDRAM::numReqs</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00419">419</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00524">recvTimingReq()</a>.</p>

</div>
</div>
<a class="anchor" id="a70cd7963b363db2551314a64f363463b"></a><!-- doxytag: member="SimpleDRAM::numWrRetry" ref="a70cd7963b363db2551314a64f363463b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classSimpleDRAM.html#a70cd7963b363db2551314a64f363463b">SimpleDRAM::numWrRetry</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00434">434</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00524">recvTimingReq()</a>, and <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a18acf8ab471fa8af4a30bf42b59d15e7"></a><!-- doxytag: member="SimpleDRAM::pageMgmt" ref="a18acf8ab471fa8af4a30bf42b59d15e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Enums::PageManage <a class="el" href="classSimpleDRAM.html#a18acf8ab471fa8af4a30bf42b59d15e7">SimpleDRAM::pageMgmt</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00410">410</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00852">doDRAMAccess()</a>, <a class="el" href="simple__dram_8cc_source.html#l00750">estimateLatency()</a>, <a class="el" href="simple__dram_8cc_source.html#l00460">printParams()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00308">processWriteEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="adeeee11c6133b30ce3ed033c44559a3f"></a><!-- doxytag: member="SimpleDRAM::peakBW" ref="adeeee11c6133b30ce3ed033c44559a3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classSimpleDRAM.html#adeeee11c6133b30ce3ed033c44559a3f">SimpleDRAM::peakBW</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00459">459</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a2eda69e0d145bd2b87e5d32c6635d5f2"></a><!-- doxytag: member="SimpleDRAM::pendingDelete" ref="a2eda69e0d145bd2b87e5d32c6635d5f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;<a class="el" href="classPacket.html">PacketPtr</a>&gt; <a class="el" href="classSimpleDRAM.html#a2eda69e0d145bd2b87e5d32c6635d5f2">SimpleDRAM::pendingDelete</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000082">Todo:</a></b></dt><dd>this is a temporary workaround until the 4-phase code is committed.</dd></dl>
<p>upstream caches needs this packet until true is returned, so hold onto it for deletion until a subsequent call </p>

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00477">477</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00524">recvTimingReq()</a>.</p>

</div>
</div>
<a class="anchor" id="af12d12b7695f3b136955eecc33bd8445"></a><!-- doxytag: member="SimpleDRAM::perBankRdReqs" ref="af12d12b7695f3b136955eecc33bd8445" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a> <a class="el" href="classSimpleDRAM.html#af12d12b7695f3b136955eecc33bd8445">SimpleDRAM::perBankRdReqs</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00431">431</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00260">addToReadQueue()</a>, and <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a9fc0de9d7f3e27c86400d1218ec16d07"></a><!-- doxytag: member="SimpleDRAM::perBankWrReqs" ref="a9fc0de9d7f3e27c86400d1218ec16d07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a> <a class="el" href="classSimpleDRAM.html#a9fc0de9d7f3e27c86400d1218ec16d07">SimpleDRAM::perBankWrReqs</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00432">432</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00423">addToWriteQueue()</a>, and <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="aa90269cc4d8251534062632d549fea1f"></a><!-- doxytag: member="SimpleDRAM::port" ref="aa90269cc4d8251534062632d549fea1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classSimpleDRAM_1_1MemoryPort.html">MemoryPort</a> <a class="el" href="classSimpleDRAM.html#aa90269cc4d8251534062632d549fea1f">SimpleDRAM::port</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Our incoming port, for a multi-ported controller add a crossbar in front of it. </p>

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00112">112</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00721">accessAndRespond()</a>, <a class="el" href="simple__dram_8cc_source.html#l01260">drain()</a>, <a class="el" href="simple__dram_8cc_source.html#l00085">init()</a>, <a class="el" href="simple__dram_8cc_source.html#l00602">processRespondEvent()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00308">processWriteEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="a2ae634545318b4cfd0937f4da1c5dd31"></a><!-- doxytag: member="SimpleDRAM::prevArrival" ref="a2ae634545318b4cfd0937f4da1c5dd31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classSimpleDRAM.html#a2ae634545318b4cfd0937f4da1c5dd31">SimpleDRAM::prevArrival</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00418">418</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00524">recvTimingReq()</a>.</p>

</div>
</div>
<a class="anchor" id="a59dd3867633d6a508faa5a14a0926376"></a><!-- doxytag: member="SimpleDRAM::ranksPerChannel" ref="a59dd3867633d6a508faa5a14a0926376" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="el" href="classSimpleDRAM.html#a59dd3867633d6a508faa5a14a0926376">SimpleDRAM::ranksPerChannel</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00381">381</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00260">addToReadQueue()</a>, <a class="el" href="simple__dram_8cc_source.html#l00423">addToWriteQueue()</a>, <a class="el" href="simple__dram_8cc_source.html#l00174">decodeAddr()</a>, <a class="el" href="simple__dram_8cc_source.html#l00085">init()</a>, <a class="el" href="simple__dram_8cc_source.html#l01005">maxBankFreeAt()</a>, <a class="el" href="simple__dram_8cc_source.html#l00460">printParams()</a>, <a class="el" href="simple__dram_8cc_source.html#l01017">processRefreshEvent()</a>, <a class="el" href="simple__dram_8cc_source.html#l00817">recordActivate()</a>, <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00049">SimpleDRAM()</a>.</p>

</div>
</div>
<a class="anchor" id="a398c24403923fff12db3a084dbcddbc6"></a><!-- doxytag: member="SimpleDRAM::rdQLenPdf" ref="a398c24403923fff12db3a084dbcddbc6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a> <a class="el" href="classSimpleDRAM.html#a398c24403923fff12db3a084dbcddbc6">SimpleDRAM::rdQLenPdf</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00438">438</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00260">addToReadQueue()</a>, and <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a9c2f74f4d1b4f265456240efce92640b"></a><!-- doxytag: member="SimpleDRAM::readBufferSize" ref="a9c2f74f4d1b4f265456240efce92640b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="el" href="classSimpleDRAM.html#a9c2f74f4d1b4f265456240efce92640b">SimpleDRAM::readBufferSize</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00385">385</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00260">addToReadQueue()</a>, <a class="el" href="simple__dram_8cc_source.html#l00460">printParams()</a>, <a class="el" href="simple__dram_8cc_source.html#l00157">readQueueFull()</a>, and <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a4bfbc13e98d39c4c30907c498a75268b"></a><!-- doxytag: member="SimpleDRAM::readPktSize" ref="a4bfbc13e98d39c4c30907c498a75268b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a> <a class="el" href="classSimpleDRAM.html#a4bfbc13e98d39c4c30907c498a75268b">SimpleDRAM::readPktSize</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00436">436</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00524">recvTimingReq()</a>, and <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="adccc7859b0db2f31ddd5a55a63c3e7eb"></a><!-- doxytag: member="SimpleDRAM::readQueue" ref="adccc7859b0db2f31ddd5a55a63c3e7eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1list.html">std::list</a>&lt;<a class="el" href="classSimpleDRAM_1_1DRAMPacket.html">DRAMPacket</a>*&gt; <a class="el" href="classSimpleDRAM.html#adccc7859b0db2f31ddd5a55a63c3e7eb">SimpleDRAM::readQueue</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The controller's main read and write queues. </p>

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00346">346</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00260">addToReadQueue()</a>, <a class="el" href="simple__dram_8cc_source.html#l00680">chooseNextRead()</a>, <a class="el" href="simple__dram_8cc_source.html#l01260">drain()</a>, <a class="el" href="simple__dram_8cc_source.html#l00948">moveToRespQ()</a>, <a class="el" href="simple__dram_8cc_source.html#l00505">printQs()</a>, <a class="el" href="simple__dram_8cc_source.html#l00602">processRespondEvent()</a>, <a class="el" href="simple__dram_8cc_source.html#l00308">processWriteEvent()</a>, <a class="el" href="simple__dram_8cc_source.html#l00157">readQueueFull()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00986">scheduleNextReq()</a>.</p>

</div>
</div>
<a class="anchor" id="a9f8678c47f9685ef893e06a63e8d66c7"></a><!-- doxytag: member="SimpleDRAM::readReqs" ref="a9f8678c47f9685ef893e06a63e8d66c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classSimpleDRAM.html#a9f8678c47f9685ef893e06a63e8d66c7">SimpleDRAM::readReqs</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00422">422</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00524">recvTimingReq()</a>, and <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a186ca7efd278a4475624e6221a8a8cbe"></a><!-- doxytag: member="SimpleDRAM::readRowHitRate" ref="a186ca7efd278a4475624e6221a8a8cbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classSimpleDRAM.html#a186ca7efd278a4475624e6221a8a8cbe">SimpleDRAM::readRowHitRate</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00469">469</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a46d78d06ba20a930ca5d445b5157502d"></a><!-- doxytag: member="SimpleDRAM::readRowHits" ref="a46d78d06ba20a930ca5d445b5157502d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classSimpleDRAM.html#a46d78d06ba20a930ca5d445b5157502d">SimpleDRAM::readRowHits</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00467">467</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00852">doDRAMAccess()</a>, and <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="ab47d4b5fbdbc35f3b3142693d57ef549"></a><!-- doxytag: member="SimpleDRAM::refreshEvent" ref="ab47d4b5fbdbc35f3b3142693d57ef549" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classEventWrapper.html">EventWrapper</a>&lt;<a class="el" href="classSimpleDRAM.html">SimpleDRAM</a>, &amp;SimpleDRAM::processRefreshEvent&gt; <a class="el" href="classSimpleDRAM.html#ab47d4b5fbdbc35f3b3142693d57ef549">SimpleDRAM::refreshEvent</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00201">201</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l01017">processRefreshEvent()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00130">startup()</a>.</p>

</div>
</div>
<a class="anchor" id="a596d6d8395cae17cea2db27b0b59680d"></a><!-- doxytag: member="SimpleDRAM::respondEvent" ref="a596d6d8395cae17cea2db27b0b59680d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classEventWrapper.html">EventWrapper</a>&lt;<a class="el" href="classSimpleDRAM.html">SimpleDRAM</a>, &amp;SimpleDRAM::processRespondEvent&gt; <a class="el" href="classSimpleDRAM.html#a596d6d8395cae17cea2db27b0b59680d">SimpleDRAM::respondEvent</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00198">198</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00948">moveToRespQ()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00602">processRespondEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="a97c14c5a40066f5315521b08489e091b"></a><!-- doxytag: member="SimpleDRAM::respQueue" ref="a97c14c5a40066f5315521b08489e091b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1list.html">std::list</a>&lt;<a class="el" href="classSimpleDRAM_1_1DRAMPacket.html">DRAMPacket</a>*&gt; <a class="el" href="classSimpleDRAM.html#a97c14c5a40066f5315521b08489e091b">SimpleDRAM::respQueue</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Response queue where read packets wait after we're done working with them, but it's not time to send the response yet. </p>
<p>The responses are stored seperately mostly to keep the code clean and help with events scheduling. For all logical purposes such as sizing the read queue, this and the main read queue need to be added together. </p>

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00357">357</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00260">addToReadQueue()</a>, <a class="el" href="simple__dram_8cc_source.html#l01260">drain()</a>, <a class="el" href="simple__dram_8cc_source.html#l00948">moveToRespQ()</a>, <a class="el" href="simple__dram_8cc_source.html#l00505">printQs()</a>, <a class="el" href="simple__dram_8cc_source.html#l00602">processRespondEvent()</a>, <a class="el" href="simple__dram_8cc_source.html#l00308">processWriteEvent()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00157">readQueueFull()</a>.</p>

</div>
</div>
<a class="anchor" id="a755fde0e27ccc390e7e4ee9976d6f569"></a><!-- doxytag: member="SimpleDRAM::retryRdReq" ref="a755fde0e27ccc390e7e4ee9976d6f569" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classSimpleDRAM.html#a755fde0e27ccc390e7e4ee9976d6f569">SimpleDRAM::retryRdReq</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Remember if we have to retry a request when available. </p>

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00117">117</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00602">processRespondEvent()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00524">recvTimingReq()</a>.</p>

</div>
</div>
<a class="anchor" id="a6c23789298bbacb7460f2707534baa3c"></a><!-- doxytag: member="SimpleDRAM::retryWrReq" ref="a6c23789298bbacb7460f2707534baa3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classSimpleDRAM.html#a6c23789298bbacb7460f2707534baa3c">SimpleDRAM::retryWrReq</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00118">118</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00308">processWriteEvent()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00524">recvTimingReq()</a>.</p>

</div>
</div>
<a class="anchor" id="a77ca67b57437837a74ce27cc58def940"></a><!-- doxytag: member="SimpleDRAM::rowHitFlag" ref="a77ca67b57437837a74ce27cc58def940" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classSimpleDRAM.html#a77ca67b57437837a74ce27cc58def940">SimpleDRAM::rowHitFlag</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Remember that a row buffer hit occured. </p>

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00123">123</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00852">doDRAMAccess()</a>, <a class="el" href="simple__dram_8cc_source.html#l00750">estimateLatency()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00308">processWriteEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="a45d8955f120c436ebbd2ab55b29cf731"></a><!-- doxytag: member="SimpleDRAM::rowsPerBank" ref="a45d8955f120c436ebbd2ab55b29cf731" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="el" href="classSimpleDRAM.html#a45d8955f120c436ebbd2ab55b29cf731">SimpleDRAM::rowsPerBank</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00384">384</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00174">decodeAddr()</a>, <a class="el" href="simple__dram_8cc_source.html#l00085">init()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00460">printParams()</a>.</p>

</div>
</div>
<a class="anchor" id="acbfa17d79d4392737d91a4d490e77008"></a><!-- doxytag: member="SimpleDRAM::servicedByWrQ" ref="acbfa17d79d4392737d91a4d490e77008" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classSimpleDRAM.html#acbfa17d79d4392737d91a4d490e77008">SimpleDRAM::servicedByWrQ</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00429">429</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00260">addToReadQueue()</a>, and <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a2bd3fc4adfd452ec82f941f3b7a6aa5b"></a><!-- doxytag: member="SimpleDRAM::stopReads" ref="a2bd3fc4adfd452ec82f941f3b7a6aa5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classSimpleDRAM.html#a2bd3fc4adfd452ec82f941f3b7a6aa5b">SimpleDRAM::stopReads</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Use this flag to shutoff reads, i.e. </p>
<p>do not schedule any reads beyond those already done so that we can turn the bus around and do a few writes, or refresh, or whatever </p>

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00130">130</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00260">addToReadQueue()</a>, <a class="el" href="simple__dram_8cc_source.html#l00423">addToWriteQueue()</a>, <a class="el" href="simple__dram_8cc_source.html#l00852">doDRAMAccess()</a>, <a class="el" href="simple__dram_8cc_source.html#l00308">processWriteEvent()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00407">triggerWrites()</a>.</p>

</div>
</div>
<a class="anchor" id="a381ed669fde257c0afa5a2beed3f424c"></a><!-- doxytag: member="SimpleDRAM::tBURST" ref="a381ed669fde257c0afa5a2beed3f424c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classSimpleDRAM.html#a381ed669fde257c0afa5a2beed3f424c">SimpleDRAM::tBURST</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00395">395</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00852">doDRAMAccess()</a>, <a class="el" href="simple__dram_8cc_source.html#l00460">printParams()</a>, <a class="el" href="simple__dram_8cc_source.html#l00308">processWriteEvent()</a>, and <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="aac0d0316cd00cc9f58902fa3f635c2a5"></a><!-- doxytag: member="SimpleDRAM::tCL" ref="aac0d0316cd00cc9f58902fa3f635c2a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classSimpleDRAM.html#aac0d0316cd00cc9f58902fa3f635c2a5">SimpleDRAM::tCL</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00397">397</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00852">doDRAMAccess()</a>, <a class="el" href="simple__dram_8cc_source.html#l00750">estimateLatency()</a>, <a class="el" href="simple__dram_8cc_source.html#l00460">printParams()</a>, <a class="el" href="simple__dram_8cc_source.html#l00308">processWriteEvent()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00140">recvAtomic()</a>.</p>

</div>
</div>
<a class="anchor" id="a27e91038df7d68d5c2af7f992ff8aa5c"></a><!-- doxytag: member="SimpleDRAM::totBankLat" ref="a27e91038df7d68d5c2af7f992ff8aa5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classSimpleDRAM.html#a27e91038df7d68d5c2af7f992ff8aa5c">SimpleDRAM::totBankLat</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00446">446</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00852">doDRAMAccess()</a>, and <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="adb38a3e48f39c879fe49ead1cf76ac10"></a><!-- doxytag: member="SimpleDRAM::totBusLat" ref="adb38a3e48f39c879fe49ead1cf76ac10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classSimpleDRAM.html#adb38a3e48f39c879fe49ead1cf76ac10">SimpleDRAM::totBusLat</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00445">445</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00852">doDRAMAccess()</a>, and <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="af5d5975cd57903602b400d816de1ebf8"></a><!-- doxytag: member="SimpleDRAM::totGap" ref="af5d5975cd57903602b400d816de1ebf8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classSimpleDRAM.html#af5d5975cd57903602b400d816de1ebf8">SimpleDRAM::totGap</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00435">435</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00524">recvTimingReq()</a>, and <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a3104a833ebb8771b71bf978673981df4"></a><!-- doxytag: member="SimpleDRAM::totMemAccLat" ref="a3104a833ebb8771b71bf978673981df4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classSimpleDRAM.html#a3104a833ebb8771b71bf978673981df4">SimpleDRAM::totMemAccLat</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00444">444</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00852">doDRAMAccess()</a>, and <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="afb8099d6b2d992632d0601d04d1fe6fa"></a><!-- doxytag: member="SimpleDRAM::totQLat" ref="afb8099d6b2d992632d0601d04d1fe6fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classSimpleDRAM.html#afb8099d6b2d992632d0601d04d1fe6fa">SimpleDRAM::totQLat</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00443">443</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00852">doDRAMAccess()</a>, and <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a80c334c459a055c74baec86aa8cb34e0"></a><!-- doxytag: member="SimpleDRAM::tRCD" ref="a80c334c459a055c74baec86aa8cb34e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classSimpleDRAM.html#a80c334c459a055c74baec86aa8cb34e0">SimpleDRAM::tRCD</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00396">396</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00852">doDRAMAccess()</a>, <a class="el" href="simple__dram_8cc_source.html#l00750">estimateLatency()</a>, <a class="el" href="simple__dram_8cc_source.html#l00460">printParams()</a>, <a class="el" href="simple__dram_8cc_source.html#l00308">processWriteEvent()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00140">recvAtomic()</a>.</p>

</div>
</div>
<a class="anchor" id="afbc72654a5c306d321bae5c5617cbee4"></a><!-- doxytag: member="SimpleDRAM::tREFI" ref="afbc72654a5c306d321bae5c5617cbee4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classSimpleDRAM.html#afbc72654a5c306d321bae5c5617cbee4">SimpleDRAM::tREFI</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00400">400</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00460">printParams()</a>, <a class="el" href="simple__dram_8cc_source.html#l01017">processRefreshEvent()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00130">startup()</a>.</p>

</div>
</div>
<a class="anchor" id="a55c083eaefc6de4bebeaf71e45fa17df"></a><!-- doxytag: member="SimpleDRAM::tRFC" ref="a55c083eaefc6de4bebeaf71e45fa17df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classSimpleDRAM.html#a55c083eaefc6de4bebeaf71e45fa17df">SimpleDRAM::tRFC</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00399">399</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00460">printParams()</a>, and <a class="el" href="simple__dram_8cc_source.html#l01017">processRefreshEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="ad0629e1f3d27f13c661c80f48d5be2d8"></a><!-- doxytag: member="SimpleDRAM::tRP" ref="ad0629e1f3d27f13c661c80f48d5be2d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classSimpleDRAM.html#ad0629e1f3d27f13c661c80f48d5be2d8">SimpleDRAM::tRP</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00398">398</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00852">doDRAMAccess()</a>, <a class="el" href="simple__dram_8cc_source.html#l00750">estimateLatency()</a>, <a class="el" href="simple__dram_8cc_source.html#l00460">printParams()</a>, <a class="el" href="simple__dram_8cc_source.html#l00308">processWriteEvent()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00140">recvAtomic()</a>.</p>

</div>
</div>
<a class="anchor" id="a91c6fbff88cd8d385c697f8bdef81f97"></a><!-- doxytag: member="SimpleDRAM::tWTR" ref="a91c6fbff88cd8d385c697f8bdef81f97" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classSimpleDRAM.html#a91c6fbff88cd8d385c697f8bdef81f97">SimpleDRAM::tWTR</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Basic memory timing parameters initialized based on parameter values. </p>

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00394">394</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00460">printParams()</a>, <a class="el" href="simple__dram_8cc_source.html#l00308">processWriteEvent()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00407">triggerWrites()</a>.</p>

</div>
</div>
<a class="anchor" id="a8c9310dcd25ea56bcd3695bf96f1c205"></a><!-- doxytag: member="SimpleDRAM::tXAW" ref="a8c9310dcd25ea56bcd3695bf96f1c205" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classSimpleDRAM.html#a8c9310dcd25ea56bcd3695bf96f1c205">SimpleDRAM::tXAW</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00401">401</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00460">printParams()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00817">recordActivate()</a>.</p>

</div>
</div>
<a class="anchor" id="a249b9d7a954f943f6f2556a1fe9cb7b7"></a><!-- doxytag: member="SimpleDRAM::writeBufferSize" ref="a249b9d7a954f943f6f2556a1fe9cb7b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="el" href="classSimpleDRAM.html#a249b9d7a954f943f6f2556a1fe9cb7b7">SimpleDRAM::writeBufferSize</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00386">386</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00423">addToWriteQueue()</a>, <a class="el" href="simple__dram_8cc_source.html#l00460">printParams()</a>, <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>, <a class="el" href="simple__dram_8cc_source.html#l00049">SimpleDRAM()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00166">writeQueueFull()</a>.</p>

</div>
</div>
<a class="anchor" id="a75cd7692e5fd260e2199db5778455050"></a><!-- doxytag: member="SimpleDRAM::writeEvent" ref="a75cd7692e5fd260e2199db5778455050" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classEventWrapper.html">EventWrapper</a>&lt;<a class="el" href="classSimpleDRAM.html">SimpleDRAM</a>, &amp;SimpleDRAM::processWriteEvent&gt; <a class="el" href="classSimpleDRAM.html#a75cd7692e5fd260e2199db5778455050">SimpleDRAM::writeEvent</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00195">195</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l01260">drain()</a>, <a class="el" href="simple__dram_8cc_source.html#l00986">scheduleNextReq()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00407">triggerWrites()</a>.</p>

</div>
</div>
<a class="anchor" id="ac1114b50d0ac6e4979216b14d9e5d267"></a><!-- doxytag: member="SimpleDRAM::writePktSize" ref="ac1114b50d0ac6e4979216b14d9e5d267" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a> <a class="el" href="classSimpleDRAM.html#ac1114b50d0ac6e4979216b14d9e5d267">SimpleDRAM::writePktSize</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00437">437</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00524">recvTimingReq()</a>, and <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="aec55c79bf91b2f2a8e57b3735b0d16ad"></a><!-- doxytag: member="SimpleDRAM::writeQueue" ref="aec55c79bf91b2f2a8e57b3735b0d16ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1list.html">std::list</a>&lt;<a class="el" href="classSimpleDRAM_1_1DRAMPacket.html">DRAMPacket</a>*&gt; <a class="el" href="classSimpleDRAM.html#aec55c79bf91b2f2a8e57b3735b0d16ad">SimpleDRAM::writeQueue</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00347">347</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00260">addToReadQueue()</a>, <a class="el" href="simple__dram_8cc_source.html#l00423">addToWriteQueue()</a>, <a class="el" href="simple__dram_8cc_source.html#l00642">chooseNextWrite()</a>, <a class="el" href="simple__dram_8cc_source.html#l01260">drain()</a>, <a class="el" href="simple__dram_8cc_source.html#l00505">printQs()</a>, <a class="el" href="simple__dram_8cc_source.html#l00602">processRespondEvent()</a>, <a class="el" href="simple__dram_8cc_source.html#l00308">processWriteEvent()</a>, <a class="el" href="simple__dram_8cc_source.html#l00986">scheduleNextReq()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00166">writeQueueFull()</a>.</p>

</div>
</div>
<a class="anchor" id="afe812808d0a071f663e107f9d8ea3ec1"></a><!-- doxytag: member="SimpleDRAM::writeReqs" ref="afe812808d0a071f663e107f9d8ea3ec1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classSimpleDRAM.html#afe812808d0a071f663e107f9d8ea3ec1">SimpleDRAM::writeReqs</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00423">423</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00524">recvTimingReq()</a>, and <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="aef7455951bbaa92bf46956164b0707bc"></a><!-- doxytag: member="SimpleDRAM::writeRowHitRate" ref="aef7455951bbaa92bf46956164b0707bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classSimpleDRAM.html#aef7455951bbaa92bf46956164b0707bc">SimpleDRAM::writeRowHitRate</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00470">470</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a3a0d7330437cbd682557a72b24d7d70f"></a><!-- doxytag: member="SimpleDRAM::writeRowHits" ref="a3a0d7330437cbd682557a72b24d7d70f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classSimpleDRAM.html#a3a0d7330437cbd682557a72b24d7d70f">SimpleDRAM::writeRowHits</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00468">468</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00308">processWriteEvent()</a>, and <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="aba715f3ccf2ed6879548750b1be49983"></a><!-- doxytag: member="SimpleDRAM::writeStartTime" ref="aba715f3ccf2ed6879548750b1be49983" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classSimpleDRAM.html#aba715f3ccf2ed6879548750b1be49983">SimpleDRAM::writeStartTime</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00417">417</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00407">triggerWrites()</a>.</p>

</div>
</div>
<a class="anchor" id="a4d0cd8d9801602f3e59033c71cb5fa54"></a><!-- doxytag: member="SimpleDRAM::writeThreshold" ref="a4d0cd8d9801602f3e59033c71cb5fa54" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="el" href="classSimpleDRAM.html#a4d0cd8d9801602f3e59033c71cb5fa54">SimpleDRAM::writeThreshold</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00388">388</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00423">addToWriteQueue()</a>, <a class="el" href="simple__dram_8cc_source.html#l00460">printParams()</a>, <a class="el" href="simple__dram_8cc_source.html#l00308">processWriteEvent()</a>, and <a class="el" href="simple__dram_8cc_source.html#l00049">SimpleDRAM()</a>.</p>

</div>
</div>
<a class="anchor" id="ae997240436599d1ddca6620dcfe32f9e"></a><!-- doxytag: member="SimpleDRAM::writeThresholdPerc" ref="ae997240436599d1ddca6620dcfe32f9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const double <a class="el" href="classSimpleDRAM.html#ae997240436599d1ddca6620dcfe32f9e">SimpleDRAM::writeThresholdPerc</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00387">387</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00049">SimpleDRAM()</a>.</p>

</div>
</div>
<a class="anchor" id="a2823472ffc90b6cf3d253c9925f96009"></a><!-- doxytag: member="SimpleDRAM::wrQLenPdf" ref="a2823472ffc90b6cf3d253c9925f96009" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a> <a class="el" href="classSimpleDRAM.html#a2823472ffc90b6cf3d253c9925f96009">SimpleDRAM::wrQLenPdf</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="simple__dram_8hh_source.html#l00439">439</a> of file <a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__dram_8cc_source.html#l00423">addToWriteQueue()</a>, and <a class="el" href="simple__dram_8cc_source.html#l01031">regStats()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>mem/<a class="el" href="simple__dram_8hh_source.html">simple_dram.hh</a></li>
<li>mem/<a class="el" href="simple__dram_8cc_source.html">simple_dram.cc</a></li>
</ul>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Sun Apr 7 2013 18:18:43 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.7.1</small></address>

</body>
</html>
