{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538165791025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538165791055 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 28 17:16:30 2018 " "Processing started: Fri Sep 28 17:16:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538165791055 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538165791055 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogio_descomp -c relogio_descomp " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogio_descomp -c relogio_descomp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538165791055 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538165792153 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538165792161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio_descomp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio_descomp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio_descomp-comportamento " "Found design unit 1: relogio_descomp-comportamento" {  } { { "relogio_descomp.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/relogio_descomp.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538165840717 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogio_descomp " "Found entity 1: relogio_descomp" {  } { { "relogio_descomp.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/relogio_descomp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538165840717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538165840717 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1538165840720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-mux_arch " "Found design unit 1: mux-mux_arch" {  } { { "mux.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/mux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538165840720 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538165840720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538165840720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-reg_arch " "Found design unit 1: registrador-reg_arch" {  } { { "registrador.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/registrador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538165840721 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538165840721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538165840721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-Behavioral " "Found design unit 1: ula-Behavioral" {  } { { "ula.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/ula.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538165840723 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538165840723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538165840723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxodedados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxodedados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxodedados-fluxo_arch " "Found design unit 1: fluxodedados-fluxo_arch" {  } { { "fluxodedados.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/fluxodedados.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538165840724 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxodedados " "Found entity 1: fluxodedados" {  } { { "fluxodedados.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/fluxodedados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538165840724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538165840724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SM1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SM1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SM1-BEHAVIOR " "Found design unit 1: SM1-BEHAVIOR" {  } { { "SM1.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/SM1.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538165840726 ""} { "Info" "ISGN_ENTITY_NAME" "1 SM1 " "Found entity 1: SM1" {  } { { "SM1.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/SM1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538165840726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538165840726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorHex7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorHex7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538165840727 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538165840727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538165840727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ClockPrescaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ClockPrescaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockPrescaler-Behavioral " "Found design unit 1: ClockPrescaler-Behavioral" {  } { { "ClockPrescaler.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/ClockPrescaler.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538165840728 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockPrescaler " "Found entity 1: ClockPrescaler" {  } { { "ClockPrescaler.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/ClockPrescaler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538165840728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538165840728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ClockPrescaler2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ClockPrescaler2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockPrescaler2-Behavioral " "Found design unit 1: ClockPrescaler2-Behavioral" {  } { { "ClockPrescaler2.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/ClockPrescaler2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538165840729 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockPrescaler2 " "Found entity 1: ClockPrescaler2" {  } { { "ClockPrescaler2.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/ClockPrescaler2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538165840729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538165840729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-mux2_arch " "Found design unit 1: mux2-mux2_arch" {  } { { "mux2.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/mux2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538165840730 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538165840730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538165840730 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "relogio_descomp " "Elaborating entity \"relogio_descomp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538165841388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "fluxodedados fluxodedados:FD A:fluxo_arch " "Elaborating entity \"fluxodedados\" using architecture \"A:fluxo_arch\" for hierarchy \"fluxodedados:FD\"" {  } { { "relogio_descomp.vhd" "FD" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/relogio_descomp.vhd" 34 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538165841412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula fluxodedados:FD\|ula:ULA " "Elaborating entity \"ula\" for hierarchy \"fluxodedados:FD\|ula:ULA\"" {  } { { "fluxodedados.vhd" "ULA" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/fluxodedados.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538165841812 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R1 ula.vhd(16) " "Verilog HDL or VHDL warning at ula.vhd(16): object \"R1\" assigned a value but never read" {  } { { "ula.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/ula.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1538165841824 "|relogio_descomp|fluxodedados:FD|ula:ULA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R2 ula.vhd(16) " "Verilog HDL or VHDL warning at ula.vhd(16): object \"R2\" assigned a value but never read" {  } { { "ula.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/ula.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1538165841824 "|relogio_descomp|fluxodedados:FD|ula:ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador fluxodedados:FD\|registrador:US_regist " "Elaborating entity \"registrador\" for hierarchy \"fluxodedados:FD\|registrador:US_regist\"" {  } { { "fluxodedados.vhd" "US_regist" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/fluxodedados.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538165841856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux fluxodedados:FD\|mux:mux_regs " "Elaborating entity \"mux\" for hierarchy \"fluxodedados:FD\|mux:mux_regs\"" {  } { { "fluxodedados.vhd" "mux_regs" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/fluxodedados.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538165841859 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A mux.vhd(16) " "VHDL Process Statement warning at mux.vhd(16): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/mux.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538165841860 "|relogio_descomp|fluxodedados:FD|mux:mux_regs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B mux.vhd(18) " "VHDL Process Statement warning at mux.vhd(18): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/mux.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538165841860 "|relogio_descomp|fluxodedados:FD|mux:mux_regs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C mux.vhd(20) " "VHDL Process Statement warning at mux.vhd(20): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/mux.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538165841860 "|relogio_descomp|fluxodedados:FD|mux:mux_regs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D mux.vhd(22) " "VHDL Process Statement warning at mux.vhd(22): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/mux.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538165841860 "|relogio_descomp|fluxodedados:FD|mux:mux_regs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E mux.vhd(24) " "VHDL Process Statement warning at mux.vhd(24): signal \"E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/mux.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538165841860 "|relogio_descomp|fluxodedados:FD|mux:mux_regs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F mux.vhd(26) " "VHDL Process Statement warning at mux.vhd(26): signal \"F\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/mux.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538165841860 "|relogio_descomp|fluxodedados:FD|mux:mux_regs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockPrescaler ClockPrescaler:prescaler " "Elaborating entity \"ClockPrescaler\" for hierarchy \"ClockPrescaler:prescaler\"" {  } { { "relogio_descomp.vhd" "prescaler" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/relogio_descomp.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538165841863 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "prescaler ClockPrescaler.vhd(14) " "VHDL Signal Declaration warning at ClockPrescaler.vhd(14): used explicit default value for signal \"prescaler\" because signal was never assigned a value" {  } { { "ClockPrescaler.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/ClockPrescaler.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1538165841863 "|relogio_descomp|ClockPrescaler:prescaler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockPrescaler2 ClockPrescaler2:prescaler2 " "Elaborating entity \"ClockPrescaler2\" for hierarchy \"ClockPrescaler2:prescaler2\"" {  } { { "relogio_descomp.vhd" "prescaler2" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/relogio_descomp.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538165841864 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "prescaler ClockPrescaler2.vhd(14) " "VHDL Signal Declaration warning at ClockPrescaler2.vhd(14): used explicit default value for signal \"prescaler\" because signal was never assigned a value" {  } { { "ClockPrescaler2.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/ClockPrescaler2.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1538165841865 "|relogio_descomp|ClockPrescaler2:prescaler2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:mux_2 " "Elaborating entity \"mux2\" for hierarchy \"mux2:mux_2\"" {  } { { "relogio_descomp.vhd" "mux_2" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/relogio_descomp.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538165841866 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A mux2.vhd(17) " "VHDL Process Statement warning at mux2.vhd(17): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/mux2.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538165841867 "|relogio_descomp|mux2:mux_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B mux2.vhd(19) " "VHDL Process Statement warning at mux2.vhd(19): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/mux2.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538165841867 "|relogio_descomp|mux2:mux_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:display0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:display0\"" {  } { { "relogio_descomp.vhd" "display0" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/relogio_descomp.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538165841869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM1 SM1:mef " "Elaborating entity \"SM1\" for hierarchy \"SM1:mef\"" {  } { { "relogio_descomp.vhd" "mef" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/relogio_descomp.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538165841874 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux2:mux_2\|Y " "Found clock multiplexer mux2:mux_2\|Y" {  } { { "mux2.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/mux2.vhd" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1538165842989 "|relogio_descomp|mux2:mux_2|Y"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1538165842989 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1538165845431 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1538165847639 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538165847639 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "relogio_descomp.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/relogio_descomp.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538165848336 "|relogio_descomp|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "relogio_descomp.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/relogio_descomp.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538165848336 "|relogio_descomp|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "relogio_descomp.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/relogio_descomp.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538165848336 "|relogio_descomp|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "relogio_descomp.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/relogio_descomp.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538165848336 "|relogio_descomp|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "relogio_descomp.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/relogio_descomp.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538165848336 "|relogio_descomp|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "relogio_descomp.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/relogio_descomp.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538165848336 "|relogio_descomp|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "relogio_descomp.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/relogio_descomp.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538165848336 "|relogio_descomp|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "relogio_descomp.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/relogio_descomp.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538165848336 "|relogio_descomp|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "relogio_descomp.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/relogio_descomp.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538165848336 "|relogio_descomp|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "relogio_descomp.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/relogio_descomp.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538165848336 "|relogio_descomp|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "relogio_descomp.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/relogio_descomp.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538165848336 "|relogio_descomp|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "relogio_descomp.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/relogio_descomp.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538165848336 "|relogio_descomp|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "relogio_descomp.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/relogio_descomp.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538165848336 "|relogio_descomp|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "relogio_descomp.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/relogio_descomp.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538165848336 "|relogio_descomp|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "relogio_descomp.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/relogio_descomp.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538165848336 "|relogio_descomp|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "relogio_descomp.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/relogio_descomp.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538165848336 "|relogio_descomp|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "relogio_descomp.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/relogio_descomp.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538165848336 "|relogio_descomp|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "relogio_descomp.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/relogio_descomp.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538165848336 "|relogio_descomp|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "relogio_descomp.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/relogio_descomp.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538165848336 "|relogio_descomp|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "relogio_descomp.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/relogio_descomp.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538165848336 "|relogio_descomp|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "relogio_descomp.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/relogio_descomp.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538165848336 "|relogio_descomp|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1538165848336 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "275 " "Implemented 275 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1538165848338 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1538165848338 ""} { "Info" "ICUT_CUT_TM_LCELLS" "210 " "Implemented 210 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1538165848338 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1538165848338 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "984 " "Peak virtual memory: 984 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538165848357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 28 17:17:28 2018 " "Processing ended: Fri Sep 28 17:17:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538165848357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538165848357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538165848357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538165848357 ""}
