<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.30.1 (20201013.1554)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1257pt" height="642pt"
 viewBox="0.00 0.00 1257.00 642.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 638)">
<title>G</title>
<polygon fill="white" stroke="white" points="-4,5 -4,-638 1254,-638 1254,5 -4,5"/>
<g id="clust1" class="cluster"><title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index&#61;0&#10;\full_system&#61;false&#10;\sim_quantum&#61;0&#10;\time_sync_enable&#61;false&#10;\time_sync_period&#61;100000000000&#10;\time_sync_spin_threshold&#61;100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1229,-8 1229,-8 1235,-8 1241,-14 1241,-20 1241,-20 1241,-614 1241,-614 1241,-620 1235,-626 1229,-626 1229,-626 20,-626 20,-626 14,-626 8,-620 8,-614 8,-614 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="624.5" y="-610.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="624.5" y="-595.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster"><title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore&#61;false&#10;\cache_line_size&#61;64&#10;\eventq_index&#61;0&#10;\exit_on_work_items&#61;false&#10;\init_param&#61;0&#10;\m5ops_base&#61;0&#10;\mem_mode&#61;timing&#10;\mem_ranges&#61;0:536870912&#10;\memories&#61;system.mem_ctrls.dram&#10;\mmap_using_noreserve&#61;false&#10;\multi_thread&#61;false&#10;\num_work_ids&#61;16&#10;\readfile&#61;&#10;\redirect_paths&#61;system.redirect_paths0 system.redirect_paths1 system.redirect_paths2 system.redirect_paths3&#10;\shadow_rom_ranges&#61;&#10;\shared_backstore&#61;&#10;\symbolfile&#61;&#10;\thermal_components&#61;&#10;\thermal_model&#61;Null&#10;\work_begin_ckpt_count&#61;0&#10;\work_begin_cpu_id_exit&#61;&#45;1&#10;\work_begin_exit_count&#61;0&#10;\work_cpus_ckpt_count&#61;0&#10;\work_end_ckpt_count&#61;0&#10;\work_end_exit_count&#61;0&#10;\work_item_id&#61;&#45;1&#10;\workload&#61;system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1221,-16 1221,-16 1227,-16 1233,-22 1233,-28 1233,-28 1233,-568 1233,-568 1233,-574 1227,-580 1221,-580 1221,-580 28,-580 28,-580 22,-580 16,-574 16,-568 16,-568 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="624.5" y="-564.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="624.5" y="-549.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster"><title>cluster_system_cpu</title>
<g id="a_clust4"><a xlink:title="branchPred&#61;system.cpu.branchPred&#10;\checker&#61;Null&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\cpu_id&#61;0&#10;\decodeCycleInput&#61;true&#10;\decodeInputBufferSize&#61;3&#10;\decodeInputWidth&#61;2&#10;\decodeToExecuteForwardDelay&#61;1&#10;\decoder&#61;system.cpu.decoder&#10;\do_checkpoint_insts&#61;true&#10;\do_statistics_insts&#61;true&#10;\enableIdling&#61;true&#10;\eventq_index&#61;0&#10;\executeAllowEarlyMemoryIssue&#61;true&#10;\executeBranchDelay&#61;1&#10;\executeCommitLimit&#61;2&#10;\executeCycleInput&#61;true&#10;\executeFuncUnits&#61;system.cpu.executeFuncUnits&#10;\executeInputBufferSize&#61;7&#10;\executeInputWidth&#61;2&#10;\executeIssueLimit&#61;2&#10;\executeLSQMaxStoreBufferStoresPerCycle&#61;2&#10;\executeLSQRequestsQueueSize&#61;1&#10;\executeLSQStoreBufferSize&#61;5&#10;\executeLSQTransfersQueueSize&#61;2&#10;\executeMaxAccessesInMemory&#61;2&#10;\executeMemoryCommitLimit&#61;1&#10;\executeMemoryIssueLimit&#61;1&#10;\executeMemoryWidth&#61;0&#10;\executeSetTraceTimeOnCommit&#61;true&#10;\executeSetTraceTimeOnIssue&#61;false&#10;\fetch1FetchLimit&#61;1&#10;\fetch1LineSnapWidth&#61;0&#10;\fetch1LineWidth&#61;0&#10;\fetch1ToFetch2BackwardDelay&#61;1&#10;\fetch1ToFetch2ForwardDelay&#61;1&#10;\fetch2CycleInput&#61;true&#10;\fetch2InputBufferSize&#61;2&#10;\fetch2ToDecodeForwardDelay&#61;1&#10;\function_trace&#61;false&#10;\function_trace_start&#61;0&#10;\interrupts&#61;system.cpu.interrupts&#10;\isa&#61;system.cpu.isa&#10;\lctConfLvlLimit&#61;2&#10;\max_insts_all_threads&#61;0&#10;\max_insts_any_thread&#61;10000000&#10;\mmu&#61;system.cpu.mmu&#10;\numThreads&#61;1&#10;\power_gating_on_idle&#61;false&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.power_state&#10;\progress_interval&#61;0&#10;\pwr_gating_latency&#61;300&#10;\simpoint_start_insts&#61;&#10;\socket_id&#61;0&#10;\switched_out&#61;false&#10;\syscallRetryLatency&#61;10000&#10;\system&#61;system&#10;\threadPolicy&#61;RoundRobin&#10;\tracer&#61;system.cpu.tracer&#10;\workload&#61;system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M333,-24C333,-24 1191,-24 1191,-24 1197,-24 1203,-30 1203,-36 1203,-36 1203,-336 1203,-336 1203,-342 1197,-348 1191,-348 1191,-348 333,-348 333,-348 327,-348 321,-342 321,-336 321,-336 321,-36 321,-36 321,-30 327,-24 333,-24"/>
<text text-anchor="middle" x="762" y="-332.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="762" y="-317.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMinorCPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster"><title>cluster_system_cpu_mmu</title>
<g id="a_clust5"><a xlink:title="dtb&#61;system.cpu.mmu.dtb&#10;\dtb_walker&#61;system.cpu.mmu.dtb_walker&#10;\eventq_index&#61;0&#10;\itb&#61;system.cpu.mmu.itb&#10;\itb_walker&#61;system.cpu.mmu.itb_walker&#10;\release_se&#61;system.cpu.isa.release_se&#10;\stage2_dtb&#61;system.cpu.mmu.stage2_dtb&#10;\stage2_dtb_walker&#61;system.cpu.mmu.stage2_dtb_walker&#10;\stage2_itb&#61;system.cpu.mmu.stage2_itb&#10;\stage2_itb_walker&#61;system.cpu.mmu.stage2_itb_walker&#10;\sys&#61;system">
<path fill="#bab6ae" stroke="#000000" d="M557,-156C557,-156 1183,-156 1183,-156 1189,-156 1195,-162 1195,-168 1195,-168 1195,-290 1195,-290 1195,-296 1189,-302 1183,-302 1183,-302 557,-302 557,-302 551,-302 545,-296 545,-290 545,-290 545,-168 545,-168 545,-162 551,-156 557,-156"/>
<text text-anchor="middle" x="870" y="-286.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="870" y="-271.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust11" class="cluster"><title>cluster_system_cpu_mmu_itb_walker</title>
<g id="a_clust11"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.mmu.itb_walker.power_state&#10;\sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M1070,-164C1070,-164 1175,-164 1175,-164 1181,-164 1187,-170 1187,-176 1187,-176 1187,-244 1187,-244 1187,-250 1181,-256 1175,-256 1175,-256 1070,-256 1070,-256 1064,-256 1058,-250 1058,-244 1058,-244 1058,-176 1058,-176 1058,-170 1064,-164 1070,-164"/>
<text text-anchor="middle" x="1122.5" y="-240.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="1122.5" y="-225.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust13" class="cluster"><title>cluster_system_cpu_mmu_dtb_walker</title>
<g id="a_clust13"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.mmu.dtb_walker.power_state&#10;\sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M933,-164C933,-164 1038,-164 1038,-164 1044,-164 1050,-170 1050,-176 1050,-176 1050,-244 1050,-244 1050,-250 1044,-256 1038,-256 1038,-256 933,-256 933,-256 927,-256 921,-250 921,-244 921,-244 921,-176 921,-176 921,-170 927,-164 933,-164"/>
<text text-anchor="middle" x="985.5" y="-240.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="985.5" y="-225.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust15" class="cluster"><title>cluster_system_cpu_mmu_stage2_itb_walker</title>
<g id="a_clust15"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;\eventq_index&#61;0&#10;\is_stage2&#61;true&#10;\num_squash_per_cycle&#61;2&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.mmu.stage2_itb_walker.power_state&#10;\sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M749,-164C749,-164 901,-164 901,-164 907,-164 913,-170 913,-176 913,-176 913,-244 913,-244 913,-250 907,-256 901,-256 901,-256 749,-256 749,-256 743,-256 737,-250 737,-244 737,-244 737,-176 737,-176 737,-170 743,-164 749,-164"/>
<text text-anchor="middle" x="825" y="-240.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_itb_walker </text>
<text text-anchor="middle" x="825" y="-225.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust17" class="cluster"><title>cluster_system_cpu_mmu_stage2_dtb_walker</title>
<g id="a_clust17"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;\eventq_index&#61;0&#10;\is_stage2&#61;true&#10;\num_squash_per_cycle&#61;2&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.mmu.stage2_dtb_walker.power_state&#10;\sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M565,-164C565,-164 717,-164 717,-164 723,-164 729,-170 729,-176 729,-176 729,-244 729,-244 729,-250 723,-256 717,-256 717,-256 565,-256 565,-256 559,-256 553,-250 553,-244 553,-244 553,-176 553,-176 553,-170 559,-164 565,-164"/>
<text text-anchor="middle" x="641" y="-240.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_dtb_walker </text>
<text text-anchor="middle" x="641" y="-225.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust109" class="cluster"><title>cluster_system_cpu_icache</title>
<g id="a_clust109"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;true&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;4&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.icache.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;Null&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;system.cpu.icache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;16384&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu.icache.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M458,-32C458,-32 628,-32 628,-32 634,-32 640,-38 640,-44 640,-44 640,-112 640,-112 640,-118 634,-124 628,-124 628,-124 458,-124 458,-124 452,-124 446,-118 446,-112 446,-112 446,-44 446,-44 446,-38 452,-32 458,-32"/>
<text text-anchor="middle" x="543" y="-108.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="543" y="-93.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust115" class="cluster"><title>cluster_system_cpu_dcache</title>
<g id="a_clust115"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;4&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.dcache.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;Null&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;system.cpu.dcache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;65536&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu.dcache.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M895,-32C895,-32 1065,-32 1065,-32 1071,-32 1077,-38 1077,-44 1077,-44 1077,-112 1077,-112 1077,-118 1071,-124 1065,-124 1065,-124 895,-124 895,-124 889,-124 883,-118 883,-112 883,-112 883,-44 883,-44 883,-38 889,-32 895,-32"/>
<text text-anchor="middle" x="980" y="-108.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="980" y="-93.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust126" class="cluster"><title>cluster_system_membus</title>
<g id="a_clust126"><a xlink:title="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\forward_latency&#61;4&#10;\frontend_latency&#61;3&#10;\header_latency&#61;1&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;512&#10;\point_of_coherency&#61;true&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\power_state&#61;system.membus.power_state&#10;\response_latency&#61;2&#10;\snoop_filter&#61;system.membus.snoop_filter&#10;\snoop_response_latency&#61;4&#10;\system&#61;system&#10;\use_default_range&#61;false&#10;\width&#61;16">
<path fill="#6f798c" stroke="#000000" d="M36,-356C36,-356 288,-356 288,-356 294,-356 300,-362 300,-368 300,-368 300,-436 300,-436 300,-442 294,-448 288,-448 288,-448 36,-448 36,-448 30,-448 24,-442 24,-436 24,-436 24,-368 24,-368 24,-362 30,-356 36,-356"/>
<text text-anchor="middle" x="162" y="-432.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="162" y="-417.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust129" class="cluster"><title>cluster_system_l2</title>
<g id="a_clust129"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;8&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;20&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;20&#10;\power_model&#61;&#10;\power_state&#61;system.l2.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;Null&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;system.l2.replacement_policy&#10;\response_latency&#61;20&#10;\sequential_access&#61;false&#10;\size&#61;2097152&#10;\system&#61;system&#10;\tag_latency&#61;20&#10;\tags&#61;system.l2.tags&#10;\tgts_per_mshr&#61;12&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M131,-164C131,-164 301,-164 301,-164 307,-164 313,-170 313,-176 313,-176 313,-244 313,-244 313,-250 307,-256 301,-256 301,-256 131,-256 131,-256 125,-256 119,-250 119,-244 119,-244 119,-176 119,-176 119,-170 125,-164 131,-164"/>
<text text-anchor="middle" x="216" y="-240.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="216" y="-225.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust135" class="cluster"><title>cluster_system_tol2bus</title>
<g id="a_clust135"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;\eventq_index&#61;0&#10;\forward_latency&#61;0&#10;\frontend_latency&#61;1&#10;\header_latency&#61;1&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;512&#10;\point_of_coherency&#61;false&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\power_state&#61;system.tol2bus.power_state&#10;\response_latency&#61;1&#10;\snoop_filter&#61;system.tol2bus.snoop_filter&#10;\snoop_response_latency&#61;1&#10;\system&#61;system&#10;\use_default_range&#61;false&#10;\width&#61;32">
<path fill="#6f798c" stroke="#000000" d="M787,-356C787,-356 1039,-356 1039,-356 1045,-356 1051,-362 1051,-368 1051,-368 1051,-436 1051,-436 1051,-442 1045,-448 1039,-448 1039,-448 787,-448 787,-448 781,-448 775,-442 775,-436 775,-436 775,-368 775,-368 775,-362 781,-356 787,-356"/>
<text text-anchor="middle" x="913" y="-432.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="913" y="-417.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust138" class="cluster"><title>cluster_system_mem_ctrls</title>
<g id="a_clust138"><a xlink:title="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\dram&#61;system.mem_ctrls.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.mem_ctrls.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61; &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50">
<path fill="#bab6ae" stroke="#000000" d="M36,-164C36,-164 99,-164 99,-164 105,-164 111,-170 111,-176 111,-176 111,-244 111,-244 111,-250 105,-256 99,-256 99,-256 36,-256 36,-256 30,-256 24,-250 24,-244 24,-244 24,-176 24,-176 24,-170 30,-164 36,-164"/>
<text text-anchor="middle" x="67.5" y="-240.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="67.5" y="-225.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node"><title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M198,-497C198,-497 270,-497 270,-497 276,-497 282,-503 282,-509 282,-509 282,-521 282,-521 282,-527 276,-533 270,-533 270,-533 198,-533 198,-533 192,-533 186,-527 186,-521 186,-521 186,-509 186,-509 186,-503 192,-497 198,-497"/>
<text text-anchor="middle" x="234" y="-511.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node12" class="node"><title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M188,-365C188,-365 280,-365 280,-365 286,-365 292,-371 292,-377 292,-377 292,-389 292,-389 292,-395 286,-401 280,-401 280,-401 188,-401 188,-401 182,-401 176,-395 176,-389 176,-389 176,-377 176,-377 176,-371 182,-365 188,-365"/>
<text text-anchor="middle" x="234" y="-379.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge"><title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M234,-496.737C234,-474.981 234,-437.322 234,-411.564"/>
<polygon fill="black" stroke="black" points="237.5,-411.334 234,-401.334 230.5,-411.334 237.5,-411.334"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node2" class="node"><title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M341,-173C341,-173 409,-173 409,-173 415,-173 421,-179 421,-185 421,-185 421,-197 421,-197 421,-203 415,-209 409,-209 409,-209 341,-209 341,-209 335,-209 329,-203 329,-197 329,-197 329,-185 329,-185 329,-179 335,-173 341,-173"/>
<text text-anchor="middle" x="375" y="-187.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node8" class="node"><title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M466,-41C466,-41 518,-41 518,-41 524,-41 530,-47 530,-53 530,-53 530,-65 530,-65 530,-71 524,-77 518,-77 518,-77 466,-77 466,-77 460,-77 454,-71 454,-65 454,-65 454,-53 454,-53 454,-47 460,-41 466,-41"/>
<text text-anchor="middle" x="492" y="-55.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge2" class="edge"><title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M390.537,-172.737C410.817,-150.204 446.449,-110.612 469.634,-84.851"/>
<polygon fill="black" stroke="black" points="472.311,-87.1087 476.399,-77.3344 467.108,-82.426 472.311,-87.1087"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node3" class="node"><title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M451,-173C451,-173 525,-173 525,-173 531,-173 537,-179 537,-185 537,-185 537,-197 537,-197 537,-203 531,-209 525,-209 525,-209 451,-209 451,-209 445,-209 439,-203 439,-197 439,-197 439,-185 439,-185 439,-179 445,-173 451,-173"/>
<text text-anchor="middle" x="488" y="-187.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node10" class="node"><title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M903,-41C903,-41 955,-41 955,-41 961,-41 967,-47 967,-53 967,-53 967,-65 967,-65 967,-71 961,-77 955,-77 955,-77 903,-77 903,-77 897,-77 891,-71 891,-65 891,-65 891,-53 891,-53 891,-47 897,-41 903,-41"/>
<text text-anchor="middle" x="929" y="-55.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge3" class="edge"><title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M515.187,-172.846C525.488,-166.888 537.506,-160.564 549,-156 609.681,-131.906 792.919,-89.9896 880.874,-70.5099"/>
<polygon fill="black" stroke="black" points="881.85,-73.8787 890.859,-68.3041 880.34,-67.0435 881.85,-73.8787"/>
</g>
<!-- system_cpu_mmu_itb_walker_port -->
<g id="node4" class="node"><title>system_cpu_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1078,-173C1078,-173 1108,-173 1108,-173 1114,-173 1120,-179 1120,-185 1120,-185 1120,-197 1120,-197 1120,-203 1114,-209 1108,-209 1108,-209 1078,-209 1078,-209 1072,-209 1066,-203 1066,-197 1066,-197 1066,-185 1066,-185 1066,-179 1072,-173 1078,-173"/>
<text text-anchor="middle" x="1093" y="-187.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_mmu_dtb_walker_port -->
<g id="node5" class="node"><title>system_cpu_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M970,-173C970,-173 1000,-173 1000,-173 1006,-173 1012,-179 1012,-185 1012,-185 1012,-197 1012,-197 1012,-203 1006,-209 1000,-209 1000,-209 970,-209 970,-209 964,-209 958,-203 958,-197 958,-197 958,-185 958,-185 958,-179 964,-173 970,-173"/>
<text text-anchor="middle" x="985" y="-187.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_mmu_stage2_itb_walker_port -->
<g id="node6" class="node"><title>system_cpu_mmu_stage2_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M863,-173C863,-173 893,-173 893,-173 899,-173 905,-179 905,-185 905,-185 905,-197 905,-197 905,-203 899,-209 893,-209 893,-209 863,-209 863,-209 857,-209 851,-203 851,-197 851,-197 851,-185 851,-185 851,-179 857,-173 863,-173"/>
<text text-anchor="middle" x="878" y="-187.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_mmu_stage2_dtb_walker_port -->
<g id="node7" class="node"><title>system_cpu_mmu_stage2_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M679,-173C679,-173 709,-173 709,-173 715,-173 721,-179 721,-185 721,-185 721,-197 721,-197 721,-203 715,-209 709,-209 709,-209 679,-209 679,-209 673,-209 667,-203 667,-197 667,-197 667,-185 667,-185 667,-179 673,-173 679,-173"/>
<text text-anchor="middle" x="694" y="-187.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node9" class="node"><title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M560,-41C560,-41 620,-41 620,-41 626,-41 632,-47 632,-53 632,-53 632,-65 632,-65 632,-71 626,-77 620,-77 620,-77 560,-77 560,-77 554,-77 548,-71 548,-65 548,-65 548,-53 548,-53 548,-47 554,-41 560,-41"/>
<text text-anchor="middle" x="590" y="-55.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node11" class="node"><title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M997,-41C997,-41 1057,-41 1057,-41 1063,-41 1069,-47 1069,-53 1069,-53 1069,-65 1069,-65 1069,-71 1063,-77 1057,-77 1057,-77 997,-77 997,-77 991,-77 985,-71 985,-65 985,-65 985,-53 985,-53 985,-47 991,-41 997,-41"/>
<text text-anchor="middle" x="1027" y="-55.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l2_mem_side -->
<g id="node15" class="node"><title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M139,-173C139,-173 199,-173 199,-173 205,-173 211,-179 211,-185 211,-185 211,-197 211,-197 211,-203 205,-209 199,-209 199,-209 139,-209 139,-209 133,-209 127,-203 127,-197 127,-197 127,-185 127,-185 127,-179 133,-173 139,-173"/>
<text text-anchor="middle" x="169" y="-187.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge4" class="edge"><title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="black" d="M222.824,-355.394C221.844,-352.904 220.889,-350.411 220,-348 201.663,-298.275 183.05,-238.455 174.241,-209.459"/>
<polygon fill="black" stroke="black" points="219.634,-356.842 226.626,-364.801 226.124,-354.218 219.634,-356.842"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node13" class="node"><title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M44.5,-365C44.5,-365 145.5,-365 145.5,-365 151.5,-365 157.5,-371 157.5,-377 157.5,-377 157.5,-389 157.5,-389 157.5,-395 151.5,-401 145.5,-401 145.5,-401 44.5,-401 44.5,-401 38.5,-401 32.5,-395 32.5,-389 32.5,-389 32.5,-377 32.5,-377 32.5,-371 38.5,-365 44.5,-365"/>
<text text-anchor="middle" x="95" y="-379.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node18" class="node"><title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M61,-173C61,-173 91,-173 91,-173 97,-173 103,-179 103,-185 103,-185 103,-197 103,-197 103,-203 97,-209 91,-209 91,-209 61,-209 61,-209 55,-209 49,-203 49,-197 49,-197 49,-185 49,-185 49,-179 55,-173 61,-173"/>
<text text-anchor="middle" x="76" y="-187.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge5" class="edge"><title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M93.2804,-364.804C89.9668,-331.668 82.6746,-258.746 78.7046,-219.046"/>
<polygon fill="black" stroke="black" points="82.1798,-218.623 77.7021,-209.021 75.2146,-219.319 82.1798,-218.623"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node14" class="node"><title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M241,-173C241,-173 293,-173 293,-173 299,-173 305,-179 305,-185 305,-185 305,-197 305,-197 305,-203 299,-209 293,-209 293,-209 241,-209 241,-209 235,-209 229,-203 229,-197 229,-197 229,-185 229,-185 229,-179 235,-173 241,-173"/>
<text text-anchor="middle" x="267" y="-187.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node16" class="node"><title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M939,-365C939,-365 1031,-365 1031,-365 1037,-365 1043,-371 1043,-377 1043,-377 1043,-389 1043,-389 1043,-395 1037,-401 1031,-401 1031,-401 939,-401 939,-401 933,-401 927,-395 927,-389 927,-389 927,-377 927,-377 927,-371 933,-365 939,-365"/>
<text text-anchor="middle" x="985" y="-379.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge6" class="edge"><title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="black" d="M1053.08,-379.977C1106.06,-376.797 1173.46,-368.675 1191,-348 1204.8,-331.733 1205.29,-171.836 1191,-156 1144.3,-104.264 947.806,-135.109 879,-124 790.472,-109.707 688.354,-85.1628 632.305,-70.9837"/>
<polygon fill="black" stroke="black" points="1052.82,-376.486 1043.03,-380.532 1053.21,-383.475 1052.82,-376.486"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge7" class="edge"><title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="black" d="M1053.4,-381.069C1111.73,-378.653 1189.19,-371.038 1209,-348 1264.63,-283.291 1253.07,-229.072 1209,-156 1178.83,-105.985 1112.96,-80.6975 1069.3,-68.9535"/>
<polygon fill="black" stroke="black" points="1052.98,-377.582 1043.12,-381.45 1053.24,-384.577 1052.98,-377.582"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_itb_walker_port -->
<g id="edge8" class="edge"><title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_itb_walker_port</title>
<path fill="none" stroke="black" d="M1041.9,-359.414C1046.4,-356.075 1050.54,-352.287 1054,-348 1087.49,-306.504 1092.71,-240.09 1093.21,-209.039"/>
<polygon fill="black" stroke="black" points="1039.9,-356.539 1033.46,-364.949 1043.74,-362.392 1039.9,-356.539"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_dtb_walker_port -->
<g id="edge9" class="edge"><title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M985,-354.742C985,-314.925 985,-242.015 985,-209.021"/>
<polygon fill="black" stroke="black" points="981.5,-354.804 985,-364.804 988.5,-354.804 981.5,-354.804"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_stage2_itb_walker_port -->
<g id="edge10" class="edge"><title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_stage2_itb_walker_port</title>
<path fill="none" stroke="black" d="M928.588,-359.08C924.278,-355.82 920.322,-352.141 917,-348 883.635,-306.407 878.347,-240.04 877.813,-209.02"/>
<polygon fill="black" stroke="black" points="926.974,-362.211 937.237,-364.844 930.856,-356.386 926.974,-362.211"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_stage2_dtb_walker_port -->
<g id="edge11" class="edge"><title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_stage2_dtb_walker_port</title>
<path fill="none" stroke="black" d="M937.19,-361.538C930.509,-359.324 923.652,-357.378 917,-356 896.962,-351.848 748.852,-360.941 733,-348 691.154,-313.839 690.286,-242.193 692.356,-209.246"/>
<polygon fill="black" stroke="black" points="936.216,-364.906 946.811,-364.939 938.549,-358.306 936.216,-364.906"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node17" class="node"><title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M795.5,-365C795.5,-365 896.5,-365 896.5,-365 902.5,-365 908.5,-371 908.5,-377 908.5,-377 908.5,-389 908.5,-389 908.5,-395 902.5,-401 896.5,-401 896.5,-401 795.5,-401 795.5,-401 789.5,-401 783.5,-395 783.5,-389 783.5,-389 783.5,-377 783.5,-377 783.5,-371 789.5,-365 795.5,-365"/>
<text text-anchor="middle" x="846" y="-379.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge12" class="edge"><title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M783.376,-381.876C651.228,-381.059 353.011,-376.088 317,-348 277.573,-317.248 268.718,-255.158 267.039,-219.277"/>
<polygon fill="black" stroke="black" points="270.53,-218.934 266.722,-209.047 263.533,-219.151 270.53,-218.934"/>
</g>
</g>
</svg>
