
vl-1.5 Verilog Parser-Simulator, Whiteley Research Inc. (C) 2001.

stmt001_task.v
Hello world.
Hello again, time = 0.
5 6 11 171 (5 6 11 171)

vl-1.5 Verilog Parser-Simulator, Whiteley Research Inc. (C) 2001.

stmt002_bassign.v
xxxxxxxx xxxx x xxxxxxxx (x x x x)
long variable name = xxxxxxxx (x)
ff f 0 ff (ff f 0 ff)
long variable name = 81 (81)
cc c 1 66 (cc c 1 66)
long variable name = bd (bd)
0c 6 1 76 (c0(should be 0c) 6 1 76)
a = 00001100, vbs-1.3.7 is wrong!
long variable name = 0c (0c)
6 1 1 7 (0(should be 6) 1 1 7)

vl-1.5 Verilog Parser-Simulator, Whiteley Research Inc. (C) 2001.

stmt003_if.v
correct, passed a true test.
correct, a = f (0xf)
correct, a[2:3] = 3 (0x3)

vl-1.5 Verilog Parser-Simulator, Whiteley Research Inc. (C) 2001.

stmt004_ifelse.v
correct, failed a false test.
correct, passed a true test.
correct, a = 0 (0x0).
correct, a = f (0xf)
correct, a[2:3] = 3 (0x3)
correct, a[4:4] = 0 (0x0)

vl-1.5 Verilog Parser-Simulator, Whiteley Research Inc. (C) 2001.

stmt005_case.v
selected 4, 5, 6 (Ok)
selected default (Ok)
selected 1z0z_11zz (Ok)
selected 1001_101z (Ok)

vl-1.5 Verilog Parser-Simulator, Whiteley Research Inc. (C) 2001.

stmt006_for.v
a = 5
a = 4
a = 3
a = 2
a = 1

vl-1.5 Verilog Parser-Simulator, Whiteley Research Inc. (C) 2001.

stmt007_forever.v
a = 5
a = 4
a = 3
a = 2
a = 1
a = 0

vl-1.5 Verilog Parser-Simulator, Whiteley Research Inc. (C) 2001.

stmt008_repeat.v
a = 5
a = 4
a = 3
a = 2
a = 1

vl-1.5 Verilog Parser-Simulator, Whiteley Research Inc. (C) 2001.

stmt009_while.v
a = 5
a = 4
a = 3
a = 2
a = 1

vl-1.5 Verilog Parser-Simulator, Whiteley Research Inc. (C) 2001.

stmt010_nbassign.v
0:  a = 0, b = 1
1:  a = 1, b = 0
2:  a = 0, b = 1
3:  a = 1, b = 0
4:  a = 0, b = 1
