use64
; ------------------------------------------------------------------------------
; opcode xmm,xmm
; ------------------------------------------------------------------------------
minss xmm0, xmm0
minss xmm0, xmm1
minss xmm0, xmm2
minss xmm0, xmm3
minss xmm0, xmm4
minss xmm0, xmm5
minss xmm0, xmm6
minss xmm0, xmm7
minss xmm1, xmm0
minss xmm1, xmm1
minss xmm1, xmm2
minss xmm1, xmm3
minss xmm1, xmm4
minss xmm1, xmm5
minss xmm1, xmm6
minss xmm1, xmm7
minss xmm2, xmm0
minss xmm2, xmm1
minss xmm2, xmm2
minss xmm2, xmm3
minss xmm2, xmm4
minss xmm2, xmm5
minss xmm2, xmm6
minss xmm2, xmm7
minss xmm3, xmm0
minss xmm3, xmm1
minss xmm3, xmm2
minss xmm3, xmm3
minss xmm3, xmm4
minss xmm3, xmm5
minss xmm3, xmm6
minss xmm3, xmm7
minss xmm4, xmm0
minss xmm4, xmm1
minss xmm4, xmm2
minss xmm4, xmm3
minss xmm4, xmm4
minss xmm4, xmm5
minss xmm4, xmm6
minss xmm4, xmm7
minss xmm5, xmm0
minss xmm5, xmm1
minss xmm5, xmm2
minss xmm5, xmm3
minss xmm5, xmm4
minss xmm5, xmm5
minss xmm5, xmm6
minss xmm5, xmm7
minss xmm6, xmm0
minss xmm6, xmm1
minss xmm6, xmm2
minss xmm6, xmm3
minss xmm6, xmm4
minss xmm6, xmm5
minss xmm6, xmm6
minss xmm6, xmm7
minss xmm7, xmm0
minss xmm7, xmm1
minss xmm7, xmm2
minss xmm7, xmm3
minss xmm7, xmm4
minss xmm7, xmm5
minss xmm7, xmm6
minss xmm7, xmm7

; ------------------------------------------------------------------------------
; opcode xmm,m32
; ------------------------------------------------------------------------------
minss xmm0, dword [rip + 0x13]
minss xmm0, dword [rip + 0x1235]
minss xmm0, dword [rip + 0x12345679]
minss xmm0, dword [rbx]
minss xmm0, dword [rcx + 0x14]
minss xmm0, dword [rdx + 0x15]
minss xmm0, dword [rbx + 0x1235]
minss xmm0, dword [rbx + 0x12345679]
minss xmm0, dword [rbx + rcx]
minss xmm0, dword [rbx + 4 * rcx]
minss xmm0, dword [rbx + rcx + 0x13]
minss xmm0, dword [rbx + rcx + 0x1235]
minss xmm0, dword [rbx + rcx + 0x12345679]
minss xmm0, dword [rbx + 4 * rcx + 0x13]
minss xmm0, dword [rbx + 4 * rcx + 0x1235]
minss xmm0, dword [rbx + 8 * rcx + 0x12345679]
minss xmm0, dword [4 * rcx]
minss xmm0, dword [4 * rcx + 0x13]
minss xmm0, dword [4 * rcx + 0x1235]
minss xmm0, dword [4 * rcx + 0x12345679]
minss xmm0, dword [rbp]
minss xmm0, dword [rbp + 0x12]
minss xmm0, dword [rbp + 0x1234]
minss xmm0, dword [rbp + 0x12345678]
minss xmm0, dword [4 * rbp]
minss xmm0, dword [4 * rbp + 0x12]
minss xmm0, dword [4 * rbp + 0x1234]
minss xmm0, dword [4 * rbp + 0x12345678]
minss xmm0, dword [rbx + 4 * rbp]
minss xmm0, dword [rbx + 4 * rbp + 0x12]
minss xmm0, dword [rbx + 4 * rbp + 0x1234]
minss xmm0, dword [rbx + 4 * rbp + 0x12345678]
minss xmm0, dword [rsp]
minss xmm0, dword [rsp + 0x12]
minss xmm0, dword [rsp + 0x1234]
minss xmm0, dword [rsp + 0x12345678]
minss xmm0, dword [rsp + rax]
minss xmm0, dword [rsp + rbp]
minss xmm0, dword [rsp + 2*rbp]
minss xmm0, dword [rsp + 4*rbp]
minss xmm0, dword [rsp + 8*rbp]
minss xmm0, dword [rax]
minss xmm0, dword [rcx]
minss xmm0, dword [rdx]
minss xmm0, dword [rbx]
minss xmm0, dword [rsp]
minss xmm0, dword [rbp]
minss xmm0, dword [rsi]
minss xmm0, dword [rdi]
minss xmm0, dword [rax + 2*rax]
minss xmm0, dword [rcx + 2*rcx]
minss xmm0, dword [rdx + 2*rdx]
minss xmm0, dword [rbx + 2*rbx]
minss xmm0, dword [rbp + 2*rbp]
minss xmm0, dword [rsi + 2*rsi]
minss xmm0, dword [rdi + 2*rdi]
minss xmm1, dword [rip + 0x13]
minss xmm1, dword [rip + 0x1235]
minss xmm1, dword [rip + 0x12345679]
minss xmm1, dword [rbx]
minss xmm1, dword [rcx + 0x14]
minss xmm1, dword [rdx + 0x15]
minss xmm1, dword [rbx + 0x1235]
minss xmm1, dword [rbx + 0x12345679]
minss xmm1, dword [rbx + rcx]
minss xmm1, dword [rbx + 4 * rcx]
minss xmm1, dword [rbx + rcx + 0x13]
minss xmm1, dword [rbx + rcx + 0x1235]
minss xmm1, dword [rbx + rcx + 0x12345679]
minss xmm1, dword [rbx + 4 * rcx + 0x13]
minss xmm1, dword [rbx + 4 * rcx + 0x1235]
minss xmm1, dword [rbx + 8 * rcx + 0x12345679]
minss xmm1, dword [4 * rcx]
minss xmm1, dword [4 * rcx + 0x13]
minss xmm1, dword [4 * rcx + 0x1235]
minss xmm1, dword [4 * rcx + 0x12345679]
minss xmm1, dword [rbp]
minss xmm1, dword [rbp + 0x12]
minss xmm1, dword [rbp + 0x1234]
minss xmm1, dword [rbp + 0x12345678]
minss xmm1, dword [4 * rbp]
minss xmm1, dword [4 * rbp + 0x12]
minss xmm1, dword [4 * rbp + 0x1234]
minss xmm1, dword [4 * rbp + 0x12345678]
minss xmm1, dword [rbx + 4 * rbp]
minss xmm1, dword [rbx + 4 * rbp + 0x12]
minss xmm1, dword [rbx + 4 * rbp + 0x1234]
minss xmm1, dword [rbx + 4 * rbp + 0x12345678]
minss xmm1, dword [rsp]
minss xmm1, dword [rsp + 0x12]
minss xmm1, dword [rsp + 0x1234]
minss xmm1, dword [rsp + 0x12345678]
minss xmm1, dword [rsp + rax]
minss xmm1, dword [rsp + rbp]
minss xmm1, dword [rsp + 2*rbp]
minss xmm1, dword [rsp + 4*rbp]
minss xmm1, dword [rsp + 8*rbp]
minss xmm1, dword [rax]
minss xmm1, dword [rcx]
minss xmm1, dword [rdx]
minss xmm1, dword [rbx]
minss xmm1, dword [rsp]
minss xmm1, dword [rbp]
minss xmm1, dword [rsi]
minss xmm1, dword [rdi]
minss xmm1, dword [rax + 2*rax]
minss xmm1, dword [rcx + 2*rcx]
minss xmm1, dword [rdx + 2*rdx]
minss xmm1, dword [rbx + 2*rbx]
minss xmm1, dword [rbp + 2*rbp]
minss xmm1, dword [rsi + 2*rsi]
minss xmm1, dword [rdi + 2*rdi]
minss xmm2, dword [rip + 0x13]
minss xmm2, dword [rip + 0x1235]
minss xmm2, dword [rip + 0x12345679]
minss xmm2, dword [rbx]
minss xmm2, dword [rcx + 0x14]
minss xmm2, dword [rdx + 0x15]
minss xmm2, dword [rbx + 0x1235]
minss xmm2, dword [rbx + 0x12345679]
minss xmm2, dword [rbx + rcx]
minss xmm2, dword [rbx + 4 * rcx]
minss xmm2, dword [rbx + rcx + 0x13]
minss xmm2, dword [rbx + rcx + 0x1235]
minss xmm2, dword [rbx + rcx + 0x12345679]
minss xmm2, dword [rbx + 4 * rcx + 0x13]
minss xmm2, dword [rbx + 4 * rcx + 0x1235]
minss xmm2, dword [rbx + 8 * rcx + 0x12345679]
minss xmm2, dword [4 * rcx]
minss xmm2, dword [4 * rcx + 0x13]
minss xmm2, dword [4 * rcx + 0x1235]
minss xmm2, dword [4 * rcx + 0x12345679]
minss xmm2, dword [rbp]
minss xmm2, dword [rbp + 0x12]
minss xmm2, dword [rbp + 0x1234]
minss xmm2, dword [rbp + 0x12345678]
minss xmm2, dword [4 * rbp]
minss xmm2, dword [4 * rbp + 0x12]
minss xmm2, dword [4 * rbp + 0x1234]
minss xmm2, dword [4 * rbp + 0x12345678]
minss xmm2, dword [rbx + 4 * rbp]
minss xmm2, dword [rbx + 4 * rbp + 0x12]
minss xmm2, dword [rbx + 4 * rbp + 0x1234]
minss xmm2, dword [rbx + 4 * rbp + 0x12345678]
minss xmm2, dword [rsp]
minss xmm2, dword [rsp + 0x12]
minss xmm2, dword [rsp + 0x1234]
minss xmm2, dword [rsp + 0x12345678]
minss xmm2, dword [rsp + rax]
minss xmm2, dword [rsp + rbp]
minss xmm2, dword [rsp + 2*rbp]
minss xmm2, dword [rsp + 4*rbp]
minss xmm2, dword [rsp + 8*rbp]
minss xmm2, dword [rax]
minss xmm2, dword [rcx]
minss xmm2, dword [rdx]
minss xmm2, dword [rbx]
minss xmm2, dword [rsp]
minss xmm2, dword [rbp]
minss xmm2, dword [rsi]
minss xmm2, dword [rdi]
minss xmm2, dword [rax + 2*rax]
minss xmm2, dword [rcx + 2*rcx]
minss xmm2, dword [rdx + 2*rdx]
minss xmm2, dword [rbx + 2*rbx]
minss xmm2, dword [rbp + 2*rbp]
minss xmm2, dword [rsi + 2*rsi]
minss xmm2, dword [rdi + 2*rdi]
minss xmm3, dword [rip + 0x13]
minss xmm3, dword [rip + 0x1235]
minss xmm3, dword [rip + 0x12345679]
minss xmm3, dword [rbx]
minss xmm3, dword [rcx + 0x14]
minss xmm3, dword [rdx + 0x15]
minss xmm3, dword [rbx + 0x1235]
minss xmm3, dword [rbx + 0x12345679]
minss xmm3, dword [rbx + rcx]
minss xmm3, dword [rbx + 4 * rcx]
minss xmm3, dword [rbx + rcx + 0x13]
minss xmm3, dword [rbx + rcx + 0x1235]
minss xmm3, dword [rbx + rcx + 0x12345679]
minss xmm3, dword [rbx + 4 * rcx + 0x13]
minss xmm3, dword [rbx + 4 * rcx + 0x1235]
minss xmm3, dword [rbx + 8 * rcx + 0x12345679]
minss xmm3, dword [4 * rcx]
minss xmm3, dword [4 * rcx + 0x13]
minss xmm3, dword [4 * rcx + 0x1235]
minss xmm3, dword [4 * rcx + 0x12345679]
minss xmm3, dword [rbp]
minss xmm3, dword [rbp + 0x12]
minss xmm3, dword [rbp + 0x1234]
minss xmm3, dword [rbp + 0x12345678]
minss xmm3, dword [4 * rbp]
minss xmm3, dword [4 * rbp + 0x12]
minss xmm3, dword [4 * rbp + 0x1234]
minss xmm3, dword [4 * rbp + 0x12345678]
minss xmm3, dword [rbx + 4 * rbp]
minss xmm3, dword [rbx + 4 * rbp + 0x12]
minss xmm3, dword [rbx + 4 * rbp + 0x1234]
minss xmm3, dword [rbx + 4 * rbp + 0x12345678]
minss xmm3, dword [rsp]
minss xmm3, dword [rsp + 0x12]
minss xmm3, dword [rsp + 0x1234]
minss xmm3, dword [rsp + 0x12345678]
minss xmm3, dword [rsp + rax]
minss xmm3, dword [rsp + rbp]
minss xmm3, dword [rsp + 2*rbp]
minss xmm3, dword [rsp + 4*rbp]
minss xmm3, dword [rsp + 8*rbp]
minss xmm3, dword [rax]
minss xmm3, dword [rcx]
minss xmm3, dword [rdx]
minss xmm3, dword [rbx]
minss xmm3, dword [rsp]
minss xmm3, dword [rbp]
minss xmm3, dword [rsi]
minss xmm3, dword [rdi]
minss xmm3, dword [rax + 2*rax]
minss xmm3, dword [rcx + 2*rcx]
minss xmm3, dword [rdx + 2*rdx]
minss xmm3, dword [rbx + 2*rbx]
minss xmm3, dword [rbp + 2*rbp]
minss xmm3, dword [rsi + 2*rsi]
minss xmm3, dword [rdi + 2*rdi]
minss xmm4, dword [rip + 0x13]
minss xmm4, dword [rip + 0x1235]
minss xmm4, dword [rip + 0x12345679]
minss xmm4, dword [rbx]
minss xmm4, dword [rcx + 0x14]
minss xmm4, dword [rdx + 0x15]
minss xmm4, dword [rbx + 0x1235]
minss xmm4, dword [rbx + 0x12345679]
minss xmm4, dword [rbx + rcx]
minss xmm4, dword [rbx + 4 * rcx]
minss xmm4, dword [rbx + rcx + 0x13]
minss xmm4, dword [rbx + rcx + 0x1235]
minss xmm4, dword [rbx + rcx + 0x12345679]
minss xmm4, dword [rbx + 4 * rcx + 0x13]
minss xmm4, dword [rbx + 4 * rcx + 0x1235]
minss xmm4, dword [rbx + 8 * rcx + 0x12345679]
minss xmm4, dword [4 * rcx]
minss xmm4, dword [4 * rcx + 0x13]
minss xmm4, dword [4 * rcx + 0x1235]
minss xmm4, dword [4 * rcx + 0x12345679]
minss xmm4, dword [rbp]
minss xmm4, dword [rbp + 0x12]
minss xmm4, dword [rbp + 0x1234]
minss xmm4, dword [rbp + 0x12345678]
minss xmm4, dword [4 * rbp]
minss xmm4, dword [4 * rbp + 0x12]
minss xmm4, dword [4 * rbp + 0x1234]
minss xmm4, dword [4 * rbp + 0x12345678]
minss xmm4, dword [rbx + 4 * rbp]
minss xmm4, dword [rbx + 4 * rbp + 0x12]
minss xmm4, dword [rbx + 4 * rbp + 0x1234]
minss xmm4, dword [rbx + 4 * rbp + 0x12345678]
minss xmm4, dword [rsp]
minss xmm4, dword [rsp + 0x12]
minss xmm4, dword [rsp + 0x1234]
minss xmm4, dword [rsp + 0x12345678]
minss xmm4, dword [rsp + rax]
minss xmm4, dword [rsp + rbp]
minss xmm4, dword [rsp + 2*rbp]
minss xmm4, dword [rsp + 4*rbp]
minss xmm4, dword [rsp + 8*rbp]
minss xmm4, dword [rax]
minss xmm4, dword [rcx]
minss xmm4, dword [rdx]
minss xmm4, dword [rbx]
minss xmm4, dword [rsp]
minss xmm4, dword [rbp]
minss xmm4, dword [rsi]
minss xmm4, dword [rdi]
minss xmm4, dword [rax + 2*rax]
minss xmm4, dword [rcx + 2*rcx]
minss xmm4, dword [rdx + 2*rdx]
minss xmm4, dword [rbx + 2*rbx]
minss xmm4, dword [rbp + 2*rbp]
minss xmm4, dword [rsi + 2*rsi]
minss xmm4, dword [rdi + 2*rdi]
minss xmm5, dword [rip + 0x13]
minss xmm5, dword [rip + 0x1235]
minss xmm5, dword [rip + 0x12345679]
minss xmm5, dword [rbx]
minss xmm5, dword [rcx + 0x14]
minss xmm5, dword [rdx + 0x15]
minss xmm5, dword [rbx + 0x1235]
minss xmm5, dword [rbx + 0x12345679]
minss xmm5, dword [rbx + rcx]
minss xmm5, dword [rbx + 4 * rcx]
minss xmm5, dword [rbx + rcx + 0x13]
minss xmm5, dword [rbx + rcx + 0x1235]
minss xmm5, dword [rbx + rcx + 0x12345679]
minss xmm5, dword [rbx + 4 * rcx + 0x13]
minss xmm5, dword [rbx + 4 * rcx + 0x1235]
minss xmm5, dword [rbx + 8 * rcx + 0x12345679]
minss xmm5, dword [4 * rcx]
minss xmm5, dword [4 * rcx + 0x13]
minss xmm5, dword [4 * rcx + 0x1235]
minss xmm5, dword [4 * rcx + 0x12345679]
minss xmm5, dword [rbp]
minss xmm5, dword [rbp + 0x12]
minss xmm5, dword [rbp + 0x1234]
minss xmm5, dword [rbp + 0x12345678]
minss xmm5, dword [4 * rbp]
minss xmm5, dword [4 * rbp + 0x12]
minss xmm5, dword [4 * rbp + 0x1234]
minss xmm5, dword [4 * rbp + 0x12345678]
minss xmm5, dword [rbx + 4 * rbp]
minss xmm5, dword [rbx + 4 * rbp + 0x12]
minss xmm5, dword [rbx + 4 * rbp + 0x1234]
minss xmm5, dword [rbx + 4 * rbp + 0x12345678]
minss xmm5, dword [rsp]
minss xmm5, dword [rsp + 0x12]
minss xmm5, dword [rsp + 0x1234]
minss xmm5, dword [rsp + 0x12345678]
minss xmm5, dword [rsp + rax]
minss xmm5, dword [rsp + rbp]
minss xmm5, dword [rsp + 2*rbp]
minss xmm5, dword [rsp + 4*rbp]
minss xmm5, dword [rsp + 8*rbp]
minss xmm5, dword [rax]
minss xmm5, dword [rcx]
minss xmm5, dword [rdx]
minss xmm5, dword [rbx]
minss xmm5, dword [rsp]
minss xmm5, dword [rbp]
minss xmm5, dword [rsi]
minss xmm5, dword [rdi]
minss xmm5, dword [rax + 2*rax]
minss xmm5, dword [rcx + 2*rcx]
minss xmm5, dword [rdx + 2*rdx]
minss xmm5, dword [rbx + 2*rbx]
minss xmm5, dword [rbp + 2*rbp]
minss xmm5, dword [rsi + 2*rsi]
minss xmm5, dword [rdi + 2*rdi]
minss xmm6, dword [rip + 0x13]
minss xmm6, dword [rip + 0x1235]
minss xmm6, dword [rip + 0x12345679]
minss xmm6, dword [rbx]
minss xmm6, dword [rcx + 0x14]
minss xmm6, dword [rdx + 0x15]
minss xmm6, dword [rbx + 0x1235]
minss xmm6, dword [rbx + 0x12345679]
minss xmm6, dword [rbx + rcx]
minss xmm6, dword [rbx + 4 * rcx]
minss xmm6, dword [rbx + rcx + 0x13]
minss xmm6, dword [rbx + rcx + 0x1235]
minss xmm6, dword [rbx + rcx + 0x12345679]
minss xmm6, dword [rbx + 4 * rcx + 0x13]
minss xmm6, dword [rbx + 4 * rcx + 0x1235]
minss xmm6, dword [rbx + 8 * rcx + 0x12345679]
minss xmm6, dword [4 * rcx]
minss xmm6, dword [4 * rcx + 0x13]
minss xmm6, dword [4 * rcx + 0x1235]
minss xmm6, dword [4 * rcx + 0x12345679]
minss xmm6, dword [rbp]
minss xmm6, dword [rbp + 0x12]
minss xmm6, dword [rbp + 0x1234]
minss xmm6, dword [rbp + 0x12345678]
minss xmm6, dword [4 * rbp]
minss xmm6, dword [4 * rbp + 0x12]
minss xmm6, dword [4 * rbp + 0x1234]
minss xmm6, dword [4 * rbp + 0x12345678]
minss xmm6, dword [rbx + 4 * rbp]
minss xmm6, dword [rbx + 4 * rbp + 0x12]
minss xmm6, dword [rbx + 4 * rbp + 0x1234]
minss xmm6, dword [rbx + 4 * rbp + 0x12345678]
minss xmm6, dword [rsp]
minss xmm6, dword [rsp + 0x12]
minss xmm6, dword [rsp + 0x1234]
minss xmm6, dword [rsp + 0x12345678]
minss xmm6, dword [rsp + rax]
minss xmm6, dword [rsp + rbp]
minss xmm6, dword [rsp + 2*rbp]
minss xmm6, dword [rsp + 4*rbp]
minss xmm6, dword [rsp + 8*rbp]
minss xmm6, dword [rax]
minss xmm6, dword [rcx]
minss xmm6, dword [rdx]
minss xmm6, dword [rbx]
minss xmm6, dword [rsp]
minss xmm6, dword [rbp]
minss xmm6, dword [rsi]
minss xmm6, dword [rdi]
minss xmm6, dword [rax + 2*rax]
minss xmm6, dword [rcx + 2*rcx]
minss xmm6, dword [rdx + 2*rdx]
minss xmm6, dword [rbx + 2*rbx]
minss xmm6, dword [rbp + 2*rbp]
minss xmm6, dword [rsi + 2*rsi]
minss xmm6, dword [rdi + 2*rdi]
minss xmm7, dword [rip + 0x13]
minss xmm7, dword [rip + 0x1235]
minss xmm7, dword [rip + 0x12345679]
minss xmm7, dword [rbx]
minss xmm7, dword [rcx + 0x14]
minss xmm7, dword [rdx + 0x15]
minss xmm7, dword [rbx + 0x1235]
minss xmm7, dword [rbx + 0x12345679]
minss xmm7, dword [rbx + rcx]
minss xmm7, dword [rbx + 4 * rcx]
minss xmm7, dword [rbx + rcx + 0x13]
minss xmm7, dword [rbx + rcx + 0x1235]
minss xmm7, dword [rbx + rcx + 0x12345679]
minss xmm7, dword [rbx + 4 * rcx + 0x13]
minss xmm7, dword [rbx + 4 * rcx + 0x1235]
minss xmm7, dword [rbx + 8 * rcx + 0x12345679]
minss xmm7, dword [4 * rcx]
minss xmm7, dword [4 * rcx + 0x13]
minss xmm7, dword [4 * rcx + 0x1235]
minss xmm7, dword [4 * rcx + 0x12345679]
minss xmm7, dword [rbp]
minss xmm7, dword [rbp + 0x12]
minss xmm7, dword [rbp + 0x1234]
minss xmm7, dword [rbp + 0x12345678]
minss xmm7, dword [4 * rbp]
minss xmm7, dword [4 * rbp + 0x12]
minss xmm7, dword [4 * rbp + 0x1234]
minss xmm7, dword [4 * rbp + 0x12345678]
minss xmm7, dword [rbx + 4 * rbp]
minss xmm7, dword [rbx + 4 * rbp + 0x12]
minss xmm7, dword [rbx + 4 * rbp + 0x1234]
minss xmm7, dword [rbx + 4 * rbp + 0x12345678]
minss xmm7, dword [rsp]
minss xmm7, dword [rsp + 0x12]
minss xmm7, dword [rsp + 0x1234]
minss xmm7, dword [rsp + 0x12345678]
minss xmm7, dword [rsp + rax]
minss xmm7, dword [rsp + rbp]
minss xmm7, dword [rsp + 2*rbp]
minss xmm7, dword [rsp + 4*rbp]
minss xmm7, dword [rsp + 8*rbp]
minss xmm7, dword [rax]
minss xmm7, dword [rcx]
minss xmm7, dword [rdx]
minss xmm7, dword [rbx]
minss xmm7, dword [rsp]
minss xmm7, dword [rbp]
minss xmm7, dword [rsi]
minss xmm7, dword [rdi]
minss xmm7, dword [rax + 2*rax]
minss xmm7, dword [rcx + 2*rcx]
minss xmm7, dword [rdx + 2*rdx]
minss xmm7, dword [rbx + 2*rbx]
minss xmm7, dword [rbp + 2*rbp]
minss xmm7, dword [rsi + 2*rsi]
minss xmm7, dword [rdi + 2*rdi]

