<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="CLKPLL" module="CLKPLL" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2019 03 05 22:00:49.375" version="5.8" type="Module" synthesis="lse" source_format="VHDL">
  <Package>
		<File name="CLKPLL.lpc" type="lpc" modified="2019 03 05 22:00:46.575"/>
		<File name="CLKPLL.vhd" type="top_level_vhdl" modified="2019 03 05 22:00:46.717"/>
		<File name="CLKPLL_tmpl.vhd" type="template_vhdl" modified="2019 03 05 22:00:46.719"/>
  </Package>
</DiamondModule>
