ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.gpioB_Init,"ax",%progbits
  18              		.align	1
  19              		.global	gpioB_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	gpioB_Init:
  27              	.LFB136:
  28              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** #include <stm32g441xx.h>
   2:Core/Src/main.c **** #include "main.h"
   3:Core/Src/main.c **** #include "Lcd.h"
   4:Core/Src/main.c **** #include "usb_device.h"
   5:Core/Src/main.c **** #include "usbd_cdc_if.h"
   6:Core/Src/main.c **** #include "7Seg.h"
   7:Core/Src/main.c **** #include <stdio.h>
   8:Core/Src/main.c **** 
   9:Core/Src/main.c **** 
  10:Core/Src/main.c **** USBD_HandleTypeDef* usbHandler;
  11:Core/Src/main.c **** uint8_t rxBuf[64];
  12:Core/Src/main.c **** uint8_t txBuf[32] = "HELLO THERE FRIEND\n";
  13:Core/Src/main.c **** 
  14:Core/Src/main.c **** void gpioB_Init(void)
  15:Core/Src/main.c **** {
  29              		.loc 1 15 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  16:Core/Src/main.c **** 	// Enable the GPIO B Clock
  17:Core/Src/main.c **** 	RCC->AHB2ENR |= (1<<RCC_AHB2ENR_GPIOBEN_Pos);
  34              		.loc 1 17 2 view .LVU1
  35              		.loc 1 17 15 is_stmt 0 view .LVU2
  36 0000 044A     		ldr	r2, .L2
  37 0002 D36C     		ldr	r3, [r2, #76]
  38 0004 43F00203 		orr	r3, r3, #2
  39 0008 D364     		str	r3, [r2, #76]
  18:Core/Src/main.c **** 
  19:Core/Src/main.c **** 	// Set of PB9 to output
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s 			page 2


  20:Core/Src/main.c **** 	GPIOB->MODER = 0x55555555;
  40              		.loc 1 20 2 is_stmt 1 view .LVU3
  41              		.loc 1 20 15 is_stmt 0 view .LVU4
  42 000a 034B     		ldr	r3, .L2+4
  43 000c 4FF05532 		mov	r2, #1431655765
  44 0010 1A60     		str	r2, [r3]
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** 	// Set PB9 High
  23:Core/Src/main.c **** 	//GPIOB->BSRR |= (1<<GPIO_BSRR_BS9_Pos);
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** }
  45              		.loc 1 25 1 view .LVU5
  46 0012 7047     		bx	lr
  47              	.L3:
  48              		.align	2
  49              	.L2:
  50 0014 00100240 		.word	1073876992
  51 0018 00040048 		.word	1207960576
  52              		.cfi_endproc
  53              	.LFE136:
  55              		.section	.text.gpioA_Init,"ax",%progbits
  56              		.align	1
  57              		.global	gpioA_Init
  58              		.syntax unified
  59              		.thumb
  60              		.thumb_func
  61              		.fpu fpv4-sp-d16
  63              	gpioA_Init:
  64              	.LFB137:
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** void gpioA_Init(void)
  28:Core/Src/main.c **** {
  65              		.loc 1 28 1 is_stmt 1 view -0
  66              		.cfi_startproc
  67              		@ args = 0, pretend = 0, frame = 0
  68              		@ frame_needed = 0, uses_anonymous_args = 0
  69              		@ link register save eliminated.
  29:Core/Src/main.c ****   	RCC->AHB2ENR |= (1<<RCC_AHB2ENR_GPIOAEN_Pos);
  70              		.loc 1 29 4 view .LVU7
  71              		.loc 1 29 17 is_stmt 0 view .LVU8
  72 0000 064A     		ldr	r2, .L5
  73 0002 D36C     		ldr	r3, [r2, #76]
  74 0004 43F00103 		orr	r3, r3, #1
  75 0008 D364     		str	r3, [r2, #76]
  30:Core/Src/main.c **** 	GPIOA->MODER = 0;
  76              		.loc 1 30 2 is_stmt 1 view .LVU9
  77              		.loc 1 30 15 is_stmt 0 view .LVU10
  78 000a 4FF09043 		mov	r3, #1207959552
  79 000e 0022     		movs	r2, #0
  80 0010 1A60     		str	r2, [r3]
  31:Core/Src/main.c **** 	GPIOA->MODER = 0x55555555;
  81              		.loc 1 31 2 is_stmt 1 view .LVU11
  82              		.loc 1 31 15 is_stmt 0 view .LVU12
  83 0012 4FF05532 		mov	r2, #1431655765
  84 0016 1A60     		str	r2, [r3]
  32:Core/Src/main.c **** }
  85              		.loc 1 32 1 view .LVU13
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s 			page 3


  86 0018 7047     		bx	lr
  87              	.L6:
  88 001a 00BF     		.align	2
  89              	.L5:
  90 001c 00100240 		.word	1073876992
  91              		.cfi_endproc
  92              	.LFE137:
  94              		.section	.text.mainRCCInit,"ax",%progbits
  95              		.align	1
  96              		.global	mainRCCInit
  97              		.syntax unified
  98              		.thumb
  99              		.thumb_func
 100              		.fpu fpv4-sp-d16
 102              	mainRCCInit:
 103              	.LFB138:
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** void mainRCCInit(void)
  35:Core/Src/main.c **** {
 104              		.loc 1 35 1 is_stmt 1 view -0
 105              		.cfi_startproc
 106              		@ args = 0, pretend = 0, frame = 0
 107              		@ frame_needed = 0, uses_anonymous_args = 0
 108              		@ link register save eliminated.
  36:Core/Src/main.c **** 	// Turn on the HSE clock
  37:Core/Src/main.c **** 	//RCC->CR |= (1<<RCC_CR_HSEON_Pos);
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** 	// While the HSE is getting ready, set the correct number of wait states
  40:Core/Src/main.c **** 	FLASH->ACR |= (0b11 << FLASH_ACR_LATENCY_Pos);
 109              		.loc 1 40 2 view .LVU15
 110              		.loc 1 40 13 is_stmt 0 view .LVU16
 111 0000 0F4A     		ldr	r2, .L9
 112 0002 1368     		ldr	r3, [r2]
 113 0004 43F00303 		orr	r3, r3, #3
 114 0008 1360     		str	r3, [r2]
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** 	// Wait for the HSE clock to be ready
  43:Core/Src/main.c **** 	//while (!(RCC->CR & (1<<RCC_CR_HSERDY_Pos)));
  44:Core/Src/main.c **** 
  45:Core/Src/main.c ****   	RCC->CCIPR |= (0b10<<RCC_CCIPR_CLK48SEL_Pos);
 115              		.loc 1 45 4 is_stmt 1 view .LVU17
 116              		.loc 1 45 15 is_stmt 0 view .LVU18
 117 000a 0E4B     		ldr	r3, .L9+4
 118 000c D3F88820 		ldr	r2, [r3, #136]
 119 0010 42F00062 		orr	r2, r2, #134217728
 120 0014 C3F88820 		str	r2, [r3, #136]
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** 	// Configure the PLL to 100mhz
  48:Core/Src/main.c **** 	RCC->PLLCFGR |= (0b10 << RCC_PLLCFGR_PLLSRC_Pos) 
 121              		.loc 1 48 2 is_stmt 1 view .LVU19
 122              		.loc 1 48 15 is_stmt 0 view .LVU20
 123 0018 D968     		ldr	r1, [r3, #12]
 124 001a 0B4A     		ldr	r2, .L9+8
 125 001c 0A43     		orrs	r2, r2, r1
 126 001e DA60     		str	r2, [r3, #12]
  49:Core/Src/main.c **** 		| (0b11 << RCC_PLLCFGR_PLLM_Pos) 
  50:Core/Src/main.c **** 		| (0b110000 << RCC_PLLCFGR_PLLN_Pos)
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s 			page 4


  51:Core/Src/main.c ****     	| (0b01 << RCC_PLLCFGR_PLLQ_Pos)
  52:Core/Src/main.c ****     	| (0b1 << RCC_PLLCFGR_PLLQEN_Pos);
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** 	// Turn on the PLL and wait for it to be ready
  55:Core/Src/main.c **** 	RCC->CR |= (1 << RCC_CR_PLLON_Pos);
 127              		.loc 1 55 2 is_stmt 1 view .LVU21
 128              		.loc 1 55 10 is_stmt 0 view .LVU22
 129 0020 1A68     		ldr	r2, [r3]
 130 0022 42F08072 		orr	r2, r2, #16777216
 131 0026 1A60     		str	r2, [r3]
  56:Core/Src/main.c **** 	while (!(RCC->CR & (1<<RCC_CR_PLLRDY_Pos)));
 132              		.loc 1 56 2 is_stmt 1 view .LVU23
 133              	.L8:
 134              		.loc 1 56 45 discriminator 1 view .LVU24
 135              		.loc 1 56 8 discriminator 1 view .LVU25
 136              		.loc 1 56 14 is_stmt 0 discriminator 1 view .LVU26
 137 0028 064B     		ldr	r3, .L9+4
 138 002a 1B68     		ldr	r3, [r3]
 139              		.loc 1 56 8 discriminator 1 view .LVU27
 140 002c 13F0007F 		tst	r3, #33554432
 141 0030 FAD0     		beq	.L8
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** 	// Set the system clock as the output of the PLL
  59:Core/Src/main.c **** 	RCC->CFGR |= (0b11 << RCC_CFGR_SW_Pos);
 142              		.loc 1 59 2 is_stmt 1 view .LVU28
 143              		.loc 1 59 12 is_stmt 0 view .LVU29
 144 0032 044A     		ldr	r2, .L9+4
 145 0034 9368     		ldr	r3, [r2, #8]
 146 0036 43F00303 		orr	r3, r3, #3
 147 003a 9360     		str	r3, [r2, #8]
  60:Core/Src/main.c **** }
 148              		.loc 1 60 1 view .LVU30
 149 003c 7047     		bx	lr
 150              	.L10:
 151 003e 00BF     		.align	2
 152              	.L9:
 153 0040 00200240 		.word	1073881088
 154 0044 00100240 		.word	1073876992
 155 0048 32303000 		.word	3158066
 156              		.cfi_endproc
 157              	.LFE138:
 159              		.section	.text.contrastInit,"ax",%progbits
 160              		.align	1
 161              		.global	contrastInit
 162              		.syntax unified
 163              		.thumb
 164              		.thumb_func
 165              		.fpu fpv4-sp-d16
 167              	contrastInit:
 168              	.LFB139:
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** void contrastInit(void)
  63:Core/Src/main.c **** {
 169              		.loc 1 63 1 is_stmt 1 view -0
 170              		.cfi_startproc
 171              		@ args = 0, pretend = 0, frame = 0
 172              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s 			page 5


 173              		@ link register save eliminated.
  64:Core/Src/main.c **** 	// Enable the clock for DAC 1 and for GPIOA (so that A4 can be put in AF mode)
  65:Core/Src/main.c **** 	RCC->AHB2ENR |= (1<<RCC_AHB2ENR_DAC1EN_Pos);
 174              		.loc 1 65 2 view .LVU32
 175              		.loc 1 65 15 is_stmt 0 view .LVU33
 176 0000 094A     		ldr	r2, .L12
 177 0002 D36C     		ldr	r3, [r2, #76]
 178 0004 43F48033 		orr	r3, r3, #65536
 179 0008 D364     		str	r3, [r2, #76]
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** 	// Enable Dac1 channel 1
  68:Core/Src/main.c **** 	DAC1->CR |= (1<<DAC_CR_EN1_Pos);
 180              		.loc 1 68 2 is_stmt 1 view .LVU34
 181              		.loc 1 68 11 is_stmt 0 view .LVU35
 182 000a 084B     		ldr	r3, .L12+4
 183 000c 1A68     		ldr	r2, [r3]
 184 000e 42F00102 		orr	r2, r2, #1
 185 0012 1A60     		str	r2, [r3]
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** 	// Fill in the value for the dac to convert (Currently 64/255 which is equivalent to 3.3/4 V)
  71:Core/Src/main.c **** 	DAC1->DHR8R1 |= (0b1000000<<DAC_DHR8R1_DACC1DHR_Pos);
 186              		.loc 1 71 2 is_stmt 1 view .LVU36
 187              		.loc 1 71 15 is_stmt 0 view .LVU37
 188 0014 1A69     		ldr	r2, [r3, #16]
 189 0016 42F04002 		orr	r2, r2, #64
 190 001a 1A61     		str	r2, [r3, #16]
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** 	// Trigger the dac to make a conversion
  74:Core/Src/main.c **** 	DAC1->SWTRIGR |= (1<<DAC_SWTRIGR_SWTRIG1_Pos);
 191              		.loc 1 74 2 is_stmt 1 view .LVU38
 192              		.loc 1 74 16 is_stmt 0 view .LVU39
 193 001c 5A68     		ldr	r2, [r3, #4]
 194 001e 42F00102 		orr	r2, r2, #1
 195 0022 5A60     		str	r2, [r3, #4]
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** }
 196              		.loc 1 76 1 view .LVU40
 197 0024 7047     		bx	lr
 198              	.L13:
 199 0026 00BF     		.align	2
 200              	.L12:
 201 0028 00100240 		.word	1073876992
 202 002c 00080050 		.word	1342179328
 203              		.cfi_endproc
 204              	.LFE139:
 206              		.section	.text.rtcInit,"ax",%progbits
 207              		.align	1
 208              		.global	rtcInit
 209              		.syntax unified
 210              		.thumb
 211              		.thumb_func
 212              		.fpu fpv4-sp-d16
 214              	rtcInit:
 215              	.LVL0:
 216              	.LFB140:
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** void rtcInit(int sec, int min, int hour)
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s 			page 6


  79:Core/Src/main.c **** {
 217              		.loc 1 79 1 is_stmt 1 view -0
 218              		.cfi_startproc
 219              		@ args = 0, pretend = 0, frame = 0
 220              		@ frame_needed = 0, uses_anonymous_args = 0
 221              		@ link register save eliminated.
 222              		.loc 1 79 1 is_stmt 0 view .LVU42
 223 0000 30B4     		push	{r4, r5}
 224              		.cfi_def_cfa_offset 8
 225              		.cfi_offset 4, -8
 226              		.cfi_offset 5, -4
  80:Core/Src/main.c **** 	
  81:Core/Src/main.c **** 
  82:Core/Src/main.c **** 	// Enable the peripheral bus clk to the RTC
  83:Core/Src/main.c **** 	RCC->APB1ENR1 |= (1<<RCC_APB1ENR1_PWREN_Pos);
 227              		.loc 1 83 2 is_stmt 1 view .LVU43
 228              		.loc 1 83 16 is_stmt 0 view .LVU44
 229 0002 494C     		ldr	r4, .L20
 230 0004 A36D     		ldr	r3, [r4, #88]
 231 0006 43F08053 		orr	r3, r3, #268435456
 232 000a A365     		str	r3, [r4, #88]
  84:Core/Src/main.c **** 
  85:Core/Src/main.c **** 	PWR->CR1 |= (1<<PWR_CR1_DBP_Pos);
 233              		.loc 1 85 2 is_stmt 1 view .LVU45
 234              		.loc 1 85 11 is_stmt 0 view .LVU46
 235 000c 474D     		ldr	r5, .L20+4
 236 000e 2B68     		ldr	r3, [r5]
 237 0010 43F48073 		orr	r3, r3, #256
 238 0014 2B60     		str	r3, [r5]
  86:Core/Src/main.c **** 
  87:Core/Src/main.c **** 	RCC->APB1ENR1 |= (1<<RCC_APB1ENR1_RTCAPBEN_Pos);
 239              		.loc 1 87 2 is_stmt 1 view .LVU47
 240              		.loc 1 87 16 is_stmt 0 view .LVU48
 241 0016 A36D     		ldr	r3, [r4, #88]
 242 0018 43F48063 		orr	r3, r3, #1024
 243 001c A365     		str	r3, [r4, #88]
  88:Core/Src/main.c **** 
  89:Core/Src/main.c **** 	
  90:Core/Src/main.c **** 
  91:Core/Src/main.c **** 	
  92:Core/Src/main.c **** 
  93:Core/Src/main.c **** 	//Enable the LSE and wait for it to work
  94:Core/Src/main.c **** 	RCC->BDCR |= (0b11 << RCC_BDCR_LSEDRV_Pos);
 244              		.loc 1 94 2 is_stmt 1 view .LVU49
 245              		.loc 1 94 12 is_stmt 0 view .LVU50
 246 001e D4F89030 		ldr	r3, [r4, #144]
 247 0022 43F01803 		orr	r3, r3, #24
 248 0026 C4F89030 		str	r3, [r4, #144]
  95:Core/Src/main.c **** 	RCC->BDCR |= (1<<RCC_BDCR_LSEON_Pos);
 249              		.loc 1 95 2 is_stmt 1 view .LVU51
 250              		.loc 1 95 12 is_stmt 0 view .LVU52
 251 002a D4F89030 		ldr	r3, [r4, #144]
 252 002e 43F00103 		orr	r3, r3, #1
 253 0032 C4F89030 		str	r3, [r4, #144]
  96:Core/Src/main.c **** 	while (!(RCC->BDCR & (1<<RCC_BDCR_LSERDY_Pos))); 
 254              		.loc 1 96 2 is_stmt 1 view .LVU53
 255              	.L15:
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s 			page 7


 256              		.loc 1 96 49 discriminator 1 view .LVU54
 257              		.loc 1 96 8 discriminator 1 view .LVU55
 258              		.loc 1 96 14 is_stmt 0 discriminator 1 view .LVU56
 259 0036 3C4B     		ldr	r3, .L20
 260 0038 D3F89030 		ldr	r3, [r3, #144]
 261              		.loc 1 96 8 discriminator 1 view .LVU57
 262 003c 13F0020F 		tst	r3, #2
 263 0040 F9D0     		beq	.L15
  97:Core/Src/main.c **** 
  98:Core/Src/main.c **** 	// Enable the LSI and wait for it to work
  99:Core/Src/main.c **** 	//RCC->CSR |= (1<<RCC_CSR_LSION_Pos);
 100:Core/Src/main.c **** 	//while (!(RCC->CSR & (1<<RCC_CSR_LSIRDY_Pos))); 
 101:Core/Src/main.c **** 
 102:Core/Src/main.c **** 	GPIOB->BSRR |= (1<<GPIO_BSRR_BR9_Pos);
 264              		.loc 1 102 2 is_stmt 1 view .LVU58
 265              		.loc 1 102 14 is_stmt 0 view .LVU59
 266 0042 3B4C     		ldr	r4, .L20+8
 267 0044 A369     		ldr	r3, [r4, #24]
 268 0046 43F00073 		orr	r3, r3, #33554432
 269 004a A361     		str	r3, [r4, #24]
 103:Core/Src/main.c **** 
 104:Core/Src/main.c **** 	// Select LSE for the RTC and Enable the RTC
 105:Core/Src/main.c **** 	RCC->BDCR &= ~(0b11<<RCC_BDCR_RTCSEL_Pos);
 270              		.loc 1 105 2 is_stmt 1 view .LVU60
 271              		.loc 1 105 12 is_stmt 0 view .LVU61
 272 004c 364B     		ldr	r3, .L20
 273 004e D3F89040 		ldr	r4, [r3, #144]
 274 0052 24F44074 		bic	r4, r4, #768
 275 0056 C3F89040 		str	r4, [r3, #144]
 106:Core/Src/main.c **** 	RCC->BDCR |= (0b01<<RCC_BDCR_RTCSEL_Pos);
 276              		.loc 1 106 2 is_stmt 1 view .LVU62
 277              		.loc 1 106 12 is_stmt 0 view .LVU63
 278 005a D3F89040 		ldr	r4, [r3, #144]
 279 005e 44F48074 		orr	r4, r4, #256
 280 0062 C3F89040 		str	r4, [r3, #144]
 107:Core/Src/main.c **** 	RCC->BDCR |= (1<<RCC_BDCR_RTCEN_Pos);
 281              		.loc 1 107 2 is_stmt 1 view .LVU64
 282              		.loc 1 107 12 is_stmt 0 view .LVU65
 283 0066 D3F89040 		ldr	r4, [r3, #144]
 284 006a 44F40044 		orr	r4, r4, #32768
 285 006e C3F89040 		str	r4, [r3, #144]
 108:Core/Src/main.c **** 
 109:Core/Src/main.c **** 	// Get rid of the write protection
 110:Core/Src/main.c **** 	RTC->WPR = 0xCA;
 286              		.loc 1 110 2 is_stmt 1 view .LVU66
 287              		.loc 1 110 11 is_stmt 0 view .LVU67
 288 0072 A3F5F433 		sub	r3, r3, #124928
 289 0076 CA24     		movs	r4, #202
 290 0078 5C62     		str	r4, [r3, #36]
 111:Core/Src/main.c **** 	RTC->WPR = 0x53;
 291              		.loc 1 111 2 is_stmt 1 view .LVU68
 292              		.loc 1 111 11 is_stmt 0 view .LVU69
 293 007a 5324     		movs	r4, #83
 294 007c 5C62     		str	r4, [r3, #36]
 112:Core/Src/main.c **** 	
 113:Core/Src/main.c **** 	// Put the RTC into initialization mode
 114:Core/Src/main.c **** 	RTC->ICSR |= (1<<RTC_ICSR_INIT_Pos);
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s 			page 8


 295              		.loc 1 114 2 is_stmt 1 view .LVU70
 296              		.loc 1 114 12 is_stmt 0 view .LVU71
 297 007e DC68     		ldr	r4, [r3, #12]
 298 0080 44F08004 		orr	r4, r4, #128
 299 0084 DC60     		str	r4, [r3, #12]
 115:Core/Src/main.c **** 	while (!(RTC->ICSR & (1<<RTC_ICSR_INITF_Pos)));
 300              		.loc 1 115 2 is_stmt 1 view .LVU72
 301              	.L16:
 302              		.loc 1 115 48 discriminator 1 view .LVU73
 303              		.loc 1 115 8 discriminator 1 view .LVU74
 304              		.loc 1 115 14 is_stmt 0 discriminator 1 view .LVU75
 305 0086 2B4B     		ldr	r3, .L20+12
 306 0088 DB68     		ldr	r3, [r3, #12]
 307              		.loc 1 115 8 discriminator 1 view .LVU76
 308 008a 13F0400F 		tst	r3, #64
 309 008e FAD0     		beq	.L16
 116:Core/Src/main.c **** 
 117:Core/Src/main.c **** 	// Set the current time and date
 118:Core/Src/main.c **** 	RTC->CR |= (1<<RTC_CR_FMT_Pos);
 310              		.loc 1 118 2 is_stmt 1 view .LVU77
 311              		.loc 1 118 10 is_stmt 0 view .LVU78
 312 0090 284C     		ldr	r4, .L20+12
 313 0092 A369     		ldr	r3, [r4, #24]
 314 0094 43F04003 		orr	r3, r3, #64
 315 0098 A361     		str	r3, [r4, #24]
 119:Core/Src/main.c **** 
 120:Core/Src/main.c **** 	RTC->TR = 0x0;
 316              		.loc 1 120 2 is_stmt 1 view .LVU79
 317              		.loc 1 120 10 is_stmt 0 view .LVU80
 318 009a 0023     		movs	r3, #0
 319 009c 2360     		str	r3, [r4]
 121:Core/Src/main.c **** 	RTC->TR = (0b1<<RTC_TR_PM_Pos) | ((hour / 10)<<RTC_TR_HT_Pos) | ((hour % 10)<<RTC_TR_HU_Pos) | ((m
 320              		.loc 1 121 2 is_stmt 1 view .LVU81
 321              		.loc 1 121 42 is_stmt 0 view .LVU82
 322 009e 264D     		ldr	r5, .L20+16
 323 00a0 85FB02C3 		smull	ip, r3, r5, r2
 324 00a4 4FEAE27C 		asr	ip, r2, #31
 325 00a8 CCEBA30C 		rsb	ip, ip, r3, asr #2
 326              		.loc 1 121 47 view .LVU83
 327 00ac 4FEA0C53 		lsl	r3, ip, #20
 328              		.loc 1 121 33 view .LVU84
 329 00b0 43F48003 		orr	r3, r3, #4194304
 330              		.loc 1 121 73 view .LVU85
 331 00b4 0CEB8C0C 		add	ip, ip, ip, lsl #2
 332 00b8 A2EB4C0C 		sub	ip, r2, ip, lsl #1
 333              		.loc 1 121 64 view .LVU86
 334 00bc 43EA0C43 		orr	r3, r3, ip, lsl #16
 335              		.loc 1 121 103 view .LVU87
 336 00c0 85FB01C2 		smull	ip, r2, r5, r1
 337              	.LVL1:
 338              		.loc 1 121 103 view .LVU88
 339 00c4 4FEAE17C 		asr	ip, r1, #31
 340 00c8 CCEBA20C 		rsb	ip, ip, r2, asr #2
 341              		.loc 1 121 95 view .LVU89
 342 00cc 43EA0C33 		orr	r3, r3, ip, lsl #12
 343              		.loc 1 121 134 view .LVU90
 344 00d0 0CEB8C0C 		add	ip, ip, ip, lsl #2
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s 			page 9


 345 00d4 A1EB4C0C 		sub	ip, r1, ip, lsl #1
 346              		.loc 1 121 126 view .LVU91
 347 00d8 43EA0C23 		orr	r3, r3, ip, lsl #8
 348              		.loc 1 121 165 view .LVU92
 349 00dc 85FB0025 		smull	r2, r5, r5, r0
 350 00e0 C217     		asrs	r2, r0, #31
 351 00e2 C2EBA502 		rsb	r2, r2, r5, asr #2
 352              		.loc 1 121 157 view .LVU93
 353 00e6 43EA0213 		orr	r3, r3, r2, lsl #4
 354              		.loc 1 121 200 view .LVU94
 355 00ea 02EB8202 		add	r2, r2, r2, lsl #2
 356 00ee A0EB4202 		sub	r2, r0, r2, lsl #1
 357              		.loc 1 121 187 view .LVU95
 358 00f2 1343     		orrs	r3, r3, r2
 359              		.loc 1 121 10 view .LVU96
 360 00f4 2360     		str	r3, [r4]
 122:Core/Src/main.c **** 
 123:Core/Src/main.c **** 	//RTC->PRER = (127 << RTC_PRER_PREDIV_A_Pos) | (249 << RTC_PRER_PREDIV_S_Pos);
 124:Core/Src/main.c **** 
 125:Core/Src/main.c **** 	//RTC->DR |= ();
 126:Core/Src/main.c **** 
 127:Core/Src/main.c **** 	// Start by taking 64 clks out using calibration :)
 128:Core/Src/main.c **** 	RTC->CALR = (0b111100<<RTC_CALR_CALM_Pos);
 361              		.loc 1 128 2 is_stmt 1 view .LVU97
 362              		.loc 1 128 12 is_stmt 0 view .LVU98
 363 00f6 3C23     		movs	r3, #60
 364 00f8 A362     		str	r3, [r4, #40]
 129:Core/Src/main.c **** 
 130:Core/Src/main.c **** 	// Exit initialization mode
 131:Core/Src/main.c **** 	RTC->ICSR &= ~(1<<RTC_ICSR_INIT_Pos);
 365              		.loc 1 131 2 is_stmt 1 view .LVU99
 366              		.loc 1 131 12 is_stmt 0 view .LVU100
 367 00fa E368     		ldr	r3, [r4, #12]
 368 00fc 23F08003 		bic	r3, r3, #128
 369 0100 E360     		str	r3, [r4, #12]
 132:Core/Src/main.c **** 	while ((RTC->ICSR & (1<<RTC_ICSR_INITF_Pos)));
 370              		.loc 1 132 2 is_stmt 1 view .LVU101
 371              	.L17:
 372              		.loc 1 132 47 discriminator 1 view .LVU102
 373              		.loc 1 132 8 discriminator 1 view .LVU103
 374              		.loc 1 132 13 is_stmt 0 discriminator 1 view .LVU104
 375 0102 0C4B     		ldr	r3, .L20+12
 376 0104 DB68     		ldr	r3, [r3, #12]
 377              		.loc 1 132 8 discriminator 1 view .LVU105
 378 0106 13F0400F 		tst	r3, #64
 379 010a FAD1     		bne	.L17
 380              	.L18:
 133:Core/Src/main.c **** 
 134:Core/Src/main.c **** 	// Cannot read until RSF is set
 135:Core/Src/main.c **** 	while (!(RTC->ICSR & (1<<RTC_ICSR_RSF_Pos)));
 381              		.loc 1 135 46 is_stmt 1 discriminator 1 view .LVU106
 382              		.loc 1 135 8 discriminator 1 view .LVU107
 383              		.loc 1 135 14 is_stmt 0 discriminator 1 view .LVU108
 384 010c 094B     		ldr	r3, .L20+12
 385 010e DB68     		ldr	r3, [r3, #12]
 386              		.loc 1 135 8 discriminator 1 view .LVU109
 387 0110 13F0200F 		tst	r3, #32
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s 			page 10


 388 0114 FAD0     		beq	.L18
 136:Core/Src/main.c **** 
 137:Core/Src/main.c **** 	// Reenable write protection
 138:Core/Src/main.c **** 	RTC->WPR = 0x00;
 389              		.loc 1 138 2 is_stmt 1 view .LVU110
 390              		.loc 1 138 11 is_stmt 0 view .LVU111
 391 0116 0023     		movs	r3, #0
 392 0118 064A     		ldr	r2, .L20+12
 393 011a 5362     		str	r3, [r2, #36]
 139:Core/Src/main.c **** 
 140:Core/Src/main.c **** 	TAMP->CR1 = 0x00;
 394              		.loc 1 140 2 is_stmt 1 view .LVU112
 395              		.loc 1 140 12 is_stmt 0 view .LVU113
 396 011c A2F58062 		sub	r2, r2, #1024
 397 0120 1360     		str	r3, [r2]
 141:Core/Src/main.c **** 
 142:Core/Src/main.c **** }
 398              		.loc 1 142 1 view .LVU114
 399 0122 30BC     		pop	{r4, r5}
 400              		.cfi_restore 5
 401              		.cfi_restore 4
 402              		.cfi_def_cfa_offset 0
 403 0124 7047     		bx	lr
 404              	.L21:
 405 0126 00BF     		.align	2
 406              	.L20:
 407 0128 00100240 		.word	1073876992
 408 012c 00700040 		.word	1073770496
 409 0130 00040048 		.word	1207960576
 410 0134 00280040 		.word	1073752064
 411 0138 67666666 		.word	1717986919
 412              		.cfi_endproc
 413              	.LFE140:
 415              		.section	.text.checkSetTime,"ax",%progbits
 416              		.align	1
 417              		.global	checkSetTime
 418              		.syntax unified
 419              		.thumb
 420              		.thumb_func
 421              		.fpu fpv4-sp-d16
 423              	checkSetTime:
 424              	.LFB141:
 143:Core/Src/main.c **** 
 144:Core/Src/main.c **** int8_t checkSetTime(void)
 145:Core/Src/main.c **** {
 425              		.loc 1 145 1 is_stmt 1 view -0
 426              		.cfi_startproc
 427              		@ args = 0, pretend = 0, frame = 0
 428              		@ frame_needed = 0, uses_anonymous_args = 0
 146:Core/Src/main.c **** 	if (rxBuf[2] != ':' || rxBuf[5] != ':')
 429              		.loc 1 146 2 view .LVU116
 430              		.loc 1 146 11 is_stmt 0 view .LVU117
 431 0000 1D4B     		ldr	r3, .L35
 432 0002 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 433              		.loc 1 146 5 view .LVU118
 434 0004 3A2B     		cmp	r3, #58
 435 0006 30D1     		bne	.L27
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s 			page 11


 436              		.loc 1 146 30 discriminator 1 view .LVU119
 437 0008 1B4B     		ldr	r3, .L35
 438 000a 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 439              		.loc 1 146 22 discriminator 1 view .LVU120
 440 000c 3A2B     		cmp	r3, #58
 441 000e 2ED1     		bne	.L28
 442              	.LBB4:
 147:Core/Src/main.c **** 	{
 148:Core/Src/main.c **** 		return 0;
 149:Core/Src/main.c **** 	}
 150:Core/Src/main.c **** 
 151:Core/Src/main.c **** 	for (int i = 0; i < 8; i++)
 443              		.loc 1 151 11 view .LVU121
 444 0010 0023     		movs	r3, #0
 445 0012 00E0     		b	.L24
 446              	.LVL2:
 447              	.L25:
 448              		.loc 1 151 25 is_stmt 1 discriminator 2 view .LVU122
 449              		.loc 1 151 26 is_stmt 0 discriminator 2 view .LVU123
 450 0014 0133     		adds	r3, r3, #1
 451              	.LVL3:
 452              	.L24:
 453              		.loc 1 151 18 is_stmt 1 discriminator 1 view .LVU124
 454              		.loc 1 151 2 is_stmt 0 discriminator 1 view .LVU125
 455 0016 072B     		cmp	r3, #7
 456 0018 0CDC     		bgt	.L34
 152:Core/Src/main.c **** 	{
 153:Core/Src/main.c **** 		if (i == 2)
 457              		.loc 1 153 3 is_stmt 1 view .LVU126
 458              		.loc 1 153 6 is_stmt 0 view .LVU127
 459 001a 022B     		cmp	r3, #2
 460 001c FAD0     		beq	.L25
 154:Core/Src/main.c **** 			continue;
 155:Core/Src/main.c **** 		if (i == 5)
 461              		.loc 1 155 3 is_stmt 1 view .LVU128
 462              		.loc 1 155 6 is_stmt 0 view .LVU129
 463 001e 052B     		cmp	r3, #5
 464 0020 F8D0     		beq	.L25
 156:Core/Src/main.c **** 			continue;
 157:Core/Src/main.c **** 		if (rxBuf[i] > 57 || rxBuf[i] < 48)
 465              		.loc 1 157 3 is_stmt 1 view .LVU130
 466              		.loc 1 157 12 is_stmt 0 view .LVU131
 467 0022 154A     		ldr	r2, .L35
 468 0024 D25C     		ldrb	r2, [r2, r3]	@ zero_extendqisi2
 469              		.loc 1 157 21 view .LVU132
 470 0026 303A     		subs	r2, r2, #48
 471 0028 D2B2     		uxtb	r2, r2
 472              		.loc 1 157 6 view .LVU133
 473 002a 092A     		cmp	r2, #9
 474 002c 21D8     		bhi	.L29
 158:Core/Src/main.c **** 		{
 159:Core/Src/main.c **** 			return 0;
 160:Core/Src/main.c **** 		}
 161:Core/Src/main.c **** 		rxBuf[i] -= 48;
 475              		.loc 1 161 3 is_stmt 1 view .LVU134
 476              		.loc 1 161 12 is_stmt 0 view .LVU135
 477 002e 1249     		ldr	r1, .L35
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s 			page 12


 478 0030 CA54     		strb	r2, [r1, r3]
 479 0032 EFE7     		b	.L25
 480              	.L34:
 481              	.LBE4:
 145:Core/Src/main.c **** 	if (rxBuf[2] != ':' || rxBuf[5] != ':')
 482              		.loc 1 145 1 view .LVU136
 483 0034 10B5     		push	{r4, lr}
 484              		.cfi_def_cfa_offset 8
 485              		.cfi_offset 4, -8
 486              		.cfi_offset 14, -4
 162:Core/Src/main.c **** 	}
 163:Core/Src/main.c **** 
 164:Core/Src/main.c **** 	// RCC->BDCR=0;
 165:Core/Src/main.c **** 	// RCC->BDCR |= RCC_BDCR_BDRST;
 166:Core/Src/main.c **** 	// RCC->BDCR &= ~RCC_BDCR_BDRST;
 167:Core/Src/main.c **** 
 168:Core/Src/main.c **** 	rtcInit(rxBuf[6] * 10 + rxBuf[7], rxBuf[3] * 10 + rxBuf[4], rxBuf[0] * 10 + rxBuf[1]);
 487              		.loc 1 168 2 is_stmt 1 view .LVU137
 488              		.loc 1 168 15 is_stmt 0 view .LVU138
 489 0036 104B     		ldr	r3, .L35
 490              	.LVL4:
 491              		.loc 1 168 15 view .LVU139
 492 0038 9A79     		ldrb	r2, [r3, #6]	@ zero_extendqisi2
 493              		.loc 1 168 19 view .LVU140
 494 003a 02EB8202 		add	r2, r2, r2, lsl #2
 495 003e 5000     		lsls	r0, r2, #1
 496              		.loc 1 168 31 view .LVU141
 497 0040 93F807E0 		ldrb	lr, [r3, #7]	@ zero_extendqisi2
 498              		.loc 1 168 41 view .LVU142
 499 0044 DA78     		ldrb	r2, [r3, #3]	@ zero_extendqisi2
 500              		.loc 1 168 45 view .LVU143
 501 0046 02EB8202 		add	r2, r2, r2, lsl #2
 502 004a 5100     		lsls	r1, r2, #1
 503              		.loc 1 168 57 view .LVU144
 504 004c 1C79     		ldrb	r4, [r3, #4]	@ zero_extendqisi2
 505              		.loc 1 168 67 view .LVU145
 506 004e 93F800C0 		ldrb	ip, [r3]	@ zero_extendqisi2
 507              		.loc 1 168 71 view .LVU146
 508 0052 0CEB8C0C 		add	ip, ip, ip, lsl #2
 509 0056 4FEA4C02 		lsl	r2, ip, #1
 510              		.loc 1 168 83 view .LVU147
 511 005a 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 512              		.loc 1 168 2 view .LVU148
 513 005c 1A44     		add	r2, r2, r3
 514 005e 2144     		add	r1, r1, r4
 515 0060 7044     		add	r0, r0, lr
 516 0062 FFF7FEFF 		bl	rtcInit
 517              	.LVL5:
 169:Core/Src/main.c **** 
 170:Core/Src/main.c **** 	// RCC->BDCR = 0;
 171:Core/Src/main.c **** 	// RCC->BDCR |= RCC_BDCR_BDRST;
 172:Core/Src/main.c **** 	// RCC->BDCR &= ~RCC_BDCR_BDRST;
 173:Core/Src/main.c **** 
 174:Core/Src/main.c **** 	// // Disable write protection
 175:Core/Src/main.c **** 	// RTC->WPR = 0xCA;
 176:Core/Src/main.c **** 	// RTC->WPR = 0x53;
 177:Core/Src/main.c **** 	
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s 			page 13


 178:Core/Src/main.c **** 	// // Put the RTC into initialization mode
 179:Core/Src/main.c **** 	// RTC->ICSR |= (1<<RTC_ICSR_INIT_Pos);
 180:Core/Src/main.c **** 	// while (!(RTC->ICSR & (1<<RTC_ICSR_INITF_Pos)));
 181:Core/Src/main.c **** 
 182:Core/Src/main.c **** 	// // Set time (CHANGE)
 183:Core/Src/main.c **** 	// RTC->TR = 0x0;
 184:Core/Src/main.c **** 	// //RTC->TR = (0b1<<RTC_TR_PM_Pos) | (1<<RTC_TR_HT_Pos) | (2<<RTC_TR_HU_Pos) | (0<<RTC_TR_MNT_Pos
 185:Core/Src/main.c **** 
 186:Core/Src/main.c **** 	// // Exit initialization mode
 187:Core/Src/main.c **** 	// RTC->ICSR &= ~(1<<RTC_ICSR_INIT_Pos);
 188:Core/Src/main.c **** 	// while ((RTC->ICSR & (1<<RTC_ICSR_INITF_Pos)));
 189:Core/Src/main.c **** 
 190:Core/Src/main.c **** 	// // Cannot read until RSF is set
 191:Core/Src/main.c **** 	// while (!(RTC->ICSR & (1<<RTC_ICSR_RSF_Pos)));
 192:Core/Src/main.c **** 
 193:Core/Src/main.c **** 	// // Reenable write protection
 194:Core/Src/main.c **** 	// RTC->WPR = 0x00;
 195:Core/Src/main.c **** 
 196:Core/Src/main.c **** 
 197:Core/Src/main.c **** 	return 1;
 518              		.loc 1 197 2 is_stmt 1 view .LVU149
 519              		.loc 1 197 9 is_stmt 0 view .LVU150
 520 0066 0120     		movs	r0, #1
 198:Core/Src/main.c **** 
 199:Core/Src/main.c **** }
 521              		.loc 1 199 1 view .LVU151
 522 0068 10BD     		pop	{r4, pc}
 523              	.L27:
 524              		.cfi_def_cfa_offset 0
 525              		.cfi_restore 4
 526              		.cfi_restore 14
 148:Core/Src/main.c **** 	}
 527              		.loc 1 148 10 view .LVU152
 528 006a 0020     		movs	r0, #0
 529 006c 7047     		bx	lr
 530              	.L28:
 531 006e 0020     		movs	r0, #0
 532 0070 7047     		bx	lr
 533              	.LVL6:
 534              	.L29:
 535              	.LBB5:
 159:Core/Src/main.c **** 		}
 536              		.loc 1 159 11 view .LVU153
 537 0072 0020     		movs	r0, #0
 538              	.LBE5:
 539              		.loc 1 199 1 view .LVU154
 540 0074 7047     		bx	lr
 541              	.L36:
 542 0076 00BF     		.align	2
 543              	.L35:
 544 0078 00000000 		.word	.LANCHOR0
 545              		.cfi_endproc
 546              	.LFE141:
 548              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 549              		.align	2
 550              	.LC0:
 551 0000 25643A25 		.ascii	"%d:%d:%d\011\000"
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s 			page 14


 551      643A2564 
 551      0900
 552              		.section	.text.main,"ax",%progbits
 553              		.align	1
 554              		.global	main
 555              		.syntax unified
 556              		.thumb
 557              		.thumb_func
 558              		.fpu fpv4-sp-d16
 560              	main:
 561              	.LFB142:
 200:Core/Src/main.c **** 
 201:Core/Src/main.c **** int main(void)
 202:Core/Src/main.c **** {
 562              		.loc 1 202 1 is_stmt 1 view -0
 563              		.cfi_startproc
 564              		@ args = 0, pretend = 0, frame = 0
 565              		@ frame_needed = 0, uses_anonymous_args = 0
 566 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 567              		.cfi_def_cfa_offset 24
 568              		.cfi_offset 4, -24
 569              		.cfi_offset 5, -20
 570              		.cfi_offset 6, -16
 571              		.cfi_offset 7, -12
 572              		.cfi_offset 8, -8
 573              		.cfi_offset 14, -4
 574 0004 82B0     		sub	sp, sp, #8
 575              		.cfi_def_cfa_offset 32
 203:Core/Src/main.c **** 
 204:Core/Src/main.c **** 	HAL_Init();
 576              		.loc 1 204 2 view .LVU156
 577 0006 FFF7FEFF 		bl	HAL_Init
 578              	.LVL7:
 205:Core/Src/main.c **** 
 206:Core/Src/main.c **** 	// Initialize the clock
 207:Core/Src/main.c **** 	mainRCCInit();
 579              		.loc 1 207 2 view .LVU157
 580 000a FFF7FEFF 		bl	mainRCCInit
 581              	.LVL8:
 208:Core/Src/main.c **** 
 209:Core/Src/main.c **** 	// Initialize GPIO Pin B
 210:Core/Src/main.c **** 	gpioB_Init();
 582              		.loc 1 210 2 view .LVU158
 583 000e FFF7FEFF 		bl	gpioB_Init
 584              	.LVL9:
 211:Core/Src/main.c **** 	gpioA_Init();
 585              		.loc 1 211 2 view .LVU159
 586 0012 FFF7FEFF 		bl	gpioA_Init
 587              	.LVL10:
 212:Core/Src/main.c **** 
 213:Core/Src/main.c **** 	RCC->APB1ENR1 |= (1<<RCC_APB1ENR1_USBEN_Pos);
 588              		.loc 1 213 2 view .LVU160
 589              		.loc 1 213 16 is_stmt 0 view .LVU161
 590 0016 3F4A     		ldr	r2, .L44
 591 0018 936D     		ldr	r3, [r2, #88]
 592 001a 43F40003 		orr	r3, r3, #8388608
 593 001e 9365     		str	r3, [r2, #88]
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s 			page 15


 214:Core/Src/main.c **** 	
 215:Core/Src/main.c **** 
 216:Core/Src/main.c **** 
 217:Core/Src/main.c **** 	// Initialize the display
 218:Core/Src/main.c **** 	//initDisplay();
 219:Core/Src/main.c **** 	//functionSet2Lines5By8();
 220:Core/Src/main.c **** 	//displayControl(1,1,0);
 221:Core/Src/main.c **** 	//entryModeSet(1,0);
 222:Core/Src/main.c **** 	//contrastInit();
 223:Core/Src/main.c **** 
 224:Core/Src/main.c **** 	GPIOB->BSRR |= (1<<GPIO_BSRR_BS9_Pos);
 594              		.loc 1 224 2 is_stmt 1 view .LVU162
 595              		.loc 1 224 14 is_stmt 0 view .LVU163
 596 0020 3D4A     		ldr	r2, .L44+4
 597 0022 9369     		ldr	r3, [r2, #24]
 598 0024 43F40073 		orr	r3, r3, #512
 599 0028 9361     		str	r3, [r2, #24]
 225:Core/Src/main.c **** 
 226:Core/Src/main.c **** 	// int sec = ((RTC->TR & (0b1111<<RTC_TR_SU_Pos)) >> RTC_TR_SU_Pos) + ((RTC->TR & (0b111<<RTC_TR_S
 227:Core/Src/main.c **** 	// int min = ((RTC->TR & (0b1111<<RTC_TR_MNU_Pos)) >> RTC_TR_MNU_Pos) + ((RTC->TR & (0b111<<RTC_TR
 228:Core/Src/main.c **** 	// int hour = ((RTC->TR & (0b1111<<RTC_TR_HU_Pos)) >> RTC_TR_HU_Pos) + ((RTC->TR & (0b11<<RTC_TR_H
 229:Core/Src/main.c **** 	//rtcInit(sec, min, hour);
 230:Core/Src/main.c **** 	//rtcInit();
 231:Core/Src/main.c **** 	usbHandler = MX_USB_Device_Init(rxBuf, txBuf);
 600              		.loc 1 231 2 is_stmt 1 view .LVU164
 601              		.loc 1 231 15 is_stmt 0 view .LVU165
 602 002a 3C49     		ldr	r1, .L44+8
 603 002c 3C48     		ldr	r0, .L44+12
 604 002e FFF7FEFF 		bl	MX_USB_Device_Init
 605              	.LVL11:
 606              		.loc 1 231 13 view .LVU166
 607 0032 3C4B     		ldr	r3, .L44+16
 608 0034 1860     		str	r0, [r3]
 232:Core/Src/main.c **** 	//lcdPrintf("Test %d", 100);
 233:Core/Src/main.c **** 
 234:Core/Src/main.c ****   	//GPIOB->BSRR |= (1<<GPIO_BSRR_BR9_Pos);
 235:Core/Src/main.c **** 	HAL_Delay(100);
 609              		.loc 1 235 2 is_stmt 1 view .LVU167
 610 0036 6420     		movs	r0, #100
 611 0038 FFF7FEFF 		bl	HAL_Delay
 612              	.LVL12:
 236:Core/Src/main.c **** 
 237:Core/Src/main.c ****   	// int sec = ((RTC->TR & (0b1111<<RTC_TR_SU_Pos)) >> RTC_TR_SU_Pos) + ((RTC->TR & (0b111<<RTC_TR
 238:Core/Src/main.c **** 	// int min = ((RTC->TR & (0b1111<<RTC_TR_MNU_Pos)) >> RTC_TR_MNU_Pos) + ((RTC->TR & (0b111<<RTC_TR
 239:Core/Src/main.c **** 	// int hour = ((RTC->TR & (0b1111<<RTC_TR_HU_Pos)) >> RTC_TR_HU_Pos) + ((RTC->TR & (0b11<<RTC_TR_H
 240:Core/Src/main.c **** 	//lcdPrintf("%0.2d:%0.2d:%0.2d     ", hour, min, sec);
 241:Core/Src/main.c **** 	//returnHome();
 242:Core/Src/main.c **** 
 243:Core/Src/main.c **** 	int lastMin = -1;	
 613              		.loc 1 243 2 view .LVU168
 614              		.loc 1 243 6 is_stmt 0 view .LVU169
 615 003c 4FF0FF34 		mov	r4, #-1
 616 0040 66E0     		b	.L41
 617              	.LVL13:
 618              	.L39:
 619              	.LBB6:
 620              	.LBB7:
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s 			page 16


 244:Core/Src/main.c **** 
 245:Core/Src/main.c **** 	while (1)
 246:Core/Src/main.c **** 	{
 247:Core/Src/main.c **** 		int sec = ((RTC->TR & (0b1111<<RTC_TR_SU_Pos)) >> RTC_TR_SU_Pos) + ((RTC->TR & (0b111<<RTC_TR_ST_
 248:Core/Src/main.c **** 		int min = ((RTC->TR & (0b1111<<RTC_TR_MNU_Pos)) >> RTC_TR_MNU_Pos) + ((RTC->TR & (0b111<<RTC_TR_M
 249:Core/Src/main.c **** 		int hour = ((RTC->TR & (0b1111<<RTC_TR_HU_Pos)) >> RTC_TR_HU_Pos) + ((RTC->TR & (0b11<<RTC_TR_HT_
 250:Core/Src/main.c **** 
 251:Core/Src/main.c **** 		checkSetTime();
 252:Core/Src/main.c **** 
 253:Core/Src/main.c **** 		for (int i = 0; i < 32; i++)
 254:Core/Src/main.c **** 		{
 255:Core/Src/main.c **** 			txBuf[i] = rxBuf[i];
 621              		.loc 1 255 4 is_stmt 1 discriminator 3 view .LVU170
 622              		.loc 1 255 20 is_stmt 0 discriminator 3 view .LVU171
 623 0042 374A     		ldr	r2, .L44+12
 624 0044 D15C     		ldrb	r1, [r2, r3]	@ zero_extendqisi2
 625              		.loc 1 255 13 discriminator 3 view .LVU172
 626 0046 354A     		ldr	r2, .L44+8
 627 0048 D154     		strb	r1, [r2, r3]
 253:Core/Src/main.c **** 		{
 628              		.loc 1 253 27 is_stmt 1 discriminator 3 view .LVU173
 253:Core/Src/main.c **** 		{
 629              		.loc 1 253 28 is_stmt 0 discriminator 3 view .LVU174
 630 004a 0133     		adds	r3, r3, #1
 631              	.LVL14:
 632              	.L38:
 253:Core/Src/main.c **** 		{
 633              		.loc 1 253 19 is_stmt 1 discriminator 1 view .LVU175
 253:Core/Src/main.c **** 		{
 634              		.loc 1 253 3 is_stmt 0 discriminator 1 view .LVU176
 635 004c 1F2B     		cmp	r3, #31
 636 004e F8DD     		ble	.L39
 637              	.LBE7:
 256:Core/Src/main.c **** 		}
 257:Core/Src/main.c **** 		sprintf(txBuf, "%d:%d:%d\t", hour, min, sec);
 638              		.loc 1 257 3 is_stmt 1 view .LVU177
 639 0050 DFF8C880 		ldr	r8, .L44+8
 640 0054 0095     		str	r5, [sp]
 641 0056 2346     		mov	r3, r4
 642              	.LVL15:
 643              		.loc 1 257 3 is_stmt 0 view .LVU178
 644 0058 3246     		mov	r2, r6
 645 005a 3349     		ldr	r1, .L44+20
 646 005c 4046     		mov	r0, r8
 647 005e FFF7FEFF 		bl	sprintf
 648              	.LVL16:
 258:Core/Src/main.c **** 		txBuf[14] = (min % 10) + 48;
 649              		.loc 1 258 3 is_stmt 1 view .LVU179
 650              		.loc 1 258 20 is_stmt 0 view .LVU180
 651 0062 324B     		ldr	r3, .L44+24
 652 0064 83FB0421 		smull	r2, r1, r3, r4
 653 0068 E217     		asrs	r2, r4, #31
 654 006a C2EBA102 		rsb	r2, r2, r1, asr #2
 655 006e 02EB8202 		add	r2, r2, r2, lsl #2
 656 0072 A4EB4202 		sub	r2, r4, r2, lsl #1
 657              		.loc 1 258 26 view .LVU181
 658 0076 3032     		adds	r2, r2, #48
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s 			page 17


 659              		.loc 1 258 13 view .LVU182
 660 0078 88F80E20 		strb	r2, [r8, #14]
 259:Core/Src/main.c **** 		txBuf[15] = (sec % 10) + 48;
 661              		.loc 1 259 3 is_stmt 1 view .LVU183
 662              		.loc 1 259 20 is_stmt 0 view .LVU184
 663 007c 83FB0532 		smull	r3, r2, r3, r5
 664 0080 EB17     		asrs	r3, r5, #31
 665 0082 C3EBA203 		rsb	r3, r3, r2, asr #2
 666 0086 03EB8303 		add	r3, r3, r3, lsl #2
 667 008a A5EB4303 		sub	r3, r5, r3, lsl #1
 668              		.loc 1 259 26 view .LVU185
 669 008e 3033     		adds	r3, r3, #48
 670              		.loc 1 259 13 view .LVU186
 671 0090 88F80F30 		strb	r3, [r8, #15]
 260:Core/Src/main.c **** 		txBuf[16] = (RCC->BDCR & (1<<RCC_BDCR_LSERDY_Pos));
 672              		.loc 1 260 3 is_stmt 1 view .LVU187
 673              		.loc 1 260 19 is_stmt 0 view .LVU188
 674 0094 1F4B     		ldr	r3, .L44
 675 0096 D3F89030 		ldr	r3, [r3, #144]
 676              		.loc 1 260 26 view .LVU189
 677 009a 03F00203 		and	r3, r3, #2
 678              		.loc 1 260 13 view .LVU190
 679 009e 88F81030 		strb	r3, [r8, #16]
 261:Core/Src/main.c **** 		txBuf[31] = '\n';
 680              		.loc 1 261 3 is_stmt 1 view .LVU191
 681              		.loc 1 261 13 is_stmt 0 view .LVU192
 682 00a2 0A23     		movs	r3, #10
 683 00a4 88F81F30 		strb	r3, [r8, #31]
 262:Core/Src/main.c **** 		CDC_Transmit_FS(txBuf, 32);
 684              		.loc 1 262 3 is_stmt 1 view .LVU193
 685 00a8 2021     		movs	r1, #32
 686 00aa 4046     		mov	r0, r8
 687 00ac FFF7FEFF 		bl	CDC_Transmit_FS
 688              	.LVL17:
 263:Core/Src/main.c **** 
 264:Core/Src/main.c **** 
 265:Core/Src/main.c **** 
 266:Core/Src/main.c **** 
 267:Core/Src/main.c **** 
 268:Core/Src/main.c **** 		// DELETE THIS EVENTUALLY
 269:Core/Src/main.c **** 		HAL_Delay(250);
 689              		.loc 1 269 3 view .LVU194
 690 00b0 FA20     		movs	r0, #250
 691 00b2 FFF7FEFF 		bl	HAL_Delay
 692              	.LVL18:
 270:Core/Src/main.c **** 		
 271:Core/Src/main.c **** 		
 272:Core/Src/main.c **** 		
 273:Core/Src/main.c **** 
 274:Core/Src/main.c **** 		updateDisplayWithTime(hour, min);
 693              		.loc 1 274 3 view .LVU195
 694 00b6 2146     		mov	r1, r4
 695 00b8 3046     		mov	r0, r6
 696 00ba FFF7FEFF 		bl	updateDisplayWithTime
 697              	.LVL19:
 275:Core/Src/main.c **** 		setDisplay();
 698              		.loc 1 275 3 view .LVU196
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s 			page 18


 699 00be FFF7FEFF 		bl	setDisplay
 700              	.LVL20:
 276:Core/Src/main.c **** 
 277:Core/Src/main.c **** 		if (lastMin != min)
 701              		.loc 1 277 3 view .LVU197
 702              		.loc 1 277 6 is_stmt 0 view .LVU198
 703 00c2 A742     		cmp	r7, r4
 704 00c4 22D1     		bne	.L43
 705              	.LVL21:
 706              	.L40:
 707              		.loc 1 277 6 view .LVU199
 708              	.LBE6:
 245:Core/Src/main.c **** 	{
 709              		.loc 1 245 2 is_stmt 1 view .LVU200
 710              	.LBB9:
 247:Core/Src/main.c **** 		int min = ((RTC->TR & (0b1111<<RTC_TR_MNU_Pos)) >> RTC_TR_MNU_Pos) + ((RTC->TR & (0b111<<RTC_TR_M
 711              		.loc 1 247 3 view .LVU201
 247:Core/Src/main.c **** 		int min = ((RTC->TR & (0b1111<<RTC_TR_MNU_Pos)) >> RTC_TR_MNU_Pos) + ((RTC->TR & (0b111<<RTC_TR_M
 712              		.loc 1 247 18 is_stmt 0 view .LVU202
 713 00c6 1A4B     		ldr	r3, .L44+28
 714 00c8 1D68     		ldr	r5, [r3]
 247:Core/Src/main.c **** 		int min = ((RTC->TR & (0b1111<<RTC_TR_MNU_Pos)) >> RTC_TR_MNU_Pos) + ((RTC->TR & (0b111<<RTC_TR_M
 715              		.loc 1 247 50 view .LVU203
 716 00ca 05F00F05 		and	r5, r5, #15
 247:Core/Src/main.c **** 		int min = ((RTC->TR & (0b1111<<RTC_TR_MNU_Pos)) >> RTC_TR_MNU_Pos) + ((RTC->TR & (0b111<<RTC_TR_M
 717              		.loc 1 247 75 view .LVU204
 718 00ce 1A68     		ldr	r2, [r3]
 247:Core/Src/main.c **** 		int min = ((RTC->TR & (0b1111<<RTC_TR_MNU_Pos)) >> RTC_TR_MNU_Pos) + ((RTC->TR & (0b111<<RTC_TR_M
 719              		.loc 1 247 106 view .LVU205
 720 00d0 C2F30212 		ubfx	r2, r2, #4, #3
 247:Core/Src/main.c **** 		int min = ((RTC->TR & (0b1111<<RTC_TR_MNU_Pos)) >> RTC_TR_MNU_Pos) + ((RTC->TR & (0b111<<RTC_TR_M
 721              		.loc 1 247 124 view .LVU206
 722 00d4 02EB8202 		add	r2, r2, r2, lsl #2
 247:Core/Src/main.c **** 		int min = ((RTC->TR & (0b1111<<RTC_TR_MNU_Pos)) >> RTC_TR_MNU_Pos) + ((RTC->TR & (0b111<<RTC_TR_M
 723              		.loc 1 247 68 view .LVU207
 724 00d8 05EB4205 		add	r5, r5, r2, lsl #1
 725              	.LVL22:
 248:Core/Src/main.c **** 		int hour = ((RTC->TR & (0b1111<<RTC_TR_HU_Pos)) >> RTC_TR_HU_Pos) + ((RTC->TR & (0b11<<RTC_TR_HT_
 726              		.loc 1 248 3 is_stmt 1 view .LVU208
 248:Core/Src/main.c **** 		int hour = ((RTC->TR & (0b1111<<RTC_TR_HU_Pos)) >> RTC_TR_HU_Pos) + ((RTC->TR & (0b11<<RTC_TR_HT_
 727              		.loc 1 248 18 is_stmt 0 view .LVU209
 728 00dc 1C68     		ldr	r4, [r3]
 248:Core/Src/main.c **** 		int hour = ((RTC->TR & (0b1111<<RTC_TR_HU_Pos)) >> RTC_TR_HU_Pos) + ((RTC->TR & (0b11<<RTC_TR_HT_
 729              		.loc 1 248 51 view .LVU210
 730 00de C4F30324 		ubfx	r4, r4, #8, #4
 248:Core/Src/main.c **** 		int hour = ((RTC->TR & (0b1111<<RTC_TR_HU_Pos)) >> RTC_TR_HU_Pos) + ((RTC->TR & (0b11<<RTC_TR_HT_
 731              		.loc 1 248 77 view .LVU211
 732 00e2 1A68     		ldr	r2, [r3]
 248:Core/Src/main.c **** 		int hour = ((RTC->TR & (0b1111<<RTC_TR_HU_Pos)) >> RTC_TR_HU_Pos) + ((RTC->TR & (0b11<<RTC_TR_HT_
 733              		.loc 1 248 109 view .LVU212
 734 00e4 C2F30232 		ubfx	r2, r2, #12, #3
 248:Core/Src/main.c **** 		int hour = ((RTC->TR & (0b1111<<RTC_TR_HU_Pos)) >> RTC_TR_HU_Pos) + ((RTC->TR & (0b11<<RTC_TR_HT_
 735              		.loc 1 248 128 view .LVU213
 736 00e8 02EB8202 		add	r2, r2, r2, lsl #2
 248:Core/Src/main.c **** 		int hour = ((RTC->TR & (0b1111<<RTC_TR_HU_Pos)) >> RTC_TR_HU_Pos) + ((RTC->TR & (0b11<<RTC_TR_HT_
 737              		.loc 1 248 70 view .LVU214
 738 00ec 04EB4204 		add	r4, r4, r2, lsl #1
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s 			page 19


 739              	.LVL23:
 249:Core/Src/main.c **** 
 740              		.loc 1 249 3 is_stmt 1 view .LVU215
 249:Core/Src/main.c **** 
 741              		.loc 1 249 19 is_stmt 0 view .LVU216
 742 00f0 1E68     		ldr	r6, [r3]
 249:Core/Src/main.c **** 
 743              		.loc 1 249 51 view .LVU217
 744 00f2 C6F30346 		ubfx	r6, r6, #16, #4
 249:Core/Src/main.c **** 
 745              		.loc 1 249 76 view .LVU218
 746 00f6 1B68     		ldr	r3, [r3]
 249:Core/Src/main.c **** 
 747              		.loc 1 249 106 view .LVU219
 748 00f8 C3F30153 		ubfx	r3, r3, #20, #2
 249:Core/Src/main.c **** 
 749              		.loc 1 249 124 view .LVU220
 750 00fc 03EB8303 		add	r3, r3, r3, lsl #2
 249:Core/Src/main.c **** 
 751              		.loc 1 249 69 view .LVU221
 752 0100 06EB4306 		add	r6, r6, r3, lsl #1
 753              	.LVL24:
 251:Core/Src/main.c **** 
 754              		.loc 1 251 3 is_stmt 1 view .LVU222
 755 0104 FFF7FEFF 		bl	checkSetTime
 756              	.LVL25:
 253:Core/Src/main.c **** 		{
 757              		.loc 1 253 3 view .LVU223
 758              	.LBB8:
 253:Core/Src/main.c **** 		{
 759              		.loc 1 253 8 view .LVU224
 253:Core/Src/main.c **** 		{
 760              		.loc 1 253 12 is_stmt 0 view .LVU225
 761 0108 0023     		movs	r3, #0
 253:Core/Src/main.c **** 		{
 762              		.loc 1 253 3 view .LVU226
 763 010a 9FE7     		b	.L38
 764              	.LVL26:
 765              	.L43:
 253:Core/Src/main.c **** 		{
 766              		.loc 1 253 3 view .LVU227
 767              	.LBE8:
 278:Core/Src/main.c **** 		{
 279:Core/Src/main.c **** 			lastMin = min;
 768              		.loc 1 279 4 is_stmt 1 view .LVU228
 280:Core/Src/main.c **** 			setDisplayForce();
 769              		.loc 1 280 4 view .LVU229
 770 010c FFF7FEFF 		bl	setDisplayForce
 771              	.LVL27:
 772              	.L41:
 773              		.loc 1 280 4 is_stmt 0 view .LVU230
 774              	.LBE9:
 243:Core/Src/main.c **** 
 775              		.loc 1 243 6 view .LVU231
 776 0110 2746     		mov	r7, r4
 777 0112 D8E7     		b	.L40
 778              	.L45:
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s 			page 20


 779              		.align	2
 780              	.L44:
 781 0114 00100240 		.word	1073876992
 782 0118 00040048 		.word	1207960576
 783 011c 00000000 		.word	.LANCHOR1
 784 0120 00000000 		.word	.LANCHOR0
 785 0124 00000000 		.word	.LANCHOR2
 786 0128 00000000 		.word	.LC0
 787 012c 67666666 		.word	1717986919
 788 0130 00280040 		.word	1073752064
 789              		.cfi_endproc
 790              	.LFE142:
 792              		.section	.text.Error_Handler,"ax",%progbits
 793              		.align	1
 794              		.global	Error_Handler
 795              		.syntax unified
 796              		.thumb
 797              		.thumb_func
 798              		.fpu fpv4-sp-d16
 800              	Error_Handler:
 801              	.LFB143:
 281:Core/Src/main.c **** 		}
 282:Core/Src/main.c **** 
 283:Core/Src/main.c **** 		//GPIOB->ODR = 0b0111000011111111;
 284:Core/Src/main.c **** 		//HAL_Delay(5);
 285:Core/Src/main.c **** 
 286:Core/Src/main.c **** 		//lcdPrintf("%0.2d:%0.2d:%0.2d     ", hour, min, sec);
 287:Core/Src/main.c **** 		//returnHome();
 288:Core/Src/main.c **** 	}
 289:Core/Src/main.c **** 	
 290:Core/Src/main.c **** }
 291:Core/Src/main.c **** 
 292:Core/Src/main.c **** void Error_Handler(void)
 293:Core/Src/main.c **** {
 802              		.loc 1 293 1 is_stmt 1 view -0
 803              		.cfi_startproc
 804              		@ Volatile: function does not return.
 805              		@ args = 0, pretend = 0, frame = 0
 806              		@ frame_needed = 0, uses_anonymous_args = 0
 807              		@ link register save eliminated.
 294:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 295:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 296:Core/Src/main.c ****   __disable_irq();
 808              		.loc 1 296 3 view .LVU233
 809              	.LBB10:
 810              	.LBI10:
 811              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s 			page 21


  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s 			page 22


  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s 			page 23


 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s 			page 24


 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 812              		.loc 2 207 27 view .LVU234
 813              	.LBB11:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 814              		.loc 2 209 3 view .LVU235
 815              		.syntax unified
 816              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 817 0000 72B6     		cpsid i
 818              	@ 0 "" 2
 819              		.thumb
 820              		.syntax unified
 821              	.L47:
 822              	.LBE11:
 823              	.LBE10:
 297:Core/Src/main.c ****   while (1)
 824              		.loc 1 297 3 discriminator 1 view .LVU236
 298:Core/Src/main.c ****   {
 299:Core/Src/main.c ****   }
 825              		.loc 1 299 3 discriminator 1 view .LVU237
 297:Core/Src/main.c ****   while (1)
 826              		.loc 1 297 9 discriminator 1 view .LVU238
 827 0002 FEE7     		b	.L47
 828              		.cfi_endproc
 829              	.LFE143:
 831              		.global	txBuf
 832              		.global	rxBuf
 833              		.global	usbHandler
 834              		.section	.bss.rxBuf,"aw",%nobits
 835              		.align	2
 836              		.set	.LANCHOR0,. + 0
 839              	rxBuf:
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s 			page 25


 840 0000 00000000 		.space	64
 840      00000000 
 840      00000000 
 840      00000000 
 840      00000000 
 841              		.section	.bss.usbHandler,"aw",%nobits
 842              		.align	2
 843              		.set	.LANCHOR2,. + 0
 846              	usbHandler:
 847 0000 00000000 		.space	4
 848              		.section	.data.txBuf,"aw"
 849              		.align	2
 850              		.set	.LANCHOR1,. + 0
 853              	txBuf:
 854 0000 48454C4C 		.ascii	"HELLO THERE FRIEND\012\000"
 854      4F205448 
 854      45524520 
 854      46524945 
 854      4E440A00 
 855 0014 00000000 		.space	12
 855      00000000 
 855      00000000 
 856              		.text
 857              	.Letext0:
 858              		.file 3 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m
 859              		.file 4 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m
 860              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g441xx.h"
 861              		.file 6 "Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_def.h"
 862              		.file 7 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m
 863              		.file 8 "USB_Device/App/usbd_cdc_if.h"
 864              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
 865              		.file 10 "Core/Inc/7Seg.h"
 866              		.file 11 "USB_Device/App/usb_device.h"
ARM GAS  C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s 			page 26


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s:18     .text.gpioB_Init:00000000 $t
C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s:26     .text.gpioB_Init:00000000 gpioB_Init
C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s:50     .text.gpioB_Init:00000014 $d
C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s:56     .text.gpioA_Init:00000000 $t
C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s:63     .text.gpioA_Init:00000000 gpioA_Init
C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s:90     .text.gpioA_Init:0000001c $d
C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s:95     .text.mainRCCInit:00000000 $t
C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s:102    .text.mainRCCInit:00000000 mainRCCInit
C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s:153    .text.mainRCCInit:00000040 $d
C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s:160    .text.contrastInit:00000000 $t
C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s:167    .text.contrastInit:00000000 contrastInit
C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s:201    .text.contrastInit:00000028 $d
C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s:207    .text.rtcInit:00000000 $t
C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s:214    .text.rtcInit:00000000 rtcInit
C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s:407    .text.rtcInit:00000128 $d
C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s:416    .text.checkSetTime:00000000 $t
C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s:423    .text.checkSetTime:00000000 checkSetTime
C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s:544    .text.checkSetTime:00000078 $d
C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s:549    .rodata.main.str1.4:00000000 $d
C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s:553    .text.main:00000000 $t
C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s:560    .text.main:00000000 main
C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s:781    .text.main:00000114 $d
C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s:793    .text.Error_Handler:00000000 $t
C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s:800    .text.Error_Handler:00000000 Error_Handler
C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s:853    .data.txBuf:00000000 txBuf
C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s:839    .bss.rxBuf:00000000 rxBuf
C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s:846    .bss.usbHandler:00000000 usbHandler
C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s:835    .bss.rxBuf:00000000 $d
C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s:842    .bss.usbHandler:00000000 $d
C:\Users\jack2\AppData\Local\Temp\ccCi6jLd.s:849    .data.txBuf:00000000 $d

UNDEFINED SYMBOLS
HAL_Init
MX_USB_Device_Init
HAL_Delay
sprintf
CDC_Transmit_FS
updateDisplayWithTime
setDisplay
setDisplayForce
