<?xml version="1.0" encoding="UTF-8"?>
<spirit:abstractionDefinition xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>esa.cs.tu-darmstadt.de</spirit:vendor>
  <spirit:library>tapasco</spirit:library>
  <spirit:name>tapasco_clocks_resets_rtl</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busType spirit:vendor="esa.cs.tu-darmstadt.de" spirit:library="tapasco" spirit:name="tapasco_clocks_resets" spirit:version="1.0"/>
  <spirit:ports>
    <spirit:port>
      <spirit:logicalName>design_clk</spirit:logicalName>
      <spirit:description>Design clock (i.e., Architecture base clock).</spirit:description>
      <spirit:wire>
        <spirit:qualifier>
          <spirit:isClock>true</spirit:isClock>
        </spirit:qualifier>
        <spirit:onMaster>
          <spirit:width>1</spirit:width>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:width>1</spirit:width>
          <spirit:direction>in</spirit:direction>
        </spirit:onSlave>
      </spirit:wire>
    </spirit:port>
    <spirit:port>
      <spirit:logicalName>design_peripheral_resetn</spirit:logicalName>
      <spirit:description>Peripheral active-low reset synced to design clock.</spirit:description>
      <spirit:wire>
        <spirit:qualifier>
          <spirit:isReset>true</spirit:isReset>
        </spirit:qualifier>
        <spirit:onMaster>
          <spirit:width>1</spirit:width>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:width>1</spirit:width>
          <spirit:direction>in</spirit:direction>
        </spirit:onSlave>
      </spirit:wire>
    </spirit:port>
    <spirit:port>
      <spirit:logicalName>design_peripheral_reset</spirit:logicalName>
      <spirit:description>Peripheral active-high reset synced to design clock.</spirit:description>
      <spirit:wire>
        <spirit:qualifier>
          <spirit:isReset>true</spirit:isReset>
        </spirit:qualifier>
        <spirit:onMaster>
          <spirit:width>1</spirit:width>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:presence>required</spirit:presence>
          <spirit:width>1</spirit:width>
          <spirit:direction>in</spirit:direction>
        </spirit:onSlave>
      </spirit:wire>
    </spirit:port>
    <spirit:port>
      <spirit:logicalName>design_interconnect_resetn</spirit:logicalName>
      <spirit:description>Interconnect active-low reset synced to design clock.</spirit:description>
      <spirit:wire>
        <spirit:qualifier>
          <spirit:isReset>true</spirit:isReset>
        </spirit:qualifier>
        <spirit:onMaster>
          <spirit:width>1</spirit:width>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:width>1</spirit:width>
          <spirit:direction>in</spirit:direction>
        </spirit:onSlave>
      </spirit:wire>
    </spirit:port>
    <spirit:port>
      <spirit:logicalName>design_interconnect_reset</spirit:logicalName>
      <spirit:description>Interconnect active-high reset synced to design clock.</spirit:description>
      <spirit:wire>
        <spirit:qualifier>
          <spirit:isReset>true</spirit:isReset>
        </spirit:qualifier>
        <spirit:onMaster>
          <spirit:width>1</spirit:width>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:width>1</spirit:width>
          <spirit:direction>in</spirit:direction>
        </spirit:onSlave>
      </spirit:wire>
    </spirit:port>
    <spirit:port>
      <spirit:logicalName>host_clk</spirit:logicalName>
      <spirit:description>Host clock (i.e., clock of host interfaces).</spirit:description>
      <spirit:wire>
        <spirit:qualifier>
          <spirit:isClock>true</spirit:isClock>
        </spirit:qualifier>
        <spirit:onMaster>
          <spirit:width>1</spirit:width>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:width>1</spirit:width>
          <spirit:direction>in</spirit:direction>
        </spirit:onSlave>
      </spirit:wire>
    </spirit:port>
    <spirit:port>
      <spirit:logicalName>host_peripheral_resetn</spirit:logicalName>
      <spirit:description>Peripheral active-low reset synced to host clock.</spirit:description>
      <spirit:wire>
        <spirit:qualifier>
          <spirit:isReset>true</spirit:isReset>
        </spirit:qualifier>
        <spirit:onMaster>
          <spirit:width>1</spirit:width>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:width>1</spirit:width>
          <spirit:direction>in</spirit:direction>
        </spirit:onSlave>
      </spirit:wire>
    </spirit:port>
    <spirit:port>
      <spirit:logicalName>host_peripheral_reset</spirit:logicalName>
      <spirit:description>Peripheral active-high reset synced to host clock.</spirit:description>
      <spirit:wire>
        <spirit:qualifier>
          <spirit:isReset>true</spirit:isReset>
        </spirit:qualifier>
        <spirit:onMaster>
          <spirit:width>1</spirit:width>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:width>1</spirit:width>
          <spirit:direction>in</spirit:direction>
        </spirit:onSlave>
      </spirit:wire>
    </spirit:port>
    <spirit:port>
      <spirit:logicalName>host_interconnect_resetn</spirit:logicalName>
      <spirit:description>Interconnect active-low reset synced to host clock.</spirit:description>
      <spirit:wire>
        <spirit:qualifier>
          <spirit:isReset>true</spirit:isReset>
        </spirit:qualifier>
        <spirit:onMaster>
          <spirit:width>1</spirit:width>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:width>1</spirit:width>
          <spirit:direction>in</spirit:direction>
        </spirit:onSlave>
      </spirit:wire>
    </spirit:port>
    <spirit:port>
      <spirit:logicalName>host_interconnect_reset</spirit:logicalName>
      <spirit:description>Interconnect active-high reset synced to host clock.</spirit:description>
      <spirit:wire>
        <spirit:qualifier>
          <spirit:isReset>true</spirit:isReset>
        </spirit:qualifier>
        <spirit:onMaster>
          <spirit:width>1</spirit:width>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:width>1</spirit:width>
          <spirit:direction>in</spirit:direction>
        </spirit:onSlave>
      </spirit:wire>
    </spirit:port>
    <spirit:port>
      <spirit:logicalName>mem_clk</spirit:logicalName>
      <spirit:description>Memory clock (i.e., base clock for memory subsystem).</spirit:description>
      <spirit:wire>
        <spirit:qualifier>
          <spirit:isClock>true</spirit:isClock>
        </spirit:qualifier>
        <spirit:onMaster>
          <spirit:width>1</spirit:width>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:width>1</spirit:width>
          <spirit:direction>in</spirit:direction>
        </spirit:onSlave>
      </spirit:wire>
    </spirit:port>
    <spirit:port>
      <spirit:logicalName>mem_peripheral_resetn</spirit:logicalName>
      <spirit:description>Peripheral active-low reset synced to mem clock.</spirit:description>
      <spirit:wire>
        <spirit:qualifier>
          <spirit:isReset>true</spirit:isReset>
        </spirit:qualifier>
        <spirit:onMaster>
          <spirit:width>1</spirit:width>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:width>1</spirit:width>
          <spirit:direction>in</spirit:direction>
        </spirit:onSlave>
      </spirit:wire>
    </spirit:port>
    <spirit:port>
      <spirit:logicalName>mem_peripheral_reset</spirit:logicalName>
      <spirit:description>Peripheral active-high reset synced to mem clock.</spirit:description>
      <spirit:wire>
        <spirit:qualifier>
          <spirit:isReset>true</spirit:isReset>
        </spirit:qualifier>
        <spirit:onMaster>
          <spirit:width>1</spirit:width>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:width>1</spirit:width>
          <spirit:direction>in</spirit:direction>
        </spirit:onSlave>
      </spirit:wire>
    </spirit:port>
    <spirit:port>
      <spirit:logicalName>mem_interconnect_resetn</spirit:logicalName>
      <spirit:description>Interconnect active-low reset synced to mem clock.</spirit:description>
      <spirit:wire>
        <spirit:qualifier>
          <spirit:isReset>true</spirit:isReset>
        </spirit:qualifier>
        <spirit:onMaster>
          <spirit:width>1</spirit:width>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:width>1</spirit:width>
          <spirit:direction>in</spirit:direction>
        </spirit:onSlave>
      </spirit:wire>
    </spirit:port>
    <spirit:port>
      <spirit:logicalName>mem_interconnect_reset</spirit:logicalName>
      <spirit:description>Interconnect active-high reset synced to mem clock.</spirit:description>
      <spirit:wire>
        <spirit:qualifier>
          <spirit:isReset>true</spirit:isReset>
        </spirit:qualifier>
        <spirit:onMaster>
          <spirit:width>1</spirit:width>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:width>1</spirit:width>
          <spirit:direction>in</spirit:direction>
        </spirit:onSlave>
      </spirit:wire>
    </spirit:port>
  </spirit:ports>
</spirit:abstractionDefinition>
