------- FILE doorroom.asm LEVEL 1 PASS 1
      1  0000					      processor	6502
      2  0000 ????
      3  0000 ????						;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
      4  0000 ????						;; Include required files with definitions and macros
      5  0000 ????						;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
------- FILE vcs.h LEVEL 2 PASS 1
      0  0000 ????				      include	"vcs.h"
      1  0000 ????						; VCS.H
      2  0000 ????						; Version 1.05, 13/November/2003
      3  0000 ????
      4  0000 ????	       00 69	   VERSION_VCS =	105
      5  0000 ????
      6  0000 ????						; THIS IS A PRELIMINARY RELEASE OF *THE* "STANDARD" VCS.H
      7  0000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  0000 ????						; PLEASE DO *NOT* REDISTRIBUTE THIS FILE!
      9  0000 ????						;
     10  0000 ????						; This file defines hardware registers and memory mapping for the
     11  0000 ????						; Atari 2600. It is distributed as a companion machine-specific support package
     12  0000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     13  0000 ????						; available at at http://www.atari2600.org/dasm
     14  0000 ????						;
     15  0000 ????						; Many thanks to the original author(s) of this file, and to everyone who has
     16  0000 ????						; contributed to understanding the Atari 2600.  If you take issue with the
     17  0000 ????						; contents, or naming of registers, please write to me (atari2600@taswegian.com)
     18  0000 ????						; with your views.  Please contribute, if you think you can improve this
     19  0000 ????						; file!
     20  0000 ????						;
     21  0000 ????						; Latest Revisions...
     22  0000 ????						; 1.05  13/NOV/2003	  - Correction to 1.04 - now functions as requested by MR.
     23  0000 ????						;			  - Added VERSION_VCS equate (which will reflect 100x version #)
     24  0000 ????						;			    This will allow conditional code to verify VCS.H being
     25  0000 ????						;			    used for code assembly.
     26  0000 ????						; 1.04  12/NOV/2003	 Added TIA_BASE_WRITE_ADDRESS and TIA_BASE_READ_ADDRESS for
     27  0000 ????						;			 convenient disassembly/reassembly compatibility for hardware
     28  0000 ????						;			 mirrored reading/writing differences.	This is more a 
     29  0000 ????						;			 readability issue, and binary compatibility with disassembled
     30  0000 ????						;			 and reassembled sources.  Per Manuel Rotschkar's suggestion.
     31  0000 ????						; 1.03  12/MAY/2003	 Added SEG segment at end of file to fix old-code compatibility
     32  0000 ????						;			 which was broken by the use of segments in this file, as
     33  0000 ????						;			 reported by Manuel Polik on [stella] 11/MAY/2003
     34  0000 ????						; 1.02  22/MAR/2003	 Added TIMINT($285)
     35  0000 ????						; 1.01				Constant offset added to allow use for 3F-style bankswitching
     36  0000 ????						;						 - define TIA_BASE_ADDRESS as $40 for Tigervision carts, otherwise
     37  0000 ????						;						   it is safe to leave it undefined, and the base address will
     38  0000 ????						;						   be set to 0.  Thanks to Eckhard Stolberg for the suggestion.
     39  0000 ????						;			    Note, may use -DLABEL=EXPRESSION to define TIA_BASE_ADDRESS
     40  0000 ????						;			  - register definitions are now generated through assignment
     41  0000 ????						;			    in uninitialised segments.	This allows a changeable base
     42  0000 ????						;			    address architecture.
     43  0000 ????						; 1.0	22/MAR/2003		Initial release
     44  0000 ????
     45  0000 ????
     46  0000 ????						;-------------------------------------------------------------------------------
     47  0000 ????
     48  0000 ????						; TIA_BASE_ADDRESS
     49  0000 ????						; The TIA_BASE_ADDRESS defines the base address of access to TIA registers.
     50  0000 ????						; Normally 0, the base address should (externally, before including this file)
     51  0000 ????						; be set to $40 when creating 3F-bankswitched (and other?) cartridges.
     52  0000 ????						; The reason is that this bankswitching scheme treats any access to locations
     53  0000 ????						; < $40 as a bankswitch.
     54  0000 ????
     55  0000 ????				      IFNCONST	TIA_BASE_ADDRESS
     56  0000 ????	       00 00	   TIA_BASE_ADDRESS =	0
     57  0000 ????				      ENDIF
     58  0000 ????
     59  0000 ????						; Note: The address may be defined on the command-line using the -D switch, eg:
     60  0000 ????						; dasm.exe code.asm -DTIA_BASE_ADDRESS=$40 -f3 -v5 -ocode.bin
     61  0000 ????						; *OR* by declaring the label before including this file, eg:
     62  0000 ????						; TIA_BASE_ADDRESS = $40
     63  0000 ????						;   include "vcs.h"
     64  0000 ????
     65  0000 ????						; Alternate read/write address capability - allows for some disassembly compatibility
     66  0000 ????						; usage ; to allow reassembly to binary perfect copies).  This is essentially catering
     67  0000 ????						; for the mirrored ROM hardware registers.
     68  0000 ????
     69  0000 ????						; Usage: As per above, define the TIA_BASE_READ_ADDRESS and/or TIA_BASE_WRITE_ADDRESS
     70  0000 ????						; using the -D command-line switch, as required.  If the addresses are not defined, 
     71  0000 ????						; they defaut to the TIA_BASE_ADDRESS.
     72  0000 ????
     73  0000 ????				      IFNCONST	TIA_BASE_READ_ADDRESS
     74  0000 ????	       00 00	   TIA_BASE_READ_ADDRESS =	TIA_BASE_ADDRESS
     75  0000 ????				      ENDIF
     76  0000 ????
     77  0000 ????				      IFNCONST	TIA_BASE_WRITE_ADDRESS
     78  0000 ????	       00 00	   TIA_BASE_WRITE_ADDRESS =	TIA_BASE_ADDRESS
     79  0000 ????				      ENDIF
     80  0000 ????
     81  0000 ????						;-------------------------------------------------------------------------------
     82  0000 ????
     83 U0000 ????				      SEG.U	TIA_REGISTERS_WRITE
     84 U0000					      ORG	TIA_BASE_WRITE_ADDRESS
     85 U0000
     86 U0000							; DO NOT CHANGE THE RELATIVE ORDERING OF REGISTERS!
     87 U0000
     88 U0000		       00	   VSYNC      ds	1	; $00	 0000 00x0   Vertical Sync Set-Clear
     89 U0001		       00	   VBLANK     ds	1	; $01	 xx00 00x0   Vertical Blank Set-Clear
     90 U0002		       00	   WSYNC      ds	1	; $02	 ---- ----   Wait for Horizontal Blank
     91 U0003		       00	   RSYNC      ds	1	; $03	 ---- ----   Reset Horizontal Sync Counter
     92 U0004		       00	   NUSIZ0     ds	1	; $04	 00xx 0xxx   Number-Size player/missle 0
     93 U0005		       00	   NUSIZ1     ds	1	; $05	 00xx 0xxx   Number-Size player/missle 1
     94 U0006		       00	   COLUP0     ds	1	; $06	 xxxx xxx0   Color-Luminance Player 0
     95 U0007		       00	   COLUP1     ds	1	; $07	 xxxx xxx0   Color-Luminance Player 1
     96 U0008		       00	   COLUPF     ds	1	; $08	 xxxx xxx0   Color-Luminance Playfield
     97 U0009		       00	   COLUBK     ds	1	; $09	 xxxx xxx0   Color-Luminance Background
     98 U000a		       00	   CTRLPF     ds	1	; $0A	 00xx 0xxx   Control Playfield, Ball, Collisions
     99 U000b		       00	   REFP0      ds	1	; $0B	 0000 x000   Reflection Player 0
    100 U000c		       00	   REFP1      ds	1	; $0C	 0000 x000   Reflection Player 1
    101 U000d		       00	   PF0	      ds	1	; $0D	 xxxx 0000   Playfield Register Byte 0
    102 U000e		       00	   PF1	      ds	1	; $0E	 xxxx xxxx   Playfield Register Byte 1
    103 U000f		       00	   PF2	      ds	1	; $0F	 xxxx xxxx   Playfield Register Byte 2
    104 U0010		       00	   RESP0      ds	1	; $10	 ---- ----   Reset Player 0
    105 U0011		       00	   RESP1      ds	1	; $11	 ---- ----   Reset Player 1
    106 U0012		       00	   RESM0      ds	1	; $12	 ---- ----   Reset Missle 0
    107 U0013		       00	   RESM1      ds	1	; $13	 ---- ----   Reset Missle 1
    108 U0014		       00	   RESBL      ds	1	; $14	 ---- ----   Reset Ball
    109 U0015		       00	   AUDC0      ds	1	; $15	 0000 xxxx   Audio Control 0
    110 U0016		       00	   AUDC1      ds	1	; $16	 0000 xxxx   Audio Control 1
    111 U0017		       00	   AUDF0      ds	1	; $17	 000x xxxx   Audio Frequency 0
    112 U0018		       00	   AUDF1      ds	1	; $18	 000x xxxx   Audio Frequency 1
    113 U0019		       00	   AUDV0      ds	1	; $19	 0000 xxxx   Audio Volume 0
    114 U001a		       00	   AUDV1      ds	1	; $1A	 0000 xxxx   Audio Volume 1
    115 U001b		       00	   GRP0       ds	1	; $1B	 xxxx xxxx   Graphics Register Player 0
    116 U001c		       00	   GRP1       ds	1	; $1C	 xxxx xxxx   Graphics Register Player 1
    117 U001d		       00	   ENAM0      ds	1	; $1D	 0000 00x0   Graphics Enable Missle 0
    118 U001e		       00	   ENAM1      ds	1	; $1E	 0000 00x0   Graphics Enable Missle 1
    119 U001f		       00	   ENABL      ds	1	; $1F	 0000 00x0   Graphics Enable Ball
    120 U0020		       00	   HMP0       ds	1	; $20	 xxxx 0000   Horizontal Motion Player 0
    121 U0021		       00	   HMP1       ds	1	; $21	 xxxx 0000   Horizontal Motion Player 1
    122 U0022		       00	   HMM0       ds	1	; $22	 xxxx 0000   Horizontal Motion Missle 0
    123 U0023		       00	   HMM1       ds	1	; $23	 xxxx 0000   Horizontal Motion Missle 1
    124 U0024		       00	   HMBL       ds	1	; $24	 xxxx 0000   Horizontal Motion Ball
    125 U0025		       00	   VDELP0     ds	1	; $25	 0000 000x   Vertical Delay Player 0
    126 U0026		       00	   VDELP1     ds	1	; $26	 0000 000x   Vertical Delay Player 1
    127 U0027		       00	   VDELBL     ds	1	; $27	 0000 000x   Vertical Delay Ball
    128 U0028		       00	   RESMP0     ds	1	; $28	 0000 00x0   Reset Missle 0 to Player 0
    129 U0029		       00	   RESMP1     ds	1	; $29	 0000 00x0   Reset Missle 1 to Player 1
    130 U002a		       00	   HMOVE      ds	1	; $2A	 ---- ----   Apply Horizontal Motion
    131 U002b		       00	   HMCLR      ds	1	; $2B	 ---- ----   Clear Horizontal Move Registers
    132 U002c		       00	   CXCLR      ds	1	; $2C	 ---- ----   Clear Collision Latches
    133 U002d
    134 U002d							;-------------------------------------------------------------------------------
    135 U002d
    136 U0000 ????				      SEG.U	TIA_REGISTERS_READ
    137 U0000					      ORG	TIA_BASE_READ_ADDRESS
    138 U0000
    139 U0000							;											bit 7	 bit 6
    140 U0000		       00	   CXM0P      ds	1	; $00	     xx00 0000	     Read Collision  M0-P1   M0-P0
    141 U0001		       00	   CXM1P      ds	1	; $01	     xx00 0000			     M1-P0   M1-P1
    142 U0002		       00	   CXP0FB     ds	1	; $02	     xx00 0000			     P0-PF   P0-BL
    143 U0003		       00	   CXP1FB     ds	1	; $03	     xx00 0000			     P1-PF   P1-BL
    144 U0004		       00	   CXM0FB     ds	1	; $04	     xx00 0000			     M0-PF   M0-BL
    145 U0005		       00	   CXM1FB     ds	1	; $05	     xx00 0000			     M1-PF   M1-BL
    146 U0006		       00	   CXBLPF     ds	1	; $06	     x000 0000			     BL-PF   -----
    147 U0007		       00	   CXPPMM     ds	1	; $07	     xx00 0000			     P0-P1   M0-M1
    148 U0008		       00	   INPT0      ds	1	; $08	     x000 0000	     Read Pot Port 0
    149 U0009		       00	   INPT1      ds	1	; $09	     x000 0000	     Read Pot Port 1
    150 U000a		       00	   INPT2      ds	1	; $0A	     x000 0000	     Read Pot Port 2
    151 U000b		       00	   INPT3      ds	1	; $0B	     x000 0000	     Read Pot Port 3
    152 U000c		       00	   INPT4      ds	1	; $0C		x000 0000	 Read Input (Trigger) 0
    153 U000d		       00	   INPT5      ds	1	; $0D		x000 0000	 Read Input (Trigger) 1
    154 U000e
    155 U000e							;-------------------------------------------------------------------------------
    156 U000e
    157 U0000 ????				      SEG.U	RIOT
    158 U0280					      ORG	$280
    159 U0280
    160 U0280							; RIOT MEMORY MAP
    161 U0280
    162 U0280		       00	   SWCHA      ds	1	; $280      Port A data register for joysticks:
    163 U0281							;			Bits 4-7 for player 1.  Bits 0-3 for player 2.
    164 U0281
    165 U0281		       00	   SWACNT     ds	1	; $281      Port A data direction register (DDR)
    166 U0282		       00	   SWCHB      ds	1	; $282		Port B data (console switches)
    167 U0283		       00	   SWBCNT     ds	1	; $283      Port B DDR
    168 U0284		       00	   INTIM      ds	1	; $284		Timer output
    169 U0285
    170 U0285		       00	   TIMINT     ds	1	; $285
    171 U0286
    172 U0286							; Unused/undefined registers ($285-$294)
    173 U0286
    174 U0286		       00		      ds	1	; $286
    175 U0287		       00		      ds	1	; $287
    176 U0288		       00		      ds	1	; $288
    177 U0289		       00		      ds	1	; $289
    178 U028a		       00		      ds	1	; $28A
    179 U028b		       00		      ds	1	; $28B
    180 U028c		       00		      ds	1	; $28C
    181 U028d		       00		      ds	1	; $28D
    182 U028e		       00		      ds	1	; $28E
    183 U028f		       00		      ds	1	; $28F
    184 U0290		       00		      ds	1	; $290
    185 U0291		       00		      ds	1	; $291
    186 U0292		       00		      ds	1	; $292
    187 U0293		       00		      ds	1	; $293
    188 U0294
    189 U0294		       00	   TIM1T      ds	1	; $294		set 1 clock interval
    190 U0295		       00	   TIM8T      ds	1	; $295      set 8 clock interval
    191 U0296		       00	   TIM64T     ds	1	; $296      set 64 clock interval
    192 U0297		       00	   T1024T     ds	1	; $297      set 1024 clock interval
    193 U0298
    194 U0298							;-------------------------------------------------------------------------------
    195 U0298							; The following required for back-compatibility with code which does not use
    196 U0298							; segments.
    197 U0298
    198  0000 ????				      SEG
    199  0000 ????
    200  0000 ????						; EOF
------- FILE doorroom.asm
------- FILE macro.h LEVEL 2 PASS 1
      0  0000 ????				      include	"macro.h"
      1  0000 ????						; MACRO.H
      2  0000 ????						; Version 1.06, 3/SEPTEMBER/2004
      3  0000 ????
      4  0000 ????	       00 6a	   VERSION_MACRO =	106
      5  0000 ????
      6  0000 ????						;
      7  0000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  0000 ????						; PLEASE DO *NOT* REDISTRIBUTE MODIFIED VERSIONS OF THIS FILE!
      9  0000 ????						;
     10  0000 ????						; This file defines DASM macros useful for development for the Atari 2600.
     11  0000 ????						; It is distributed as a companion machine-specific support package
     12  0000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     13  0000 ????						; available at at http://www.atari2600.org/dasm
     14  0000 ????						;
     15  0000 ????						; Many thanks to the people who have contributed.  If you take issue with the
     16  0000 ????						; contents, or would like to add something, please write to me
     17  0000 ????						; (atari2600@taswegian.com) with your contribution.
     18  0000 ????						;
     19  0000 ????						; Latest Revisions...
     20  0000 ????						;
     21  0000 ????						; 1.06  03/SEP/2004	 - nice revision of VERTICAL_BLANK (Edwin Blink)
     22  0000 ????						; 1.05  14/NOV/2003	 - Added VERSION_MACRO equate (which will reflect 100x version #)
     23  0000 ????						;			   This will allow conditional code to verify MACRO.H being
     24  0000 ????						;			   used for code assembly.
     25  0000 ????						; 1.04  13/NOV/2003	 - SET_POINTER macro added (16-bit address load)
     26  0000 ????						;
     27  0000 ????						; 1.03  23/JUN/2003	 - CLEAN_START macro added - clears TIA, RAM, registers
     28  0000 ????						;
     29  0000 ????						; 1.02  14/JUN/2003	 - VERTICAL_SYNC macro added
     30  0000 ????						;			   (standardised macro for vertical synch code)
     31  0000 ????						; 1.01  22/MAR/2003	 - SLEEP macro added. 
     32  0000 ????						;			 - NO_ILLEGAL_OPCODES switch implemented
     33  0000 ????						; 1.0	22/MAR/2003		Initial release
     34  0000 ????
     35  0000 ????						; Note: These macros use illegal opcodes.  To disable illegal opcode usage, 
     36  0000 ????						;   define the symbol NO_ILLEGAL_OPCODES (-DNO_ILLEGAL_OPCODES=1 on command-line).
     37  0000 ????						;   If you do not allow illegal opcode usage, you must include this file 
     38  0000 ????						;   *after* including VCS.H (as the non-illegal opcodes access hardware
     39  0000 ????						;   registers and require them to be defined first).
     40  0000 ????
     41  0000 ????						; Available macros...
     42  0000 ????						;   SLEEP n		 - sleep for n cycles
     43  0000 ????						;   VERTICAL_SYNC	 - correct 3 scanline vertical synch code
     44  0000 ????						;   CLEAN_START	 - set machine to known state on startup
     45  0000 ????						;   SET_POINTER	 - load a 16-bit absolute to a 16-bit variable
     46  0000 ????
     47  0000 ????						;-------------------------------------------------------------------------------
     48  0000 ????						; SLEEP duration
     49  0000 ????						; Original author: Thomas Jentzsch
     50  0000 ????						; Inserts code which takes the specified number of cycles to execute.	This is
     51  0000 ????						; useful for code where precise timing is required.
     52  0000 ????						; ILLEGAL-OPCODE VERSION DOES NOT AFFECT FLAGS OR REGISTERS.
     53  0000 ????						; LEGAL OPCODE VERSION MAY AFFECT FLAGS
     54  0000 ????						; Uses illegal opcode (DASM 2.20.01 onwards).
     55  0000 ????
     56  0000 ????				      MAC	sleep
     57  0000 ????			   .CYCLES    SET	{1}
     58  0000 ????
     59  0000 ????				      IF	.CYCLES < 2
     60  0000 ????				      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
     61  0000 ????				      ERR
     62  0000 ????				      ENDIF
     63  0000 ????
     64  0000 ????				      IF	.CYCLES & 1
     65  0000 ????				      IFNCONST	NO_ILLEGAL_OPCODES
     66  0000 ????				      nop	0
     67  0000 ????				      ELSE
     68  0000 ????				      bit	VSYNC
     69  0000 ????				      ENDIF
     70  0000 ????			   .CYCLES    SET	.CYCLES - 3
     71  0000 ????				      ENDIF
     72  0000 ????
     73  0000 ????				      REPEAT	.CYCLES / 2
     74  0000 ????				      nop
     75  0000 ????				      REPEND
     76  0000 ????				      ENDM		;usage: SLEEP n (n>1)
     77  0000 ????
     78  0000 ????						;-------------------------------------------------------------------------------
     79  0000 ????						; VERTICAL_SYNC
     80  0000 ????						; revised version by Edwin Blink -- saves bytes!
     81  0000 ????						; Inserts the code required for a proper 3 scanline vertical sync sequence
     82  0000 ????						; Note: Alters the accumulator
     83  0000 ????
     84  0000 ????						; OUT: A = 0
     85  0000 ????
     86  0000 ????				      MAC	vertical_sync
     87  0000 ????				      lda	#%1110	; each '1' bits generate a VSYNC ON line (bits 1..3)
     88  0000 ????			   .VSLP1     sta	WSYNC	; 1st '0' bit resets Vsync, 2nd '0' bit exit loop
     89  0000 ????				      sta	VSYNC
     90  0000 ????				      lsr
     91  0000 ????				      bne	.VSLP1	; branch until VYSNC has been reset
     92  0000 ????				      ENDM
     93  0000 ????
     94  0000 ????						;-------------------------------------------------------------------------------
     95  0000 ????						; CLEAN_START
     96  0000 ????						; Original author: Andrew Davie
     97  0000 ????						; Standardised start-up code, clears stack, all TIA registers and RAM to 0
     98  0000 ????						; Sets stack pointer to $FF, and all registers to 0
     99  0000 ????						; Sets decimal mode off, sets interrupt flag (kind of un-necessary)
    100  0000 ????						; Use as very first section of code on boot (ie: at reset)
    101  0000 ????						; Code written to minimise total ROM usage - uses weird 6502 knowledge :)
    102  0000 ????
    103  0000 ????				      MAC	clean_start
    104  0000 ????				      sei
    105  0000 ????				      cld
    106  0000 ????
    107  0000 ????				      ldx	#0
    108  0000 ????				      txa
    109  0000 ????				      tay
    110  0000 ????			   .CLEAR_STACK dex
    111  0000 ????				      txs
    112  0000 ????				      pha
    113  0000 ????				      bne	.CLEAR_STACK	; SP=$FF, X = A = Y = 0
    114  0000 ????
    115  0000 ????				      ENDM
    116  0000 ????
    117  0000 ????						;-------------------------------------------------------
    118  0000 ????						; SET_POINTER
    119  0000 ????						; Original author: Manuel Rotschkar
    120  0000 ????						;
    121  0000 ????						; Sets a 2 byte RAM pointer to an absolute address.
    122  0000 ????						;
    123  0000 ????						; Usage: SET_POINTER pointer, address
    124  0000 ????						; Example: SET_POINTER SpritePTR, SpriteData
    125  0000 ????						;
    126  0000 ????						; Note: Alters the accumulator, NZ flags
    127  0000 ????						; IN 1: 2 byte RAM location reserved for pointer
    128  0000 ????						; IN 2: absolute address
    129  0000 ????
    130  0000 ????				      MAC	set_pointer
    131  0000 ????			   .POINTER   SET	{1}
    132  0000 ????			   .ADDRESS   SET	{2}
    133  0000 ????
    134  0000 ????				      LDA	#<.ADDRESS	; Get Lowbyte of Address
    135  0000 ????				      STA	.POINTER	; Store in pointer
    136  0000 ????				      LDA	#>.ADDRESS	; Get Hibyte of Address
    137  0000 ????				      STA	.POINTER+1	; Store in pointer+1
    138  0000 ????
    139  0000 ????				      ENDM
    140  0000 ????
    141  0000 ????						;-------------------------------------------------------
    142  0000 ????						; BOUNDARY byte#
    143  0000 ????						; Original author: Denis Debro (borrowed from Bob Smith / Thomas)
    144  0000 ????						;
    145  0000 ????						; Push data to a certain position inside a page and keep count of how
    146  0000 ????						; many free bytes the programmer will have.
    147  0000 ????						;
    148  0000 ????						; eg: BOUNDARY 5    ; position at byte #5 in page
    149  0000 ????
    150  0000 ????			   .FREE_BYTES SET	0
    151  0000 ????				      MAC	boundary
    152  0000 ????				      REPEAT	256
    153  0000 ????				      IF	<. % {1} = 0
    154  0000 ????				      MEXIT
    155  0000 ????				      ELSE
    156  0000 ????			   .FREE_BYTES SET	.FREE_BYTES + 1
    157  0000 ????				      .byte	$00
    158  0000 ????				      ENDIF
    159  0000 ????				      REPEND
    160  0000 ????				      ENDM
    161  0000 ????
    162  0000 ????						;-------------------------------------------------------
    163  0000 ????						; SKIP_SCANLINES #lines
    164  0000 ????						;
    165  0000 ????						; Skip a given # of scanlines.
    166  0000 ????						; Sets the X register to zero.
    167  0000 ????
    168  0000 ????				      MAC	skip_scanlines
    169  0000 ????			   .LINES     SET	{1}
    170  0000 ????				      ldx	#.LINES
    171  0000 ????			   .vblank    sta	WSYNC
    172  0000 ????				      dex
    173  0000 ????				      bne	.vblank
    174  0000 ????				      ENDM
    175  0000 ????
    176  0000 ????						; EOF
------- FILE doorroom.asm
------- FILE doorroomcode.asm LEVEL 2 PASS 1
      0  0000 ????				      include	"doorroomcode.asm"
      1  0000 ????
      2  0000 ????				      MAC	door_room
      3  0000 ????						; Skip 5 scanlines with no PF set
      4  0000 ????				      ldx	#0
      5  0000 ????				      stx	PF0
      6  0000 ????				      stx	PF1
      7  0000 ????				      stx	PF2
      8  0000 ????				      REPEAT	5
      9  0000 ????				      sta	WSYNC
     10  0000 ????				      REPEND
     11  0000 ????
     12  0000 ????
     13  0000 ????						; Set the PF0 to...
     14  0000 ????				      ldx	#%00010000
     15  0000 ????				      stx	PF0
     16  0000 ????				      ldx	#%00000000
     17  0000 ????				      stx	PF1
     18  0000 ????				      stx	PF2
     19  0000 ????				      REPEAT	7
     20  0000 ????				      sta	WSYNC	; repeat PF config for 7 scanlines
     21  0000 ????				      REPEND
     22  0000 ????
     23  0000 ????
     24  0000 ????				      ldx	#%00100000
     25  0000 ????				      stx	PF0
     26  0000 ????				      ldx	#%00000000
     27  0000 ????				      stx	PF1
     28  0000 ????				      stx	PF2
     29  0000 ????				      REPEAT	7
     30  0000 ????				      sta	WSYNC
     31  0000 ????				      REPEND
     32  0000 ????
     33  0000 ????
     34  0000 ????				      ldx	#%01000000
     35  0000 ????				      stx	PF0
     36  0000 ????				      ldx	#%00000000
     37  0000 ????				      stx	PF1
     38  0000 ????				      stx	PF2
     39  0000 ????				      REPEAT	7
     40  0000 ????				      sta	WSYNC
     41  0000 ????				      REPEND
     42  0000 ????
     43  0000 ????				      ldx	#%10000000
     44  0000 ????				      stx	PF0
     45  0000 ????				      ldx	#%00000000
     46  0000 ????				      stx	PF1
     47  0000 ????				      stx	PF2
     48  0000 ????				      REPEAT	7
     49  0000 ????				      sta	WSYNC
     50  0000 ????				      REPEND
     51  0000 ????
     52  0000 ????				      ldx	#%00000000
     53  0000 ????				      stx	PF0
     54  0000 ????				      ldx	#%10000000
     55  0000 ????				      stx	PF1
     56  0000 ????				      ldx	#%00000000
     57  0000 ????				      stx	PF2
     58  0000 ????				      REPEAT	7
     59  0000 ????				      sta	WSYNC
     60  0000 ????				      REPEND
     61  0000 ????
     62  0000 ????				      ldx	#%00000000
     63  0000 ????				      stx	PF0
     64  0000 ????				      ldx	#%01000000
     65  0000 ????				      stx	PF1
     66  0000 ????				      ldx	#%00000000
     67  0000 ????				      stx	PF2
     68  0000 ????				      REPEAT	7
     69  0000 ????				      sta	WSYNC
     70  0000 ????				      REPEND
     71  0000 ????
     72  0000 ????				      ldx	#%00000000
     73  0000 ????				      stx	PF0
     74  0000 ????				      ldx	#%00100000
     75  0000 ????				      stx	PF1
     76  0000 ????				      ldx	#%00000000
     77  0000 ????				      stx	PF2
     78  0000 ????				      REPEAT	7
     79  0000 ????				      sta	WSYNC	;
     80  0000 ????				      REPEND
     81  0000 ????
     82  0000 ????						; Set the next 164 lines only with PF0 third bit enabled
     83  0000 ????				      ldx	#%00000000
     84  0000 ????				      stx	PF0
     85  0000 ????				      ldx	#%00011111
     86  0000 ????				      stx	PF1
     87  0000 ????				      ldx	#%11111111
     88  0000 ????				      stx	PF2
     89  0000 ????				      REPEAT	7
     90  0000 ????				      sta	WSYNC	; repeat PF config for 7 scanlines
     91  0000 ????				      REPEND
     92  0000 ????
     93  0000 ????
     94  0000 ????				      ldx	#%00000000
     95  0000 ????				      stx	PF0
     96  0000 ????				      ldx	#%00010000
     97  0000 ????				      stx	PF1
     98  0000 ????				      ldx	#%00000000
     99  0000 ????				      stx	PF2
    100  0000 ????				      REPEAT	21
    101  0000 ????				      sta	WSYNC	; repeat PF config for 7 scanlines
    102  0000 ????				      REPEND
    103  0000 ????
    104  0000 ????						;82
    105  0000 ????
    106  0000 ????				      ldx	#%00000000
    107  0000 ????				      stx	PF0
    108  0000 ????				      ldx	#%00010000
    109  0000 ????				      stx	PF1
    110  0000 ????				      ldx	#%11110000
    111  0000 ????				      stx	PF2
    112  0000 ????				      REPEAT	7
    113  0000 ????				      sta	WSYNC	; repeat PF config for 7 scanlines
    114  0000 ????				      REPEND
    115  0000 ????
    116  0000 ????
    117  0000 ????				      ldx	#%00000000
    118  0000 ????				      stx	PF0
    119  0000 ????				      ldx	#%00010000
    120  0000 ????				      stx	PF1
    121  0000 ????				      ldx	#%00010000
    122  0000 ????				      stx	PF2
    123  0000 ????				      REPEAT	35
    124  0000 ????				      sta	WSYNC	; repeat PF config for 7 scanlines
    125  0000 ????				      REPEND
    126  0000 ????
    127  0000 ????				      ldx	#%00000000
    128  0000 ????				      stx	PF0
    129  0000 ????				      ldx	#%00010000
    130  0000 ????				      stx	PF1
    131  0000 ????				      ldx	#%00010000
    132  0000 ????				      stx	PF2
    133  0000 ????				      REPEAT	7
    134  0000 ????				      sta	WSYNC	; repeat PF config for 7 scanlines
    135  0000 ????				      REPEND
    136  0000 ????
    137  0000 ????						;152
    138  0000 ????
    139  0000 ????						;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;    
    140  0000 ????				      ldx	#%00000000
    141  0000 ????				      stx	PF0
    142  0000 ????				      ldx	#%00011111
    143  0000 ????				      stx	PF1
    144  0000 ????				      ldx	#%11111111
    145  0000 ????				      stx	PF2
    146  0000 ????				      REPEAT	7
    147  0000 ????				      sta	WSYNC	; repeat PF config for 7 scanlines
    148  0000 ????				      REPEND
    149  0000 ????
    150  0000 ????						;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	
    151  0000 ????				      ldx	#%00000000
    152  0000 ????				      stx	PF0
    153  0000 ????				      ldx	#%00100000
    154  0000 ????				      stx	PF1
    155  0000 ????				      ldx	#%00000000
    156  0000 ????				      stx	PF2
    157  0000 ????				      REPEAT	7
    158  0000 ????				      sta	WSYNC	; repeat PF config for 7 scanlines
    159  0000 ????				      REPEND
    160  0000 ????
    161  0000 ????
    162  0000 ????				      ldx	#%01000000
    163  0000 ????				      stx	PF1
    164  0000 ????				      ldx	#%00000000
    165  0000 ????				      stx	PF2
    166  0000 ????				      REPEAT	7
    167  0000 ????				      sta	WSYNC	; repeat PF config for 7 scanlines
    168  0000 ????				      REPEND
    169  0000 ????
    170  0000 ????
    171  0000 ????				      ldx	#%10000000
    172  0000 ????				      stx	PF1
    173  0000 ????				      ldx	#%00000000
    174  0000 ????				      stx	PF2
    175  0000 ????				      REPEAT	7
    176  0000 ????				      sta	WSYNC	; repeat PF config for 7 scanlines
    177  0000 ????				      REPEND
    178  0000 ????
    179  0000 ????				      ldx	#%10000000
    180  0000 ????				      stx	PF0
    181  0000 ????				      ldx	#%00000000
    182  0000 ????				      stx	PF1
    183  0000 ????				      stx	PF2
    184  0000 ????				      REPEAT	7
    185  0000 ????				      sta	WSYNC	; repeat PF config for 7 scanlines
    186  0000 ????				      REPEND
    187  0000 ????
    188  0000 ????				      ldx	#%01000000
    189  0000 ????				      stx	PF0
    190  0000 ????				      ldx	#%00000000
    191  0000 ????				      stx	PF1
    192  0000 ????				      stx	PF2
    193  0000 ????				      REPEAT	7
    194  0000 ????				      sta	WSYNC	; repeat PF config for 7 scanlines
    195  0000 ????				      REPEND
    196  0000 ????
    197  0000 ????				      ldx	#%00100000
    198  0000 ????				      stx	PF0
    199  0000 ????				      ldx	#%00000000
    200  0000 ????				      stx	PF1
    201  0000 ????				      stx	PF2
    202  0000 ????				      REPEAT	7
    203  0000 ????				      sta	WSYNC	; repeat PF config for 7 scanlines
    204  0000 ????				      REPEND
    205  0000 ????
    206  0000 ????				      ldx	#%00010000
    207  0000 ????				      stx	PF0
    208  0000 ????				      ldx	#%00000000
    209  0000 ????				      stx	PF1
    210  0000 ????				      stx	PF2
    211  0000 ????				      REPEAT	7
    212  0000 ????				      sta	WSYNC	; repeat PF config for 7 scanlines
    213  0000 ????				      REPEND
    214  0000 ????
    215  0000 ????						;187
    216  0000 ????
    217  0000 ????						;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    218  0000 ????						;; Output 30 more VBLANK overscan lines to complete our frame
    219  0000 ????						;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    220  0000 ????				      lda	#2
    221  0000 ????				      sta	VBLANK	; enable VBLANK back again
    222  0000 ????				      REPEAT	30
    223  0000 ????				      sta	WSYNC	; output the 30 recommended overscan lines
    224  0000 ????				      REPEND
    225  0000 ????
    226  0000 ????				      ENDM
------- FILE doorroom.asm
------- FILE emptyroomcode.asm LEVEL 2 PASS 1
      0  0000 ????				      include	"emptyroomcode.asm"
      1  0000 ????				      MAC	empty_room
      2  0000 ????
      3  0000 ????						; Skip 3 scanlines with no PF set
      4  0000 ????				      ldx	#0
      5  0000 ????				      stx	PF0
      6  0000 ????				      stx	PF1
      7  0000 ????				      stx	PF2
      8  0000 ????				      REPEAT	3
      9  0000 ????				      sta	WSYNC
     10  0000 ????				      REPEND
     11  0000 ????
     12  0000 ????						; Set the PF0 to 1110 (LSB first) and PF1-PF2 as 1111 1111
     13  0000 ????				      ldx	#%00010000
     14  0000 ????				      stx	PF0
     15  0000 ????				      ldx	#%00000000
     16  0000 ????				      stx	PF1
     17  0000 ????				      stx	PF2
     18  0000 ????				      REPEAT	7
     19  0000 ????				      sta	WSYNC	; repeat PF config for 7 scanlines
     20  0000 ????				      REPEND
     21  0000 ????
     22  0000 ????
     23  0000 ????				      ldx	#%00100000
     24  0000 ????				      stx	PF0
     25  0000 ????				      ldx	#%00000000
     26  0000 ????				      stx	PF1
     27  0000 ????				      stx	PF2
     28  0000 ????				      REPEAT	7
     29  0000 ????				      sta	WSYNC	; repeat PF config for 7 scanlines
     30  0000 ????				      REPEND
     31  0000 ????
     32  0000 ????						; Set the PF0 to 1110 (LSB first) and PF1-PF2 as 1111 1111
     33  0000 ????				      ldx	#%01000000
     34  0000 ????				      stx	PF0
     35  0000 ????				      ldx	#%00000000
     36  0000 ????				      stx	PF1
     37  0000 ????				      stx	PF2
     38  0000 ????				      REPEAT	7
     39  0000 ????				      sta	WSYNC	; repeat PF config for 7 scanlines
     40  0000 ????				      REPEND
     41  0000 ????
     42  0000 ????				      ldx	#%10000000
     43  0000 ????				      stx	PF0
     44  0000 ????				      ldx	#%00000000
     45  0000 ????				      stx	PF1
     46  0000 ????				      stx	PF2
     47  0000 ????				      REPEAT	7
     48  0000 ????				      sta	WSYNC	; repeat PF config for 7 scanlines
     49  0000 ????				      REPEND
     50  0000 ????
     51  0000 ????				      ldx	#%00000000
     52  0000 ????				      stx	PF0
     53  0000 ????				      ldx	#%10000000
     54  0000 ????				      stx	PF1
     55  0000 ????				      ldx	#%00000000
     56  0000 ????				      stx	PF2
     57  0000 ????				      REPEAT	7
     58  0000 ????				      sta	WSYNC	; repeat PF config for 7 scanlines
     59  0000 ????				      REPEND
     60  0000 ????
     61  0000 ????				      ldx	#%00000000
     62  0000 ????				      stx	PF0
     63  0000 ????				      ldx	#%01000000
     64  0000 ????				      stx	PF1
     65  0000 ????				      ldx	#%00000000
     66  0000 ????				      stx	PF2
     67  0000 ????				      REPEAT	7
     68  0000 ????				      sta	WSYNC	; repeat PF config for 7 scanlines
     69  0000 ????				      REPEND
     70  0000 ????
     71  0000 ????				      ldx	#%00000000
     72  0000 ????				      stx	PF0
     73  0000 ????				      ldx	#%00100000
     74  0000 ????				      stx	PF1
     75  0000 ????				      ldx	#%00000000
     76  0000 ????				      stx	PF2
     77  0000 ????				      REPEAT	7
     78  0000 ????				      sta	WSYNC	; repeat PF config for 7 scanlines
     79  0000 ????				      REPEND
     80  0000 ????
     81  0000 ????						; Set the next 164 lines only with PF0 third bit enabled
     82  0000 ????				      ldx	#%00000000
     83  0000 ????				      stx	PF0
     84  0000 ????				      ldx	#%00011111
     85  0000 ????				      stx	PF1
     86  0000 ????				      ldx	#%11111111
     87  0000 ????				      stx	PF2
     88  0000 ????				      REPEAT	7
     89  0000 ????				      sta	WSYNC	; repeat PF config for 7 scanlines
     90  0000 ????				      REPEND
     91  0000 ????						;56
     92  0000 ????				      ldx	#%00000000
     93  0000 ????				      stx	PF0
     94  0000 ????				      ldx	#%00010000
     95  0000 ????				      stx	PF1
     96  0000 ????				      ldx	#%00000000
     97  0000 ????				      stx	PF2
     98  0000 ????				      REPEAT	77
     99  0000 ????				      sta	WSYNC	; repeat PF config for 7 scanlines
    100  0000 ????				      REPEND
    101  0000 ????						;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;    
    102  0000 ????				      ldx	#%00000000
    103  0000 ????				      stx	PF0
    104  0000 ????				      ldx	#%00011111
    105  0000 ????				      stx	PF1
    106  0000 ????				      ldx	#%11111111
    107  0000 ????				      stx	PF2
    108  0000 ????				      REPEAT	7
    109  0000 ????				      sta	WSYNC	; repeat PF config for 7 scanlines
    110  0000 ????				      REPEND
    111  0000 ????
    112  0000 ????						;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	
    113  0000 ????				      ldx	#%00000000
    114  0000 ????				      stx	PF0
    115  0000 ????				      ldx	#%00100000
    116  0000 ????				      stx	PF1
    117  0000 ????				      ldx	#%00000000
    118  0000 ????				      stx	PF2
    119  0000 ????				      REPEAT	7
    120  0000 ????				      sta	WSYNC	; repeat PF config for 7 scanlines
    121  0000 ????				      REPEND
    122  0000 ????
    123  0000 ????
    124  0000 ????				      ldx	#%01000000
    125  0000 ????				      stx	PF1
    126  0000 ????				      ldx	#%00000000
    127  0000 ????				      stx	PF2
    128  0000 ????				      REPEAT	7
    129  0000 ????				      sta	WSYNC	; repeat PF config for 7 scanlines
    130  0000 ????				      REPEND
    131  0000 ????
    132  0000 ????
    133  0000 ????				      ldx	#%10000000
    134  0000 ????				      stx	PF1
    135  0000 ????				      ldx	#%00000000
    136  0000 ????				      stx	PF2
    137  0000 ????				      REPEAT	7
    138  0000 ????				      sta	WSYNC	; repeat PF config for 7 scanlines
    139  0000 ????				      REPEND
    140  0000 ????
    141  0000 ????				      ldx	#%10000000
    142  0000 ????				      stx	PF0
    143  0000 ????				      ldx	#%00000000
    144  0000 ????				      stx	PF1
    145  0000 ????				      stx	PF2
    146  0000 ????				      REPEAT	7
    147  0000 ????				      sta	WSYNC	; repeat PF config for 7 scanlines
    148  0000 ????				      REPEND
    149  0000 ????
    150  0000 ????				      ldx	#%01000000
    151  0000 ????				      stx	PF0
    152  0000 ????				      ldx	#%00000000
    153  0000 ????				      stx	PF1
    154  0000 ????				      stx	PF2
    155  0000 ????				      REPEAT	7
    156  0000 ????				      sta	WSYNC	; repeat PF config for 7 scanlines
    157  0000 ????				      REPEND
    158  0000 ????
    159  0000 ????				      ldx	#%00100000
    160  0000 ????				      stx	PF0
    161  0000 ????				      ldx	#%00000000
    162  0000 ????				      stx	PF1
    163  0000 ????				      stx	PF2
    164  0000 ????				      REPEAT	7
    165  0000 ????				      sta	WSYNC	; repeat PF config for 7 scanlines
    166  0000 ????				      REPEND
    167  0000 ????
    168  0000 ????				      ldx	#%00010000
    169  0000 ????				      stx	PF0
    170  0000 ????				      ldx	#%00000000
    171  0000 ????				      stx	PF1
    172  0000 ????				      stx	PF2
    173  0000 ????				      REPEAT	7
    174  0000 ????				      sta	WSYNC	; repeat PF config for 7 scanlines
    175  0000 ????				      REPEND
    176  0000 ????
    177  0000 ????
    178  0000 ????						;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    179  0000 ????						;; Output 30 more VBLANK overscan lines to complete our frame
    180  0000 ????						;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    181  0000 ????				      lda	#2
    182  0000 ????				      sta	VBLANK	; enable VBLANK back again
    183  0000 ????				      REPEAT	30
    184  0000 ????				      sta	WSYNC	; output the 30 recommended overscan lines
    185  0000 ????				      REPEND
    186  0000 ????
    187  0000 ????				      ENDM
------- FILE doorroom.asm
     10  0000 ????
     11  0000 ????						;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     12  0000 ????						;; Start our ROM code
     13  0000 ????						;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     14  0000 ????				      seg
     15  f000					      org	$f000
     16  f000
     17  f000				   Reset
      0  f000					      CLEAN_START
      1  f000		       78		      sei
      2  f001		       d8		      cld
      3  f002
      4  f002		       a2 00		      ldx	#0
      5  f004		       8a		      txa
      6  f005		       a8		      tay
      7  f006		       ca	   .CLEAR_STACK dex
      8  f007		       9a		      txs
      9  f008		       48		      pha
     10  f009		       d0 fb		      bne	.CLEAR_STACK
     11  f00b
     19  f00b
     20  f00b		       a2 ce		      ldx	#$CE	; blue background color
     21  f00d		       86 09		      stx	COLUBK
     22  f00f
     23  f00f		       a9 04		      lda	#$4	; yellow playfield color
     24  f011		       85 08		      sta	COLUPF
     25  f013
     26  f013							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     27  f013							;; Start a new frame by configuring VBLANK and VSYNC
     28  f013							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     29  f013				   StartFrame
     30  f013		       a9 02		      lda	#02
     31  f015		       85 01		      sta	VBLANK	; turn VBLANK on
     32  f017		       85 00		      sta	VSYNC	; turn VSYNC on
     33  f019
     34  f019							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     35  f019							;; Generate the three lines of VSYNC
     36  f019							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     37  f019					      REPEAT	3
     38  f019		       85 02		      sta	WSYNC	; three VSYNC scanlines
     37  f019					      REPEND
     38  f01b		       85 02		      sta	WSYNC	; three VSYNC scanlines
     37  f01b					      REPEND
     38  f01d		       85 02		      sta	WSYNC	; three VSYNC scanlines
     39  f01f					      REPEND
     40  f01f
     41  f01f		       a9 00		      lda	#0
     42  f021		       85 00		      sta	VSYNC	; turn VSYNC off
     43  f023
     44  f023							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     45  f023							;; Let the TIA output the 37 recommended lines of VBLANK
     46  f023							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     47  f023					      REPEAT	37
     48  f023		       85 02		      sta	WSYNC
     47  f023					      REPEND
     48  f025		       85 02		      sta	WSYNC
     47  f025					      REPEND
     48  f027		       85 02		      sta	WSYNC
     47  f027					      REPEND
     48  f029		       85 02		      sta	WSYNC
     47  f029					      REPEND
     48  f02b		       85 02		      sta	WSYNC
     47  f02b					      REPEND
     48  f02d		       85 02		      sta	WSYNC
     47  f02d					      REPEND
     48  f02f		       85 02		      sta	WSYNC
     47  f02f					      REPEND
     48  f031		       85 02		      sta	WSYNC
     47  f031					      REPEND
     48  f033		       85 02		      sta	WSYNC
     47  f033					      REPEND
     48  f035		       85 02		      sta	WSYNC
     47  f035					      REPEND
     48  f037		       85 02		      sta	WSYNC
     47  f037					      REPEND
     48  f039		       85 02		      sta	WSYNC
     47  f039					      REPEND
     48  f03b		       85 02		      sta	WSYNC
     47  f03b					      REPEND
     48  f03d		       85 02		      sta	WSYNC
     47  f03d					      REPEND
     48  f03f		       85 02		      sta	WSYNC
     47  f03f					      REPEND
     48  f041		       85 02		      sta	WSYNC
     47  f041					      REPEND
     48  f043		       85 02		      sta	WSYNC
     47  f043					      REPEND
     48  f045		       85 02		      sta	WSYNC
     47  f045					      REPEND
     48  f047		       85 02		      sta	WSYNC
     47  f047					      REPEND
     48  f049		       85 02		      sta	WSYNC
     47  f049					      REPEND
     48  f04b		       85 02		      sta	WSYNC
     47  f04b					      REPEND
     48  f04d		       85 02		      sta	WSYNC
     47  f04d					      REPEND
     48  f04f		       85 02		      sta	WSYNC
     47  f04f					      REPEND
     48  f051		       85 02		      sta	WSYNC
     47  f051					      REPEND
     48  f053		       85 02		      sta	WSYNC
     47  f053					      REPEND
     48  f055		       85 02		      sta	WSYNC
     47  f055					      REPEND
     48  f057		       85 02		      sta	WSYNC
     47  f057					      REPEND
     48  f059		       85 02		      sta	WSYNC
     47  f059					      REPEND
     48  f05b		       85 02		      sta	WSYNC
     47  f05b					      REPEND
     48  f05d		       85 02		      sta	WSYNC
     47  f05d					      REPEND
     48  f05f		       85 02		      sta	WSYNC
     47  f05f					      REPEND
     48  f061		       85 02		      sta	WSYNC
     47  f061					      REPEND
     48  f063		       85 02		      sta	WSYNC
     47  f063					      REPEND
     48  f065		       85 02		      sta	WSYNC
     47  f065					      REPEND
     48  f067		       85 02		      sta	WSYNC
     47  f067					      REPEND
     48  f069		       85 02		      sta	WSYNC
     47  f069					      REPEND
     48  f06b		       85 02		      sta	WSYNC
     49  f06d					      REPEND
     50  f06d
     51  f06d		       a9 00		      lda	#0
     52  f06f		       85 01		      sta	VBLANK	; turn VBLANK off
     53  f071
     54  f071							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     55  f071							;; Set the CTRLPF register to allow playfield reflect
     56  f071							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     57  f071		       a2 01		      ldx	#%00000001	; CTRLPF register (D0 is the reflect flag)
     58  f073		       86 0a		      stx	CTRLPF
     59  f075
     60  f075							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     61  f075							;; Draw the 192 visible scanlines
     62  f075							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
      0  f075					      DOOR_ROOM
      1  f075
      2  f075		       a2 00		      ldx	#0
      3  f077		       86 0d		      stx	PF0
      4  f079		       86 0e		      stx	PF1
      5  f07b		       86 0f		      stx	PF2
      6  f07d					      REPEAT	5
      7  f07d		       85 02		      sta	WSYNC
      6  f07d					      REPEND
      7  f07f		       85 02		      sta	WSYNC
      6  f07f					      REPEND
      7  f081		       85 02		      sta	WSYNC
      6  f081					      REPEND
      7  f083		       85 02		      sta	WSYNC
      6  f083					      REPEND
      7  f085		       85 02		      sta	WSYNC
      8  f087					      REPEND
      9  f087
     10  f087
     11  f087
     12  f087		       a2 10		      ldx	#%00010000
     13  f089		       86 0d		      stx	PF0
     14  f08b		       a2 00		      ldx	#%00000000
     15  f08d		       86 0e		      stx	PF1
     16  f08f		       86 0f		      stx	PF2
     17  f091					      REPEAT	7
     18  f091		       85 02		      sta	WSYNC
     17  f091					      REPEND
     18  f093		       85 02		      sta	WSYNC
     17  f093					      REPEND
     18  f095		       85 02		      sta	WSYNC
     17  f095					      REPEND
     18  f097		       85 02		      sta	WSYNC
     17  f097					      REPEND
     18  f099		       85 02		      sta	WSYNC
     17  f099					      REPEND
     18  f09b		       85 02		      sta	WSYNC
     17  f09b					      REPEND
     18  f09d		       85 02		      sta	WSYNC
     19  f09f					      REPEND
     20  f09f
     21  f09f
     22  f09f		       a2 20		      ldx	#%00100000
     23  f0a1		       86 0d		      stx	PF0
     24  f0a3		       a2 00		      ldx	#%00000000
     25  f0a5		       86 0e		      stx	PF1
     26  f0a7		       86 0f		      stx	PF2
     27  f0a9					      REPEAT	7
     28  f0a9		       85 02		      sta	WSYNC
     27  f0a9					      REPEND
     28  f0ab		       85 02		      sta	WSYNC
     27  f0ab					      REPEND
     28  f0ad		       85 02		      sta	WSYNC
     27  f0ad					      REPEND
     28  f0af		       85 02		      sta	WSYNC
     27  f0af					      REPEND
     28  f0b1		       85 02		      sta	WSYNC
     27  f0b1					      REPEND
     28  f0b3		       85 02		      sta	WSYNC
     27  f0b3					      REPEND
     28  f0b5		       85 02		      sta	WSYNC
     29  f0b7					      REPEND
     30  f0b7
     31  f0b7
     32  f0b7		       a2 40		      ldx	#%01000000
     33  f0b9		       86 0d		      stx	PF0
     34  f0bb		       a2 00		      ldx	#%00000000
     35  f0bd		       86 0e		      stx	PF1
     36  f0bf		       86 0f		      stx	PF2
     37  f0c1					      REPEAT	7
     38  f0c1		       85 02		      sta	WSYNC
     37  f0c1					      REPEND
     38  f0c3		       85 02		      sta	WSYNC
     37  f0c3					      REPEND
     38  f0c5		       85 02		      sta	WSYNC
     37  f0c5					      REPEND
     38  f0c7		       85 02		      sta	WSYNC
     37  f0c7					      REPEND
     38  f0c9		       85 02		      sta	WSYNC
     37  f0c9					      REPEND
     38  f0cb		       85 02		      sta	WSYNC
     37  f0cb					      REPEND
     38  f0cd		       85 02		      sta	WSYNC
     39  f0cf					      REPEND
     40  f0cf
     41  f0cf		       a2 80		      ldx	#%10000000
     42  f0d1		       86 0d		      stx	PF0
     43  f0d3		       a2 00		      ldx	#%00000000
     44  f0d5		       86 0e		      stx	PF1
     45  f0d7		       86 0f		      stx	PF2
     46  f0d9					      REPEAT	7
     47  f0d9		       85 02		      sta	WSYNC
     46  f0d9					      REPEND
     47  f0db		       85 02		      sta	WSYNC
     46  f0db					      REPEND
     47  f0dd		       85 02		      sta	WSYNC
     46  f0dd					      REPEND
     47  f0df		       85 02		      sta	WSYNC
     46  f0df					      REPEND
     47  f0e1		       85 02		      sta	WSYNC
     46  f0e1					      REPEND
     47  f0e3		       85 02		      sta	WSYNC
     46  f0e3					      REPEND
     47  f0e5		       85 02		      sta	WSYNC
     48  f0e7					      REPEND
     49  f0e7
     50  f0e7		       a2 00		      ldx	#%00000000
     51  f0e9		       86 0d		      stx	PF0
     52  f0eb		       a2 80		      ldx	#%10000000
     53  f0ed		       86 0e		      stx	PF1
     54  f0ef		       a2 00		      ldx	#%00000000
     55  f0f1		       86 0f		      stx	PF2
     56  f0f3					      REPEAT	7
     57  f0f3		       85 02		      sta	WSYNC
     56  f0f3					      REPEND
     57  f0f5		       85 02		      sta	WSYNC
     56  f0f5					      REPEND
     57  f0f7		       85 02		      sta	WSYNC
     56  f0f7					      REPEND
     57  f0f9		       85 02		      sta	WSYNC
     56  f0f9					      REPEND
     57  f0fb		       85 02		      sta	WSYNC
     56  f0fb					      REPEND
     57  f0fd		       85 02		      sta	WSYNC
     56  f0fd					      REPEND
     57  f0ff		       85 02		      sta	WSYNC
     58  f101					      REPEND
     59  f101
     60  f101		       a2 00		      ldx	#%00000000
     61  f103		       86 0d		      stx	PF0
     62  f105		       a2 40		      ldx	#%01000000
     63  f107		       86 0e		      stx	PF1
     64  f109		       a2 00		      ldx	#%00000000
     65  f10b		       86 0f		      stx	PF2
     66  f10d					      REPEAT	7
     67  f10d		       85 02		      sta	WSYNC
     66  f10d					      REPEND
     67  f10f		       85 02		      sta	WSYNC
     66  f10f					      REPEND
     67  f111		       85 02		      sta	WSYNC
     66  f111					      REPEND
     67  f113		       85 02		      sta	WSYNC
     66  f113					      REPEND
     67  f115		       85 02		      sta	WSYNC
     66  f115					      REPEND
     67  f117		       85 02		      sta	WSYNC
     66  f117					      REPEND
     67  f119		       85 02		      sta	WSYNC
     68  f11b					      REPEND
     69  f11b
     70  f11b		       a2 00		      ldx	#%00000000
     71  f11d		       86 0d		      stx	PF0
     72  f11f		       a2 20		      ldx	#%00100000
     73  f121		       86 0e		      stx	PF1
     74  f123		       a2 00		      ldx	#%00000000
     75  f125		       86 0f		      stx	PF2
     76  f127					      REPEAT	7
     77  f127		       85 02		      sta	WSYNC
     76  f127					      REPEND
     77  f129		       85 02		      sta	WSYNC
     76  f129					      REPEND
     77  f12b		       85 02		      sta	WSYNC
     76  f12b					      REPEND
     77  f12d		       85 02		      sta	WSYNC
     76  f12d					      REPEND
     77  f12f		       85 02		      sta	WSYNC
     76  f12f					      REPEND
     77  f131		       85 02		      sta	WSYNC
     76  f131					      REPEND
     77  f133		       85 02		      sta	WSYNC
     78  f135					      REPEND
     79  f135
     80  f135
     81  f135		       a2 00		      ldx	#%00000000
     82  f137		       86 0d		      stx	PF0
     83  f139		       a2 1f		      ldx	#%00011111
     84  f13b		       86 0e		      stx	PF1
     85  f13d		       a2 ff		      ldx	#%11111111
     86  f13f		       86 0f		      stx	PF2
     87  f141					      REPEAT	7
     88  f141		       85 02		      sta	WSYNC
     87  f141					      REPEND
     88  f143		       85 02		      sta	WSYNC
     87  f143					      REPEND
     88  f145		       85 02		      sta	WSYNC
     87  f145					      REPEND
     88  f147		       85 02		      sta	WSYNC
     87  f147					      REPEND
     88  f149		       85 02		      sta	WSYNC
     87  f149					      REPEND
     88  f14b		       85 02		      sta	WSYNC
     87  f14b					      REPEND
     88  f14d		       85 02		      sta	WSYNC
     89  f14f					      REPEND
     90  f14f
     91  f14f
     92  f14f		       a2 00		      ldx	#%00000000
     93  f151		       86 0d		      stx	PF0
     94  f153		       a2 10		      ldx	#%00010000
     95  f155		       86 0e		      stx	PF1
     96  f157		       a2 00		      ldx	#%00000000
     97  f159		       86 0f		      stx	PF2
     98  f15b					      REPEAT	21
     99  f15b		       85 02		      sta	WSYNC
     98  f15b					      REPEND
     99  f15d		       85 02		      sta	WSYNC
     98  f15d					      REPEND
     99  f15f		       85 02		      sta	WSYNC
     98  f15f					      REPEND
     99  f161		       85 02		      sta	WSYNC
     98  f161					      REPEND
     99  f163		       85 02		      sta	WSYNC
     98  f163					      REPEND
     99  f165		       85 02		      sta	WSYNC
     98  f165					      REPEND
     99  f167		       85 02		      sta	WSYNC
     98  f167					      REPEND
     99  f169		       85 02		      sta	WSYNC
     98  f169					      REPEND
     99  f16b		       85 02		      sta	WSYNC
     98  f16b					      REPEND
     99  f16d		       85 02		      sta	WSYNC
     98  f16d					      REPEND
     99  f16f		       85 02		      sta	WSYNC
     98  f16f					      REPEND
     99  f171		       85 02		      sta	WSYNC
     98  f171					      REPEND
     99  f173		       85 02		      sta	WSYNC
     98  f173					      REPEND
     99  f175		       85 02		      sta	WSYNC
     98  f175					      REPEND
     99  f177		       85 02		      sta	WSYNC
     98  f177					      REPEND
     99  f179		       85 02		      sta	WSYNC
     98  f179					      REPEND
     99  f17b		       85 02		      sta	WSYNC
     98  f17b					      REPEND
     99  f17d		       85 02		      sta	WSYNC
     98  f17d					      REPEND
     99  f17f		       85 02		      sta	WSYNC
     98  f17f					      REPEND
     99  f181		       85 02		      sta	WSYNC
     98  f181					      REPEND
     99  f183		       85 02		      sta	WSYNC
    100  f185					      REPEND
    101  f185
    102  f185
    103  f185
    104  f185		       a2 00		      ldx	#%00000000
    105  f187		       86 0d		      stx	PF0
    106  f189		       a2 10		      ldx	#%00010000
    107  f18b		       86 0e		      stx	PF1
    108  f18d		       a2 f0		      ldx	#%11110000
    109  f18f		       86 0f		      stx	PF2
    110  f191					      REPEAT	7
    111  f191		       85 02		      sta	WSYNC
    110  f191					      REPEND
    111  f193		       85 02		      sta	WSYNC
    110  f193					      REPEND
    111  f195		       85 02		      sta	WSYNC
    110  f195					      REPEND
    111  f197		       85 02		      sta	WSYNC
    110  f197					      REPEND
    111  f199		       85 02		      sta	WSYNC
    110  f199					      REPEND
    111  f19b		       85 02		      sta	WSYNC
    110  f19b					      REPEND
    111  f19d		       85 02		      sta	WSYNC
    112  f19f					      REPEND
    113  f19f
    114  f19f
    115  f19f		       a2 00		      ldx	#%00000000
    116  f1a1		       86 0d		      stx	PF0
    117  f1a3		       a2 10		      ldx	#%00010000
    118  f1a5		       86 0e		      stx	PF1
    119  f1a7		       a2 10		      ldx	#%00010000
    120  f1a9		       86 0f		      stx	PF2
    121  f1ab					      REPEAT	35
    122  f1ab		       85 02		      sta	WSYNC
    121  f1ab					      REPEND
    122  f1ad		       85 02		      sta	WSYNC
    121  f1ad					      REPEND
    122  f1af		       85 02		      sta	WSYNC
    121  f1af					      REPEND
    122  f1b1		       85 02		      sta	WSYNC
    121  f1b1					      REPEND
    122  f1b3		       85 02		      sta	WSYNC
    121  f1b3					      REPEND
    122  f1b5		       85 02		      sta	WSYNC
    121  f1b5					      REPEND
    122  f1b7		       85 02		      sta	WSYNC
    121  f1b7					      REPEND
    122  f1b9		       85 02		      sta	WSYNC
    121  f1b9					      REPEND
    122  f1bb		       85 02		      sta	WSYNC
    121  f1bb					      REPEND
    122  f1bd		       85 02		      sta	WSYNC
    121  f1bd					      REPEND
    122  f1bf		       85 02		      sta	WSYNC
    121  f1bf					      REPEND
    122  f1c1		       85 02		      sta	WSYNC
    121  f1c1					      REPEND
    122  f1c3		       85 02		      sta	WSYNC
    121  f1c3					      REPEND
    122  f1c5		       85 02		      sta	WSYNC
    121  f1c5					      REPEND
    122  f1c7		       85 02		      sta	WSYNC
    121  f1c7					      REPEND
    122  f1c9		       85 02		      sta	WSYNC
    121  f1c9					      REPEND
    122  f1cb		       85 02		      sta	WSYNC
    121  f1cb					      REPEND
    122  f1cd		       85 02		      sta	WSYNC
    121  f1cd					      REPEND
    122  f1cf		       85 02		      sta	WSYNC
    121  f1cf					      REPEND
    122  f1d1		       85 02		      sta	WSYNC
    121  f1d1					      REPEND
    122  f1d3		       85 02		      sta	WSYNC
    121  f1d3					      REPEND
    122  f1d5		       85 02		      sta	WSYNC
    121  f1d5					      REPEND
    122  f1d7		       85 02		      sta	WSYNC
    121  f1d7					      REPEND
    122  f1d9		       85 02		      sta	WSYNC
    121  f1d9					      REPEND
    122  f1db		       85 02		      sta	WSYNC
    121  f1db					      REPEND
    122  f1dd		       85 02		      sta	WSYNC
    121  f1dd					      REPEND
    122  f1df		       85 02		      sta	WSYNC
    121  f1df					      REPEND
    122  f1e1		       85 02		      sta	WSYNC
    121  f1e1					      REPEND
    122  f1e3		       85 02		      sta	WSYNC
    121  f1e3					      REPEND
    122  f1e5		       85 02		      sta	WSYNC
    121  f1e5					      REPEND
    122  f1e7		       85 02		      sta	WSYNC
    121  f1e7					      REPEND
    122  f1e9		       85 02		      sta	WSYNC
    121  f1e9					      REPEND
    122  f1eb		       85 02		      sta	WSYNC
    121  f1eb					      REPEND
    122  f1ed		       85 02		      sta	WSYNC
    121  f1ed					      REPEND
    122  f1ef		       85 02		      sta	WSYNC
    123  f1f1					      REPEND
    124  f1f1
    125  f1f1		       a2 00		      ldx	#%00000000
    126  f1f3		       86 0d		      stx	PF0
    127  f1f5		       a2 10		      ldx	#%00010000
    128  f1f7		       86 0e		      stx	PF1
    129  f1f9		       a2 10		      ldx	#%00010000
    130  f1fb		       86 0f		      stx	PF2
    131  f1fd					      REPEAT	7
    132  f1fd		       85 02		      sta	WSYNC
    131  f1fd					      REPEND
    132  f1ff		       85 02		      sta	WSYNC
    131  f1ff					      REPEND
    132  f201		       85 02		      sta	WSYNC
    131  f201					      REPEND
    132  f203		       85 02		      sta	WSYNC
    131  f203					      REPEND
    132  f205		       85 02		      sta	WSYNC
    131  f205					      REPEND
    132  f207		       85 02		      sta	WSYNC
    131  f207					      REPEND
    132  f209		       85 02		      sta	WSYNC
    133  f20b					      REPEND
    134  f20b
    135  f20b
    136  f20b
    137  f20b
    138  f20b		       a2 00		      ldx	#%00000000
    139  f20d		       86 0d		      stx	PF0
    140  f20f		       a2 1f		      ldx	#%00011111
    141  f211		       86 0e		      stx	PF1
    142  f213		       a2 ff		      ldx	#%11111111
    143  f215		       86 0f		      stx	PF2
    144  f217					      REPEAT	7
    145  f217		       85 02		      sta	WSYNC
    144  f217					      REPEND
    145  f219		       85 02		      sta	WSYNC
    144  f219					      REPEND
    145  f21b		       85 02		      sta	WSYNC
    144  f21b					      REPEND
    145  f21d		       85 02		      sta	WSYNC
    144  f21d					      REPEND
    145  f21f		       85 02		      sta	WSYNC
    144  f21f					      REPEND
    145  f221		       85 02		      sta	WSYNC
    144  f221					      REPEND
    145  f223		       85 02		      sta	WSYNC
    146  f225					      REPEND
    147  f225
    148  f225
    149  f225		       a2 00		      ldx	#%00000000
    150  f227		       86 0d		      stx	PF0
    151  f229		       a2 20		      ldx	#%00100000
    152  f22b		       86 0e		      stx	PF1
    153  f22d		       a2 00		      ldx	#%00000000
    154  f22f		       86 0f		      stx	PF2
    155  f231					      REPEAT	7
    156  f231		       85 02		      sta	WSYNC
    155  f231					      REPEND
    156  f233		       85 02		      sta	WSYNC
    155  f233					      REPEND
    156  f235		       85 02		      sta	WSYNC
    155  f235					      REPEND
    156  f237		       85 02		      sta	WSYNC
    155  f237					      REPEND
    156  f239		       85 02		      sta	WSYNC
    155  f239					      REPEND
    156  f23b		       85 02		      sta	WSYNC
    155  f23b					      REPEND
    156  f23d		       85 02		      sta	WSYNC
    157  f23f					      REPEND
    158  f23f
    159  f23f
    160  f23f		       a2 40		      ldx	#%01000000
    161  f241		       86 0e		      stx	PF1
    162  f243		       a2 00		      ldx	#%00000000
    163  f245		       86 0f		      stx	PF2
    164  f247					      REPEAT	7
    165  f247		       85 02		      sta	WSYNC
    164  f247					      REPEND
    165  f249		       85 02		      sta	WSYNC
    164  f249					      REPEND
    165  f24b		       85 02		      sta	WSYNC
    164  f24b					      REPEND
    165  f24d		       85 02		      sta	WSYNC
    164  f24d					      REPEND
    165  f24f		       85 02		      sta	WSYNC
    164  f24f					      REPEND
    165  f251		       85 02		      sta	WSYNC
    164  f251					      REPEND
    165  f253		       85 02		      sta	WSYNC
    166  f255					      REPEND
    167  f255
    168  f255
    169  f255		       a2 80		      ldx	#%10000000
    170  f257		       86 0e		      stx	PF1
    171  f259		       a2 00		      ldx	#%00000000
    172  f25b		       86 0f		      stx	PF2
    173  f25d					      REPEAT	7
    174  f25d		       85 02		      sta	WSYNC
    173  f25d					      REPEND
    174  f25f		       85 02		      sta	WSYNC
    173  f25f					      REPEND
    174  f261		       85 02		      sta	WSYNC
    173  f261					      REPEND
    174  f263		       85 02		      sta	WSYNC
    173  f263					      REPEND
    174  f265		       85 02		      sta	WSYNC
    173  f265					      REPEND
    174  f267		       85 02		      sta	WSYNC
    173  f267					      REPEND
    174  f269		       85 02		      sta	WSYNC
    175  f26b					      REPEND
    176  f26b
    177  f26b		       a2 80		      ldx	#%10000000
    178  f26d		       86 0d		      stx	PF0
    179  f26f		       a2 00		      ldx	#%00000000
    180  f271		       86 0e		      stx	PF1
    181  f273		       86 0f		      stx	PF2
    182  f275					      REPEAT	7
    183  f275		       85 02		      sta	WSYNC
    182  f275					      REPEND
    183  f277		       85 02		      sta	WSYNC
    182  f277					      REPEND
    183  f279		       85 02		      sta	WSYNC
    182  f279					      REPEND
    183  f27b		       85 02		      sta	WSYNC
    182  f27b					      REPEND
    183  f27d		       85 02		      sta	WSYNC
    182  f27d					      REPEND
    183  f27f		       85 02		      sta	WSYNC
    182  f27f					      REPEND
    183  f281		       85 02		      sta	WSYNC
    184  f283					      REPEND
    185  f283
    186  f283		       a2 40		      ldx	#%01000000
    187  f285		       86 0d		      stx	PF0
    188  f287		       a2 00		      ldx	#%00000000
    189  f289		       86 0e		      stx	PF1
    190  f28b		       86 0f		      stx	PF2
    191  f28d					      REPEAT	7
    192  f28d		       85 02		      sta	WSYNC
    191  f28d					      REPEND
    192  f28f		       85 02		      sta	WSYNC
    191  f28f					      REPEND
    192  f291		       85 02		      sta	WSYNC
    191  f291					      REPEND
    192  f293		       85 02		      sta	WSYNC
    191  f293					      REPEND
    192  f295		       85 02		      sta	WSYNC
    191  f295					      REPEND
    192  f297		       85 02		      sta	WSYNC
    191  f297					      REPEND
    192  f299		       85 02		      sta	WSYNC
    193  f29b					      REPEND
    194  f29b
    195  f29b		       a2 20		      ldx	#%00100000
    196  f29d		       86 0d		      stx	PF0
    197  f29f		       a2 00		      ldx	#%00000000
    198  f2a1		       86 0e		      stx	PF1
    199  f2a3		       86 0f		      stx	PF2
    200  f2a5					      REPEAT	7
    201  f2a5		       85 02		      sta	WSYNC
    200  f2a5					      REPEND
    201  f2a7		       85 02		      sta	WSYNC
    200  f2a7					      REPEND
    201  f2a9		       85 02		      sta	WSYNC
    200  f2a9					      REPEND
    201  f2ab		       85 02		      sta	WSYNC
    200  f2ab					      REPEND
    201  f2ad		       85 02		      sta	WSYNC
    200  f2ad					      REPEND
    201  f2af		       85 02		      sta	WSYNC
    200  f2af					      REPEND
    201  f2b1		       85 02		      sta	WSYNC
    202  f2b3					      REPEND
    203  f2b3
    204  f2b3		       a2 10		      ldx	#%00010000
    205  f2b5		       86 0d		      stx	PF0
    206  f2b7		       a2 00		      ldx	#%00000000
    207  f2b9		       86 0e		      stx	PF1
    208  f2bb		       86 0f		      stx	PF2
    209  f2bd					      REPEAT	7
    210  f2bd		       85 02		      sta	WSYNC
    209  f2bd					      REPEND
    210  f2bf		       85 02		      sta	WSYNC
    209  f2bf					      REPEND
    210  f2c1		       85 02		      sta	WSYNC
    209  f2c1					      REPEND
    210  f2c3		       85 02		      sta	WSYNC
    209  f2c3					      REPEND
    210  f2c5		       85 02		      sta	WSYNC
    209  f2c5					      REPEND
    210  f2c7		       85 02		      sta	WSYNC
    209  f2c7					      REPEND
    210  f2c9		       85 02		      sta	WSYNC
    211  f2cb					      REPEND
    212  f2cb
    213  f2cb
    214  f2cb
    215  f2cb
    216  f2cb
    217  f2cb
    218  f2cb		       a9 02		      lda	#2
    219  f2cd		       85 01		      sta	VBLANK
    220  f2cf					      REPEAT	30
    221  f2cf		       85 02		      sta	WSYNC
    220  f2cf					      REPEND
    221  f2d1		       85 02		      sta	WSYNC
    220  f2d1					      REPEND
    221  f2d3		       85 02		      sta	WSYNC
    220  f2d3					      REPEND
    221  f2d5		       85 02		      sta	WSYNC
    220  f2d5					      REPEND
    221  f2d7		       85 02		      sta	WSYNC
    220  f2d7					      REPEND
    221  f2d9		       85 02		      sta	WSYNC
    220  f2d9					      REPEND
    221  f2db		       85 02		      sta	WSYNC
    220  f2db					      REPEND
    221  f2dd		       85 02		      sta	WSYNC
    220  f2dd					      REPEND
    221  f2df		       85 02		      sta	WSYNC
    220  f2df					      REPEND
    221  f2e1		       85 02		      sta	WSYNC
    220  f2e1					      REPEND
    221  f2e3		       85 02		      sta	WSYNC
    220  f2e3					      REPEND
    221  f2e5		       85 02		      sta	WSYNC
    220  f2e5					      REPEND
    221  f2e7		       85 02		      sta	WSYNC
    220  f2e7					      REPEND
    221  f2e9		       85 02		      sta	WSYNC
    220  f2e9					      REPEND
    221  f2eb		       85 02		      sta	WSYNC
    220  f2eb					      REPEND
    221  f2ed		       85 02		      sta	WSYNC
    220  f2ed					      REPEND
    221  f2ef		       85 02		      sta	WSYNC
    220  f2ef					      REPEND
    221  f2f1		       85 02		      sta	WSYNC
    220  f2f1					      REPEND
    221  f2f3		       85 02		      sta	WSYNC
    220  f2f3					      REPEND
    221  f2f5		       85 02		      sta	WSYNC
    220  f2f5					      REPEND
    221  f2f7		       85 02		      sta	WSYNC
    220  f2f7					      REPEND
    221  f2f9		       85 02		      sta	WSYNC
    220  f2f9					      REPEND
    221  f2fb		       85 02		      sta	WSYNC
    220  f2fb					      REPEND
    221  f2fd		       85 02		      sta	WSYNC
    220  f2fd					      REPEND
    221  f2ff		       85 02		      sta	WSYNC
    220  f2ff					      REPEND
    221  f301		       85 02		      sta	WSYNC
    220  f301					      REPEND
    221  f303		       85 02		      sta	WSYNC
    220  f303					      REPEND
    221  f305		       85 02		      sta	WSYNC
    220  f305					      REPEND
    221  f307		       85 02		      sta	WSYNC
    220  f307					      REPEND
    221  f309		       85 02		      sta	WSYNC
    222  f30b					      REPEND
    223  f30b
     64  f30b
     65  f30b							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     66  f30b							;; Loop to next frame
     67  f30b							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     68  f30b		       4c 13 f0 	      jmp	StartFrame
     69  f30e
     70  f30e							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     71  f30e							;; Complete ROM size
     72  f30e							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     73  fffc					      org	$fffc
     74  fffc		       00 f0		      .word.w	Reset
     75  fffe		       00 f0		      .word.w	Reset
