# Reading pref.tcl
# do {C:/Users/Duncan/git/ForthCPU/debugPortV2/test/debugPortTestbench/debugPortTestbench.mdo}
# Loading project debugPortTestbench
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 17:31:56 on Jan 13,2024
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/generics/source" -work work C:/Users/Duncan/git/ForthCPU/generics/source/synchronizer.v 
# -- Compiling module synchronizer
# 
# Top level modules:
# 	synchronizer
# End time: 17:31:56 on Jan 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 17:31:56 on Jan 13,2024
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/debugPortV2/source" -work work C:/Users/Duncan/git/ForthCPU/debugPortV2/source/requestGenerator.v 
# -- Compiling module requestGenerator
# 
# Top level modules:
# 	requestGenerator
# End time: 17:31:56 on Jan 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 17:31:56 on Jan 13,2024
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/debugSnooper/source" -work work C:/Users/Duncan/git/ForthCPU/debugSnooper/source/snooper.v 
# -- Compiling module snooper
# 
# Top level modules:
# 	snooper
# End time: 17:31:56 on Jan 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 17:31:56 on Jan 13,2024
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/debugWatcher/source" -work work C:/Users/Duncan/git/ForthCPU/debugWatcher/source/addressWatcher.v 
# -- Compiling module addressWatcher
# 
# Top level modules:
# 	addressWatcher
# End time: 17:31:56 on Jan 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 17:31:56 on Jan 13,2024
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/generics/source" -work work C:/Users/Duncan/git/ForthCPU/generics/source/wordRegister.v 
# -- Compiling module wordRegister
# 
# Top level modules:
# 	wordRegister
# End time: 17:31:56 on Jan 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 17:31:56 on Jan 13,2024
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/debugWatcher/source" -work work C:/Users/Duncan/git/ForthCPU/debugWatcher/source/watcher.v 
# -- Compiling module watcher
# 
# Top level modules:
# 	watcher
# End time: 17:31:56 on Jan 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 17:31:56 on Jan 13,2024
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/generics/source" -work work C:/Users/Duncan/git/ForthCPU/generics/source/wordSynchronizedCounter.v 
# -- Compiling module wordSynchronizedCounter
# 
# Top level modules:
# 	wordSynchronizedCounter
# End time: 17:31:56 on Jan 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 17:31:56 on Jan 13,2024
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/generics/source" -work work C:/Users/Duncan/git/ForthCPU/generics/source/wordSynchronizer.v 
# -- Compiling module wordSynchronizer
# 
# Top level modules:
# 	wordSynchronizer
# End time: 17:31:57 on Jan 13,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 17:31:57 on Jan 13,2024
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/generics/source" -work work C:/Users/Duncan/git/ForthCPU/generics/source/oneOfSixteenDecoder.v 
# -- Compiling module oneOfSixteenDecoder
# 
# Top level modules:
# 	oneOfSixteenDecoder
# End time: 17:31:57 on Jan 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 17:31:57 on Jan 13,2024
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/debugPortV2/source" -work work C:/Users/Duncan/git/ForthCPU/debugPortV2/source/debugPort.v 
# -- Compiling module debugPort
# 
# Top level modules:
# 	debugPort
# End time: 17:31:57 on Jan 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 17:31:57 on Jan 13,2024
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/debugPortV2/test" -work work C:/Users/Duncan/git/ForthCPU/debugPortV2/test/debugPortTests.v 
# -- Compiling module debugPortTests
# 
# Top level modules:
# 	debugPortTests
# End time: 17:31:57 on Jan 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 17:31:57 on Jan 13,2024
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/debugPortV2/source" -work work C:/Users/Duncan/git/ForthCPU/debugPortV2/source/debugDecoder.v 
# -- Compiling module debugDecoder
# 
# Top level modules:
# 	debugDecoder
# End time: 17:31:57 on Jan 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 17:31:57 on Jan 13,2024
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/debugPortV2/source" -work work C:/Users/Duncan/git/ForthCPU/debugPortV2/source/debugSequencer.v 
# -- Compiling module debugSequencer
# 
# Top level modules:
# 	debugSequencer
# End time: 17:31:57 on Jan 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 17:31:57 on Jan 13,2024
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/programCounter/source" -work work C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 17:31:57 on Jan 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 17:31:57 on Jan 13,2024
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v 
# -- Compiling module instructionPhaseDecoder
# 
# Top level modules:
# 	instructionPhaseDecoder
# End time: 17:31:57 on Jan 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 17:31:57 on Jan 13,2024
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/generics/source" -work work C:/Users/Duncan/git/ForthCPU/generics/source/synchronizedCounter.v 
# -- Compiling module synchronizedCounter
# 
# Top level modules:
# 	synchronizedCounter
# End time: 17:31:58 on Jan 13,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 17:31:58 on Jan 13,2024
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU" -work work C:/Users/Duncan/git/ForthCPU/constants.v 
# End time: 17:31:58 on Jan 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 17:31:58 on Jan 13,2024
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU" -work work C:/Users/Duncan/git/ForthCPU/testSetup.v 
# End time: 17:31:58 on Jan 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -L pmi_work -L ovi_machxo3l debugPortTests 
# Start time: 17:31:58 on Jan 13,2024
# //  ModelSim - Lattice FPGA Edition 2023.3 Jul 18 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.debugPortTests
# Loading work.debugPort
# Loading work.oneOfSixteenDecoder
# Loading work.synchronizer
# Loading work.wordSynchronizer
# Loading work.wordSynchronizedCounter
# Loading work.wordRegister
# Loading work.watcher
# Loading work.addressWatcher
# Loading work.snooper
# Loading work.requestGenerator
# .main_pane.wave.interior.cs.body.pw.wf
# [T=700]           1 FAILED in debugPortTests: MODE_STOP expected 1 != actual 0
# [T=700]           2 passed in debugPortTests: DEBUG_REQ expected 0 actual 0
run 5us
# [T=1200]           3 passed in debugPortTests: MODE_STOP expected 1 actual 1
# [T=1200]           4 passed in debugPortTests: DEBUG_REQ expected 1 actual 1
# [T=1300]           5 passed in debugPortTests: MODE_STOP expected 1 actual 1
# [T=1300]           6 passed in debugPortTests: DEBUG_REQ expected 1 actual 1
# [T=1400]           7 passed in debugPortTests: MODE_STOP expected 1 actual 1
# [T=1400]           8 passed in debugPortTests: DEBUG_REQ expected 1 actual 1
# [T=1600]           9 passed in debugPortTests: MODE_STOP expected 1 actual 1
# [T=1600]          10 passed in debugPortTests: DEBUG_REQ expected 0 actual 0
# [T=1700]          11 passed in debugPortTests: MODE_STOP expected 1 actual 1
# [T=1700]          12 passed in debugPortTests: DEBUG_REQ expected 0 actual 0
# [T=3000]          13 passed in debugPortTests: INST expected 0101100100110111 actual 0101100100110111
# [T=3200]          14 passed in debugPortTests: DATA expected 0001001000110100 actual 0001001000110100
# [T=3300]          15 passed in debugPortTests: ADDR expected 0000000000000000 actual 0000000000000000
# [T=3600]          16 passed in debugPortTests: ADDR expected 0000000000000010 actual 0000000000000010
# Compile of synchronizer.v was successful.
# Compile of requestGenerator.v was successful.
# Compile of snooper.v was successful.
# Compile of addressWatcher.v was successful.
# Compile of wordRegister.v was successful.
# Compile of watcher.v was successful.
# Compile of wordSynchronizedCounter.v was successful.
# Compile of wordSynchronizer.v was successful.
# Compile of oneOfSixteenDecoder.v was successful.
# Compile of debugPort.v was successful.
# Compile of debugPortTests.v was successful.
# Compile of debugDecoder.v was successful.
# Compile of debugSequencer.v was successful.
# Compile of programCounter.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of synchronizedCounter.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# 18 compiles, 0 failed with no errors.
restart; run 10us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.debugPortTests
# Loading work.debugPort
# Loading work.oneOfSixteenDecoder
# Loading work.synchronizer
# Loading work.wordSynchronizer
# Loading work.wordSynchronizedCounter
# Loading work.wordRegister
# Loading work.watcher
# Loading work.addressWatcher
# Loading work.snooper
# Loading work.requestGenerator
# [T=700]           1 FAILED in debugPortTests: MODE_STOP expected 1 != actual 0
# [T=700]           2 passed in debugPortTests: DEBUG_REQ expected 0 actual 0
# [T=1200]           3 passed in debugPortTests: MODE_STOP expected 1 actual 1
# [T=1200]           4 passed in debugPortTests: DEBUG_REQ expected 1 actual 1
# [T=1300]           5 passed in debugPortTests: MODE_STOP expected 1 actual 1
# [T=1300]           6 passed in debugPortTests: DEBUG_REQ expected 1 actual 1
# [T=1400]           7 passed in debugPortTests: MODE_STOP expected 1 actual 1
# [T=1400]           8 passed in debugPortTests: DEBUG_REQ expected 1 actual 1
# [T=1600]           9 passed in debugPortTests: MODE_STOP expected 1 actual 1
# [T=1600]          10 passed in debugPortTests: DEBUG_REQ expected 0 actual 0
# [T=1700]          11 passed in debugPortTests: MODE_STOP expected 1 actual 1
# [T=1700]          12 passed in debugPortTests: DEBUG_REQ expected 0 actual 0
# [T=3000]          13 passed in debugPortTests: INST expected 0101100100110111 actual 0101100100110111
# [T=3200]          14 passed in debugPortTests: DATA expected 0001001000110100 actual 0001001000110100
# [T=3300]          15 passed in debugPortTests: ADDR expected 0000000000000000 actual 0000000000000000
# [T=3600]          16 passed in debugPortTests: ADDR expected 0000000000000010 actual 0000000000000010
# [T=5500]          17 passed in debugPortTests: DEBUG_IN_WATCH expected 00000000000000000000000000000000 actual 0
# [T=5500]          18 passed in debugPortTests: DEBUG_AT_BKP expected 00000000000000000000000000000000 actual 0
# [T=5700]          19 passed in debugPortTests: DEBUG_IN_WATCH expected 00000000000000000000000000000000 actual 0
# [T=5700]          20 passed in debugPortTests: DEBUG_AT_BKP expected 00000000000000000000000000000000 actual 0
# [T=5800]          19 passed in debugPortTests: DEBUG_IN_WATCH expected 00000000000000000000000000000000 actual 0
# [T=5800]          20 passed in debugPortTests: DEBUG_AT_BKP expected 00000000000000000000000000000000 actual 0
# [T=5900]          21 passed in debugPortTests: DEBUG_IN_WATCH expected 00000000000000000000000000000000 actual 0
# [T=5900]          22 passed in debugPortTests: DEBUG_AT_BKP expected 00000000000000000000000000000000 actual 0
# [T=6200]          23 passed in debugPortTests: DEBUG_IN_WATCH expected 00000000000000000000000000000000 actual 0
# [T=6200]          24 passed in debugPortTests: DEBUG_AT_BKP expected 00000000000000000000000000000000 actual 0
# [T=6400]          25 FAILED in debugPortTests: DEBUG_IN_WATCH expected 00000000000000000000000000000001 != actual 0
# [T=6400]          26 passed in debugPortTests: DEBUG_AT_BKP expected 00000000000000000000000000000000 actual 0
# [T=6500]          25 FAILED in debugPortTests: DEBUG_IN_WATCH expected 00000000000000000000000000000001 != actual 0
# [T=6500]          26 passed in debugPortTests: DEBUG_AT_BKP expected 00000000000000000000000000000000 actual 0
# [T=6600]          25 FAILED in debugPortTests: DEBUG_IN_WATCH expected 00000000000000000000000000000001 != actual 0
# [T=6600]          26 passed in debugPortTests: DEBUG_AT_BKP expected 00000000000000000000000000000000 actual 0
# [T=6700]          25 passed in debugPortTests: DEBUG_IN_WATCH expected 00000000000000000000000000000000 actual 0
# [T=6700]          26 passed in debugPortTests: DEBUG_AT_BKP expected 00000000000000000000000000000000 actual 0
# [T=6800]          27 passed in debugPortTests: DEBUG_IN_WATCH expected 00000000000000000000000000000000 actual 0
# [T=6800]          28 FAILED in debugPortTests: DEBUG_AT_BKP expected 00000000000000000000000000000001 != actual 0
