// Seed: 3575515713
module module_0 (
    output tri0 id_0,
    input  wor  id_1,
    output wire id_2,
    input  tri1 id_3
);
  wire id_5;
  wire id_6 = id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd91,
    parameter id_1 = 32'd29,
    parameter id_8 = 32'd79
) (
    input  tri  _id_0,
    input  tri  _id_1,
    input  tri1 id_2,
    input  tri0 id_3,
    output tri  id_4
);
  id_6 :
  assert property (@(posedge id_2) 1)
  else $unsigned(0);
  ;
  assign id_6 = id_0;
  wire [1  ^  id_1 : 1 'b0] id_7;
  wire _id_8;
  logic [id_0 : -1] id_9 = -1;
  localparam id_10 = 1;
  localparam id_11 = id_10;
  initial begin : LABEL_0
    if (-1) begin : LABEL_1
      id_9 = {1{id_7}};
    end
    if (id_10) id_9 = 1;
  end
  assign id_4 = ~(id_2);
  assign id_6 = id_10;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4,
      id_2
  );
  id_12 :
  assert property (@(posedge 1) id_7)
  else $signed(90);
  ;
  final $signed(70);
  ;
  wire [-1  >  id_8 : -1] id_13;
  assign id_4 = id_1;
  wire id_14;
endmodule
