# Hi ðŸ‘‹

## I'm Rajshekhar S Hiremath  

**A passionate VLSI & Physical Design Engineer from India ðŸ‡®ðŸ‡³**

- ðŸŒ± Iâ€™m currently learning Advanced Physical Design  
- ðŸ›  Iâ€™m currently working on RTL to GDS-II flow using Synopsys tools and OpenLane 
- ðŸ’» All of my projects are available on GitHub  
- ðŸ’¬ Ask me about Physical Design flow, Synthesis, OpenLane and VLSI job preparation  
- ðŸ“¸ Reach out to me at raj.hiremath2004@gmail.com  
- âš¡ Fun fact â€“ I like sharing VLSI concepts in a simple way from my learning experience  

---

### TCL, Linux, and Gvim  

Synopsys | OpenLane | Yosys
