// Seed: 2092104826
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    output tri1 void id_0,
    output uwire id_1,
    input tri1 id_2,
    output tri id_3,
    output wire id_4,
    output tri id_5
);
  wire id_7;
  supply1 id_8, id_9, id_10, id_11;
  wire id_12;
  wire id_13, id_14;
  assign id_10 = 1;
  assign id_4  = (1);
  module_0(
      id_8, id_10
  );
  wire id_15;
endmodule
