{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1481333718131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481333718131 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 09 20:35:18 2016 " "Processing started: Fri Dec 09 20:35:18 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481333718131 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1481333718131 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Super -c Super " "Command: quartus_map --read_settings_files=on --write_settings_files=off Super -c Super" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1481333718131 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1481333718403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "seven_seg.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/seven_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481333718440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481333718440 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd_controller.v(40) " "Verilog HDL warning at lcd_controller.v(40): extended using \"x\" or \"z\"" {  } { { "lcd_controller.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/lcd_controller.v" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1481333718442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/lcd_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481333718443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481333718443 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "interface.v(68) " "Verilog HDL information at interface.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1481333718445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface.v 1 1 " "Found 1 design units, including 1 entities, in source file interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_interface " "Found entity 1: lcd_interface" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481333718445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481333718445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481333718447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481333718447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps21.v 1 1 " "Found 1 design units, including 1 entities, in source file ps21.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "ps21.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/ps21.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481333718449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481333718449 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "machine.v(58) " "Verilog HDL warning at machine.v(58): extended using \"x\" or \"z\"" {  } { { "machine.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/machine.v" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1481333718451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machine.v 1 1 " "Found 1 design units, including 1 entities, in source file machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 turing_machine " "Found entity 1: turing_machine" {  } { { "machine.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481333718451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481333718451 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Super.v(63) " "Verilog HDL warning at Super.v(63): extended using \"x\" or \"z\"" {  } { { "Super.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/Super.v" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1481333718453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "super.v 1 1 " "Found 1 design units, including 1 entities, in source file super.v" { { "Info" "ISGN_ENTITY_NAME" "1 Super " "Found entity 1: Super" {  } { { "Super.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/Super.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481333718454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481333718454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_wrapper " "Found entity 1: keyboard_wrapper" {  } { { "keyboard_wrapper.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/keyboard_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481333718456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481333718456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/loomis_lcd_module.v 2 2 " "Found 2 design units, including 2 entities, in source file output_files/loomis_lcd_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "output_files/loomis_lcd_module.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/output_files/loomis_lcd_module.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481333718458 ""} { "Info" "ISGN_ENTITY_NAME" "2 LCD_display_string " "Found entity 2: LCD_display_string" {  } { { "output_files/loomis_lcd_module.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/output_files/loomis_lcd_module.v" 256 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481333718458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481333718458 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Super " "Elaborating entity \"Super\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1481333718719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turing_machine turing_machine:turing_machine " "Elaborating entity \"turing_machine\" for hierarchy \"turing_machine:turing_machine\"" {  } { { "Super.v" "turing_machine" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/Super.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481333718723 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 machine.v(84) " "Verilog HDL assignment warning at machine.v(84): truncated value with size 32 to match size of target (10)" {  } { { "machine.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/machine.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481333718748 "|Super|turing_machine:turing_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 machine.v(91) " "Verilog HDL assignment warning at machine.v(91): truncated value with size 32 to match size of target (11)" {  } { { "machine.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/machine.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481333718748 "|Super|turing_machine:turing_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "index machine.v(81) " "Verilog HDL Always Construct warning at machine.v(81): inferring latch(es) for variable \"index\", which holds its previous value in one or more paths through the always construct" {  } { { "machine.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/machine.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1481333718748 "|Super|turing_machine:turing_machine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_wrapper keyboard_wrapper:keyboard_wrapper " "Elaborating entity \"keyboard_wrapper\" for hierarchy \"keyboard_wrapper:keyboard_wrapper\"" {  } { { "Super.v" "keyboard_wrapper" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/Super.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481333718749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard_wrapper:keyboard_wrapper\|keyboard:keyboard " "Elaborating entity \"keyboard\" for hierarchy \"keyboard_wrapper:keyboard_wrapper\|keyboard:keyboard\"" {  } { { "keyboard_wrapper.v" "keyboard" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/keyboard_wrapper.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481333718750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer keyboard_wrapper:keyboard_wrapper\|timer:time_keeper " "Elaborating entity \"timer\" for hierarchy \"keyboard_wrapper:keyboard_wrapper\|timer:time_keeper\"" {  } { { "keyboard_wrapper.v" "time_keeper" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/keyboard_wrapper.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481333718751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_interface lcd_interface:lcd_interface " "Elaborating entity \"lcd_interface\" for hierarchy \"lcd_interface:lcd_interface\"" {  } { { "Super.v" "lcd_interface" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/Super.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481333718753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display lcd_interface:lcd_interface\|LCD_Display:lcd_module " "Elaborating entity \"LCD_Display\" for hierarchy \"lcd_interface:lcd_interface\|LCD_Display:lcd_module\"" {  } { { "interface.v" "lcd_module" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481333718757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_display_string lcd_interface:lcd_interface\|LCD_Display:lcd_module\|LCD_display_string:u1 " "Elaborating entity \"LCD_display_string\" for hierarchy \"lcd_interface:lcd_interface\|LCD_Display:lcd_module\|LCD_display_string:u1\"" {  } { { "output_files/loomis_lcd_module.v" "u1" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/output_files/loomis_lcd_module.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481333718759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:seven_seg_0 " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:seven_seg_0\"" {  } { { "Super.v" "seven_seg_0" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/Super.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481333718760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f124 " "Found entity 1: altsyncram_f124" {  } { { "db/altsyncram_f124.tdf" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/db/altsyncram_f124.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481333719931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481333719931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/db/mux_tsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481333720033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481333720033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481333720086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481333720086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rgi " "Found entity 1: cntr_rgi" {  } { { "db/cntr_rgi.tdf" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/db/cntr_rgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481333720161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481333720161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/db/cmpr_tgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481333720198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481333720198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/db/cntr_m9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481333720262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481333720262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgi " "Found entity 1: cntr_kgi" {  } { { "db/cntr_kgi.tdf" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/db/cntr_kgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481333720324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481333720324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481333720363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481333720363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481333720421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481333720421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481333720460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481333720460 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481333720551 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "turing_machine:turing_machine\|t_states_rtl_0 " "Inferred RAM node \"turing_machine:turing_machine\|t_states_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1481333723177 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "turing_machine:turing_machine\|t_states_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"turing_machine:turing_machine\|t_states_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481333726991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481333726991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481333726991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481333726991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481333726991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481333726991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481333726991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481333726991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481333726991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481333726991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481333726991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481333726991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481333726991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481333726991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481333726991 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1481333726991 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1481333726991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "turing_machine:turing_machine\|altsyncram:t_states_rtl_0 " "Elaborated megafunction instantiation \"turing_machine:turing_machine\|altsyncram:t_states_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481333727008 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "turing_machine:turing_machine\|altsyncram:t_states_rtl_0 " "Instantiated megafunction \"turing_machine:turing_machine\|altsyncram:t_states_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481333727008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481333727008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481333727008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481333727008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 11 " "Parameter \"WIDTH_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481333727008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481333727008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481333727008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481333727008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481333727008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481333727008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481333727008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481333727008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481333727008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481333727008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481333727008 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481333727008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bki1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bki1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bki1 " "Found entity 1: altsyncram_bki1" {  } { { "db/altsyncram_bki1.tdf" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/db/altsyncram_bki1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481333727049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481333727049 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1481333728704 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "turing_machine:turing_machine\|mem_io_pin\[0\] pre_syn.bp.lcd_interface_test_0_ " "Removed fan-out from the always-disabled I/O buffer \"turing_machine:turing_machine\|mem_io_pin\[0\]\" to the node \"pre_syn.bp.lcd_interface_test_0_\"" {  } { { "machine.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/machine.v" 31 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481333728840 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "turing_machine:turing_machine\|mem_io_pin\[1\] pre_syn.bp.lcd_interface_test_1_ " "Removed fan-out from the always-disabled I/O buffer \"turing_machine:turing_machine\|mem_io_pin\[1\]\" to the node \"pre_syn.bp.lcd_interface_test_1_\"" {  } { { "machine.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/machine.v" 31 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481333728840 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1481333728840 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_io_wire\[0\] lcd_interface:lcd_interface\|Decoder0 " "Converted the fan-out from the tri-state buffer \"mem_io_wire\[0\]\" to the node \"lcd_interface:lcd_interface\|Decoder0\" into an OR gate" {  } { { "Super.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/Super.v" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1481333728840 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_io_wire\[1\] lcd_interface:lcd_interface\|Decoder0 " "Converted the fan-out from the tri-state buffer \"mem_io_wire\[1\]\" to the node \"lcd_interface:lcd_interface\|Decoder0\" into an OR gate" {  } { { "Super.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/Super.v" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1481333728840 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1481333728840 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "machine.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/machine.v" 100 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1481333728873 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1481333728873 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "lcd_interface:lcd_interface\|LCD_Display:lcd_module\|DATA_BUS\[0\]~synth " "Node \"lcd_interface:lcd_interface\|LCD_Display:lcd_module\|DATA_BUS\[0\]~synth\"" {  } { { "output_files/loomis_lcd_module.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/output_files/loomis_lcd_module.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481333730611 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_interface:lcd_interface\|LCD_Display:lcd_module\|DATA_BUS\[1\]~synth " "Node \"lcd_interface:lcd_interface\|LCD_Display:lcd_module\|DATA_BUS\[1\]~synth\"" {  } { { "output_files/loomis_lcd_module.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/output_files/loomis_lcd_module.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481333730611 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_interface:lcd_interface\|LCD_Display:lcd_module\|DATA_BUS\[2\]~synth " "Node \"lcd_interface:lcd_interface\|LCD_Display:lcd_module\|DATA_BUS\[2\]~synth\"" {  } { { "output_files/loomis_lcd_module.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/output_files/loomis_lcd_module.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481333730611 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_interface:lcd_interface\|LCD_Display:lcd_module\|DATA_BUS\[3\]~synth " "Node \"lcd_interface:lcd_interface\|LCD_Display:lcd_module\|DATA_BUS\[3\]~synth\"" {  } { { "output_files/loomis_lcd_module.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/output_files/loomis_lcd_module.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481333730611 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_interface:lcd_interface\|LCD_Display:lcd_module\|DATA_BUS\[4\]~synth " "Node \"lcd_interface:lcd_interface\|LCD_Display:lcd_module\|DATA_BUS\[4\]~synth\"" {  } { { "output_files/loomis_lcd_module.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/output_files/loomis_lcd_module.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481333730611 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_interface:lcd_interface\|LCD_Display:lcd_module\|DATA_BUS\[5\]~synth " "Node \"lcd_interface:lcd_interface\|LCD_Display:lcd_module\|DATA_BUS\[5\]~synth\"" {  } { { "output_files/loomis_lcd_module.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/output_files/loomis_lcd_module.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481333730611 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_interface:lcd_interface\|LCD_Display:lcd_module\|DATA_BUS\[6\]~synth " "Node \"lcd_interface:lcd_interface\|LCD_Display:lcd_module\|DATA_BUS\[6\]~synth\"" {  } { { "output_files/loomis_lcd_module.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/output_files/loomis_lcd_module.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481333730611 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_interface:lcd_interface\|LCD_Display:lcd_module\|DATA_BUS\[7\]~synth " "Node \"lcd_interface:lcd_interface\|LCD_Display:lcd_module\|DATA_BUS\[7\]~synth\"" {  } { { "output_files/loomis_lcd_module.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/output_files/loomis_lcd_module.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481333730611 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1481333730611 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_3\[1\] GND " "Pin \"seg_3\[1\]\" is stuck at GND" {  } { { "Super.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/Super.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481333730612 "|Super|seg_3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_3\[2\] GND " "Pin \"seg_3\[2\]\" is stuck at GND" {  } { { "Super.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/Super.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481333730612 "|Super|seg_3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_3\[6\] VCC " "Pin \"seg_3\[6\]\" is stuck at VCC" {  } { { "Super.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/Super.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481333730612 "|Super|seg_3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "Super.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/Super.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481333730612 "|Super|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "string_num\[4\] GND " "Pin \"string_num\[4\]\" is stuck at GND" {  } { { "Super.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/Super.v" 207 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481333730612 "|Super|string_num[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1481333730612 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481333730855 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1481333735916 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1481333736109 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1481333736109 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481333736515 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1481333737561 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1481333737561 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481333737686 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/burgekm/Documents/ece287/Turing/Super/output_files/Super.map.smsg " "Generated suppressed messages file C:/Users/burgekm/Documents/ece287/Turing/Super/output_files/Super.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1481333738164 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 195 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 195 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1481333738751 ""}
{ "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO_TOP" "2 " "Attempting to remove 2 I/O cell(s) that do not connect to top-level pins or have illegal connectivity" { { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.lcd_interface_test_0_~output " "Failed to remove I/O cell \"pre_syn.bp.lcd_interface_test_0_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481333738760 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.lcd_interface_test_1_~output " "Failed to remove I/O cell \"pre_syn.bp.lcd_interface_test_1_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481333738760 ""}  } {  } 0 35026 "Attempting to remove %1!d! I/O cell(s) that do not connect to top-level pins or have illegal connectivity" 0 0 "Quartus II" 0 -1 1481333738760 ""}
{ "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN_TOP" "" "Found I/O pins in lower-level partitions that are not connected in the top-level design" { { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.lcd_interface_test_0_~output Top " "I/O cell \"pre_syn.bp.lcd_interface_test_0_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481333738760 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.lcd_interface_test_1_~output Top " "I/O cell \"pre_syn.bp.lcd_interface_test_1_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481333738760 ""}  } {  } 1 35033 "Found I/O pins in lower-level partitions that are not connected in the top-level design" 0 0 "Quartus II" 0 -1 1481333738760 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1481333738854 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481333738854 ""}
{ "Error" "EAMERGE_PARTITION_WITH_PIN_TOP" "Top " "Partition \"Top\" contains I/O cells that do not connect to top-level pins or have illegal connectivity" { { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.lcd_interface_test_0_ Top <nothing> " "Output port \"pre_syn.bp.lcd_interface_test_0_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Quartus II" 0 -1 1481333739105 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.lcd_interface_test_1_ Top <nothing> " "Output port \"pre_syn.bp.lcd_interface_test_1_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Quartus II" 0 -1 1481333739105 ""}  } {  } 0 35030 "Partition \"%1!s!\" contains I/O cells that do not connect to top-level pins or have illegal connectivity" 0 0 "Quartus II" 0 -1 1481333739105 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.lcd_interface_test_0_~output " "Output port O of I/O output buffer \"pre_syn.bp.lcd_interface_test_0_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Quartus II" 0 -1 1481333739124 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.lcd_interface_test_1_~output " "Output port O of I/O output buffer \"pre_syn.bp.lcd_interface_test_1_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Quartus II" 0 -1 1481333739124 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 29 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "691 " "Peak virtual memory: 691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481333739219 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 09 20:35:39 2016 " "Processing ended: Fri Dec 09 20:35:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481333739219 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481333739219 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481333739219 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481333739219 ""}
