# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Homework_3_Vivado.srcs/sources_1/imports/Homeworks/Homework_1/Homework_1_Vivado/Homework_1_Vivado.srcs/sources_1/new/And_Or_VHDL.vhd" \
"../../../../Homework_3_Vivado.srcs/sim_1/new/And_Or_Testbench_VHDL.vhd" \

# Do not sort compile order
nosort
