module: check
tb_file: check.zk.tb.gen.v
file: ../circuit/../check.zk.v
inputs:
  - "656 step0"
  - "656 step1"
outputs:
  - "1 ok"

# no manual specs; all specs are included via check.e2e.tv,
# which is generated by `e2egen`.
vector_specs: []

# NOTE: uses same test vectors as hand-written Verilog.
# the ZK-compiled Verilog should be behaviorally equivalent.
extra_vectors: test/check.e2e.tv
