###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 12:42:38 2025
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin A11/odd_edge_tog_reg/CK 
Endpoint:   A11/odd_edge_tog_reg/SI (^) checked with  leading edge of 'scan_clk'
Beginpoint: A11/div_clk_reg/Q       (^) triggered by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.590
+ Hold                         -0.048
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.642
  Arrival Time                  0.656
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.014 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.000 | 
     | scan_clk__L2_I0                     | A v -> Y ^  | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.016 | 
     | b1/U1                               | B ^ -> Y ^  | MX2X2M     | 0.044 | 0.067 |   0.097 |    0.083 | 
     | uart_clock__L1_I0                   | A ^ -> Y v  | INVX2M     | 0.031 | 0.029 |   0.126 |    0.111 | 
     | uart_clock__L2_I0                   | A v -> Y ^  | CLKINVX4M  | 0.063 | 0.045 |   0.170 |    0.156 | 
     | A11/div_clk_reg                     | CK ^ -> Q ^ | SDFFRQX2M  | 0.052 | 0.163 |   0.334 |    0.319 | 
     | A11/div_clk__Exclude_0              | A ^ -> Y ^  | BUFX2M     | 0.062 | 0.065 |   0.398 |    0.384 | 
     | A11/FE_PHC11_div_clk__Exclude_0_NET | A ^ -> Y ^  | DLY3X1M    | 0.052 | 0.258 |   0.656 |    0.641 | 
     | A11/odd_edge_tog_reg                | SI ^        | SDFFSQX1M  | 0.052 | 0.000 |   0.656 |    0.642 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.014 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.028 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.044 | 
     | b1/U1                | B ^ -> Y ^ | MX2X2M     | 0.044 | 0.067 |   0.097 |    0.111 | 
     | uart_clock__L1_I0    | A ^ -> Y v | INVX2M     | 0.031 | 0.029 |   0.126 |    0.140 | 
     | uart_clock__L2_I1    | A v -> Y v | BUFX3M     | 0.031 | 0.064 |   0.190 |    0.204 | 
     | uart_clock__L3_I1    | A v -> Y v | CLKBUFX4M  | 0.040 | 0.073 |   0.263 |    0.278 | 
     | uart_clock__L4_I1    | A v -> Y v | CLKBUFX4M  | 0.043 | 0.078 |   0.341 |    0.356 | 
     | uart_clock__L5_I1    | A v -> Y v | CLKBUFX4M  | 0.038 | 0.076 |   0.417 |    0.431 | 
     | uart_clock__L6_I0    | A v -> Y v | CLKBUFX4M  | 0.041 | 0.077 |   0.494 |    0.508 | 
     | uart_clock__L7_I0    | A v -> Y v | CLKBUFX24M | 0.033 | 0.065 |   0.559 |    0.573 | 
     | uart_clock__L8_I0    | A v -> Y ^ | CLKINVX40M | 0.027 | 0.029 |   0.588 |    0.602 | 
     | A11/odd_edge_tog_reg | CK ^       | SDFFSQX1M  | 0.027 | 0.002 |   0.590 |    0.604 | 
     +-------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin A10/odd_edge_tog_reg/CK 
Endpoint:   A10/odd_edge_tog_reg/SI (^) checked with  leading edge of 'scan_clk'
Beginpoint: A10/div_clk_reg/Q       (^) triggered by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.591
+ Hold                         -0.049
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.642
  Arrival Time                  0.662
  Slack Time                    0.020
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.020 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.006 | 
     | scan_clk__L2_I0                     | A v -> Y ^  | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.010 | 
     | b1/U1                               | B ^ -> Y ^  | MX2X2M     | 0.044 | 0.067 |   0.097 |    0.077 | 
     | uart_clock__L1_I0                   | A ^ -> Y v  | INVX2M     | 0.031 | 0.029 |   0.126 |    0.106 | 
     | uart_clock__L2_I0                   | A v -> Y ^  | CLKINVX4M  | 0.063 | 0.045 |   0.170 |    0.151 | 
     | A10/div_clk_reg                     | CK ^ -> Q ^ | SDFFRQX2M  | 0.044 | 0.156 |   0.327 |    0.307 | 
     | A10/div_clk__Exclude_0              | A ^ -> Y ^  | BUFX2M     | 0.066 | 0.065 |   0.392 |    0.372 | 
     | A10/FE_PHC12_div_clk__Exclude_0_NET | A ^ -> Y ^  | DLY3X1M    | 0.069 | 0.270 |   0.662 |    0.642 | 
     | A10/odd_edge_tog_reg                | SI ^        | SDFFSQX2M  | 0.069 | 0.000 |   0.662 |    0.642 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.020 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.034 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.050 | 
     | b1/U1                | B ^ -> Y ^ | MX2X2M     | 0.044 | 0.067 |   0.097 |    0.117 | 
     | uart_clock__L1_I0    | A ^ -> Y v | INVX2M     | 0.031 | 0.029 |   0.126 |    0.146 | 
     | uart_clock__L2_I1    | A v -> Y v | BUFX3M     | 0.031 | 0.064 |   0.190 |    0.210 | 
     | uart_clock__L3_I1    | A v -> Y v | CLKBUFX4M  | 0.040 | 0.073 |   0.263 |    0.283 | 
     | uart_clock__L4_I1    | A v -> Y v | CLKBUFX4M  | 0.043 | 0.078 |   0.341 |    0.361 | 
     | uart_clock__L5_I1    | A v -> Y v | CLKBUFX4M  | 0.038 | 0.076 |   0.417 |    0.437 | 
     | uart_clock__L6_I0    | A v -> Y v | CLKBUFX4M  | 0.041 | 0.077 |   0.494 |    0.513 | 
     | uart_clock__L7_I0    | A v -> Y v | CLKBUFX24M | 0.033 | 0.065 |   0.559 |    0.579 | 
     | uart_clock__L8_I0    | A v -> Y ^ | CLKINVX40M | 0.027 | 0.029 |   0.588 |    0.608 | 
     | A10/odd_edge_tog_reg | CK ^       | SDFFSQX2M  | 0.027 | 0.003 |   0.591 |    0.611 | 
     +-------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin A6/A2/\rd_ptr_reg[2] /CK 
Endpoint:   A6/A2/\rd_ptr_reg[2] /SI (^) checked with  leading edge of 'scan_
clk'
Beginpoint: test_si3                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.606
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.646
  Arrival Time                  0.693
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | test_si3 ^ |           | 0.000 |       |   0.000 |   -0.047 | 
     | A6/A2/FE_PHC0_test_si3 | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.345 |   0.345 |    0.298 | 
     | A6/A2/FE_PHC1_test_si3 | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.348 |   0.693 |    0.646 | 
     | A6/A2/\rd_ptr_reg[2]   | SI ^       | SDFFRQX2M | 0.052 | 0.000 |   0.693 |    0.646 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.047 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.061 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.077 | 
     | scan_clk__L3_I0      | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.122 | 
     | scan_clk__L4_I0      | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.186 | 
     | scan_clk__L5_I1      | A ^ -> Y ^ | CLKBUFX4M  | 0.038 | 0.062 |   0.200 |    0.247 | 
     | scan_clk__L6_I1      | A ^ -> Y ^ | CLKBUFX4M  | 0.040 | 0.062 |   0.262 |    0.309 | 
     | scan_clk__L7_I1      | A ^ -> Y ^ | CLKBUFX4M  | 0.044 | 0.064 |   0.326 |    0.373 | 
     | scan_clk__L8_I0      | A ^ -> Y ^ | CLKBUFX32M | 0.033 | 0.057 |   0.384 |    0.430 | 
     | scan_clk__L9_I0      | A ^ -> Y v | CLKINVX40M | 0.017 | 0.024 |   0.407 |    0.454 | 
     | scan_clk__L10_I0     | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.422 |    0.469 | 
     | b3/U1                | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.070 |   0.492 |    0.539 | 
     | tx_clock__L1_I0      | A ^ -> Y ^ | BUFX8M     | 0.044 | 0.053 |   0.544 |    0.591 | 
     | tx_clock__L2_I0      | A ^ -> Y v | INVX12M    | 0.024 | 0.024 |   0.568 |    0.615 | 
     | tx_clock__L3_I0      | A v -> Y ^ | CLKINVX40M | 0.040 | 0.031 |   0.599 |    0.646 | 
     | A6/A2/\rd_ptr_reg[2] | CK ^       | SDFFRQX2M  | 0.041 | 0.008 |   0.606 |    0.653 | 
     +-------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin A5/\reg_sync_bus_reg[0] /CK 
Endpoint:   A5/\reg_sync_bus_reg[0] /SI (^) checked with  leading edge of 'scan_
clk'
Beginpoint: test_si2                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.599
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.639
  Arrival Time                  0.709
  Slack Time                    0.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | test_si2 ^ |           | 0.000 |       |   0.000 |   -0.070 | 
     | A5/FE_PHC2_test_si2     | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.360 |   0.360 |    0.290 | 
     | A5/FE_PHC3_test_si2     | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.349 |   0.709 |    0.639 | 
     | A5/\reg_sync_bus_reg[0] | SI ^       | SDFFRQX2M | 0.052 | 0.000 |   0.709 |    0.639 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.070 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.084 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.100 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.145 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.208 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.273 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.335 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.386 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.471 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.524 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.582 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.613 | 
     | ref_clock__L4_I1        | A v -> Y ^ | CLKINVX40M | 0.055 | 0.048 |   0.592 |    0.662 | 
     | A5/\reg_sync_bus_reg[0] | CK ^       | SDFFRQX2M  | 0.060 | 0.007 |   0.599 |    0.669 | 
     +----------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin A6/A4/\sync_reg_reg[3][1] /CK 
Endpoint:   A6/A4/\sync_reg_reg[3][1] /D (^) checked with  leading edge of 'rx_
clk'
Beginpoint: A6/A4/\sync_reg_reg[3][0] /Q (^) triggered by  leading edge of 'rx_
clk'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.805
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.853
  Arrival Time                  0.935
  Slack Time                    0.082
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.143
     = Beginpoint Arrival Time            0.143
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                           |             |                      |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |                      | 0.272 |       |   0.143 |    0.061 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M           | 0.045 | 0.023 |   0.165 |    0.083 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX8M            | 0.020 | 0.021 |   0.186 |    0.104 | 
     | b1/U1                     | A ^ -> Y ^  | MX2X2M               | 0.043 | 0.062 |   0.248 |    0.166 | 
     | uart_clock__L1_I0         | A ^ -> Y v  | INVX2M               | 0.030 | 0.028 |   0.276 |    0.194 | 
     | uart_clock__L2_I0         | A v -> Y ^  | CLKINVX4M            | 0.063 | 0.045 |   0.321 |    0.239 | 
     | A11/div_clk_reg           | CK ^ -> Q ^ | SDFFRQX2M            | 0.050 | 0.163 |   0.484 |    0.402 | 
     | A11/U16                   | B ^ -> Y ^  | MX2X2M               | 0.049 | 0.077 |   0.562 |    0.479 | 
     | A11                       | o_div_clk ^ | clock_divider_test_1 |       |       |   0.562 |    0.479 | 
     | o_div_clk_tx__L1_I0       | A ^ -> Y ^  | BUFX8M               | 0.033 | 0.047 |   0.608 |    0.526 | 
     | b3/U1                     | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.069 |   0.677 |    0.595 | 
     | tx_clock__L1_I0           | A ^ -> Y ^  | BUFX8M               | 0.043 | 0.053 |   0.730 |    0.648 | 
     | tx_clock__L2_I0           | A ^ -> Y v  | INVX12M              | 0.024 | 0.024 |   0.754 |    0.672 | 
     | tx_clock__L3_I0           | A v -> Y ^  | CLKINVX40M           | 0.040 | 0.031 |   0.784 |    0.702 | 
     | A6/A4/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M            | 0.035 | 0.151 |   0.935 |    0.853 | 
     | A6/A4/\sync_reg_reg[3][1] | D ^         | SDFFRQX2M            | 0.035 | 0.000 |   0.935 |    0.853 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.143
     = Beginpoint Arrival Time            0.143
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                           |             |                      |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |                      | 0.272 |       |   0.143 |    0.225 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M           | 0.045 | 0.023 |   0.165 |    0.248 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX8M            | 0.020 | 0.021 |   0.186 |    0.268 | 
     | b1/U1                     | A ^ -> Y ^  | MX2X2M               | 0.043 | 0.062 |   0.248 |    0.330 | 
     | uart_clock__L1_I0         | A ^ -> Y v  | INVX2M               | 0.030 | 0.028 |   0.276 |    0.358 | 
     | uart_clock__L2_I1         | A v -> Y v  | BUFX3M               | 0.031 | 0.064 |   0.340 |    0.422 | 
     | uart_clock__L3_I0         | A v -> Y v  | CLKBUFX4M            | 0.056 | 0.085 |   0.425 |    0.508 | 
     | uart_clock__L4_I0         | A v -> Y v  | CLKBUFX40M           | 0.027 | 0.064 |   0.489 |    0.571 | 
     | uart_clock__L5_I0         | A v -> Y ^  | CLKINVX40M           | 0.015 | 0.022 |   0.511 |    0.593 | 
     | A11/U16                   | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.065 |   0.576 |    0.658 | 
     | A11                       | o_div_clk ^ | clock_divider_test_1 |       |       |   0.576 |    0.658 | 
     | o_div_clk_tx__L1_I0       | A ^ -> Y ^  | BUFX8M               | 0.033 | 0.047 |   0.623 |    0.705 | 
     | b3/U1                     | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.069 |   0.692 |    0.774 | 
     | tx_clock__L1_I0           | A ^ -> Y ^  | BUFX8M               | 0.043 | 0.053 |   0.745 |    0.827 | 
     | tx_clock__L2_I0           | A ^ -> Y v  | INVX12M              | 0.024 | 0.024 |   0.768 |    0.851 | 
     | tx_clock__L3_I0           | A v -> Y ^  | CLKINVX40M           | 0.040 | 0.031 |   0.799 |    0.881 | 
     | A6/A4/\sync_reg_reg[3][1] | CK ^        | SDFFRQX2M            | 0.041 | 0.006 |   0.805 |    0.887 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin A6/A4/\sync_reg_reg[0][1] /CK 
Endpoint:   A6/A4/\sync_reg_reg[0][1] /D (^) checked with  leading edge of 'rx_
clk'
Beginpoint: A6/A4/\sync_reg_reg[0][0] /Q (^) triggered by  leading edge of 'rx_
clk'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.805
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.853
  Arrival Time                  0.935
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.143
     = Beginpoint Arrival Time            0.143
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                           |             |                      |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |                      | 0.272 |       |   0.143 |    0.060 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M           | 0.045 | 0.023 |   0.165 |    0.083 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX8M            | 0.020 | 0.021 |   0.186 |    0.103 | 
     | b1/U1                     | A ^ -> Y ^  | MX2X2M               | 0.043 | 0.062 |   0.248 |    0.165 | 
     | uart_clock__L1_I0         | A ^ -> Y v  | INVX2M               | 0.030 | 0.028 |   0.276 |    0.193 | 
     | uart_clock__L2_I0         | A v -> Y ^  | CLKINVX4M            | 0.063 | 0.045 |   0.321 |    0.238 | 
     | A11/div_clk_reg           | CK ^ -> Q ^ | SDFFRQX2M            | 0.050 | 0.163 |   0.484 |    0.401 | 
     | A11/U16                   | B ^ -> Y ^  | MX2X2M               | 0.049 | 0.077 |   0.562 |    0.479 | 
     | A11                       | o_div_clk ^ | clock_divider_test_1 |       |       |   0.562 |    0.479 | 
     | o_div_clk_tx__L1_I0       | A ^ -> Y ^  | BUFX8M               | 0.033 | 0.047 |   0.608 |    0.526 | 
     | b3/U1                     | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.069 |   0.677 |    0.595 | 
     | tx_clock__L1_I0           | A ^ -> Y ^  | BUFX8M               | 0.043 | 0.053 |   0.730 |    0.647 | 
     | tx_clock__L2_I0           | A ^ -> Y v  | INVX12M              | 0.024 | 0.024 |   0.754 |    0.671 | 
     | tx_clock__L3_I0           | A v -> Y ^  | CLKINVX40M           | 0.040 | 0.031 |   0.784 |    0.702 | 
     | A6/A4/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M            | 0.035 | 0.151 |   0.935 |    0.853 | 
     | A6/A4/\sync_reg_reg[0][1] | D ^         | SDFFRQX2M            | 0.035 | 0.000 |   0.935 |    0.853 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.143
     = Beginpoint Arrival Time            0.143
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                           |             |                      |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |                      | 0.272 |       |   0.143 |    0.226 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M           | 0.045 | 0.023 |   0.165 |    0.248 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX8M            | 0.020 | 0.021 |   0.186 |    0.269 | 
     | b1/U1                     | A ^ -> Y ^  | MX2X2M               | 0.043 | 0.062 |   0.248 |    0.331 | 
     | uart_clock__L1_I0         | A ^ -> Y v  | INVX2M               | 0.030 | 0.028 |   0.276 |    0.359 | 
     | uart_clock__L2_I1         | A v -> Y v  | BUFX3M               | 0.031 | 0.064 |   0.340 |    0.423 | 
     | uart_clock__L3_I0         | A v -> Y v  | CLKBUFX4M            | 0.056 | 0.085 |   0.425 |    0.508 | 
     | uart_clock__L4_I0         | A v -> Y v  | CLKBUFX40M           | 0.027 | 0.064 |   0.489 |    0.572 | 
     | uart_clock__L5_I0         | A v -> Y ^  | CLKINVX40M           | 0.015 | 0.022 |   0.511 |    0.594 | 
     | A11/U16                   | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.065 |   0.576 |    0.659 | 
     | A11                       | o_div_clk ^ | clock_divider_test_1 |       |       |   0.576 |    0.659 | 
     | o_div_clk_tx__L1_I0       | A ^ -> Y ^  | BUFX8M               | 0.033 | 0.047 |   0.623 |    0.706 | 
     | b3/U1                     | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.069 |   0.692 |    0.775 | 
     | tx_clock__L1_I0           | A ^ -> Y ^  | BUFX8M               | 0.043 | 0.053 |   0.745 |    0.827 | 
     | tx_clock__L2_I0           | A ^ -> Y v  | INVX12M              | 0.024 | 0.024 |   0.768 |    0.851 | 
     | tx_clock__L3_I0           | A v -> Y ^  | CLKINVX40M           | 0.040 | 0.031 |   0.799 |    0.882 | 
     | A6/A4/\sync_reg_reg[0][1] | CK ^        | SDFFRQX2M            | 0.041 | 0.006 |   0.805 |    0.888 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin A6/A4/\sync_reg_reg[2][1] /CK 
Endpoint:   A6/A4/\sync_reg_reg[2][1] /D (^) checked with  leading edge of 'rx_
clk'
Beginpoint: A6/A4/\sync_reg_reg[2][0] /Q (^) triggered by  leading edge of 'rx_
clk'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.805
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.853
  Arrival Time                  0.936
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.143
     = Beginpoint Arrival Time            0.143
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                           |             |                      |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |                      | 0.272 |       |   0.143 |    0.060 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M           | 0.045 | 0.023 |   0.165 |    0.082 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX8M            | 0.020 | 0.021 |   0.186 |    0.103 | 
     | b1/U1                     | A ^ -> Y ^  | MX2X2M               | 0.043 | 0.062 |   0.248 |    0.165 | 
     | uart_clock__L1_I0         | A ^ -> Y v  | INVX2M               | 0.030 | 0.028 |   0.276 |    0.193 | 
     | uart_clock__L2_I0         | A v -> Y ^  | CLKINVX4M            | 0.063 | 0.045 |   0.321 |    0.238 | 
     | A11/div_clk_reg           | CK ^ -> Q ^ | SDFFRQX2M            | 0.050 | 0.163 |   0.484 |    0.401 | 
     | A11/U16                   | B ^ -> Y ^  | MX2X2M               | 0.049 | 0.077 |   0.562 |    0.478 | 
     | A11                       | o_div_clk ^ | clock_divider_test_1 |       |       |   0.562 |    0.478 | 
     | o_div_clk_tx__L1_I0       | A ^ -> Y ^  | BUFX8M               | 0.033 | 0.047 |   0.608 |    0.525 | 
     | b3/U1                     | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.069 |   0.677 |    0.594 | 
     | tx_clock__L1_I0           | A ^ -> Y ^  | BUFX8M               | 0.043 | 0.053 |   0.730 |    0.647 | 
     | tx_clock__L2_I0           | A ^ -> Y v  | INVX12M              | 0.024 | 0.024 |   0.754 |    0.671 | 
     | tx_clock__L3_I0           | A v -> Y ^  | CLKINVX40M           | 0.040 | 0.031 |   0.784 |    0.701 | 
     | A6/A4/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M            | 0.035 | 0.151 |   0.936 |    0.853 | 
     | A6/A4/\sync_reg_reg[2][1] | D ^         | SDFFRQX2M            | 0.035 | 0.000 |   0.936 |    0.853 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.143
     = Beginpoint Arrival Time            0.143
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                           |             |                      |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |                      | 0.272 |       |   0.143 |    0.226 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M           | 0.045 | 0.023 |   0.165 |    0.248 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX8M            | 0.020 | 0.021 |   0.186 |    0.269 | 
     | b1/U1                     | A ^ -> Y ^  | MX2X2M               | 0.043 | 0.062 |   0.248 |    0.331 | 
     | uart_clock__L1_I0         | A ^ -> Y v  | INVX2M               | 0.030 | 0.028 |   0.276 |    0.359 | 
     | uart_clock__L2_I1         | A v -> Y v  | BUFX3M               | 0.031 | 0.064 |   0.340 |    0.423 | 
     | uart_clock__L3_I0         | A v -> Y v  | CLKBUFX4M            | 0.056 | 0.085 |   0.426 |    0.509 | 
     | uart_clock__L4_I0         | A v -> Y v  | CLKBUFX40M           | 0.027 | 0.064 |   0.489 |    0.572 | 
     | uart_clock__L5_I0         | A v -> Y ^  | CLKINVX40M           | 0.015 | 0.022 |   0.511 |    0.594 | 
     | A11/U16                   | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.065 |   0.576 |    0.659 | 
     | A11                       | o_div_clk ^ | clock_divider_test_1 |       |       |   0.576 |    0.659 | 
     | o_div_clk_tx__L1_I0       | A ^ -> Y ^  | BUFX8M               | 0.033 | 0.047 |   0.623 |    0.706 | 
     | b3/U1                     | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.069 |   0.692 |    0.775 | 
     | tx_clock__L1_I0           | A ^ -> Y ^  | BUFX8M               | 0.043 | 0.053 |   0.745 |    0.828 | 
     | tx_clock__L2_I0           | A ^ -> Y v  | INVX12M              | 0.024 | 0.024 |   0.768 |    0.851 | 
     | tx_clock__L3_I0           | A v -> Y ^  | CLKINVX40M           | 0.040 | 0.031 |   0.799 |    0.882 | 
     | A6/A4/\sync_reg_reg[2][1] | CK ^        | SDFFRQX2M            | 0.041 | 0.006 |   0.805 |    0.888 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin A6/A4/\sync_reg_reg[1][1] /CK 
Endpoint:   A6/A4/\sync_reg_reg[1][1] /D (^) checked with  leading edge of 'rx_
clk'
Beginpoint: A6/A4/\sync_reg_reg[1][0] /Q (^) triggered by  leading edge of 'rx_
clk'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.805
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.852
  Arrival Time                  0.939
  Slack Time                    0.087
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.143
     = Beginpoint Arrival Time            0.143
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                           |             |                      |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |                      | 0.272 |       |   0.143 |    0.056 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M           | 0.045 | 0.023 |   0.165 |    0.079 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX8M            | 0.020 | 0.021 |   0.186 |    0.099 | 
     | b1/U1                     | A ^ -> Y ^  | MX2X2M               | 0.043 | 0.062 |   0.248 |    0.161 | 
     | uart_clock__L1_I0         | A ^ -> Y v  | INVX2M               | 0.030 | 0.028 |   0.276 |    0.190 | 
     | uart_clock__L2_I0         | A v -> Y ^  | CLKINVX4M            | 0.063 | 0.045 |   0.321 |    0.234 | 
     | A11/div_clk_reg           | CK ^ -> Q ^ | SDFFRQX2M            | 0.050 | 0.163 |   0.484 |    0.397 | 
     | A11/U16                   | B ^ -> Y ^  | MX2X2M               | 0.049 | 0.077 |   0.562 |    0.475 | 
     | A11                       | o_div_clk ^ | clock_divider_test_1 |       |       |   0.562 |    0.475 | 
     | o_div_clk_tx__L1_I0       | A ^ -> Y ^  | BUFX8M               | 0.033 | 0.047 |   0.608 |    0.522 | 
     | b3/U1                     | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.069 |   0.677 |    0.591 | 
     | tx_clock__L1_I0           | A ^ -> Y ^  | BUFX8M               | 0.043 | 0.053 |   0.730 |    0.643 | 
     | tx_clock__L2_I0           | A ^ -> Y v  | INVX12M              | 0.024 | 0.024 |   0.754 |    0.667 | 
     | tx_clock__L3_I0           | A v -> Y ^  | CLKINVX40M           | 0.040 | 0.031 |   0.784 |    0.698 | 
     | A6/A4/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M            | 0.043 | 0.155 |   0.939 |    0.852 | 
     | A6/A4/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M            | 0.043 | 0.000 |   0.939 |    0.852 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.143
     = Beginpoint Arrival Time            0.143
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                           |             |                      |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |                      | 0.272 |       |   0.143 |    0.229 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M           | 0.045 | 0.023 |   0.165 |    0.252 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX8M            | 0.020 | 0.021 |   0.186 |    0.273 | 
     | b1/U1                     | A ^ -> Y ^  | MX2X2M               | 0.043 | 0.062 |   0.248 |    0.335 | 
     | uart_clock__L1_I0         | A ^ -> Y v  | INVX2M               | 0.030 | 0.028 |   0.276 |    0.363 | 
     | uart_clock__L2_I1         | A v -> Y v  | BUFX3M               | 0.031 | 0.064 |   0.340 |    0.427 | 
     | uart_clock__L3_I0         | A v -> Y v  | CLKBUFX4M            | 0.056 | 0.085 |   0.426 |    0.512 | 
     | uart_clock__L4_I0         | A v -> Y v  | CLKBUFX40M           | 0.027 | 0.064 |   0.489 |    0.576 | 
     | uart_clock__L5_I0         | A v -> Y ^  | CLKINVX40M           | 0.015 | 0.022 |   0.511 |    0.598 | 
     | A11/U16                   | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.065 |   0.576 |    0.663 | 
     | A11                       | o_div_clk ^ | clock_divider_test_1 |       |       |   0.576 |    0.663 | 
     | o_div_clk_tx__L1_I0       | A ^ -> Y ^  | BUFX8M               | 0.033 | 0.047 |   0.623 |    0.710 | 
     | b3/U1                     | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.069 |   0.692 |    0.779 | 
     | tx_clock__L1_I0           | A ^ -> Y ^  | BUFX8M               | 0.043 | 0.053 |   0.745 |    0.831 | 
     | tx_clock__L2_I0           | A ^ -> Y v  | INVX12M              | 0.024 | 0.024 |   0.768 |    0.855 | 
     | tx_clock__L3_I0           | A v -> Y ^  | CLKINVX40M           | 0.040 | 0.031 |   0.799 |    0.886 | 
     | A6/A4/\sync_reg_reg[1][1] | CK ^        | SDFFRQX2M            | 0.041 | 0.006 |   0.805 |    0.892 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin A8/\process_reg[0] /CK 
Endpoint:   A8/\process_reg[0] /D (^) checked with  leading edge of 'rx_clk'
Beginpoint: A12/a0/busy_reg/Q     (^) triggered by  leading edge of 'rx_clk'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.805
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.848
  Arrival Time                  0.943
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.143
     = Beginpoint Arrival Time            0.143
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                     |             |                      |       |       |  Time   |   Time   | 
     |---------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                     | UART_CLK ^  |                      | 0.272 |       |   0.143 |    0.048 | 
     | UART_CLK__L1_I0     | A ^ -> Y v  | CLKINVX40M           | 0.045 | 0.023 |   0.165 |    0.071 | 
     | UART_CLK__L2_I0     | A v -> Y ^  | CLKINVX8M            | 0.020 | 0.021 |   0.186 |    0.091 | 
     | b1/U1               | A ^ -> Y ^  | MX2X2M               | 0.043 | 0.062 |   0.248 |    0.153 | 
     | uart_clock__L1_I0   | A ^ -> Y v  | INVX2M               | 0.030 | 0.028 |   0.276 |    0.181 | 
     | uart_clock__L2_I0   | A v -> Y ^  | CLKINVX4M            | 0.063 | 0.045 |   0.321 |    0.226 | 
     | A11/div_clk_reg     | CK ^ -> Q ^ | SDFFRQX2M            | 0.050 | 0.163 |   0.484 |    0.389 | 
     | A11/U16             | B ^ -> Y ^  | MX2X2M               | 0.049 | 0.077 |   0.562 |    0.467 | 
     | A11                 | o_div_clk ^ | clock_divider_test_1 |       |       |   0.562 |    0.467 | 
     | o_div_clk_tx__L1_I0 | A ^ -> Y ^  | BUFX8M               | 0.033 | 0.047 |   0.608 |    0.514 | 
     | b3/U1               | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.069 |   0.677 |    0.583 | 
     | tx_clock__L1_I0     | A ^ -> Y ^  | BUFX8M               | 0.043 | 0.053 |   0.730 |    0.635 | 
     | tx_clock__L2_I0     | A ^ -> Y v  | INVX12M              | 0.024 | 0.024 |   0.754 |    0.659 | 
     | tx_clock__L3_I0     | A v -> Y ^  | CLKINVX40M           | 0.040 | 0.031 |   0.784 |    0.690 | 
     | A12/a0/busy_reg     | CK ^ -> Q ^ | SDFFRQX2M            | 0.045 | 0.159 |   0.943 |    0.848 | 
     | A8/\process_reg[0]  | D ^         | SDFFRQX1M            | 0.045 | 0.000 |   0.943 |    0.848 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.143
     = Beginpoint Arrival Time            0.143
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                     |             |                      |       |       |  Time   |   Time   | 
     |---------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                     | UART_CLK ^  |                      | 0.272 |       |   0.143 |    0.238 | 
     | UART_CLK__L1_I0     | A ^ -> Y v  | CLKINVX40M           | 0.045 | 0.023 |   0.165 |    0.260 | 
     | UART_CLK__L2_I0     | A v -> Y ^  | CLKINVX8M            | 0.020 | 0.021 |   0.186 |    0.281 | 
     | b1/U1               | A ^ -> Y ^  | MX2X2M               | 0.043 | 0.062 |   0.248 |    0.343 | 
     | uart_clock__L1_I0   | A ^ -> Y v  | INVX2M               | 0.030 | 0.028 |   0.276 |    0.371 | 
     | uart_clock__L2_I1   | A v -> Y v  | BUFX3M               | 0.031 | 0.064 |   0.340 |    0.435 | 
     | uart_clock__L3_I0   | A v -> Y v  | CLKBUFX4M            | 0.056 | 0.085 |   0.426 |    0.520 | 
     | uart_clock__L4_I0   | A v -> Y v  | CLKBUFX40M           | 0.027 | 0.064 |   0.489 |    0.584 | 
     | uart_clock__L5_I0   | A v -> Y ^  | CLKINVX40M           | 0.015 | 0.022 |   0.511 |    0.606 | 
     | A11/U16             | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.065 |   0.576 |    0.671 | 
     | A11                 | o_div_clk ^ | clock_divider_test_1 |       |       |   0.576 |    0.671 | 
     | o_div_clk_tx__L1_I0 | A ^ -> Y ^  | BUFX8M               | 0.033 | 0.047 |   0.623 |    0.718 | 
     | b3/U1               | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.069 |   0.692 |    0.787 | 
     | tx_clock__L1_I0     | A ^ -> Y ^  | BUFX8M               | 0.043 | 0.053 |   0.745 |    0.839 | 
     | tx_clock__L2_I0     | A ^ -> Y v  | INVX12M              | 0.024 | 0.024 |   0.768 |    0.863 | 
     | tx_clock__L3_I0     | A v -> Y ^  | CLKINVX40M           | 0.040 | 0.031 |   0.799 |    0.894 | 
     | A8/\process_reg[0]  | CK ^        | SDFFRQX1M            | 0.041 | 0.006 |   0.805 |    0.900 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin A12/a1/tx_out_reg/CK 
Endpoint:   A12/a1/tx_out_reg/SI   (^) checked with  leading edge of 'scan_clk'
Beginpoint: A12/a3/ser_done_reg/QN (^) triggered by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.602
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.643
  Arrival Time                  0.738
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |              |            |       |       |  Time   |   Time   | 
     |---------------------+--------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^   |            | 0.000 |       |   0.000 |   -0.096 | 
     | scan_clk__L1_I0     | A ^ -> Y v   | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.082 | 
     | scan_clk__L2_I0     | A v -> Y ^   | CLKINVX16M | 0.016 | 0.016 |   0.030 |   -0.066 | 
     | scan_clk__L3_I0     | A ^ -> Y ^   | CLKBUFX12M | 0.023 | 0.045 |   0.075 |   -0.020 | 
     | scan_clk__L4_I0     | A ^ -> Y ^   | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.043 | 
     | scan_clk__L5_I1     | A ^ -> Y ^   | CLKBUFX4M  | 0.038 | 0.062 |   0.200 |    0.105 | 
     | scan_clk__L6_I1     | A ^ -> Y ^   | CLKBUFX4M  | 0.040 | 0.062 |   0.262 |    0.166 | 
     | scan_clk__L7_I1     | A ^ -> Y ^   | CLKBUFX4M  | 0.044 | 0.064 |   0.326 |    0.231 | 
     | scan_clk__L8_I0     | A ^ -> Y ^   | CLKBUFX32M | 0.033 | 0.057 |   0.384 |    0.288 | 
     | scan_clk__L9_I0     | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.024 |   0.407 |    0.312 | 
     | scan_clk__L10_I0    | A v -> Y ^   | CLKINVX32M | 0.011 | 0.015 |   0.422 |    0.326 | 
     | b3/U1               | B ^ -> Y ^   | MX2X2M     | 0.050 | 0.070 |   0.492 |    0.396 | 
     | tx_clock__L1_I0     | A ^ -> Y ^   | BUFX8M     | 0.044 | 0.053 |   0.544 |    0.449 | 
     | tx_clock__L2_I0     | A ^ -> Y v   | INVX12M    | 0.024 | 0.024 |   0.568 |    0.472 | 
     | tx_clock__L3_I0     | A v -> Y ^   | CLKINVX40M | 0.040 | 0.031 |   0.599 |    0.503 | 
     | A12/a3/ser_done_reg | CK ^ -> QN ^ | SDFFRX1M   | 0.067 | 0.139 |   0.738 |    0.643 | 
     | A12/a1/tx_out_reg   | SI ^         | SDFFQX2M   | 0.067 | 0.000 |   0.738 |    0.643 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.096 | 
     | scan_clk__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.109 | 
     | scan_clk__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.126 | 
     | scan_clk__L3_I0   | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.171 | 
     | scan_clk__L4_I0   | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.234 | 
     | scan_clk__L5_I1   | A ^ -> Y ^ | CLKBUFX4M  | 0.038 | 0.062 |   0.200 |    0.296 | 
     | scan_clk__L6_I1   | A ^ -> Y ^ | CLKBUFX4M  | 0.040 | 0.062 |   0.262 |    0.358 | 
     | scan_clk__L7_I1   | A ^ -> Y ^ | CLKBUFX4M  | 0.044 | 0.064 |   0.326 |    0.422 | 
     | scan_clk__L8_I0   | A ^ -> Y ^ | CLKBUFX32M | 0.033 | 0.057 |   0.384 |    0.479 | 
     | scan_clk__L9_I0   | A ^ -> Y v | CLKINVX40M | 0.017 | 0.024 |   0.407 |    0.503 | 
     | scan_clk__L10_I0  | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.422 |    0.518 | 
     | b3/U1             | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.070 |   0.492 |    0.587 | 
     | tx_clock__L1_I0   | A ^ -> Y ^ | BUFX8M     | 0.044 | 0.053 |   0.544 |    0.640 | 
     | tx_clock__L2_I0   | A ^ -> Y v | INVX12M    | 0.024 | 0.024 |   0.568 |    0.664 | 
     | tx_clock__L3_I0   | A v -> Y ^ | CLKINVX40M | 0.040 | 0.031 |   0.599 |    0.694 | 
     | A12/a1/tx_out_reg | CK ^       | SDFFQX2M   | 0.040 | 0.003 |   0.602 |    0.698 | 
     +----------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin A12/a3/ser_done_reg/CK 
Endpoint:   A12/a3/ser_done_reg/D  (^) checked with  leading edge of 'rx_clk'
Beginpoint: A12/a3/ser_done_reg/QN (v) triggered by  leading edge of 'rx_clk'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.802
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.846
  Arrival Time                  0.942
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.143
     = Beginpoint Arrival Time            0.143
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |         Cell         |  Slew | Delay | Arrival | Required | 
     |                     |              |                      |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------------------+-------+-------+---------+----------| 
     |                     | UART_CLK ^   |                      | 0.272 |       |   0.143 |    0.047 | 
     | UART_CLK__L1_I0     | A ^ -> Y v   | CLKINVX40M           | 0.045 | 0.023 |   0.165 |    0.070 | 
     | UART_CLK__L2_I0     | A v -> Y ^   | CLKINVX8M            | 0.020 | 0.021 |   0.186 |    0.090 | 
     | b1/U1               | A ^ -> Y ^   | MX2X2M               | 0.043 | 0.062 |   0.248 |    0.152 | 
     | uart_clock__L1_I0   | A ^ -> Y v   | INVX2M               | 0.030 | 0.028 |   0.276 |    0.180 | 
     | uart_clock__L2_I0   | A v -> Y ^   | CLKINVX4M            | 0.063 | 0.045 |   0.321 |    0.225 | 
     | A11/div_clk_reg     | CK ^ -> Q ^  | SDFFRQX2M            | 0.050 | 0.163 |   0.484 |    0.388 | 
     | A11/U16             | B ^ -> Y ^   | MX2X2M               | 0.049 | 0.077 |   0.562 |    0.466 | 
     | A11                 | o_div_clk ^  | clock_divider_test_1 |       |       |   0.562 |    0.466 | 
     | o_div_clk_tx__L1_I0 | A ^ -> Y ^   | BUFX8M               | 0.033 | 0.047 |   0.608 |    0.513 | 
     | b3/U1               | A ^ -> Y ^   | MX2X2M               | 0.049 | 0.069 |   0.677 |    0.582 | 
     | tx_clock__L1_I0     | A ^ -> Y ^   | BUFX8M               | 0.043 | 0.053 |   0.730 |    0.634 | 
     | tx_clock__L2_I0     | A ^ -> Y v   | INVX12M              | 0.024 | 0.024 |   0.754 |    0.658 | 
     | tx_clock__L3_I0     | A v -> Y ^   | CLKINVX40M           | 0.040 | 0.031 |   0.784 |    0.689 | 
     | A12/a3/ser_done_reg | CK ^ -> QN v | SDFFRX1M             | 0.051 | 0.124 |   0.909 |    0.813 | 
     | A12/a3/U10          | B0 v -> Y ^  | OAI31X1M             | 0.033 | 0.033 |   0.942 |    0.846 | 
     | A12/a3/ser_done_reg | D ^          | SDFFRX1M             | 0.033 | 0.000 |   0.942 |    0.846 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.143
     = Beginpoint Arrival Time            0.143
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                     |             |                      |       |       |  Time   |   Time   | 
     |---------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                     | UART_CLK ^  |                      | 0.272 |       |   0.143 |    0.239 | 
     | UART_CLK__L1_I0     | A ^ -> Y v  | CLKINVX40M           | 0.045 | 0.023 |   0.165 |    0.261 | 
     | UART_CLK__L2_I0     | A v -> Y ^  | CLKINVX8M            | 0.020 | 0.021 |   0.186 |    0.282 | 
     | b1/U1               | A ^ -> Y ^  | MX2X2M               | 0.043 | 0.062 |   0.248 |    0.344 | 
     | uart_clock__L1_I0   | A ^ -> Y v  | INVX2M               | 0.030 | 0.028 |   0.276 |    0.372 | 
     | uart_clock__L2_I1   | A v -> Y v  | BUFX3M               | 0.031 | 0.064 |   0.340 |    0.436 | 
     | uart_clock__L3_I0   | A v -> Y v  | CLKBUFX4M            | 0.056 | 0.085 |   0.426 |    0.521 | 
     | uart_clock__L4_I0   | A v -> Y v  | CLKBUFX40M           | 0.027 | 0.064 |   0.489 |    0.585 | 
     | uart_clock__L5_I0   | A v -> Y ^  | CLKINVX40M           | 0.015 | 0.022 |   0.511 |    0.607 | 
     | A11/U16             | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.065 |   0.576 |    0.672 | 
     | A11                 | o_div_clk ^ | clock_divider_test_1 |       |       |   0.576 |    0.672 | 
     | o_div_clk_tx__L1_I0 | A ^ -> Y ^  | BUFX8M               | 0.033 | 0.047 |   0.623 |    0.719 | 
     | b3/U1               | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.069 |   0.692 |    0.788 | 
     | tx_clock__L1_I0     | A ^ -> Y ^  | BUFX8M               | 0.043 | 0.053 |   0.745 |    0.840 | 
     | tx_clock__L2_I0     | A ^ -> Y v  | INVX12M              | 0.024 | 0.024 |   0.768 |    0.864 | 
     | tx_clock__L3_I0     | A v -> Y ^  | CLKINVX40M           | 0.040 | 0.031 |   0.799 |    0.895 | 
     | A12/a3/ser_done_reg | CK ^        | SDFFRX1M             | 0.040 | 0.003 |   0.802 |    0.898 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin A6/A3/\sync_reg_reg[2][1] /CK 
Endpoint:   A6/A3/\sync_reg_reg[2][1] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.596
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.636
  Arrival Time                  0.735
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.099 | 
     | b4/FE_PHC6_scan_rst       | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.260 | 
     | b4/U1                     | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.628 | 
     | A6/A3/\sync_reg_reg[2][1] | RN ^        | SDFFRQX2M | 0.595 | 0.008 |   0.735 |    0.636 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.099 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.113 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.129 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.174 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.238 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.302 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.364 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.416 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.501 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.554 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.611 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.643 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.687 | 
     | A6/A3/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.055 | 0.008 |   0.596 |    0.695 | 
     +------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin A6/A3/\sync_reg_reg[2][0] /CK 
Endpoint:   A6/A3/\sync_reg_reg[2][0] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.596
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.636
  Arrival Time                  0.735
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.099 | 
     | b4/FE_PHC6_scan_rst       | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.260 | 
     | b4/U1                     | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.628 | 
     | A6/A3/\sync_reg_reg[2][0] | RN ^        | SDFFRQX2M | 0.595 | 0.008 |   0.735 |    0.636 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.099 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.113 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.129 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.174 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.238 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.302 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.365 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.416 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.501 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.554 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.611 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.643 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.687 | 
     | A6/A3/\sync_reg_reg[2][0] | CK ^       | SDFFRQX2M  | 0.055 | 0.008 |   0.596 |    0.695 | 
     +------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin A6/A3/\sync_reg_reg[1][1] /CK 
Endpoint:   A6/A3/\sync_reg_reg[1][1] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.596
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.636
  Arrival Time                  0.735
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.099 | 
     | b4/FE_PHC6_scan_rst       | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.260 | 
     | b4/U1                     | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.628 | 
     | A6/A3/\sync_reg_reg[1][1] | RN ^        | SDFFRQX2M | 0.595 | 0.008 |   0.735 |    0.636 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.099 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.113 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.129 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.174 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.238 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.302 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.365 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.416 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.501 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.554 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.611 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.643 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.687 | 
     | A6/A3/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.055 | 0.008 |   0.596 |    0.695 | 
     +------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin A7/\stages_reg[1] /CK 
Endpoint:   A7/\stages_reg[1] /D (^) checked with  leading edge of 'uart_clk'
Beginpoint: A7/\stages_reg[0] /Q (^) triggered by  leading edge of 'uart_clk'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.742
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.786
  Arrival Time                  0.885
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.143
     = Beginpoint Arrival Time            0.143
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |            |       |       |  Time   |   Time   | 
     |-------------------+-------------+------------+-------+-------+---------+----------| 
     |                   | UART_CLK ^  |            | 0.272 |       |   0.143 |    0.044 | 
     | UART_CLK__L1_I0   | A ^ -> Y v  | CLKINVX40M | 0.045 | 0.023 |   0.165 |    0.066 | 
     | UART_CLK__L2_I0   | A v -> Y ^  | CLKINVX8M  | 0.020 | 0.021 |   0.186 |    0.087 | 
     | b1/U1             | A ^ -> Y ^  | MX2X2M     | 0.043 | 0.062 |   0.248 |    0.149 | 
     | uart_clock__L1_I0 | A ^ -> Y v  | INVX2M     | 0.030 | 0.028 |   0.276 |    0.177 | 
     | uart_clock__L2_I1 | A v -> Y v  | BUFX3M     | 0.031 | 0.064 |   0.340 |    0.241 | 
     | uart_clock__L3_I1 | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.073 |   0.414 |    0.315 | 
     | uart_clock__L4_I1 | A v -> Y v  | CLKBUFX4M  | 0.043 | 0.078 |   0.492 |    0.393 | 
     | uart_clock__L5_I1 | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.076 |   0.567 |    0.468 | 
     | uart_clock__L6_I0 | A v -> Y v  | CLKBUFX4M  | 0.041 | 0.077 |   0.644 |    0.545 | 
     | uart_clock__L7_I0 | A v -> Y v  | CLKBUFX24M | 0.033 | 0.065 |   0.709 |    0.610 | 
     | uart_clock__L8_I0 | A v -> Y ^  | CLKINVX40M | 0.027 | 0.029 |   0.739 |    0.639 | 
     | A7/\stages_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.146 |   0.885 |    0.786 | 
     | A7/\stages_reg[1] | D ^         | SDFFRQX1M  | 0.035 | 0.000 |   0.885 |    0.786 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.143
     = Beginpoint Arrival Time            0.143
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | UART_CLK ^ |            | 0.272 |       |   0.143 |    0.242 | 
     | UART_CLK__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.045 | 0.023 |   0.165 |    0.265 | 
     | UART_CLK__L2_I0   | A v -> Y ^ | CLKINVX8M  | 0.020 | 0.021 |   0.186 |    0.285 | 
     | b1/U1             | A ^ -> Y ^ | MX2X2M     | 0.043 | 0.062 |   0.248 |    0.347 | 
     | uart_clock__L1_I0 | A ^ -> Y v | INVX2M     | 0.030 | 0.028 |   0.276 |    0.375 | 
     | uart_clock__L2_I1 | A v -> Y v | BUFX3M     | 0.031 | 0.064 |   0.340 |    0.439 | 
     | uart_clock__L3_I1 | A v -> Y v | CLKBUFX4M  | 0.040 | 0.073 |   0.414 |    0.513 | 
     | uart_clock__L4_I1 | A v -> Y v | CLKBUFX4M  | 0.043 | 0.078 |   0.492 |    0.591 | 
     | uart_clock__L5_I1 | A v -> Y v | CLKBUFX4M  | 0.038 | 0.076 |   0.567 |    0.666 | 
     | uart_clock__L6_I0 | A v -> Y v | CLKBUFX4M  | 0.041 | 0.077 |   0.644 |    0.743 | 
     | uart_clock__L7_I0 | A v -> Y v | CLKBUFX24M | 0.033 | 0.065 |   0.709 |    0.808 | 
     | uart_clock__L8_I0 | A v -> Y ^ | CLKINVX40M | 0.027 | 0.029 |   0.739 |    0.838 | 
     | A7/\stages_reg[1] | CK ^       | SDFFRQX1M  | 0.027 | 0.003 |   0.742 |    0.841 | 
     +----------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin A6/A3/\sync_reg_reg[0][1] /CK 
Endpoint:   A6/A3/\sync_reg_reg[0][1] /D (^) checked with  leading edge of 'ref_
clk'
Beginpoint: A6/A3/\sync_reg_reg[0][0] /Q (^) triggered by  leading edge of 'ref_
clk'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.448
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.496
  Arrival Time                  0.596
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.133
     = Beginpoint Arrival Time            0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.254 |       |   0.133 |    0.033 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.020 |   0.153 |    0.053 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX8M  | 0.018 | 0.019 |   0.172 |    0.072 | 
     | b0/U1                     | A ^ -> Y ^  | CLKMX2X4M  | 0.050 | 0.083 |   0.255 |    0.155 | 
     | ref_clock__L1_I0          | A ^ -> Y ^  | BUFX16M    | 0.039 | 0.053 |   0.308 |    0.208 | 
     | ref_clock__L2_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.058 |   0.366 |    0.266 | 
     | ref_clock__L3_I0          | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.031 |   0.397 |    0.297 | 
     | ref_clock__L4_I0          | A v -> Y ^  | CLKINVX40M | 0.051 | 0.044 |   0.441 |    0.341 | 
     | A6/A3/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.034 | 0.155 |   0.596 |    0.496 | 
     | A6/A3/\sync_reg_reg[0][1] | D ^         | SDFFRQX2M  | 0.034 | 0.000 |   0.596 |    0.496 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.133
     = Beginpoint Arrival Time            0.133
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.254 |       |   0.133 |    0.233 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.042 | 0.020 |   0.153 |    0.253 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX8M  | 0.018 | 0.019 |   0.172 |    0.272 | 
     | b0/U1                     | A ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.083 |   0.255 |    0.355 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.308 |    0.408 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.366 |    0.465 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.397 |    0.497 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.441 |    0.541 | 
     | A6/A3/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.055 | 0.007 |   0.448 |    0.548 | 
     +------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin A6/A3/\sync_reg_reg[2][1] /CK 
Endpoint:   A6/A3/\sync_reg_reg[2][1] /D (^) checked with  leading edge of 'ref_
clk'
Beginpoint: A6/A3/\sync_reg_reg[2][0] /Q (^) triggered by  leading edge of 'ref_
clk'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.449
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.497
  Arrival Time                  0.597
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.133
     = Beginpoint Arrival Time            0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.254 |       |   0.133 |    0.033 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.020 |   0.153 |    0.053 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX8M  | 0.018 | 0.019 |   0.172 |    0.072 | 
     | b0/U1                     | A ^ -> Y ^  | CLKMX2X4M  | 0.050 | 0.083 |   0.255 |    0.155 | 
     | ref_clock__L1_I0          | A ^ -> Y ^  | BUFX16M    | 0.039 | 0.053 |   0.308 |    0.208 | 
     | ref_clock__L2_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.058 |   0.366 |    0.266 | 
     | ref_clock__L3_I0          | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.031 |   0.397 |    0.297 | 
     | ref_clock__L4_I0          | A v -> Y ^  | CLKINVX40M | 0.051 | 0.044 |   0.441 |    0.341 | 
     | A6/A3/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.156 |   0.597 |    0.497 | 
     | A6/A3/\sync_reg_reg[2][1] | D ^         | SDFFRQX2M  | 0.035 | 0.000 |   0.597 |    0.497 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.133
     = Beginpoint Arrival Time            0.133
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.254 |       |   0.133 |    0.233 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.042 | 0.020 |   0.153 |    0.253 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX8M  | 0.018 | 0.019 |   0.172 |    0.272 | 
     | b0/U1                     | A ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.083 |   0.255 |    0.355 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.308 |    0.408 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.366 |    0.466 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.397 |    0.497 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.441 |    0.541 | 
     | A6/A3/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.055 | 0.008 |   0.449 |    0.549 | 
     +------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin A6/A3/\sync_reg_reg[1][1] /CK 
Endpoint:   A6/A3/\sync_reg_reg[1][1] /D (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A3/\sync_reg_reg[1][0] /Q (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.596
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.644
  Arrival Time                  0.744
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.100 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.087 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX16M | 0.016 | 0.016 |   0.030 |   -0.070 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | CLKBUFX12M | 0.023 | 0.045 |   0.075 |   -0.025 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.038 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.103 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.165 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.216 | 
     | b0/U1                     | B ^ -> Y ^  | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.301 | 
     | ref_clock__L1_I0          | A ^ -> Y ^  | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.354 | 
     | ref_clock__L2_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.412 | 
     | ref_clock__L3_I0          | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.443 | 
     | ref_clock__L4_I0          | A v -> Y ^  | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.487 | 
     | A6/A3/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.156 |   0.744 |    0.644 | 
     | A6/A3/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M  | 0.036 | 0.000 |   0.744 |    0.644 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.101 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.114 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.131 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.176 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.239 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.304 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.366 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.417 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.502 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.555 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.613 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.644 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.688 | 
     | A6/A3/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.055 | 0.008 |   0.596 |    0.696 | 
     +------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin A6/A3/\sync_reg_reg[3][1] /CK 
Endpoint:   A6/A3/\sync_reg_reg[3][1] /D (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A3/\sync_reg_reg[3][0] /Q (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.596
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.643
  Arrival Time                  0.745
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.101 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.087 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX16M | 0.016 | 0.016 |   0.030 |   -0.071 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | CLKBUFX12M | 0.023 | 0.045 |   0.075 |   -0.026 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.038 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.102 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.164 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.215 | 
     | b0/U1                     | B ^ -> Y ^  | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.301 | 
     | ref_clock__L1_I0          | A ^ -> Y ^  | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.354 | 
     | ref_clock__L2_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.411 | 
     | ref_clock__L3_I0          | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.443 | 
     | ref_clock__L4_I0          | A v -> Y ^  | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.487 | 
     | A6/A3/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.157 |   0.744 |    0.643 | 
     | A6/A3/\sync_reg_reg[3][1] | D ^         | SDFFRQX2M  | 0.037 | 0.000 |   0.745 |    0.643 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.101 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.115 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.131 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.176 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.240 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.304 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.367 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.418 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.503 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.556 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.613 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.645 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.689 | 
     | A6/A3/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.055 | 0.008 |   0.596 |    0.697 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin A4/\stages_reg[1] /CK 
Endpoint:   A4/\stages_reg[1] /D (^) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[0] /Q (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.458
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.506
  Arrival Time                  0.608
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.133
     = Beginpoint Arrival Time            0.133
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |            |       |       |  Time   |   Time   | 
     |-------------------+-------------+------------+-------+-------+---------+----------| 
     |                   | REF_CLK ^   |            | 0.254 |       |   0.133 |    0.031 | 
     | REF_CLK__L1_I0    | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.020 |   0.153 |    0.051 | 
     | REF_CLK__L2_I0    | A v -> Y ^  | CLKINVX8M  | 0.018 | 0.019 |   0.172 |    0.070 | 
     | b0/U1             | A ^ -> Y ^  | CLKMX2X4M  | 0.050 | 0.083 |   0.255 |    0.153 | 
     | ref_clock__L1_I0  | A ^ -> Y ^  | BUFX16M    | 0.039 | 0.053 |   0.308 |    0.206 | 
     | ref_clock__L2_I0  | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.058 |   0.366 |    0.264 | 
     | ref_clock__L3_I0  | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.031 |   0.397 |    0.295 | 
     | ref_clock__L4_I0  | A v -> Y ^  | CLKINVX40M | 0.051 | 0.044 |   0.441 |    0.339 | 
     | A4/\stages_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.167 |   0.608 |    0.506 | 
     | A4/\stages_reg[1] | D ^         | SDFFRQX2M  | 0.036 | 0.000 |   0.608 |    0.506 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.133
     = Beginpoint Arrival Time            0.133
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | REF_CLK ^  |            | 0.254 |       |   0.133 |    0.235 | 
     | REF_CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.042 | 0.020 |   0.153 |    0.255 | 
     | REF_CLK__L2_I0    | A v -> Y ^ | CLKINVX8M  | 0.018 | 0.019 |   0.172 |    0.274 | 
     | b0/U1             | A ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.083 |   0.255 |    0.357 | 
     | ref_clock__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.308 |    0.410 | 
     | ref_clock__L2_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.366 |    0.467 | 
     | ref_clock__L3_I0  | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.397 |    0.499 | 
     | ref_clock__L4_I0  | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.441 |    0.543 | 
     | A4/\stages_reg[1] | CK ^       | SDFFRQX2M  | 0.060 | 0.017 |   0.458 |    0.560 | 
     +----------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin A6/A3/\sync_reg_reg[3][1] /CK 
Endpoint:   A6/A3/\sync_reg_reg[3][1] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.596
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.636
  Arrival Time                  0.738
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.102 | 
     | b4/FE_PHC6_scan_rst       | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.257 | 
     | b4/U1                     | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.625 | 
     | A6/A3/\sync_reg_reg[3][1] | RN ^        | SDFFRQX2M | 0.595 | 0.011 |   0.738 |    0.636 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.102 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.116 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.132 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.177 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.241 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.305 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.367 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.419 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.504 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.557 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.614 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.646 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.690 | 
     | A6/A3/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.055 | 0.008 |   0.596 |    0.698 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin A6/A3/\sync_reg_reg[3][0] /CK 
Endpoint:   A6/A3/\sync_reg_reg[3][0] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.596
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.636
  Arrival Time                  0.739
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.104 | 
     | b4/FE_PHC6_scan_rst       | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.255 | 
     | b4/U1                     | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.623 | 
     | A6/A3/\sync_reg_reg[3][0] | RN ^        | SDFFRQX2M | 0.596 | 0.012 |   0.739 |    0.636 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.117 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.134 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.179 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.242 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.307 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.369 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.420 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.505 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.558 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.616 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.647 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.692 | 
     | A6/A3/\sync_reg_reg[3][0] | CK ^       | SDFFRQX2M  | 0.055 | 0.008 |   0.596 |    0.699 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin A6/A4/\sync_reg_reg[3][1] /CK 
Endpoint:   A6/A4/\sync_reg_reg[3][1] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A4/\sync_reg_reg[3][0] /Q  (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.605
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.646
  Arrival Time                  0.750
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.090 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX16M | 0.016 | 0.016 |   0.030 |   -0.074 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | CLKBUFX12M | 0.023 | 0.045 |   0.075 |   -0.029 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.035 | 
     | scan_clk__L5_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.038 | 0.062 |   0.200 |    0.096 | 
     | scan_clk__L6_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.040 | 0.062 |   0.262 |    0.158 | 
     | scan_clk__L7_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.044 | 0.064 |   0.326 |    0.222 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX32M | 0.033 | 0.057 |   0.384 |    0.279 | 
     | scan_clk__L9_I0           | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.024 |   0.407 |    0.303 | 
     | scan_clk__L10_I0          | A v -> Y ^  | CLKINVX32M | 0.011 | 0.015 |   0.422 |    0.318 | 
     | b3/U1                     | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.070 |   0.492 |    0.388 | 
     | tx_clock__L1_I0           | A ^ -> Y ^  | BUFX8M     | 0.044 | 0.053 |   0.544 |    0.440 | 
     | tx_clock__L2_I0           | A ^ -> Y v  | INVX12M    | 0.024 | 0.024 |   0.568 |    0.464 | 
     | tx_clock__L3_I0           | A v -> Y ^  | CLKINVX40M | 0.040 | 0.031 |   0.599 |    0.495 | 
     | A6/A4/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.151 |   0.749 |    0.645 | 
     | A6/A4/\sync_reg_reg[3][1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   0.750 |    0.646 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.118 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.134 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.179 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.243 | 
     | scan_clk__L5_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.038 | 0.062 |   0.200 |    0.304 | 
     | scan_clk__L6_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.040 | 0.062 |   0.262 |    0.366 | 
     | scan_clk__L7_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.044 | 0.064 |   0.326 |    0.431 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX32M | 0.033 | 0.057 |   0.384 |    0.488 | 
     | scan_clk__L9_I0           | A ^ -> Y v | CLKINVX40M | 0.017 | 0.024 |   0.407 |    0.511 | 
     | scan_clk__L10_I0          | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.422 |    0.526 | 
     | b3/U1                     | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.070 |   0.492 |    0.596 | 
     | tx_clock__L1_I0           | A ^ -> Y ^ | BUFX8M     | 0.044 | 0.053 |   0.544 |    0.648 | 
     | tx_clock__L2_I0           | A ^ -> Y v | INVX12M    | 0.024 | 0.024 |   0.568 |    0.672 | 
     | tx_clock__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.040 | 0.031 |   0.599 |    0.703 | 
     | A6/A4/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.041 | 0.006 |   0.605 |    0.709 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin A6/A4/\sync_reg_reg[0][1] /CK 
Endpoint:   A6/A4/\sync_reg_reg[0][1] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A4/\sync_reg_reg[0][0] /Q  (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.605
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.645
  Arrival Time                  0.750
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.105 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.091 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX16M | 0.016 | 0.016 |   0.030 |   -0.075 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | CLKBUFX12M | 0.023 | 0.045 |   0.075 |   -0.029 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.034 | 
     | scan_clk__L5_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.038 | 0.062 |   0.200 |    0.096 | 
     | scan_clk__L6_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.040 | 0.062 |   0.262 |    0.157 | 
     | scan_clk__L7_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.044 | 0.064 |   0.326 |    0.222 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX32M | 0.033 | 0.057 |   0.384 |    0.279 | 
     | scan_clk__L9_I0           | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.024 |   0.407 |    0.303 | 
     | scan_clk__L10_I0          | A v -> Y ^  | CLKINVX32M | 0.011 | 0.015 |   0.422 |    0.317 | 
     | b3/U1                     | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.070 |   0.492 |    0.387 | 
     | tx_clock__L1_I0           | A ^ -> Y ^  | BUFX8M     | 0.044 | 0.053 |   0.544 |    0.440 | 
     | tx_clock__L2_I0           | A ^ -> Y v  | INVX12M    | 0.024 | 0.024 |   0.568 |    0.463 | 
     | tx_clock__L3_I0           | A v -> Y ^  | CLKINVX40M | 0.040 | 0.031 |   0.599 |    0.494 | 
     | A6/A4/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.151 |   0.750 |    0.645 | 
     | A6/A4/\sync_reg_reg[0][1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   0.750 |    0.645 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.118 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.135 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.180 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.243 | 
     | scan_clk__L5_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.038 | 0.062 |   0.200 |    0.305 | 
     | scan_clk__L6_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.040 | 0.062 |   0.262 |    0.367 | 
     | scan_clk__L7_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.044 | 0.064 |   0.326 |    0.431 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX32M | 0.033 | 0.057 |   0.384 |    0.488 | 
     | scan_clk__L9_I0           | A ^ -> Y v | CLKINVX40M | 0.017 | 0.024 |   0.407 |    0.512 | 
     | scan_clk__L10_I0          | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.422 |    0.527 | 
     | b3/U1                     | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.070 |   0.492 |    0.596 | 
     | tx_clock__L1_I0           | A ^ -> Y ^ | BUFX8M     | 0.044 | 0.053 |   0.544 |    0.649 | 
     | tx_clock__L2_I0           | A ^ -> Y v | INVX12M    | 0.024 | 0.024 |   0.568 |    0.673 | 
     | tx_clock__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.040 | 0.031 |   0.599 |    0.703 | 
     | A6/A4/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.041 | 0.006 |   0.605 |    0.709 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin A6/A4/\sync_reg_reg[2][1] /CK 
Endpoint:   A6/A4/\sync_reg_reg[2][1] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A4/\sync_reg_reg[2][0] /Q  (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.605
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.645
  Arrival Time                  0.750
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.105 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.091 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX16M | 0.016 | 0.016 |   0.030 |   -0.075 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | CLKBUFX12M | 0.023 | 0.045 |   0.075 |   -0.030 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.034 | 
     | scan_clk__L5_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.038 | 0.062 |   0.200 |    0.095 | 
     | scan_clk__L6_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.040 | 0.062 |   0.262 |    0.157 | 
     | scan_clk__L7_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.044 | 0.064 |   0.326 |    0.221 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX32M | 0.033 | 0.057 |   0.384 |    0.279 | 
     | scan_clk__L9_I0           | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.024 |   0.407 |    0.302 | 
     | scan_clk__L10_I0          | A v -> Y ^  | CLKINVX32M | 0.011 | 0.015 |   0.422 |    0.317 | 
     | b3/U1                     | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.070 |   0.492 |    0.387 | 
     | tx_clock__L1_I0           | A ^ -> Y ^  | BUFX8M     | 0.044 | 0.053 |   0.544 |    0.439 | 
     | tx_clock__L2_I0           | A ^ -> Y v  | INVX12M    | 0.024 | 0.024 |   0.568 |    0.463 | 
     | tx_clock__L3_I0           | A v -> Y ^  | CLKINVX40M | 0.040 | 0.031 |   0.599 |    0.494 | 
     | A6/A4/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.151 |   0.750 |    0.645 | 
     | A6/A4/\sync_reg_reg[2][1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   0.750 |    0.645 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.119 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.135 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.180 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.244 | 
     | scan_clk__L5_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.038 | 0.062 |   0.200 |    0.305 | 
     | scan_clk__L6_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.040 | 0.062 |   0.262 |    0.367 | 
     | scan_clk__L7_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.044 | 0.064 |   0.326 |    0.431 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX32M | 0.033 | 0.057 |   0.384 |    0.489 | 
     | scan_clk__L9_I0           | A ^ -> Y v | CLKINVX40M | 0.017 | 0.024 |   0.407 |    0.512 | 
     | scan_clk__L10_I0          | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.422 |    0.527 | 
     | b3/U1                     | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.070 |   0.492 |    0.597 | 
     | tx_clock__L1_I0           | A ^ -> Y ^ | BUFX8M     | 0.044 | 0.053 |   0.544 |    0.649 | 
     | tx_clock__L2_I0           | A ^ -> Y v | INVX12M    | 0.024 | 0.024 |   0.568 |    0.673 | 
     | tx_clock__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.040 | 0.031 |   0.599 |    0.704 | 
     | A6/A4/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.041 | 0.006 |   0.605 |    0.710 | 
     +------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin A6/A3/\sync_reg_reg[0][0] /CK 
Endpoint:   A6/A3/\sync_reg_reg[0][0] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.596
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.636
  Arrival Time                  0.742
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.106 | 
     | b4/FE_PHC6_scan_rst       | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.253 | 
     | b4/U1                     | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.622 | 
     | A6/A3/\sync_reg_reg[0][0] | RN ^        | SDFFRQX2M | 0.596 | 0.014 |   0.742 |    0.636 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.119 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.136 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.181 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.244 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.309 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.371 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.422 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.507 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.560 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.618 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.649 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.693 | 
     | A6/A3/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.055 | 0.008 |   0.596 |    0.701 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin A6/A3/\sync_reg_reg[1][0] /CK 
Endpoint:   A6/A3/\sync_reg_reg[1][0] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.595
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.636
  Arrival Time                  0.742
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.106 | 
     | b4/FE_PHC6_scan_rst       | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.253 | 
     | b4/U1                     | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.621 | 
     | A6/A3/\sync_reg_reg[1][0] | RN ^        | SDFFRQX2M | 0.596 | 0.014 |   0.742 |    0.636 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.120 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.136 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.181 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.245 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.309 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.371 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.423 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.508 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.561 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.618 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.650 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.694 | 
     | A6/A3/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.055 | 0.008 |   0.595 |    0.701 | 
     +------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin A7/\stages_reg[1] /CK 
Endpoint:   A7/\stages_reg[1] /SI (^) checked with  leading edge of 'scan_clk'
Beginpoint: A7/\stages_reg[0] /Q  (^) triggered by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.591
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.628
  Arrival Time                  0.734
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |            |       |       |  Time   |   Time   | 
     |-------------------+-------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0   | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.093 | 
     | scan_clk__L2_I0   | A v -> Y ^  | CLKINVX16M | 0.016 | 0.016 |   0.030 |   -0.076 | 
     | b1/U1             | B ^ -> Y ^  | MX2X2M     | 0.044 | 0.067 |   0.097 |   -0.009 | 
     | uart_clock__L1_I0 | A ^ -> Y v  | INVX2M     | 0.031 | 0.029 |   0.126 |    0.019 | 
     | uart_clock__L2_I1 | A v -> Y v  | BUFX3M     | 0.031 | 0.064 |   0.190 |    0.083 | 
     | uart_clock__L3_I1 | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.073 |   0.263 |    0.157 | 
     | uart_clock__L4_I1 | A v -> Y v  | CLKBUFX4M  | 0.043 | 0.078 |   0.341 |    0.235 | 
     | uart_clock__L5_I1 | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.076 |   0.417 |    0.310 | 
     | uart_clock__L6_I0 | A v -> Y v  | CLKBUFX4M  | 0.041 | 0.077 |   0.494 |    0.387 | 
     | uart_clock__L7_I0 | A v -> Y v  | CLKBUFX24M | 0.033 | 0.065 |   0.559 |    0.452 | 
     | uart_clock__L8_I0 | A v -> Y ^  | CLKINVX40M | 0.027 | 0.029 |   0.588 |    0.482 | 
     | A7/\stages_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.146 |   0.734 |    0.628 | 
     | A7/\stages_reg[1] | SI ^        | SDFFRQX1M  | 0.035 | 0.000 |   0.734 |    0.628 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.120 | 
     | scan_clk__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.136 | 
     | b1/U1             | B ^ -> Y ^ | MX2X2M     | 0.044 | 0.067 |   0.097 |    0.204 | 
     | uart_clock__L1_I0 | A ^ -> Y v | INVX2M     | 0.031 | 0.029 |   0.126 |    0.232 | 
     | uart_clock__L2_I1 | A v -> Y v | BUFX3M     | 0.031 | 0.064 |   0.190 |    0.296 | 
     | uart_clock__L3_I1 | A v -> Y v | CLKBUFX4M  | 0.040 | 0.073 |   0.263 |    0.370 | 
     | uart_clock__L4_I1 | A v -> Y v | CLKBUFX4M  | 0.043 | 0.078 |   0.341 |    0.448 | 
     | uart_clock__L5_I1 | A v -> Y v | CLKBUFX4M  | 0.038 | 0.076 |   0.417 |    0.523 | 
     | uart_clock__L6_I0 | A v -> Y v | CLKBUFX4M  | 0.041 | 0.077 |   0.494 |    0.600 | 
     | uart_clock__L7_I0 | A v -> Y v | CLKBUFX24M | 0.033 | 0.065 |   0.559 |    0.665 | 
     | uart_clock__L8_I0 | A v -> Y ^ | CLKINVX40M | 0.027 | 0.029 |   0.588 |    0.695 | 
     | A7/\stages_reg[1] | CK ^       | SDFFRQX1M  | 0.027 | 0.003 |   0.591 |    0.698 | 
     +----------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin A6/A3/\sync_reg_reg[0][1] /CK 
Endpoint:   A6/A3/\sync_reg_reg[0][1] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.595
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.635
  Arrival Time                  0.742
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.107 | 
     | b4/FE_PHC6_scan_rst       | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.252 | 
     | b4/U1                     | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.620 | 
     | A6/A3/\sync_reg_reg[0][1] | RN ^        | SDFFRQX2M | 0.596 | 0.015 |   0.742 |    0.635 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.121 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.137 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.182 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.246 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.310 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.372 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.424 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.509 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.562 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.619 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.651 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.695 | 
     | A6/A3/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.055 | 0.007 |   0.595 |    0.702 | 
     +------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin A6/A3/\sync_reg_reg[0][1] /CK 
Endpoint:   A6/A3/\sync_reg_reg[0][1] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A3/\sync_reg_reg[0][0] /Q  (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.595
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.636
  Arrival Time                  0.743
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.107 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.093 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX16M | 0.016 | 0.016 |   0.030 |   -0.077 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | CLKBUFX12M | 0.023 | 0.045 |   0.075 |   -0.032 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.032 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.096 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.158 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.209 | 
     | b0/U1                     | B ^ -> Y ^  | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.295 | 
     | ref_clock__L1_I0          | A ^ -> Y ^  | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.348 | 
     | ref_clock__L2_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.405 | 
     | ref_clock__L3_I0          | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.437 | 
     | ref_clock__L4_I0          | A v -> Y ^  | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.481 | 
     | A6/A3/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.034 | 0.155 |   0.743 |    0.636 | 
     | A6/A3/\sync_reg_reg[0][1] | SI ^        | SDFFRQX2M  | 0.034 | 0.000 |   0.743 |    0.636 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.121 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.137 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.182 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.246 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.310 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.373 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.424 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.509 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.562 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.619 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.651 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.695 | 
     | A6/A3/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.055 | 0.007 |   0.595 |    0.702 | 
     +------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin A6/A3/\sync_reg_reg[2][1] /CK 
Endpoint:   A6/A3/\sync_reg_reg[2][1] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A3/\sync_reg_reg[2][0] /Q  (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.596
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.636
  Arrival Time                  0.744
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.107 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.094 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX16M | 0.016 | 0.016 |   0.030 |   -0.077 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | CLKBUFX12M | 0.023 | 0.045 |   0.075 |   -0.032 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.031 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.096 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.158 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.209 | 
     | b0/U1                     | B ^ -> Y ^  | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.294 | 
     | ref_clock__L1_I0          | A ^ -> Y ^  | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.347 | 
     | ref_clock__L2_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.405 | 
     | ref_clock__L3_I0          | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.436 | 
     | ref_clock__L4_I0          | A v -> Y ^  | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.480 | 
     | A6/A3/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.156 |   0.744 |    0.636 | 
     | A6/A3/\sync_reg_reg[2][1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   0.744 |    0.636 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.121 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.137 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.183 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.246 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.311 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.373 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.424 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.509 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.562 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.620 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.651 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.695 | 
     | A6/A3/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.055 | 0.008 |   0.596 |    0.703 | 
     +------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin A6/A3/\sync_reg_reg[1][1] /CK 
Endpoint:   A6/A3/\sync_reg_reg[1][1] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A3/\sync_reg_reg[1][0] /Q  (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.596
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.636
  Arrival Time                  0.744
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.108 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.094 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX16M | 0.016 | 0.016 |   0.030 |   -0.078 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | CLKBUFX12M | 0.023 | 0.045 |   0.075 |   -0.033 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.031 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.095 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.158 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.209 | 
     | b0/U1                     | B ^ -> Y ^  | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.294 | 
     | ref_clock__L1_I0          | A ^ -> Y ^  | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.347 | 
     | ref_clock__L2_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.404 | 
     | ref_clock__L3_I0          | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.436 | 
     | ref_clock__L4_I0          | A v -> Y ^  | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.480 | 
     | A6/A3/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.156 |   0.744 |    0.636 | 
     | A6/A3/\sync_reg_reg[1][1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.744 |    0.636 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.122 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.138 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.183 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.247 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.311 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.373 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.425 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.510 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.563 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.620 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.652 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.696 | 
     | A6/A3/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.055 | 0.008 |   0.596 |    0.704 | 
     +------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin A6/A1/\memory_reg[5][7] /CK 
Endpoint:   A6/A1/\memory_reg[5][7] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.602
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.643
  Arrival Time                  0.751
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.108 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.251 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.619 | 
     | A6/A1/\memory_reg[5][7] | RN ^        | SDFFRQX2M | 0.600 | 0.024 |   0.751 |    0.643 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.122 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.138 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.183 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.247 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.311 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.374 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.425 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.510 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.563 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.621 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.652 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.696 | 
     | A6/A1/\memory_reg[5][7] | CK ^       | SDFFRQX2M  | 0.059 | 0.014 |   0.602 |    0.711 | 
     +----------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin A6/A4/\sync_reg_reg[1][1] /CK 
Endpoint:   A6/A4/\sync_reg_reg[1][1] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A4/\sync_reg_reg[1][0] /Q  (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.605
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.645
  Arrival Time                  0.753
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.108 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.095 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX16M | 0.016 | 0.016 |   0.030 |   -0.078 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | CLKBUFX12M | 0.023 | 0.045 |   0.075 |   -0.033 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.030 | 
     | scan_clk__L5_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.038 | 0.062 |   0.200 |    0.092 | 
     | scan_clk__L6_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.040 | 0.062 |   0.262 |    0.154 | 
     | scan_clk__L7_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.044 | 0.064 |   0.326 |    0.218 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX32M | 0.033 | 0.057 |   0.384 |    0.275 | 
     | scan_clk__L9_I0           | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.024 |   0.407 |    0.299 | 
     | scan_clk__L10_I0          | A v -> Y ^  | CLKINVX32M | 0.011 | 0.015 |   0.422 |    0.314 | 
     | b3/U1                     | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.070 |   0.492 |    0.383 | 
     | tx_clock__L1_I0           | A ^ -> Y ^  | BUFX8M     | 0.044 | 0.053 |   0.544 |    0.436 | 
     | tx_clock__L2_I0           | A ^ -> Y v  | INVX12M    | 0.024 | 0.024 |   0.568 |    0.460 | 
     | tx_clock__L3_I0           | A v -> Y ^  | CLKINVX40M | 0.040 | 0.031 |   0.599 |    0.490 | 
     | A6/A4/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.043 | 0.155 |   0.753 |    0.645 | 
     | A6/A4/\sync_reg_reg[1][1] | SI ^        | SDFFRQX2M  | 0.043 | 0.000 |   0.753 |    0.645 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.122 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.138 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.184 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.247 | 
     | scan_clk__L5_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.038 | 0.062 |   0.200 |    0.309 | 
     | scan_clk__L6_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.040 | 0.062 |   0.262 |    0.370 | 
     | scan_clk__L7_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.044 | 0.064 |   0.326 |    0.435 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX32M | 0.033 | 0.057 |   0.384 |    0.492 | 
     | scan_clk__L9_I0           | A ^ -> Y v | CLKINVX40M | 0.017 | 0.024 |   0.407 |    0.516 | 
     | scan_clk__L10_I0          | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.422 |    0.531 | 
     | b3/U1                     | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.070 |   0.492 |    0.600 | 
     | tx_clock__L1_I0           | A ^ -> Y ^ | BUFX8M     | 0.044 | 0.053 |   0.544 |    0.653 | 
     | tx_clock__L2_I0           | A ^ -> Y v | INVX12M    | 0.024 | 0.024 |   0.568 |    0.677 | 
     | tx_clock__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.040 | 0.031 |   0.599 |    0.707 | 
     | A6/A4/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.041 | 0.006 |   0.605 |    0.713 | 
     +------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin A6/A3/\sync_reg_reg[3][1] /CK 
Endpoint:   A6/A3/\sync_reg_reg[3][1] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A3/\sync_reg_reg[3][0] /Q  (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.596
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.636
  Arrival Time                  0.744
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.108 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.095 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX16M | 0.016 | 0.016 |   0.030 |   -0.078 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | CLKBUFX12M | 0.023 | 0.045 |   0.075 |   -0.033 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.030 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.095 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.157 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.208 | 
     | b0/U1                     | B ^ -> Y ^  | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.293 | 
     | ref_clock__L1_I0          | A ^ -> Y ^  | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.346 | 
     | ref_clock__L2_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.404 | 
     | ref_clock__L3_I0          | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.435 | 
     | ref_clock__L4_I0          | A v -> Y ^  | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.479 | 
     | A6/A3/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.157 |   0.744 |    0.636 | 
     | A6/A3/\sync_reg_reg[3][1] | SI ^        | SDFFRQX2M  | 0.037 | 0.000 |   0.744 |    0.636 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.122 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.138 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.184 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.247 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.312 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.374 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.425 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.510 | 
     | ref_clock__L1_I0          | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.563 | 
     | ref_clock__L2_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.621 | 
     | ref_clock__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.652 | 
     | ref_clock__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.696 | 
     | A6/A3/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.055 | 0.008 |   0.596 |    0.704 | 
     +------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin A4/\stages_reg[1] /CK 
Endpoint:   A4/\stages_reg[1] /SI (^) checked with  leading edge of 'scan_clk'
Beginpoint: A4/\stages_reg[0] /Q  (^) triggered by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.605
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.645
  Arrival Time                  0.755
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |            |       |       |  Time   |   Time   | 
     |-------------------+-------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0   | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.095 | 
     | scan_clk__L2_I0   | A v -> Y ^  | CLKINVX16M | 0.016 | 0.016 |   0.030 |   -0.079 | 
     | scan_clk__L3_I0   | A ^ -> Y ^  | CLKBUFX12M | 0.023 | 0.045 |   0.075 |   -0.034 | 
     | scan_clk__L4_I0   | A ^ -> Y ^  | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.030 | 
     | scan_clk__L5_I0   | A ^ -> Y ^  | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.094 | 
     | scan_clk__L6_I0   | A ^ -> Y ^  | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.156 | 
     | scan_clk__L7_I0   | A ^ -> Y ^  | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.207 | 
     | b0/U1             | B ^ -> Y ^  | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.293 | 
     | ref_clock__L1_I0  | A ^ -> Y ^  | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.346 | 
     | ref_clock__L2_I0  | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.403 | 
     | ref_clock__L3_I0  | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.435 | 
     | ref_clock__L4_I0  | A v -> Y ^  | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.479 | 
     | A4/\stages_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.167 |   0.754 |    0.645 | 
     | A4/\stages_reg[1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.755 |    0.645 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.123 | 
     | scan_clk__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.139 | 
     | scan_clk__L3_I0   | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.184 | 
     | scan_clk__L4_I0   | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.248 | 
     | scan_clk__L5_I0   | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.312 | 
     | scan_clk__L6_I0   | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.375 | 
     | scan_clk__L7_I0   | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.426 | 
     | b0/U1             | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.511 | 
     | ref_clock__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.564 | 
     | ref_clock__L2_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.622 | 
     | ref_clock__L3_I0  | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.653 | 
     | ref_clock__L4_I0  | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.697 | 
     | A4/\stages_reg[1] | CK ^       | SDFFRQX2M  | 0.060 | 0.017 |   0.605 |    0.714 | 
     +----------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin A8/\process_reg[1] /CK 
Endpoint:   A8/\process_reg[1] /D (^) checked with  leading edge of 'rx_clk'
Beginpoint: A8/\process_reg[0] /Q (^) triggered by  leading edge of 'rx_clk'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.805
+ Hold                         -0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.850
  Arrival Time                  0.960
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.143
     = Beginpoint Arrival Time            0.143
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                     |             |                      |       |       |  Time   |   Time   | 
     |---------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                     | UART_CLK ^  |                      | 0.272 |       |   0.143 |    0.034 | 
     | UART_CLK__L1_I0     | A ^ -> Y v  | CLKINVX40M           | 0.045 | 0.023 |   0.165 |    0.056 | 
     | UART_CLK__L2_I0     | A v -> Y ^  | CLKINVX8M            | 0.020 | 0.021 |   0.186 |    0.077 | 
     | b1/U1               | A ^ -> Y ^  | MX2X2M               | 0.043 | 0.062 |   0.248 |    0.139 | 
     | uart_clock__L1_I0   | A ^ -> Y v  | INVX2M               | 0.030 | 0.028 |   0.276 |    0.167 | 
     | uart_clock__L2_I0   | A v -> Y ^  | CLKINVX4M            | 0.063 | 0.045 |   0.321 |    0.212 | 
     | A11/div_clk_reg     | CK ^ -> Q ^ | SDFFRQX2M            | 0.050 | 0.163 |   0.484 |    0.375 | 
     | A11/U16             | B ^ -> Y ^  | MX2X2M               | 0.049 | 0.077 |   0.562 |    0.452 | 
     | A11                 | o_div_clk ^ | clock_divider_test_1 |       |       |   0.562 |    0.452 | 
     | o_div_clk_tx__L1_I0 | A ^ -> Y ^  | BUFX8M               | 0.033 | 0.047 |   0.608 |    0.499 | 
     | b3/U1               | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.069 |   0.677 |    0.568 | 
     | tx_clock__L1_I0     | A ^ -> Y ^  | BUFX8M               | 0.043 | 0.053 |   0.730 |    0.621 | 
     | tx_clock__L2_I0     | A ^ -> Y v  | INVX12M              | 0.024 | 0.024 |   0.754 |    0.645 | 
     | tx_clock__L3_I0     | A v -> Y ^  | CLKINVX40M           | 0.040 | 0.031 |   0.784 |    0.675 | 
     | A8/\process_reg[0]  | CK ^ -> Q ^ | SDFFRQX1M            | 0.066 | 0.175 |   0.960 |    0.850 | 
     | A8/\process_reg[1]  | D ^         | SDFFRQX2M            | 0.066 | 0.000 |   0.960 |    0.850 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.143
     = Beginpoint Arrival Time            0.143
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                     |             |                      |       |       |  Time   |   Time   | 
     |---------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                     | UART_CLK ^  |                      | 0.272 |       |   0.143 |    0.252 | 
     | UART_CLK__L1_I0     | A ^ -> Y v  | CLKINVX40M           | 0.045 | 0.023 |   0.165 |    0.275 | 
     | UART_CLK__L2_I0     | A v -> Y ^  | CLKINVX8M            | 0.020 | 0.021 |   0.186 |    0.295 | 
     | b1/U1               | A ^ -> Y ^  | MX2X2M               | 0.043 | 0.062 |   0.248 |    0.357 | 
     | uart_clock__L1_I0   | A ^ -> Y v  | INVX2M               | 0.030 | 0.028 |   0.276 |    0.385 | 
     | uart_clock__L2_I1   | A v -> Y v  | BUFX3M               | 0.031 | 0.064 |   0.340 |    0.449 | 
     | uart_clock__L3_I0   | A v -> Y v  | CLKBUFX4M            | 0.056 | 0.085 |   0.425 |    0.535 | 
     | uart_clock__L4_I0   | A v -> Y v  | CLKBUFX40M           | 0.027 | 0.064 |   0.489 |    0.598 | 
     | uart_clock__L5_I0   | A v -> Y ^  | CLKINVX40M           | 0.015 | 0.022 |   0.511 |    0.621 | 
     | A11/U16             | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.065 |   0.576 |    0.685 | 
     | A11                 | o_div_clk ^ | clock_divider_test_1 |       |       |   0.576 |    0.685 | 
     | o_div_clk_tx__L1_I0 | A ^ -> Y ^  | BUFX8M               | 0.033 | 0.047 |   0.623 |    0.732 | 
     | b3/U1               | A ^ -> Y ^  | MX2X2M               | 0.049 | 0.069 |   0.692 |    0.801 | 
     | tx_clock__L1_I0     | A ^ -> Y ^  | BUFX8M               | 0.043 | 0.053 |   0.745 |    0.854 | 
     | tx_clock__L2_I0     | A ^ -> Y v  | INVX12M              | 0.024 | 0.024 |   0.768 |    0.878 | 
     | tx_clock__L3_I0     | A v -> Y ^  | CLKINVX40M           | 0.040 | 0.031 |   0.799 |    0.908 | 
     | A8/\process_reg[1]  | CK ^        | SDFFRQX2M            | 0.041 | 0.006 |   0.805 |    0.914 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin A9/U0_edge_bit_counter/\edge_count_reg[0] /CK 
Endpoint:   A9/U0_edge_bit_counter/\edge_count_reg[0] /SI (^) checked with  
leading edge of 'scan_clk'
Beginpoint: A9/U0_edge_bit_counter/\bit_count_reg[3] /QN  (^) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.604
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.641
  Arrival Time                  0.751
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^   |            | 0.000 |       |   0.000 |   -0.110 | 
     | scan_clk__L1_I0                           | A ^ -> Y v   | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.096 | 
     | scan_clk__L2_I0                           | A v -> Y ^   | CLKINVX16M | 0.016 | 0.016 |   0.030 |   -0.080 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.023 | 0.045 |   0.075 |   -0.035 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^   | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.029 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^   | CLKBUFX4M  | 0.038 | 0.062 |   0.200 |    0.090 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^   | CLKBUFX4M  | 0.040 | 0.062 |   0.262 |    0.152 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^   | CLKBUFX4M  | 0.044 | 0.064 |   0.326 |    0.216 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^   | CLKBUFX32M | 0.033 | 0.057 |   0.384 |    0.274 | 
     | scan_clk__L9_I0                           | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.024 |   0.407 |    0.297 | 
     | scan_clk__L10_I0                          | A v -> Y ^   | CLKINVX32M | 0.011 | 0.015 |   0.422 |    0.312 | 
     | b2/U1                                     | B ^ -> Y ^   | MX2X2M     | 0.053 | 0.072 |   0.494 |    0.384 | 
     | rx_clock__L1_I0                           | A ^ -> Y v   | INVX3M     | 0.026 | 0.023 |   0.517 |    0.407 | 
     | rx_clock__L2_I0                           | A v -> Y v   | BUFX14M    | 0.026 | 0.055 |   0.572 |    0.462 | 
     | rx_clock__L3_I0                           | A v -> Y ^   | CLKINVX32M | 0.037 | 0.030 |   0.602 |    0.492 | 
     | A9/U0_edge_bit_counter/\bit_count_reg[3]  | CK ^ -> QN ^ | SDFFRX1M   | 0.087 | 0.149 |   0.751 |    0.641 | 
     | A9/U0_edge_bit_counter/\edge_count_reg[0] | SI ^         | SDFFRQX2M  | 0.087 | 0.000 |   0.751 |    0.641 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.110 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.124 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.140 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.185 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.249 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^ | CLKBUFX4M  | 0.038 | 0.062 |   0.200 |    0.310 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^ | CLKBUFX4M  | 0.040 | 0.062 |   0.262 |    0.372 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^ | CLKBUFX4M  | 0.044 | 0.064 |   0.326 |    0.436 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^ | CLKBUFX32M | 0.033 | 0.057 |   0.384 |    0.494 | 
     | scan_clk__L9_I0                           | A ^ -> Y v | CLKINVX40M | 0.017 | 0.024 |   0.407 |    0.517 | 
     | scan_clk__L10_I0                          | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.422 |    0.532 | 
     | b2/U1                                     | B ^ -> Y ^ | MX2X2M     | 0.053 | 0.072 |   0.494 |    0.604 | 
     | rx_clock__L1_I0                           | A ^ -> Y v | INVX3M     | 0.026 | 0.023 |   0.517 |    0.627 | 
     | rx_clock__L2_I0                           | A v -> Y v | BUFX14M    | 0.026 | 0.055 |   0.572 |    0.682 | 
     | rx_clock__L3_I0                           | A v -> Y ^ | CLKINVX32M | 0.037 | 0.030 |   0.602 |    0.712 | 
     | A9/U0_edge_bit_counter/\edge_count_reg[0] | CK ^       | SDFFRQX2M  | 0.037 | 0.002 |   0.604 |    0.714 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin A6/A1/\memory_reg[7][7] /CK 
Endpoint:   A6/A1/\memory_reg[7][7] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.603
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.643
  Arrival Time                  0.754
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.110 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.249 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.617 | 
     | A6/A1/\memory_reg[7][7] | RN ^        | SDFFRQX2M | 0.603 | 0.027 |   0.754 |    0.643 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.110 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.124 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.140 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.185 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.249 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.313 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.376 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.427 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.512 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.565 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.623 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.654 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.698 | 
     | A6/A1/\memory_reg[7][7] | CK ^       | SDFFRQX2M  | 0.060 | 0.015 |   0.603 |    0.713 | 
     +----------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin A6/A1/\memory_reg[5][6] /CK 
Endpoint:   A6/A1/\memory_reg[5][6] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.602
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.643
  Arrival Time                  0.753
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.110 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.249 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.617 | 
     | A6/A1/\memory_reg[5][6] | RN ^        | SDFFRQX2M | 0.602 | 0.026 |   0.753 |    0.643 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.110 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.124 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.140 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.185 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.249 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.313 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.376 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.427 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.512 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.565 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.623 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.654 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.698 | 
     | A6/A1/\memory_reg[5][6] | CK ^       | SDFFRQX2M  | 0.059 | 0.014 |   0.602 |    0.713 | 
     +----------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin A6/A1/\memory_reg[6][7] /CK 
Endpoint:   A6/A1/\memory_reg[6][7] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.603
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.643
  Arrival Time                  0.754
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.110 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.248 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.617 | 
     | A6/A1/\memory_reg[6][7] | RN ^        | SDFFRQX2M | 0.603 | 0.027 |   0.754 |    0.643 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.110 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.124 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.140 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.186 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.249 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.313 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.376 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.427 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.512 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.565 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.623 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.654 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.698 | 
     | A6/A1/\memory_reg[6][7] | CK ^       | SDFFRQX2M  | 0.060 | 0.015 |   0.603 |    0.713 | 
     +----------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin A6/A1/\memory_reg[4][6] /CK 
Endpoint:   A6/A1/\memory_reg[4][6] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.602
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.643
  Arrival Time                  0.753
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.111 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.248 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.617 | 
     | A6/A1/\memory_reg[4][6] | RN ^        | SDFFRQX2M | 0.603 | 0.026 |   0.753 |    0.643 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.111 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.124 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.141 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.186 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.249 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.314 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.376 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.427 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.512 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.565 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.623 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.654 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.698 | 
     | A6/A1/\memory_reg[4][6] | CK ^       | SDFFRQX2M  | 0.060 | 0.014 |   0.602 |    0.713 | 
     +----------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin A6/A1/\memory_reg[6][6] /CK 
Endpoint:   A6/A1/\memory_reg[6][6] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.603
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.643
  Arrival Time                  0.754
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.111 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.248 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.617 | 
     | A6/A1/\memory_reg[6][6] | RN ^        | SDFFRQX2M | 0.603 | 0.027 |   0.754 |    0.643 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.111 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.124 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.141 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.186 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.249 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.314 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.376 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.427 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.512 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.565 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.623 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.654 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.698 | 
     | A6/A1/\memory_reg[6][6] | CK ^       | SDFFRQX2M  | 0.060 | 0.015 |   0.603 |    0.713 | 
     +----------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin A6/A1/\memory_reg[6][5] /CK 
Endpoint:   A6/A1/\memory_reg[6][5] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.603
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.643
  Arrival Time                  0.754
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.111 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.248 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.616 | 
     | A6/A1/\memory_reg[6][5] | RN ^        | SDFFRQX2M | 0.603 | 0.027 |   0.754 |    0.643 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.111 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.124 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.141 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.186 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.249 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.314 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.376 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.427 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.512 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.565 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.623 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.654 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.698 | 
     | A6/A1/\memory_reg[6][5] | CK ^       | SDFFRQX2M  | 0.060 | 0.015 |   0.603 |    0.713 | 
     +----------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin A6/A1/\memory_reg[7][6] /CK 
Endpoint:   A6/A1/\memory_reg[7][6] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.603
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.643
  Arrival Time                  0.754
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.111 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.248 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.616 | 
     | A6/A1/\memory_reg[7][6] | RN ^        | SDFFRQX2M | 0.603 | 0.027 |   0.754 |    0.643 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.111 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.125 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.141 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.186 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.249 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.314 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.376 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.427 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.512 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.565 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.623 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.654 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.699 | 
     | A6/A1/\memory_reg[7][6] | CK ^       | SDFFRQX2M  | 0.060 | 0.015 |   0.603 |    0.713 | 
     +----------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin A6/A1/\memory_reg[5][5] /CK 
Endpoint:   A6/A1/\memory_reg[5][5] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.602
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.643
  Arrival Time                  0.753
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.111 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.248 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.616 | 
     | A6/A1/\memory_reg[5][5] | RN ^        | SDFFRQX2M | 0.603 | 0.026 |   0.753 |    0.643 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.111 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.125 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.141 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.186 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.249 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.314 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.376 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.427 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.512 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.565 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.623 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.654 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.699 | 
     | A6/A1/\memory_reg[5][5] | CK ^       | SDFFRQX2M  | 0.059 | 0.014 |   0.602 |    0.713 | 
     +----------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin A9/U0_data_sampling/\Samples_reg[0] /CK 
Endpoint:   A9/U0_data_sampling/\Samples_reg[0] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: A8/\process_reg[1] /Q                   (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.608
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.648
  Arrival Time                  0.759
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.111 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.097 | 
     | scan_clk__L2_I0                     | A v -> Y ^  | CLKINVX16M | 0.016 | 0.016 |   0.030 |   -0.081 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^  | CLKBUFX12M | 0.023 | 0.045 |   0.075 |   -0.036 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^  | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.028 | 
     | scan_clk__L5_I1                     | A ^ -> Y ^  | CLKBUFX4M  | 0.038 | 0.062 |   0.200 |    0.089 | 
     | scan_clk__L6_I1                     | A ^ -> Y ^  | CLKBUFX4M  | 0.040 | 0.062 |   0.262 |    0.151 | 
     | scan_clk__L7_I1                     | A ^ -> Y ^  | CLKBUFX4M  | 0.044 | 0.064 |   0.326 |    0.215 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^  | CLKBUFX32M | 0.033 | 0.057 |   0.384 |    0.273 | 
     | scan_clk__L9_I0                     | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.024 |   0.407 |    0.296 | 
     | scan_clk__L10_I0                    | A v -> Y ^  | CLKINVX32M | 0.011 | 0.015 |   0.422 |    0.311 | 
     | b3/U1                               | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.070 |   0.492 |    0.381 | 
     | tx_clock__L1_I0                     | A ^ -> Y ^  | BUFX8M     | 0.044 | 0.053 |   0.544 |    0.433 | 
     | tx_clock__L2_I0                     | A ^ -> Y v  | INVX12M    | 0.024 | 0.024 |   0.568 |    0.457 | 
     | tx_clock__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.040 | 0.031 |   0.599 |    0.488 | 
     | A8/\process_reg[1]                  | CK ^ -> Q ^ | SDFFRQX2M  | 0.048 | 0.160 |   0.759 |    0.648 | 
     | A9/U0_data_sampling/\Samples_reg[0] | SI ^        | SDFFRQX2M  | 0.048 | 0.000 |   0.759 |    0.648 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.111 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.125 | 
     | scan_clk__L2_I0                     | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.141 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.186 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.250 | 
     | scan_clk__L5_I1                     | A ^ -> Y ^ | CLKBUFX4M  | 0.038 | 0.062 |   0.200 |    0.311 | 
     | scan_clk__L6_I1                     | A ^ -> Y ^ | CLKBUFX4M  | 0.040 | 0.062 |   0.262 |    0.373 | 
     | scan_clk__L7_I1                     | A ^ -> Y ^ | CLKBUFX4M  | 0.044 | 0.064 |   0.326 |    0.437 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^ | CLKBUFX32M | 0.033 | 0.057 |   0.384 |    0.494 | 
     | scan_clk__L9_I0                     | A ^ -> Y v | CLKINVX40M | 0.017 | 0.024 |   0.407 |    0.518 | 
     | scan_clk__L10_I0                    | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.422 |    0.533 | 
     | b2/U1                               | B ^ -> Y ^ | MX2X2M     | 0.053 | 0.072 |   0.494 |    0.605 | 
     | rx_clock__L1_I0                     | A ^ -> Y v | INVX3M     | 0.026 | 0.023 |   0.517 |    0.628 | 
     | rx_clock__L2_I0                     | A v -> Y v | BUFX14M    | 0.026 | 0.055 |   0.572 |    0.683 | 
     | rx_clock__L3_I0                     | A v -> Y ^ | CLKINVX32M | 0.037 | 0.030 |   0.602 |    0.713 | 
     | A9/U0_data_sampling/\Samples_reg[0] | CK ^       | SDFFRQX2M  | 0.038 | 0.006 |   0.608 |    0.719 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin A6/A2/\gray_rd_ptr_reg[1] /CK 
Endpoint:   A6/A2/\gray_rd_ptr_reg[1] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A2/\gray_rd_ptr_reg[0] /Q  (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.606
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.646
  Arrival Time                  0.757
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.111 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.097 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX16M | 0.016 | 0.016 |   0.030 |   -0.081 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | CLKBUFX12M | 0.023 | 0.045 |   0.075 |   -0.036 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.028 | 
     | scan_clk__L5_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.038 | 0.062 |   0.200 |    0.089 | 
     | scan_clk__L6_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.040 | 0.062 |   0.262 |    0.151 | 
     | scan_clk__L7_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.044 | 0.064 |   0.326 |    0.215 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX32M | 0.033 | 0.057 |   0.384 |    0.273 | 
     | scan_clk__L9_I0           | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.024 |   0.407 |    0.296 | 
     | scan_clk__L10_I0          | A v -> Y ^  | CLKINVX32M | 0.011 | 0.015 |   0.422 |    0.311 | 
     | b3/U1                     | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.070 |   0.492 |    0.381 | 
     | tx_clock__L1_I0           | A ^ -> Y ^  | BUFX8M     | 0.044 | 0.053 |   0.544 |    0.433 | 
     | tx_clock__L2_I0           | A ^ -> Y v  | INVX12M    | 0.024 | 0.024 |   0.568 |    0.457 | 
     | tx_clock__L3_I0           | A v -> Y ^  | CLKINVX40M | 0.040 | 0.031 |   0.599 |    0.488 | 
     | A6/A2/\gray_rd_ptr_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.043 | 0.158 |   0.757 |    0.646 | 
     | A6/A2/\gray_rd_ptr_reg[1] | SI ^        | SDFFRQX2M  | 0.043 | 0.000 |   0.757 |    0.646 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.111 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.125 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.141 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.186 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.250 | 
     | scan_clk__L5_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.038 | 0.062 |   0.200 |    0.311 | 
     | scan_clk__L6_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.040 | 0.062 |   0.262 |    0.373 | 
     | scan_clk__L7_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.044 | 0.064 |   0.326 |    0.437 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX32M | 0.033 | 0.057 |   0.384 |    0.495 | 
     | scan_clk__L9_I0           | A ^ -> Y v | CLKINVX40M | 0.017 | 0.024 |   0.407 |    0.518 | 
     | scan_clk__L10_I0          | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.422 |    0.533 | 
     | b3/U1                     | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.070 |   0.492 |    0.603 | 
     | tx_clock__L1_I0           | A ^ -> Y ^ | BUFX8M     | 0.044 | 0.053 |   0.544 |    0.655 | 
     | tx_clock__L2_I0           | A ^ -> Y v | INVX12M    | 0.024 | 0.024 |   0.568 |    0.679 | 
     | tx_clock__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.040 | 0.031 |   0.599 |    0.710 | 
     | A6/A2/\gray_rd_ptr_reg[1] | CK ^       | SDFFRQX2M  | 0.041 | 0.007 |   0.606 |    0.717 | 
     +------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin A6/A1/\memory_reg[4][5] /CK 
Endpoint:   A6/A1/\memory_reg[4][5] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.602
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.643
  Arrival Time                  0.754
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^  |           | 0.000 |       |   0.000 |   -0.111 | 
     | b4/FE_PHC6_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.074 | 0.359 |   0.359 |    0.247 | 
     | b4/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.595 | 0.368 |   0.727 |    0.616 | 
     | A6/A1/\memory_reg[4][5] | RN ^        | SDFFRQX2M | 0.603 | 0.027 |   0.754 |    0.643 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.111 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.125 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.141 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.187 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.250 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.041 | 0.064 |   0.203 |    0.314 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.039 | 0.062 |   0.265 |    0.377 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX4M  | 0.024 | 0.051 |   0.317 |    0.428 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M  | 0.050 | 0.085 |   0.402 |    0.513 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | BUFX16M    | 0.039 | 0.053 |   0.455 |    0.566 | 
     | ref_clock__L2_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.058 |   0.512 |    0.624 | 
     | ref_clock__L3_I0        | A ^ -> Y v | CLKINVX40M | 0.041 | 0.031 |   0.544 |    0.655 | 
     | ref_clock__L4_I0        | A v -> Y ^ | CLKINVX40M | 0.051 | 0.044 |   0.588 |    0.699 | 
     | A6/A1/\memory_reg[4][5] | CK ^       | SDFFRQX2M  | 0.059 | 0.014 |   0.602 |    0.713 | 
     +----------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin A6/A2/\gray_rd_ptr_reg[3] /CK 
Endpoint:   A6/A2/\gray_rd_ptr_reg[3] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A2/\gray_rd_ptr_reg[2] /Q  (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.606
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.646
  Arrival Time                  0.758
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.111 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.098 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX16M | 0.016 | 0.016 |   0.030 |   -0.081 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | CLKBUFX12M | 0.023 | 0.045 |   0.075 |   -0.036 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.027 | 
     | scan_clk__L5_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.038 | 0.062 |   0.200 |    0.089 | 
     | scan_clk__L6_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.040 | 0.062 |   0.262 |    0.151 | 
     | scan_clk__L7_I1           | A ^ -> Y ^  | CLKBUFX4M  | 0.044 | 0.064 |   0.326 |    0.215 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX32M | 0.033 | 0.057 |   0.384 |    0.272 | 
     | scan_clk__L9_I0           | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.024 |   0.407 |    0.296 | 
     | scan_clk__L10_I0          | A v -> Y ^  | CLKINVX32M | 0.011 | 0.015 |   0.422 |    0.311 | 
     | b3/U1                     | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.070 |   0.492 |    0.380 | 
     | tx_clock__L1_I0           | A ^ -> Y ^  | BUFX8M     | 0.044 | 0.053 |   0.544 |    0.433 | 
     | tx_clock__L2_I0           | A ^ -> Y v  | INVX12M    | 0.024 | 0.024 |   0.568 |    0.457 | 
     | tx_clock__L3_I0           | A v -> Y ^  | CLKINVX40M | 0.040 | 0.031 |   0.599 |    0.487 | 
     | A6/A2/\gray_rd_ptr_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.043 | 0.159 |   0.758 |    0.646 | 
     | A6/A2/\gray_rd_ptr_reg[3] | SI ^        | SDFFRQX2M  | 0.043 | 0.000 |   0.758 |    0.646 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.111 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.125 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.016 | 0.016 |   0.030 |    0.141 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.045 |   0.075 |    0.187 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX4M  | 0.047 | 0.064 |   0.139 |    0.250 | 
     | scan_clk__L5_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.038 | 0.062 |   0.200 |    0.312 | 
     | scan_clk__L6_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.040 | 0.062 |   0.262 |    0.373 | 
     | scan_clk__L7_I1           | A ^ -> Y ^ | CLKBUFX4M  | 0.044 | 0.064 |   0.326 |    0.438 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX32M | 0.033 | 0.057 |   0.384 |    0.495 | 
     | scan_clk__L9_I0           | A ^ -> Y v | CLKINVX40M | 0.017 | 0.024 |   0.407 |    0.519 | 
     | scan_clk__L10_I0          | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.422 |    0.534 | 
     | b3/U1                     | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.070 |   0.492 |    0.603 | 
     | tx_clock__L1_I0           | A ^ -> Y ^ | BUFX8M     | 0.044 | 0.053 |   0.544 |    0.656 | 
     | tx_clock__L2_I0           | A ^ -> Y v | INVX12M    | 0.024 | 0.024 |   0.568 |    0.680 | 
     | tx_clock__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.040 | 0.031 |   0.599 |    0.710 | 
     | A6/A2/\gray_rd_ptr_reg[3] | CK ^       | SDFFRQX2M  | 0.041 | 0.008 |   0.606 |    0.718 | 
     +------------------------------------------------------------------------------------------+ 

