Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-04-12 15:28:43	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	916	12	1	false	0	0		0	
2019-04-12 15:28:48	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2148	199	1	false	0	0		0	
2019-04-12 15:28:52	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	528	9	3	false	0	0		0	
2019-04-12 15:28:56	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	1824	229	0	false	0	0		0	
2019-04-12 15:29:00	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	730	9	1	false	0	0		0	
2019-04-12 15:29:05	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2300	90	1	false	0	0		0	
2019-04-12 15:29:09	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	3522	145	0	false	0	0		0	
2019-04-12 15:29:13	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	868	12	1	false	0	0		0	
2019-04-12 15:29:17	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	3328	271	6	false	0	0		0	
2019-04-12 15:29:22	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	3256	230	6	false	0	0		0	
2019-04-12 15:29:26	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2564	56	1	false	0	0		0	
2019-04-12 15:29:30	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2610	59	1	false	0	0		0	
2019-04-12 15:29:35	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2946	132	1	false	0	0		0	
2019-04-12 15:29:39	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	1908	59	0	false	0	0		0	
2019-04-12 15:29:44	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	3720	136	0	false	0	0		0	
2019-04-12 15:29:48	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	1652	65	0	false	0	0		0	
2019-04-12 15:29:53	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	3150	134	0	false	0	0		0	
2019-04-12 15:29:57	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2006	65	0	false	0	0		0	
2019-04-12 15:30:02	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	6512	122	1	false	0	0		0	
2019-04-12 15:30:06	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	1524	14	0	false	0	0		0	
2019-04-12 15:30:10	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2244	92	0	false	0	0		0	
2019-04-12 15:30:18	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	916	12	1	false	0	0		0	
2019-04-12 15:30:22	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2148	199	1	false	0	0		0	
2019-04-12 15:30:27	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	528	9	3	false	0	0		0	
2019-04-12 15:30:32	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	1824	229	0	false	0	0		0	
2019-04-12 15:30:36	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	730	9	1	false	0	0		0	
2019-04-12 15:30:41	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2300	90	1	false	0	0		0	
2019-04-12 15:30:45	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	3522	145	0	false	0	0		0	
2019-04-12 15:30:50	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	868	12	1	false	0	0		0	
2019-04-12 15:30:55	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	3328	271	6	false	0	0		0	
2019-04-12 15:31:00	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	3256	230	6	false	0	0		0	
2019-04-12 15:31:04	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2564	56	1	false	0	0		0	
2019-04-12 15:31:09	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2610	59	1	false	0	0		0	
2019-04-12 15:31:14	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2946	132	1	false	0	0		0	
2019-04-12 15:31:19	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	1908	59	0	false	0	0		0	
2019-04-12 15:31:23	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	3720	136	0	false	0	0		0	
2019-04-12 15:31:28	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	1652	65	0	false	0	0		0	
2019-04-12 15:31:33	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	3150	134	0	false	0	0		0	
2019-04-12 15:31:38	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2006	65	0	false	0	0		0	
2019-04-12 15:31:42	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	6512	122	1	false	0	0		0	
2019-04-12 15:31:47	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	1524	14	0	false	0	0		0	
2019-04-12 15:31:51	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2244	92	0	false	0	0		0	
2019-04-12 15:31:59	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	920	12	1	false	0	0		0	
2019-04-12 15:32:04	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2090	199	1	false	0	0		0	
2019-04-12 15:32:09	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	528	9	3	false	0	0		0	
2019-04-12 15:32:13	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1782	229	0	false	0	0		0	
2019-04-12 15:32:18	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	738	9	1	false	0	0		0	
2019-04-12 15:32:23	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2248	90	1	false	0	0		0	
2019-04-12 15:32:28	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	3452	145	0	false	0	0		0	
2019-04-12 15:32:32	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	872	12	1	false	0	0		0	
2019-04-12 15:32:37	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	3278	271	6	false	0	0		0	
2019-04-12 15:32:42	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	3206	230	6	false	0	0		0	
2019-04-12 15:32:47	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2570	56	1	false	0	0		0	
2019-04-12 15:32:52	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2614	59	1	false	0	0		0	
2019-04-12 15:32:57	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2898	132	1	false	0	0		0	
2019-04-12 15:33:02	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1902	59	0	false	0	0		0	
2019-04-12 15:33:06	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	3660	136	0	false	0	0		0	
2019-04-12 15:33:11	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1644	65	0	false	0	0		0	
2019-04-12 15:33:16	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	3100	134	0	false	0	0		0	
2019-04-12 15:33:21	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1998	65	0	false	0	0		0	
2019-04-12 15:33:26	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	6464	122	1	false	0	0		0	
2019-04-12 15:33:31	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1536	14	0	false	0	0		0	
2019-04-12 15:33:35	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2192	92	0	false	0	0		0	
2019-04-12 15:33:41	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	920	12	1	false	0	0		0	
2019-04-12 15:33:44	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2084	193	1	false	0	0		0	
2019-04-12 15:33:47	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	528	9	3	false	0	0		0	
2019-04-12 15:33:51	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1776	223	0	false	0	0		0	
2019-04-12 15:33:54	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	738	9	1	false	0	0		0	
2019-04-12 15:33:57	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2242	84	1	false	0	0		0	
2019-04-12 15:34:00	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	3446	139	0	false	0	0		0	
2019-04-12 15:34:03	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	872	12	1	false	0	0		0	
2019-04-12 15:34:07	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	3272	265	6	false	0	0		0	
2019-04-12 15:34:10	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	3200	224	6	false	0	0		0	
2019-04-12 15:34:13	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2566	52	1	false	0	0		0	
2019-04-12 15:34:16	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2610	55	1	false	0	0		0	
2019-04-12 15:34:20	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2892	126	1	false	0	0		0	
2019-04-12 15:34:23	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1902	59	0	false	0	0		0	
2019-04-12 15:34:26	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	3654	130	0	false	0	0		0	
2019-04-12 15:34:30	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1644	65	0	false	0	0		0	
2019-04-12 15:34:33	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	3094	128	0	false	0	0		0	
2019-04-12 15:34:36	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1998	65	0	false	0	0		0	
2019-04-12 15:34:39	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	6464	122	1	false	0	0		0	
2019-04-12 15:34:43	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1536	14	0	false	0	0		0	
2019-04-12 15:34:46	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2186	86	0	false	0	0		0	
2019-04-12 15:34:51	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	706	12	1	false	0	0		0	
2019-04-12 15:34:54	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2068	193	1	false	0	0		0	
2019-04-12 15:34:57	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	516	9	3	false	0	0		0	
2019-04-12 15:35:00	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1736	223	0	false	0	0		0	
2019-04-12 15:35:03	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	726	9	1	false	0	0		0	
2019-04-12 15:35:06	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2012	84	1	false	0	0		0	
2019-04-12 15:35:09	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	3440	139	0	false	0	0		0	
2019-04-12 15:35:12	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	658	12	1	false	0	0		0	
2019-04-12 15:35:15	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	3236	265	6	false	0	0		0	
2019-04-12 15:35:18	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	3164	224	6	false	0	0		0	
2019-04-12 15:35:21	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2348	52	1	false	0	0		0	
2019-04-12 15:35:24	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2392	55	1	false	0	0		0	
2019-04-12 15:35:27	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2650	126	1	false	0	0		0	
2019-04-12 15:35:30	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1688	59	0	false	0	0		0	
2019-04-12 15:35:33	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	3426	130	0	false	0	0		0	
2019-04-12 15:35:36	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1416	65	0	false	0	0		0	
2019-04-12 15:35:39	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2864	128	0	false	0	0		0	
2019-04-12 15:35:42	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1784	65	0	false	0	0		0	
2019-04-12 15:35:45	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	6284	122	1	false	0	0		0	
2019-04-12 15:35:48	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1296	14	0	false	0	0		0	
2019-04-12 15:35:51	44	44.10	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304777	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=92external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1958	86	0	false	0	0		0	
