library ieee;
use ieee.std_logic_1164.all;
entity cordic is
  generic (
    n: integer := 16;
    stages: integer := 3
  );
  port (
    W: in std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n - 2 downto 0);
    X, Y: in std_logic_vector (n downto 0);
    G: out std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n - 2 downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n downto 0)
  );
end cordic;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n3371_o : std_logic;
  signal n3372_o : std_logic;
  signal n3373_o : std_logic;
  signal n3374_o : std_logic;
  signal n3375_o : std_logic;
  signal n3376_o : std_logic;
  signal n3377_o : std_logic;
  signal n3378_o : std_logic;
  signal n3379_o : std_logic;
  signal n3380_o : std_logic_vector (2 downto 0);
begin
  o <= n3380_o;
  -- vhdl_source/peres.vhdl:13:17
  n3371_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n3372_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n3373_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n3374_o <= n3372_o xor n3373_o;
  -- vhdl_source/peres.vhdl:15:17
  n3375_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n3376_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n3377_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n3378_o <= n3376_o and n3377_o;
  -- vhdl_source/peres.vhdl:15:21
  n3379_o <= n3375_o xor n3378_o;
  n3380_o <= n3371_o & n3374_o & n3379_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_in_place_17;

architecture rtl of add_in_place_17 is
  signal s1_a : std_logic_vector (16 downto 0);
  signal s1_b : std_logic_vector (16 downto 0);
  signal s2_mid : std_logic_vector (16 downto 0);
  signal s2_a : std_logic_vector (16 downto 0);
  signal s2_b : std_logic_vector (16 downto 0);
  signal s3_mid : std_logic_vector (16 downto 0);
  signal s3_a : std_logic_vector (16 downto 0);
  signal s3_b : std_logic_vector (16 downto 0);
  signal s4_mid : std_logic_vector (16 downto 0);
  signal s4_a : std_logic_vector (16 downto 0);
  signal s4_b : std_logic_vector (16 downto 0);
  signal s5_mid : std_logic_vector (16 downto 0);
  signal s5_a : std_logic_vector (16 downto 0);
  signal s5_b : std_logic_vector (16 downto 0);
  signal s6_a : std_logic_vector (16 downto 0);
  signal s6_b : std_logic_vector (16 downto 0);
  signal n2486_o : std_logic;
  signal n2487_o : std_logic;
  signal n2488_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n2489 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2492_o : std_logic;
  signal n2493_o : std_logic;
  signal n2494_o : std_logic;
  signal n2495_o : std_logic;
  signal n2496_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n2497 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2500_o : std_logic;
  signal n2501_o : std_logic;
  signal n2502_o : std_logic;
  signal n2503_o : std_logic;
  signal n2504_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n2505 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2508_o : std_logic;
  signal n2509_o : std_logic;
  signal n2510_o : std_logic;
  signal n2511_o : std_logic;
  signal n2512_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n2513 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2516_o : std_logic;
  signal n2517_o : std_logic;
  signal n2518_o : std_logic;
  signal n2519_o : std_logic;
  signal n2520_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2521 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2524_o : std_logic;
  signal n2525_o : std_logic;
  signal n2526_o : std_logic;
  signal n2527_o : std_logic;
  signal n2528_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2529 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2532_o : std_logic;
  signal n2533_o : std_logic;
  signal n2534_o : std_logic;
  signal n2535_o : std_logic;
  signal n2536_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2537 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2540_o : std_logic;
  signal n2541_o : std_logic;
  signal n2542_o : std_logic;
  signal n2543_o : std_logic;
  signal n2544_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2545 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2548_o : std_logic;
  signal n2549_o : std_logic;
  signal n2550_o : std_logic;
  signal n2551_o : std_logic;
  signal n2552_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n2553 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2556_o : std_logic;
  signal n2557_o : std_logic;
  signal n2558_o : std_logic;
  signal n2559_o : std_logic;
  signal n2560_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n2561 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2564_o : std_logic;
  signal n2565_o : std_logic;
  signal n2566_o : std_logic;
  signal n2567_o : std_logic;
  signal n2568_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n2569 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2572_o : std_logic;
  signal n2573_o : std_logic;
  signal n2574_o : std_logic;
  signal n2575_o : std_logic;
  signal n2576_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n2577 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2580_o : std_logic;
  signal n2581_o : std_logic;
  signal n2582_o : std_logic;
  signal n2583_o : std_logic;
  signal n2584_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n2585 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2588_o : std_logic;
  signal n2589_o : std_logic;
  signal n2590_o : std_logic;
  signal n2591_o : std_logic;
  signal n2592_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n2593 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2596_o : std_logic;
  signal n2597_o : std_logic;
  signal n2598_o : std_logic;
  signal n2599_o : std_logic;
  signal n2600_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n2601 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2604_o : std_logic;
  signal n2605_o : std_logic;
  signal n2606_o : std_logic;
  signal n2607_o : std_logic;
  signal n2608_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n2609 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2612_o : std_logic;
  signal n2613_o : std_logic;
  signal n2614_o : std_logic;
  signal n2615_o : std_logic;
  signal n2616_o : std_logic;
  signal n2617_o : std_logic;
  signal n2618_o : std_logic;
  signal n2619_o : std_logic;
  signal n2620_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n2621 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2624_o : std_logic;
  signal n2625_o : std_logic;
  signal n2626_o : std_logic;
  signal n2627_o : std_logic;
  signal n2628_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n2629 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2632_o : std_logic;
  signal n2633_o : std_logic;
  signal n2634_o : std_logic;
  signal n2635_o : std_logic;
  signal n2636_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n2637 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2640_o : std_logic;
  signal n2641_o : std_logic;
  signal n2642_o : std_logic;
  signal n2643_o : std_logic;
  signal n2644_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n2645 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2648_o : std_logic;
  signal n2649_o : std_logic;
  signal n2650_o : std_logic;
  signal n2651_o : std_logic;
  signal n2652_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n2653 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2656_o : std_logic;
  signal n2657_o : std_logic;
  signal n2658_o : std_logic;
  signal n2659_o : std_logic;
  signal n2660_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n2661 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2664_o : std_logic;
  signal n2665_o : std_logic;
  signal n2666_o : std_logic;
  signal n2667_o : std_logic;
  signal n2668_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n2669 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2672_o : std_logic;
  signal n2673_o : std_logic;
  signal n2674_o : std_logic;
  signal n2675_o : std_logic;
  signal n2676_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n2677 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2680_o : std_logic;
  signal n2681_o : std_logic;
  signal n2682_o : std_logic;
  signal n2683_o : std_logic;
  signal n2684_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n2685 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2688_o : std_logic;
  signal n2689_o : std_logic;
  signal n2690_o : std_logic;
  signal n2691_o : std_logic;
  signal n2692_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n2693 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2696_o : std_logic;
  signal n2697_o : std_logic;
  signal n2698_o : std_logic;
  signal n2699_o : std_logic;
  signal n2700_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n2701 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2704_o : std_logic;
  signal n2705_o : std_logic;
  signal n2706_o : std_logic;
  signal n2707_o : std_logic;
  signal n2708_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n2709 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2712_o : std_logic;
  signal n2713_o : std_logic;
  signal n2714_o : std_logic;
  signal n2715_o : std_logic;
  signal n2716_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n2717 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2720_o : std_logic;
  signal n2721_o : std_logic;
  signal n2722_o : std_logic;
  signal n2723_o : std_logic;
  signal n2724_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n2725 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2728_o : std_logic;
  signal n2729_o : std_logic;
  signal n2730_o : std_logic;
  signal n2731_o : std_logic;
  signal n2732_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n2733 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2736_o : std_logic;
  signal n2737_o : std_logic;
  signal n2738_o : std_logic_vector (1 downto 0);
  signal n2739_o : std_logic;
  signal n2740_o : std_logic;
  signal n2741_o : std_logic;
  signal n2742_o : std_logic_vector (1 downto 0);
  signal n2743_o : std_logic;
  signal n2744_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n2745 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2748_o : std_logic;
  signal n2749_o : std_logic;
  signal n2750_o : std_logic;
  signal n2751_o : std_logic;
  signal n2752_o : std_logic;
  signal n2753_o : std_logic_vector (1 downto 0);
  signal n2754_o : std_logic;
  signal n2755_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n2756 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2759_o : std_logic;
  signal n2760_o : std_logic;
  signal n2761_o : std_logic;
  signal n2762_o : std_logic;
  signal n2763_o : std_logic;
  signal n2764_o : std_logic_vector (1 downto 0);
  signal n2765_o : std_logic;
  signal n2766_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n2767 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2770_o : std_logic;
  signal n2771_o : std_logic;
  signal n2772_o : std_logic;
  signal n2773_o : std_logic;
  signal n2774_o : std_logic;
  signal n2775_o : std_logic_vector (1 downto 0);
  signal n2776_o : std_logic;
  signal n2777_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n2778 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2781_o : std_logic;
  signal n2782_o : std_logic;
  signal n2783_o : std_logic;
  signal n2784_o : std_logic;
  signal n2785_o : std_logic;
  signal n2786_o : std_logic_vector (1 downto 0);
  signal n2787_o : std_logic;
  signal n2788_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n2789 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2792_o : std_logic;
  signal n2793_o : std_logic;
  signal n2794_o : std_logic;
  signal n2795_o : std_logic;
  signal n2796_o : std_logic;
  signal n2797_o : std_logic_vector (1 downto 0);
  signal n2798_o : std_logic;
  signal n2799_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2800 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2803_o : std_logic;
  signal n2804_o : std_logic;
  signal n2805_o : std_logic;
  signal n2806_o : std_logic;
  signal n2807_o : std_logic;
  signal n2808_o : std_logic_vector (1 downto 0);
  signal n2809_o : std_logic;
  signal n2810_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2811 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2814_o : std_logic;
  signal n2815_o : std_logic;
  signal n2816_o : std_logic;
  signal n2817_o : std_logic;
  signal n2818_o : std_logic;
  signal n2819_o : std_logic_vector (1 downto 0);
  signal n2820_o : std_logic;
  signal n2821_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n2822 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2825_o : std_logic;
  signal n2826_o : std_logic;
  signal n2827_o : std_logic;
  signal n2828_o : std_logic;
  signal n2829_o : std_logic;
  signal n2830_o : std_logic_vector (1 downto 0);
  signal n2831_o : std_logic;
  signal n2832_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n2833 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2836_o : std_logic;
  signal n2837_o : std_logic;
  signal n2838_o : std_logic;
  signal n2839_o : std_logic;
  signal n2840_o : std_logic;
  signal n2841_o : std_logic_vector (1 downto 0);
  signal n2842_o : std_logic;
  signal n2843_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n2844 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2847_o : std_logic;
  signal n2848_o : std_logic;
  signal n2849_o : std_logic;
  signal n2850_o : std_logic;
  signal n2851_o : std_logic;
  signal n2852_o : std_logic_vector (1 downto 0);
  signal n2853_o : std_logic;
  signal n2854_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n2855 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2858_o : std_logic;
  signal n2859_o : std_logic;
  signal n2860_o : std_logic;
  signal n2861_o : std_logic;
  signal n2862_o : std_logic;
  signal n2863_o : std_logic_vector (1 downto 0);
  signal n2864_o : std_logic;
  signal n2865_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n2866 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2869_o : std_logic;
  signal n2870_o : std_logic;
  signal n2871_o : std_logic;
  signal n2872_o : std_logic;
  signal n2873_o : std_logic;
  signal n2874_o : std_logic_vector (1 downto 0);
  signal n2875_o : std_logic;
  signal n2876_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n2877 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2880_o : std_logic;
  signal n2881_o : std_logic;
  signal n2882_o : std_logic;
  signal n2883_o : std_logic;
  signal n2884_o : std_logic;
  signal n2885_o : std_logic_vector (1 downto 0);
  signal n2886_o : std_logic;
  signal n2887_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n2888 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2891_o : std_logic;
  signal n2892_o : std_logic;
  signal n2893_o : std_logic;
  signal n2894_o : std_logic;
  signal n2895_o : std_logic;
  signal n2896_o : std_logic_vector (1 downto 0);
  signal n2897_o : std_logic;
  signal n2898_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n2899 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2902_o : std_logic;
  signal n2903_o : std_logic;
  signal n2904_o : std_logic;
  signal n2905_o : std_logic;
  signal n2906_o : std_logic;
  signal n2907_o : std_logic_vector (1 downto 0);
  signal n2908_o : std_logic;
  signal n2909_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n2910 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2913_o : std_logic;
  signal n2914_o : std_logic;
  signal n2915_o : std_logic;
  signal n2916_o : std_logic;
  signal n2917_o : std_logic;
  signal n2918_o : std_logic;
  signal n2919_o : std_logic;
  signal n2920_o : std_logic_vector (1 downto 0);
  signal cnot_4_n2921 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n2924_o : std_logic;
  signal n2925_o : std_logic;
  signal n2926_o : std_logic;
  signal n2927_o : std_logic;
  signal n2928_o : std_logic_vector (1 downto 0);
  signal n2929_o : std_logic;
  signal n2930_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n2931 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2934_o : std_logic;
  signal n2935_o : std_logic;
  signal n2936_o : std_logic;
  signal n2937_o : std_logic;
  signal n2938_o : std_logic;
  signal n2939_o : std_logic_vector (1 downto 0);
  signal n2940_o : std_logic;
  signal n2941_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n2942 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2945_o : std_logic;
  signal n2946_o : std_logic;
  signal n2947_o : std_logic;
  signal n2948_o : std_logic;
  signal n2949_o : std_logic;
  signal n2950_o : std_logic_vector (1 downto 0);
  signal n2951_o : std_logic;
  signal n2952_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n2953 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2956_o : std_logic;
  signal n2957_o : std_logic;
  signal n2958_o : std_logic;
  signal n2959_o : std_logic;
  signal n2960_o : std_logic;
  signal n2961_o : std_logic_vector (1 downto 0);
  signal n2962_o : std_logic;
  signal n2963_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n2964 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2967_o : std_logic;
  signal n2968_o : std_logic;
  signal n2969_o : std_logic;
  signal n2970_o : std_logic;
  signal n2971_o : std_logic;
  signal n2972_o : std_logic_vector (1 downto 0);
  signal n2973_o : std_logic;
  signal n2974_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n2975 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2978_o : std_logic;
  signal n2979_o : std_logic;
  signal n2980_o : std_logic;
  signal n2981_o : std_logic;
  signal n2982_o : std_logic;
  signal n2983_o : std_logic_vector (1 downto 0);
  signal n2984_o : std_logic;
  signal n2985_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n2986 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2989_o : std_logic;
  signal n2990_o : std_logic;
  signal n2991_o : std_logic;
  signal n2992_o : std_logic;
  signal n2993_o : std_logic;
  signal n2994_o : std_logic_vector (1 downto 0);
  signal n2995_o : std_logic;
  signal n2996_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n2997 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3000_o : std_logic;
  signal n3001_o : std_logic;
  signal n3002_o : std_logic;
  signal n3003_o : std_logic;
  signal n3004_o : std_logic;
  signal n3005_o : std_logic_vector (1 downto 0);
  signal n3006_o : std_logic;
  signal n3007_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n3008 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3011_o : std_logic;
  signal n3012_o : std_logic;
  signal n3013_o : std_logic;
  signal n3014_o : std_logic;
  signal n3015_o : std_logic;
  signal n3016_o : std_logic_vector (1 downto 0);
  signal n3017_o : std_logic;
  signal n3018_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n3019 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3022_o : std_logic;
  signal n3023_o : std_logic;
  signal n3024_o : std_logic;
  signal n3025_o : std_logic;
  signal n3026_o : std_logic;
  signal n3027_o : std_logic_vector (1 downto 0);
  signal n3028_o : std_logic;
  signal n3029_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n3030 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3033_o : std_logic;
  signal n3034_o : std_logic;
  signal n3035_o : std_logic;
  signal n3036_o : std_logic;
  signal n3037_o : std_logic;
  signal n3038_o : std_logic_vector (1 downto 0);
  signal n3039_o : std_logic;
  signal n3040_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n3041 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3044_o : std_logic;
  signal n3045_o : std_logic;
  signal n3046_o : std_logic;
  signal n3047_o : std_logic;
  signal n3048_o : std_logic;
  signal n3049_o : std_logic_vector (1 downto 0);
  signal n3050_o : std_logic;
  signal n3051_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n3052 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3055_o : std_logic;
  signal n3056_o : std_logic;
  signal n3057_o : std_logic;
  signal n3058_o : std_logic;
  signal n3059_o : std_logic;
  signal n3060_o : std_logic_vector (1 downto 0);
  signal n3061_o : std_logic;
  signal n3062_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n3063 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3066_o : std_logic;
  signal n3067_o : std_logic;
  signal n3068_o : std_logic;
  signal n3069_o : std_logic;
  signal n3070_o : std_logic;
  signal n3071_o : std_logic_vector (1 downto 0);
  signal n3072_o : std_logic;
  signal n3073_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n3074 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3077_o : std_logic;
  signal n3078_o : std_logic;
  signal n3079_o : std_logic;
  signal n3080_o : std_logic;
  signal n3081_o : std_logic;
  signal n3082_o : std_logic_vector (1 downto 0);
  signal n3083_o : std_logic;
  signal n3084_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n3085 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3088_o : std_logic;
  signal n3089_o : std_logic;
  signal n3090_o : std_logic;
  signal n3091_o : std_logic;
  signal n3092_o : std_logic;
  signal n3093_o : std_logic_vector (1 downto 0);
  signal n3094_o : std_logic;
  signal n3095_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n3096 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3099_o : std_logic;
  signal n3100_o : std_logic;
  signal n3101_o : std_logic;
  signal n3102_o : std_logic;
  signal n3103_o : std_logic_vector (1 downto 0);
  signal n3104_o : std_logic;
  signal n3105_o : std_logic;
  signal n3106_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n3107 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3110_o : std_logic;
  signal n3111_o : std_logic;
  signal n3112_o : std_logic;
  signal n3113_o : std_logic;
  signal n3114_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n3115 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3118_o : std_logic;
  signal n3119_o : std_logic;
  signal n3120_o : std_logic;
  signal n3121_o : std_logic;
  signal n3122_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n3123 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3126_o : std_logic;
  signal n3127_o : std_logic;
  signal n3128_o : std_logic;
  signal n3129_o : std_logic;
  signal n3130_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n3131 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3134_o : std_logic;
  signal n3135_o : std_logic;
  signal n3136_o : std_logic;
  signal n3137_o : std_logic;
  signal n3138_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n3139 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3142_o : std_logic;
  signal n3143_o : std_logic;
  signal n3144_o : std_logic;
  signal n3145_o : std_logic;
  signal n3146_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n3147 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3150_o : std_logic;
  signal n3151_o : std_logic;
  signal n3152_o : std_logic;
  signal n3153_o : std_logic;
  signal n3154_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n3155 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3158_o : std_logic;
  signal n3159_o : std_logic;
  signal n3160_o : std_logic;
  signal n3161_o : std_logic;
  signal n3162_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n3163 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3166_o : std_logic;
  signal n3167_o : std_logic;
  signal n3168_o : std_logic;
  signal n3169_o : std_logic;
  signal n3170_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n3171 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3174_o : std_logic;
  signal n3175_o : std_logic;
  signal n3176_o : std_logic;
  signal n3177_o : std_logic;
  signal n3178_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n3179 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3182_o : std_logic;
  signal n3183_o : std_logic;
  signal n3184_o : std_logic;
  signal n3185_o : std_logic;
  signal n3186_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n3187 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3190_o : std_logic;
  signal n3191_o : std_logic;
  signal n3192_o : std_logic;
  signal n3193_o : std_logic;
  signal n3194_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n3195 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3198_o : std_logic;
  signal n3199_o : std_logic;
  signal n3200_o : std_logic;
  signal n3201_o : std_logic;
  signal n3202_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n3203 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3206_o : std_logic;
  signal n3207_o : std_logic;
  signal n3208_o : std_logic;
  signal n3209_o : std_logic;
  signal n3210_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n3211 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3214_o : std_logic;
  signal n3215_o : std_logic;
  signal n3216_o : std_logic;
  signal n3217_o : std_logic;
  signal n3218_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n3219 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3222_o : std_logic;
  signal n3223_o : std_logic;
  signal n3224_o : std_logic;
  signal n3225_o : std_logic;
  signal n3226_o : std_logic;
  signal n3227_o : std_logic;
  signal n3228_o : std_logic;
  signal n3229_o : std_logic;
  signal n3230_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n3231 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3234_o : std_logic;
  signal n3235_o : std_logic;
  signal n3236_o : std_logic;
  signal n3237_o : std_logic;
  signal n3238_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n3239 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3242_o : std_logic;
  signal n3243_o : std_logic;
  signal n3244_o : std_logic;
  signal n3245_o : std_logic;
  signal n3246_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n3247 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3250_o : std_logic;
  signal n3251_o : std_logic;
  signal n3252_o : std_logic;
  signal n3253_o : std_logic;
  signal n3254_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n3255 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3258_o : std_logic;
  signal n3259_o : std_logic;
  signal n3260_o : std_logic;
  signal n3261_o : std_logic;
  signal n3262_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n3263 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3266_o : std_logic;
  signal n3267_o : std_logic;
  signal n3268_o : std_logic;
  signal n3269_o : std_logic;
  signal n3270_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n3271 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3274_o : std_logic;
  signal n3275_o : std_logic;
  signal n3276_o : std_logic;
  signal n3277_o : std_logic;
  signal n3278_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n3279 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3282_o : std_logic;
  signal n3283_o : std_logic;
  signal n3284_o : std_logic;
  signal n3285_o : std_logic;
  signal n3286_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n3287 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3290_o : std_logic;
  signal n3291_o : std_logic;
  signal n3292_o : std_logic;
  signal n3293_o : std_logic;
  signal n3294_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n3295 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3298_o : std_logic;
  signal n3299_o : std_logic;
  signal n3300_o : std_logic;
  signal n3301_o : std_logic;
  signal n3302_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n3303 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3306_o : std_logic;
  signal n3307_o : std_logic;
  signal n3308_o : std_logic;
  signal n3309_o : std_logic;
  signal n3310_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n3311 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3314_o : std_logic;
  signal n3315_o : std_logic;
  signal n3316_o : std_logic;
  signal n3317_o : std_logic;
  signal n3318_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n3319 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3322_o : std_logic;
  signal n3323_o : std_logic;
  signal n3324_o : std_logic;
  signal n3325_o : std_logic;
  signal n3326_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n3327 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3330_o : std_logic;
  signal n3331_o : std_logic;
  signal n3332_o : std_logic;
  signal n3333_o : std_logic;
  signal n3334_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n3335 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3338_o : std_logic;
  signal n3339_o : std_logic;
  signal n3340_o : std_logic;
  signal n3341_o : std_logic;
  signal n3342_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n3343 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3346_o : std_logic;
  signal n3347_o : std_logic;
  signal n3348_o : std_logic;
  signal n3349_o : std_logic;
  signal n3350_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n3351 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3354_o : std_logic;
  signal n3355_o : std_logic;
  signal n3356_o : std_logic_vector (16 downto 0);
  signal n3357_o : std_logic_vector (16 downto 0);
  signal n3358_o : std_logic_vector (16 downto 0);
  signal n3359_o : std_logic_vector (16 downto 0);
  signal n3360_o : std_logic_vector (16 downto 0);
  signal n3361_o : std_logic_vector (16 downto 0);
  signal n3362_o : std_logic_vector (16 downto 0);
  signal n3363_o : std_logic_vector (16 downto 0);
  signal n3364_o : std_logic_vector (16 downto 0);
  signal n3365_o : std_logic_vector (16 downto 0);
  signal n3366_o : std_logic_vector (16 downto 0);
  signal n3367_o : std_logic_vector (16 downto 0);
  signal n3368_o : std_logic_vector (16 downto 0);
  signal n3369_o : std_logic_vector (16 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n3356_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n3357_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n3358_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n3359_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n3360_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n3361_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n3362_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n3363_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n3364_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n3365_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n3366_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n3367_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n3368_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n3369_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n2486_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2487_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2488_o <= n2486_o & n2487_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n2489 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n2488_o,
    o => gen1_n1_cnot1_j_o);
  n2492_o <= gen1_n1_cnot1_j_n2489 (1);
  n2493_o <= gen1_n1_cnot1_j_n2489 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2494_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2495_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2496_o <= n2494_o & n2495_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n2497 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n2496_o,
    o => gen1_n2_cnot1_j_o);
  n2500_o <= gen1_n2_cnot1_j_n2497 (1);
  n2501_o <= gen1_n2_cnot1_j_n2497 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2502_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2503_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2504_o <= n2502_o & n2503_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n2505 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n2504_o,
    o => gen1_n3_cnot1_j_o);
  n2508_o <= gen1_n3_cnot1_j_n2505 (1);
  n2509_o <= gen1_n3_cnot1_j_n2505 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2510_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2511_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2512_o <= n2510_o & n2511_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n2513 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n2512_o,
    o => gen1_n4_cnot1_j_o);
  n2516_o <= gen1_n4_cnot1_j_n2513 (1);
  n2517_o <= gen1_n4_cnot1_j_n2513 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2518_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2519_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2520_o <= n2518_o & n2519_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2521 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2520_o,
    o => gen1_n5_cnot1_j_o);
  n2524_o <= gen1_n5_cnot1_j_n2521 (1);
  n2525_o <= gen1_n5_cnot1_j_n2521 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2526_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2527_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2528_o <= n2526_o & n2527_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2529 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2528_o,
    o => gen1_n6_cnot1_j_o);
  n2532_o <= gen1_n6_cnot1_j_n2529 (1);
  n2533_o <= gen1_n6_cnot1_j_n2529 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2534_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2535_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2536_o <= n2534_o & n2535_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2537 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2536_o,
    o => gen1_n7_cnot1_j_o);
  n2540_o <= gen1_n7_cnot1_j_n2537 (1);
  n2541_o <= gen1_n7_cnot1_j_n2537 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2542_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2543_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2544_o <= n2542_o & n2543_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2545 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2544_o,
    o => gen1_n8_cnot1_j_o);
  n2548_o <= gen1_n8_cnot1_j_n2545 (1);
  n2549_o <= gen1_n8_cnot1_j_n2545 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2550_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2551_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2552_o <= n2550_o & n2551_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n2553 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n2552_o,
    o => gen1_n9_cnot1_j_o);
  n2556_o <= gen1_n9_cnot1_j_n2553 (1);
  n2557_o <= gen1_n9_cnot1_j_n2553 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2558_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2559_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2560_o <= n2558_o & n2559_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n2561 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n2560_o,
    o => gen1_n10_cnot1_j_o);
  n2564_o <= gen1_n10_cnot1_j_n2561 (1);
  n2565_o <= gen1_n10_cnot1_j_n2561 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2566_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2567_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2568_o <= n2566_o & n2567_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n2569 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n2568_o,
    o => gen1_n11_cnot1_j_o);
  n2572_o <= gen1_n11_cnot1_j_n2569 (1);
  n2573_o <= gen1_n11_cnot1_j_n2569 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2574_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2575_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2576_o <= n2574_o & n2575_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n2577 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n2576_o,
    o => gen1_n12_cnot1_j_o);
  n2580_o <= gen1_n12_cnot1_j_n2577 (1);
  n2581_o <= gen1_n12_cnot1_j_n2577 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2582_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2583_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2584_o <= n2582_o & n2583_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n2585 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n2584_o,
    o => gen1_n13_cnot1_j_o);
  n2588_o <= gen1_n13_cnot1_j_n2585 (1);
  n2589_o <= gen1_n13_cnot1_j_n2585 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2590_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2591_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2592_o <= n2590_o & n2591_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n2593 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n2592_o,
    o => gen1_n14_cnot1_j_o);
  n2596_o <= gen1_n14_cnot1_j_n2593 (1);
  n2597_o <= gen1_n14_cnot1_j_n2593 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2598_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2599_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2600_o <= n2598_o & n2599_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n2601 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n2600_o,
    o => gen1_n15_cnot1_j_o);
  n2604_o <= gen1_n15_cnot1_j_n2601 (1);
  n2605_o <= gen1_n15_cnot1_j_n2601 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2606_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2607_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2608_o <= n2606_o & n2607_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n2609 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n2608_o,
    o => gen1_n16_cnot1_j_o);
  n2612_o <= gen1_n16_cnot1_j_n2609 (1);
  n2613_o <= gen1_n16_cnot1_j_n2609 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n2614_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n2615_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n2616_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n2617_o <= s1_a (16);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2618_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2619_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2620_o <= n2618_o & n2619_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n2621 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n2620_o,
    o => gen2_n16_cnot2_j_o);
  n2624_o <= gen2_n16_cnot2_j_n2621 (1);
  n2625_o <= gen2_n16_cnot2_j_n2621 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2626_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2627_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2628_o <= n2626_o & n2627_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n2629 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n2628_o,
    o => gen2_n15_cnot2_j_o);
  n2632_o <= gen2_n15_cnot2_j_n2629 (1);
  n2633_o <= gen2_n15_cnot2_j_n2629 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2634_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2635_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2636_o <= n2634_o & n2635_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n2637 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n2636_o,
    o => gen2_n14_cnot2_j_o);
  n2640_o <= gen2_n14_cnot2_j_n2637 (1);
  n2641_o <= gen2_n14_cnot2_j_n2637 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2642_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2643_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2644_o <= n2642_o & n2643_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n2645 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n2644_o,
    o => gen2_n13_cnot2_j_o);
  n2648_o <= gen2_n13_cnot2_j_n2645 (1);
  n2649_o <= gen2_n13_cnot2_j_n2645 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2650_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2651_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2652_o <= n2650_o & n2651_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n2653 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n2652_o,
    o => gen2_n12_cnot2_j_o);
  n2656_o <= gen2_n12_cnot2_j_n2653 (1);
  n2657_o <= gen2_n12_cnot2_j_n2653 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2658_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2659_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2660_o <= n2658_o & n2659_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n2661 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n2660_o,
    o => gen2_n11_cnot2_j_o);
  n2664_o <= gen2_n11_cnot2_j_n2661 (1);
  n2665_o <= gen2_n11_cnot2_j_n2661 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2666_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2667_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2668_o <= n2666_o & n2667_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n2669 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n2668_o,
    o => gen2_n10_cnot2_j_o);
  n2672_o <= gen2_n10_cnot2_j_n2669 (1);
  n2673_o <= gen2_n10_cnot2_j_n2669 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2674_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2675_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2676_o <= n2674_o & n2675_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n2677 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n2676_o,
    o => gen2_n9_cnot2_j_o);
  n2680_o <= gen2_n9_cnot2_j_n2677 (1);
  n2681_o <= gen2_n9_cnot2_j_n2677 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2682_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2683_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2684_o <= n2682_o & n2683_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n2685 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n2684_o,
    o => gen2_n8_cnot2_j_o);
  n2688_o <= gen2_n8_cnot2_j_n2685 (1);
  n2689_o <= gen2_n8_cnot2_j_n2685 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2690_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2691_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2692_o <= n2690_o & n2691_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n2693 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n2692_o,
    o => gen2_n7_cnot2_j_o);
  n2696_o <= gen2_n7_cnot2_j_n2693 (1);
  n2697_o <= gen2_n7_cnot2_j_n2693 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2698_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2699_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2700_o <= n2698_o & n2699_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n2701 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n2700_o,
    o => gen2_n6_cnot2_j_o);
  n2704_o <= gen2_n6_cnot2_j_n2701 (1);
  n2705_o <= gen2_n6_cnot2_j_n2701 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2706_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2707_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2708_o <= n2706_o & n2707_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n2709 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n2708_o,
    o => gen2_n5_cnot2_j_o);
  n2712_o <= gen2_n5_cnot2_j_n2709 (1);
  n2713_o <= gen2_n5_cnot2_j_n2709 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2714_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2715_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2716_o <= n2714_o & n2715_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n2717 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n2716_o,
    o => gen2_n4_cnot2_j_o);
  n2720_o <= gen2_n4_cnot2_j_n2717 (1);
  n2721_o <= gen2_n4_cnot2_j_n2717 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2722_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2723_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2724_o <= n2722_o & n2723_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n2725 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n2724_o,
    o => gen2_n3_cnot2_j_o);
  n2728_o <= gen2_n3_cnot2_j_n2725 (1);
  n2729_o <= gen2_n3_cnot2_j_n2725 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2730_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2731_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2732_o <= n2730_o & n2731_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n2733 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n2732_o,
    o => gen2_n2_cnot2_j_o);
  n2736_o <= gen2_n2_cnot2_j_n2733 (1);
  n2737_o <= gen2_n2_cnot2_j_n2733 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n2738_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n2739_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2740_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2741_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2742_o <= n2740_o & n2741_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2743_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2744_o <= n2742_o & n2743_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n2745 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n2744_o,
    o => gen3_n1_ccnot3_j_o);
  n2748_o <= gen3_n1_ccnot3_j_n2745 (2);
  n2749_o <= gen3_n1_ccnot3_j_n2745 (1);
  n2750_o <= gen3_n1_ccnot3_j_n2745 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2751_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2752_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2753_o <= n2751_o & n2752_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2754_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2755_o <= n2753_o & n2754_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n2756 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n2755_o,
    o => gen3_n2_ccnot3_j_o);
  n2759_o <= gen3_n2_ccnot3_j_n2756 (2);
  n2760_o <= gen3_n2_ccnot3_j_n2756 (1);
  n2761_o <= gen3_n2_ccnot3_j_n2756 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2762_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2763_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2764_o <= n2762_o & n2763_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2765_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2766_o <= n2764_o & n2765_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n2767 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n2766_o,
    o => gen3_n3_ccnot3_j_o);
  n2770_o <= gen3_n3_ccnot3_j_n2767 (2);
  n2771_o <= gen3_n3_ccnot3_j_n2767 (1);
  n2772_o <= gen3_n3_ccnot3_j_n2767 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2773_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2774_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2775_o <= n2773_o & n2774_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2776_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2777_o <= n2775_o & n2776_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n2778 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n2777_o,
    o => gen3_n4_ccnot3_j_o);
  n2781_o <= gen3_n4_ccnot3_j_n2778 (2);
  n2782_o <= gen3_n4_ccnot3_j_n2778 (1);
  n2783_o <= gen3_n4_ccnot3_j_n2778 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2784_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2785_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2786_o <= n2784_o & n2785_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2787_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2788_o <= n2786_o & n2787_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n2789 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n2788_o,
    o => gen3_n5_ccnot3_j_o);
  n2792_o <= gen3_n5_ccnot3_j_n2789 (2);
  n2793_o <= gen3_n5_ccnot3_j_n2789 (1);
  n2794_o <= gen3_n5_ccnot3_j_n2789 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2795_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2796_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2797_o <= n2795_o & n2796_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2798_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2799_o <= n2797_o & n2798_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2800 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2799_o,
    o => gen3_n6_ccnot3_j_o);
  n2803_o <= gen3_n6_ccnot3_j_n2800 (2);
  n2804_o <= gen3_n6_ccnot3_j_n2800 (1);
  n2805_o <= gen3_n6_ccnot3_j_n2800 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2806_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2807_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2808_o <= n2806_o & n2807_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2809_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2810_o <= n2808_o & n2809_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2811 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2810_o,
    o => gen3_n7_ccnot3_j_o);
  n2814_o <= gen3_n7_ccnot3_j_n2811 (2);
  n2815_o <= gen3_n7_ccnot3_j_n2811 (1);
  n2816_o <= gen3_n7_ccnot3_j_n2811 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2817_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2818_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2819_o <= n2817_o & n2818_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2820_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2821_o <= n2819_o & n2820_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n2822 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n2821_o,
    o => gen3_n8_ccnot3_j_o);
  n2825_o <= gen3_n8_ccnot3_j_n2822 (2);
  n2826_o <= gen3_n8_ccnot3_j_n2822 (1);
  n2827_o <= gen3_n8_ccnot3_j_n2822 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2828_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2829_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2830_o <= n2828_o & n2829_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2831_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2832_o <= n2830_o & n2831_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n2833 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n2832_o,
    o => gen3_n9_ccnot3_j_o);
  n2836_o <= gen3_n9_ccnot3_j_n2833 (2);
  n2837_o <= gen3_n9_ccnot3_j_n2833 (1);
  n2838_o <= gen3_n9_ccnot3_j_n2833 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2839_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2840_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2841_o <= n2839_o & n2840_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2842_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2843_o <= n2841_o & n2842_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n2844 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n2843_o,
    o => gen3_n10_ccnot3_j_o);
  n2847_o <= gen3_n10_ccnot3_j_n2844 (2);
  n2848_o <= gen3_n10_ccnot3_j_n2844 (1);
  n2849_o <= gen3_n10_ccnot3_j_n2844 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2850_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2851_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2852_o <= n2850_o & n2851_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2853_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2854_o <= n2852_o & n2853_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n2855 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n2854_o,
    o => gen3_n11_ccnot3_j_o);
  n2858_o <= gen3_n11_ccnot3_j_n2855 (2);
  n2859_o <= gen3_n11_ccnot3_j_n2855 (1);
  n2860_o <= gen3_n11_ccnot3_j_n2855 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2861_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2862_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2863_o <= n2861_o & n2862_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2864_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2865_o <= n2863_o & n2864_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n2866 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n2865_o,
    o => gen3_n12_ccnot3_j_o);
  n2869_o <= gen3_n12_ccnot3_j_n2866 (2);
  n2870_o <= gen3_n12_ccnot3_j_n2866 (1);
  n2871_o <= gen3_n12_ccnot3_j_n2866 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2872_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2873_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2874_o <= n2872_o & n2873_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2875_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2876_o <= n2874_o & n2875_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n2877 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n2876_o,
    o => gen3_n13_ccnot3_j_o);
  n2880_o <= gen3_n13_ccnot3_j_n2877 (2);
  n2881_o <= gen3_n13_ccnot3_j_n2877 (1);
  n2882_o <= gen3_n13_ccnot3_j_n2877 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2883_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2884_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2885_o <= n2883_o & n2884_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2886_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2887_o <= n2885_o & n2886_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n2888 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n2887_o,
    o => gen3_n14_ccnot3_j_o);
  n2891_o <= gen3_n14_ccnot3_j_n2888 (2);
  n2892_o <= gen3_n14_ccnot3_j_n2888 (1);
  n2893_o <= gen3_n14_ccnot3_j_n2888 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2894_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2895_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2896_o <= n2894_o & n2895_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2897_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2898_o <= n2896_o & n2897_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n2899 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n2898_o,
    o => gen3_n15_ccnot3_j_o);
  n2902_o <= gen3_n15_ccnot3_j_n2899 (2);
  n2903_o <= gen3_n15_ccnot3_j_n2899 (1);
  n2904_o <= gen3_n15_ccnot3_j_n2899 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2905_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2906_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2907_o <= n2905_o & n2906_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2908_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2909_o <= n2907_o & n2908_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n2910 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n2909_o,
    o => gen3_n16_ccnot3_j_o);
  n2913_o <= gen3_n16_ccnot3_j_n2910 (2);
  n2914_o <= gen3_n16_ccnot3_j_n2910 (1);
  n2915_o <= gen3_n16_ccnot3_j_n2910 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n2916_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:116:25
  n2917_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:119:41
  n2918_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:119:53
  n2919_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:119:47
  n2920_o <= n2918_o & n2919_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n2921 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n2920_o,
    o => cnot_4_o);
  n2924_o <= cnot_4_n2921 (1);
  n2925_o <= cnot_4_n2921 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2926_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2927_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2928_o <= n2926_o & n2927_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2929_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2930_o <= n2928_o & n2929_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n2931 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n2930_o,
    o => gen4_n15_peres4_j_o);
  n2934_o <= gen4_n15_peres4_j_n2931 (2);
  n2935_o <= gen4_n15_peres4_j_n2931 (1);
  n2936_o <= gen4_n15_peres4_j_n2931 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2937_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2938_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2939_o <= n2937_o & n2938_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2940_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2941_o <= n2939_o & n2940_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n2942 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n2941_o,
    o => gen4_n14_peres4_j_o);
  n2945_o <= gen4_n14_peres4_j_n2942 (2);
  n2946_o <= gen4_n14_peres4_j_n2942 (1);
  n2947_o <= gen4_n14_peres4_j_n2942 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2948_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2949_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2950_o <= n2948_o & n2949_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2951_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2952_o <= n2950_o & n2951_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n2953 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n2952_o,
    o => gen4_n13_peres4_j_o);
  n2956_o <= gen4_n13_peres4_j_n2953 (2);
  n2957_o <= gen4_n13_peres4_j_n2953 (1);
  n2958_o <= gen4_n13_peres4_j_n2953 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2959_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2960_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2961_o <= n2959_o & n2960_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2962_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2963_o <= n2961_o & n2962_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n2964 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n2963_o,
    o => gen4_n12_peres4_j_o);
  n2967_o <= gen4_n12_peres4_j_n2964 (2);
  n2968_o <= gen4_n12_peres4_j_n2964 (1);
  n2969_o <= gen4_n12_peres4_j_n2964 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2970_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2971_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2972_o <= n2970_o & n2971_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2973_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2974_o <= n2972_o & n2973_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n2975 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n2974_o,
    o => gen4_n11_peres4_j_o);
  n2978_o <= gen4_n11_peres4_j_n2975 (2);
  n2979_o <= gen4_n11_peres4_j_n2975 (1);
  n2980_o <= gen4_n11_peres4_j_n2975 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2981_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2982_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2983_o <= n2981_o & n2982_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2984_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2985_o <= n2983_o & n2984_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n2986 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n2985_o,
    o => gen4_n10_peres4_j_o);
  n2989_o <= gen4_n10_peres4_j_n2986 (2);
  n2990_o <= gen4_n10_peres4_j_n2986 (1);
  n2991_o <= gen4_n10_peres4_j_n2986 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2992_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2993_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2994_o <= n2992_o & n2993_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2995_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2996_o <= n2994_o & n2995_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n2997 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n2996_o,
    o => gen4_n9_peres4_j_o);
  n3000_o <= gen4_n9_peres4_j_n2997 (2);
  n3001_o <= gen4_n9_peres4_j_n2997 (1);
  n3002_o <= gen4_n9_peres4_j_n2997 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3003_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3004_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3005_o <= n3003_o & n3004_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3006_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3007_o <= n3005_o & n3006_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n3008 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n3007_o,
    o => gen4_n8_peres4_j_o);
  n3011_o <= gen4_n8_peres4_j_n3008 (2);
  n3012_o <= gen4_n8_peres4_j_n3008 (1);
  n3013_o <= gen4_n8_peres4_j_n3008 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3014_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3015_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3016_o <= n3014_o & n3015_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3017_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3018_o <= n3016_o & n3017_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n3019 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n3018_o,
    o => gen4_n7_peres4_j_o);
  n3022_o <= gen4_n7_peres4_j_n3019 (2);
  n3023_o <= gen4_n7_peres4_j_n3019 (1);
  n3024_o <= gen4_n7_peres4_j_n3019 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3025_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3026_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3027_o <= n3025_o & n3026_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3028_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3029_o <= n3027_o & n3028_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n3030 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n3029_o,
    o => gen4_n6_peres4_j_o);
  n3033_o <= gen4_n6_peres4_j_n3030 (2);
  n3034_o <= gen4_n6_peres4_j_n3030 (1);
  n3035_o <= gen4_n6_peres4_j_n3030 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3036_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3037_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3038_o <= n3036_o & n3037_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3039_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3040_o <= n3038_o & n3039_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n3041 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n3040_o,
    o => gen4_n5_peres4_j_o);
  n3044_o <= gen4_n5_peres4_j_n3041 (2);
  n3045_o <= gen4_n5_peres4_j_n3041 (1);
  n3046_o <= gen4_n5_peres4_j_n3041 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3047_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3048_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3049_o <= n3047_o & n3048_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3050_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3051_o <= n3049_o & n3050_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n3052 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n3051_o,
    o => gen4_n4_peres4_j_o);
  n3055_o <= gen4_n4_peres4_j_n3052 (2);
  n3056_o <= gen4_n4_peres4_j_n3052 (1);
  n3057_o <= gen4_n4_peres4_j_n3052 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3058_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3059_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3060_o <= n3058_o & n3059_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3061_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3062_o <= n3060_o & n3061_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n3063 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n3062_o,
    o => gen4_n3_peres4_j_o);
  n3066_o <= gen4_n3_peres4_j_n3063 (2);
  n3067_o <= gen4_n3_peres4_j_n3063 (1);
  n3068_o <= gen4_n3_peres4_j_n3063 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3069_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3070_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3071_o <= n3069_o & n3070_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3072_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3073_o <= n3071_o & n3072_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n3074 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n3073_o,
    o => gen4_n2_peres4_j_o);
  n3077_o <= gen4_n2_peres4_j_n3074 (2);
  n3078_o <= gen4_n2_peres4_j_n3074 (1);
  n3079_o <= gen4_n2_peres4_j_n3074 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3080_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3081_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3082_o <= n3080_o & n3081_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3083_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3084_o <= n3082_o & n3083_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n3085 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n3084_o,
    o => gen4_n1_peres4_j_o);
  n3088_o <= gen4_n1_peres4_j_n3085 (2);
  n3089_o <= gen4_n1_peres4_j_n3085 (1);
  n3090_o <= gen4_n1_peres4_j_n3085 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3091_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3092_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3093_o <= n3091_o & n3092_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3094_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3095_o <= n3093_o & n3094_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n3096 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n3095_o,
    o => gen4_n0_peres4_j_o);
  n3099_o <= gen4_n0_peres4_j_n3096 (2);
  n3100_o <= gen4_n0_peres4_j_n3096 (1);
  n3101_o <= gen4_n0_peres4_j_n3096 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n3102_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n3103_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3104_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3105_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3106_o <= n3104_o & n3105_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n3107 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n3106_o,
    o => gen5_n1_cnot5_j_o);
  n3110_o <= gen5_n1_cnot5_j_n3107 (1);
  n3111_o <= gen5_n1_cnot5_j_n3107 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3112_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3113_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3114_o <= n3112_o & n3113_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n3115 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n3114_o,
    o => gen5_n2_cnot5_j_o);
  n3118_o <= gen5_n2_cnot5_j_n3115 (1);
  n3119_o <= gen5_n2_cnot5_j_n3115 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3120_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3121_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3122_o <= n3120_o & n3121_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n3123 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n3122_o,
    o => gen5_n3_cnot5_j_o);
  n3126_o <= gen5_n3_cnot5_j_n3123 (1);
  n3127_o <= gen5_n3_cnot5_j_n3123 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3128_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3129_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3130_o <= n3128_o & n3129_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n3131 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n3130_o,
    o => gen5_n4_cnot5_j_o);
  n3134_o <= gen5_n4_cnot5_j_n3131 (1);
  n3135_o <= gen5_n4_cnot5_j_n3131 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3136_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3137_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3138_o <= n3136_o & n3137_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n3139 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n3138_o,
    o => gen5_n5_cnot5_j_o);
  n3142_o <= gen5_n5_cnot5_j_n3139 (1);
  n3143_o <= gen5_n5_cnot5_j_n3139 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3144_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3145_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3146_o <= n3144_o & n3145_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n3147 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n3146_o,
    o => gen5_n6_cnot5_j_o);
  n3150_o <= gen5_n6_cnot5_j_n3147 (1);
  n3151_o <= gen5_n6_cnot5_j_n3147 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3152_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3153_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3154_o <= n3152_o & n3153_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n3155 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n3154_o,
    o => gen5_n7_cnot5_j_o);
  n3158_o <= gen5_n7_cnot5_j_n3155 (1);
  n3159_o <= gen5_n7_cnot5_j_n3155 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3160_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3161_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3162_o <= n3160_o & n3161_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n3163 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n3162_o,
    o => gen5_n8_cnot5_j_o);
  n3166_o <= gen5_n8_cnot5_j_n3163 (1);
  n3167_o <= gen5_n8_cnot5_j_n3163 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3168_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3169_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3170_o <= n3168_o & n3169_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n3171 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n3170_o,
    o => gen5_n9_cnot5_j_o);
  n3174_o <= gen5_n9_cnot5_j_n3171 (1);
  n3175_o <= gen5_n9_cnot5_j_n3171 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3176_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3177_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3178_o <= n3176_o & n3177_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n3179 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n3178_o,
    o => gen5_n10_cnot5_j_o);
  n3182_o <= gen5_n10_cnot5_j_n3179 (1);
  n3183_o <= gen5_n10_cnot5_j_n3179 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3184_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3185_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3186_o <= n3184_o & n3185_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n3187 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n3186_o,
    o => gen5_n11_cnot5_j_o);
  n3190_o <= gen5_n11_cnot5_j_n3187 (1);
  n3191_o <= gen5_n11_cnot5_j_n3187 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3192_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3193_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3194_o <= n3192_o & n3193_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n3195 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n3194_o,
    o => gen5_n12_cnot5_j_o);
  n3198_o <= gen5_n12_cnot5_j_n3195 (1);
  n3199_o <= gen5_n12_cnot5_j_n3195 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3200_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3201_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3202_o <= n3200_o & n3201_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n3203 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n3202_o,
    o => gen5_n13_cnot5_j_o);
  n3206_o <= gen5_n13_cnot5_j_n3203 (1);
  n3207_o <= gen5_n13_cnot5_j_n3203 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3208_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3209_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3210_o <= n3208_o & n3209_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n3211 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n3210_o,
    o => gen5_n14_cnot5_j_o);
  n3214_o <= gen5_n14_cnot5_j_n3211 (1);
  n3215_o <= gen5_n14_cnot5_j_n3211 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3216_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3217_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3218_o <= n3216_o & n3217_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n3219 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n3218_o,
    o => gen5_n15_cnot5_j_o);
  n3222_o <= gen5_n15_cnot5_j_n3219 (1);
  n3223_o <= gen5_n15_cnot5_j_n3219 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n3224_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n3225_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:142:23
  n3226_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n3227_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3228_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3229_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3230_o <= n3228_o & n3229_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n3231 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n3230_o,
    o => gen6_n1_cnot1_j_o);
  n3234_o <= gen6_n1_cnot1_j_n3231 (1);
  n3235_o <= gen6_n1_cnot1_j_n3231 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3236_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3237_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3238_o <= n3236_o & n3237_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n3239 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n3238_o,
    o => gen6_n2_cnot1_j_o);
  n3242_o <= gen6_n2_cnot1_j_n3239 (1);
  n3243_o <= gen6_n2_cnot1_j_n3239 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3244_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3245_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3246_o <= n3244_o & n3245_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n3247 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n3246_o,
    o => gen6_n3_cnot1_j_o);
  n3250_o <= gen6_n3_cnot1_j_n3247 (1);
  n3251_o <= gen6_n3_cnot1_j_n3247 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3252_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3253_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3254_o <= n3252_o & n3253_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n3255 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n3254_o,
    o => gen6_n4_cnot1_j_o);
  n3258_o <= gen6_n4_cnot1_j_n3255 (1);
  n3259_o <= gen6_n4_cnot1_j_n3255 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3260_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3261_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3262_o <= n3260_o & n3261_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n3263 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n3262_o,
    o => gen6_n5_cnot1_j_o);
  n3266_o <= gen6_n5_cnot1_j_n3263 (1);
  n3267_o <= gen6_n5_cnot1_j_n3263 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3268_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3269_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3270_o <= n3268_o & n3269_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n3271 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n3270_o,
    o => gen6_n6_cnot1_j_o);
  n3274_o <= gen6_n6_cnot1_j_n3271 (1);
  n3275_o <= gen6_n6_cnot1_j_n3271 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3276_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3277_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3278_o <= n3276_o & n3277_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n3279 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n3278_o,
    o => gen6_n7_cnot1_j_o);
  n3282_o <= gen6_n7_cnot1_j_n3279 (1);
  n3283_o <= gen6_n7_cnot1_j_n3279 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3284_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3285_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3286_o <= n3284_o & n3285_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n3287 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n3286_o,
    o => gen6_n8_cnot1_j_o);
  n3290_o <= gen6_n8_cnot1_j_n3287 (1);
  n3291_o <= gen6_n8_cnot1_j_n3287 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3292_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3293_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3294_o <= n3292_o & n3293_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n3295 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n3294_o,
    o => gen6_n9_cnot1_j_o);
  n3298_o <= gen6_n9_cnot1_j_n3295 (1);
  n3299_o <= gen6_n9_cnot1_j_n3295 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3300_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3301_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3302_o <= n3300_o & n3301_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n3303 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n3302_o,
    o => gen6_n10_cnot1_j_o);
  n3306_o <= gen6_n10_cnot1_j_n3303 (1);
  n3307_o <= gen6_n10_cnot1_j_n3303 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3308_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3309_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3310_o <= n3308_o & n3309_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n3311 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n3310_o,
    o => gen6_n11_cnot1_j_o);
  n3314_o <= gen6_n11_cnot1_j_n3311 (1);
  n3315_o <= gen6_n11_cnot1_j_n3311 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3316_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3317_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3318_o <= n3316_o & n3317_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n3319 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n3318_o,
    o => gen6_n12_cnot1_j_o);
  n3322_o <= gen6_n12_cnot1_j_n3319 (1);
  n3323_o <= gen6_n12_cnot1_j_n3319 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3324_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3325_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3326_o <= n3324_o & n3325_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n3327 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n3326_o,
    o => gen6_n13_cnot1_j_o);
  n3330_o <= gen6_n13_cnot1_j_n3327 (1);
  n3331_o <= gen6_n13_cnot1_j_n3327 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3332_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3333_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3334_o <= n3332_o & n3333_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n3335 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n3334_o,
    o => gen6_n14_cnot1_j_o);
  n3338_o <= gen6_n14_cnot1_j_n3335 (1);
  n3339_o <= gen6_n14_cnot1_j_n3335 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3340_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3341_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3342_o <= n3340_o & n3341_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n3343 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n3342_o,
    o => gen6_n15_cnot1_j_o);
  n3346_o <= gen6_n15_cnot1_j_n3343 (1);
  n3347_o <= gen6_n15_cnot1_j_n3343 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3348_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3349_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3350_o <= n3348_o & n3349_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n3351 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n3350_o,
    o => gen6_n16_cnot1_j_o);
  n3354_o <= gen6_n16_cnot1_j_n3351 (1);
  n3355_o <= gen6_n16_cnot1_j_n3351 (0);
  n3356_o <= n2612_o & n2604_o & n2596_o & n2588_o & n2580_o & n2572_o & n2564_o & n2556_o & n2548_o & n2540_o & n2532_o & n2524_o & n2516_o & n2508_o & n2500_o & n2492_o & n2614_o;
  n3357_o <= n2613_o & n2605_o & n2597_o & n2589_o & n2581_o & n2573_o & n2565_o & n2557_o & n2549_o & n2541_o & n2533_o & n2525_o & n2517_o & n2509_o & n2501_o & n2493_o & n2615_o;
  n3358_o <= n2617_o & n2624_o & n2632_o & n2640_o & n2648_o & n2656_o & n2664_o & n2672_o & n2680_o & n2688_o & n2696_o & n2704_o & n2712_o & n2720_o & n2728_o & n2736_o & n2616_o;
  n3359_o <= n2625_o & n2633_o & n2641_o & n2649_o & n2657_o & n2665_o & n2673_o & n2681_o & n2689_o & n2697_o & n2705_o & n2713_o & n2721_o & n2729_o & n2737_o & n2738_o;
  n3360_o <= n2915_o & n2904_o & n2893_o & n2882_o & n2871_o & n2860_o & n2849_o & n2838_o & n2827_o & n2816_o & n2805_o & n2794_o & n2783_o & n2772_o & n2761_o & n2750_o & n2739_o;
  n3361_o <= n2916_o & n2914_o & n2903_o & n2892_o & n2881_o & n2870_o & n2859_o & n2848_o & n2837_o & n2826_o & n2815_o & n2804_o & n2793_o & n2782_o & n2771_o & n2760_o & n2749_o;
  n3362_o <= n2917_o & n2913_o & n2902_o & n2891_o & n2880_o & n2869_o & n2858_o & n2847_o & n2836_o & n2825_o & n2814_o & n2803_o & n2792_o & n2781_o & n2770_o & n2759_o & n2748_o;
  n3363_o <= n2924_o & n2934_o & n2945_o & n2956_o & n2967_o & n2978_o & n2989_o & n3000_o & n3011_o & n3022_o & n3033_o & n3044_o & n3055_o & n3066_o & n3077_o & n3088_o & n3099_o;
  n3364_o <= n2936_o & n2947_o & n2958_o & n2969_o & n2980_o & n2991_o & n3002_o & n3013_o & n3024_o & n3035_o & n3046_o & n3057_o & n3068_o & n3079_o & n3090_o & n3101_o & n3102_o;
  n3365_o <= n2925_o & n2935_o & n2946_o & n2957_o & n2968_o & n2979_o & n2990_o & n3001_o & n3012_o & n3023_o & n3034_o & n3045_o & n3056_o & n3067_o & n3078_o & n3089_o & n3100_o;
  n3366_o <= n3223_o & n3215_o & n3207_o & n3199_o & n3191_o & n3183_o & n3175_o & n3167_o & n3159_o & n3151_o & n3143_o & n3135_o & n3127_o & n3119_o & n3111_o & n3103_o;
  n3367_o <= n3225_o & n3222_o & n3214_o & n3206_o & n3198_o & n3190_o & n3182_o & n3174_o & n3166_o & n3158_o & n3150_o & n3142_o & n3134_o & n3126_o & n3118_o & n3110_o & n3224_o;
  n3368_o <= n3354_o & n3346_o & n3338_o & n3330_o & n3322_o & n3314_o & n3306_o & n3298_o & n3290_o & n3282_o & n3274_o & n3266_o & n3258_o & n3250_o & n3242_o & n3234_o & n3226_o;
  n3369_o <= n3355_o & n3347_o & n3339_o & n3331_o & n3323_o & n3315_o & n3307_o & n3299_o & n3291_o & n3283_o & n3275_o & n3267_o & n3259_o & n3251_o & n3243_o & n3235_o & n3227_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n2477_o : std_logic_vector (1 downto 0);
  signal n2478_o : std_logic;
  signal n2479_o : std_logic;
  signal n2480_o : std_logic;
  signal n2481_o : std_logic;
  signal n2482_o : std_logic;
  signal n2483_o : std_logic_vector (2 downto 0);
begin
  o <= n2483_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n2477_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n2478_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n2479_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n2480_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n2481_o <= n2479_o and n2480_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n2482_o <= n2478_o xor n2481_o;
  n2483_o <= n2477_o & n2482_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_2 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_2;

architecture rtl of angle_lookup_15_2 is
  signal n2451_o : std_logic;
  signal n2452_o : std_logic;
  signal n2453_o : std_logic;
  signal n2454_o : std_logic;
  signal n2455_o : std_logic;
  signal n2456_o : std_logic;
  signal n2457_o : std_logic;
  signal n2458_o : std_logic;
  signal n2459_o : std_logic;
  signal n2460_o : std_logic;
  signal n2461_o : std_logic;
  signal n2462_o : std_logic;
  signal n2463_o : std_logic;
  signal n2464_o : std_logic;
  signal n2465_o : std_logic;
  signal n2466_o : std_logic;
  signal n2467_o : std_logic;
  signal n2468_o : std_logic;
  signal n2469_o : std_logic;
  signal n2470_o : std_logic;
  signal n2471_o : std_logic;
  signal n2472_o : std_logic;
  signal n2473_o : std_logic;
  signal n2474_o : std_logic;
  signal n2475_o : std_logic_vector (14 downto 0);
begin
  o <= n2475_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2451_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2452_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2453_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2454_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2455_o <= not n2454_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2456_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2457_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2458_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2459_o <= not n2458_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2460_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2461_o <= not n2460_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2462_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2463_o <= not n2462_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2464_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2465_o <= not n2464_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2466_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2467_o <= not n2466_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2468_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2469_o <= not n2468_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2470_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2471_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2472_o <= not n2471_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2473_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2474_o <= not n2473_o;
  n2475_o <= n2451_o & n2452_o & n2453_o & n2455_o & n2456_o & n2457_o & n2459_o & n2461_o & n2463_o & n2465_o & n2467_o & n2469_o & n2470_o & n2472_o & n2474_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n2431_o : std_logic;
  signal n2432_o : std_logic;
  signal n2433_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2434 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2437_o : std_logic;
  signal n2438_o : std_logic;
  signal n2439_o : std_logic;
  signal n2440_o : std_logic;
  signal n2441_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2442 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2445_o : std_logic;
  signal n2446_o : std_logic;
  signal n2447_o : std_logic;
  signal n2448_o : std_logic_vector (1 downto 0);
  signal n2449_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n2447_o;
  o <= n2448_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2449_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2431_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2432_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2433_o <= n2431_o & n2432_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2434 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2433_o,
    o => gen1_n0_cnot0_o);
  n2437_o <= gen1_n0_cnot0_n2434 (1);
  n2438_o <= gen1_n0_cnot0_n2434 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2439_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2440_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2441_o <= n2439_o & n2440_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2442 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2441_o,
    o => gen1_n1_cnot0_o);
  n2445_o <= gen1_n1_cnot0_n2442 (1);
  n2446_o <= gen1_n1_cnot0_n2442 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2447_o <= ctrl_prop (2);
  n2448_o <= n2446_o & n2438_o;
  n2449_o <= n2445_o & n2437_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_1 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_1;

architecture rtl of angle_lookup_15_1 is
  signal n2407_o : std_logic;
  signal n2408_o : std_logic;
  signal n2409_o : std_logic;
  signal n2410_o : std_logic;
  signal n2411_o : std_logic;
  signal n2412_o : std_logic;
  signal n2413_o : std_logic;
  signal n2414_o : std_logic;
  signal n2415_o : std_logic;
  signal n2416_o : std_logic;
  signal n2417_o : std_logic;
  signal n2418_o : std_logic;
  signal n2419_o : std_logic;
  signal n2420_o : std_logic;
  signal n2421_o : std_logic;
  signal n2422_o : std_logic;
  signal n2423_o : std_logic;
  signal n2424_o : std_logic;
  signal n2425_o : std_logic;
  signal n2426_o : std_logic;
  signal n2427_o : std_logic;
  signal n2428_o : std_logic_vector (14 downto 0);
begin
  o <= n2428_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2407_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2408_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2409_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2410_o <= not n2409_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2411_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2412_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2413_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2414_o <= not n2413_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2415_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2416_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2417_o <= not n2416_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2418_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2419_o <= not n2418_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2420_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2421_o <= not n2420_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2422_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2423_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2424_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2425_o <= not n2424_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2426_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2427_o <= i (0);
  n2428_o <= n2407_o & n2408_o & n2410_o & n2411_o & n2412_o & n2414_o & n2415_o & n2417_o & n2419_o & n2421_o & n2422_o & n2423_o & n2425_o & n2426_o & n2427_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n2397_o : std_logic;
  signal n2398_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2399 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2402_o : std_logic;
  signal n2403_o : std_logic;
  signal n2404_o : std_logic;
  signal n2405_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n2404_o;
  o <= n2403_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2405_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2397_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2398_o <= n2397_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2399 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2398_o,
    o => gen1_n0_cnot0_o);
  n2402_o <= gen1_n0_cnot0_n2399 (1);
  n2403_o <= gen1_n0_cnot0_n2399 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2404_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n2405_o <= n2402_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_0 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_0;

architecture rtl of angle_lookup_15_0 is
  signal n2378_o : std_logic;
  signal n2379_o : std_logic;
  signal n2380_o : std_logic;
  signal n2381_o : std_logic;
  signal n2382_o : std_logic;
  signal n2383_o : std_logic;
  signal n2384_o : std_logic;
  signal n2385_o : std_logic;
  signal n2386_o : std_logic;
  signal n2387_o : std_logic;
  signal n2388_o : std_logic;
  signal n2389_o : std_logic;
  signal n2390_o : std_logic;
  signal n2391_o : std_logic;
  signal n2392_o : std_logic;
  signal n2393_o : std_logic;
  signal n2394_o : std_logic_vector (14 downto 0);
begin
  o <= n2394_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2378_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2379_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2380_o <= not n2379_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2381_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2382_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2383_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2384_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2385_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2386_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2387_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2388_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2389_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2390_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2391_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2392_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2393_o <= i (0);
  n2394_o <= n2378_o & n2380_o & n2381_o & n2382_o & n2383_o & n2384_o & n2385_o & n2386_o & n2387_o & n2388_o & n2389_o & n2390_o & n2391_o & n2392_o & n2393_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_15 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (14 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (14 downto 0));
end entity cnot_reg_15;

architecture rtl of cnot_reg_15 is
  signal ctrl_prop : std_logic_vector (15 downto 0);
  signal n2254_o : std_logic;
  signal n2255_o : std_logic;
  signal n2256_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2257 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2260_o : std_logic;
  signal n2261_o : std_logic;
  signal n2262_o : std_logic;
  signal n2263_o : std_logic;
  signal n2264_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2265 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2268_o : std_logic;
  signal n2269_o : std_logic;
  signal n2270_o : std_logic;
  signal n2271_o : std_logic;
  signal n2272_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2273 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2276_o : std_logic;
  signal n2277_o : std_logic;
  signal n2278_o : std_logic;
  signal n2279_o : std_logic;
  signal n2280_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2281 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2284_o : std_logic;
  signal n2285_o : std_logic;
  signal n2286_o : std_logic;
  signal n2287_o : std_logic;
  signal n2288_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2289 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2292_o : std_logic;
  signal n2293_o : std_logic;
  signal n2294_o : std_logic;
  signal n2295_o : std_logic;
  signal n2296_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2297 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2300_o : std_logic;
  signal n2301_o : std_logic;
  signal n2302_o : std_logic;
  signal n2303_o : std_logic;
  signal n2304_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2305 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2308_o : std_logic;
  signal n2309_o : std_logic;
  signal n2310_o : std_logic;
  signal n2311_o : std_logic;
  signal n2312_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2313 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2316_o : std_logic;
  signal n2317_o : std_logic;
  signal n2318_o : std_logic;
  signal n2319_o : std_logic;
  signal n2320_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2321 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2324_o : std_logic;
  signal n2325_o : std_logic;
  signal n2326_o : std_logic;
  signal n2327_o : std_logic;
  signal n2328_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2329 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2332_o : std_logic;
  signal n2333_o : std_logic;
  signal n2334_o : std_logic;
  signal n2335_o : std_logic;
  signal n2336_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2337 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2340_o : std_logic;
  signal n2341_o : std_logic;
  signal n2342_o : std_logic;
  signal n2343_o : std_logic;
  signal n2344_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2345 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2348_o : std_logic;
  signal n2349_o : std_logic;
  signal n2350_o : std_logic;
  signal n2351_o : std_logic;
  signal n2352_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2353 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2356_o : std_logic;
  signal n2357_o : std_logic;
  signal n2358_o : std_logic;
  signal n2359_o : std_logic;
  signal n2360_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2361 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2364_o : std_logic;
  signal n2365_o : std_logic;
  signal n2366_o : std_logic;
  signal n2367_o : std_logic;
  signal n2368_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2369 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2372_o : std_logic;
  signal n2373_o : std_logic;
  signal n2374_o : std_logic;
  signal n2375_o : std_logic_vector (14 downto 0);
  signal n2376_o : std_logic_vector (15 downto 0);
begin
  ctrl_out <= n2374_o;
  o <= n2375_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2376_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2254_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2255_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2256_o <= n2254_o & n2255_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2257 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2256_o,
    o => gen1_n0_cnot0_o);
  n2260_o <= gen1_n0_cnot0_n2257 (1);
  n2261_o <= gen1_n0_cnot0_n2257 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2262_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2263_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2264_o <= n2262_o & n2263_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2265 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2264_o,
    o => gen1_n1_cnot0_o);
  n2268_o <= gen1_n1_cnot0_n2265 (1);
  n2269_o <= gen1_n1_cnot0_n2265 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2270_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2271_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2272_o <= n2270_o & n2271_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2273 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2272_o,
    o => gen1_n2_cnot0_o);
  n2276_o <= gen1_n2_cnot0_n2273 (1);
  n2277_o <= gen1_n2_cnot0_n2273 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2278_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2279_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2280_o <= n2278_o & n2279_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2281 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2280_o,
    o => gen1_n3_cnot0_o);
  n2284_o <= gen1_n3_cnot0_n2281 (1);
  n2285_o <= gen1_n3_cnot0_n2281 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2286_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2287_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2288_o <= n2286_o & n2287_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2289 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2288_o,
    o => gen1_n4_cnot0_o);
  n2292_o <= gen1_n4_cnot0_n2289 (1);
  n2293_o <= gen1_n4_cnot0_n2289 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2294_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2295_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2296_o <= n2294_o & n2295_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2297 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2296_o,
    o => gen1_n5_cnot0_o);
  n2300_o <= gen1_n5_cnot0_n2297 (1);
  n2301_o <= gen1_n5_cnot0_n2297 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2302_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2303_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2304_o <= n2302_o & n2303_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2305 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2304_o,
    o => gen1_n6_cnot0_o);
  n2308_o <= gen1_n6_cnot0_n2305 (1);
  n2309_o <= gen1_n6_cnot0_n2305 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2310_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2311_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2312_o <= n2310_o & n2311_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2313 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2312_o,
    o => gen1_n7_cnot0_o);
  n2316_o <= gen1_n7_cnot0_n2313 (1);
  n2317_o <= gen1_n7_cnot0_n2313 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2318_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2319_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2320_o <= n2318_o & n2319_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2321 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2320_o,
    o => gen1_n8_cnot0_o);
  n2324_o <= gen1_n8_cnot0_n2321 (1);
  n2325_o <= gen1_n8_cnot0_n2321 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2326_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2327_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2328_o <= n2326_o & n2327_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2329 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2328_o,
    o => gen1_n9_cnot0_o);
  n2332_o <= gen1_n9_cnot0_n2329 (1);
  n2333_o <= gen1_n9_cnot0_n2329 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2334_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2335_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2336_o <= n2334_o & n2335_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2337 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2336_o,
    o => gen1_n10_cnot0_o);
  n2340_o <= gen1_n10_cnot0_n2337 (1);
  n2341_o <= gen1_n10_cnot0_n2337 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2342_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2343_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2344_o <= n2342_o & n2343_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2345 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2344_o,
    o => gen1_n11_cnot0_o);
  n2348_o <= gen1_n11_cnot0_n2345 (1);
  n2349_o <= gen1_n11_cnot0_n2345 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2350_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2351_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2352_o <= n2350_o & n2351_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2353 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2352_o,
    o => gen1_n12_cnot0_o);
  n2356_o <= gen1_n12_cnot0_n2353 (1);
  n2357_o <= gen1_n12_cnot0_n2353 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2358_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2359_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2360_o <= n2358_o & n2359_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2361 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2360_o,
    o => gen1_n13_cnot0_o);
  n2364_o <= gen1_n13_cnot0_n2361 (1);
  n2365_o <= gen1_n13_cnot0_n2361 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2366_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2367_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2368_o <= n2366_o & n2367_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2369 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2368_o,
    o => gen1_n14_cnot0_o);
  n2372_o <= gen1_n14_cnot0_n2369 (1);
  n2373_o <= gen1_n14_cnot0_n2369 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2374_o <= ctrl_prop (15);
  n2375_o <= n2373_o & n2365_o & n2357_o & n2349_o & n2341_o & n2333_o & n2325_o & n2317_o & n2309_o & n2301_o & n2293_o & n2285_o & n2277_o & n2269_o & n2261_o;
  n2376_o <= n2372_o & n2364_o & n2356_o & n2348_o & n2340_o & n2332_o & n2324_o & n2316_o & n2308_o & n2300_o & n2292_o & n2284_o & n2276_o & n2268_o & n2260_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_15 is
  port (
    a : in std_logic_vector (14 downto 0);
    b : in std_logic_vector (14 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    s : out std_logic_vector (14 downto 0));
end entity add_in_place_15;

architecture rtl of add_in_place_15 is
  signal s1_a : std_logic_vector (14 downto 0);
  signal s1_b : std_logic_vector (14 downto 0);
  signal s2_mid : std_logic_vector (14 downto 0);
  signal s2_a : std_logic_vector (14 downto 0);
  signal s2_b : std_logic_vector (14 downto 0);
  signal s3_mid : std_logic_vector (14 downto 0);
  signal s3_a : std_logic_vector (14 downto 0);
  signal s3_b : std_logic_vector (14 downto 0);
  signal s4_mid : std_logic_vector (14 downto 0);
  signal s4_a : std_logic_vector (14 downto 0);
  signal s4_b : std_logic_vector (14 downto 0);
  signal s5_mid : std_logic_vector (14 downto 0);
  signal s5_a : std_logic_vector (14 downto 0);
  signal s5_b : std_logic_vector (14 downto 0);
  signal s6_a : std_logic_vector (14 downto 0);
  signal s6_b : std_logic_vector (14 downto 0);
  signal n1476_o : std_logic;
  signal n1477_o : std_logic;
  signal n1478_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1479 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1482_o : std_logic;
  signal n1483_o : std_logic;
  signal n1484_o : std_logic;
  signal n1485_o : std_logic;
  signal n1486_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1487 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1490_o : std_logic;
  signal n1491_o : std_logic;
  signal n1492_o : std_logic;
  signal n1493_o : std_logic;
  signal n1494_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1495 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1498_o : std_logic;
  signal n1499_o : std_logic;
  signal n1500_o : std_logic;
  signal n1501_o : std_logic;
  signal n1502_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1503 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1506_o : std_logic;
  signal n1507_o : std_logic;
  signal n1508_o : std_logic;
  signal n1509_o : std_logic;
  signal n1510_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1511 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1514_o : std_logic;
  signal n1515_o : std_logic;
  signal n1516_o : std_logic;
  signal n1517_o : std_logic;
  signal n1518_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1519 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1522_o : std_logic;
  signal n1523_o : std_logic;
  signal n1524_o : std_logic;
  signal n1525_o : std_logic;
  signal n1526_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n1527 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1530_o : std_logic;
  signal n1531_o : std_logic;
  signal n1532_o : std_logic;
  signal n1533_o : std_logic;
  signal n1534_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n1535 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1538_o : std_logic;
  signal n1539_o : std_logic;
  signal n1540_o : std_logic;
  signal n1541_o : std_logic;
  signal n1542_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n1543 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1546_o : std_logic;
  signal n1547_o : std_logic;
  signal n1548_o : std_logic;
  signal n1549_o : std_logic;
  signal n1550_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n1551 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1554_o : std_logic;
  signal n1555_o : std_logic;
  signal n1556_o : std_logic;
  signal n1557_o : std_logic;
  signal n1558_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n1559 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1562_o : std_logic;
  signal n1563_o : std_logic;
  signal n1564_o : std_logic;
  signal n1565_o : std_logic;
  signal n1566_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n1567 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1570_o : std_logic;
  signal n1571_o : std_logic;
  signal n1572_o : std_logic;
  signal n1573_o : std_logic;
  signal n1574_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n1575 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1578_o : std_logic;
  signal n1579_o : std_logic;
  signal n1580_o : std_logic;
  signal n1581_o : std_logic;
  signal n1582_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n1583 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1586_o : std_logic;
  signal n1587_o : std_logic;
  signal n1588_o : std_logic;
  signal n1589_o : std_logic;
  signal n1590_o : std_logic;
  signal n1591_o : std_logic;
  signal n1592_o : std_logic;
  signal n1593_o : std_logic;
  signal n1594_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n1595 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1598_o : std_logic;
  signal n1599_o : std_logic;
  signal n1600_o : std_logic;
  signal n1601_o : std_logic;
  signal n1602_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n1603 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1606_o : std_logic;
  signal n1607_o : std_logic;
  signal n1608_o : std_logic;
  signal n1609_o : std_logic;
  signal n1610_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n1611 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1614_o : std_logic;
  signal n1615_o : std_logic;
  signal n1616_o : std_logic;
  signal n1617_o : std_logic;
  signal n1618_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n1619 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1622_o : std_logic;
  signal n1623_o : std_logic;
  signal n1624_o : std_logic;
  signal n1625_o : std_logic;
  signal n1626_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n1627 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1630_o : std_logic;
  signal n1631_o : std_logic;
  signal n1632_o : std_logic;
  signal n1633_o : std_logic;
  signal n1634_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n1635 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1638_o : std_logic;
  signal n1639_o : std_logic;
  signal n1640_o : std_logic;
  signal n1641_o : std_logic;
  signal n1642_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n1643 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1646_o : std_logic;
  signal n1647_o : std_logic;
  signal n1648_o : std_logic;
  signal n1649_o : std_logic;
  signal n1650_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n1651 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1654_o : std_logic;
  signal n1655_o : std_logic;
  signal n1656_o : std_logic;
  signal n1657_o : std_logic;
  signal n1658_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1659 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1662_o : std_logic;
  signal n1663_o : std_logic;
  signal n1664_o : std_logic;
  signal n1665_o : std_logic;
  signal n1666_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1667 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1670_o : std_logic;
  signal n1671_o : std_logic;
  signal n1672_o : std_logic;
  signal n1673_o : std_logic;
  signal n1674_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1675 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1678_o : std_logic;
  signal n1679_o : std_logic;
  signal n1680_o : std_logic;
  signal n1681_o : std_logic;
  signal n1682_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1683 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1686_o : std_logic;
  signal n1687_o : std_logic;
  signal n1688_o : std_logic;
  signal n1689_o : std_logic;
  signal n1690_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1691 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1694_o : std_logic;
  signal n1695_o : std_logic;
  signal n1696_o : std_logic_vector (1 downto 0);
  signal n1697_o : std_logic;
  signal n1698_o : std_logic;
  signal n1699_o : std_logic;
  signal n1700_o : std_logic_vector (1 downto 0);
  signal n1701_o : std_logic;
  signal n1702_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1703 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1706_o : std_logic;
  signal n1707_o : std_logic;
  signal n1708_o : std_logic;
  signal n1709_o : std_logic;
  signal n1710_o : std_logic;
  signal n1711_o : std_logic_vector (1 downto 0);
  signal n1712_o : std_logic;
  signal n1713_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n1714 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1717_o : std_logic;
  signal n1718_o : std_logic;
  signal n1719_o : std_logic;
  signal n1720_o : std_logic;
  signal n1721_o : std_logic;
  signal n1722_o : std_logic_vector (1 downto 0);
  signal n1723_o : std_logic;
  signal n1724_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n1725 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1728_o : std_logic;
  signal n1729_o : std_logic;
  signal n1730_o : std_logic;
  signal n1731_o : std_logic;
  signal n1732_o : std_logic;
  signal n1733_o : std_logic_vector (1 downto 0);
  signal n1734_o : std_logic;
  signal n1735_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n1736 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1739_o : std_logic;
  signal n1740_o : std_logic;
  signal n1741_o : std_logic;
  signal n1742_o : std_logic;
  signal n1743_o : std_logic;
  signal n1744_o : std_logic_vector (1 downto 0);
  signal n1745_o : std_logic;
  signal n1746_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n1747 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1750_o : std_logic;
  signal n1751_o : std_logic;
  signal n1752_o : std_logic;
  signal n1753_o : std_logic;
  signal n1754_o : std_logic;
  signal n1755_o : std_logic_vector (1 downto 0);
  signal n1756_o : std_logic;
  signal n1757_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n1758 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1761_o : std_logic;
  signal n1762_o : std_logic;
  signal n1763_o : std_logic;
  signal n1764_o : std_logic;
  signal n1765_o : std_logic;
  signal n1766_o : std_logic_vector (1 downto 0);
  signal n1767_o : std_logic;
  signal n1768_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n1769 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1772_o : std_logic;
  signal n1773_o : std_logic;
  signal n1774_o : std_logic;
  signal n1775_o : std_logic;
  signal n1776_o : std_logic;
  signal n1777_o : std_logic_vector (1 downto 0);
  signal n1778_o : std_logic;
  signal n1779_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n1780 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1783_o : std_logic;
  signal n1784_o : std_logic;
  signal n1785_o : std_logic;
  signal n1786_o : std_logic;
  signal n1787_o : std_logic;
  signal n1788_o : std_logic_vector (1 downto 0);
  signal n1789_o : std_logic;
  signal n1790_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n1791 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1794_o : std_logic;
  signal n1795_o : std_logic;
  signal n1796_o : std_logic;
  signal n1797_o : std_logic;
  signal n1798_o : std_logic;
  signal n1799_o : std_logic_vector (1 downto 0);
  signal n1800_o : std_logic;
  signal n1801_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n1802 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1805_o : std_logic;
  signal n1806_o : std_logic;
  signal n1807_o : std_logic;
  signal n1808_o : std_logic;
  signal n1809_o : std_logic;
  signal n1810_o : std_logic_vector (1 downto 0);
  signal n1811_o : std_logic;
  signal n1812_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n1813 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1816_o : std_logic;
  signal n1817_o : std_logic;
  signal n1818_o : std_logic;
  signal n1819_o : std_logic;
  signal n1820_o : std_logic;
  signal n1821_o : std_logic_vector (1 downto 0);
  signal n1822_o : std_logic;
  signal n1823_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n1824 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1827_o : std_logic;
  signal n1828_o : std_logic;
  signal n1829_o : std_logic;
  signal n1830_o : std_logic;
  signal n1831_o : std_logic;
  signal n1832_o : std_logic_vector (1 downto 0);
  signal n1833_o : std_logic;
  signal n1834_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n1835 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1838_o : std_logic;
  signal n1839_o : std_logic;
  signal n1840_o : std_logic;
  signal n1841_o : std_logic;
  signal n1842_o : std_logic;
  signal n1843_o : std_logic_vector (1 downto 0);
  signal n1844_o : std_logic;
  signal n1845_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n1846 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1849_o : std_logic;
  signal n1850_o : std_logic;
  signal n1851_o : std_logic;
  signal n1852_o : std_logic;
  signal n1853_o : std_logic;
  signal n1854_o : std_logic;
  signal n1855_o : std_logic;
  signal n1856_o : std_logic_vector (1 downto 0);
  signal cnot_4_n1857 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n1860_o : std_logic;
  signal n1861_o : std_logic;
  signal n1862_o : std_logic;
  signal n1863_o : std_logic;
  signal n1864_o : std_logic_vector (1 downto 0);
  signal n1865_o : std_logic;
  signal n1866_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n1867 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1870_o : std_logic;
  signal n1871_o : std_logic;
  signal n1872_o : std_logic;
  signal n1873_o : std_logic;
  signal n1874_o : std_logic;
  signal n1875_o : std_logic_vector (1 downto 0);
  signal n1876_o : std_logic;
  signal n1877_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n1878 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1881_o : std_logic;
  signal n1882_o : std_logic;
  signal n1883_o : std_logic;
  signal n1884_o : std_logic;
  signal n1885_o : std_logic;
  signal n1886_o : std_logic_vector (1 downto 0);
  signal n1887_o : std_logic;
  signal n1888_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n1889 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1892_o : std_logic;
  signal n1893_o : std_logic;
  signal n1894_o : std_logic;
  signal n1895_o : std_logic;
  signal n1896_o : std_logic;
  signal n1897_o : std_logic_vector (1 downto 0);
  signal n1898_o : std_logic;
  signal n1899_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n1900 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1903_o : std_logic;
  signal n1904_o : std_logic;
  signal n1905_o : std_logic;
  signal n1906_o : std_logic;
  signal n1907_o : std_logic;
  signal n1908_o : std_logic_vector (1 downto 0);
  signal n1909_o : std_logic;
  signal n1910_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n1911 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1914_o : std_logic;
  signal n1915_o : std_logic;
  signal n1916_o : std_logic;
  signal n1917_o : std_logic;
  signal n1918_o : std_logic;
  signal n1919_o : std_logic_vector (1 downto 0);
  signal n1920_o : std_logic;
  signal n1921_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n1922 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1925_o : std_logic;
  signal n1926_o : std_logic;
  signal n1927_o : std_logic;
  signal n1928_o : std_logic;
  signal n1929_o : std_logic;
  signal n1930_o : std_logic_vector (1 downto 0);
  signal n1931_o : std_logic;
  signal n1932_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n1933 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1936_o : std_logic;
  signal n1937_o : std_logic;
  signal n1938_o : std_logic;
  signal n1939_o : std_logic;
  signal n1940_o : std_logic;
  signal n1941_o : std_logic_vector (1 downto 0);
  signal n1942_o : std_logic;
  signal n1943_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n1944 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1947_o : std_logic;
  signal n1948_o : std_logic;
  signal n1949_o : std_logic;
  signal n1950_o : std_logic;
  signal n1951_o : std_logic;
  signal n1952_o : std_logic_vector (1 downto 0);
  signal n1953_o : std_logic;
  signal n1954_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n1955 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1958_o : std_logic;
  signal n1959_o : std_logic;
  signal n1960_o : std_logic;
  signal n1961_o : std_logic;
  signal n1962_o : std_logic;
  signal n1963_o : std_logic_vector (1 downto 0);
  signal n1964_o : std_logic;
  signal n1965_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n1966 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1969_o : std_logic;
  signal n1970_o : std_logic;
  signal n1971_o : std_logic;
  signal n1972_o : std_logic;
  signal n1973_o : std_logic;
  signal n1974_o : std_logic_vector (1 downto 0);
  signal n1975_o : std_logic;
  signal n1976_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n1977 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1980_o : std_logic;
  signal n1981_o : std_logic;
  signal n1982_o : std_logic;
  signal n1983_o : std_logic;
  signal n1984_o : std_logic;
  signal n1985_o : std_logic_vector (1 downto 0);
  signal n1986_o : std_logic;
  signal n1987_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n1988 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1991_o : std_logic;
  signal n1992_o : std_logic;
  signal n1993_o : std_logic;
  signal n1994_o : std_logic;
  signal n1995_o : std_logic;
  signal n1996_o : std_logic_vector (1 downto 0);
  signal n1997_o : std_logic;
  signal n1998_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n1999 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2002_o : std_logic;
  signal n2003_o : std_logic;
  signal n2004_o : std_logic;
  signal n2005_o : std_logic;
  signal n2006_o : std_logic;
  signal n2007_o : std_logic_vector (1 downto 0);
  signal n2008_o : std_logic;
  signal n2009_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n2010 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2013_o : std_logic;
  signal n2014_o : std_logic;
  signal n2015_o : std_logic;
  signal n2016_o : std_logic;
  signal n2017_o : std_logic_vector (1 downto 0);
  signal n2018_o : std_logic;
  signal n2019_o : std_logic;
  signal n2020_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n2021 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2024_o : std_logic;
  signal n2025_o : std_logic;
  signal n2026_o : std_logic;
  signal n2027_o : std_logic;
  signal n2028_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n2029 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2032_o : std_logic;
  signal n2033_o : std_logic;
  signal n2034_o : std_logic;
  signal n2035_o : std_logic;
  signal n2036_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n2037 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2040_o : std_logic;
  signal n2041_o : std_logic;
  signal n2042_o : std_logic;
  signal n2043_o : std_logic;
  signal n2044_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n2045 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2048_o : std_logic;
  signal n2049_o : std_logic;
  signal n2050_o : std_logic;
  signal n2051_o : std_logic;
  signal n2052_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n2053 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2056_o : std_logic;
  signal n2057_o : std_logic;
  signal n2058_o : std_logic;
  signal n2059_o : std_logic;
  signal n2060_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n2061 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2064_o : std_logic;
  signal n2065_o : std_logic;
  signal n2066_o : std_logic;
  signal n2067_o : std_logic;
  signal n2068_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n2069 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2072_o : std_logic;
  signal n2073_o : std_logic;
  signal n2074_o : std_logic;
  signal n2075_o : std_logic;
  signal n2076_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n2077 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2080_o : std_logic;
  signal n2081_o : std_logic;
  signal n2082_o : std_logic;
  signal n2083_o : std_logic;
  signal n2084_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n2085 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2088_o : std_logic;
  signal n2089_o : std_logic;
  signal n2090_o : std_logic;
  signal n2091_o : std_logic;
  signal n2092_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n2093 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2096_o : std_logic;
  signal n2097_o : std_logic;
  signal n2098_o : std_logic;
  signal n2099_o : std_logic;
  signal n2100_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n2101 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2104_o : std_logic;
  signal n2105_o : std_logic;
  signal n2106_o : std_logic;
  signal n2107_o : std_logic;
  signal n2108_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n2109 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2112_o : std_logic;
  signal n2113_o : std_logic;
  signal n2114_o : std_logic;
  signal n2115_o : std_logic;
  signal n2116_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n2117 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2120_o : std_logic;
  signal n2121_o : std_logic;
  signal n2122_o : std_logic;
  signal n2123_o : std_logic;
  signal n2124_o : std_logic;
  signal n2125_o : std_logic;
  signal n2126_o : std_logic;
  signal n2127_o : std_logic;
  signal n2128_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n2129 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2132_o : std_logic;
  signal n2133_o : std_logic;
  signal n2134_o : std_logic;
  signal n2135_o : std_logic;
  signal n2136_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n2137 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2140_o : std_logic;
  signal n2141_o : std_logic;
  signal n2142_o : std_logic;
  signal n2143_o : std_logic;
  signal n2144_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n2145 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2148_o : std_logic;
  signal n2149_o : std_logic;
  signal n2150_o : std_logic;
  signal n2151_o : std_logic;
  signal n2152_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n2153 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2156_o : std_logic;
  signal n2157_o : std_logic;
  signal n2158_o : std_logic;
  signal n2159_o : std_logic;
  signal n2160_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n2161 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2164_o : std_logic;
  signal n2165_o : std_logic;
  signal n2166_o : std_logic;
  signal n2167_o : std_logic;
  signal n2168_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n2169 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2172_o : std_logic;
  signal n2173_o : std_logic;
  signal n2174_o : std_logic;
  signal n2175_o : std_logic;
  signal n2176_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n2177 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2180_o : std_logic;
  signal n2181_o : std_logic;
  signal n2182_o : std_logic;
  signal n2183_o : std_logic;
  signal n2184_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n2185 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2188_o : std_logic;
  signal n2189_o : std_logic;
  signal n2190_o : std_logic;
  signal n2191_o : std_logic;
  signal n2192_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n2193 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2196_o : std_logic;
  signal n2197_o : std_logic;
  signal n2198_o : std_logic;
  signal n2199_o : std_logic;
  signal n2200_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n2201 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2204_o : std_logic;
  signal n2205_o : std_logic;
  signal n2206_o : std_logic;
  signal n2207_o : std_logic;
  signal n2208_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n2209 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2212_o : std_logic;
  signal n2213_o : std_logic;
  signal n2214_o : std_logic;
  signal n2215_o : std_logic;
  signal n2216_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n2217 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2220_o : std_logic;
  signal n2221_o : std_logic;
  signal n2222_o : std_logic;
  signal n2223_o : std_logic;
  signal n2224_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n2225 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2228_o : std_logic;
  signal n2229_o : std_logic;
  signal n2230_o : std_logic;
  signal n2231_o : std_logic;
  signal n2232_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n2233 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2236_o : std_logic;
  signal n2237_o : std_logic;
  signal n2238_o : std_logic_vector (14 downto 0);
  signal n2239_o : std_logic_vector (14 downto 0);
  signal n2240_o : std_logic_vector (14 downto 0);
  signal n2241_o : std_logic_vector (14 downto 0);
  signal n2242_o : std_logic_vector (14 downto 0);
  signal n2243_o : std_logic_vector (14 downto 0);
  signal n2244_o : std_logic_vector (14 downto 0);
  signal n2245_o : std_logic_vector (14 downto 0);
  signal n2246_o : std_logic_vector (14 downto 0);
  signal n2247_o : std_logic_vector (14 downto 0);
  signal n2248_o : std_logic_vector (14 downto 0);
  signal n2249_o : std_logic_vector (14 downto 0);
  signal n2250_o : std_logic_vector (14 downto 0);
  signal n2251_o : std_logic_vector (14 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n2238_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n2239_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n2240_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n2241_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n2242_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n2243_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n2244_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n2245_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n2246_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n2247_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n2248_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n2249_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n2250_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n2251_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1476_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1477_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1478_o <= n1476_o & n1477_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1479 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1478_o,
    o => gen1_n1_cnot1_j_o);
  n1482_o <= gen1_n1_cnot1_j_n1479 (1);
  n1483_o <= gen1_n1_cnot1_j_n1479 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1484_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1485_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1486_o <= n1484_o & n1485_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1487 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1486_o,
    o => gen1_n2_cnot1_j_o);
  n1490_o <= gen1_n2_cnot1_j_n1487 (1);
  n1491_o <= gen1_n2_cnot1_j_n1487 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1492_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1493_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1494_o <= n1492_o & n1493_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1495 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1494_o,
    o => gen1_n3_cnot1_j_o);
  n1498_o <= gen1_n3_cnot1_j_n1495 (1);
  n1499_o <= gen1_n3_cnot1_j_n1495 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1500_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1501_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1502_o <= n1500_o & n1501_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1503 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1502_o,
    o => gen1_n4_cnot1_j_o);
  n1506_o <= gen1_n4_cnot1_j_n1503 (1);
  n1507_o <= gen1_n4_cnot1_j_n1503 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1508_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1509_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1510_o <= n1508_o & n1509_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1511 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1510_o,
    o => gen1_n5_cnot1_j_o);
  n1514_o <= gen1_n5_cnot1_j_n1511 (1);
  n1515_o <= gen1_n5_cnot1_j_n1511 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1516_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1517_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1518_o <= n1516_o & n1517_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1519 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1518_o,
    o => gen1_n6_cnot1_j_o);
  n1522_o <= gen1_n6_cnot1_j_n1519 (1);
  n1523_o <= gen1_n6_cnot1_j_n1519 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1524_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1525_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1526_o <= n1524_o & n1525_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n1527 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n1526_o,
    o => gen1_n7_cnot1_j_o);
  n1530_o <= gen1_n7_cnot1_j_n1527 (1);
  n1531_o <= gen1_n7_cnot1_j_n1527 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1532_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1533_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1534_o <= n1532_o & n1533_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n1535 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n1534_o,
    o => gen1_n8_cnot1_j_o);
  n1538_o <= gen1_n8_cnot1_j_n1535 (1);
  n1539_o <= gen1_n8_cnot1_j_n1535 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1540_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1541_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1542_o <= n1540_o & n1541_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n1543 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n1542_o,
    o => gen1_n9_cnot1_j_o);
  n1546_o <= gen1_n9_cnot1_j_n1543 (1);
  n1547_o <= gen1_n9_cnot1_j_n1543 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1548_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1549_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1550_o <= n1548_o & n1549_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n1551 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n1550_o,
    o => gen1_n10_cnot1_j_o);
  n1554_o <= gen1_n10_cnot1_j_n1551 (1);
  n1555_o <= gen1_n10_cnot1_j_n1551 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1556_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1557_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1558_o <= n1556_o & n1557_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n1559 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n1558_o,
    o => gen1_n11_cnot1_j_o);
  n1562_o <= gen1_n11_cnot1_j_n1559 (1);
  -- vhdl_source/cordic_stage.vhdl:15:23
  n1563_o <= gen1_n11_cnot1_j_n1559 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1564_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1565_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1566_o <= n1564_o & n1565_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n1567 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n1566_o,
    o => gen1_n12_cnot1_j_o);
  n1570_o <= gen1_n12_cnot1_j_n1567 (1);
  n1571_o <= gen1_n12_cnot1_j_n1567 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1572_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1573_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1574_o <= n1572_o & n1573_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n1575 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n1574_o,
    o => gen1_n13_cnot1_j_o);
  n1578_o <= gen1_n13_cnot1_j_n1575 (1);
  n1579_o <= gen1_n13_cnot1_j_n1575 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1580_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1581_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1582_o <= n1580_o & n1581_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n1583 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n1582_o,
    o => gen1_n14_cnot1_j_o);
  n1586_o <= gen1_n14_cnot1_j_n1583 (1);
  n1587_o <= gen1_n14_cnot1_j_n1583 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1588_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1589_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1590_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1591_o <= s1_a (14);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1592_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1593_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1594_o <= n1592_o & n1593_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n1595 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n1594_o,
    o => gen2_n14_cnot2_j_o);
  n1598_o <= gen2_n14_cnot2_j_n1595 (1);
  n1599_o <= gen2_n14_cnot2_j_n1595 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1600_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1601_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1602_o <= n1600_o & n1601_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n1603 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n1602_o,
    o => gen2_n13_cnot2_j_o);
  n1606_o <= gen2_n13_cnot2_j_n1603 (1);
  n1607_o <= gen2_n13_cnot2_j_n1603 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1608_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1609_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1610_o <= n1608_o & n1609_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n1611 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n1610_o,
    o => gen2_n12_cnot2_j_o);
  n1614_o <= gen2_n12_cnot2_j_n1611 (1);
  n1615_o <= gen2_n12_cnot2_j_n1611 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1616_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1617_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1618_o <= n1616_o & n1617_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n1619 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n1618_o,
    o => gen2_n11_cnot2_j_o);
  n1622_o <= gen2_n11_cnot2_j_n1619 (1);
  n1623_o <= gen2_n11_cnot2_j_n1619 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1624_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1625_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1626_o <= n1624_o & n1625_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n1627 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n1626_o,
    o => gen2_n10_cnot2_j_o);
  n1630_o <= gen2_n10_cnot2_j_n1627 (1);
  n1631_o <= gen2_n10_cnot2_j_n1627 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1632_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1633_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1634_o <= n1632_o & n1633_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n1635 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n1634_o,
    o => gen2_n9_cnot2_j_o);
  n1638_o <= gen2_n9_cnot2_j_n1635 (1);
  n1639_o <= gen2_n9_cnot2_j_n1635 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1640_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1641_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1642_o <= n1640_o & n1641_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n1643 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n1642_o,
    o => gen2_n8_cnot2_j_o);
  n1646_o <= gen2_n8_cnot2_j_n1643 (1);
  n1647_o <= gen2_n8_cnot2_j_n1643 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1648_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1649_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1650_o <= n1648_o & n1649_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n1651 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n1650_o,
    o => gen2_n7_cnot2_j_o);
  n1654_o <= gen2_n7_cnot2_j_n1651 (1);
  n1655_o <= gen2_n7_cnot2_j_n1651 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1656_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1657_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1658_o <= n1656_o & n1657_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1659 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1658_o,
    o => gen2_n6_cnot2_j_o);
  n1662_o <= gen2_n6_cnot2_j_n1659 (1);
  n1663_o <= gen2_n6_cnot2_j_n1659 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1664_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1665_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1666_o <= n1664_o & n1665_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1667 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1666_o,
    o => gen2_n5_cnot2_j_o);
  n1670_o <= gen2_n5_cnot2_j_n1667 (1);
  n1671_o <= gen2_n5_cnot2_j_n1667 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1672_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1673_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1674_o <= n1672_o & n1673_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1675 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1674_o,
    o => gen2_n4_cnot2_j_o);
  n1678_o <= gen2_n4_cnot2_j_n1675 (1);
  n1679_o <= gen2_n4_cnot2_j_n1675 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1680_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1681_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1682_o <= n1680_o & n1681_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1683 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1682_o,
    o => gen2_n3_cnot2_j_o);
  n1686_o <= gen2_n3_cnot2_j_n1683 (1);
  n1687_o <= gen2_n3_cnot2_j_n1683 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1688_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1689_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1690_o <= n1688_o & n1689_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1691 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1690_o,
    o => gen2_n2_cnot2_j_o);
  n1694_o <= gen2_n2_cnot2_j_n1691 (1);
  n1695_o <= gen2_n2_cnot2_j_n1691 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1696_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1697_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1698_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1699_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1700_o <= n1698_o & n1699_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1701_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1702_o <= n1700_o & n1701_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1703 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1702_o,
    o => gen3_n1_ccnot3_j_o);
  n1706_o <= gen3_n1_ccnot3_j_n1703 (2);
  n1707_o <= gen3_n1_ccnot3_j_n1703 (1);
  n1708_o <= gen3_n1_ccnot3_j_n1703 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1709_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1710_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1711_o <= n1709_o & n1710_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1712_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1713_o <= n1711_o & n1712_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n1714 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n1713_o,
    o => gen3_n2_ccnot3_j_o);
  n1717_o <= gen3_n2_ccnot3_j_n1714 (2);
  n1718_o <= gen3_n2_ccnot3_j_n1714 (1);
  n1719_o <= gen3_n2_ccnot3_j_n1714 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1720_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1721_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1722_o <= n1720_o & n1721_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1723_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1724_o <= n1722_o & n1723_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n1725 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n1724_o,
    o => gen3_n3_ccnot3_j_o);
  n1728_o <= gen3_n3_ccnot3_j_n1725 (2);
  n1729_o <= gen3_n3_ccnot3_j_n1725 (1);
  n1730_o <= gen3_n3_ccnot3_j_n1725 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1731_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1732_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1733_o <= n1731_o & n1732_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1734_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1735_o <= n1733_o & n1734_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n1736 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n1735_o,
    o => gen3_n4_ccnot3_j_o);
  n1739_o <= gen3_n4_ccnot3_j_n1736 (2);
  n1740_o <= gen3_n4_ccnot3_j_n1736 (1);
  n1741_o <= gen3_n4_ccnot3_j_n1736 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1742_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1743_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1744_o <= n1742_o & n1743_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1745_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1746_o <= n1744_o & n1745_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n1747 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n1746_o,
    o => gen3_n5_ccnot3_j_o);
  n1750_o <= gen3_n5_ccnot3_j_n1747 (2);
  n1751_o <= gen3_n5_ccnot3_j_n1747 (1);
  n1752_o <= gen3_n5_ccnot3_j_n1747 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1753_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1754_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1755_o <= n1753_o & n1754_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1756_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1757_o <= n1755_o & n1756_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n1758 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n1757_o,
    o => gen3_n6_ccnot3_j_o);
  n1761_o <= gen3_n6_ccnot3_j_n1758 (2);
  n1762_o <= gen3_n6_ccnot3_j_n1758 (1);
  n1763_o <= gen3_n6_ccnot3_j_n1758 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1764_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1765_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1766_o <= n1764_o & n1765_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1767_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1768_o <= n1766_o & n1767_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n1769 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n1768_o,
    o => gen3_n7_ccnot3_j_o);
  n1772_o <= gen3_n7_ccnot3_j_n1769 (2);
  n1773_o <= gen3_n7_ccnot3_j_n1769 (1);
  n1774_o <= gen3_n7_ccnot3_j_n1769 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1775_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1776_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1777_o <= n1775_o & n1776_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1778_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1779_o <= n1777_o & n1778_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n1780 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n1779_o,
    o => gen3_n8_ccnot3_j_o);
  n1783_o <= gen3_n8_ccnot3_j_n1780 (2);
  n1784_o <= gen3_n8_ccnot3_j_n1780 (1);
  n1785_o <= gen3_n8_ccnot3_j_n1780 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1786_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1787_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1788_o <= n1786_o & n1787_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1789_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1790_o <= n1788_o & n1789_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n1791 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n1790_o,
    o => gen3_n9_ccnot3_j_o);
  n1794_o <= gen3_n9_ccnot3_j_n1791 (2);
  n1795_o <= gen3_n9_ccnot3_j_n1791 (1);
  n1796_o <= gen3_n9_ccnot3_j_n1791 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1797_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1798_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1799_o <= n1797_o & n1798_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1800_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1801_o <= n1799_o & n1800_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n1802 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n1801_o,
    o => gen3_n10_ccnot3_j_o);
  n1805_o <= gen3_n10_ccnot3_j_n1802 (2);
  n1806_o <= gen3_n10_ccnot3_j_n1802 (1);
  n1807_o <= gen3_n10_ccnot3_j_n1802 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1808_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1809_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1810_o <= n1808_o & n1809_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1811_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1812_o <= n1810_o & n1811_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n1813 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n1812_o,
    o => gen3_n11_ccnot3_j_o);
  n1816_o <= gen3_n11_ccnot3_j_n1813 (2);
  n1817_o <= gen3_n11_ccnot3_j_n1813 (1);
  n1818_o <= gen3_n11_ccnot3_j_n1813 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1819_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1820_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1821_o <= n1819_o & n1820_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1822_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1823_o <= n1821_o & n1822_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n1824 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n1823_o,
    o => gen3_n12_ccnot3_j_o);
  n1827_o <= gen3_n12_ccnot3_j_n1824 (2);
  n1828_o <= gen3_n12_ccnot3_j_n1824 (1);
  n1829_o <= gen3_n12_ccnot3_j_n1824 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1830_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1831_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1832_o <= n1830_o & n1831_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1833_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1834_o <= n1832_o & n1833_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n1835 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n1834_o,
    o => gen3_n13_ccnot3_j_o);
  n1838_o <= gen3_n13_ccnot3_j_n1835 (2);
  n1839_o <= gen3_n13_ccnot3_j_n1835 (1);
  n1840_o <= gen3_n13_ccnot3_j_n1835 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1841_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1842_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1843_o <= n1841_o & n1842_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1844_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1845_o <= n1843_o & n1844_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n1846 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n1845_o,
    o => gen3_n14_ccnot3_j_o);
  n1849_o <= gen3_n14_ccnot3_j_n1846 (2);
  n1850_o <= gen3_n14_ccnot3_j_n1846 (1);
  n1851_o <= gen3_n14_ccnot3_j_n1846 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n1852_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:116:25
  n1853_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:119:41
  n1854_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:119:53
  n1855_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:119:47
  n1856_o <= n1854_o & n1855_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n1857 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n1856_o,
    o => cnot_4_o);
  n1860_o <= cnot_4_n1857 (1);
  n1861_o <= cnot_4_n1857 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1862_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1863_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1864_o <= n1862_o & n1863_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1865_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1866_o <= n1864_o & n1865_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n1867 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n1866_o,
    o => gen4_n13_peres4_j_o);
  n1870_o <= gen4_n13_peres4_j_n1867 (2);
  n1871_o <= gen4_n13_peres4_j_n1867 (1);
  n1872_o <= gen4_n13_peres4_j_n1867 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1873_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1874_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1875_o <= n1873_o & n1874_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1876_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1877_o <= n1875_o & n1876_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n1878 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n1877_o,
    o => gen4_n12_peres4_j_o);
  n1881_o <= gen4_n12_peres4_j_n1878 (2);
  n1882_o <= gen4_n12_peres4_j_n1878 (1);
  n1883_o <= gen4_n12_peres4_j_n1878 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1884_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1885_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1886_o <= n1884_o & n1885_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1887_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1888_o <= n1886_o & n1887_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n1889 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n1888_o,
    o => gen4_n11_peres4_j_o);
  n1892_o <= gen4_n11_peres4_j_n1889 (2);
  n1893_o <= gen4_n11_peres4_j_n1889 (1);
  n1894_o <= gen4_n11_peres4_j_n1889 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1895_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1896_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1897_o <= n1895_o & n1896_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1898_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1899_o <= n1897_o & n1898_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n1900 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n1899_o,
    o => gen4_n10_peres4_j_o);
  n1903_o <= gen4_n10_peres4_j_n1900 (2);
  n1904_o <= gen4_n10_peres4_j_n1900 (1);
  n1905_o <= gen4_n10_peres4_j_n1900 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1906_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1907_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1908_o <= n1906_o & n1907_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1909_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1910_o <= n1908_o & n1909_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n1911 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n1910_o,
    o => gen4_n9_peres4_j_o);
  n1914_o <= gen4_n9_peres4_j_n1911 (2);
  n1915_o <= gen4_n9_peres4_j_n1911 (1);
  n1916_o <= gen4_n9_peres4_j_n1911 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1917_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1918_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1919_o <= n1917_o & n1918_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1920_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1921_o <= n1919_o & n1920_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n1922 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n1921_o,
    o => gen4_n8_peres4_j_o);
  n1925_o <= gen4_n8_peres4_j_n1922 (2);
  n1926_o <= gen4_n8_peres4_j_n1922 (1);
  n1927_o <= gen4_n8_peres4_j_n1922 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1928_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1929_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1930_o <= n1928_o & n1929_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1931_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1932_o <= n1930_o & n1931_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n1933 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n1932_o,
    o => gen4_n7_peres4_j_o);
  n1936_o <= gen4_n7_peres4_j_n1933 (2);
  n1937_o <= gen4_n7_peres4_j_n1933 (1);
  n1938_o <= gen4_n7_peres4_j_n1933 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1939_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1940_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1941_o <= n1939_o & n1940_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1942_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1943_o <= n1941_o & n1942_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n1944 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n1943_o,
    o => gen4_n6_peres4_j_o);
  n1947_o <= gen4_n6_peres4_j_n1944 (2);
  n1948_o <= gen4_n6_peres4_j_n1944 (1);
  n1949_o <= gen4_n6_peres4_j_n1944 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1950_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1951_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1952_o <= n1950_o & n1951_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1953_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1954_o <= n1952_o & n1953_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n1955 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n1954_o,
    o => gen4_n5_peres4_j_o);
  n1958_o <= gen4_n5_peres4_j_n1955 (2);
  n1959_o <= gen4_n5_peres4_j_n1955 (1);
  n1960_o <= gen4_n5_peres4_j_n1955 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1961_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1962_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1963_o <= n1961_o & n1962_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1964_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1965_o <= n1963_o & n1964_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n1966 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n1965_o,
    o => gen4_n4_peres4_j_o);
  n1969_o <= gen4_n4_peres4_j_n1966 (2);
  n1970_o <= gen4_n4_peres4_j_n1966 (1);
  n1971_o <= gen4_n4_peres4_j_n1966 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1972_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1973_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1974_o <= n1972_o & n1973_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1975_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1976_o <= n1974_o & n1975_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n1977 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n1976_o,
    o => gen4_n3_peres4_j_o);
  n1980_o <= gen4_n3_peres4_j_n1977 (2);
  n1981_o <= gen4_n3_peres4_j_n1977 (1);
  n1982_o <= gen4_n3_peres4_j_n1977 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1983_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1984_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1985_o <= n1983_o & n1984_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1986_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1987_o <= n1985_o & n1986_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n1988 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n1987_o,
    o => gen4_n2_peres4_j_o);
  n1991_o <= gen4_n2_peres4_j_n1988 (2);
  n1992_o <= gen4_n2_peres4_j_n1988 (1);
  n1993_o <= gen4_n2_peres4_j_n1988 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1994_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1995_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1996_o <= n1994_o & n1995_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1997_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1998_o <= n1996_o & n1997_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n1999 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n1998_o,
    o => gen4_n1_peres4_j_o);
  n2002_o <= gen4_n1_peres4_j_n1999 (2);
  n2003_o <= gen4_n1_peres4_j_n1999 (1);
  n2004_o <= gen4_n1_peres4_j_n1999 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2005_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2006_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2007_o <= n2005_o & n2006_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2008_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2009_o <= n2007_o & n2008_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n2010 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n2009_o,
    o => gen4_n0_peres4_j_o);
  n2013_o <= gen4_n0_peres4_j_n2010 (2);
  n2014_o <= gen4_n0_peres4_j_n2010 (1);
  n2015_o <= gen4_n0_peres4_j_n2010 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n2016_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n2017_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2018_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2019_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2020_o <= n2018_o & n2019_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n2021 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n2020_o,
    o => gen5_n1_cnot5_j_o);
  n2024_o <= gen5_n1_cnot5_j_n2021 (1);
  n2025_o <= gen5_n1_cnot5_j_n2021 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2026_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2027_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2028_o <= n2026_o & n2027_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n2029 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n2028_o,
    o => gen5_n2_cnot5_j_o);
  n2032_o <= gen5_n2_cnot5_j_n2029 (1);
  n2033_o <= gen5_n2_cnot5_j_n2029 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2034_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2035_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2036_o <= n2034_o & n2035_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n2037 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n2036_o,
    o => gen5_n3_cnot5_j_o);
  n2040_o <= gen5_n3_cnot5_j_n2037 (1);
  n2041_o <= gen5_n3_cnot5_j_n2037 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2042_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2043_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2044_o <= n2042_o & n2043_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n2045 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n2044_o,
    o => gen5_n4_cnot5_j_o);
  n2048_o <= gen5_n4_cnot5_j_n2045 (1);
  n2049_o <= gen5_n4_cnot5_j_n2045 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2050_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2051_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2052_o <= n2050_o & n2051_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n2053 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n2052_o,
    o => gen5_n5_cnot5_j_o);
  n2056_o <= gen5_n5_cnot5_j_n2053 (1);
  n2057_o <= gen5_n5_cnot5_j_n2053 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2058_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2059_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2060_o <= n2058_o & n2059_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n2061 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n2060_o,
    o => gen5_n6_cnot5_j_o);
  n2064_o <= gen5_n6_cnot5_j_n2061 (1);
  n2065_o <= gen5_n6_cnot5_j_n2061 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2066_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2067_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2068_o <= n2066_o & n2067_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n2069 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n2068_o,
    o => gen5_n7_cnot5_j_o);
  n2072_o <= gen5_n7_cnot5_j_n2069 (1);
  n2073_o <= gen5_n7_cnot5_j_n2069 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2074_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2075_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2076_o <= n2074_o & n2075_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n2077 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n2076_o,
    o => gen5_n8_cnot5_j_o);
  n2080_o <= gen5_n8_cnot5_j_n2077 (1);
  n2081_o <= gen5_n8_cnot5_j_n2077 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2082_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2083_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2084_o <= n2082_o & n2083_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n2085 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n2084_o,
    o => gen5_n9_cnot5_j_o);
  n2088_o <= gen5_n9_cnot5_j_n2085 (1);
  n2089_o <= gen5_n9_cnot5_j_n2085 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2090_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2091_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2092_o <= n2090_o & n2091_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n2093 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n2092_o,
    o => gen5_n10_cnot5_j_o);
  n2096_o <= gen5_n10_cnot5_j_n2093 (1);
  n2097_o <= gen5_n10_cnot5_j_n2093 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2098_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2099_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2100_o <= n2098_o & n2099_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n2101 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n2100_o,
    o => gen5_n11_cnot5_j_o);
  n2104_o <= gen5_n11_cnot5_j_n2101 (1);
  n2105_o <= gen5_n11_cnot5_j_n2101 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2106_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2107_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2108_o <= n2106_o & n2107_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n2109 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n2108_o,
    o => gen5_n12_cnot5_j_o);
  n2112_o <= gen5_n12_cnot5_j_n2109 (1);
  n2113_o <= gen5_n12_cnot5_j_n2109 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2114_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2115_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2116_o <= n2114_o & n2115_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n2117 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n2116_o,
    o => gen5_n13_cnot5_j_o);
  n2120_o <= gen5_n13_cnot5_j_n2117 (1);
  n2121_o <= gen5_n13_cnot5_j_n2117 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n2122_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n2123_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:142:23
  n2124_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n2125_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2126_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2127_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2128_o <= n2126_o & n2127_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n2129 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n2128_o,
    o => gen6_n1_cnot1_j_o);
  n2132_o <= gen6_n1_cnot1_j_n2129 (1);
  n2133_o <= gen6_n1_cnot1_j_n2129 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2134_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2135_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2136_o <= n2134_o & n2135_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n2137 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n2136_o,
    o => gen6_n2_cnot1_j_o);
  n2140_o <= gen6_n2_cnot1_j_n2137 (1);
  n2141_o <= gen6_n2_cnot1_j_n2137 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2142_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2143_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2144_o <= n2142_o & n2143_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n2145 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n2144_o,
    o => gen6_n3_cnot1_j_o);
  n2148_o <= gen6_n3_cnot1_j_n2145 (1);
  n2149_o <= gen6_n3_cnot1_j_n2145 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2150_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2151_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2152_o <= n2150_o & n2151_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n2153 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n2152_o,
    o => gen6_n4_cnot1_j_o);
  n2156_o <= gen6_n4_cnot1_j_n2153 (1);
  n2157_o <= gen6_n4_cnot1_j_n2153 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2158_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2159_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2160_o <= n2158_o & n2159_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n2161 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n2160_o,
    o => gen6_n5_cnot1_j_o);
  n2164_o <= gen6_n5_cnot1_j_n2161 (1);
  n2165_o <= gen6_n5_cnot1_j_n2161 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2166_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2167_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2168_o <= n2166_o & n2167_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n2169 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n2168_o,
    o => gen6_n6_cnot1_j_o);
  n2172_o <= gen6_n6_cnot1_j_n2169 (1);
  n2173_o <= gen6_n6_cnot1_j_n2169 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2174_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2175_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2176_o <= n2174_o & n2175_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n2177 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n2176_o,
    o => gen6_n7_cnot1_j_o);
  n2180_o <= gen6_n7_cnot1_j_n2177 (1);
  n2181_o <= gen6_n7_cnot1_j_n2177 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2182_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2183_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2184_o <= n2182_o & n2183_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n2185 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n2184_o,
    o => gen6_n8_cnot1_j_o);
  n2188_o <= gen6_n8_cnot1_j_n2185 (1);
  n2189_o <= gen6_n8_cnot1_j_n2185 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2190_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2191_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2192_o <= n2190_o & n2191_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n2193 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n2192_o,
    o => gen6_n9_cnot1_j_o);
  n2196_o <= gen6_n9_cnot1_j_n2193 (1);
  n2197_o <= gen6_n9_cnot1_j_n2193 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2198_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2199_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2200_o <= n2198_o & n2199_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n2201 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n2200_o,
    o => gen6_n10_cnot1_j_o);
  n2204_o <= gen6_n10_cnot1_j_n2201 (1);
  n2205_o <= gen6_n10_cnot1_j_n2201 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2206_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2207_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2208_o <= n2206_o & n2207_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n2209 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n2208_o,
    o => gen6_n11_cnot1_j_o);
  n2212_o <= gen6_n11_cnot1_j_n2209 (1);
  n2213_o <= gen6_n11_cnot1_j_n2209 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2214_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2215_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2216_o <= n2214_o & n2215_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n2217 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n2216_o,
    o => gen6_n12_cnot1_j_o);
  n2220_o <= gen6_n12_cnot1_j_n2217 (1);
  n2221_o <= gen6_n12_cnot1_j_n2217 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2222_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2223_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2224_o <= n2222_o & n2223_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n2225 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n2224_o,
    o => gen6_n13_cnot1_j_o);
  n2228_o <= gen6_n13_cnot1_j_n2225 (1);
  n2229_o <= gen6_n13_cnot1_j_n2225 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2230_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2231_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2232_o <= n2230_o & n2231_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n2233 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n2232_o,
    o => gen6_n14_cnot1_j_o);
  n2236_o <= gen6_n14_cnot1_j_n2233 (1);
  n2237_o <= gen6_n14_cnot1_j_n2233 (0);
  n2238_o <= n1586_o & n1578_o & n1570_o & n1562_o & n1554_o & n1546_o & n1538_o & n1530_o & n1522_o & n1514_o & n1506_o & n1498_o & n1490_o & n1482_o & n1588_o;
  n2239_o <= n1587_o & n1579_o & n1571_o & n1563_o & n1555_o & n1547_o & n1539_o & n1531_o & n1523_o & n1515_o & n1507_o & n1499_o & n1491_o & n1483_o & n1589_o;
  n2240_o <= n1591_o & n1598_o & n1606_o & n1614_o & n1622_o & n1630_o & n1638_o & n1646_o & n1654_o & n1662_o & n1670_o & n1678_o & n1686_o & n1694_o & n1590_o;
  n2241_o <= n1599_o & n1607_o & n1615_o & n1623_o & n1631_o & n1639_o & n1647_o & n1655_o & n1663_o & n1671_o & n1679_o & n1687_o & n1695_o & n1696_o;
  n2242_o <= n1851_o & n1840_o & n1829_o & n1818_o & n1807_o & n1796_o & n1785_o & n1774_o & n1763_o & n1752_o & n1741_o & n1730_o & n1719_o & n1708_o & n1697_o;
  n2243_o <= n1852_o & n1850_o & n1839_o & n1828_o & n1817_o & n1806_o & n1795_o & n1784_o & n1773_o & n1762_o & n1751_o & n1740_o & n1729_o & n1718_o & n1707_o;
  n2244_o <= n1853_o & n1849_o & n1838_o & n1827_o & n1816_o & n1805_o & n1794_o & n1783_o & n1772_o & n1761_o & n1750_o & n1739_o & n1728_o & n1717_o & n1706_o;
  n2245_o <= n1860_o & n1870_o & n1881_o & n1892_o & n1903_o & n1914_o & n1925_o & n1936_o & n1947_o & n1958_o & n1969_o & n1980_o & n1991_o & n2002_o & n2013_o;
  n2246_o <= n1872_o & n1883_o & n1894_o & n1905_o & n1916_o & n1927_o & n1938_o & n1949_o & n1960_o & n1971_o & n1982_o & n1993_o & n2004_o & n2015_o & n2016_o;
  n2247_o <= n1861_o & n1871_o & n1882_o & n1893_o & n1904_o & n1915_o & n1926_o & n1937_o & n1948_o & n1959_o & n1970_o & n1981_o & n1992_o & n2003_o & n2014_o;
  n2248_o <= n2121_o & n2113_o & n2105_o & n2097_o & n2089_o & n2081_o & n2073_o & n2065_o & n2057_o & n2049_o & n2041_o & n2033_o & n2025_o & n2017_o;
  n2249_o <= n2123_o & n2120_o & n2112_o & n2104_o & n2096_o & n2088_o & n2080_o & n2072_o & n2064_o & n2056_o & n2048_o & n2040_o & n2032_o & n2024_o & n2122_o;
  n2250_o <= n2236_o & n2228_o & n2220_o & n2212_o & n2204_o & n2196_o & n2188_o & n2180_o & n2172_o & n2164_o & n2156_o & n2148_o & n2140_o & n2132_o & n2124_o;
  n2251_o <= n2237_o & n2229_o & n2221_o & n2213_o & n2205_o & n2197_o & n2189_o & n2181_o & n2173_o & n2165_o & n2157_o & n2149_o & n2141_o & n2133_o & n2125_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_17 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_sub_in_place_17;

architecture rtl of add_sub_in_place_17 is
  signal b_cnot : std_logic_vector (16 downto 0);
  signal cnotr_n1462 : std_logic;
  signal cnotr_n1463 : std_logic_vector (16 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (16 downto 0);
  signal add_n1468 : std_logic_vector (16 downto 0);
  signal add_n1469 : std_logic_vector (16 downto 0);
  signal add_a_out : std_logic_vector (16 downto 0);
  signal add_s : std_logic_vector (16 downto 0);
begin
  ctrl_out <= cnotr_n1462;
  a_out <= add_n1468;
  s <= add_n1469;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n1463; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n1462 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n1463 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_17 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n1468 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n1469 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_17 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    w : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    b_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_scratch_17;

architecture rtl of add_scratch_17 is
  signal a_s : std_logic_vector (15 downto 0);
  signal b_s : std_logic_vector (15 downto 0);
  signal s_s : std_logic_vector (15 downto 0);
  signal c_s : std_logic_vector (15 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n708_o : std_logic;
  signal n709_o : std_logic;
  signal n710_o : std_logic_vector (1 downto 0);
  signal cnota_n711 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n714_o : std_logic;
  signal n715_o : std_logic;
  signal n716_o : std_logic;
  signal n717_o : std_logic_vector (1 downto 0);
  signal cnotb_n718 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n721_o : std_logic;
  signal n722_o : std_logic;
  signal n723_o : std_logic_vector (1 downto 0);
  signal n724_o : std_logic;
  signal n725_o : std_logic_vector (2 downto 0);
  signal ccnotc_n726 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n729_o : std_logic;
  signal n730_o : std_logic;
  signal n731_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n732_o : std_logic;
  signal n733_o : std_logic;
  signal n734_o : std_logic_vector (1 downto 0);
  signal n735_o : std_logic;
  signal n736_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n737 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n740_o : std_logic;
  signal n741_o : std_logic;
  signal n742_o : std_logic;
  signal n743_o : std_logic;
  signal n744_o : std_logic;
  signal n745_o : std_logic;
  signal n746_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n747 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n750_o : std_logic;
  signal n751_o : std_logic;
  signal n752_o : std_logic;
  signal n753_o : std_logic;
  signal n754_o : std_logic;
  signal n755_o : std_logic;
  signal n756_o : std_logic_vector (1 downto 0);
  signal n757_o : std_logic;
  signal n758_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n759 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n762_o : std_logic;
  signal n763_o : std_logic;
  signal n764_o : std_logic;
  signal n765_o : std_logic;
  signal n766_o : std_logic;
  signal n767_o : std_logic;
  signal n768_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n769 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n772_o : std_logic;
  signal n773_o : std_logic;
  signal n774_o : std_logic;
  signal n775_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n776_o : std_logic;
  signal n777_o : std_logic;
  signal n778_o : std_logic_vector (1 downto 0);
  signal n779_o : std_logic;
  signal n780_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n781 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n784_o : std_logic;
  signal n785_o : std_logic;
  signal n786_o : std_logic;
  signal n787_o : std_logic;
  signal n788_o : std_logic;
  signal n789_o : std_logic;
  signal n790_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n791 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n794_o : std_logic;
  signal n795_o : std_logic;
  signal n796_o : std_logic;
  signal n797_o : std_logic;
  signal n798_o : std_logic;
  signal n799_o : std_logic;
  signal n800_o : std_logic_vector (1 downto 0);
  signal n801_o : std_logic;
  signal n802_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n803 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n806_o : std_logic;
  signal n807_o : std_logic;
  signal n808_o : std_logic;
  signal n809_o : std_logic;
  signal n810_o : std_logic;
  signal n811_o : std_logic;
  signal n812_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n813 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n816_o : std_logic;
  signal n817_o : std_logic;
  signal n818_o : std_logic;
  signal n819_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n820_o : std_logic;
  signal n821_o : std_logic;
  signal n822_o : std_logic_vector (1 downto 0);
  signal n823_o : std_logic;
  signal n824_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n825 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n828_o : std_logic;
  signal n829_o : std_logic;
  signal n830_o : std_logic;
  signal n831_o : std_logic;
  signal n832_o : std_logic;
  signal n833_o : std_logic;
  signal n834_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n835 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n838_o : std_logic;
  signal n839_o : std_logic;
  signal n840_o : std_logic;
  signal n841_o : std_logic;
  signal n842_o : std_logic;
  signal n843_o : std_logic;
  signal n844_o : std_logic_vector (1 downto 0);
  signal n845_o : std_logic;
  signal n846_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n847 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n850_o : std_logic;
  signal n851_o : std_logic;
  signal n852_o : std_logic;
  signal n853_o : std_logic;
  signal n854_o : std_logic;
  signal n855_o : std_logic;
  signal n856_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n857 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n860_o : std_logic;
  signal n861_o : std_logic;
  signal n862_o : std_logic;
  signal n863_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n864_o : std_logic;
  signal n865_o : std_logic;
  signal n866_o : std_logic_vector (1 downto 0);
  signal n867_o : std_logic;
  signal n868_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n869 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n872_o : std_logic;
  signal n873_o : std_logic;
  signal n874_o : std_logic;
  signal n875_o : std_logic;
  signal n876_o : std_logic;
  signal n877_o : std_logic;
  signal n878_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n879 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n882_o : std_logic;
  signal n883_o : std_logic;
  signal n884_o : std_logic;
  signal n885_o : std_logic;
  signal n886_o : std_logic;
  signal n887_o : std_logic;
  signal n888_o : std_logic_vector (1 downto 0);
  signal n889_o : std_logic;
  signal n890_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n891 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n894_o : std_logic;
  signal n895_o : std_logic;
  signal n896_o : std_logic;
  signal n897_o : std_logic;
  signal n898_o : std_logic;
  signal n899_o : std_logic;
  signal n900_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n901 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n904_o : std_logic;
  signal n905_o : std_logic;
  signal n906_o : std_logic;
  signal n907_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n908_o : std_logic;
  signal n909_o : std_logic;
  signal n910_o : std_logic_vector (1 downto 0);
  signal n911_o : std_logic;
  signal n912_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n913 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n916_o : std_logic;
  signal n917_o : std_logic;
  signal n918_o : std_logic;
  signal n919_o : std_logic;
  signal n920_o : std_logic;
  signal n921_o : std_logic;
  signal n922_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n923 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n926_o : std_logic;
  signal n927_o : std_logic;
  signal n928_o : std_logic;
  signal n929_o : std_logic;
  signal n930_o : std_logic;
  signal n931_o : std_logic;
  signal n932_o : std_logic_vector (1 downto 0);
  signal n933_o : std_logic;
  signal n934_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n935 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n938_o : std_logic;
  signal n939_o : std_logic;
  signal n940_o : std_logic;
  signal n941_o : std_logic;
  signal n942_o : std_logic;
  signal n943_o : std_logic;
  signal n944_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n945 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n948_o : std_logic;
  signal n949_o : std_logic;
  signal n950_o : std_logic;
  signal n951_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n952_o : std_logic;
  signal n953_o : std_logic;
  signal n954_o : std_logic_vector (1 downto 0);
  signal n955_o : std_logic;
  signal n956_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n957 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n960_o : std_logic;
  signal n961_o : std_logic;
  signal n962_o : std_logic;
  signal n963_o : std_logic;
  signal n964_o : std_logic;
  signal n965_o : std_logic;
  signal n966_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n967 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n970_o : std_logic;
  signal n971_o : std_logic;
  signal n972_o : std_logic;
  signal n973_o : std_logic;
  signal n974_o : std_logic;
  signal n975_o : std_logic;
  signal n976_o : std_logic_vector (1 downto 0);
  signal n977_o : std_logic;
  signal n978_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n979 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n982_o : std_logic;
  signal n983_o : std_logic;
  signal n984_o : std_logic;
  signal n985_o : std_logic;
  signal n986_o : std_logic;
  signal n987_o : std_logic;
  signal n988_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n989 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n992_o : std_logic;
  signal n993_o : std_logic;
  signal n994_o : std_logic;
  signal n995_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n996_o : std_logic;
  signal n997_o : std_logic;
  signal n998_o : std_logic_vector (1 downto 0);
  signal n999_o : std_logic;
  signal n1000_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n1001 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1004_o : std_logic;
  signal n1005_o : std_logic;
  signal n1006_o : std_logic;
  signal n1007_o : std_logic;
  signal n1008_o : std_logic;
  signal n1009_o : std_logic;
  signal n1010_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n1011 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n1014_o : std_logic;
  signal n1015_o : std_logic;
  signal n1016_o : std_logic;
  signal n1017_o : std_logic;
  signal n1018_o : std_logic;
  signal n1019_o : std_logic;
  signal n1020_o : std_logic_vector (1 downto 0);
  signal n1021_o : std_logic;
  signal n1022_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n1023 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1026_o : std_logic;
  signal n1027_o : std_logic;
  signal n1028_o : std_logic;
  signal n1029_o : std_logic;
  signal n1030_o : std_logic;
  signal n1031_o : std_logic;
  signal n1032_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n1033 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n1036_o : std_logic;
  signal n1037_o : std_logic;
  signal n1038_o : std_logic;
  signal n1039_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n1040_o : std_logic;
  signal n1041_o : std_logic;
  signal n1042_o : std_logic_vector (1 downto 0);
  signal n1043_o : std_logic;
  signal n1044_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n1045 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1048_o : std_logic;
  signal n1049_o : std_logic;
  signal n1050_o : std_logic;
  signal n1051_o : std_logic;
  signal n1052_o : std_logic;
  signal n1053_o : std_logic;
  signal n1054_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n1055 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n1058_o : std_logic;
  signal n1059_o : std_logic;
  signal n1060_o : std_logic;
  signal n1061_o : std_logic;
  signal n1062_o : std_logic;
  signal n1063_o : std_logic;
  signal n1064_o : std_logic_vector (1 downto 0);
  signal n1065_o : std_logic;
  signal n1066_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n1067 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1070_o : std_logic;
  signal n1071_o : std_logic;
  signal n1072_o : std_logic;
  signal n1073_o : std_logic;
  signal n1074_o : std_logic;
  signal n1075_o : std_logic;
  signal n1076_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n1077 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n1080_o : std_logic;
  signal n1081_o : std_logic;
  signal n1082_o : std_logic;
  signal n1083_o : std_logic;
  signal gen1_n9_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid3 : std_logic_vector (3 downto 0);
  signal n1084_o : std_logic;
  signal n1085_o : std_logic;
  signal n1086_o : std_logic_vector (1 downto 0);
  signal n1087_o : std_logic;
  signal n1088_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_n1089 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1092_o : std_logic;
  signal n1093_o : std_logic;
  signal n1094_o : std_logic;
  signal n1095_o : std_logic;
  signal n1096_o : std_logic;
  signal n1097_o : std_logic;
  signal n1098_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_n1099 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_o : std_logic_vector (1 downto 0);
  signal n1102_o : std_logic;
  signal n1103_o : std_logic;
  signal n1104_o : std_logic;
  signal n1105_o : std_logic;
  signal n1106_o : std_logic;
  signal n1107_o : std_logic;
  signal n1108_o : std_logic_vector (1 downto 0);
  signal n1109_o : std_logic;
  signal n1110_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_n1111 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1114_o : std_logic;
  signal n1115_o : std_logic;
  signal n1116_o : std_logic;
  signal n1117_o : std_logic;
  signal n1118_o : std_logic;
  signal n1119_o : std_logic;
  signal n1120_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_n1121 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_o : std_logic_vector (1 downto 0);
  signal n1124_o : std_logic;
  signal n1125_o : std_logic;
  signal n1126_o : std_logic;
  signal n1127_o : std_logic;
  signal gen1_n10_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid3 : std_logic_vector (3 downto 0);
  signal n1128_o : std_logic;
  signal n1129_o : std_logic;
  signal n1130_o : std_logic_vector (1 downto 0);
  signal n1131_o : std_logic;
  signal n1132_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_n1133 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1136_o : std_logic;
  signal n1137_o : std_logic;
  signal n1138_o : std_logic;
  signal n1139_o : std_logic;
  signal n1140_o : std_logic;
  signal n1141_o : std_logic;
  signal n1142_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_n1143 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_o : std_logic_vector (1 downto 0);
  signal n1146_o : std_logic;
  signal n1147_o : std_logic;
  signal n1148_o : std_logic;
  signal n1149_o : std_logic;
  signal n1150_o : std_logic;
  signal n1151_o : std_logic;
  signal n1152_o : std_logic_vector (1 downto 0);
  signal n1153_o : std_logic;
  signal n1154_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_n1155 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1158_o : std_logic;
  signal n1159_o : std_logic;
  signal n1160_o : std_logic;
  signal n1161_o : std_logic;
  signal n1162_o : std_logic;
  signal n1163_o : std_logic;
  signal n1164_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_n1165 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_o : std_logic_vector (1 downto 0);
  signal n1168_o : std_logic;
  signal n1169_o : std_logic;
  signal n1170_o : std_logic;
  signal n1171_o : std_logic;
  signal gen1_n11_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid3 : std_logic_vector (3 downto 0);
  signal n1172_o : std_logic;
  signal n1173_o : std_logic;
  signal n1174_o : std_logic_vector (1 downto 0);
  signal n1175_o : std_logic;
  signal n1176_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_n1177 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1180_o : std_logic;
  signal n1181_o : std_logic;
  signal n1182_o : std_logic;
  signal n1183_o : std_logic;
  signal n1184_o : std_logic;
  signal n1185_o : std_logic;
  signal n1186_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_n1187 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_o : std_logic_vector (1 downto 0);
  signal n1190_o : std_logic;
  signal n1191_o : std_logic;
  signal n1192_o : std_logic;
  signal n1193_o : std_logic;
  signal n1194_o : std_logic;
  signal n1195_o : std_logic;
  signal n1196_o : std_logic_vector (1 downto 0);
  signal n1197_o : std_logic;
  signal n1198_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_n1199 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1202_o : std_logic;
  signal n1203_o : std_logic;
  signal n1204_o : std_logic;
  signal n1205_o : std_logic;
  signal n1206_o : std_logic;
  signal n1207_o : std_logic;
  signal n1208_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_n1209 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_o : std_logic_vector (1 downto 0);
  signal n1212_o : std_logic;
  signal n1213_o : std_logic;
  signal n1214_o : std_logic;
  signal n1215_o : std_logic;
  signal gen1_n12_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid3 : std_logic_vector (3 downto 0);
  signal n1216_o : std_logic;
  signal n1217_o : std_logic;
  signal n1218_o : std_logic_vector (1 downto 0);
  signal n1219_o : std_logic;
  signal n1220_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_n1221 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1224_o : std_logic;
  signal n1225_o : std_logic;
  signal n1226_o : std_logic;
  signal n1227_o : std_logic;
  signal n1228_o : std_logic;
  signal n1229_o : std_logic;
  signal n1230_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_n1231 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_o : std_logic_vector (1 downto 0);
  signal n1234_o : std_logic;
  signal n1235_o : std_logic;
  signal n1236_o : std_logic;
  signal n1237_o : std_logic;
  signal n1238_o : std_logic;
  signal n1239_o : std_logic;
  signal n1240_o : std_logic_vector (1 downto 0);
  signal n1241_o : std_logic;
  signal n1242_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_n1243 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1246_o : std_logic;
  signal n1247_o : std_logic;
  signal n1248_o : std_logic;
  signal n1249_o : std_logic;
  signal n1250_o : std_logic;
  signal n1251_o : std_logic;
  signal n1252_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_n1253 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_o : std_logic_vector (1 downto 0);
  signal n1256_o : std_logic;
  signal n1257_o : std_logic;
  signal n1258_o : std_logic;
  signal n1259_o : std_logic;
  signal gen1_n13_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid3 : std_logic_vector (3 downto 0);
  signal n1260_o : std_logic;
  signal n1261_o : std_logic;
  signal n1262_o : std_logic_vector (1 downto 0);
  signal n1263_o : std_logic;
  signal n1264_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_n1265 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1268_o : std_logic;
  signal n1269_o : std_logic;
  signal n1270_o : std_logic;
  signal n1271_o : std_logic;
  signal n1272_o : std_logic;
  signal n1273_o : std_logic;
  signal n1274_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_n1275 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_o : std_logic_vector (1 downto 0);
  signal n1278_o : std_logic;
  signal n1279_o : std_logic;
  signal n1280_o : std_logic;
  signal n1281_o : std_logic;
  signal n1282_o : std_logic;
  signal n1283_o : std_logic;
  signal n1284_o : std_logic_vector (1 downto 0);
  signal n1285_o : std_logic;
  signal n1286_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_n1287 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1290_o : std_logic;
  signal n1291_o : std_logic;
  signal n1292_o : std_logic;
  signal n1293_o : std_logic;
  signal n1294_o : std_logic;
  signal n1295_o : std_logic;
  signal n1296_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_n1297 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_o : std_logic_vector (1 downto 0);
  signal n1300_o : std_logic;
  signal n1301_o : std_logic;
  signal n1302_o : std_logic;
  signal n1303_o : std_logic;
  signal gen1_n14_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid3 : std_logic_vector (3 downto 0);
  signal n1304_o : std_logic;
  signal n1305_o : std_logic;
  signal n1306_o : std_logic_vector (1 downto 0);
  signal n1307_o : std_logic;
  signal n1308_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_n1309 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1312_o : std_logic;
  signal n1313_o : std_logic;
  signal n1314_o : std_logic;
  signal n1315_o : std_logic;
  signal n1316_o : std_logic;
  signal n1317_o : std_logic;
  signal n1318_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_n1319 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_o : std_logic_vector (1 downto 0);
  signal n1322_o : std_logic;
  signal n1323_o : std_logic;
  signal n1324_o : std_logic;
  signal n1325_o : std_logic;
  signal n1326_o : std_logic;
  signal n1327_o : std_logic;
  signal n1328_o : std_logic_vector (1 downto 0);
  signal n1329_o : std_logic;
  signal n1330_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_n1331 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1334_o : std_logic;
  signal n1335_o : std_logic;
  signal n1336_o : std_logic;
  signal n1337_o : std_logic;
  signal n1338_o : std_logic;
  signal n1339_o : std_logic;
  signal n1340_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_n1341 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_o : std_logic_vector (1 downto 0);
  signal n1344_o : std_logic;
  signal n1345_o : std_logic;
  signal n1346_o : std_logic;
  signal n1347_o : std_logic;
  signal gen1_n15_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid3 : std_logic_vector (3 downto 0);
  signal n1348_o : std_logic;
  signal n1349_o : std_logic;
  signal n1350_o : std_logic_vector (1 downto 0);
  signal n1351_o : std_logic;
  signal n1352_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_n1353 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1356_o : std_logic;
  signal n1357_o : std_logic;
  signal n1358_o : std_logic;
  signal n1359_o : std_logic;
  signal n1360_o : std_logic;
  signal n1361_o : std_logic;
  signal n1362_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_n1363 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_o : std_logic_vector (1 downto 0);
  signal n1366_o : std_logic;
  signal n1367_o : std_logic;
  signal n1368_o : std_logic;
  signal n1369_o : std_logic;
  signal n1370_o : std_logic;
  signal n1371_o : std_logic;
  signal n1372_o : std_logic_vector (1 downto 0);
  signal n1373_o : std_logic;
  signal n1374_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_n1375 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1378_o : std_logic;
  signal n1379_o : std_logic;
  signal n1380_o : std_logic;
  signal n1381_o : std_logic;
  signal n1382_o : std_logic;
  signal n1383_o : std_logic;
  signal n1384_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_n1385 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_o : std_logic_vector (1 downto 0);
  signal n1388_o : std_logic;
  signal n1389_o : std_logic;
  signal n1390_o : std_logic;
  signal n1391_o : std_logic;
  signal n1392_o : std_logic;
  signal n1393_o : std_logic;
  signal n1394_o : std_logic_vector (1 downto 0);
  signal cnoteb_n1395 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n1398_o : std_logic;
  signal n1399_o : std_logic;
  signal n1400_o : std_logic;
  signal n1401_o : std_logic_vector (1 downto 0);
  signal cnotea_n1402 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n1405_o : std_logic;
  signal n1406_o : std_logic;
  signal n1407_o : std_logic_vector (16 downto 0);
  signal n1408_o : std_logic_vector (16 downto 0);
  signal n1409_o : std_logic_vector (16 downto 0);
  signal n1410_o : std_logic_vector (15 downto 0);
  signal n1411_o : std_logic_vector (15 downto 0);
  signal n1412_o : std_logic_vector (15 downto 0);
  signal n1413_o : std_logic_vector (15 downto 0);
  signal n1414_o : std_logic_vector (3 downto 0);
  signal n1415_o : std_logic_vector (3 downto 0);
  signal n1416_o : std_logic_vector (3 downto 0);
  signal n1417_o : std_logic_vector (3 downto 0);
  signal n1418_o : std_logic_vector (3 downto 0);
  signal n1419_o : std_logic_vector (3 downto 0);
  signal n1420_o : std_logic_vector (3 downto 0);
  signal n1421_o : std_logic_vector (3 downto 0);
  signal n1422_o : std_logic_vector (3 downto 0);
  signal n1423_o : std_logic_vector (3 downto 0);
  signal n1424_o : std_logic_vector (3 downto 0);
  signal n1425_o : std_logic_vector (3 downto 0);
  signal n1426_o : std_logic_vector (3 downto 0);
  signal n1427_o : std_logic_vector (3 downto 0);
  signal n1428_o : std_logic_vector (3 downto 0);
  signal n1429_o : std_logic_vector (3 downto 0);
  signal n1430_o : std_logic_vector (3 downto 0);
  signal n1431_o : std_logic_vector (3 downto 0);
  signal n1432_o : std_logic_vector (3 downto 0);
  signal n1433_o : std_logic_vector (3 downto 0);
  signal n1434_o : std_logic_vector (3 downto 0);
  signal n1435_o : std_logic_vector (3 downto 0);
  signal n1436_o : std_logic_vector (3 downto 0);
  signal n1437_o : std_logic_vector (3 downto 0);
  signal n1438_o : std_logic_vector (3 downto 0);
  signal n1439_o : std_logic_vector (3 downto 0);
  signal n1440_o : std_logic_vector (3 downto 0);
  signal n1441_o : std_logic_vector (3 downto 0);
  signal n1442_o : std_logic_vector (3 downto 0);
  signal n1443_o : std_logic_vector (3 downto 0);
  signal n1444_o : std_logic_vector (3 downto 0);
  signal n1445_o : std_logic_vector (3 downto 0);
  signal n1446_o : std_logic_vector (3 downto 0);
  signal n1447_o : std_logic_vector (3 downto 0);
  signal n1448_o : std_logic_vector (3 downto 0);
  signal n1449_o : std_logic_vector (3 downto 0);
  signal n1450_o : std_logic_vector (3 downto 0);
  signal n1451_o : std_logic_vector (3 downto 0);
  signal n1452_o : std_logic_vector (3 downto 0);
  signal n1453_o : std_logic_vector (3 downto 0);
  signal n1454_o : std_logic_vector (3 downto 0);
  signal n1455_o : std_logic_vector (3 downto 0);
  signal n1456_o : std_logic_vector (3 downto 0);
  signal n1457_o : std_logic_vector (3 downto 0);
  signal n1458_o : std_logic_vector (3 downto 0);
begin
  a_out <= n1407_o;
  b_out <= n1408_o;
  s <= n1409_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n1410_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n1411_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n1412_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n1413_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n714_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n721_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n715_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n1399_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n708_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n709_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n710_o <= n708_o & n709_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n711 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n710_o,
    o => cnota_o);
  n714_o <= cnota_n711 (1);
  n715_o <= cnota_n711 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n716_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n717_o <= n716_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n718 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n717_o,
    o => cnotb_o);
  n721_o <= cnotb_n718 (1);
  n722_o <= cnotb_n718 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n723_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n724_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n725_o <= n723_o & n724_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n726 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n725_o,
    o => ccnotc_o);
  n729_o <= ccnotc_n726 (2);
  -- vhdl_source/cordic_stage.vhdl:15:16
  n730_o <= ccnotc_n726 (1);
  -- vhdl_source/cordic_stage.vhdl:14:23
  n731_o <= ccnotc_n726 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n1414_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n1415_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n1416_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n732_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n733_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n734_o <= n732_o & n733_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n735_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n736_o <= n734_o & n735_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n737 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n736_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordic_stage.vhdl:14:16
  n740_o <= gen1_n1_ccnot1_n737 (2);
  -- vhdl_source/cordic_stage.vhdl:13:16
  n741_o <= gen1_n1_ccnot1_n737 (1);
  n742_o <= gen1_n1_ccnot1_n737 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n743_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n744_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n745_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n746_o <= n744_o & n745_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n747 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n746_o,
    o => gen1_n1_cnot1_o);
  n750_o <= gen1_n1_cnot1_n747 (1);
  n751_o <= gen1_n1_cnot1_n747 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n752_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n753_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n754_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n755_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n756_o <= n754_o & n755_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n757_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n758_o <= n756_o & n757_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n759 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n758_o,
    o => gen1_n1_ccnot2_o);
  n762_o <= gen1_n1_ccnot2_n759 (2);
  n763_o <= gen1_n1_ccnot2_n759 (1);
  n764_o <= gen1_n1_ccnot2_n759 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n765_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n766_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n767_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n768_o <= n766_o & n767_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n769 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n768_o,
    o => gen1_n1_cnot2_o);
  n772_o <= gen1_n1_cnot2_n769 (1);
  n773_o <= gen1_n1_cnot2_n769 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n774_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n775_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n1417_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n1418_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n1419_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n776_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n777_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n778_o <= n776_o & n777_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n779_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n780_o <= n778_o & n779_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n781 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n780_o,
    o => gen1_n2_ccnot1_o);
  n784_o <= gen1_n2_ccnot1_n781 (2);
  n785_o <= gen1_n2_ccnot1_n781 (1);
  n786_o <= gen1_n2_ccnot1_n781 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n787_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n788_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n789_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n790_o <= n788_o & n789_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n791 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n790_o,
    o => gen1_n2_cnot1_o);
  n794_o <= gen1_n2_cnot1_n791 (1);
  n795_o <= gen1_n2_cnot1_n791 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n796_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n797_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n798_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n799_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n800_o <= n798_o & n799_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n801_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n802_o <= n800_o & n801_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n803 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n802_o,
    o => gen1_n2_ccnot2_o);
  n806_o <= gen1_n2_ccnot2_n803 (2);
  n807_o <= gen1_n2_ccnot2_n803 (1);
  n808_o <= gen1_n2_ccnot2_n803 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n809_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n810_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n811_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n812_o <= n810_o & n811_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n813 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n812_o,
    o => gen1_n2_cnot2_o);
  n816_o <= gen1_n2_cnot2_n813 (1);
  n817_o <= gen1_n2_cnot2_n813 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n818_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n819_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n1420_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n1421_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n1422_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n820_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n821_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n822_o <= n820_o & n821_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n823_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n824_o <= n822_o & n823_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n825 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n824_o,
    o => gen1_n3_ccnot1_o);
  n828_o <= gen1_n3_ccnot1_n825 (2);
  n829_o <= gen1_n3_ccnot1_n825 (1);
  n830_o <= gen1_n3_ccnot1_n825 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n831_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n832_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n833_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n834_o <= n832_o & n833_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n835 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n834_o,
    o => gen1_n3_cnot1_o);
  n838_o <= gen1_n3_cnot1_n835 (1);
  n839_o <= gen1_n3_cnot1_n835 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n840_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n841_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n842_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n843_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n844_o <= n842_o & n843_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n845_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n846_o <= n844_o & n845_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n847 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n846_o,
    o => gen1_n3_ccnot2_o);
  n850_o <= gen1_n3_ccnot2_n847 (2);
  n851_o <= gen1_n3_ccnot2_n847 (1);
  n852_o <= gen1_n3_ccnot2_n847 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n853_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n854_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n855_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n856_o <= n854_o & n855_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n857 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n856_o,
    o => gen1_n3_cnot2_o);
  n860_o <= gen1_n3_cnot2_n857 (1);
  n861_o <= gen1_n3_cnot2_n857 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n862_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n863_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n1423_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n1424_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n1425_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n864_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n865_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n866_o <= n864_o & n865_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n867_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n868_o <= n866_o & n867_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n869 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n868_o,
    o => gen1_n4_ccnot1_o);
  n872_o <= gen1_n4_ccnot1_n869 (2);
  n873_o <= gen1_n4_ccnot1_n869 (1);
  n874_o <= gen1_n4_ccnot1_n869 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n875_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n876_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n877_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n878_o <= n876_o & n877_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n879 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n878_o,
    o => gen1_n4_cnot1_o);
  n882_o <= gen1_n4_cnot1_n879 (1);
  n883_o <= gen1_n4_cnot1_n879 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n884_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n885_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n886_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n887_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n888_o <= n886_o & n887_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n889_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n890_o <= n888_o & n889_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n891 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n890_o,
    o => gen1_n4_ccnot2_o);
  n894_o <= gen1_n4_ccnot2_n891 (2);
  n895_o <= gen1_n4_ccnot2_n891 (1);
  n896_o <= gen1_n4_ccnot2_n891 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n897_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n898_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n899_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n900_o <= n898_o & n899_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n901 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n900_o,
    o => gen1_n4_cnot2_o);
  n904_o <= gen1_n4_cnot2_n901 (1);
  n905_o <= gen1_n4_cnot2_n901 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n906_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n907_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n1426_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n1427_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n1428_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n908_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n909_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n910_o <= n908_o & n909_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n911_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n912_o <= n910_o & n911_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n913 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n912_o,
    o => gen1_n5_ccnot1_o);
  n916_o <= gen1_n5_ccnot1_n913 (2);
  n917_o <= gen1_n5_ccnot1_n913 (1);
  n918_o <= gen1_n5_ccnot1_n913 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n919_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n920_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n921_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n922_o <= n920_o & n921_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n923 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n922_o,
    o => gen1_n5_cnot1_o);
  n926_o <= gen1_n5_cnot1_n923 (1);
  n927_o <= gen1_n5_cnot1_n923 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n928_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n929_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n930_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n931_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n932_o <= n930_o & n931_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n933_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n934_o <= n932_o & n933_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n935 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n934_o,
    o => gen1_n5_ccnot2_o);
  n938_o <= gen1_n5_ccnot2_n935 (2);
  n939_o <= gen1_n5_ccnot2_n935 (1);
  n940_o <= gen1_n5_ccnot2_n935 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n941_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n942_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n943_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n944_o <= n942_o & n943_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n945 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n944_o,
    o => gen1_n5_cnot2_o);
  n948_o <= gen1_n5_cnot2_n945 (1);
  n949_o <= gen1_n5_cnot2_n945 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n950_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n951_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n1429_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n1430_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n1431_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n952_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n953_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n954_o <= n952_o & n953_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n955_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n956_o <= n954_o & n955_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n957 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n956_o,
    o => gen1_n6_ccnot1_o);
  n960_o <= gen1_n6_ccnot1_n957 (2);
  n961_o <= gen1_n6_ccnot1_n957 (1);
  n962_o <= gen1_n6_ccnot1_n957 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n963_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n964_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n965_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n966_o <= n964_o & n965_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n967 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n966_o,
    o => gen1_n6_cnot1_o);
  n970_o <= gen1_n6_cnot1_n967 (1);
  n971_o <= gen1_n6_cnot1_n967 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n972_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n973_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n974_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n975_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n976_o <= n974_o & n975_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n977_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n978_o <= n976_o & n977_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n979 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n978_o,
    o => gen1_n6_ccnot2_o);
  n982_o <= gen1_n6_ccnot2_n979 (2);
  n983_o <= gen1_n6_ccnot2_n979 (1);
  n984_o <= gen1_n6_ccnot2_n979 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n985_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n986_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n987_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n988_o <= n986_o & n987_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n989 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n988_o,
    o => gen1_n6_cnot2_o);
  n992_o <= gen1_n6_cnot2_n989 (1);
  n993_o <= gen1_n6_cnot2_n989 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n994_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n995_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n1432_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n1433_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n1434_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n996_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n997_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n998_o <= n996_o & n997_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n999_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1000_o <= n998_o & n999_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n1001 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n1000_o,
    o => gen1_n7_ccnot1_o);
  n1004_o <= gen1_n7_ccnot1_n1001 (2);
  n1005_o <= gen1_n7_ccnot1_n1001 (1);
  n1006_o <= gen1_n7_ccnot1_n1001 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1007_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1008_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1009_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1010_o <= n1008_o & n1009_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n1011 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n1010_o,
    o => gen1_n7_cnot1_o);
  n1014_o <= gen1_n7_cnot1_n1011 (1);
  n1015_o <= gen1_n7_cnot1_n1011 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1016_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1017_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1018_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1019_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1020_o <= n1018_o & n1019_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1021_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1022_o <= n1020_o & n1021_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n1023 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n1022_o,
    o => gen1_n7_ccnot2_o);
  n1026_o <= gen1_n7_ccnot2_n1023 (2);
  n1027_o <= gen1_n7_ccnot2_n1023 (1);
  n1028_o <= gen1_n7_ccnot2_n1023 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1029_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1030_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1031_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1032_o <= n1030_o & n1031_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n1033 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n1032_o,
    o => gen1_n7_cnot2_o);
  n1036_o <= gen1_n7_cnot2_n1033 (1);
  n1037_o <= gen1_n7_cnot2_n1033 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1038_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1039_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n1435_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n1436_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n1437_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1040_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1041_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1042_o <= n1040_o & n1041_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1043_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1044_o <= n1042_o & n1043_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n1045 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n1044_o,
    o => gen1_n8_ccnot1_o);
  n1048_o <= gen1_n8_ccnot1_n1045 (2);
  n1049_o <= gen1_n8_ccnot1_n1045 (1);
  n1050_o <= gen1_n8_ccnot1_n1045 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1051_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1052_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1053_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1054_o <= n1052_o & n1053_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n1055 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n1054_o,
    o => gen1_n8_cnot1_o);
  n1058_o <= gen1_n8_cnot1_n1055 (1);
  n1059_o <= gen1_n8_cnot1_n1055 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1060_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1061_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1062_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1063_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1064_o <= n1062_o & n1063_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1065_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1066_o <= n1064_o & n1065_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n1067 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n1066_o,
    o => gen1_n8_ccnot2_o);
  n1070_o <= gen1_n8_ccnot2_n1067 (2);
  n1071_o <= gen1_n8_ccnot2_n1067 (1);
  n1072_o <= gen1_n8_ccnot2_n1067 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1073_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1074_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1075_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1076_o <= n1074_o & n1075_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n1077 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n1076_o,
    o => gen1_n8_cnot2_o);
  n1080_o <= gen1_n8_cnot2_n1077 (1);
  n1081_o <= gen1_n8_cnot2_n1077 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1082_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1083_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n9_mid1 <= n1438_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n9_mid2 <= n1439_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n9_mid3 <= n1440_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1084_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1085_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1086_o <= n1084_o & n1085_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1087_o <= w (10);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1088_o <= n1086_o & n1087_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n9_ccnot1_n1089 <= gen1_n9_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n9_ccnot1 : entity work.ccnot port map (
    i => n1088_o,
    o => gen1_n9_ccnot1_o);
  n1092_o <= gen1_n9_ccnot1_n1089 (2);
  n1093_o <= gen1_n9_ccnot1_n1089 (1);
  n1094_o <= gen1_n9_ccnot1_n1089 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1095_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1096_o <= gen1_n9_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1097_o <= gen1_n9_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1098_o <= n1096_o & n1097_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n9_cnot1_n1099 <= gen1_n9_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n9_cnot1 : entity work.cnot port map (
    i => n1098_o,
    o => gen1_n9_cnot1_o);
  n1102_o <= gen1_n9_cnot1_n1099 (1);
  n1103_o <= gen1_n9_cnot1_n1099 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1104_o <= gen1_n9_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1105_o <= gen1_n9_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1106_o <= gen1_n9_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1107_o <= gen1_n9_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1108_o <= n1106_o & n1107_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1109_o <= gen1_n9_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1110_o <= n1108_o & n1109_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n9_ccnot2_n1111 <= gen1_n9_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n9_ccnot2 : entity work.ccnot port map (
    i => n1110_o,
    o => gen1_n9_ccnot2_o);
  n1114_o <= gen1_n9_ccnot2_n1111 (2);
  n1115_o <= gen1_n9_ccnot2_n1111 (1);
  n1116_o <= gen1_n9_ccnot2_n1111 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1117_o <= gen1_n9_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1118_o <= gen1_n9_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1119_o <= gen1_n9_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1120_o <= n1118_o & n1119_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n9_cnot2_n1121 <= gen1_n9_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n9_cnot2 : entity work.cnot port map (
    i => n1120_o,
    o => gen1_n9_cnot2_o);
  n1124_o <= gen1_n9_cnot2_n1121 (1);
  n1125_o <= gen1_n9_cnot2_n1121 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1126_o <= gen1_n9_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1127_o <= gen1_n9_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n10_mid1 <= n1441_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n10_mid2 <= n1442_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n10_mid3 <= n1443_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1128_o <= b (10);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1129_o <= c_s (9);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1130_o <= n1128_o & n1129_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1131_o <= w (11);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1132_o <= n1130_o & n1131_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n10_ccnot1_n1133 <= gen1_n10_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n10_ccnot1 : entity work.ccnot port map (
    i => n1132_o,
    o => gen1_n10_ccnot1_o);
  n1136_o <= gen1_n10_ccnot1_n1133 (2);
  n1137_o <= gen1_n10_ccnot1_n1133 (1);
  n1138_o <= gen1_n10_ccnot1_n1133 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1139_o <= a (10);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1140_o <= gen1_n10_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1141_o <= gen1_n10_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1142_o <= n1140_o & n1141_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n10_cnot1_n1143 <= gen1_n10_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n10_cnot1 : entity work.cnot port map (
    i => n1142_o,
    o => gen1_n10_cnot1_o);
  n1146_o <= gen1_n10_cnot1_n1143 (1);
  n1147_o <= gen1_n10_cnot1_n1143 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1148_o <= gen1_n10_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1149_o <= gen1_n10_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1150_o <= gen1_n10_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1151_o <= gen1_n10_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1152_o <= n1150_o & n1151_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1153_o <= gen1_n10_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1154_o <= n1152_o & n1153_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n10_ccnot2_n1155 <= gen1_n10_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n10_ccnot2 : entity work.ccnot port map (
    i => n1154_o,
    o => gen1_n10_ccnot2_o);
  n1158_o <= gen1_n10_ccnot2_n1155 (2);
  n1159_o <= gen1_n10_ccnot2_n1155 (1);
  n1160_o <= gen1_n10_ccnot2_n1155 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1161_o <= gen1_n10_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1162_o <= gen1_n10_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1163_o <= gen1_n10_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1164_o <= n1162_o & n1163_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n10_cnot2_n1165 <= gen1_n10_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n10_cnot2 : entity work.cnot port map (
    i => n1164_o,
    o => gen1_n10_cnot2_o);
  n1168_o <= gen1_n10_cnot2_n1165 (1);
  n1169_o <= gen1_n10_cnot2_n1165 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1170_o <= gen1_n10_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1171_o <= gen1_n10_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n11_mid1 <= n1444_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n11_mid2 <= n1445_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n11_mid3 <= n1446_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1172_o <= b (11);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1173_o <= c_s (10);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1174_o <= n1172_o & n1173_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1175_o <= w (12);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1176_o <= n1174_o & n1175_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n11_ccnot1_n1177 <= gen1_n11_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n11_ccnot1 : entity work.ccnot port map (
    i => n1176_o,
    o => gen1_n11_ccnot1_o);
  n1180_o <= gen1_n11_ccnot1_n1177 (2);
  n1181_o <= gen1_n11_ccnot1_n1177 (1);
  n1182_o <= gen1_n11_ccnot1_n1177 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1183_o <= a (11);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1184_o <= gen1_n11_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1185_o <= gen1_n11_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1186_o <= n1184_o & n1185_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n11_cnot1_n1187 <= gen1_n11_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n11_cnot1 : entity work.cnot port map (
    i => n1186_o,
    o => gen1_n11_cnot1_o);
  n1190_o <= gen1_n11_cnot1_n1187 (1);
  n1191_o <= gen1_n11_cnot1_n1187 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1192_o <= gen1_n11_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1193_o <= gen1_n11_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1194_o <= gen1_n11_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1195_o <= gen1_n11_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1196_o <= n1194_o & n1195_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1197_o <= gen1_n11_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1198_o <= n1196_o & n1197_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n11_ccnot2_n1199 <= gen1_n11_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n11_ccnot2 : entity work.ccnot port map (
    i => n1198_o,
    o => gen1_n11_ccnot2_o);
  n1202_o <= gen1_n11_ccnot2_n1199 (2);
  n1203_o <= gen1_n11_ccnot2_n1199 (1);
  n1204_o <= gen1_n11_ccnot2_n1199 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1205_o <= gen1_n11_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1206_o <= gen1_n11_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1207_o <= gen1_n11_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1208_o <= n1206_o & n1207_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n11_cnot2_n1209 <= gen1_n11_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n11_cnot2 : entity work.cnot port map (
    i => n1208_o,
    o => gen1_n11_cnot2_o);
  n1212_o <= gen1_n11_cnot2_n1209 (1);
  n1213_o <= gen1_n11_cnot2_n1209 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1214_o <= gen1_n11_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1215_o <= gen1_n11_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n12_mid1 <= n1447_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n12_mid2 <= n1448_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n12_mid3 <= n1449_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1216_o <= b (12);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1217_o <= c_s (11);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1218_o <= n1216_o & n1217_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1219_o <= w (13);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1220_o <= n1218_o & n1219_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n12_ccnot1_n1221 <= gen1_n12_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n12_ccnot1 : entity work.ccnot port map (
    i => n1220_o,
    o => gen1_n12_ccnot1_o);
  n1224_o <= gen1_n12_ccnot1_n1221 (2);
  n1225_o <= gen1_n12_ccnot1_n1221 (1);
  n1226_o <= gen1_n12_ccnot1_n1221 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1227_o <= a (12);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1228_o <= gen1_n12_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1229_o <= gen1_n12_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1230_o <= n1228_o & n1229_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n12_cnot1_n1231 <= gen1_n12_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n12_cnot1 : entity work.cnot port map (
    i => n1230_o,
    o => gen1_n12_cnot1_o);
  n1234_o <= gen1_n12_cnot1_n1231 (1);
  n1235_o <= gen1_n12_cnot1_n1231 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1236_o <= gen1_n12_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1237_o <= gen1_n12_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1238_o <= gen1_n12_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1239_o <= gen1_n12_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1240_o <= n1238_o & n1239_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1241_o <= gen1_n12_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1242_o <= n1240_o & n1241_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n12_ccnot2_n1243 <= gen1_n12_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n12_ccnot2 : entity work.ccnot port map (
    i => n1242_o,
    o => gen1_n12_ccnot2_o);
  n1246_o <= gen1_n12_ccnot2_n1243 (2);
  n1247_o <= gen1_n12_ccnot2_n1243 (1);
  n1248_o <= gen1_n12_ccnot2_n1243 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1249_o <= gen1_n12_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1250_o <= gen1_n12_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1251_o <= gen1_n12_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1252_o <= n1250_o & n1251_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n12_cnot2_n1253 <= gen1_n12_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n12_cnot2 : entity work.cnot port map (
    i => n1252_o,
    o => gen1_n12_cnot2_o);
  n1256_o <= gen1_n12_cnot2_n1253 (1);
  n1257_o <= gen1_n12_cnot2_n1253 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1258_o <= gen1_n12_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1259_o <= gen1_n12_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n13_mid1 <= n1450_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n13_mid2 <= n1451_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n13_mid3 <= n1452_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1260_o <= b (13);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1261_o <= c_s (12);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1262_o <= n1260_o & n1261_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1263_o <= w (14);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1264_o <= n1262_o & n1263_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n13_ccnot1_n1265 <= gen1_n13_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n13_ccnot1 : entity work.ccnot port map (
    i => n1264_o,
    o => gen1_n13_ccnot1_o);
  n1268_o <= gen1_n13_ccnot1_n1265 (2);
  n1269_o <= gen1_n13_ccnot1_n1265 (1);
  n1270_o <= gen1_n13_ccnot1_n1265 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1271_o <= a (13);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1272_o <= gen1_n13_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1273_o <= gen1_n13_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1274_o <= n1272_o & n1273_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n13_cnot1_n1275 <= gen1_n13_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n13_cnot1 : entity work.cnot port map (
    i => n1274_o,
    o => gen1_n13_cnot1_o);
  n1278_o <= gen1_n13_cnot1_n1275 (1);
  n1279_o <= gen1_n13_cnot1_n1275 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1280_o <= gen1_n13_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1281_o <= gen1_n13_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1282_o <= gen1_n13_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1283_o <= gen1_n13_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1284_o <= n1282_o & n1283_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1285_o <= gen1_n13_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1286_o <= n1284_o & n1285_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n13_ccnot2_n1287 <= gen1_n13_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n13_ccnot2 : entity work.ccnot port map (
    i => n1286_o,
    o => gen1_n13_ccnot2_o);
  n1290_o <= gen1_n13_ccnot2_n1287 (2);
  n1291_o <= gen1_n13_ccnot2_n1287 (1);
  n1292_o <= gen1_n13_ccnot2_n1287 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1293_o <= gen1_n13_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1294_o <= gen1_n13_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1295_o <= gen1_n13_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1296_o <= n1294_o & n1295_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n13_cnot2_n1297 <= gen1_n13_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n13_cnot2 : entity work.cnot port map (
    i => n1296_o,
    o => gen1_n13_cnot2_o);
  n1300_o <= gen1_n13_cnot2_n1297 (1);
  n1301_o <= gen1_n13_cnot2_n1297 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1302_o <= gen1_n13_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1303_o <= gen1_n13_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n14_mid1 <= n1453_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n14_mid2 <= n1454_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n14_mid3 <= n1455_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1304_o <= b (14);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1305_o <= c_s (13);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1306_o <= n1304_o & n1305_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1307_o <= w (15);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1308_o <= n1306_o & n1307_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n14_ccnot1_n1309 <= gen1_n14_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n14_ccnot1 : entity work.ccnot port map (
    i => n1308_o,
    o => gen1_n14_ccnot1_o);
  n1312_o <= gen1_n14_ccnot1_n1309 (2);
  n1313_o <= gen1_n14_ccnot1_n1309 (1);
  n1314_o <= gen1_n14_ccnot1_n1309 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1315_o <= a (14);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1316_o <= gen1_n14_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1317_o <= gen1_n14_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1318_o <= n1316_o & n1317_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n14_cnot1_n1319 <= gen1_n14_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n14_cnot1 : entity work.cnot port map (
    i => n1318_o,
    o => gen1_n14_cnot1_o);
  n1322_o <= gen1_n14_cnot1_n1319 (1);
  n1323_o <= gen1_n14_cnot1_n1319 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1324_o <= gen1_n14_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1325_o <= gen1_n14_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1326_o <= gen1_n14_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1327_o <= gen1_n14_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1328_o <= n1326_o & n1327_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1329_o <= gen1_n14_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1330_o <= n1328_o & n1329_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n14_ccnot2_n1331 <= gen1_n14_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n14_ccnot2 : entity work.ccnot port map (
    i => n1330_o,
    o => gen1_n14_ccnot2_o);
  n1334_o <= gen1_n14_ccnot2_n1331 (2);
  n1335_o <= gen1_n14_ccnot2_n1331 (1);
  n1336_o <= gen1_n14_ccnot2_n1331 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1337_o <= gen1_n14_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1338_o <= gen1_n14_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1339_o <= gen1_n14_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1340_o <= n1338_o & n1339_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n14_cnot2_n1341 <= gen1_n14_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n14_cnot2 : entity work.cnot port map (
    i => n1340_o,
    o => gen1_n14_cnot2_o);
  n1344_o <= gen1_n14_cnot2_n1341 (1);
  n1345_o <= gen1_n14_cnot2_n1341 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1346_o <= gen1_n14_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1347_o <= gen1_n14_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n15_mid1 <= n1456_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n15_mid2 <= n1457_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n15_mid3 <= n1458_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1348_o <= b (15);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1349_o <= c_s (14);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1350_o <= n1348_o & n1349_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1351_o <= w (16);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1352_o <= n1350_o & n1351_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n15_ccnot1_n1353 <= gen1_n15_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n15_ccnot1 : entity work.ccnot port map (
    i => n1352_o,
    o => gen1_n15_ccnot1_o);
  n1356_o <= gen1_n15_ccnot1_n1353 (2);
  n1357_o <= gen1_n15_ccnot1_n1353 (1);
  n1358_o <= gen1_n15_ccnot1_n1353 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1359_o <= a (15);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1360_o <= gen1_n15_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1361_o <= gen1_n15_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1362_o <= n1360_o & n1361_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n15_cnot1_n1363 <= gen1_n15_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n15_cnot1 : entity work.cnot port map (
    i => n1362_o,
    o => gen1_n15_cnot1_o);
  n1366_o <= gen1_n15_cnot1_n1363 (1);
  n1367_o <= gen1_n15_cnot1_n1363 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1368_o <= gen1_n15_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1369_o <= gen1_n15_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1370_o <= gen1_n15_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1371_o <= gen1_n15_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1372_o <= n1370_o & n1371_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1373_o <= gen1_n15_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1374_o <= n1372_o & n1373_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n15_ccnot2_n1375 <= gen1_n15_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n15_ccnot2 : entity work.ccnot port map (
    i => n1374_o,
    o => gen1_n15_ccnot2_o);
  n1378_o <= gen1_n15_ccnot2_n1375 (2);
  n1379_o <= gen1_n15_ccnot2_n1375 (1);
  n1380_o <= gen1_n15_ccnot2_n1375 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1381_o <= gen1_n15_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1382_o <= gen1_n15_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1383_o <= gen1_n15_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1384_o <= n1382_o & n1383_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n15_cnot2_n1385 <= gen1_n15_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n15_cnot2 : entity work.cnot port map (
    i => n1384_o,
    o => gen1_n15_cnot2_o);
  n1388_o <= gen1_n15_cnot2_n1385 (1);
  n1389_o <= gen1_n15_cnot2_n1385 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1390_o <= gen1_n15_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1391_o <= gen1_n15_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n1392_o <= b (16);
  -- vhdl_source/add_scratch.vhdl:101:49
  n1393_o <= c_s (15);
  -- vhdl_source/add_scratch.vhdl:101:44
  n1394_o <= n1392_o & n1393_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n1395 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n1394_o,
    o => cnoteb_o);
  n1398_o <= cnoteb_n1395 (1);
  n1399_o <= cnoteb_n1395 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n1400_o <= a (16);
  -- vhdl_source/add_scratch.vhdl:105:44
  n1401_o <= n1400_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n1402 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n1401_o,
    o => cnotea_o);
  n1405_o <= cnotea_n1402 (1);
  n1406_o <= cnotea_n1402 (0);
  n1407_o <= n1405_o & a_s;
  n1408_o <= n1398_o & b_s;
  n1409_o <= n1406_o & s_s;
  n1410_o <= n1388_o & n1344_o & n1300_o & n1256_o & n1212_o & n1168_o & n1124_o & n1080_o & n1036_o & n992_o & n948_o & n904_o & n860_o & n816_o & n772_o & n729_o;
  n1411_o <= n1390_o & n1346_o & n1302_o & n1258_o & n1214_o & n1170_o & n1126_o & n1082_o & n1038_o & n994_o & n950_o & n906_o & n862_o & n818_o & n774_o & n730_o;
  n1412_o <= n1389_o & n1345_o & n1301_o & n1257_o & n1213_o & n1169_o & n1125_o & n1081_o & n1037_o & n993_o & n949_o & n905_o & n861_o & n817_o & n773_o & n722_o;
  n1413_o <= n1391_o & n1347_o & n1303_o & n1259_o & n1215_o & n1171_o & n1127_o & n1083_o & n1039_o & n995_o & n951_o & n907_o & n863_o & n819_o & n775_o & n731_o;
  n1414_o <= n742_o & n741_o & n740_o & n743_o;
  n1415_o <= n753_o & n751_o & n750_o & n752_o;
  n1416_o <= n764_o & n763_o & n765_o & n762_o;
  n1417_o <= n786_o & n785_o & n784_o & n787_o;
  n1418_o <= n797_o & n795_o & n794_o & n796_o;
  n1419_o <= n808_o & n807_o & n809_o & n806_o;
  n1420_o <= n830_o & n829_o & n828_o & n831_o;
  n1421_o <= n841_o & n839_o & n838_o & n840_o;
  n1422_o <= n852_o & n851_o & n853_o & n850_o;
  n1423_o <= n874_o & n873_o & n872_o & n875_o;
  n1424_o <= n885_o & n883_o & n882_o & n884_o;
  n1425_o <= n896_o & n895_o & n897_o & n894_o;
  n1426_o <= n918_o & n917_o & n916_o & n919_o;
  n1427_o <= n929_o & n927_o & n926_o & n928_o;
  n1428_o <= n940_o & n939_o & n941_o & n938_o;
  n1429_o <= n962_o & n961_o & n960_o & n963_o;
  n1430_o <= n973_o & n971_o & n970_o & n972_o;
  n1431_o <= n984_o & n983_o & n985_o & n982_o;
  n1432_o <= n1006_o & n1005_o & n1004_o & n1007_o;
  n1433_o <= n1017_o & n1015_o & n1014_o & n1016_o;
  n1434_o <= n1028_o & n1027_o & n1029_o & n1026_o;
  n1435_o <= n1050_o & n1049_o & n1048_o & n1051_o;
  n1436_o <= n1061_o & n1059_o & n1058_o & n1060_o;
  n1437_o <= n1072_o & n1071_o & n1073_o & n1070_o;
  n1438_o <= n1094_o & n1093_o & n1092_o & n1095_o;
  n1439_o <= n1105_o & n1103_o & n1102_o & n1104_o;
  n1440_o <= n1116_o & n1115_o & n1117_o & n1114_o;
  n1441_o <= n1138_o & n1137_o & n1136_o & n1139_o;
  n1442_o <= n1149_o & n1147_o & n1146_o & n1148_o;
  n1443_o <= n1160_o & n1159_o & n1161_o & n1158_o;
  n1444_o <= n1182_o & n1181_o & n1180_o & n1183_o;
  n1445_o <= n1193_o & n1191_o & n1190_o & n1192_o;
  n1446_o <= n1204_o & n1203_o & n1205_o & n1202_o;
  n1447_o <= n1226_o & n1225_o & n1224_o & n1227_o;
  n1448_o <= n1237_o & n1235_o & n1234_o & n1236_o;
  n1449_o <= n1248_o & n1247_o & n1249_o & n1246_o;
  n1450_o <= n1270_o & n1269_o & n1268_o & n1271_o;
  n1451_o <= n1281_o & n1279_o & n1278_o & n1280_o;
  n1452_o <= n1292_o & n1291_o & n1293_o & n1290_o;
  n1453_o <= n1314_o & n1313_o & n1312_o & n1315_o;
  n1454_o <= n1325_o & n1323_o & n1322_o & n1324_o;
  n1455_o <= n1336_o & n1335_o & n1337_o & n1334_o;
  n1456_o <= n1358_o & n1357_o & n1356_o & n1359_o;
  n1457_o <= n1369_o & n1367_o & n1366_o & n1368_o;
  n1458_o <= n1380_o & n1379_o & n1381_o & n1378_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_2 is
  port (
    w : in std_logic_vector (19 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (19 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_2;

architecture rtl of cordic_stage_16_2 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n600_o : std_logic_vector (16 downto 0);
  signal add1_n601 : std_logic_vector (16 downto 0);
  signal add1_n602 : std_logic_vector (16 downto 0);
  signal add1_n603 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n610_o : std_logic;
  signal addsub_n611 : std_logic;
  signal addsub_n612 : std_logic_vector (16 downto 0);
  signal addsub_n613 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n620_o : std_logic;
  signal cnotr1_n621 : std_logic;
  signal cnotr1_n622 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n627_o : std_logic;
  signal cnotr2_n628 : std_logic;
  signal cnotr2_n629 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n634_o : std_logic;
  signal n635_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n636 : std_logic;
  signal gen0_cnotr3_n637 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n642_o : std_logic_vector (13 downto 0);
  signal n643_o : std_logic;
  signal n644_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n645 : std_logic;
  signal gen0_cnotr4_n646 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n651_o : std_logic_vector (13 downto 0);
  signal n652_o : std_logic_vector (1 downto 0);
  signal n653_o : std_logic_vector (15 downto 0);
  signal n654_o : std_logic;
  signal gen0_cnotr5_n655 : std_logic;
  signal gen0_cnotr5_n656 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n661_o : std_logic_vector (13 downto 0);
  signal n662_o : std_logic_vector (1 downto 0);
  signal n663_o : std_logic;
  signal n664_o : std_logic_vector (13 downto 0);
  signal n665_o : std_logic_vector (14 downto 0);
  signal add2_n666 : std_logic_vector (14 downto 0);
  signal add2_n667 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n672_o : std_logic;
  signal n673_o : std_logic;
  signal n674_o : std_logic;
  signal n675_o : std_logic;
  signal n676_o : std_logic;
  signal cnotr6_n677 : std_logic;
  signal cnotr6_n678 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n683_o : std_logic;
  signal n684_o : std_logic_vector (13 downto 0);
  signal cnotr7_n685 : std_logic;
  signal cnotr7_n686 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n691_o : std_logic;
  signal alut1_n692 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n695 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n698_o : std_logic_vector (19 downto 0);
  signal n699_o : std_logic_vector (14 downto 0);
  signal n700_o : std_logic_vector (16 downto 0);
  signal n701_o : std_logic_vector (16 downto 0);
  signal n702_o : std_logic_vector (16 downto 0);
  signal n703_o : std_logic_vector (5 downto 0);
begin
  g <= n698_o;
  a_out <= add2_n667;
  c_out <= n699_o;
  x_out <= add1_n603;
  y_out <= addsub_n613;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n601; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n700_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n701_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n622; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n602; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n629; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n702_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n703_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n692; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n678; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n666; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n695; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n646; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n665_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n600_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n601 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n602 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n603 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n600_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n610_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n611 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n612 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n613 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n610_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n620_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n621 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n622 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n620_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n627_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n628 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n629 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n627_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n634_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n635_o <= w (19 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n636 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n637 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n634_o,
    i => n635_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n642_o <= y (15 downto 2);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n643_o <= y_4 (14);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n644_o <= y_4 (16 downto 15);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n645 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n646 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n643_o,
    i => n644_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n651_o <= y_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n652_o <= y (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n653_o <= n651_o & n652_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n654_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n655 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n656 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n654_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n661_o <= x_1 (15 downto 2);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n662_o <= x_1 (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n663_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n664_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n665_o <= n663_o & n664_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n666 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n667 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n672_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n673_o <= not n672_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n674_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n675_o <= not n674_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n676_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n677 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n678 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n676_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n683_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n684_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n685 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n686 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n683_o,
    i => n684_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n691_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n692 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n695 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_2 port map (
    i => c_3,
    o => alut2_o);
  n698_o <= n662_o & addsub_n612 & cnotr7_n685;
  n699_o <= cnotr7_n686 & n691_o;
  n700_o <= gen0_cnotr5_n656 & gen0_cnotr5_n655 & n661_o;
  n701_o <= gen0_cnotr3_n637 & gen0_cnotr3_n636 & n642_o;
  n702_o <= gen0_cnotr4_n645 & n653_o;
  n703_o <= n675_o & addsub_n611 & cnotr6_n677 & n673_o & cnotr2_n628 & cnotr1_n621;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_1 is
  port (
    w : in std_logic_vector (18 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (18 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_1;

architecture rtl of cordic_stage_16_1 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n490_o : std_logic_vector (16 downto 0);
  signal add1_n491 : std_logic_vector (16 downto 0);
  signal add1_n492 : std_logic_vector (16 downto 0);
  signal add1_n493 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n500_o : std_logic;
  signal addsub_n501 : std_logic;
  signal addsub_n502 : std_logic_vector (16 downto 0);
  signal addsub_n503 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n510_o : std_logic;
  signal cnotr1_n511 : std_logic;
  signal cnotr1_n512 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n517_o : std_logic;
  signal cnotr2_n518 : std_logic;
  signal cnotr2_n519 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n524_o : std_logic;
  signal n525_o : std_logic;
  signal gen0_cnotr3_n526 : std_logic;
  signal gen0_cnotr3_n527 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n532_o : std_logic_vector (14 downto 0);
  signal n533_o : std_logic;
  signal n534_o : std_logic;
  signal gen0_cnotr4_n535 : std_logic;
  signal gen0_cnotr4_n536 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n541_o : std_logic_vector (14 downto 0);
  signal n542_o : std_logic;
  signal n543_o : std_logic_vector (15 downto 0);
  signal n544_o : std_logic;
  signal gen0_cnotr5_n545 : std_logic;
  signal gen0_cnotr5_n546 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n551_o : std_logic_vector (14 downto 0);
  signal n552_o : std_logic;
  signal n553_o : std_logic;
  signal n554_o : std_logic_vector (13 downto 0);
  signal n555_o : std_logic_vector (14 downto 0);
  signal add2_n556 : std_logic_vector (14 downto 0);
  signal add2_n557 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n562_o : std_logic;
  signal n563_o : std_logic;
  signal n564_o : std_logic;
  signal n565_o : std_logic;
  signal n566_o : std_logic;
  signal cnotr6_n567 : std_logic;
  signal cnotr6_n568 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n573_o : std_logic;
  signal n574_o : std_logic_vector (13 downto 0);
  signal cnotr7_n575 : std_logic;
  signal cnotr7_n576 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n581_o : std_logic;
  signal alut1_n582 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n585 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n588_o : std_logic_vector (18 downto 0);
  signal n589_o : std_logic_vector (14 downto 0);
  signal n590_o : std_logic_vector (16 downto 0);
  signal n591_o : std_logic_vector (16 downto 0);
  signal n592_o : std_logic_vector (16 downto 0);
  signal n593_o : std_logic_vector (5 downto 0);
begin
  g <= n588_o;
  a_out <= add2_n557;
  c_out <= n589_o;
  x_out <= add1_n493;
  y_out <= addsub_n503;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n491; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n590_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n591_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n512; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n492; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n519; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n592_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n593_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n582; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n568; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n556; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n585; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n536; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n555_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n490_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n491 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n492 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n493 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n490_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n500_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n501 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n502 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n503 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n500_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n510_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n511 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n512 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n510_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n517_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n518 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n519 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n517_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n524_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n525_o <= w (18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n526 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n527 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n524_o,
    i => n525_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n532_o <= y (15 downto 1);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n533_o <= y_4 (15);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n534_o <= y_4 (16);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n535 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n536 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n533_o,
    i => n534_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n541_o <= y_4 (14 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n542_o <= y (0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n543_o <= n541_o & n542_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n544_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n545 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n546 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n544_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n551_o <= x_1 (15 downto 1);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n552_o <= x_1 (0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n553_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n554_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n555_o <= n553_o & n554_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n556 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n557 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n562_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n563_o <= not n562_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n564_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n565_o <= not n564_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n566_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n567 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n568 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n566_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n573_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n574_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n575 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n576 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n573_o,
    i => n574_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n581_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n582 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n585 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_1 port map (
    i => c_3,
    o => alut2_o);
  n588_o <= n552_o & addsub_n502 & cnotr7_n575;
  n589_o <= cnotr7_n576 & n581_o;
  n590_o <= gen0_cnotr5_n546 & gen0_cnotr5_n545 & n551_o;
  n591_o <= gen0_cnotr3_n527 & gen0_cnotr3_n526 & n532_o;
  n592_o <= gen0_cnotr4_n535 & n543_o;
  n593_o <= n565_o & addsub_n501 & cnotr6_n567 & n563_o & cnotr2_n518 & cnotr1_n511;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_0 is
  port (
    w : in std_logic_vector (17 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_0;

architecture rtl of cordic_stage_16_0 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n411_o : std_logic_vector (16 downto 0);
  signal add1_n412 : std_logic_vector (16 downto 0);
  signal add1_n413 : std_logic_vector (16 downto 0);
  signal add1_n414 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n421_o : std_logic;
  signal addsub_n422 : std_logic;
  signal addsub_n423 : std_logic_vector (16 downto 0);
  signal addsub_n424 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n431_o : std_logic;
  signal cnotr1_n432 : std_logic;
  signal cnotr1_n433 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n438_o : std_logic;
  signal cnotr2_n439 : std_logic;
  signal cnotr2_n440 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n445_o : std_logic;
  signal n446_o : std_logic_vector (13 downto 0);
  signal n447_o : std_logic_vector (14 downto 0);
  signal add2_n448 : std_logic_vector (14 downto 0);
  signal add2_n449 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n454_o : std_logic;
  signal n455_o : std_logic;
  signal n456_o : std_logic;
  signal n457_o : std_logic;
  signal n458_o : std_logic;
  signal cnotr6_n459 : std_logic;
  signal cnotr6_n460 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n465_o : std_logic;
  signal n466_o : std_logic_vector (13 downto 0);
  signal cnotr7_n467 : std_logic;
  signal cnotr7_n468 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n473_o : std_logic;
  signal alut1_n474 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n477 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n480_o : std_logic_vector (17 downto 0);
  signal n481_o : std_logic_vector (14 downto 0);
  signal n482_o : std_logic_vector (5 downto 0);
begin
  g <= n480_o;
  a_out <= add2_n449;
  c_out <= n481_o;
  x_out <= add1_n414;
  y_out <= addsub_n424;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n412; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= x_1; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= y; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n433; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n413; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n440; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= y_4; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n482_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n474; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n460; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n448; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n477; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n447_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n411_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n412 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n413 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n414 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n411_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n421_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n422 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n423 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n424 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n421_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n431_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n432 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n433 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n431_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n438_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n439 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n440 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n438_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n445_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n446_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n447_o <= n445_o & n446_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n448 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n449 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n454_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n455_o <= not n454_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n456_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n457_o <= not n456_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n458_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n459 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n460 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n458_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n465_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n466_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n467 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n468 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n465_o,
    i => n466_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n473_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n474 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_0 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n477 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_0 port map (
    i => c_3,
    o => alut2_o);
  n480_o <= addsub_n423 & cnotr7_n467;
  n481_o <= cnotr7_n468 & n473_o;
  n482_o <= n457_o & addsub_n422 & cnotr6_n459 & n455_o & cnotr2_n439 & cnotr1_n432;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n401_o : std_logic;
  signal n402_o : std_logic;
  signal n403_o : std_logic;
  signal n404_o : std_logic;
  signal n405_o : std_logic_vector (1 downto 0);
begin
  o <= n405_o;
  -- vhdl_source/cnot.vhdl:24:17
  n401_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n402_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n403_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n404_o <= n402_o xor n403_o;
  n405_o <= n401_o & n404_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_17 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (16 downto 0));
end entity cnot_reg_17;

architecture rtl of cnot_reg_17 is
  signal ctrl_prop : std_logic_vector (17 downto 0);
  signal n261_o : std_logic;
  signal n262_o : std_logic;
  signal n263_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n264 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n267_o : std_logic;
  signal n268_o : std_logic;
  signal n269_o : std_logic;
  signal n270_o : std_logic;
  signal n271_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n272 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n275_o : std_logic;
  signal n276_o : std_logic;
  signal n277_o : std_logic;
  signal n278_o : std_logic;
  signal n279_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n280 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n283_o : std_logic;
  signal n284_o : std_logic;
  signal n285_o : std_logic;
  signal n286_o : std_logic;
  signal n287_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n288 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n291_o : std_logic;
  signal n292_o : std_logic;
  signal n293_o : std_logic;
  signal n294_o : std_logic;
  signal n295_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n296 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n299_o : std_logic;
  signal n300_o : std_logic;
  signal n301_o : std_logic;
  signal n302_o : std_logic;
  signal n303_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n304 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n307_o : std_logic;
  signal n308_o : std_logic;
  signal n309_o : std_logic;
  signal n310_o : std_logic;
  signal n311_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n312 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n315_o : std_logic;
  signal n316_o : std_logic;
  signal n317_o : std_logic;
  signal n318_o : std_logic;
  signal n319_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n320 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n323_o : std_logic;
  signal n324_o : std_logic;
  signal n325_o : std_logic;
  signal n326_o : std_logic;
  signal n327_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n328 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n331_o : std_logic;
  signal n332_o : std_logic;
  signal n333_o : std_logic;
  signal n334_o : std_logic;
  signal n335_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n336 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n339_o : std_logic;
  signal n340_o : std_logic;
  signal n341_o : std_logic;
  signal n342_o : std_logic;
  signal n343_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n344 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n347_o : std_logic;
  signal n348_o : std_logic;
  signal n349_o : std_logic;
  signal n350_o : std_logic;
  signal n351_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n352 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n355_o : std_logic;
  signal n356_o : std_logic;
  signal n357_o : std_logic;
  signal n358_o : std_logic;
  signal n359_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n360 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n363_o : std_logic;
  signal n364_o : std_logic;
  signal n365_o : std_logic;
  signal n366_o : std_logic;
  signal n367_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n368 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n371_o : std_logic;
  signal n372_o : std_logic;
  signal n373_o : std_logic;
  signal n374_o : std_logic;
  signal n375_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n376 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n379_o : std_logic;
  signal n380_o : std_logic;
  signal n381_o : std_logic;
  signal n382_o : std_logic;
  signal n383_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n384 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n387_o : std_logic;
  signal n388_o : std_logic;
  signal n389_o : std_logic;
  signal n390_o : std_logic;
  signal n391_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n392 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n395_o : std_logic;
  signal n396_o : std_logic;
  signal n397_o : std_logic;
  signal n398_o : std_logic_vector (16 downto 0);
  signal n399_o : std_logic_vector (17 downto 0);
begin
  ctrl_out <= n397_o;
  o <= n398_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n399_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n261_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n262_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n263_o <= n261_o & n262_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n264 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n263_o,
    o => gen1_n0_cnot0_o);
  n267_o <= gen1_n0_cnot0_n264 (1);
  n268_o <= gen1_n0_cnot0_n264 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n269_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n270_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n271_o <= n269_o & n270_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n272 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n271_o,
    o => gen1_n1_cnot0_o);
  n275_o <= gen1_n1_cnot0_n272 (1);
  n276_o <= gen1_n1_cnot0_n272 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n277_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n278_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n279_o <= n277_o & n278_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n280 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n279_o,
    o => gen1_n2_cnot0_o);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n283_o <= gen1_n2_cnot0_n280 (1);
  n284_o <= gen1_n2_cnot0_n280 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n285_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n286_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n287_o <= n285_o & n286_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n288 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n287_o,
    o => gen1_n3_cnot0_o);
  n291_o <= gen1_n3_cnot0_n288 (1);
  n292_o <= gen1_n3_cnot0_n288 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n293_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n294_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n295_o <= n293_o & n294_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n296 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n295_o,
    o => gen1_n4_cnot0_o);
  n299_o <= gen1_n4_cnot0_n296 (1);
  n300_o <= gen1_n4_cnot0_n296 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n301_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n302_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n303_o <= n301_o & n302_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n304 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n303_o,
    o => gen1_n5_cnot0_o);
  n307_o <= gen1_n5_cnot0_n304 (1);
  n308_o <= gen1_n5_cnot0_n304 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n309_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n310_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n311_o <= n309_o & n310_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n312 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n311_o,
    o => gen1_n6_cnot0_o);
  n315_o <= gen1_n6_cnot0_n312 (1);
  n316_o <= gen1_n6_cnot0_n312 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n317_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n318_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n319_o <= n317_o & n318_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n320 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n319_o,
    o => gen1_n7_cnot0_o);
  n323_o <= gen1_n7_cnot0_n320 (1);
  n324_o <= gen1_n7_cnot0_n320 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n325_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n326_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n327_o <= n325_o & n326_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n328 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n327_o,
    o => gen1_n8_cnot0_o);
  n331_o <= gen1_n8_cnot0_n328 (1);
  n332_o <= gen1_n8_cnot0_n328 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n333_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n334_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n335_o <= n333_o & n334_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n336 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n335_o,
    o => gen1_n9_cnot0_o);
  n339_o <= gen1_n9_cnot0_n336 (1);
  n340_o <= gen1_n9_cnot0_n336 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n341_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n342_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n343_o <= n341_o & n342_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n344 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n343_o,
    o => gen1_n10_cnot0_o);
  n347_o <= gen1_n10_cnot0_n344 (1);
  n348_o <= gen1_n10_cnot0_n344 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n349_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n350_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n351_o <= n349_o & n350_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n352 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n351_o,
    o => gen1_n11_cnot0_o);
  n355_o <= gen1_n11_cnot0_n352 (1);
  n356_o <= gen1_n11_cnot0_n352 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n357_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n358_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n359_o <= n357_o & n358_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n360 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n359_o,
    o => gen1_n12_cnot0_o);
  n363_o <= gen1_n12_cnot0_n360 (1);
  n364_o <= gen1_n12_cnot0_n360 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n365_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n366_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n367_o <= n365_o & n366_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n368 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n367_o,
    o => gen1_n13_cnot0_o);
  n371_o <= gen1_n13_cnot0_n368 (1);
  n372_o <= gen1_n13_cnot0_n368 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n373_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n374_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n375_o <= n373_o & n374_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n376 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n375_o,
    o => gen1_n14_cnot0_o);
  n379_o <= gen1_n14_cnot0_n376 (1);
  n380_o <= gen1_n14_cnot0_n376 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n381_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n382_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n383_o <= n381_o & n382_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n384 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n383_o,
    o => gen1_n15_cnot0_o);
  n387_o <= gen1_n15_cnot0_n384 (1);
  n388_o <= gen1_n15_cnot0_n384 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n389_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n390_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n391_o <= n389_o & n390_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n392 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n391_o,
    o => gen1_n16_cnot0_o);
  n395_o <= gen1_n16_cnot0_n392 (1);
  n396_o <= gen1_n16_cnot0_n392 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n397_o <= ctrl_prop (17);
  n398_o <= n396_o & n388_o & n380_o & n372_o & n364_o & n356_o & n348_o & n340_o & n332_o & n324_o & n316_o & n308_o & n300_o & n292_o & n284_o & n276_o & n268_o;
  n399_o <= n395_o & n387_o & n379_o & n371_o & n363_o & n355_o & n347_o & n339_o & n331_o & n323_o & n315_o & n307_o & n299_o & n291_o & n283_o & n275_o & n267_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_14 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (13 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (13 downto 0));
end entity cnot_reg_14;

architecture rtl of cnot_reg_14 is
  signal ctrl_prop : std_logic_vector (14 downto 0);
  signal n144_o : std_logic;
  signal n145_o : std_logic;
  signal n146_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n147 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n150_o : std_logic;
  signal n151_o : std_logic;
  signal n152_o : std_logic;
  signal n153_o : std_logic;
  signal n154_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n155 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n158_o : std_logic;
  signal n159_o : std_logic;
  signal n160_o : std_logic;
  signal n161_o : std_logic;
  signal n162_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n163 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n166_o : std_logic;
  signal n167_o : std_logic;
  signal n168_o : std_logic;
  signal n169_o : std_logic;
  signal n170_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n171 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n174_o : std_logic;
  signal n175_o : std_logic;
  signal n176_o : std_logic;
  signal n177_o : std_logic;
  signal n178_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n179 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n182_o : std_logic;
  signal n183_o : std_logic;
  signal n184_o : std_logic;
  signal n185_o : std_logic;
  signal n186_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n187 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n190_o : std_logic;
  signal n191_o : std_logic;
  signal n192_o : std_logic;
  signal n193_o : std_logic;
  signal n194_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n195 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n198_o : std_logic;
  signal n199_o : std_logic;
  signal n200_o : std_logic;
  signal n201_o : std_logic;
  signal n202_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n203 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n206_o : std_logic;
  signal n207_o : std_logic;
  signal n208_o : std_logic;
  signal n209_o : std_logic;
  signal n210_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n211 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n214_o : std_logic;
  signal n215_o : std_logic;
  signal n216_o : std_logic;
  signal n217_o : std_logic;
  signal n218_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n219 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n222_o : std_logic;
  signal n223_o : std_logic;
  signal n224_o : std_logic;
  signal n225_o : std_logic;
  signal n226_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n227 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n230_o : std_logic;
  signal n231_o : std_logic;
  signal n232_o : std_logic;
  signal n233_o : std_logic;
  signal n234_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n235 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n238_o : std_logic;
  signal n239_o : std_logic;
  signal n240_o : std_logic;
  signal n241_o : std_logic;
  signal n242_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n243 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n246_o : std_logic;
  signal n247_o : std_logic;
  signal n248_o : std_logic;
  signal n249_o : std_logic;
  signal n250_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n251 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n254_o : std_logic;
  signal n255_o : std_logic;
  signal n256_o : std_logic;
  signal n257_o : std_logic_vector (13 downto 0);
  signal n258_o : std_logic_vector (14 downto 0);
begin
  ctrl_out <= n256_o;
  o <= n257_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n258_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n144_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n145_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n146_o <= n144_o & n145_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n147 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n146_o,
    o => gen1_n0_cnot0_o);
  n150_o <= gen1_n0_cnot0_n147 (1);
  n151_o <= gen1_n0_cnot0_n147 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n152_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n153_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n154_o <= n152_o & n153_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n155 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n154_o,
    o => gen1_n1_cnot0_o);
  -- vhdl_source/cordic.vhdl:22:16
  n158_o <= gen1_n1_cnot0_n155 (1);
  -- vhdl_source/cordic.vhdl:20:16
  n159_o <= gen1_n1_cnot0_n155 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n160_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n161_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n162_o <= n160_o & n161_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n163 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n162_o,
    o => gen1_n2_cnot0_o);
  n166_o <= gen1_n2_cnot0_n163 (1);
  n167_o <= gen1_n2_cnot0_n163 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n168_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n169_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n170_o <= n168_o & n169_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n171 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n170_o,
    o => gen1_n3_cnot0_o);
  n174_o <= gen1_n3_cnot0_n171 (1);
  n175_o <= gen1_n3_cnot0_n171 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n176_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n177_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n178_o <= n176_o & n177_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n179 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n178_o,
    o => gen1_n4_cnot0_o);
  n182_o <= gen1_n4_cnot0_n179 (1);
  n183_o <= gen1_n4_cnot0_n179 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n184_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n185_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n186_o <= n184_o & n185_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n187 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n186_o,
    o => gen1_n5_cnot0_o);
  n190_o <= gen1_n5_cnot0_n187 (1);
  n191_o <= gen1_n5_cnot0_n187 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n192_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n193_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n194_o <= n192_o & n193_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n195 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n194_o,
    o => gen1_n6_cnot0_o);
  n198_o <= gen1_n6_cnot0_n195 (1);
  n199_o <= gen1_n6_cnot0_n195 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n200_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n201_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n202_o <= n200_o & n201_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n203 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n202_o,
    o => gen1_n7_cnot0_o);
  n206_o <= gen1_n7_cnot0_n203 (1);
  n207_o <= gen1_n7_cnot0_n203 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n208_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n209_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n210_o <= n208_o & n209_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n211 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n210_o,
    o => gen1_n8_cnot0_o);
  n214_o <= gen1_n8_cnot0_n211 (1);
  n215_o <= gen1_n8_cnot0_n211 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n216_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n217_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n218_o <= n216_o & n217_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n219 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n218_o,
    o => gen1_n9_cnot0_o);
  n222_o <= gen1_n9_cnot0_n219 (1);
  n223_o <= gen1_n9_cnot0_n219 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n224_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n225_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n226_o <= n224_o & n225_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n227 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n226_o,
    o => gen1_n10_cnot0_o);
  n230_o <= gen1_n10_cnot0_n227 (1);
  n231_o <= gen1_n10_cnot0_n227 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n232_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n233_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n234_o <= n232_o & n233_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n235 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n234_o,
    o => gen1_n11_cnot0_o);
  n238_o <= gen1_n11_cnot0_n235 (1);
  n239_o <= gen1_n11_cnot0_n235 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n240_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n241_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n242_o <= n240_o & n241_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n243 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n242_o,
    o => gen1_n12_cnot0_o);
  n246_o <= gen1_n12_cnot0_n243 (1);
  n247_o <= gen1_n12_cnot0_n243 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n248_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n249_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n250_o <= n248_o & n249_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n251 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n250_o,
    o => gen1_n13_cnot0_o);
  n254_o <= gen1_n13_cnot0_n251 (1);
  n255_o <= gen1_n13_cnot0_n251 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n256_o <= ctrl_prop (14);
  n257_o <= n255_o & n247_o & n239_o & n231_o & n223_o & n215_o & n207_o & n199_o & n191_o & n183_o & n175_o & n167_o & n159_o & n151_o;
  n258_o <= n254_o & n246_o & n238_o & n230_o & n222_o & n214_o & n206_o & n198_o & n190_o & n182_o & n174_o & n166_o & n158_o & n150_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity init_lookup_16_3 is
  port (
    i : in std_logic_vector (15 downto 0);
    o : out std_logic_vector (15 downto 0));
end entity init_lookup_16_3;

architecture rtl of init_lookup_16_3 is
  signal n115_o : std_logic;
  signal n116_o : std_logic;
  signal n117_o : std_logic;
  signal n118_o : std_logic;
  signal n119_o : std_logic;
  signal n120_o : std_logic;
  signal n121_o : std_logic;
  signal n122_o : std_logic;
  signal n123_o : std_logic;
  signal n124_o : std_logic;
  signal n125_o : std_logic;
  signal n126_o : std_logic;
  signal n127_o : std_logic;
  signal n128_o : std_logic;
  signal n129_o : std_logic;
  signal n130_o : std_logic;
  signal n131_o : std_logic;
  signal n132_o : std_logic;
  signal n133_o : std_logic;
  signal n134_o : std_logic;
  signal n135_o : std_logic;
  signal n136_o : std_logic;
  signal n137_o : std_logic;
  signal n138_o : std_logic;
  signal n139_o : std_logic;
  signal n140_o : std_logic;
  signal n141_o : std_logic_vector (15 downto 0);
begin
  o <= n141_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n115_o <= i (15);
  -- vhdl_source/init_lookup.vhdl:51:44
  n116_o <= not n115_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n117_o <= i (14);
  -- vhdl_source/init_lookup.vhdl:53:45
  n118_o <= i (13);
  -- vhdl_source/init_lookup.vhdl:51:49
  n119_o <= i (12);
  -- vhdl_source/init_lookup.vhdl:51:44
  n120_o <= not n119_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n121_o <= i (11);
  -- vhdl_source/init_lookup.vhdl:51:44
  n122_o <= not n121_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n123_o <= i (10);
  -- vhdl_source/init_lookup.vhdl:51:49
  n124_o <= i (9);
  -- vhdl_source/init_lookup.vhdl:51:44
  n125_o <= not n124_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n126_o <= i (8);
  -- vhdl_source/init_lookup.vhdl:51:44
  n127_o <= not n126_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n128_o <= i (7);
  -- vhdl_source/init_lookup.vhdl:51:44
  n129_o <= not n128_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n130_o <= i (6);
  -- vhdl_source/init_lookup.vhdl:51:44
  n131_o <= not n130_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n132_o <= i (5);
  -- vhdl_source/init_lookup.vhdl:51:49
  n133_o <= i (4);
  -- vhdl_source/init_lookup.vhdl:51:44
  n134_o <= not n133_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n135_o <= i (3);
  -- vhdl_source/init_lookup.vhdl:51:44
  n136_o <= not n135_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n137_o <= i (2);
  -- vhdl_source/init_lookup.vhdl:51:44
  n138_o <= not n137_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n139_o <= i (1);
  -- vhdl_source/init_lookup.vhdl:53:45
  n140_o <= i (0);
  n141_o <= n116_o & n117_o & n118_o & n120_o & n122_o & n123_o & n125_o & n127_o & n129_o & n131_o & n132_o & n134_o & n136_o & n138_o & n139_o & n140_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordic is
  signal wrap_W: std_logic_vector (57 downto 0);
  signal wrap_A: std_logic_vector (16 downto 0);
  signal wrap_C: std_logic_vector (14 downto 0);
  signal wrap_X: std_logic_vector (16 downto 0);
  signal wrap_Y: std_logic_vector (16 downto 0);
  signal wrap_G: std_logic_vector (57 downto 0);
  signal wrap_A_OUT: std_logic_vector (16 downto 0);
  signal wrap_C_OUT: std_logic_vector (14 downto 0);
  signal wrap_X_OUT: std_logic_vector (16 downto 0);
  signal wrap_Y_OUT: std_logic_vector (16 downto 0);
  signal a_ctrl : std_logic_vector (3 downto 0);
  signal cs : std_logic_vector (59 downto 0);
  signal as : std_logic_vector (59 downto 0);
  signal a_map : std_logic_vector (14 downto 0);
  signal xs : std_logic_vector (67 downto 0);
  signal ys : std_logic_vector (67 downto 0);
  signal n5_o : std_logic_vector (15 downto 0);
  signal init_n6 : std_logic_vector (15 downto 0);
  signal init_o : std_logic_vector (15 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic;
  signal n11_o : std_logic_vector (13 downto 0);
  signal cnotr1_n12 : std_logic;
  signal cnotr1_n13 : std_logic_vector (13 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (13 downto 0);
  signal n18_o : std_logic;
  signal n19_o : std_logic;
  signal n20_o : std_logic_vector (16 downto 0);
  signal cnotry_n21 : std_logic;
  signal cnotry_n22 : std_logic_vector (16 downto 0);
  signal cnotry_ctrl_out : std_logic;
  signal cnotry_o : std_logic_vector (16 downto 0);
  signal n27_o : std_logic_vector (1 downto 0);
  signal cnot1_n28 : std_logic_vector (1 downto 0);
  signal cnot1_o : std_logic_vector (1 downto 0);
  signal n31_o : std_logic;
  signal n32_o : std_logic;
  signal n33_o : std_logic;
  signal n34_o : std_logic_vector (16 downto 0);
  signal cnotrx_n35 : std_logic;
  signal cnotrx_n36 : std_logic_vector (16 downto 0);
  signal cnotrx_ctrl_out : std_logic;
  signal cnotrx_o : std_logic_vector (16 downto 0);
  signal n41_o : std_logic_vector (14 downto 0);
  signal n42_o : std_logic_vector (17 downto 0);
  signal n43_o : std_logic_vector (14 downto 0);
  signal n44_o : std_logic_vector (14 downto 0);
  signal n45_o : std_logic_vector (16 downto 0);
  signal n46_o : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n47 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n48 : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_n49 : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_n50 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n51 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (16 downto 0);
  signal n62_o : std_logic_vector (18 downto 0);
  signal n63_o : std_logic_vector (14 downto 0);
  signal n64_o : std_logic_vector (14 downto 0);
  signal n65_o : std_logic_vector (16 downto 0);
  signal n66_o : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n67 : std_logic_vector (18 downto 0);
  signal gen1_n1_stagex_n68 : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_n69 : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_n70 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n71 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (18 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (16 downto 0);
  signal n82_o : std_logic_vector (19 downto 0);
  signal n83_o : std_logic_vector (14 downto 0);
  signal n84_o : std_logic_vector (14 downto 0);
  signal n85_o : std_logic_vector (16 downto 0);
  signal n86_o : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n87 : std_logic_vector (19 downto 0);
  signal gen1_n2_stagex_n88 : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_n89 : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_n90 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n91 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (19 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (16 downto 0);
  signal n103_o : std_logic_vector (57 downto 0);
  signal n105_o : std_logic_vector (16 downto 0);
  constant n106_o : std_logic_vector (14 downto 0) := (14 downto 0 => 'Z');
  signal n108_o : std_logic_vector (3 downto 0);
  signal n109_o : std_logic_vector (59 downto 0);
  signal n110_o : std_logic_vector (59 downto 0);
  signal n111_o : std_logic_vector (14 downto 0);
  signal n112_o : std_logic_vector (67 downto 0);
  signal n113_o : std_logic_vector (67 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n103_o;
  wrap_A_OUT <= n105_o;
  wrap_C_OUT <= n106_o;
  wrap_X_OUT <= cnotrx_n36;
  wrap_Y_OUT <= cnotry_n22;
  -- vhdl_source/cordic.vhdl:74:15
  a_ctrl <= n108_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:15
  cs <= n109_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:19
  as <= n110_o; -- (signal)
  -- vhdl_source/cordic.vhdl:80:15
  a_map <= n111_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:15
  xs <= n112_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:19
  ys <= n113_o; -- (signal)
  -- vhdl_source/cordic.vhdl:86:79
  n5_o <= wrap_X (15 downto 0);
  -- vhdl_source/cordic.vhdl:87:77
  init_n6 <= init_o; -- (signal)
  -- vhdl_source/cordic.vhdl:85:8
  init : entity work.init_lookup_16_3 port map (
    i => n5_o,
    o => init_o);
  -- vhdl_source/cordic.vhdl:88:21
  n9_o <= wrap_X (16);
  -- vhdl_source/cordic.vhdl:95:81
  n10_o <= wrap_A (14);
  -- vhdl_source/cordic.vhdl:95:95
  n11_o <= wrap_A (13 downto 0);
  -- vhdl_source/cordic.vhdl:96:84
  cnotr1_n12 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:97:77
  cnotr1_n13 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:94:8
  cnotr1 : entity work.cnot_reg_14 port map (
    ctrl => n10_o,
    i => n11_o,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic.vhdl:100:23
  n18_o <= wrap_A (16);
  -- vhdl_source/cordic.vhdl:104:81
  n19_o <= wrap_A (15);
  -- vhdl_source/cordic.vhdl:104:95
  n20_o <= ys (67 downto 51);
  -- vhdl_source/cordic.vhdl:105:84
  cnotry_n21 <= cnotry_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:105:100
  cnotry_n22 <= cnotry_o; -- (signal)
  -- vhdl_source/cordic.vhdl:103:8
  cnotry : entity work.cnot_reg_17 port map (
    ctrl => n19_o,
    i => n20_o,
    ctrl_out => cnotry_ctrl_out,
    o => cnotry_o);
  -- vhdl_source/cordic.vhdl:107:43
  n27_o <= a_ctrl (2 downto 1);
  -- vhdl_source/cordic.vhdl:108:80
  cnot1_n28 <= cnot1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:107:8
  cnot1 : entity work.cnot port map (
    i => n27_o,
    o => cnot1_o);
  n31_o <= cnot1_n28 (1);
  n32_o <= cnot1_n28 (0);
  -- vhdl_source/cordic.vhdl:111:86
  n33_o <= a_ctrl (0);
  -- vhdl_source/cordic.vhdl:111:98
  n34_o <= xs (67 downto 51);
  -- vhdl_source/cordic.vhdl:112:84
  cnotrx_n35 <= cnotrx_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:112:101
  cnotrx_n36 <= cnotrx_o; -- (signal)
  -- vhdl_source/cordic.vhdl:110:8
  cnotrx : entity work.cnot_reg_17 port map (
    ctrl => n33_o,
    i => n34_o,
    ctrl_out => cnotrx_ctrl_out,
    o => cnotrx_o);
  -- vhdl_source/cordic.vhdl:115:17
  n41_o <= not a_map;
  -- vhdl_source/cordic.vhdl:120:79
  n42_o <= wrap_W (18 downto 1);
  -- vhdl_source/cordic.vhdl:122:79
  n43_o <= as (14 downto 0);
  -- vhdl_source/cordic.vhdl:122:91
  n44_o <= cs (14 downto 0);
  -- vhdl_source/cordic.vhdl:123:79
  n45_o <= xs (16 downto 0);
  -- vhdl_source/cordic.vhdl:123:91
  n46_o <= ys (16 downto 0);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n0_stagex_n47 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n0_stagex_n48 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n0_stagex_n49 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n0_stagex_n50 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n0_stagex_n51 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n0_stagex : entity work.cordic_stage_16_0 port map (
    w => n42_o,
    a => n43_o,
    c => n44_o,
    x => n45_o,
    y => n46_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n62_o <= wrap_W (37 downto 19);
  -- vhdl_source/cordic.vhdl:122:79
  n63_o <= as (29 downto 15);
  -- vhdl_source/cordic.vhdl:122:91
  n64_o <= cs (29 downto 15);
  -- vhdl_source/cordic.vhdl:123:79
  n65_o <= xs (33 downto 17);
  -- vhdl_source/cordic.vhdl:123:91
  n66_o <= ys (33 downto 17);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n1_stagex_n67 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n1_stagex_n68 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n1_stagex_n69 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n1_stagex_n70 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n1_stagex_n71 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n1_stagex : entity work.cordic_stage_16_1 port map (
    w => n62_o,
    a => n63_o,
    c => n64_o,
    x => n65_o,
    y => n66_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n82_o <= wrap_W (57 downto 38);
  -- vhdl_source/cordic.vhdl:122:79
  n83_o <= as (44 downto 30);
  -- vhdl_source/cordic.vhdl:122:91
  n84_o <= cs (44 downto 30);
  -- vhdl_source/cordic.vhdl:123:79
  n85_o <= xs (50 downto 34);
  -- vhdl_source/cordic.vhdl:123:91
  n86_o <= ys (50 downto 34);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n2_stagex_n87 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n2_stagex_n88 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n2_stagex_n89 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n2_stagex_n90 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n2_stagex_n91 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n2_stagex : entity work.cordic_stage_16_2 port map (
    w => n82_o,
    a => n83_o,
    c => n84_o,
    x => n85_o,
    y => n86_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  n103_o <= gen1_n2_stagex_n87 & gen1_n1_stagex_n67 & gen1_n0_stagex_n47 & 'Z';
  n105_o <= n31_o & cnotrx_n35 & (14 downto 0 => 'Z');
  n108_o <= 'Z' & cnotry_n21 & cnotr1_n12 & n32_o;
  n109_o <= gen1_n2_stagex_n89 & gen1_n1_stagex_n69 & gen1_n0_stagex_n49 & wrap_C;
  n110_o <= gen1_n2_stagex_n88 & gen1_n1_stagex_n68 & gen1_n0_stagex_n48 & n41_o;
  n111_o <= n18_o & cnotr1_n13;
  n112_o <= gen1_n2_stagex_n90 & gen1_n1_stagex_n70 & gen1_n0_stagex_n50 & n9_o & init_n6;
  n113_o <= gen1_n2_stagex_n91 & gen1_n1_stagex_n71 & gen1_n0_stagex_n51 & wrap_Y;
end rtl;
