============================================================
   Tang Dynasty, V4.2.169
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/TD169/bin/td.exe
   Built at =   18:01:38 Jul 11 2018
   Run by =     Administrator
   Run Date =   Wed Aug  1 14:59:42 2018

   Run on =     USER-20180530KQ
============================================================
CMD-004 : start command "import_device ef2_4.db -package EF2L45LG144B"
CMD-004 : start command "open_project E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.al"
VLG-002 : analyze verilog file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/../../src/top.v
VLG-002 : analyze verilog file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/al_ip/pll.v
VLG-002 : analyze verilog file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/al_ip/mcu.v
CMD-005 : finish command "import_device ef2_4.db -package EF2L45LG144B" in  1.219756s wall, 1.294808s user + 0.187201s system = 1.482009s CPU (121.5%)

CMD-006 : used memory is 108 MB, reserved memory is 82 MB, peak memory is 108 MB
CMD-004 : start command "import_db E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_pr.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.2.169.
RUN-001 : Import timing constraints
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
RUN-001 : Import flow parameters
VLG-002 : analyze verilog file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v
VLG-002 : analyze verilog file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/al_ip/pll.v
VLG-002 : analyze verilog file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/al_ip/mcu.v
CMD-004 : start command "elaborate -top top"
VLG-004 : elaborate module top in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(2)
VLG-004 : elaborate module pll in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/al_ip/pll.v(23)
VLG-004 : elaborate module EF2_LOGIC_BUFG in D:/TD169/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=40,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in D:/TD169/arch/ef2_macro.v(2579)
VLG-939 WARNING: port ppm_clk remains unconnected for this instance in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/al_ip/mcu.v(48)
VLG-004 : elaborate module mcu in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/al_ip/mcu.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE") in D:/TD169/arch/ef2_macro.v(741)
VIN-1013 WARNING: input port ppm_clk is not connected on this instance in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/al_ip/mcu.v(48)
VIN-1002 WARNING: net gpio_h0_in does not have a driver in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(13)
VIN-1002 WARNING: net gpio_h1_in does not have a driver in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(16)
VIN-1002 WARNING: net gpio_h2_in does not have a driver in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(19)
VIN-1002 WARNING: net gpio_h3_in does not have a driver in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(22)
RTL-100 : Current top model is top
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file D:/TD169/license/Anlogic.lic
SNT-300 : SanityCheck: Model "top"
SNT-300 : SanityCheck: Model "mcu"
SNT-300 : SanityCheck: Model "pll"
RTL-100 : Mark pll as IO macro for instance bufg_feedback
UDR-202 WARNING: Undriven net: model "top" / net "gpio_h0_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(13)
UDR-203 WARNING: the net's pin: pin "gpio_h0_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(47)
UDR-202 WARNING: Undriven net: model "top" / net "gpio_h1_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(16)
UDR-203 WARNING: the net's pin: pin "gpio_h1_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(47)
UDR-202 WARNING: Undriven net: model "top" / net "gpio_h2_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(19)
UDR-203 WARNING: the net's pin: pin "gpio_h2_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(47)
UDR-202 WARNING: Undriven net: model "top" / net "gpio_h3_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(22)
UDR-203 WARNING: the net's pin: pin "gpio_h3_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(47)
RTL-200 WARNING: Using 0 for all undriven pins and nets
LAT-200 WARNING: Found latch in "top", name: "led_reg$0$", d: "gpio_h0_out", q: "led[0]" // E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(58)
LAT-200 WARNING: Found latch in "top", name: "led_reg$1$", d: "gpio_h1_out", q: "led[1]" // E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(59)
LAT-200 WARNING: Found latch in "top", name: "led_reg$2$", d: "gpio_h2_out", q: "led[2]" // E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(60)
LAT-200 WARNING: Found latch in "top", name: "led_reg$3$", d: "gpio_h3_out", q: "led[3]" // E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(61)
FLT-300 : Flatten model top
FLT-300 : Flatten model mcu
FLT-300 : Flatten model pll
MRG-300 : Merged 2 instances.
OPT-300 : Optimize round 1
RTL-100 : 75/1 useful/useless nets, 40/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 1, 1 better
OPT-300 : Optimize round 2
RTL-100 : 74/1 useful/useless nets, 39/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 0 better
CMD-004 : start command "report_area -file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_rtl.area"
standard
IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0
#MACRO_ADD              1
#MACRO_EQ               4

CMD-004 : start command "read_sdc ../../constrs/ELF2M45.sdc"
CMD-004 : start command "get_ports sys_clk"
CMD-004 : start command "create_clock -name sys_clk -period 40 -waveform 0 20 "
RUN-001 : create_clock: clock name: sys_clk, type: 0, period: 40000, rise: 0, fall 20000.
RUN-001 : Import SDC file ../../constrs/ELF2M45.sdc finished, there are 0 nets kept by constraints.
CMD-004 : start command "read_adc ../../constrs/ELF2M45.adc"
CMD-004 : start command "set_pin_assignment sys_clk  LOCATION = P28;  "
CMD-004 : start command "set_pin_assignment sys_rstn  LOCATION = P62;  "
CMD-004 : start command "set_pin_assignment ppm_rstn  LOCATION = P38;  "
CMD-004 : start command "set_pin_assignment led[7]  LOCATION = P93;   "
CMD-004 : start command "set_pin_assignment led[6]  LOCATION = P94;   "
CMD-004 : start command "set_pin_assignment led[5]  LOCATION = P95;   "
CMD-004 : start command "set_pin_assignment led[4]  LOCATION = P99;   "
CMD-004 : start command "set_pin_assignment led[3]  LOCATION = P100;   "
CMD-004 : start command "set_pin_assignment led[2]  LOCATION = P103;   "
CMD-004 : start command "set_pin_assignment led[1]  LOCATION = P104;   "
CMD-004 : start command "set_pin_assignment led[0]  LOCATION = P105;   "
CMD-004 : start command "export_db E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_rtl.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported timing constraints
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "map_macro"
RTL-100 : Map 11 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
RTL-100 : Optimize round 1
RTL-100 : 81/0 useful/useless nets, 47/0 useful/useless insts
RTL-100 : Optimize round 1, 4 better
RTL-100 : Optimize round 2
RTL-100 : 81/0 useful/useless nets, 47/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 1 macro adder
RTL-100 : 157/50 useful/useless nets, 73/25 useful/useless insts
CMD-004 : start command "map"
CMD-004 : start command "start_timer -prepack"
TMR-601 : Start building timing graph for model top
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 267, tnet num: 111, tinst num: 71, tnode num: 518, tedge num: 545.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 58 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 111 nets completely.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$1$_DO.F of inst led_reg$1$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$2$_DO.F of inst led_reg$2$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$3$_DO.F of inst led_reg$3$_DO
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : Initiate 1 clocks from SDC
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
GAT-100 : Running gate level optimization.
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Post LUT mapping optimization.
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
GAT-100 : Mapper mapped 4 instances into 4 LUTs, name keeping = 100%.
CMD-004 : start command "pack"
GAT-100 : Packing top model "top" ...
PAK-301 : Pack lib has 35 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 106/0 useful/useless nets, 72/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 25 DFF/LATCH to SEQ ...
PAK-BLE-301 : Packing 26 adder to BLE ...
PAK-BLE-302 : Packed 26 adder and 25 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 4 LUT to BLE ...
PAK-BLE-302 : Packed 4 LUT and 0 SEQ to BLE.
PAK-SEQ-301 : Packing 0 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (0 nodes)...
PAK-SEQ-303 : Packed 0 SEQ with LUT/SLICE
PAK-SEQ-304 : 4 single LUT's are left
PAK-SEQ-304 : 0 single SEQ's are left
PAK-303 : Packing model "top" (AL_USER_NORMAL) with 4/34 primitive instances ...
CLK-302 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-311 : Net clk_25m is clkc1 of pll u_pll/pll_inst.
CLK-304 : Net sys_clk_pad is refclk of pll u_pll/pll_inst.
CLK-305 : Net sys_clk_pad is fbclk of pll u_pll/pll_inst.
CLK-309 : Tag rtl::Net clk_25m as clock net
CLK-309 : Tag rtl::Net sys_clk_pad as clock net
CLK-309 : Tag rtl::Net u_pll/clk0_out as clock net
CLK-310 : Tagged 3 rtl::Net as clock net
CMD-004 : start command "report_area -file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_gate.area"
standard
IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0

Utilization Statistics
#lut                   30   out of   4480    0.67%
#reg                   25   out of   4480    0.56%
#le                    30
  #lut only             5   out of     30   16.67%
  #reg only             0   out of     30    0.00%
  #lut&reg             25   out of     30   83.33%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   11   out of    109   10.09%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

CMD-004 : start command "export_db E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported timing constraints
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "start_timer"
RUN-001 : There are total 32 instances
RUN-001 : 13 mslices, 2 lslices, 11 pads, 0 brams, 0 dsps
RUN-001 : There are total 68 nets
RUN-001 : 60 nets have 2 pins
RUN-001 : 4 nets have [3 - 5] pins
RUN-001 : 3 nets have [11 - 20] pins
RUN-001 : 1 nets have [21 - 99] pins
TMR-601 : Start building timing graph for model top
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 160, tnet num: 66, tinst num: 29, tnode num: 219, tedge num: 219.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-004 : start command "place"
RUN-001 : Open license file D:/TD169/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
PLC-001 : Initial placement ...
PLC-001 : design contains 30 instances, 15 slices, 1 macros(13 instances)
PLC-001 : Start timing update ...
TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 66 nets completely.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$1$_DO.F of inst led_reg$1$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$2$_DO.F of inst led_reg$2$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$3$_DO.F of inst led_reg$3$_DO
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : Initiate 1 clocks from SDC
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : End timing update;  0.001349s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PLC-001 : Global placement ...
PLC-001 : Initial: Len = 4152.4
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 0%, beta_incr = 0.995982
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(1): len = 1745.2, overlap = 0
PLC-004 : Step(2): len = 1721.4, overlap = 0
PLC-004 : Step(3): len = 1464.8, overlap = 0
PLC-004 : Step(4): len = 1461.9, overlap = 0
PLC-004 : Step(5): len = 1053.6, overlap = 0
PLC-004 : Step(6): len = 1041.2, overlap = 0
PLC-004 : Step(7): len = 894.8, overlap = 0
PLC-004 : Step(8): len = 894.2, overlap = 0
PLC-004 : Step(9): len = 904.8, overlap = 0
PLC-004 : Step(10): len = 904.8, overlap = 0
PLC-004 : Step(11): len = 903, overlap = 0
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 0%, beta_incr = 0.995982
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(12): len = 903.8, overlap = 0
PLC-004 : Step(13): len = 903, overlap = 0
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 0%, beta_incr = 0.995982
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0.00043526
PLC-004 : Step(14): len = 913.6, overlap = 0.25
PLC-004 : Step(15): len = 913.6, overlap = 0.25
PLC-004 : Step(16): len = 913.6, overlap = 0.25
PLC-001 : :::1::: Try harder cell spreading with beta_ = 0.000870519
PLC-004 : Step(17): len = 913.9, overlap = 0.25
PLC-004 : Step(18): len = 913.9, overlap = 0.25
PLC-001 : Legalization ...
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 0%, beta_incr = 0.995982
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(19): len = 908, overlap = 0.25
PLC-004 : Step(20): len = 908, overlap = 0.25
PLC-004 : Step(21): len = 908, overlap = 0.25
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 898.4, Over = 0
PLC-001 : Final: Len = 898.4, Over = 0
PLC-001 : Improving timing with driver duplication.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$1$_DO.F of inst led_reg$1$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$2$_DO.F of inst led_reg$2$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$3$_DO.F of inst led_reg$3$_DO
CMD-004 : start command "route"
RUN-001 : Open license file D:/TD169/license/Anlogic.lic
RUN-001 : Pin swapping for better routability
RUN-001 : Pin misalignment score is improved from 1 to 1
RUN-001 : Pin local connectivity score is improved from 5 to 0
RUN-001 : Pin misalignment score is improved from 1 to 1
RUN-001 : Pin local connectivity score is improved from 5 to 0
RTE-301 : End pin swap;  0.002174s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-301 : Route runs in 4 thread(s)
RUN-001 : There are total 32 instances
RUN-001 : 13 mslices, 2 lslices, 11 pads, 0 brams, 0 dsps
RUN-001 : There are total 68 nets
RUN-001 : 60 nets have 2 pins
RUN-001 : 4 nets have [3 - 5] pins
RUN-001 : 3 nets have [11 - 20] pins
RUN-001 : 1 nets have [21 - 99] pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 960, over cnt = 0(0%), over = 0, worst = 0
RTE-301 : Timing updates.
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 66 nets completely.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
RTE-301 : Optimize timing.
RTE-301 : End global routing;  0.007878s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (396.1%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net clk_25m will be routed on clock mesh
RTE-301 : net sys_clk_pad will be routed on clock mesh
RTE-301 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 39% nets. 
RTE-301 : Routed 54% nets. 
RTE-301 : Routed 54% nets. 
RTE-301 : Routed 55% nets. 
RTE-301 : Routed 55% nets. 
RTE-301 : Routed 55% nets. 
RTE-301 : Routed 55% nets. 
RTE-301 : Routed 57% nets. 
RTE-301 :  0.034370s wall, 0.031200s user + 0.031200s system = 0.062400s CPU (181.6%)

RTE-302 : len = 2728, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 2728
RTE-301 : ===== DR Iter 1 =====
RTE-301 :  0.005906s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (264.1%)

RTE-302 : len = 2728, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 2728
RTE-301 : 0 feed throughs used by 0 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net clk_25m will be routed on clock mesh
RTE-301 : net sys_clk_pad will be routed on clock mesh
RTE-301 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
RTE-301 : eco open net = 0
RTE-301 : End detail routing;  1.075786s wall, 0.951606s user + 0.156001s system = 1.107607s CPU (103.0%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
CMD-005 : finish command "route" in  1.131696s wall, 1.029607s user + 0.171601s system = 1.201208s CPU (106.1%)

CMD-006 : used memory is 145 MB, reserved memory is 115 MB, peak memory is 230 MB
CMD-004 : start command "report_area -io_info -file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_phy.area"
standard
IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0

Utilization Statistics
#lut                   30   out of   4480    0.67%
#reg                   25   out of   4480    0.56%
#le                    30
  #lut only             5   out of     30   16.67%
  #reg only             0   out of     30    0.00%
  #lut&reg             25   out of     30   83.33%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   11   out of    109   10.09%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

CMD-004 : start command "export_db E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_pr.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported timing constraints
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "start_timer"
TMR-601 : Start building timing graph for model top
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 160, tnet num: 66, tinst num: 29, tnode num: 219, tedge num: 219.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-004 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_phy.timing"
TMR-601 : Start to update net delay, extr mode = 6.
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net clk_25m will be routed on clock mesh
RTE-301 : net sys_clk_pad will be routed on clock mesh
RTE-301 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
RTE-301 : eco open net = 0
TMR-601 : Update delay of 66 nets completely.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$1$_DO.F of inst led_reg$1$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$2$_DO.F of inst led_reg$2$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$3$_DO.F of inst led_reg$3$_DO
TMR-601 : Annotate delay to tedge completely, extr mode = 6.
TMR-601 : Initiate 1 clocks from SDC
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
TMR-601 : Start to generate timing report: 
TMR-601 : clock_nets size = 3, clk_num = 1.
TMR-611 WARNING: There is 1 clock net without clock constraint.
TMR-601 : Export timing summary!
TMR-601 : Timing report generated successfully in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_phy.timing, timing summay in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_phy.tsm. 

CMD-004 : start command "bitgen -bit E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.bit -version 0X0000 -svf E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.svf -svf_comment_on -128 C:/Users/Administrator/Desktop/ELF2M45/Demo/newproject_1/KEIL/demo.bin -g ucode:00000000000000000000000000000000 -c -f E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances with 4 threads.
BIT-701 : Init instances completely, inst num: 32
BIT-701 : Init pips with 4 threads.
BIT-701 : Init pips completely, net num: 68, pip num: 331
BIT-701 : Multithreading accelaration with 4 threads.
BIT-701 : Generate bitstream completely, there are 106 valid insts, and 958 bits set as '1'.
RUN-001 : Bitgen::PrintBITEf2: USR_GSRN_EN = 0, GSRN_SYNC_SEL = 0, FREQ = 11010
BIT-701 : Generate bits file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.bit.
BIT-701 : Generate svf file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_sram.svf.
BIT-701 : Generate tde file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_sram.tde
BIT-701 : Generate tde file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_spi_bk.tde
BIT-701 : Generate tde file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_spi_norefresh_bk.tde
BIT-701 : Generate tde file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_refresh.tde
BIT-701 : Generate tde file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_erase_spi.tde
BIT-701 : Generate tde file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_readstatus.tde
CMD-005 : finish command "bitgen -bit E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.bit -version 0X0000 -svf E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.svf -svf_comment_on -128 C:/Users/Administrator/Desktop/ELF2M45/Demo/newproject_1/KEIL/demo.bin -g ucode:00000000000000000000000000000000 -c -f E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.btc" in  2.498038s wall, 2.761218s user + 0.062400s system = 2.823618s CPU (113.0%)

CMD-006 : used memory is 160 MB, reserved memory is 128 MB, peak memory is 231 MB
VLG-002 : analyze verilog file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v
VLG-002 : analyze verilog file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/al_ip/pll.v
VLG-002 : analyze verilog file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/al_ip/mcu.v
CMD-004 : start command "elaborate -top top"
VLG-004 : elaborate module top in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(2)
VLG-004 : elaborate module pll in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/al_ip/pll.v(23)
VLG-004 : elaborate module EF2_LOGIC_BUFG in D:/TD169/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=40,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in D:/TD169/arch/ef2_macro.v(2579)
VLG-939 WARNING: port ppm_clk remains unconnected for this instance in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/al_ip/mcu.v(48)
VLG-004 : elaborate module mcu in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/al_ip/mcu.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE") in D:/TD169/arch/ef2_macro.v(741)
VIN-1013 WARNING: input port ppm_clk is not connected on this instance in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/al_ip/mcu.v(48)
VIN-1002 WARNING: net gpio_h0_in does not have a driver in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(13)
VIN-1002 WARNING: net gpio_h1_in does not have a driver in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(16)
VIN-1002 WARNING: net gpio_h2_in does not have a driver in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(19)
VIN-1002 WARNING: net gpio_h3_in does not have a driver in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(22)
RTL-100 : Current top model is top
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file D:/TD169/license/Anlogic.lic
SNT-300 : SanityCheck: Model "top"
SNT-300 : SanityCheck: Model "mcu"
SNT-300 : SanityCheck: Model "pll"
RTL-100 : Mark pll as IO macro for instance bufg_feedback
UDR-202 WARNING: Undriven net: model "top" / net "gpio_h0_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(13)
UDR-203 WARNING: the net's pin: pin "gpio_h0_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(47)
UDR-202 WARNING: Undriven net: model "top" / net "gpio_h1_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(16)
UDR-203 WARNING: the net's pin: pin "gpio_h1_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(47)
UDR-202 WARNING: Undriven net: model "top" / net "gpio_h2_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(19)
UDR-203 WARNING: the net's pin: pin "gpio_h2_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(47)
UDR-202 WARNING: Undriven net: model "top" / net "gpio_h3_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(22)
UDR-203 WARNING: the net's pin: pin "gpio_h3_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(47)
RTL-200 WARNING: Using 0 for all undriven pins and nets
LAT-200 WARNING: Found latch in "top", name: "led_reg$0$", d: "gpio_h0_out", q: "led[0]" // E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(58)
LAT-200 WARNING: Found latch in "top", name: "led_reg$1$", d: "gpio_h1_out", q: "led[1]" // E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(59)
LAT-200 WARNING: Found latch in "top", name: "led_reg$2$", d: "gpio_h2_out", q: "led[2]" // E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(60)
LAT-200 WARNING: Found latch in "top", name: "led_reg$3$", d: "gpio_h3_out", q: "led[3]" // E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(61)
FLT-300 : Flatten model top
FLT-300 : Flatten model mcu
FLT-300 : Flatten model pll
MRG-300 : Merged 2 instances.
OPT-300 : Optimize round 1
RTL-100 : 75/1 useful/useless nets, 40/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 1, 1 better
OPT-300 : Optimize round 2
RTL-100 : 74/1 useful/useless nets, 39/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 0 better
CMD-004 : start command "report_area -file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_rtl.area"
standard
IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0
#MACRO_ADD              1
#MACRO_EQ               4

CMD-004 : start command "read_sdc ../../constrs/ELF2M45.sdc"
CMD-004 : start command "get_ports sys_clk"
CMD-004 : start command "create_clock -name sys_clk -period 40 -waveform 0 20 "
RUN-001 : create_clock: clock name: sys_clk, type: 0, period: 40000, rise: 0, fall 20000.
RUN-001 : Import SDC file ../../constrs/ELF2M45.sdc finished, there are 0 nets kept by constraints.
CMD-004 : start command "read_adc ../../constrs/ELF2M45.adc"
CMD-004 : start command "set_pin_assignment sys_clk  LOCATION = P28;  "
CMD-004 : start command "set_pin_assignment sys_rstn  LOCATION = P62;  "
CMD-004 : start command "set_pin_assignment ppm_rstn  LOCATION = P38;  "
CMD-004 : start command "set_pin_assignment led[7]  LOCATION = P93;   "
CMD-004 : start command "set_pin_assignment led[6]  LOCATION = P94;   "
CMD-004 : start command "set_pin_assignment led[5]  LOCATION = P95;   "
CMD-004 : start command "set_pin_assignment led[4]  LOCATION = P99;   "
CMD-004 : start command "set_pin_assignment led[3]  LOCATION = P100;   "
CMD-004 : start command "set_pin_assignment led[2]  LOCATION = P103;   "
CMD-004 : start command "set_pin_assignment led[1]  LOCATION = P104;   "
CMD-004 : start command "set_pin_assignment led[0]  LOCATION = P105;   "
CMD-004 : start command "export_db E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_rtl.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported timing constraints
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "map_macro"
RTL-100 : Map 11 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
RTL-100 : Optimize round 1
RTL-100 : 81/0 useful/useless nets, 47/0 useful/useless insts
RTL-100 : Optimize round 1, 4 better
RTL-100 : Optimize round 2
RTL-100 : 81/0 useful/useless nets, 47/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 1 macro adder
RTL-100 : 157/50 useful/useless nets, 73/25 useful/useless insts
CMD-004 : start command "map"
CMD-004 : start command "start_timer -prepack"
TMR-601 : Start building timing graph for model top
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 267, tnet num: 111, tinst num: 71, tnode num: 518, tedge num: 545.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 58 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 111 nets completely.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$1$_DO.F of inst led_reg$1$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$2$_DO.F of inst led_reg$2$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$3$_DO.F of inst led_reg$3$_DO
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : Initiate 1 clocks from SDC
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
GAT-100 : Running gate level optimization.
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Post LUT mapping optimization.
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
GAT-100 : Mapper mapped 4 instances into 4 LUTs, name keeping = 100%.
CMD-004 : start command "pack"
GAT-100 : Packing top model "top" ...
PAK-301 : Pack lib has 35 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 106/0 useful/useless nets, 72/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 25 DFF/LATCH to SEQ ...
PAK-BLE-301 : Packing 26 adder to BLE ...
PAK-BLE-302 : Packed 26 adder and 25 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 4 LUT to BLE ...
PAK-BLE-302 : Packed 4 LUT and 0 SEQ to BLE.
PAK-SEQ-301 : Packing 0 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (0 nodes)...
PAK-SEQ-303 : Packed 0 SEQ with LUT/SLICE
PAK-SEQ-304 : 4 single LUT's are left
PAK-SEQ-304 : 0 single SEQ's are left
PAK-303 : Packing model "top" (AL_USER_NORMAL) with 4/34 primitive instances ...
CLK-302 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-311 : Net clk_25m is clkc1 of pll u_pll/pll_inst.
CLK-304 : Net sys_clk_pad is refclk of pll u_pll/pll_inst.
CLK-305 : Net sys_clk_pad is fbclk of pll u_pll/pll_inst.
CLK-309 : Tag rtl::Net clk_25m as clock net
CLK-309 : Tag rtl::Net sys_clk_pad as clock net
CLK-309 : Tag rtl::Net u_pll/clk0_out as clock net
CLK-310 : Tagged 3 rtl::Net as clock net
CMD-004 : start command "report_area -file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_gate.area"
standard
IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0

Utilization Statistics
#lut                   30   out of   4480    0.67%
#reg                   25   out of   4480    0.56%
#le                    30
  #lut only             5   out of     30   16.67%
  #reg only             0   out of     30    0.00%
  #lut&reg             25   out of     30   83.33%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   11   out of    109   10.09%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

CMD-004 : start command "export_db E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported timing constraints
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "start_timer"
RUN-001 : There are total 32 instances
RUN-001 : 13 mslices, 2 lslices, 11 pads, 0 brams, 0 dsps
RUN-001 : There are total 68 nets
RUN-001 : 60 nets have 2 pins
RUN-001 : 4 nets have [3 - 5] pins
RUN-001 : 3 nets have [11 - 20] pins
RUN-001 : 1 nets have [21 - 99] pins
TMR-601 : Start building timing graph for model top
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 160, tnet num: 66, tinst num: 29, tnode num: 219, tedge num: 219.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-004 : start command "place"
RUN-001 : Open license file D:/TD169/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
PLC-001 : Initial placement ...
PLC-001 : design contains 30 instances, 15 slices, 1 macros(13 instances)
PLC-001 : Start timing update ...
TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 66 nets completely.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$1$_DO.F of inst led_reg$1$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$2$_DO.F of inst led_reg$2$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$3$_DO.F of inst led_reg$3$_DO
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : Initiate 1 clocks from SDC
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : End timing update;  0.001378s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PLC-001 : Global placement ...
PLC-001 : Initial: Len = 4152.4
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 0%, beta_incr = 0.995982
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(22): len = 1745.2, overlap = 0
PLC-004 : Step(23): len = 1721.4, overlap = 0
PLC-004 : Step(24): len = 1464.8, overlap = 0
PLC-004 : Step(25): len = 1461.9, overlap = 0
PLC-004 : Step(26): len = 1053.6, overlap = 0
PLC-004 : Step(27): len = 1041.2, overlap = 0
PLC-004 : Step(28): len = 894.8, overlap = 0
PLC-004 : Step(29): len = 894.2, overlap = 0
PLC-004 : Step(30): len = 904.8, overlap = 0
PLC-004 : Step(31): len = 904.8, overlap = 0
PLC-004 : Step(32): len = 903, overlap = 0
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 0%, beta_incr = 0.995982
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(33): len = 903.8, overlap = 0
PLC-004 : Step(34): len = 903, overlap = 0
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 0%, beta_incr = 0.995982
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0.00043526
PLC-004 : Step(35): len = 913.6, overlap = 0.25
PLC-004 : Step(36): len = 913.6, overlap = 0.25
PLC-004 : Step(37): len = 913.6, overlap = 0.25
PLC-001 : :::1::: Try harder cell spreading with beta_ = 0.000870519
PLC-004 : Step(38): len = 913.9, overlap = 0.25
PLC-004 : Step(39): len = 913.9, overlap = 0.25
PLC-001 : Legalization ...
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 0%, beta_incr = 0.995982
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(40): len = 908, overlap = 0.25
PLC-004 : Step(41): len = 908, overlap = 0.25
PLC-004 : Step(42): len = 908, overlap = 0.25
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 898.4, Over = 0
PLC-001 : Final: Len = 898.4, Over = 0
PLC-001 : Improving timing with driver duplication.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$1$_DO.F of inst led_reg$1$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$2$_DO.F of inst led_reg$2$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$3$_DO.F of inst led_reg$3$_DO
CMD-004 : start command "route"
RUN-001 : Open license file D:/TD169/license/Anlogic.lic
RUN-001 : Pin swapping for better routability
RUN-001 : Pin misalignment score is improved from 1 to 1
RUN-001 : Pin local connectivity score is improved from 5 to 0
RUN-001 : Pin misalignment score is improved from 1 to 1
RUN-001 : Pin local connectivity score is improved from 5 to 0
RTE-301 : End pin swap;  0.002517s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-301 : Route runs in 4 thread(s)
RUN-001 : There are total 32 instances
RUN-001 : 13 mslices, 2 lslices, 11 pads, 0 brams, 0 dsps
RUN-001 : There are total 68 nets
RUN-001 : 60 nets have 2 pins
RUN-001 : 4 nets have [3 - 5] pins
RUN-001 : 3 nets have [11 - 20] pins
RUN-001 : 1 nets have [21 - 99] pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 960, over cnt = 0(0%), over = 0, worst = 0
RTE-301 : Timing updates.
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 66 nets completely.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
RTE-301 : Optimize timing.
RTE-301 : End global routing;  0.007331s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (212.8%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net clk_25m will be routed on clock mesh
RTE-301 : net sys_clk_pad will be routed on clock mesh
RTE-301 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 39% nets. 
RTE-301 : Routed 54% nets. 
RTE-301 : Routed 54% nets. 
RTE-301 : Routed 55% nets. 
RTE-301 : Routed 55% nets. 
RTE-301 : Routed 55% nets. 
RTE-301 : Routed 55% nets. 
RTE-301 : Routed 57% nets. 
RTE-301 :  0.035386s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (132.3%)

RTE-302 : len = 2728, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 2728
RTE-301 : ===== DR Iter 1 =====
RTE-301 :  0.004812s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-302 : len = 2728, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 2728
RTE-301 : 0 feed throughs used by 0 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net clk_25m will be routed on clock mesh
RTE-301 : net sys_clk_pad will be routed on clock mesh
RTE-301 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
RTE-301 : eco open net = 0
RTE-301 : End detail routing;  0.604884s wall, 0.530403s user + 0.093601s system = 0.624004s CPU (103.2%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
CMD-004 : start command "report_area -io_info -file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_phy.area"
standard
IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0

Utilization Statistics
#lut                   30   out of   4480    0.67%
#reg                   25   out of   4480    0.56%
#le                    30
  #lut only             5   out of     30   16.67%
  #reg only             0   out of     30    0.00%
  #lut&reg             25   out of     30   83.33%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   11   out of    109   10.09%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

CMD-004 : start command "export_db E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_pr.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported timing constraints
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "start_timer"
TMR-601 : Start building timing graph for model top
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 160, tnet num: 66, tinst num: 29, tnode num: 219, tedge num: 219.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-004 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_phy.timing"
TMR-601 : Start to update net delay, extr mode = 6.
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net clk_25m will be routed on clock mesh
RTE-301 : net sys_clk_pad will be routed on clock mesh
RTE-301 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
RTE-301 : eco open net = 0
TMR-601 : Update delay of 66 nets completely.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$1$_DO.F of inst led_reg$1$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$2$_DO.F of inst led_reg$2$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$3$_DO.F of inst led_reg$3$_DO
TMR-601 : Annotate delay to tedge completely, extr mode = 6.
TMR-601 : Initiate 1 clocks from SDC
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
TMR-601 : Start to generate timing report: 
TMR-601 : clock_nets size = 3, clk_num = 1.
TMR-611 WARNING: There is 1 clock net without clock constraint.
TMR-601 : Export timing summary!
TMR-601 : Timing report generated successfully in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_phy.timing, timing summay in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_phy.tsm. 

CMD-004 : start command "bitgen -bit E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.bit -version 0X0000 -svf E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.svf -svf_comment_on -128 E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/KEIL/demo.bin -g ucode:00000000000000000000000000000000 -c -f E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances with 4 threads.
BIT-701 : Init instances completely, inst num: 32
BIT-701 : Init pips with 4 threads.
BIT-701 : Init pips completely, net num: 68, pip num: 331
BIT-701 : Multithreading accelaration with 4 threads.
BIT-701 : Generate bitstream completely, there are 106 valid insts, and 958 bits set as '1'.
RUN-001 : Bitgen::PrintBITEf2: USR_GSRN_EN = 0, GSRN_SYNC_SEL = 0, FREQ = 11010
BIT-701 : Generate bits file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.bit.
BIT-701 : Generate svf file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_sram.svf.
BIT-701 : Generate tde file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_sram.tde
BIT-701 : Generate tde file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_spi_bk.tde
BIT-701 : Generate tde file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_spi_norefresh_bk.tde
BIT-701 : Generate tde file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_refresh.tde
BIT-701 : Generate tde file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_erase_spi.tde
BIT-701 : Generate tde file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_readstatus.tde
CMD-005 : finish command "bitgen -bit E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.bit -version 0X0000 -svf E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.svf -svf_comment_on -128 E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/KEIL/demo.bin -g ucode:00000000000000000000000000000000 -c -f E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.btc" in  2.525373s wall, 2.761218s user + 0.046800s system = 2.808018s CPU (111.2%)

CMD-006 : used memory is 194 MB, reserved memory is 151 MB, peak memory is 266 MB
CMD-004 : start command "download -bit C:\Users\Administrator\Desktop\ELF2M45\Demo\newproject_1\TD\project\demo\demo.bit -mode jtag -wait 20 -spd 6 -sec 64 -cable 0"
RUN-001 : Chip validation success: EF2L45B
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -bit C:/Users/Administrator/Desktop/ELF2M45/Demo/newproject_1/TD/project/demo/demo.bit"
RUN-001 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.440549s wall, 0.218401s user + 0.046800s system = 0.265202s CPU (18.4%)

CMD-006 : used memory is 240 MB, reserved memory is 196 MB, peak memory is 266 MB
CMD-005 : finish command "download -bit C:\Users\Administrator\Desktop\ELF2M45\Demo\newproject_1\TD\project\demo\demo.bit -mode jtag -wait 20 -spd 6 -sec 64 -cable 0" in  2.634866s wall, 0.764405s user + 0.062400s system = 0.826805s CPU (31.4%)

CMD-006 : used memory is 209 MB, reserved memory is 167 MB, peak memory is 266 MB
GUI-001 : Download success!
VLG-002 : analyze verilog file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v
VLG-002 : analyze verilog file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/al_ip/pll.v
VLG-002 : analyze verilog file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/al_ip/mcu.v
CMD-004 : start command "elaborate -top top"
VLG-004 : elaborate module top in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(2)
VLG-004 : elaborate module pll in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/al_ip/pll.v(23)
VLG-004 : elaborate module EF2_LOGIC_BUFG in D:/TD169/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=40,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in D:/TD169/arch/ef2_macro.v(2579)
VLG-939 WARNING: port ppm_clk remains unconnected for this instance in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/al_ip/mcu.v(48)
VLG-004 : elaborate module mcu in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/al_ip/mcu.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE") in D:/TD169/arch/ef2_macro.v(741)
VIN-1013 WARNING: input port ppm_clk is not connected on this instance in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/al_ip/mcu.v(48)
VIN-1002 WARNING: net gpio_h0_in does not have a driver in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(13)
VIN-1002 WARNING: net gpio_h1_in does not have a driver in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(16)
VIN-1002 WARNING: net gpio_h2_in does not have a driver in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(19)
VIN-1002 WARNING: net gpio_h3_in does not have a driver in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(22)
RTL-100 : Current top model is top
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file D:/TD169/license/Anlogic.lic
SNT-300 : SanityCheck: Model "top"
SNT-300 : SanityCheck: Model "mcu"
SNT-300 : SanityCheck: Model "pll"
RTL-100 : Mark pll as IO macro for instance bufg_feedback
UDR-202 WARNING: Undriven net: model "top" / net "gpio_h0_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(13)
UDR-203 WARNING: the net's pin: pin "gpio_h0_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(47)
UDR-202 WARNING: Undriven net: model "top" / net "gpio_h1_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(16)
UDR-203 WARNING: the net's pin: pin "gpio_h1_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(47)
UDR-202 WARNING: Undriven net: model "top" / net "gpio_h2_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(19)
UDR-203 WARNING: the net's pin: pin "gpio_h2_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(47)
UDR-202 WARNING: Undriven net: model "top" / net "gpio_h3_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(22)
UDR-203 WARNING: the net's pin: pin "gpio_h3_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(47)
RTL-200 WARNING: Using 0 for all undriven pins and nets
LAT-200 WARNING: Found latch in "top", name: "led_reg$0$", d: "gpio_h0_out", q: "led[0]" // E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(58)
LAT-200 WARNING: Found latch in "top", name: "led_reg$1$", d: "gpio_h1_out", q: "led[1]" // E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(59)
LAT-200 WARNING: Found latch in "top", name: "led_reg$2$", d: "gpio_h2_out", q: "led[2]" // E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(60)
LAT-200 WARNING: Found latch in "top", name: "led_reg$3$", d: "gpio_h3_out", q: "led[3]" // E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(61)
FLT-300 : Flatten model top
FLT-300 : Flatten model mcu
FLT-300 : Flatten model pll
MRG-300 : Merged 2 instances.
OPT-300 : Optimize round 1
RTL-100 : 75/1 useful/useless nets, 40/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 1, 1 better
OPT-300 : Optimize round 2
RTL-100 : 74/1 useful/useless nets, 39/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 0 better
CMD-004 : start command "report_area -file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_rtl.area"
standard
IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0
#MACRO_ADD              1
#MACRO_EQ               4

CMD-004 : start command "read_sdc ../../constrs/ELF2M45.sdc"
CMD-004 : start command "get_ports sys_clk"
CMD-004 : start command "create_clock -name sys_clk -period 40 -waveform 0 20 "
RUN-001 : create_clock: clock name: sys_clk, type: 0, period: 40000, rise: 0, fall 20000.
RUN-001 : Import SDC file ../../constrs/ELF2M45.sdc finished, there are 0 nets kept by constraints.
CMD-004 : start command "read_adc ../../constrs/ELF2M45.adc"
CMD-004 : start command "set_pin_assignment sys_clk  LOCATION = P28;  "
CMD-004 : start command "set_pin_assignment sys_rstn  LOCATION = P62;  "
CMD-004 : start command "set_pin_assignment ppm_rstn  LOCATION = P38;  "
CMD-004 : start command "set_pin_assignment led[7]  LOCATION = P93;   "
CMD-004 : start command "set_pin_assignment led[6]  LOCATION = P94;   "
CMD-004 : start command "set_pin_assignment led[5]  LOCATION = P95;   "
CMD-004 : start command "set_pin_assignment led[4]  LOCATION = P99;   "
CMD-004 : start command "set_pin_assignment led[3]  LOCATION = P100;   "
CMD-004 : start command "set_pin_assignment led[2]  LOCATION = P103;   "
CMD-004 : start command "set_pin_assignment led[1]  LOCATION = P104;   "
CMD-004 : start command "set_pin_assignment led[0]  LOCATION = P105;   "
CMD-004 : start command "export_db E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_rtl.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported timing constraints
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "map_macro"
RTL-100 : Map 11 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
RTL-100 : Optimize round 1
RTL-100 : 81/0 useful/useless nets, 47/0 useful/useless insts
RTL-100 : Optimize round 1, 4 better
RTL-100 : Optimize round 2
RTL-100 : 81/0 useful/useless nets, 47/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 1 macro adder
RTL-100 : 157/50 useful/useless nets, 73/25 useful/useless insts
CMD-004 : start command "map"
CMD-004 : start command "start_timer -prepack"
TMR-601 : Start building timing graph for model top
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 267, tnet num: 111, tinst num: 71, tnode num: 518, tedge num: 545.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 58 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 111 nets completely.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$1$_DO.F of inst led_reg$1$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$2$_DO.F of inst led_reg$2$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$3$_DO.F of inst led_reg$3$_DO
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : Initiate 1 clocks from SDC
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
GAT-100 : Running gate level optimization.
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Post LUT mapping optimization.
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
GAT-100 : Mapper mapped 4 instances into 4 LUTs, name keeping = 100%.
CMD-004 : start command "pack"
GAT-100 : Packing top model "top" ...
PAK-301 : Pack lib has 35 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 106/0 useful/useless nets, 72/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 25 DFF/LATCH to SEQ ...
PAK-BLE-301 : Packing 26 adder to BLE ...
PAK-BLE-302 : Packed 26 adder and 25 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 4 LUT to BLE ...
PAK-BLE-302 : Packed 4 LUT and 0 SEQ to BLE.
PAK-SEQ-301 : Packing 0 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (0 nodes)...
PAK-SEQ-303 : Packed 0 SEQ with LUT/SLICE
PAK-SEQ-304 : 4 single LUT's are left
PAK-SEQ-304 : 0 single SEQ's are left
PAK-303 : Packing model "top" (AL_USER_NORMAL) with 4/34 primitive instances ...
CLK-302 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-311 : Net clk_25m is clkc1 of pll u_pll/pll_inst.
CLK-304 : Net sys_clk_pad is refclk of pll u_pll/pll_inst.
CLK-305 : Net sys_clk_pad is fbclk of pll u_pll/pll_inst.
CLK-309 : Tag rtl::Net clk_25m as clock net
CLK-309 : Tag rtl::Net sys_clk_pad as clock net
CLK-309 : Tag rtl::Net u_pll/clk0_out as clock net
CLK-310 : Tagged 3 rtl::Net as clock net
CMD-004 : start command "report_area -file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_gate.area"
standard
IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0

Utilization Statistics
#lut                   30   out of   4480    0.67%
#reg                   25   out of   4480    0.56%
#le                    30
  #lut only             5   out of     30   16.67%
  #reg only             0   out of     30    0.00%
  #lut&reg             25   out of     30   83.33%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   11   out of    109   10.09%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

CMD-004 : start command "export_db E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported timing constraints
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "start_timer"
RUN-001 : There are total 32 instances
RUN-001 : 13 mslices, 2 lslices, 11 pads, 0 brams, 0 dsps
RUN-001 : There are total 68 nets
RUN-001 : 60 nets have 2 pins
RUN-001 : 4 nets have [3 - 5] pins
RUN-001 : 3 nets have [11 - 20] pins
RUN-001 : 1 nets have [21 - 99] pins
TMR-601 : Start building timing graph for model top
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 160, tnet num: 66, tinst num: 29, tnode num: 219, tedge num: 219.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-004 : start command "place"
RUN-001 : Open license file D:/TD169/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
PLC-001 : Initial placement ...
PLC-001 : design contains 30 instances, 15 slices, 1 macros(13 instances)
PLC-001 : Start timing update ...
TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 66 nets completely.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$1$_DO.F of inst led_reg$1$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$2$_DO.F of inst led_reg$2$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$3$_DO.F of inst led_reg$3$_DO
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : Initiate 1 clocks from SDC
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : End timing update;  0.001454s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PLC-001 : Global placement ...
PLC-001 : Initial: Len = 4152.4
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 0%, beta_incr = 0.995982
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(43): len = 1745.2, overlap = 0
PLC-004 : Step(44): len = 1721.4, overlap = 0
PLC-004 : Step(45): len = 1464.8, overlap = 0
PLC-004 : Step(46): len = 1461.9, overlap = 0
PLC-004 : Step(47): len = 1053.6, overlap = 0
PLC-004 : Step(48): len = 1041.2, overlap = 0
PLC-004 : Step(49): len = 894.8, overlap = 0
PLC-004 : Step(50): len = 894.2, overlap = 0
PLC-004 : Step(51): len = 904.8, overlap = 0
PLC-004 : Step(52): len = 904.8, overlap = 0
PLC-004 : Step(53): len = 903, overlap = 0
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 0%, beta_incr = 0.995982
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(54): len = 903.8, overlap = 0
PLC-004 : Step(55): len = 903, overlap = 0
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 0%, beta_incr = 0.995982
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0.00043526
PLC-004 : Step(56): len = 913.6, overlap = 0.25
PLC-004 : Step(57): len = 913.6, overlap = 0.25
PLC-004 : Step(58): len = 913.6, overlap = 0.25
PLC-001 : :::1::: Try harder cell spreading with beta_ = 0.000870519
PLC-004 : Step(59): len = 913.9, overlap = 0.25
PLC-004 : Step(60): len = 913.9, overlap = 0.25
PLC-001 : Legalization ...
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 0%, beta_incr = 0.995982
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(61): len = 908, overlap = 0.25
PLC-004 : Step(62): len = 908, overlap = 0.25
PLC-004 : Step(63): len = 908, overlap = 0.25
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 898.4, Over = 0
PLC-001 : Final: Len = 898.4, Over = 0
PLC-001 : Improving timing with driver duplication.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$1$_DO.F of inst led_reg$1$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$2$_DO.F of inst led_reg$2$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$3$_DO.F of inst led_reg$3$_DO
CMD-004 : start command "route"
RUN-001 : Open license file D:/TD169/license/Anlogic.lic
RUN-001 : Pin swapping for better routability
RUN-001 : Pin misalignment score is improved from 1 to 1
RUN-001 : Pin local connectivity score is improved from 5 to 0
RUN-001 : Pin misalignment score is improved from 1 to 1
RUN-001 : Pin local connectivity score is improved from 5 to 0
RTE-301 : End pin swap;  0.002164s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (1441.8%)

RTE-301 : Route runs in 4 thread(s)
RUN-001 : There are total 32 instances
RUN-001 : 13 mslices, 2 lslices, 11 pads, 0 brams, 0 dsps
RUN-001 : There are total 68 nets
RUN-001 : 60 nets have 2 pins
RUN-001 : 4 nets have [3 - 5] pins
RUN-001 : 3 nets have [11 - 20] pins
RUN-001 : 1 nets have [21 - 99] pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 960, over cnt = 0(0%), over = 0, worst = 0
RTE-301 : Timing updates.
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 66 nets completely.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
RTE-301 : Optimize timing.
RTE-301 : End global routing;  0.008712s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net clk_25m will be routed on clock mesh
RTE-301 : net sys_clk_pad will be routed on clock mesh
RTE-301 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 39% nets. 
RTE-301 : Routed 54% nets. 
RTE-301 : Routed 54% nets. 
RTE-301 : Routed 55% nets. 
RTE-301 : Routed 55% nets. 
RTE-301 : Routed 55% nets. 
RTE-301 : Routed 55% nets. 
RTE-301 : Routed 57% nets. 
RTE-301 :  0.034015s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (183.5%)

RTE-302 : len = 2728, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 2728
RTE-301 : ===== DR Iter 1 =====
RTE-301 :  0.005519s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-302 : len = 2728, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 2728
RTE-301 : 0 feed throughs used by 0 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net clk_25m will be routed on clock mesh
RTE-301 : net sys_clk_pad will be routed on clock mesh
RTE-301 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
RTE-301 : eco open net = 0
RTE-301 : End detail routing;  0.528689s wall, 0.530403s user + 0.046800s system = 0.577204s CPU (109.2%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
CMD-004 : start command "report_area -io_info -file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_phy.area"
standard
IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0

Utilization Statistics
#lut                   30   out of   4480    0.67%
#reg                   25   out of   4480    0.56%
#le                    30
  #lut only             5   out of     30   16.67%
  #reg only             0   out of     30    0.00%
  #lut&reg             25   out of     30   83.33%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   11   out of    109   10.09%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

CMD-004 : start command "export_db E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_pr.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported timing constraints
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "start_timer"
TMR-601 : Start building timing graph for model top
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 160, tnet num: 66, tinst num: 29, tnode num: 219, tedge num: 219.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-004 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_phy.timing"
TMR-601 : Start to update net delay, extr mode = 6.
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net clk_25m will be routed on clock mesh
RTE-301 : net sys_clk_pad will be routed on clock mesh
RTE-301 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
RTE-301 : eco open net = 0
TMR-601 : Update delay of 66 nets completely.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$1$_DO.F of inst led_reg$1$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$2$_DO.F of inst led_reg$2$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$3$_DO.F of inst led_reg$3$_DO
TMR-601 : Annotate delay to tedge completely, extr mode = 6.
TMR-601 : Initiate 1 clocks from SDC
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
TMR-601 : Start to generate timing report: 
TMR-601 : clock_nets size = 3, clk_num = 1.
TMR-611 WARNING: There is 1 clock net without clock constraint.
TMR-601 : Export timing summary!
TMR-601 : Timing report generated successfully in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_phy.timing, timing summay in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_phy.tsm. 

CMD-004 : start command "bitgen -bit E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.bit -version 0X0000 -svf E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.svf -svf_comment_on -128 E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/KEIL/demo.bin -g ucode:00000000000000000000000000000000 -c -f E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances with 4 threads.
BIT-701 : Init instances completely, inst num: 32
BIT-701 : Init pips with 4 threads.
BIT-701 : Init pips completely, net num: 68, pip num: 331
BIT-701 : Multithreading accelaration with 4 threads.
BIT-701 : Generate bitstream completely, there are 106 valid insts, and 958 bits set as '1'.
RUN-001 : Bitgen::PrintBITEf2: USR_GSRN_EN = 0, GSRN_SYNC_SEL = 0, FREQ = 11010
BIT-701 : Generate bits file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.bit.
BIT-701 : Generate svf file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_sram.svf.
BIT-701 : Generate tde file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_sram.tde
BIT-701 : Generate tde file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_spi_bk.tde
BIT-701 : Generate tde file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_spi_norefresh_bk.tde
BIT-701 : Generate tde file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_refresh.tde
BIT-701 : Generate tde file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_erase_spi.tde
BIT-701 : Generate tde file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_readstatus.tde
CMD-005 : finish command "bitgen -bit E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.bit -version 0X0000 -svf E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.svf -svf_comment_on -128 E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/KEIL/demo.bin -g ucode:00000000000000000000000000000000 -c -f E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.btc" in  2.479326s wall, 2.792418s user + 0.031200s system = 2.823618s CPU (113.9%)

CMD-006 : used memory is 205 MB, reserved memory is 161 MB, peak memory is 279 MB
CMD-004 : start command "download -bit C:\Users\Administrator\Desktop\ELF2M45\Demo\newproject_1\TD\project\demo\demo.bit -mode jtag -wait 20 -spd 6 -sec 64 -cable 0"
RUN-001 : Chip validation success: EF2L45B
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -bit C:/Users/Administrator/Desktop/ELF2M45/Demo/newproject_1/TD/project/demo/demo.bit"
RUN-001 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.421124s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (1.1%)

CMD-006 : used memory is 249 MB, reserved memory is 206 MB, peak memory is 279 MB
CMD-005 : finish command "download -bit C:\Users\Administrator\Desktop\ELF2M45\Demo\newproject_1\TD\project\demo\demo.bit -mode jtag -wait 20 -spd 6 -sec 64 -cable 0" in  2.623255s wall, 0.561604s user + 0.062400s system = 0.624004s CPU (23.8%)

CMD-006 : used memory is 217 MB, reserved memory is 173 MB, peak memory is 279 MB
GUI-001 : Download success!
VLG-002 : analyze verilog file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v
VLG-002 : analyze verilog file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/al_ip/pll.v
VLG-002 : analyze verilog file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/al_ip/mcu.v
CMD-004 : start command "elaborate -top top"
VLG-004 : elaborate module top in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(2)
VLG-004 : elaborate module pll in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/al_ip/pll.v(23)
VLG-004 : elaborate module EF2_LOGIC_BUFG in D:/TD169/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=40,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in D:/TD169/arch/ef2_macro.v(2579)
VLG-939 WARNING: port ppm_clk remains unconnected for this instance in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/al_ip/mcu.v(48)
VLG-004 : elaborate module mcu in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/al_ip/mcu.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE") in D:/TD169/arch/ef2_macro.v(741)
VIN-1013 WARNING: input port ppm_clk is not connected on this instance in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/al_ip/mcu.v(48)
VIN-1002 WARNING: net gpio_h0_in does not have a driver in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(13)
VIN-1002 WARNING: net gpio_h1_in does not have a driver in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(16)
VIN-1002 WARNING: net gpio_h2_in does not have a driver in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(19)
VIN-1002 WARNING: net gpio_h3_in does not have a driver in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(22)
RTL-100 : Current top model is top
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file D:/TD169/license/Anlogic.lic
SNT-300 : SanityCheck: Model "top"
SNT-300 : SanityCheck: Model "mcu"
SNT-300 : SanityCheck: Model "pll"
RTL-100 : Mark pll as IO macro for instance bufg_feedback
UDR-202 WARNING: Undriven net: model "top" / net "gpio_h0_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(13)
UDR-203 WARNING: the net's pin: pin "gpio_h0_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(47)
UDR-202 WARNING: Undriven net: model "top" / net "gpio_h1_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(16)
UDR-203 WARNING: the net's pin: pin "gpio_h1_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(47)
UDR-202 WARNING: Undriven net: model "top" / net "gpio_h2_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(19)
UDR-203 WARNING: the net's pin: pin "gpio_h2_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(47)
UDR-202 WARNING: Undriven net: model "top" / net "gpio_h3_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(22)
UDR-203 WARNING: the net's pin: pin "gpio_h3_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(47)
RTL-200 WARNING: Using 0 for all undriven pins and nets
LAT-200 WARNING: Found latch in "top", name: "led_reg$0$", d: "gpio_h0_out", q: "led[0]" // E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(58)
LAT-200 WARNING: Found latch in "top", name: "led_reg$1$", d: "gpio_h1_out", q: "led[1]" // E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(59)
LAT-200 WARNING: Found latch in "top", name: "led_reg$2$", d: "gpio_h2_out", q: "led[2]" // E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(60)
LAT-200 WARNING: Found latch in "top", name: "led_reg$3$", d: "gpio_h3_out", q: "led[3]" // E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(61)
FLT-300 : Flatten model top
FLT-300 : Flatten model mcu
FLT-300 : Flatten model pll
MRG-300 : Merged 2 instances.
OPT-300 : Optimize round 1
RTL-100 : 75/1 useful/useless nets, 40/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 1, 1 better
OPT-300 : Optimize round 2
RTL-100 : 74/1 useful/useless nets, 39/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 0 better
CMD-004 : start command "report_area -file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_rtl.area"
standard
IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0
#MACRO_ADD              1
#MACRO_EQ               4

CMD-004 : start command "read_sdc ../../constrs/ELF2M45.sdc"
CMD-004 : start command "get_ports sys_clk"
CMD-004 : start command "create_clock -name sys_clk -period 40 -waveform 0 20 "
RUN-001 : create_clock: clock name: sys_clk, type: 0, period: 40000, rise: 0, fall 20000.
RUN-001 : Import SDC file ../../constrs/ELF2M45.sdc finished, there are 0 nets kept by constraints.
CMD-004 : start command "read_adc ../../constrs/ELF2M45.adc"
CMD-004 : start command "set_pin_assignment sys_clk  LOCATION = P28;  "
CMD-004 : start command "set_pin_assignment sys_rstn  LOCATION = P62;  "
CMD-004 : start command "set_pin_assignment ppm_rstn  LOCATION = P38;  "
CMD-004 : start command "set_pin_assignment led[7]  LOCATION = P93;   "
CMD-004 : start command "set_pin_assignment led[6]  LOCATION = P94;   "
CMD-004 : start command "set_pin_assignment led[5]  LOCATION = P95;   "
CMD-004 : start command "set_pin_assignment led[4]  LOCATION = P99;   "
CMD-004 : start command "set_pin_assignment led[3]  LOCATION = P100;   "
CMD-004 : start command "set_pin_assignment led[2]  LOCATION = P103;   "
CMD-004 : start command "set_pin_assignment led[1]  LOCATION = P104;   "
CMD-004 : start command "set_pin_assignment led[0]  LOCATION = P105;   "
CMD-004 : start command "export_db E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_rtl.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported timing constraints
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "map_macro"
RTL-100 : Map 11 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
RTL-100 : Optimize round 1
RTL-100 : 81/0 useful/useless nets, 47/0 useful/useless insts
RTL-100 : Optimize round 1, 4 better
RTL-100 : Optimize round 2
RTL-100 : 81/0 useful/useless nets, 47/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 1 macro adder
RTL-100 : 157/50 useful/useless nets, 73/25 useful/useless insts
CMD-004 : start command "map"
CMD-004 : start command "start_timer -prepack"
TMR-601 : Start building timing graph for model top
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 267, tnet num: 111, tinst num: 71, tnode num: 518, tedge num: 545.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 58 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 111 nets completely.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$1$_DO.F of inst led_reg$1$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$2$_DO.F of inst led_reg$2$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$3$_DO.F of inst led_reg$3$_DO
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : Initiate 1 clocks from SDC
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
GAT-100 : Running gate level optimization.
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Post LUT mapping optimization.
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
GAT-100 : Mapper mapped 4 instances into 4 LUTs, name keeping = 100%.
CMD-004 : start command "pack"
GAT-100 : Packing top model "top" ...
PAK-301 : Pack lib has 35 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 106/0 useful/useless nets, 72/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 25 DFF/LATCH to SEQ ...
PAK-BLE-301 : Packing 26 adder to BLE ...
PAK-BLE-302 : Packed 26 adder and 25 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 4 LUT to BLE ...
PAK-BLE-302 : Packed 4 LUT and 0 SEQ to BLE.
PAK-SEQ-301 : Packing 0 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (0 nodes)...
PAK-SEQ-303 : Packed 0 SEQ with LUT/SLICE
PAK-SEQ-304 : 4 single LUT's are left
PAK-SEQ-304 : 0 single SEQ's are left
PAK-303 : Packing model "top" (AL_USER_NORMAL) with 4/34 primitive instances ...
CLK-302 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-311 : Net clk_25m is clkc1 of pll u_pll/pll_inst.
CLK-304 : Net sys_clk_pad is refclk of pll u_pll/pll_inst.
CLK-305 : Net sys_clk_pad is fbclk of pll u_pll/pll_inst.
CLK-309 : Tag rtl::Net clk_25m as clock net
CLK-309 : Tag rtl::Net sys_clk_pad as clock net
CLK-309 : Tag rtl::Net u_pll/clk0_out as clock net
CLK-310 : Tagged 3 rtl::Net as clock net
CMD-004 : start command "report_area -file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_gate.area"
standard
IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0

Utilization Statistics
#lut                   30   out of   4480    0.67%
#reg                   25   out of   4480    0.56%
#le                    30
  #lut only             5   out of     30   16.67%
  #reg only             0   out of     30    0.00%
  #lut&reg             25   out of     30   83.33%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   11   out of    109   10.09%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

CMD-004 : start command "export_db E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported timing constraints
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "start_timer"
RUN-001 : There are total 32 instances
RUN-001 : 13 mslices, 2 lslices, 11 pads, 0 brams, 0 dsps
RUN-001 : There are total 68 nets
RUN-001 : 60 nets have 2 pins
RUN-001 : 4 nets have [3 - 5] pins
RUN-001 : 3 nets have [11 - 20] pins
RUN-001 : 1 nets have [21 - 99] pins
TMR-601 : Start building timing graph for model top
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 160, tnet num: 66, tinst num: 29, tnode num: 219, tedge num: 219.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-004 : start command "place"
RUN-001 : Open license file D:/TD169/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
PLC-001 : Initial placement ...
PLC-001 : design contains 30 instances, 15 slices, 1 macros(13 instances)
PLC-001 : Start timing update ...
TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 66 nets completely.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$1$_DO.F of inst led_reg$1$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$2$_DO.F of inst led_reg$2$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$3$_DO.F of inst led_reg$3$_DO
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : Initiate 1 clocks from SDC
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : End timing update;  0.001652s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PLC-001 : Global placement ...
PLC-001 : Initial: Len = 4152.4
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 0%, beta_incr = 0.995982
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(64): len = 1745.2, overlap = 0
PLC-004 : Step(65): len = 1721.4, overlap = 0
PLC-004 : Step(66): len = 1464.8, overlap = 0
PLC-004 : Step(67): len = 1461.9, overlap = 0
PLC-004 : Step(68): len = 1053.6, overlap = 0
PLC-004 : Step(69): len = 1041.2, overlap = 0
PLC-004 : Step(70): len = 894.8, overlap = 0
PLC-004 : Step(71): len = 894.2, overlap = 0
PLC-004 : Step(72): len = 904.8, overlap = 0
PLC-004 : Step(73): len = 904.8, overlap = 0
PLC-004 : Step(74): len = 903, overlap = 0
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 0%, beta_incr = 0.995982
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(75): len = 903.8, overlap = 0
PLC-004 : Step(76): len = 903, overlap = 0
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 0%, beta_incr = 0.995982
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0.00043526
PLC-004 : Step(77): len = 913.6, overlap = 0.25
PLC-004 : Step(78): len = 913.6, overlap = 0.25
PLC-004 : Step(79): len = 913.6, overlap = 0.25
PLC-001 : :::1::: Try harder cell spreading with beta_ = 0.000870519
PLC-004 : Step(80): len = 913.9, overlap = 0.25
PLC-004 : Step(81): len = 913.9, overlap = 0.25
PLC-001 : Legalization ...
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 0%, beta_incr = 0.995982
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(82): len = 908, overlap = 0.25
PLC-004 : Step(83): len = 908, overlap = 0.25
PLC-004 : Step(84): len = 908, overlap = 0.25
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 898.4, Over = 0
PLC-001 : Final: Len = 898.4, Over = 0
PLC-001 : Improving timing with driver duplication.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$1$_DO.F of inst led_reg$1$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$2$_DO.F of inst led_reg$2$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$3$_DO.F of inst led_reg$3$_DO
CMD-004 : start command "route"
RUN-001 : Open license file D:/TD169/license/Anlogic.lic
RUN-001 : Pin swapping for better routability
RUN-001 : Pin misalignment score is improved from 1 to 1
RUN-001 : Pin local connectivity score is improved from 5 to 0
RUN-001 : Pin misalignment score is improved from 1 to 1
RUN-001 : Pin local connectivity score is improved from 5 to 0
RTE-301 : End pin swap;  0.002091s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (1492.4%)

RTE-301 : Route runs in 4 thread(s)
RUN-001 : There are total 32 instances
RUN-001 : 13 mslices, 2 lslices, 11 pads, 0 brams, 0 dsps
RUN-001 : There are total 68 nets
RUN-001 : 60 nets have 2 pins
RUN-001 : 4 nets have [3 - 5] pins
RUN-001 : 3 nets have [11 - 20] pins
RUN-001 : 1 nets have [21 - 99] pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 960, over cnt = 0(0%), over = 0, worst = 0
RTE-301 : Timing updates.
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 66 nets completely.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
RTE-301 : Optimize timing.
RTE-301 : End global routing;  0.007780s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net clk_25m will be routed on clock mesh
RTE-301 : net sys_clk_pad will be routed on clock mesh
RTE-301 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 39% nets. 
RTE-301 : Routed 54% nets. 
RTE-301 : Routed 54% nets. 
RTE-301 : Routed 55% nets. 
RTE-301 : Routed 55% nets. 
RTE-301 : Routed 55% nets. 
RTE-301 : Routed 55% nets. 
RTE-301 : Routed 57% nets. 
RTE-301 :  0.036406s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (85.7%)

RTE-302 : len = 2728, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 2728
RTE-301 : ===== DR Iter 1 =====
RTE-301 :  0.006051s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-302 : len = 2728, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 2728
RTE-301 : 0 feed throughs used by 0 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net clk_25m will be routed on clock mesh
RTE-301 : net sys_clk_pad will be routed on clock mesh
RTE-301 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
RTE-301 : eco open net = 0
RTE-301 : End detail routing;  0.583650s wall, 0.514803s user + 0.046800s system = 0.561604s CPU (96.2%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
CMD-004 : start command "report_area -io_info -file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_phy.area"
standard
IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0

Utilization Statistics
#lut                   30   out of   4480    0.67%
#reg                   25   out of   4480    0.56%
#le                    30
  #lut only             5   out of     30   16.67%
  #reg only             0   out of     30    0.00%
  #lut&reg             25   out of     30   83.33%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   11   out of    109   10.09%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

CMD-004 : start command "export_db E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_pr.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported timing constraints
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "start_timer"
TMR-601 : Start building timing graph for model top
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 160, tnet num: 66, tinst num: 29, tnode num: 219, tedge num: 219.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-004 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_phy.timing"
TMR-601 : Start to update net delay, extr mode = 6.
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net clk_25m will be routed on clock mesh
RTE-301 : net sys_clk_pad will be routed on clock mesh
RTE-301 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
RTE-301 : eco open net = 0
TMR-601 : Update delay of 66 nets completely.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$1$_DO.F of inst led_reg$1$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$2$_DO.F of inst led_reg$2$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$3$_DO.F of inst led_reg$3$_DO
TMR-601 : Annotate delay to tedge completely, extr mode = 6.
TMR-601 : Initiate 1 clocks from SDC
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
TMR-601 : Start to generate timing report: 
TMR-601 : clock_nets size = 3, clk_num = 1.
TMR-611 WARNING: There is 1 clock net without clock constraint.
TMR-601 : Export timing summary!
TMR-601 : Timing report generated successfully in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_phy.timing, timing summay in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_phy.tsm. 

CMD-004 : start command "bitgen -bit E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.bit -version 0X0000 -svf E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.svf -svf_comment_on -g ucode:00000000000000000000000000000000 -c -f E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances with 4 threads.
BIT-701 : Init instances completely, inst num: 32
BIT-701 : Init pips with 4 threads.
BIT-701 : Init pips completely, net num: 68, pip num: 331
BIT-701 : Multithreading accelaration with 4 threads.
BIT-701 : Generate bitstream completely, there are 106 valid insts, and 958 bits set as '1'.
BIT-711 WARNING: Bitgen: please specify valid MCU start RAM (128/256).
RUN-001 : Bitgen::PrintBITEf2: USR_GSRN_EN = 0, GSRN_SYNC_SEL = 0, FREQ = 11010
BIT-701 : Generate bits file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.bit.
BIT-701 : Generate svf file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_sram.svf.
BIT-701 : Generate tde file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_sram.tde
BIT-701 : Generate tde file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_spi_bk.tde
BIT-701 : Generate tde file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_spi_norefresh_bk.tde
BIT-701 : Generate tde file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_refresh.tde
BIT-701 : Generate tde file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_erase_spi.tde
BIT-701 : Generate tde file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_readstatus.tde
CMD-005 : finish command "bitgen -bit E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.bit -version 0X0000 -svf E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.svf -svf_comment_on -g ucode:00000000000000000000000000000000 -c -f E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.btc" in  2.328237s wall, 2.605217s user + 0.062400s system = 2.667617s CPU (114.6%)

CMD-006 : used memory is 228 MB, reserved memory is 184 MB, peak memory is 303 MB
