

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_18_1'
================================================================
* Date:           Mon Aug 12 18:57:49 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        vecTrans2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.815 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1040|     1040|  5.200 us|  5.200 us|  1040|  1040|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |     1038|     1038|        16|          1|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     46|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     282|    194|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|     156|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     438|    317|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |urem_10ns_7ns_6_14_1_U1  |urem_10ns_7ns_6_14_1  |        0|   0|  282|  194|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |Total                    |                      |        0|   0|  282|  194|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln18_fu_107_p2    |         +|   0|  0|  12|          11|           1|
    |add_ln19_fu_218_p2    |         +|   0|  0|  14|           6|           6|
    |icmp_ln18_fu_101_p2   |      icmp|   0|  0|  12|          11|          12|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |xor_ln11_1_fu_173_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln11_2_fu_185_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln11_fu_179_p2    |       xor|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  46|          32|          24|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|   11|         22|
    |conv11_i5_fu_58          |   9|          2|   16|         32|
    |j_fu_54                  |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   40|         80|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln19_reg_266                   |   6|   0|    6|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |conv11_i5_fu_58                    |  16|   0|   16|          0|
    |j_1_reg_242                        |  11|   0|   11|          0|
    |j_fu_54                            |  11|   0|   11|          0|
    |rem_urem_reg_261                   |   6|   0|    6|          0|
    |zext_ln18_reg_256                  |  11|   0|   64|         53|
    |zext_ln18_reg_256                  |  64|  32|   64|         53|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 156|  32|  209|        106|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_18_1|  return value|
|A_address0  |  out|   10|   ap_memory|                              A|         array|
|A_ce0       |  out|    1|   ap_memory|                              A|         array|
|A_we0       |  out|    1|   ap_memory|                              A|         array|
|A_d0        |  out|   32|   ap_memory|                              A|         array|
|b_address0  |  out|   10|   ap_memory|                              b|         array|
|b_ce0       |  out|    1|   ap_memory|                              b|         array|
|b_we0       |  out|    1|   ap_memory|                              b|         array|
|b_d0        |  out|   10|   ap_memory|                              b|         array|
+------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.81>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:18]   --->   Operation 19 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv11_i5 = alloca i32 1"   --->   Operation 20 'alloca' 'conv11_i5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 44257, i16 %conv11_i5"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln18 = store i11 0, i11 %j" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:18]   --->   Operation 22 'store' 'store_ln18' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_1 = load i11 %j"   --->   Operation 24 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.63ns)   --->   "%icmp_ln18 = icmp_eq  i11 %j_1, i11 1024" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:18]   --->   Operation 25 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.63ns)   --->   "%add_ln18 = add i11 %j_1, i11 1" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:18]   --->   Operation 26 'add' 'add_ln18' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.inc.split, void %for.body.i.preheader.exitStub" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:18]   --->   Operation 27 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty = trunc i11 %j_1"   --->   Operation 28 'trunc' 'empty' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 29 [14/14] (3.10ns)   --->   "%rem_urem = urem i10 %empty, i10 50"   --->   Operation 29 'urem' 'rem_urem' <Predicate = (!icmp_ln18)> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln18 = store i11 %add_ln18, i11 %j" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:18]   --->   Operation 30 'store' 'store_ln18' <Predicate = (!icmp_ln18)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%conv11_i5_load = load i16 %conv11_i5" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:11->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:20]   --->   Operation 31 'load' 'conv11_i5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i11 %j_1" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:18]   --->   Operation 32 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [13/14] (3.10ns)   --->   "%rem_urem = urem i10 %empty, i10 50"   --->   Operation 33 'urem' 'rem_urem' <Predicate = true> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_2)   --->   "%trunc_ln11 = trunc i16 %conv11_i5_load" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:11->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:20]   --->   Operation 34 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_2)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i5_load, i32 3" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:11->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:20]   --->   Operation 35 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_2)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i5_load, i32 2" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:11->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:20]   --->   Operation 36 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_2)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i5_load, i32 5" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:11->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:20]   --->   Operation 37 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%lshr_ln11_3 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %conv11_i5_load, i32 1, i32 15" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:11->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:20]   --->   Operation 38 'partselect' 'lshr_ln11_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_2)   --->   "%xor_ln11_1 = xor i1 %tmp_1, i1 %tmp_2" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:11->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:20]   --->   Operation 39 'xor' 'xor_ln11_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_2)   --->   "%xor_ln11 = xor i1 %xor_ln11_1, i1 %tmp" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:11->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:20]   --->   Operation 40 'xor' 'xor_ln11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln11_2 = xor i1 %xor_ln11, i1 %trunc_ln11" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:11->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:20]   --->   Operation 41 'xor' 'xor_ln11_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %xor_ln11_2, i15 %lshr_ln11_3" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:11->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:20]   --->   Operation 42 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %conv11_i5_load, i32 1, i32 10" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:20]   --->   Operation 43 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i10 %b, i64 0, i64 %zext_ln18" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:20]   --->   Operation 44 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (3.25ns)   --->   "%store_ln20 = store i10 %trunc_ln2, i10 %b_addr" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:20]   --->   Operation 45 'store' 'store_ln20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_2 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln11 = store i16 %or_ln, i16 %conv11_i5" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:11->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:20]   --->   Operation 46 'store' 'store_ln11' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.10>
ST_3 : Operation 47 [12/14] (3.10ns)   --->   "%rem_urem = urem i10 %empty, i10 50"   --->   Operation 47 'urem' 'rem_urem' <Predicate = true> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.10>
ST_4 : Operation 48 [11/14] (3.10ns)   --->   "%rem_urem = urem i10 %empty, i10 50"   --->   Operation 48 'urem' 'rem_urem' <Predicate = true> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.10>
ST_5 : Operation 49 [10/14] (3.10ns)   --->   "%rem_urem = urem i10 %empty, i10 50"   --->   Operation 49 'urem' 'rem_urem' <Predicate = true> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.10>
ST_6 : Operation 50 [9/14] (3.10ns)   --->   "%rem_urem = urem i10 %empty, i10 50"   --->   Operation 50 'urem' 'rem_urem' <Predicate = true> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.10>
ST_7 : Operation 51 [8/14] (3.10ns)   --->   "%rem_urem = urem i10 %empty, i10 50"   --->   Operation 51 'urem' 'rem_urem' <Predicate = true> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.10>
ST_8 : Operation 52 [7/14] (3.10ns)   --->   "%rem_urem = urem i10 %empty, i10 50"   --->   Operation 52 'urem' 'rem_urem' <Predicate = true> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.10>
ST_9 : Operation 53 [6/14] (3.10ns)   --->   "%rem_urem = urem i10 %empty, i10 50"   --->   Operation 53 'urem' 'rem_urem' <Predicate = true> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.10>
ST_10 : Operation 54 [5/14] (3.10ns)   --->   "%rem_urem = urem i10 %empty, i10 50"   --->   Operation 54 'urem' 'rem_urem' <Predicate = true> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.10>
ST_11 : Operation 55 [4/14] (3.10ns)   --->   "%rem_urem = urem i10 %empty, i10 50"   --->   Operation 55 'urem' 'rem_urem' <Predicate = true> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.10>
ST_12 : Operation 56 [3/14] (3.10ns)   --->   "%rem_urem = urem i10 %empty, i10 50"   --->   Operation 56 'urem' 'rem_urem' <Predicate = true> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.10>
ST_13 : Operation 57 [2/14] (3.10ns)   --->   "%rem_urem = urem i10 %empty, i10 50"   --->   Operation 57 'urem' 'rem_urem' <Predicate = true> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.10>
ST_14 : Operation 58 [1/14] (3.10ns)   --->   "%rem_urem = urem i10 %empty, i10 50"   --->   Operation 58 'urem' 'rem_urem' <Predicate = true> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.82>
ST_15 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i6 %rem_urem" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:19]   --->   Operation 59 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 60 [1/1] (1.82ns)   --->   "%add_ln19 = add i6 %trunc_ln19, i6 39" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:19]   --->   Operation 60 'add' 'add_ln19' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:18]   --->   Operation 61 'specpipeline' 'specpipeline_ln18' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 62 [1/1] (0.00ns)   --->   "%speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:18]   --->   Operation 62 'speclooptripcount' 'speclooptripcount_ln18' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:18]   --->   Operation 63 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i6 %add_ln19" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:19]   --->   Operation 64 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 65 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln18" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:19]   --->   Operation 65 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 66 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 %sext_ln19, i10 %A_addr" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:19]   --->   Operation 66 'store' 'store_ln19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.inc" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:18]   --->   Operation 67 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                      (alloca           ) [ 01000000000000000]
conv11_i5              (alloca           ) [ 01100000000000000]
store_ln0              (store            ) [ 00000000000000000]
store_ln18             (store            ) [ 00000000000000000]
br_ln0                 (br               ) [ 00000000000000000]
j_1                    (load             ) [ 01100000000000000]
icmp_ln18              (icmp             ) [ 01111111111111110]
add_ln18               (add              ) [ 00000000000000000]
br_ln18                (br               ) [ 00000000000000000]
empty                  (trunc            ) [ 01111111111111100]
store_ln18             (store            ) [ 00000000000000000]
conv11_i5_load         (load             ) [ 00000000000000000]
zext_ln18              (zext             ) [ 01011111111111111]
trunc_ln11             (trunc            ) [ 00000000000000000]
tmp                    (bitselect        ) [ 00000000000000000]
tmp_1                  (bitselect        ) [ 00000000000000000]
tmp_2                  (bitselect        ) [ 00000000000000000]
lshr_ln11_3            (partselect       ) [ 00000000000000000]
xor_ln11_1             (xor              ) [ 00000000000000000]
xor_ln11               (xor              ) [ 00000000000000000]
xor_ln11_2             (xor              ) [ 00000000000000000]
or_ln                  (bitconcatenate   ) [ 00000000000000000]
trunc_ln2              (partselect       ) [ 00000000000000000]
b_addr                 (getelementptr    ) [ 00000000000000000]
store_ln20             (store            ) [ 00000000000000000]
store_ln11             (store            ) [ 00000000000000000]
rem_urem               (urem             ) [ 01000000000000010]
trunc_ln19             (trunc            ) [ 00000000000000000]
add_ln19               (add              ) [ 01000000000000001]
specpipeline_ln18      (specpipeline     ) [ 00000000000000000]
speclooptripcount_ln18 (speclooptripcount) [ 00000000000000000]
specloopname_ln18      (specloopname     ) [ 00000000000000000]
sext_ln19              (sext             ) [ 00000000000000000]
A_addr                 (getelementptr    ) [ 00000000000000000]
store_ln19             (store            ) [ 00000000000000000]
br_ln18                (br               ) [ 00000000000000000]
ret_ln0                (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i1.i15"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="j_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="conv11_i5_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv11_i5/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="b_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="10" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="11" slack="0"/>
<pin id="66" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="store_ln20_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="10" slack="0"/>
<pin id="71" dir="0" index="1" bw="10" slack="0"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="A_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="11" slack="14"/>
<pin id="79" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/16 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln19_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="10" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/16 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln0_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln18_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="0" index="1" bw="11" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="j_1_load_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="11" slack="0"/>
<pin id="100" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="icmp_ln18_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="11" slack="0"/>
<pin id="103" dir="0" index="1" bw="11" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="add_ln18_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="11" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="empty_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="11" slack="0"/>
<pin id="115" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="10" slack="0"/>
<pin id="119" dir="0" index="1" bw="7" slack="0"/>
<pin id="120" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="rem_urem/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln18_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="11" slack="0"/>
<pin id="125" dir="0" index="1" bw="11" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="conv11_i5_load_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="1"/>
<pin id="130" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv11_i5_load/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="zext_ln18_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="11" slack="1"/>
<pin id="133" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="trunc_ln11_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="0"/>
<pin id="137" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="16" slack="0"/>
<pin id="142" dir="0" index="2" bw="3" slack="0"/>
<pin id="143" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="16" slack="0"/>
<pin id="150" dir="0" index="2" bw="3" slack="0"/>
<pin id="151" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_2_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="16" slack="0"/>
<pin id="158" dir="0" index="2" bw="4" slack="0"/>
<pin id="159" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="lshr_ln11_3_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="15" slack="0"/>
<pin id="165" dir="0" index="1" bw="16" slack="0"/>
<pin id="166" dir="0" index="2" bw="1" slack="0"/>
<pin id="167" dir="0" index="3" bw="5" slack="0"/>
<pin id="168" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln11_3/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="xor_ln11_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11_1/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="xor_ln11_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="xor_ln11_2_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11_2/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="or_ln_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="15" slack="0"/>
<pin id="195" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="trunc_ln2_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="0"/>
<pin id="201" dir="0" index="1" bw="16" slack="0"/>
<pin id="202" dir="0" index="2" bw="1" slack="0"/>
<pin id="203" dir="0" index="3" bw="5" slack="0"/>
<pin id="204" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln11_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="0" index="1" bw="16" slack="1"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="trunc_ln19_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="6" slack="1"/>
<pin id="217" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/15 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln19_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="6" slack="0"/>
<pin id="220" dir="0" index="1" bw="6" slack="0"/>
<pin id="221" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/15 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sext_ln19_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19/16 "/>
</bind>
</comp>

<comp id="228" class="1005" name="j_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="11" slack="0"/>
<pin id="230" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="235" class="1005" name="conv11_i5_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="conv11_i5 "/>
</bind>
</comp>

<comp id="242" class="1005" name="j_1_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="11" slack="1"/>
<pin id="244" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="247" class="1005" name="icmp_ln18_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="14"/>
<pin id="249" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="251" class="1005" name="empty_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="10" slack="1"/>
<pin id="253" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="256" class="1005" name="zext_ln18_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="14"/>
<pin id="258" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="261" class="1005" name="rem_urem_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="6" slack="1"/>
<pin id="263" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="rem_urem "/>
</bind>
</comp>

<comp id="266" class="1005" name="add_ln19_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="1"/>
<pin id="268" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="34" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="34" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="105"><net_src comp="98" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="98" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="116"><net_src comp="98" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="107" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="131" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="128" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="128" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="20" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="128" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="169"><net_src comp="24" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="128" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="172"><net_src comp="26" pin="0"/><net_sink comp="163" pin=3"/></net>

<net id="177"><net_src comp="147" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="155" pin="3"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="173" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="139" pin="3"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="179" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="135" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="28" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="185" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="163" pin="4"/><net_sink comp="191" pin=2"/></net>

<net id="205"><net_src comp="30" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="128" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="208"><net_src comp="32" pin="0"/><net_sink comp="199" pin=3"/></net>

<net id="209"><net_src comp="199" pin="4"/><net_sink comp="69" pin=1"/></net>

<net id="214"><net_src comp="191" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="222"><net_src comp="215" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="36" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="224" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="231"><net_src comp="54" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="234"><net_src comp="228" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="238"><net_src comp="58" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="241"><net_src comp="235" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="245"><net_src comp="98" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="250"><net_src comp="101" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="113" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="259"><net_src comp="131" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="264"><net_src comp="117" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="269"><net_src comp="218" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="224" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {16 }
	Port: b | {2 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln18 : 1
		j_1 : 1
		icmp_ln18 : 2
		add_ln18 : 2
		br_ln18 : 3
		empty : 2
		rem_urem : 3
		store_ln18 : 3
	State 2
		trunc_ln11 : 1
		tmp : 1
		tmp_1 : 1
		tmp_2 : 1
		lshr_ln11_3 : 1
		xor_ln11_1 : 2
		xor_ln11 : 2
		xor_ln11_2 : 2
		or_ln : 2
		trunc_ln2 : 1
		b_addr : 1
		store_ln20 : 2
		store_ln11 : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		add_ln19 : 1
	State 16
		store_ln19 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|   urem   |     grp_fu_117     |   282   |   194   |
|----------|--------------------|---------|---------|
|    add   |   add_ln18_fu_107  |    0    |    12   |
|          |   add_ln19_fu_218  |    0    |    14   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln18_fu_101  |    0    |    12   |
|----------|--------------------|---------|---------|
|          |  xor_ln11_1_fu_173 |    0    |    2    |
|    xor   |   xor_ln11_fu_179  |    0    |    2    |
|          |  xor_ln11_2_fu_185 |    0    |    2    |
|----------|--------------------|---------|---------|
|          |    empty_fu_113    |    0    |    0    |
|   trunc  |  trunc_ln11_fu_135 |    0    |    0    |
|          |  trunc_ln19_fu_215 |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln18_fu_131  |    0    |    0    |
|----------|--------------------|---------|---------|
|          |     tmp_fu_139     |    0    |    0    |
| bitselect|    tmp_1_fu_147    |    0    |    0    |
|          |    tmp_2_fu_155    |    0    |    0    |
|----------|--------------------|---------|---------|
|partselect| lshr_ln11_3_fu_163 |    0    |    0    |
|          |  trunc_ln2_fu_199  |    0    |    0    |
|----------|--------------------|---------|---------|
|bitconcatenate|    or_ln_fu_191    |    0    |    0    |
|----------|--------------------|---------|---------|
|   sext   |  sext_ln19_fu_224  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |   282   |   238   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| add_ln19_reg_266|    6   |
|conv11_i5_reg_235|   16   |
|  empty_reg_251  |   10   |
|icmp_ln18_reg_247|    1   |
|   j_1_reg_242   |   11   |
|    j_reg_228    |   11   |
| rem_urem_reg_261|    6   |
|zext_ln18_reg_256|   64   |
+-----------------+--------+
|      Total      |   125  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_117 |  p0  |   2  |  10  |   20   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   20   ||  1.588  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   282  |   238  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   125  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   407  |   247  |
+-----------+--------+--------+--------+
