# Generated by gen_defines.py
#
# DTS input file:
#   mm_swiftio.dts.pre.tmp
#
# Directories with bindings:
#   $ZEPHYR_BASE/dts/bindings
#
# Nodes in dependency order (ordinal and path):
#   0   /
#   1   /aliases
#   2   /chosen
#   3   /memory@80000000
#   4   /cpus
#   5   /cpus/cpu@0
#   6   /cpus/cpu@0/mpu@e000ed90
#   7   /leds
#   8   /soc
#   9   /soc/interrupt-controller@e000e100
#   10  /soc/gpio@401b8000
#   11  /leds/led_0
#   12  /leds/led_1
#   13  /leds/led_2
#   14  /panel
#   15  /panel/port
#   16  /panel/port/endpoint
#   17  /soc/csi@402bc000
#   18  /soc/gpio@400c0000
#   19  /soc/gpio@401c0000
#   20  /soc/gpio@401c4000
#   21  /soc/gpt@401ec000
#   22  /soc/gpt@401f0000
#   23  /soc/ccm@400fc000
#   24  /soc/i2c@403f4000
#   25  /soc/i2c@403f8000
#   26  /soc/i2c@403fc000
#   27  /soc/iomuxc@401f8000
#   28  /soc/random@400cc000
#   29  /soc/semc0@402f0000
#   30  /soc/spi@402a4000
#   31  /soc/spi@40394000
#   32  /soc/spi@40398000
#   33  /soc/spi@4039c000
#   34  /soc/spi@403a0000
#   35  /soc/timer@e000e010
#   36  /soc/uart@40184000
#   37  /soc/uart@40188000
#   38  /soc/uart@4018c000
#   39  /soc/uart@40190000
#   40  /soc/uart@40194000
#   41  /soc/uart@40198000
#   42  /soc/uart@4019c000
#   43  /soc/uart@401a0000
#   44  /system-clock
#   45  /soc/usbd@402e0000
#   46  /soc/usbd@402e0200
#   47  /soc/gpio@401bc000
#   48  /soc/usdhc@402c0000
#   49  /soc/usdhc@402c4000
#   50  /soc/display-controller@402b8000
#   51  /soc/display-controller@402b8000/port
#   52  /soc/display-controller@402b8000/port/endpoint
#   53  /soc/ethernet@402d8000
#   54  /soc/ethernet@402d8000/ptp
#   55  /soc/flexpwm@403dc000
#   56  /soc/flexpwm@403dc000/pwm0
#   57  /soc/flexpwm@403dc000/pwm1
#   58  /soc/flexpwm@403dc000/pwm2
#   59  /soc/flexpwm@403dc000/pwm3
#   60  /soc/flexpwm@403e0000
#   61  /soc/flexpwm@403e0000/pwm0
#   62  /soc/flexpwm@403e0000/pwm1
#   63  /soc/flexpwm@403e0000/pwm2
#   64  /soc/flexpwm@403e0000/pwm3
#   65  /soc/flexpwm@403e4000
#   66  /soc/flexpwm@403e4000/pwm0
#   67  /soc/flexpwm@403e4000/pwm1
#   68  /soc/flexpwm@403e4000/pwm2
#   69  /soc/flexpwm@403e4000/pwm3
#   70  /soc/flexpwm@403e8000
#   71  /soc/flexpwm@403e8000/pwm0
#   72  /soc/flexpwm@403e8000/pwm1
#   73  /soc/flexpwm@403e8000/pwm2
#   74  /soc/flexpwm@403e8000/pwm3
#   75  /soc/flexram@400b0000
#   76  /soc/flexram@400b0000/dtcm@20000000
#   77  /soc/flexram@400b0000/itcm@0
#   78  /soc/flexram@400b0000/ocram@20200000
#   79  /soc/i2c@403f0000
#   80  /soc/i2c@403f0000/gt9x@14
#   81  /soc/spi@402a8000
#   82  /soc/spi@402a8000/is25wp064@0
#
# Definitions derived from these nodes in dependency order are next,
# followed by tree-wide information (active compatibles, chosen nodes,
# etc.).

# Devicetree node:
#   /
#
# No matching binding.
#
# Dependency Ordinal: 0
#
# Supports:
#   1   /aliases
#   2   /chosen
#   4   /cpus
#   7   /leds
#   3   /memory@80000000
#   14  /panel
#   8   /soc
#   44  /system-clock

# Devicetree node:
#   /aliases
#
# No matching binding.
#
# Dependency Ordinal: 1
#
# Requires:
#   0   /

# Devicetree node:
#   /chosen
#
# No matching binding.
#
# Dependency Ordinal: 2
#
# Requires:
#   0   /

# Devicetree node:
#   /memory@80000000
#
# Binding (compatible = mmio-sram):
#   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
#
# Dependency Ordinal: 3
#
# Requires:
#   0   /
#
# Description:
#   Generic on-chip SRAM description
DT_MMIO_SRAM_80000000_BASE_ADDRESS=0x80000000
DT_INST_1_MMIO_SRAM_BASE_ADDRESS=0x80000000
DT_MMIO_SRAM_80000000_SIZE=33554432
DT_INST_1_MMIO_SRAM_SIZE=33554432
DT_INST_1_MMIO_SRAM=1

# Devicetree node:
#   /cpus
#
# No matching binding.
#
# Dependency Ordinal: 4
#
# Requires:
#   0   /
#
# Supports:
#   5   /cpus/cpu@0

# Devicetree node:
#   /cpus/cpu@0
#
# Binding (compatible = arm,cortex-m7):
#   $ZEPHYR_BASE/dts/bindings/cpu/arm,cortex-m7.yaml
#
# Dependency Ordinal: 5
#
# Requires:
#   4   /cpus
#
# Supports:
#   6   /cpus/cpu@0/mpu@e000ed90
#
# Description:
#   ARM Cortex-M7 CPU
DT_ARM_CORTEX_M7_0_BASE_ADDRESS=0x0
DT_INST_0_ARM_CORTEX_M7_BASE_ADDRESS=0x0
DT_INST_0_ARM_CORTEX_M7=1

# Devicetree node:
#   /cpus/cpu@0/mpu@e000ed90
#
# Binding (compatible = arm,armv7m-mpu):
#   $ZEPHYR_BASE/dts/bindings/mmu_mpu/arm,armv7m-mpu.yaml
#
# Dependency Ordinal: 6
#
# Requires:
#   5   /cpus/cpu@0
#
# Description:
#   ARMv7-M Memory Protection Unit (MPU)
DT_ARM_ARMV7M_MPU_E000ED90_BASE_ADDRESS=0xe000ed90
DT_INST_0_ARM_ARMV7M_MPU_BASE_ADDRESS=0xe000ed90
DT_ARM_ARMV7M_MPU_E000ED90_SIZE=64
DT_INST_0_ARM_ARMV7M_MPU_SIZE=64
# number of MPU regions supported by hardware
DT_ARM_ARMV7M_MPU_E000ED90_ARM_NUM_MPU_REGIONS=16
DT_INST_0_ARM_ARMV7M_MPU_ARM_NUM_MPU_REGIONS=16
DT_INST_0_ARM_ARMV7M_MPU=1

# Devicetree node:
#   /leds
#
# Binding (compatible = gpio-leds):
#   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
#
# Dependency Ordinal: 7
#
# Requires:
#   0   /
#
# Supports:
#   11  /leds/led_0
#   12  /leds/led_1
#   13  /leds/led_2
#
# Description:
#   GPIO LEDs parent node
DT_INST_0_GPIO_LEDS=1

# Devicetree node:
#   /soc
#
# No matching binding.
#
# Dependency Ordinal: 8
#
# Requires:
#   0   /
#
# Supports:
#   23  /soc/ccm@400fc000
#   17  /soc/csi@402bc000
#   50  /soc/display-controller@402b8000
#   53  /soc/ethernet@402d8000
#   55  /soc/flexpwm@403dc000
#   60  /soc/flexpwm@403e0000
#   65  /soc/flexpwm@403e4000
#   70  /soc/flexpwm@403e8000
#   75  /soc/flexram@400b0000
#   18  /soc/gpio@400c0000
#   10  /soc/gpio@401b8000
#   47  /soc/gpio@401bc000
#   19  /soc/gpio@401c0000
#   20  /soc/gpio@401c4000
#   21  /soc/gpt@401ec000
#   22  /soc/gpt@401f0000
#   79  /soc/i2c@403f0000
#   24  /soc/i2c@403f4000
#   25  /soc/i2c@403f8000
#   26  /soc/i2c@403fc000
#   9   /soc/interrupt-controller@e000e100
#   27  /soc/iomuxc@401f8000
#   28  /soc/random@400cc000
#   29  /soc/semc0@402f0000
#   30  /soc/spi@402a4000
#   81  /soc/spi@402a8000
#   31  /soc/spi@40394000
#   32  /soc/spi@40398000
#   33  /soc/spi@4039c000
#   34  /soc/spi@403a0000
#   35  /soc/timer@e000e010
#   36  /soc/uart@40184000
#   37  /soc/uart@40188000
#   38  /soc/uart@4018c000
#   39  /soc/uart@40190000
#   40  /soc/uart@40194000
#   41  /soc/uart@40198000
#   42  /soc/uart@4019c000
#   43  /soc/uart@401a0000
#   45  /soc/usbd@402e0000
#   46  /soc/usbd@402e0200
#   48  /soc/usdhc@402c0000
#   49  /soc/usdhc@402c4000

# Devicetree node:
#   /soc/interrupt-controller@e000e100
#
# Binding (compatible = arm,v7m-nvic):
#   $ZEPHYR_BASE/dts/bindings/interrupt-controller/arm,v7m-nvic.yaml
#
# Dependency Ordinal: 9
#
# Requires:
#   8   /soc
#
# Supports:
#   17  /soc/csi@402bc000
#   50  /soc/display-controller@402b8000
#   53  /soc/ethernet@402d8000
#   55  /soc/flexpwm@403dc000
#   60  /soc/flexpwm@403e0000
#   65  /soc/flexpwm@403e4000
#   70  /soc/flexpwm@403e8000
#   75  /soc/flexram@400b0000
#   18  /soc/gpio@400c0000
#   10  /soc/gpio@401b8000
#   47  /soc/gpio@401bc000
#   19  /soc/gpio@401c0000
#   20  /soc/gpio@401c4000
#   21  /soc/gpt@401ec000
#   22  /soc/gpt@401f0000
#   79  /soc/i2c@403f0000
#   24  /soc/i2c@403f4000
#   25  /soc/i2c@403f8000
#   26  /soc/i2c@403fc000
#   28  /soc/random@400cc000
#   29  /soc/semc0@402f0000
#   30  /soc/spi@402a4000
#   81  /soc/spi@402a8000
#   31  /soc/spi@40394000
#   32  /soc/spi@40398000
#   33  /soc/spi@4039c000
#   34  /soc/spi@403a0000
#   36  /soc/uart@40184000
#   37  /soc/uart@40188000
#   38  /soc/uart@4018c000
#   39  /soc/uart@40190000
#   40  /soc/uart@40194000
#   41  /soc/uart@40198000
#   42  /soc/uart@4019c000
#   43  /soc/uart@401a0000
#   45  /soc/usbd@402e0000
#   46  /soc/usbd@402e0200
#   48  /soc/usdhc@402c0000
#   49  /soc/usdhc@402c4000
#   54  /soc/ethernet@402d8000/ptp
#   56  /soc/flexpwm@403dc000/pwm0
#   57  /soc/flexpwm@403dc000/pwm1
#   58  /soc/flexpwm@403dc000/pwm2
#   59  /soc/flexpwm@403dc000/pwm3
#   61  /soc/flexpwm@403e0000/pwm0
#   62  /soc/flexpwm@403e0000/pwm1
#   63  /soc/flexpwm@403e0000/pwm2
#   64  /soc/flexpwm@403e0000/pwm3
#   66  /soc/flexpwm@403e4000/pwm0
#   67  /soc/flexpwm@403e4000/pwm1
#   68  /soc/flexpwm@403e4000/pwm2
#   69  /soc/flexpwm@403e4000/pwm3
#   71  /soc/flexpwm@403e8000/pwm0
#   72  /soc/flexpwm@403e8000/pwm1
#   73  /soc/flexpwm@403e8000/pwm2
#   74  /soc/flexpwm@403e8000/pwm3
#
# Description:
#   ARMv7-M NVIC (Nested Vectored Interrupt Controller)
DT_ARM_V7M_NVIC_E000E100_BASE_ADDRESS=0xe000e100
DT_INST_0_ARM_V7M_NVIC_BASE_ADDRESS=0xe000e100
DT_ARM_V7M_NVIC_E000E100_SIZE=3072
DT_INST_0_ARM_V7M_NVIC_SIZE=3072
# number of bits of IRQ priorities
DT_ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS=4
DT_INST_0_ARM_V7M_NVIC_ARM_NUM_IRQ_PRIORITY_BITS=4
DT_INST_0_ARM_V7M_NVIC=1

# Devicetree node:
#   /soc/gpio@401b8000
#
# Binding (compatible = nxp,imx-gpio):
#   $ZEPHYR_BASE/dts/bindings/gpio/nxp,imx-gpio.yaml
#
# Dependency Ordinal: 10
#
# Requires:
#   8   /soc
#   9   /soc/interrupt-controller@e000e100
#
# Supports:
#   11  /leds/led_0
#   12  /leds/led_1
#   13  /leds/led_2
#   80  /soc/i2c@403f0000/gt9x@14
#
# Description:
#   i.MX GPIO node
DT_NXP_IMX_GPIO_401B8000_BASE_ADDRESS=0x401b8000
DT_ALIAS_GPIO_1_BASE_ADDRESS=0x401b8000
DT_NXP_IMX_GPIO_GPIO_1_BASE_ADDRESS=0x401b8000
DT_INST_0_NXP_IMX_GPIO_BASE_ADDRESS=0x401b8000
DT_NXP_IMX_GPIO_401B8000_SIZE=16384
DT_ALIAS_GPIO_1_SIZE=16384
DT_NXP_IMX_GPIO_GPIO_1_SIZE=16384
DT_INST_0_NXP_IMX_GPIO_SIZE=16384
DT_NXP_IMX_GPIO_401B8000_IRQ_0=80
DT_ALIAS_GPIO_1_IRQ_0=80
DT_NXP_IMX_GPIO_GPIO_1_IRQ_0=80
DT_INST_0_NXP_IMX_GPIO_IRQ_0=80
DT_NXP_IMX_GPIO_401B8000_IRQ_0_PRIORITY=0
DT_ALIAS_GPIO_1_IRQ_0_PRIORITY=0
DT_NXP_IMX_GPIO_GPIO_1_IRQ_0_PRIORITY=0
DT_INST_0_NXP_IMX_GPIO_IRQ_0_PRIORITY=0
DT_NXP_IMX_GPIO_401B8000_IRQ_1=81
DT_ALIAS_GPIO_1_IRQ_1=81
DT_NXP_IMX_GPIO_GPIO_1_IRQ_1=81
DT_INST_0_NXP_IMX_GPIO_IRQ_1=81
DT_NXP_IMX_GPIO_401B8000_IRQ_1_PRIORITY=0
DT_ALIAS_GPIO_1_IRQ_1_PRIORITY=0
DT_NXP_IMX_GPIO_GPIO_1_IRQ_1_PRIORITY=0
DT_INST_0_NXP_IMX_GPIO_IRQ_1_PRIORITY=0
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_IMX_GPIO_401B8000_LABEL="GPIO_1"
DT_ALIAS_GPIO_1_LABEL="GPIO_1"
DT_NXP_IMX_GPIO_GPIO_1_LABEL="GPIO_1"
DT_INST_0_NXP_IMX_GPIO_LABEL="GPIO_1"
# Number of gpios supported
DT_NXP_IMX_GPIO_401B8000_NGPIOS=32
DT_ALIAS_GPIO_1_NGPIOS=32
DT_NXP_IMX_GPIO_GPIO_1_NGPIOS=32
DT_INST_0_NXP_IMX_GPIO_NGPIOS=32
DT_INST_0_NXP_IMX_GPIO=1

# Devicetree node:
#   /leds/led_0
#
# Binding (compatible = gpio-leds):
#   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
#
# Dependency Ordinal: 11
#
# Requires:
#   7   /leds
#   10  /soc/gpio@401b8000
#
# Description:
#   GPIO LED child node
DT_GPIO_LEDS_LED_0_GPIOS_CONTROLLER="GPIO_1"
DT_ALIAS_LED1_GPIOS_CONTROLLER="GPIO_1"
DT_GPIO_LEDS_LED1_GPIOS_CONTROLLER="GPIO_1"
DT_GPIO_LEDS_LED_0_GPIOS_PIN=9
DT_ALIAS_LED1_GPIOS_PIN=9
DT_GPIO_LEDS_LED1_GPIOS_PIN=9
DT_GPIO_LEDS_LED_0_GPIOS_FLAGS=0
DT_ALIAS_LED1_GPIOS_FLAGS=0
DT_GPIO_LEDS_LED1_GPIOS_FLAGS=0
# Human readable string describing the device (used by Zephyr for API name)
DT_GPIO_LEDS_LED_0_LABEL="RGB R"
DT_ALIAS_LED1_LABEL="RGB R"
DT_GPIO_LEDS_LED1_LABEL="RGB R"

# Devicetree node:
#   /leds/led_1
#
# Binding (compatible = gpio-leds):
#   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
#
# Dependency Ordinal: 12
#
# Requires:
#   7   /leds
#   10  /soc/gpio@401b8000
#
# Description:
#   GPIO LED child node
DT_GPIO_LEDS_LED_1_GPIOS_CONTROLLER="GPIO_1"
DT_ALIAS_LED0_GPIOS_CONTROLLER="GPIO_1"
DT_GPIO_LEDS_LED0_GPIOS_CONTROLLER="GPIO_1"
DT_GPIO_LEDS_LED_1_GPIOS_PIN=10
DT_ALIAS_LED0_GPIOS_PIN=10
DT_GPIO_LEDS_LED0_GPIOS_PIN=10
DT_GPIO_LEDS_LED_1_GPIOS_FLAGS=0
DT_ALIAS_LED0_GPIOS_FLAGS=0
DT_GPIO_LEDS_LED0_GPIOS_FLAGS=0
# Human readable string describing the device (used by Zephyr for API name)
DT_GPIO_LEDS_LED_1_LABEL="RGB G"
DT_ALIAS_LED0_LABEL="RGB G"
DT_GPIO_LEDS_LED0_LABEL="RGB G"

# Devicetree node:
#   /leds/led_2
#
# Binding (compatible = gpio-leds):
#   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
#
# Dependency Ordinal: 13
#
# Requires:
#   7   /leds
#   10  /soc/gpio@401b8000
#
# Description:
#   GPIO LED child node
DT_GPIO_LEDS_LED_2_GPIOS_CONTROLLER="GPIO_1"
DT_ALIAS_LED2_GPIOS_CONTROLLER="GPIO_1"
DT_GPIO_LEDS_LED2_GPIOS_CONTROLLER="GPIO_1"
DT_GPIO_LEDS_LED_2_GPIOS_PIN=11
DT_ALIAS_LED2_GPIOS_PIN=11
DT_GPIO_LEDS_LED2_GPIOS_PIN=11
DT_GPIO_LEDS_LED_2_GPIOS_FLAGS=0
DT_ALIAS_LED2_GPIOS_FLAGS=0
DT_GPIO_LEDS_LED2_GPIOS_FLAGS=0
# Human readable string describing the device (used by Zephyr for API name)
DT_GPIO_LEDS_LED_2_LABEL="RGB B"
DT_ALIAS_LED2_LABEL="RGB B"
DT_GPIO_LEDS_LED2_LABEL="RGB B"

# Devicetree node:
#   /panel
#
# Binding (compatible = lcd,rgb-interface):
#   $ZEPHYR_BASE/dts/bindings/display/lcd,rgb-interface.yaml
#
# Dependency Ordinal: 14
#
# Requires:
#   0   /
#
# Supports:
#   15  /panel/port
#
# Description:
#   LCD module with LED backlight and RGB Interface
# lcd panel width
DT_LCD_RGB_INTERFACE_PANEL_WIDTH=800
DT_INST_0_LCD_RGB_INTERFACE_WIDTH=800
# lcd panel height
DT_LCD_RGB_INTERFACE_PANEL_HEIGHT=480
DT_INST_0_LCD_RGB_INTERFACE_HEIGHT=480
# HSYNC pulse width
DT_LCD_RGB_INTERFACE_PANEL_HSW=48
DT_INST_0_LCD_RGB_INTERFACE_HSW=48
# HSD front porch
DT_LCD_RGB_INTERFACE_PANEL_HFP=40
DT_INST_0_LCD_RGB_INTERFACE_HFP=40
# HSD back porch
DT_LCD_RGB_INTERFACE_PANEL_HBP=88
DT_INST_0_LCD_RGB_INTERFACE_HBP=88
# VSYNC pulse width
DT_LCD_RGB_INTERFACE_PANEL_VSW=3
DT_INST_0_LCD_RGB_INTERFACE_VSW=3
# VSD front porch
DT_LCD_RGB_INTERFACE_PANEL_VFP=13
DT_INST_0_LCD_RGB_INTERFACE_VFP=13
# VSD back porch
DT_LCD_RGB_INTERFACE_PANEL_VBP=32
DT_INST_0_LCD_RGB_INTERFACE_VBP=32
# frame rate
DT_LCD_RGB_INTERFACE_PANEL_FRAME_PER_SEC=60
DT_INST_0_LCD_RGB_INTERFACE_FRAME_PER_SEC=60
DT_INST_0_LCD_RGB_INTERFACE=1

# Devicetree node:
#   /panel/port
#
# No matching binding.
#
# Dependency Ordinal: 15
#
# Requires:
#   14  /panel
#
# Supports:
#   16  /panel/port/endpoint

# Devicetree node:
#   /panel/port/endpoint
#
# No matching binding.
#
# Dependency Ordinal: 16
#
# Requires:
#   15  /panel/port

# Devicetree node:
#   /soc/csi@402bc000
#
# Binding (compatible = nxp,imx-csi):
#   $ZEPHYR_BASE/dts/bindings/video/nxp,imx-csi.yaml
#
# Dependency Ordinal: 17
#
# Requires:
#   8   /soc
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   NXP MCUX CMOS sensor interface
#
# Node is disabled.

# Devicetree node:
#   /soc/gpio@400c0000
#
# Binding (compatible = nxp,imx-gpio):
#   $ZEPHYR_BASE/dts/bindings/gpio/nxp,imx-gpio.yaml
#
# Dependency Ordinal: 18
#
# Requires:
#   8   /soc
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   i.MX GPIO node
DT_NXP_IMX_GPIO_400C0000_BASE_ADDRESS=0x400c0000
DT_ALIAS_GPIO_5_BASE_ADDRESS=0x400c0000
DT_NXP_IMX_GPIO_GPIO_5_BASE_ADDRESS=0x400c0000
DT_INST_4_NXP_IMX_GPIO_BASE_ADDRESS=0x400c0000
DT_NXP_IMX_GPIO_400C0000_SIZE=16384
DT_ALIAS_GPIO_5_SIZE=16384
DT_NXP_IMX_GPIO_GPIO_5_SIZE=16384
DT_INST_4_NXP_IMX_GPIO_SIZE=16384
DT_NXP_IMX_GPIO_400C0000_IRQ_0=88
DT_ALIAS_GPIO_5_IRQ_0=88
DT_NXP_IMX_GPIO_GPIO_5_IRQ_0=88
DT_INST_4_NXP_IMX_GPIO_IRQ_0=88
DT_NXP_IMX_GPIO_400C0000_IRQ_0_PRIORITY=0
DT_ALIAS_GPIO_5_IRQ_0_PRIORITY=0
DT_NXP_IMX_GPIO_GPIO_5_IRQ_0_PRIORITY=0
DT_INST_4_NXP_IMX_GPIO_IRQ_0_PRIORITY=0
DT_NXP_IMX_GPIO_400C0000_IRQ_1=89
DT_ALIAS_GPIO_5_IRQ_1=89
DT_NXP_IMX_GPIO_GPIO_5_IRQ_1=89
DT_INST_4_NXP_IMX_GPIO_IRQ_1=89
DT_NXP_IMX_GPIO_400C0000_IRQ_1_PRIORITY=0
DT_ALIAS_GPIO_5_IRQ_1_PRIORITY=0
DT_NXP_IMX_GPIO_GPIO_5_IRQ_1_PRIORITY=0
DT_INST_4_NXP_IMX_GPIO_IRQ_1_PRIORITY=0
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_IMX_GPIO_400C0000_LABEL="GPIO_5"
DT_ALIAS_GPIO_5_LABEL="GPIO_5"
DT_NXP_IMX_GPIO_GPIO_5_LABEL="GPIO_5"
DT_INST_4_NXP_IMX_GPIO_LABEL="GPIO_5"
# Number of gpios supported
DT_NXP_IMX_GPIO_400C0000_NGPIOS=32
DT_ALIAS_GPIO_5_NGPIOS=32
DT_NXP_IMX_GPIO_GPIO_5_NGPIOS=32
DT_INST_4_NXP_IMX_GPIO_NGPIOS=32
DT_INST_4_NXP_IMX_GPIO=1

# Devicetree node:
#   /soc/gpio@401c0000
#
# Binding (compatible = nxp,imx-gpio):
#   $ZEPHYR_BASE/dts/bindings/gpio/nxp,imx-gpio.yaml
#
# Dependency Ordinal: 19
#
# Requires:
#   8   /soc
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   i.MX GPIO node
DT_NXP_IMX_GPIO_401C0000_BASE_ADDRESS=0x401c0000
DT_ALIAS_GPIO_3_BASE_ADDRESS=0x401c0000
DT_NXP_IMX_GPIO_GPIO_3_BASE_ADDRESS=0x401c0000
DT_INST_2_NXP_IMX_GPIO_BASE_ADDRESS=0x401c0000
DT_NXP_IMX_GPIO_401C0000_SIZE=16384
DT_ALIAS_GPIO_3_SIZE=16384
DT_NXP_IMX_GPIO_GPIO_3_SIZE=16384
DT_INST_2_NXP_IMX_GPIO_SIZE=16384
DT_NXP_IMX_GPIO_401C0000_IRQ_0=84
DT_ALIAS_GPIO_3_IRQ_0=84
DT_NXP_IMX_GPIO_GPIO_3_IRQ_0=84
DT_INST_2_NXP_IMX_GPIO_IRQ_0=84
DT_NXP_IMX_GPIO_401C0000_IRQ_0_PRIORITY=0
DT_ALIAS_GPIO_3_IRQ_0_PRIORITY=0
DT_NXP_IMX_GPIO_GPIO_3_IRQ_0_PRIORITY=0
DT_INST_2_NXP_IMX_GPIO_IRQ_0_PRIORITY=0
DT_NXP_IMX_GPIO_401C0000_IRQ_1=85
DT_ALIAS_GPIO_3_IRQ_1=85
DT_NXP_IMX_GPIO_GPIO_3_IRQ_1=85
DT_INST_2_NXP_IMX_GPIO_IRQ_1=85
DT_NXP_IMX_GPIO_401C0000_IRQ_1_PRIORITY=0
DT_ALIAS_GPIO_3_IRQ_1_PRIORITY=0
DT_NXP_IMX_GPIO_GPIO_3_IRQ_1_PRIORITY=0
DT_INST_2_NXP_IMX_GPIO_IRQ_1_PRIORITY=0
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_IMX_GPIO_401C0000_LABEL="GPIO_3"
DT_ALIAS_GPIO_3_LABEL="GPIO_3"
DT_NXP_IMX_GPIO_GPIO_3_LABEL="GPIO_3"
DT_INST_2_NXP_IMX_GPIO_LABEL="GPIO_3"
# Number of gpios supported
DT_NXP_IMX_GPIO_401C0000_NGPIOS=32
DT_ALIAS_GPIO_3_NGPIOS=32
DT_NXP_IMX_GPIO_GPIO_3_NGPIOS=32
DT_INST_2_NXP_IMX_GPIO_NGPIOS=32
DT_INST_2_NXP_IMX_GPIO=1

# Devicetree node:
#   /soc/gpio@401c4000
#
# Binding (compatible = nxp,imx-gpio):
#   $ZEPHYR_BASE/dts/bindings/gpio/nxp,imx-gpio.yaml
#
# Dependency Ordinal: 20
#
# Requires:
#   8   /soc
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   i.MX GPIO node
DT_NXP_IMX_GPIO_401C4000_BASE_ADDRESS=0x401c4000
DT_ALIAS_GPIO_4_BASE_ADDRESS=0x401c4000
DT_NXP_IMX_GPIO_GPIO_4_BASE_ADDRESS=0x401c4000
DT_INST_3_NXP_IMX_GPIO_BASE_ADDRESS=0x401c4000
DT_NXP_IMX_GPIO_401C4000_SIZE=16384
DT_ALIAS_GPIO_4_SIZE=16384
DT_NXP_IMX_GPIO_GPIO_4_SIZE=16384
DT_INST_3_NXP_IMX_GPIO_SIZE=16384
DT_NXP_IMX_GPIO_401C4000_IRQ_0=86
DT_ALIAS_GPIO_4_IRQ_0=86
DT_NXP_IMX_GPIO_GPIO_4_IRQ_0=86
DT_INST_3_NXP_IMX_GPIO_IRQ_0=86
DT_NXP_IMX_GPIO_401C4000_IRQ_0_PRIORITY=0
DT_ALIAS_GPIO_4_IRQ_0_PRIORITY=0
DT_NXP_IMX_GPIO_GPIO_4_IRQ_0_PRIORITY=0
DT_INST_3_NXP_IMX_GPIO_IRQ_0_PRIORITY=0
DT_NXP_IMX_GPIO_401C4000_IRQ_1=87
DT_ALIAS_GPIO_4_IRQ_1=87
DT_NXP_IMX_GPIO_GPIO_4_IRQ_1=87
DT_INST_3_NXP_IMX_GPIO_IRQ_1=87
DT_NXP_IMX_GPIO_401C4000_IRQ_1_PRIORITY=0
DT_ALIAS_GPIO_4_IRQ_1_PRIORITY=0
DT_NXP_IMX_GPIO_GPIO_4_IRQ_1_PRIORITY=0
DT_INST_3_NXP_IMX_GPIO_IRQ_1_PRIORITY=0
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_IMX_GPIO_401C4000_LABEL="GPIO_4"
DT_ALIAS_GPIO_4_LABEL="GPIO_4"
DT_NXP_IMX_GPIO_GPIO_4_LABEL="GPIO_4"
DT_INST_3_NXP_IMX_GPIO_LABEL="GPIO_4"
# Number of gpios supported
DT_NXP_IMX_GPIO_401C4000_NGPIOS=32
DT_ALIAS_GPIO_4_NGPIOS=32
DT_NXP_IMX_GPIO_GPIO_4_NGPIOS=32
DT_INST_3_NXP_IMX_GPIO_NGPIOS=32
DT_INST_3_NXP_IMX_GPIO=1

# Devicetree node:
#   /soc/gpt@401ec000
#
# Binding (compatible = nxp,imx-gpt):
#   $ZEPHYR_BASE/dts/bindings/timer/nxp,imx-gpt.yaml
#
# Dependency Ordinal: 21
#
# Requires:
#   8   /soc
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   NXP MCUX General-Purpose Timer (GPT)
DT_NXP_IMX_GPT_401EC000_BASE_ADDRESS=0x401ec000
DT_ALIAS_COUNTER_1_BASE_ADDRESS=0x401ec000
DT_NXP_IMX_GPT_COUNTER_1_BASE_ADDRESS=0x401ec000
DT_INST_0_NXP_IMX_GPT_BASE_ADDRESS=0x401ec000
DT_NXP_IMX_GPT_401EC000_SIZE=16384
DT_ALIAS_COUNTER_1_SIZE=16384
DT_NXP_IMX_GPT_COUNTER_1_SIZE=16384
DT_INST_0_NXP_IMX_GPT_SIZE=16384
DT_NXP_IMX_GPT_401EC000_IRQ_0=100
DT_ALIAS_COUNTER_1_IRQ_0=100
DT_NXP_IMX_GPT_COUNTER_1_IRQ_0=100
DT_INST_0_NXP_IMX_GPT_IRQ_0=100
DT_NXP_IMX_GPT_401EC000_IRQ_0_PRIORITY=0
DT_ALIAS_COUNTER_1_IRQ_0_PRIORITY=0
DT_NXP_IMX_GPT_COUNTER_1_IRQ_0_PRIORITY=0
DT_INST_0_NXP_IMX_GPT_IRQ_0_PRIORITY=0
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_IMX_GPT_401EC000_LABEL="GPT1"
DT_ALIAS_COUNTER_1_LABEL="GPT1"
DT_NXP_IMX_GPT_COUNTER_1_LABEL="GPT1"
DT_INST_0_NXP_IMX_GPT_LABEL="GPT1"
DT_INST_0_NXP_IMX_GPT=1

# Devicetree node:
#   /soc/gpt@401f0000
#
# Binding (compatible = nxp,imx-gpt):
#   $ZEPHYR_BASE/dts/bindings/timer/nxp,imx-gpt.yaml
#
# Dependency Ordinal: 22
#
# Requires:
#   8   /soc
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   NXP MCUX General-Purpose Timer (GPT)
DT_NXP_IMX_GPT_401F0000_BASE_ADDRESS=0x401f0000
DT_ALIAS_COUNTER_2_BASE_ADDRESS=0x401f0000
DT_NXP_IMX_GPT_COUNTER_2_BASE_ADDRESS=0x401f0000
DT_INST_1_NXP_IMX_GPT_BASE_ADDRESS=0x401f0000
DT_NXP_IMX_GPT_401F0000_SIZE=16384
DT_ALIAS_COUNTER_2_SIZE=16384
DT_NXP_IMX_GPT_COUNTER_2_SIZE=16384
DT_INST_1_NXP_IMX_GPT_SIZE=16384
DT_NXP_IMX_GPT_401F0000_IRQ_0=101
DT_ALIAS_COUNTER_2_IRQ_0=101
DT_NXP_IMX_GPT_COUNTER_2_IRQ_0=101
DT_INST_1_NXP_IMX_GPT_IRQ_0=101
DT_NXP_IMX_GPT_401F0000_IRQ_0_PRIORITY=0
DT_ALIAS_COUNTER_2_IRQ_0_PRIORITY=0
DT_NXP_IMX_GPT_COUNTER_2_IRQ_0_PRIORITY=0
DT_INST_1_NXP_IMX_GPT_IRQ_0_PRIORITY=0
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_IMX_GPT_401F0000_LABEL="GPT2"
DT_ALIAS_COUNTER_2_LABEL="GPT2"
DT_NXP_IMX_GPT_COUNTER_2_LABEL="GPT2"
DT_INST_1_NXP_IMX_GPT_LABEL="GPT2"
DT_INST_1_NXP_IMX_GPT=1

# Devicetree node:
#   /soc/ccm@400fc000
#
# Binding (compatible = nxp,imx-ccm):
#   $ZEPHYR_BASE/dts/bindings/clock/nxp,imx-ccm.yaml
#
# Dependency Ordinal: 23
#
# Requires:
#   8   /soc
#
# Supports:
#   79  /soc/i2c@403f0000
#   24  /soc/i2c@403f4000
#   25  /soc/i2c@403f8000
#   26  /soc/i2c@403fc000
#   31  /soc/spi@40394000
#   32  /soc/spi@40398000
#   33  /soc/spi@4039c000
#   34  /soc/spi@403a0000
#   36  /soc/uart@40184000
#   37  /soc/uart@40188000
#   38  /soc/uart@4018c000
#   39  /soc/uart@40190000
#   40  /soc/uart@40194000
#   41  /soc/uart@40198000
#   42  /soc/uart@4019c000
#   43  /soc/uart@401a0000
#   48  /soc/usdhc@402c0000
#   49  /soc/usdhc@402c4000
#
# Description:
#   i.MX CCM (Clock Controller Module) IP node
DT_NXP_IMX_CCM_400FC000_BASE_ADDRESS=0x400fc000
DT_INST_0_NXP_IMX_CCM_BASE_ADDRESS=0x400fc000
DT_NXP_IMX_CCM_400FC000_SIZE=16384
DT_INST_0_NXP_IMX_CCM_SIZE=16384
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_IMX_CCM_400FC000_LABEL="CCM"
DT_INST_0_NXP_IMX_CCM_LABEL="CCM"
DT_INST_0_NXP_IMX_CCM=1

# Devicetree node:
#   /soc/i2c@403f4000
#
# Binding (compatible = nxp,imx-lpi2c):
#   $ZEPHYR_BASE/dts/bindings/i2c/nxp,imx-lpi2c.yaml
#
# Dependency Ordinal: 24
#
# Requires:
#   8   /soc
#   23  /soc/ccm@400fc000
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   NXP i.MX LPI2C controller
#
# Node is disabled.

# Devicetree node:
#   /soc/i2c@403f8000
#
# Binding (compatible = nxp,imx-lpi2c):
#   $ZEPHYR_BASE/dts/bindings/i2c/nxp,imx-lpi2c.yaml
#
# Dependency Ordinal: 25
#
# Requires:
#   8   /soc
#   23  /soc/ccm@400fc000
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   NXP i.MX LPI2C controller
DT_NXP_IMX_LPI2C_403F8000_BASE_ADDRESS=0x403f8000
DT_ALIAS_I2C_3_BASE_ADDRESS=0x403f8000
DT_NXP_IMX_LPI2C_I2C_3_BASE_ADDRESS=0x403f8000
DT_INST_1_NXP_IMX_LPI2C_BASE_ADDRESS=0x403f8000
DT_NXP_IMX_LPI2C_403F8000_SIZE=16384
DT_ALIAS_I2C_3_SIZE=16384
DT_NXP_IMX_LPI2C_I2C_3_SIZE=16384
DT_INST_1_NXP_IMX_LPI2C_SIZE=16384
DT_NXP_IMX_LPI2C_403F8000_IRQ_0=30
DT_ALIAS_I2C_3_IRQ_0=30
DT_NXP_IMX_LPI2C_I2C_3_IRQ_0=30
DT_INST_1_NXP_IMX_LPI2C_IRQ_0=30
DT_NXP_IMX_LPI2C_403F8000_IRQ_0_PRIORITY=0
DT_ALIAS_I2C_3_IRQ_0_PRIORITY=0
DT_NXP_IMX_LPI2C_I2C_3_IRQ_0_PRIORITY=0
DT_INST_1_NXP_IMX_LPI2C_IRQ_0_PRIORITY=0
# Initial clock frequency in Hz
DT_NXP_IMX_LPI2C_403F8000_CLOCK_FREQUENCY=100000
DT_ALIAS_I2C_3_CLOCK_FREQUENCY=100000
DT_NXP_IMX_LPI2C_I2C_3_CLOCK_FREQUENCY=100000
DT_INST_1_NXP_IMX_LPI2C_CLOCK_FREQUENCY=100000
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_IMX_LPI2C_403F8000_LABEL="I2C_3"
DT_ALIAS_I2C_3_LABEL="I2C_3"
DT_NXP_IMX_LPI2C_I2C_3_LABEL="I2C_3"
DT_INST_1_NXP_IMX_LPI2C_LABEL="I2C_3"
DT_NXP_IMX_LPI2C_403F8000_CLOCK_CONTROLLER="CCM"
DT_ALIAS_I2C_3_CLOCK_CONTROLLER="CCM"
DT_NXP_IMX_LPI2C_I2C_3_CLOCK_CONTROLLER="CCM"
DT_INST_1_NXP_IMX_LPI2C_CLOCK_CONTROLLER="CCM"
DT_NXP_IMX_LPI2C_403F8000_CLOCK_NAME_0=4
DT_ALIAS_I2C_3_CLOCK_NAME_0=4
DT_NXP_IMX_LPI2C_I2C_3_CLOCK_NAME_0=4
DT_INST_1_NXP_IMX_LPI2C_CLOCK_NAME_0=4
DT_NXP_IMX_LPI2C_403F8000_CLOCK_NAME=4
DT_ALIAS_I2C_3_CLOCK_NAME=4
DT_NXP_IMX_LPI2C_I2C_3_CLOCK_NAME=4
DT_INST_1_NXP_IMX_LPI2C_CLOCK_NAME=4
DT_NXP_IMX_LPI2C_403F8000_CLOCK_OFFSET_0=112
DT_ALIAS_I2C_3_CLOCK_OFFSET_0=112
DT_NXP_IMX_LPI2C_I2C_3_CLOCK_OFFSET_0=112
DT_INST_1_NXP_IMX_LPI2C_CLOCK_OFFSET_0=112
DT_NXP_IMX_LPI2C_403F8000_CLOCK_OFFSET=112
DT_ALIAS_I2C_3_CLOCK_OFFSET=112
DT_NXP_IMX_LPI2C_I2C_3_CLOCK_OFFSET=112
DT_INST_1_NXP_IMX_LPI2C_CLOCK_OFFSET=112
DT_NXP_IMX_LPI2C_403F8000_CLOCK_BITS_0=10
DT_ALIAS_I2C_3_CLOCK_BITS_0=10
DT_NXP_IMX_LPI2C_I2C_3_CLOCK_BITS_0=10
DT_INST_1_NXP_IMX_LPI2C_CLOCK_BITS_0=10
DT_NXP_IMX_LPI2C_403F8000_CLOCK_BITS=10
DT_ALIAS_I2C_3_CLOCK_BITS=10
DT_NXP_IMX_LPI2C_I2C_3_CLOCK_BITS=10
DT_INST_1_NXP_IMX_LPI2C_CLOCK_BITS=10
DT_INST_1_NXP_IMX_LPI2C=1

# Devicetree node:
#   /soc/i2c@403fc000
#
# Binding (compatible = nxp,imx-lpi2c):
#   $ZEPHYR_BASE/dts/bindings/i2c/nxp,imx-lpi2c.yaml
#
# Dependency Ordinal: 26
#
# Requires:
#   8   /soc
#   23  /soc/ccm@400fc000
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   NXP i.MX LPI2C controller
#
# Node is disabled.

# Devicetree node:
#   /soc/iomuxc@401f8000
#
# No matching binding.
#
# Dependency Ordinal: 27
#
# Requires:
#   8   /soc

# Devicetree node:
#   /soc/random@400cc000
#
# Binding (compatible = nxp,kinetis-trng):
#   $ZEPHYR_BASE/dts/bindings/rng/nxp,kinetis-trng.yaml
#
# Dependency Ordinal: 28
#
# Requires:
#   8   /soc
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   Kinetis TRNG (True Random Number Generator)
DT_NXP_KINETIS_TRNG_400CC000_BASE_ADDRESS=0x400cc000
DT_INST_0_NXP_KINETIS_TRNG_BASE_ADDRESS=0x400cc000
DT_NXP_KINETIS_TRNG_400CC000_SIZE=16384
DT_INST_0_NXP_KINETIS_TRNG_SIZE=16384
DT_NXP_KINETIS_TRNG_400CC000_IRQ_0=53
DT_INST_0_NXP_KINETIS_TRNG_IRQ_0=53
DT_NXP_KINETIS_TRNG_400CC000_IRQ_0_PRIORITY=0
DT_INST_0_NXP_KINETIS_TRNG_IRQ_0_PRIORITY=0
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_KINETIS_TRNG_400CC000_LABEL="TRNG"
DT_INST_0_NXP_KINETIS_TRNG_LABEL="TRNG"
DT_INST_0_NXP_KINETIS_TRNG=1

# Devicetree node:
#   /soc/semc0@402f0000
#
# Binding (compatible = nxp,imx-semc):
#   $ZEPHYR_BASE/dts/bindings/memory-controllers/nxp,imx-semc.yaml
#
# Dependency Ordinal: 29
#
# Requires:
#   8   /soc
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   NXP Smart External Memory Controller (SEMC)
DT_NXP_IMX_SEMC_402F0000_BASE_ADDRESS=0x402f0000
DT_INST_0_NXP_IMX_SEMC_BASE_ADDRESS=0x402f0000
DT_NXP_IMX_SEMC_402F0000_SIZE=16384
DT_INST_0_NXP_IMX_SEMC_SIZE=16384
DT_NXP_IMX_SEMC_402F0000_IRQ_0=109
DT_INST_0_NXP_IMX_SEMC_IRQ_0=109
DT_NXP_IMX_SEMC_402F0000_IRQ_0_PRIORITY=0
DT_INST_0_NXP_IMX_SEMC_IRQ_0_PRIORITY=0
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_IMX_SEMC_402F0000_LABEL="SEMC0"
DT_INST_0_NXP_IMX_SEMC_LABEL="SEMC0"
DT_INST_0_NXP_IMX_SEMC=1

# Devicetree node:
#   /soc/spi@402a4000
#
# Binding (compatible = nxp,imx-flexspi):
#   $ZEPHYR_BASE/dts/bindings/spi/nxp,imx-flexspi.yaml
#
# Dependency Ordinal: 30
#
# Requires:
#   8   /soc
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   NXP FlexSPI controller
DT_NXP_IMX_FLEXSPI_402A4000_BASE_ADDRESS=0x402a4000
DT_INST_1_NXP_IMX_FLEXSPI_BASE_ADDRESS=0x402a4000
DT_NXP_IMX_FLEXSPI_402A4000_SIZE=16384
DT_INST_1_NXP_IMX_FLEXSPI_SIZE=16384
DT_NXP_IMX_FLEXSPI_402A4000_IRQ_0=107
DT_INST_1_NXP_IMX_FLEXSPI_IRQ_0=107
DT_NXP_IMX_FLEXSPI_402A4000_IRQ_0_PRIORITY=0
DT_INST_1_NXP_IMX_FLEXSPI_IRQ_0_PRIORITY=0
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_IMX_FLEXSPI_402A4000_LABEL="FLEXSPI1"
DT_INST_1_NXP_IMX_FLEXSPI_LABEL="FLEXSPI1"
DT_INST_1_NXP_IMX_FLEXSPI=1

# Devicetree node:
#   /soc/spi@40394000
#
# Binding (compatible = nxp,imx-lpspi):
#   $ZEPHYR_BASE/dts/bindings/spi/nxp,imx-lpspi.yaml
#
# Dependency Ordinal: 31
#
# Requires:
#   8   /soc
#   23  /soc/ccm@400fc000
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   NXP i.MX LPSPI controller
#
# Node is disabled.

# Devicetree node:
#   /soc/spi@40398000
#
# Binding (compatible = nxp,imx-lpspi):
#   $ZEPHYR_BASE/dts/bindings/spi/nxp,imx-lpspi.yaml
#
# Dependency Ordinal: 32
#
# Requires:
#   8   /soc
#   23  /soc/ccm@400fc000
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   NXP i.MX LPSPI controller
#
# Node is disabled.

# Devicetree node:
#   /soc/spi@4039c000
#
# Binding (compatible = nxp,imx-lpspi):
#   $ZEPHYR_BASE/dts/bindings/spi/nxp,imx-lpspi.yaml
#
# Dependency Ordinal: 33
#
# Requires:
#   8   /soc
#   23  /soc/ccm@400fc000
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   NXP i.MX LPSPI controller
DT_NXP_IMX_LPSPI_4039C000_BASE_ADDRESS=0x4039c000
DT_ALIAS_SPI_3_BASE_ADDRESS=0x4039c000
DT_NXP_IMX_LPSPI_SPI_3_BASE_ADDRESS=0x4039c000
DT_INST_0_NXP_IMX_LPSPI_BASE_ADDRESS=0x4039c000
DT_NXP_IMX_LPSPI_4039C000_SIZE=16384
DT_ALIAS_SPI_3_SIZE=16384
DT_NXP_IMX_LPSPI_SPI_3_SIZE=16384
DT_INST_0_NXP_IMX_LPSPI_SIZE=16384
DT_NXP_IMX_LPSPI_4039C000_IRQ_0=34
DT_ALIAS_SPI_3_IRQ_0=34
DT_NXP_IMX_LPSPI_SPI_3_IRQ_0=34
DT_INST_0_NXP_IMX_LPSPI_IRQ_0=34
DT_NXP_IMX_LPSPI_4039C000_IRQ_0_PRIORITY=3
DT_ALIAS_SPI_3_IRQ_0_PRIORITY=3
DT_NXP_IMX_LPSPI_SPI_3_IRQ_0_PRIORITY=3
DT_INST_0_NXP_IMX_LPSPI_IRQ_0_PRIORITY=3
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_IMX_LPSPI_4039C000_LABEL="SPI_3"
DT_ALIAS_SPI_3_LABEL="SPI_3"
DT_NXP_IMX_LPSPI_SPI_3_LABEL="SPI_3"
DT_INST_0_NXP_IMX_LPSPI_LABEL="SPI_3"
DT_NXP_IMX_LPSPI_4039C000_CLOCK_CONTROLLER="CCM"
DT_ALIAS_SPI_3_CLOCK_CONTROLLER="CCM"
DT_NXP_IMX_LPSPI_SPI_3_CLOCK_CONTROLLER="CCM"
DT_INST_0_NXP_IMX_LPSPI_CLOCK_CONTROLLER="CCM"
DT_NXP_IMX_LPSPI_4039C000_CLOCK_NAME_0=5
DT_ALIAS_SPI_3_CLOCK_NAME_0=5
DT_NXP_IMX_LPSPI_SPI_3_CLOCK_NAME_0=5
DT_INST_0_NXP_IMX_LPSPI_CLOCK_NAME_0=5
DT_NXP_IMX_LPSPI_4039C000_CLOCK_NAME=5
DT_ALIAS_SPI_3_CLOCK_NAME=5
DT_NXP_IMX_LPSPI_SPI_3_CLOCK_NAME=5
DT_INST_0_NXP_IMX_LPSPI_CLOCK_NAME=5
DT_NXP_IMX_LPSPI_4039C000_CLOCK_OFFSET_0=108
DT_ALIAS_SPI_3_CLOCK_OFFSET_0=108
DT_NXP_IMX_LPSPI_SPI_3_CLOCK_OFFSET_0=108
DT_INST_0_NXP_IMX_LPSPI_CLOCK_OFFSET_0=108
DT_NXP_IMX_LPSPI_4039C000_CLOCK_OFFSET=108
DT_ALIAS_SPI_3_CLOCK_OFFSET=108
DT_NXP_IMX_LPSPI_SPI_3_CLOCK_OFFSET=108
DT_INST_0_NXP_IMX_LPSPI_CLOCK_OFFSET=108
DT_NXP_IMX_LPSPI_4039C000_CLOCK_BITS_0=4
DT_ALIAS_SPI_3_CLOCK_BITS_0=4
DT_NXP_IMX_LPSPI_SPI_3_CLOCK_BITS_0=4
DT_INST_0_NXP_IMX_LPSPI_CLOCK_BITS_0=4
DT_NXP_IMX_LPSPI_4039C000_CLOCK_BITS=4
DT_ALIAS_SPI_3_CLOCK_BITS=4
DT_NXP_IMX_LPSPI_SPI_3_CLOCK_BITS=4
DT_INST_0_NXP_IMX_LPSPI_CLOCK_BITS=4
DT_INST_0_NXP_IMX_LPSPI=1

# Devicetree node:
#   /soc/spi@403a0000
#
# Binding (compatible = nxp,imx-lpspi):
#   $ZEPHYR_BASE/dts/bindings/spi/nxp,imx-lpspi.yaml
#
# Dependency Ordinal: 34
#
# Requires:
#   8   /soc
#   23  /soc/ccm@400fc000
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   NXP i.MX LPSPI controller
DT_NXP_IMX_LPSPI_403A0000_BASE_ADDRESS=0x403a0000
DT_ALIAS_SPI_4_BASE_ADDRESS=0x403a0000
DT_NXP_IMX_LPSPI_SPI_4_BASE_ADDRESS=0x403a0000
DT_INST_1_NXP_IMX_LPSPI_BASE_ADDRESS=0x403a0000
DT_NXP_IMX_LPSPI_403A0000_SIZE=16384
DT_ALIAS_SPI_4_SIZE=16384
DT_NXP_IMX_LPSPI_SPI_4_SIZE=16384
DT_INST_1_NXP_IMX_LPSPI_SIZE=16384
DT_NXP_IMX_LPSPI_403A0000_IRQ_0=35
DT_ALIAS_SPI_4_IRQ_0=35
DT_NXP_IMX_LPSPI_SPI_4_IRQ_0=35
DT_INST_1_NXP_IMX_LPSPI_IRQ_0=35
DT_NXP_IMX_LPSPI_403A0000_IRQ_0_PRIORITY=3
DT_ALIAS_SPI_4_IRQ_0_PRIORITY=3
DT_NXP_IMX_LPSPI_SPI_4_IRQ_0_PRIORITY=3
DT_INST_1_NXP_IMX_LPSPI_IRQ_0_PRIORITY=3
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_IMX_LPSPI_403A0000_LABEL="SPI_4"
DT_ALIAS_SPI_4_LABEL="SPI_4"
DT_NXP_IMX_LPSPI_SPI_4_LABEL="SPI_4"
DT_INST_1_NXP_IMX_LPSPI_LABEL="SPI_4"
DT_NXP_IMX_LPSPI_403A0000_CLOCK_CONTROLLER="CCM"
DT_ALIAS_SPI_4_CLOCK_CONTROLLER="CCM"
DT_NXP_IMX_LPSPI_SPI_4_CLOCK_CONTROLLER="CCM"
DT_INST_1_NXP_IMX_LPSPI_CLOCK_CONTROLLER="CCM"
DT_NXP_IMX_LPSPI_403A0000_CLOCK_NAME_0=5
DT_ALIAS_SPI_4_CLOCK_NAME_0=5
DT_NXP_IMX_LPSPI_SPI_4_CLOCK_NAME_0=5
DT_INST_1_NXP_IMX_LPSPI_CLOCK_NAME_0=5
DT_NXP_IMX_LPSPI_403A0000_CLOCK_NAME=5
DT_ALIAS_SPI_4_CLOCK_NAME=5
DT_NXP_IMX_LPSPI_SPI_4_CLOCK_NAME=5
DT_INST_1_NXP_IMX_LPSPI_CLOCK_NAME=5
DT_NXP_IMX_LPSPI_403A0000_CLOCK_OFFSET_0=108
DT_ALIAS_SPI_4_CLOCK_OFFSET_0=108
DT_NXP_IMX_LPSPI_SPI_4_CLOCK_OFFSET_0=108
DT_INST_1_NXP_IMX_LPSPI_CLOCK_OFFSET_0=108
DT_NXP_IMX_LPSPI_403A0000_CLOCK_OFFSET=108
DT_ALIAS_SPI_4_CLOCK_OFFSET=108
DT_NXP_IMX_LPSPI_SPI_4_CLOCK_OFFSET=108
DT_INST_1_NXP_IMX_LPSPI_CLOCK_OFFSET=108
DT_NXP_IMX_LPSPI_403A0000_CLOCK_BITS_0=6
DT_ALIAS_SPI_4_CLOCK_BITS_0=6
DT_NXP_IMX_LPSPI_SPI_4_CLOCK_BITS_0=6
DT_INST_1_NXP_IMX_LPSPI_CLOCK_BITS_0=6
DT_NXP_IMX_LPSPI_403A0000_CLOCK_BITS=6
DT_ALIAS_SPI_4_CLOCK_BITS=6
DT_NXP_IMX_LPSPI_SPI_4_CLOCK_BITS=6
DT_INST_1_NXP_IMX_LPSPI_CLOCK_BITS=6
DT_INST_1_NXP_IMX_LPSPI=1

# Devicetree node:
#   /soc/timer@e000e010
#
# No matching binding.
#
# Dependency Ordinal: 35
#
# Requires:
#   8   /soc
#
# Node is disabled.

# Devicetree node:
#   /soc/uart@40184000
#
# Binding (compatible = nxp,kinetis-lpuart):
#   $ZEPHYR_BASE/dts/bindings/serial/nxp,kinetis-lpuart.yaml
#
# Dependency Ordinal: 36
#
# Requires:
#   8   /soc
#   23  /soc/ccm@400fc000
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   Kinetis LPUART
DT_NXP_KINETIS_LPUART_40184000_BASE_ADDRESS=0x40184000
DT_ALIAS_UART_1_BASE_ADDRESS=0x40184000
DT_NXP_KINETIS_LPUART_UART_1_BASE_ADDRESS=0x40184000
DT_INST_0_NXP_KINETIS_LPUART_BASE_ADDRESS=0x40184000
DT_NXP_KINETIS_LPUART_40184000_SIZE=16384
DT_ALIAS_UART_1_SIZE=16384
DT_NXP_KINETIS_LPUART_UART_1_SIZE=16384
DT_INST_0_NXP_KINETIS_LPUART_SIZE=16384
DT_NXP_KINETIS_LPUART_40184000_IRQ_0=20
DT_ALIAS_UART_1_IRQ_0=20
DT_NXP_KINETIS_LPUART_UART_1_IRQ_0=20
DT_INST_0_NXP_KINETIS_LPUART_IRQ_0=20
DT_NXP_KINETIS_LPUART_40184000_IRQ_0_PRIORITY=0
DT_ALIAS_UART_1_IRQ_0_PRIORITY=0
DT_NXP_KINETIS_LPUART_UART_1_IRQ_0_PRIORITY=0
DT_INST_0_NXP_KINETIS_LPUART_IRQ_0_PRIORITY=0
# Initial baud rate setting for UART
DT_NXP_KINETIS_LPUART_40184000_CURRENT_SPEED=115200
DT_ALIAS_UART_1_CURRENT_SPEED=115200
DT_NXP_KINETIS_LPUART_UART_1_CURRENT_SPEED=115200
DT_INST_0_NXP_KINETIS_LPUART_CURRENT_SPEED=115200
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_KINETIS_LPUART_40184000_LABEL="UART_1"
DT_ALIAS_UART_1_LABEL="UART_1"
DT_NXP_KINETIS_LPUART_UART_1_LABEL="UART_1"
DT_INST_0_NXP_KINETIS_LPUART_LABEL="UART_1"
# Set to enable RTS/CTS flow control at boot time
DT_NXP_KINETIS_LPUART_40184000_HW_FLOW_CONTROL=0
DT_ALIAS_UART_1_HW_FLOW_CONTROL=0
DT_NXP_KINETIS_LPUART_UART_1_HW_FLOW_CONTROL=0
DT_INST_0_NXP_KINETIS_LPUART_HW_FLOW_CONTROL=0
DT_NXP_KINETIS_LPUART_40184000_CLOCK_CONTROLLER="CCM"
DT_ALIAS_UART_1_CLOCK_CONTROLLER="CCM"
DT_NXP_KINETIS_LPUART_UART_1_CLOCK_CONTROLLER="CCM"
DT_INST_0_NXP_KINETIS_LPUART_CLOCK_CONTROLLER="CCM"
DT_NXP_KINETIS_LPUART_40184000_CLOCK_NAME_0=3
DT_ALIAS_UART_1_CLOCK_NAME_0=3
DT_NXP_KINETIS_LPUART_UART_1_CLOCK_NAME_0=3
DT_INST_0_NXP_KINETIS_LPUART_CLOCK_NAME_0=3
DT_NXP_KINETIS_LPUART_40184000_CLOCK_NAME=3
DT_ALIAS_UART_1_CLOCK_NAME=3
DT_NXP_KINETIS_LPUART_UART_1_CLOCK_NAME=3
DT_INST_0_NXP_KINETIS_LPUART_CLOCK_NAME=3
DT_NXP_KINETIS_LPUART_40184000_CLOCK_OFFSET_0=124
DT_ALIAS_UART_1_CLOCK_OFFSET_0=124
DT_NXP_KINETIS_LPUART_UART_1_CLOCK_OFFSET_0=124
DT_INST_0_NXP_KINETIS_LPUART_CLOCK_OFFSET_0=124
DT_NXP_KINETIS_LPUART_40184000_CLOCK_OFFSET=124
DT_ALIAS_UART_1_CLOCK_OFFSET=124
DT_NXP_KINETIS_LPUART_UART_1_CLOCK_OFFSET=124
DT_INST_0_NXP_KINETIS_LPUART_CLOCK_OFFSET=124
DT_NXP_KINETIS_LPUART_40184000_CLOCK_BITS_0=24
DT_ALIAS_UART_1_CLOCK_BITS_0=24
DT_NXP_KINETIS_LPUART_UART_1_CLOCK_BITS_0=24
DT_INST_0_NXP_KINETIS_LPUART_CLOCK_BITS_0=24
DT_NXP_KINETIS_LPUART_40184000_CLOCK_BITS=24
DT_ALIAS_UART_1_CLOCK_BITS=24
DT_NXP_KINETIS_LPUART_UART_1_CLOCK_BITS=24
DT_INST_0_NXP_KINETIS_LPUART_CLOCK_BITS=24
DT_INST_0_NXP_KINETIS_LPUART=1

# Devicetree node:
#   /soc/uart@40188000
#
# Binding (compatible = nxp,kinetis-lpuart):
#   $ZEPHYR_BASE/dts/bindings/serial/nxp,kinetis-lpuart.yaml
#
# Dependency Ordinal: 37
#
# Requires:
#   8   /soc
#   23  /soc/ccm@400fc000
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   Kinetis LPUART
DT_NXP_KINETIS_LPUART_40188000_BASE_ADDRESS=0x40188000
DT_ALIAS_UART_2_BASE_ADDRESS=0x40188000
DT_NXP_KINETIS_LPUART_UART_2_BASE_ADDRESS=0x40188000
DT_INST_1_NXP_KINETIS_LPUART_BASE_ADDRESS=0x40188000
DT_NXP_KINETIS_LPUART_40188000_SIZE=16384
DT_ALIAS_UART_2_SIZE=16384
DT_NXP_KINETIS_LPUART_UART_2_SIZE=16384
DT_INST_1_NXP_KINETIS_LPUART_SIZE=16384
DT_NXP_KINETIS_LPUART_40188000_IRQ_0=21
DT_ALIAS_UART_2_IRQ_0=21
DT_NXP_KINETIS_LPUART_UART_2_IRQ_0=21
DT_INST_1_NXP_KINETIS_LPUART_IRQ_0=21
DT_NXP_KINETIS_LPUART_40188000_IRQ_0_PRIORITY=0
DT_ALIAS_UART_2_IRQ_0_PRIORITY=0
DT_NXP_KINETIS_LPUART_UART_2_IRQ_0_PRIORITY=0
DT_INST_1_NXP_KINETIS_LPUART_IRQ_0_PRIORITY=0
# Initial baud rate setting for UART
DT_NXP_KINETIS_LPUART_40188000_CURRENT_SPEED=115200
DT_ALIAS_UART_2_CURRENT_SPEED=115200
DT_NXP_KINETIS_LPUART_UART_2_CURRENT_SPEED=115200
DT_INST_1_NXP_KINETIS_LPUART_CURRENT_SPEED=115200
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_KINETIS_LPUART_40188000_LABEL="UART_2"
DT_ALIAS_UART_2_LABEL="UART_2"
DT_NXP_KINETIS_LPUART_UART_2_LABEL="UART_2"
DT_INST_1_NXP_KINETIS_LPUART_LABEL="UART_2"
# Set to enable RTS/CTS flow control at boot time
DT_NXP_KINETIS_LPUART_40188000_HW_FLOW_CONTROL=0
DT_ALIAS_UART_2_HW_FLOW_CONTROL=0
DT_NXP_KINETIS_LPUART_UART_2_HW_FLOW_CONTROL=0
DT_INST_1_NXP_KINETIS_LPUART_HW_FLOW_CONTROL=0
DT_NXP_KINETIS_LPUART_40188000_CLOCK_CONTROLLER="CCM"
DT_ALIAS_UART_2_CLOCK_CONTROLLER="CCM"
DT_NXP_KINETIS_LPUART_UART_2_CLOCK_CONTROLLER="CCM"
DT_INST_1_NXP_KINETIS_LPUART_CLOCK_CONTROLLER="CCM"
DT_NXP_KINETIS_LPUART_40188000_CLOCK_NAME_0=3
DT_ALIAS_UART_2_CLOCK_NAME_0=3
DT_NXP_KINETIS_LPUART_UART_2_CLOCK_NAME_0=3
DT_INST_1_NXP_KINETIS_LPUART_CLOCK_NAME_0=3
DT_NXP_KINETIS_LPUART_40188000_CLOCK_NAME=3
DT_ALIAS_UART_2_CLOCK_NAME=3
DT_NXP_KINETIS_LPUART_UART_2_CLOCK_NAME=3
DT_INST_1_NXP_KINETIS_LPUART_CLOCK_NAME=3
DT_NXP_KINETIS_LPUART_40188000_CLOCK_OFFSET_0=104
DT_ALIAS_UART_2_CLOCK_OFFSET_0=104
DT_NXP_KINETIS_LPUART_UART_2_CLOCK_OFFSET_0=104
DT_INST_1_NXP_KINETIS_LPUART_CLOCK_OFFSET_0=104
DT_NXP_KINETIS_LPUART_40188000_CLOCK_OFFSET=104
DT_ALIAS_UART_2_CLOCK_OFFSET=104
DT_NXP_KINETIS_LPUART_UART_2_CLOCK_OFFSET=104
DT_INST_1_NXP_KINETIS_LPUART_CLOCK_OFFSET=104
DT_NXP_KINETIS_LPUART_40188000_CLOCK_BITS_0=28
DT_ALIAS_UART_2_CLOCK_BITS_0=28
DT_NXP_KINETIS_LPUART_UART_2_CLOCK_BITS_0=28
DT_INST_1_NXP_KINETIS_LPUART_CLOCK_BITS_0=28
DT_NXP_KINETIS_LPUART_40188000_CLOCK_BITS=28
DT_ALIAS_UART_2_CLOCK_BITS=28
DT_NXP_KINETIS_LPUART_UART_2_CLOCK_BITS=28
DT_INST_1_NXP_KINETIS_LPUART_CLOCK_BITS=28
DT_INST_1_NXP_KINETIS_LPUART=1

# Devicetree node:
#   /soc/uart@4018c000
#
# Binding (compatible = nxp,kinetis-lpuart):
#   $ZEPHYR_BASE/dts/bindings/serial/nxp,kinetis-lpuart.yaml
#
# Dependency Ordinal: 38
#
# Requires:
#   8   /soc
#   23  /soc/ccm@400fc000
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   Kinetis LPUART
#
# Node is disabled.

# Devicetree node:
#   /soc/uart@40190000
#
# Binding (compatible = nxp,kinetis-lpuart):
#   $ZEPHYR_BASE/dts/bindings/serial/nxp,kinetis-lpuart.yaml
#
# Dependency Ordinal: 39
#
# Requires:
#   8   /soc
#   23  /soc/ccm@400fc000
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   Kinetis LPUART
DT_NXP_KINETIS_LPUART_40190000_BASE_ADDRESS=0x40190000
DT_ALIAS_UART_4_BASE_ADDRESS=0x40190000
DT_NXP_KINETIS_LPUART_UART_4_BASE_ADDRESS=0x40190000
DT_INST_2_NXP_KINETIS_LPUART_BASE_ADDRESS=0x40190000
DT_NXP_KINETIS_LPUART_40190000_SIZE=16384
DT_ALIAS_UART_4_SIZE=16384
DT_NXP_KINETIS_LPUART_UART_4_SIZE=16384
DT_INST_2_NXP_KINETIS_LPUART_SIZE=16384
DT_NXP_KINETIS_LPUART_40190000_IRQ_0=23
DT_ALIAS_UART_4_IRQ_0=23
DT_NXP_KINETIS_LPUART_UART_4_IRQ_0=23
DT_INST_2_NXP_KINETIS_LPUART_IRQ_0=23
DT_NXP_KINETIS_LPUART_40190000_IRQ_0_PRIORITY=0
DT_ALIAS_UART_4_IRQ_0_PRIORITY=0
DT_NXP_KINETIS_LPUART_UART_4_IRQ_0_PRIORITY=0
DT_INST_2_NXP_KINETIS_LPUART_IRQ_0_PRIORITY=0
# Initial baud rate setting for UART
DT_NXP_KINETIS_LPUART_40190000_CURRENT_SPEED=115200
DT_ALIAS_UART_4_CURRENT_SPEED=115200
DT_NXP_KINETIS_LPUART_UART_4_CURRENT_SPEED=115200
DT_INST_2_NXP_KINETIS_LPUART_CURRENT_SPEED=115200
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_KINETIS_LPUART_40190000_LABEL="UART_4"
DT_ALIAS_UART_4_LABEL="UART_4"
DT_NXP_KINETIS_LPUART_UART_4_LABEL="UART_4"
DT_INST_2_NXP_KINETIS_LPUART_LABEL="UART_4"
# Set to enable RTS/CTS flow control at boot time
DT_NXP_KINETIS_LPUART_40190000_HW_FLOW_CONTROL=0
DT_ALIAS_UART_4_HW_FLOW_CONTROL=0
DT_NXP_KINETIS_LPUART_UART_4_HW_FLOW_CONTROL=0
DT_INST_2_NXP_KINETIS_LPUART_HW_FLOW_CONTROL=0
DT_NXP_KINETIS_LPUART_40190000_CLOCK_CONTROLLER="CCM"
DT_ALIAS_UART_4_CLOCK_CONTROLLER="CCM"
DT_NXP_KINETIS_LPUART_UART_4_CLOCK_CONTROLLER="CCM"
DT_INST_2_NXP_KINETIS_LPUART_CLOCK_CONTROLLER="CCM"
DT_NXP_KINETIS_LPUART_40190000_CLOCK_NAME_0=3
DT_ALIAS_UART_4_CLOCK_NAME_0=3
DT_NXP_KINETIS_LPUART_UART_4_CLOCK_NAME_0=3
DT_INST_2_NXP_KINETIS_LPUART_CLOCK_NAME_0=3
DT_NXP_KINETIS_LPUART_40190000_CLOCK_NAME=3
DT_ALIAS_UART_4_CLOCK_NAME=3
DT_NXP_KINETIS_LPUART_UART_4_CLOCK_NAME=3
DT_INST_2_NXP_KINETIS_LPUART_CLOCK_NAME=3
DT_NXP_KINETIS_LPUART_40190000_CLOCK_OFFSET_0=108
DT_ALIAS_UART_4_CLOCK_OFFSET_0=108
DT_NXP_KINETIS_LPUART_UART_4_CLOCK_OFFSET_0=108
DT_INST_2_NXP_KINETIS_LPUART_CLOCK_OFFSET_0=108
DT_NXP_KINETIS_LPUART_40190000_CLOCK_OFFSET=108
DT_ALIAS_UART_4_CLOCK_OFFSET=108
DT_NXP_KINETIS_LPUART_UART_4_CLOCK_OFFSET=108
DT_INST_2_NXP_KINETIS_LPUART_CLOCK_OFFSET=108
DT_NXP_KINETIS_LPUART_40190000_CLOCK_BITS_0=24
DT_ALIAS_UART_4_CLOCK_BITS_0=24
DT_NXP_KINETIS_LPUART_UART_4_CLOCK_BITS_0=24
DT_INST_2_NXP_KINETIS_LPUART_CLOCK_BITS_0=24
DT_NXP_KINETIS_LPUART_40190000_CLOCK_BITS=24
DT_ALIAS_UART_4_CLOCK_BITS=24
DT_NXP_KINETIS_LPUART_UART_4_CLOCK_BITS=24
DT_INST_2_NXP_KINETIS_LPUART_CLOCK_BITS=24
DT_INST_2_NXP_KINETIS_LPUART=1

# Devicetree node:
#   /soc/uart@40194000
#
# Binding (compatible = nxp,kinetis-lpuart):
#   $ZEPHYR_BASE/dts/bindings/serial/nxp,kinetis-lpuart.yaml
#
# Dependency Ordinal: 40
#
# Requires:
#   8   /soc
#   23  /soc/ccm@400fc000
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   Kinetis LPUART
#
# Node is disabled.

# Devicetree node:
#   /soc/uart@40198000
#
# Binding (compatible = nxp,kinetis-lpuart):
#   $ZEPHYR_BASE/dts/bindings/serial/nxp,kinetis-lpuart.yaml
#
# Dependency Ordinal: 41
#
# Requires:
#   8   /soc
#   23  /soc/ccm@400fc000
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   Kinetis LPUART
DT_NXP_KINETIS_LPUART_40198000_BASE_ADDRESS=0x40198000
DT_ALIAS_UART_6_BASE_ADDRESS=0x40198000
DT_NXP_KINETIS_LPUART_UART_6_BASE_ADDRESS=0x40198000
DT_INST_3_NXP_KINETIS_LPUART_BASE_ADDRESS=0x40198000
DT_NXP_KINETIS_LPUART_40198000_SIZE=16384
DT_ALIAS_UART_6_SIZE=16384
DT_NXP_KINETIS_LPUART_UART_6_SIZE=16384
DT_INST_3_NXP_KINETIS_LPUART_SIZE=16384
DT_NXP_KINETIS_LPUART_40198000_IRQ_0=25
DT_ALIAS_UART_6_IRQ_0=25
DT_NXP_KINETIS_LPUART_UART_6_IRQ_0=25
DT_INST_3_NXP_KINETIS_LPUART_IRQ_0=25
DT_NXP_KINETIS_LPUART_40198000_IRQ_0_PRIORITY=0
DT_ALIAS_UART_6_IRQ_0_PRIORITY=0
DT_NXP_KINETIS_LPUART_UART_6_IRQ_0_PRIORITY=0
DT_INST_3_NXP_KINETIS_LPUART_IRQ_0_PRIORITY=0
# Initial baud rate setting for UART
DT_NXP_KINETIS_LPUART_40198000_CURRENT_SPEED=115200
DT_ALIAS_UART_6_CURRENT_SPEED=115200
DT_NXP_KINETIS_LPUART_UART_6_CURRENT_SPEED=115200
DT_INST_3_NXP_KINETIS_LPUART_CURRENT_SPEED=115200
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_KINETIS_LPUART_40198000_LABEL="UART_6"
DT_ALIAS_UART_6_LABEL="UART_6"
DT_NXP_KINETIS_LPUART_UART_6_LABEL="UART_6"
DT_INST_3_NXP_KINETIS_LPUART_LABEL="UART_6"
# Set to enable RTS/CTS flow control at boot time
DT_NXP_KINETIS_LPUART_40198000_HW_FLOW_CONTROL=0
DT_ALIAS_UART_6_HW_FLOW_CONTROL=0
DT_NXP_KINETIS_LPUART_UART_6_HW_FLOW_CONTROL=0
DT_INST_3_NXP_KINETIS_LPUART_HW_FLOW_CONTROL=0
DT_NXP_KINETIS_LPUART_40198000_CLOCK_CONTROLLER="CCM"
DT_ALIAS_UART_6_CLOCK_CONTROLLER="CCM"
DT_NXP_KINETIS_LPUART_UART_6_CLOCK_CONTROLLER="CCM"
DT_INST_3_NXP_KINETIS_LPUART_CLOCK_CONTROLLER="CCM"
DT_NXP_KINETIS_LPUART_40198000_CLOCK_NAME_0=3
DT_ALIAS_UART_6_CLOCK_NAME_0=3
DT_NXP_KINETIS_LPUART_UART_6_CLOCK_NAME_0=3
DT_INST_3_NXP_KINETIS_LPUART_CLOCK_NAME_0=3
DT_NXP_KINETIS_LPUART_40198000_CLOCK_NAME=3
DT_ALIAS_UART_6_CLOCK_NAME=3
DT_NXP_KINETIS_LPUART_UART_6_CLOCK_NAME=3
DT_INST_3_NXP_KINETIS_LPUART_CLOCK_NAME=3
DT_NXP_KINETIS_LPUART_40198000_CLOCK_OFFSET_0=116
DT_ALIAS_UART_6_CLOCK_OFFSET_0=116
DT_NXP_KINETIS_LPUART_UART_6_CLOCK_OFFSET_0=116
DT_INST_3_NXP_KINETIS_LPUART_CLOCK_OFFSET_0=116
DT_NXP_KINETIS_LPUART_40198000_CLOCK_OFFSET=116
DT_ALIAS_UART_6_CLOCK_OFFSET=116
DT_NXP_KINETIS_LPUART_UART_6_CLOCK_OFFSET=116
DT_INST_3_NXP_KINETIS_LPUART_CLOCK_OFFSET=116
DT_NXP_KINETIS_LPUART_40198000_CLOCK_BITS_0=6
DT_ALIAS_UART_6_CLOCK_BITS_0=6
DT_NXP_KINETIS_LPUART_UART_6_CLOCK_BITS_0=6
DT_INST_3_NXP_KINETIS_LPUART_CLOCK_BITS_0=6
DT_NXP_KINETIS_LPUART_40198000_CLOCK_BITS=6
DT_ALIAS_UART_6_CLOCK_BITS=6
DT_NXP_KINETIS_LPUART_UART_6_CLOCK_BITS=6
DT_INST_3_NXP_KINETIS_LPUART_CLOCK_BITS=6
DT_INST_3_NXP_KINETIS_LPUART=1

# Devicetree node:
#   /soc/uart@4019c000
#
# Binding (compatible = nxp,kinetis-lpuart):
#   $ZEPHYR_BASE/dts/bindings/serial/nxp,kinetis-lpuart.yaml
#
# Dependency Ordinal: 42
#
# Requires:
#   8   /soc
#   23  /soc/ccm@400fc000
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   Kinetis LPUART
#
# Node is disabled.

# Devicetree node:
#   /soc/uart@401a0000
#
# Binding (compatible = nxp,kinetis-lpuart):
#   $ZEPHYR_BASE/dts/bindings/serial/nxp,kinetis-lpuart.yaml
#
# Dependency Ordinal: 43
#
# Requires:
#   8   /soc
#   23  /soc/ccm@400fc000
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   Kinetis LPUART
DT_NXP_KINETIS_LPUART_401A0000_BASE_ADDRESS=0x401a0000
DT_ALIAS_UART_8_BASE_ADDRESS=0x401a0000
DT_NXP_KINETIS_LPUART_UART_8_BASE_ADDRESS=0x401a0000
DT_INST_4_NXP_KINETIS_LPUART_BASE_ADDRESS=0x401a0000
DT_NXP_KINETIS_LPUART_401A0000_SIZE=16384
DT_ALIAS_UART_8_SIZE=16384
DT_NXP_KINETIS_LPUART_UART_8_SIZE=16384
DT_INST_4_NXP_KINETIS_LPUART_SIZE=16384
DT_NXP_KINETIS_LPUART_401A0000_IRQ_0=27
DT_ALIAS_UART_8_IRQ_0=27
DT_NXP_KINETIS_LPUART_UART_8_IRQ_0=27
DT_INST_4_NXP_KINETIS_LPUART_IRQ_0=27
DT_NXP_KINETIS_LPUART_401A0000_IRQ_0_PRIORITY=0
DT_ALIAS_UART_8_IRQ_0_PRIORITY=0
DT_NXP_KINETIS_LPUART_UART_8_IRQ_0_PRIORITY=0
DT_INST_4_NXP_KINETIS_LPUART_IRQ_0_PRIORITY=0
# Initial baud rate setting for UART
DT_NXP_KINETIS_LPUART_401A0000_CURRENT_SPEED=115200
DT_ALIAS_UART_8_CURRENT_SPEED=115200
DT_NXP_KINETIS_LPUART_UART_8_CURRENT_SPEED=115200
DT_INST_4_NXP_KINETIS_LPUART_CURRENT_SPEED=115200
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_KINETIS_LPUART_401A0000_LABEL="UART_8"
DT_ALIAS_UART_8_LABEL="UART_8"
DT_NXP_KINETIS_LPUART_UART_8_LABEL="UART_8"
DT_INST_4_NXP_KINETIS_LPUART_LABEL="UART_8"
# Set to enable RTS/CTS flow control at boot time
DT_NXP_KINETIS_LPUART_401A0000_HW_FLOW_CONTROL=0
DT_ALIAS_UART_8_HW_FLOW_CONTROL=0
DT_NXP_KINETIS_LPUART_UART_8_HW_FLOW_CONTROL=0
DT_INST_4_NXP_KINETIS_LPUART_HW_FLOW_CONTROL=0
DT_NXP_KINETIS_LPUART_401A0000_CLOCK_CONTROLLER="CCM"
DT_ALIAS_UART_8_CLOCK_CONTROLLER="CCM"
DT_NXP_KINETIS_LPUART_UART_8_CLOCK_CONTROLLER="CCM"
DT_INST_4_NXP_KINETIS_LPUART_CLOCK_CONTROLLER="CCM"
DT_NXP_KINETIS_LPUART_401A0000_CLOCK_NAME_0=3
DT_ALIAS_UART_8_CLOCK_NAME_0=3
DT_NXP_KINETIS_LPUART_UART_8_CLOCK_NAME_0=3
DT_INST_4_NXP_KINETIS_LPUART_CLOCK_NAME_0=3
DT_NXP_KINETIS_LPUART_401A0000_CLOCK_NAME=3
DT_ALIAS_UART_8_CLOCK_NAME=3
DT_NXP_KINETIS_LPUART_UART_8_CLOCK_NAME=3
DT_INST_4_NXP_KINETIS_LPUART_CLOCK_NAME=3
DT_NXP_KINETIS_LPUART_401A0000_CLOCK_OFFSET_0=128
DT_ALIAS_UART_8_CLOCK_OFFSET_0=128
DT_NXP_KINETIS_LPUART_UART_8_CLOCK_OFFSET_0=128
DT_INST_4_NXP_KINETIS_LPUART_CLOCK_OFFSET_0=128
DT_NXP_KINETIS_LPUART_401A0000_CLOCK_OFFSET=128
DT_ALIAS_UART_8_CLOCK_OFFSET=128
DT_NXP_KINETIS_LPUART_UART_8_CLOCK_OFFSET=128
DT_INST_4_NXP_KINETIS_LPUART_CLOCK_OFFSET=128
DT_NXP_KINETIS_LPUART_401A0000_CLOCK_BITS_0=14
DT_ALIAS_UART_8_CLOCK_BITS_0=14
DT_NXP_KINETIS_LPUART_UART_8_CLOCK_BITS_0=14
DT_INST_4_NXP_KINETIS_LPUART_CLOCK_BITS_0=14
DT_NXP_KINETIS_LPUART_401A0000_CLOCK_BITS=14
DT_ALIAS_UART_8_CLOCK_BITS=14
DT_NXP_KINETIS_LPUART_UART_8_CLOCK_BITS=14
DT_INST_4_NXP_KINETIS_LPUART_CLOCK_BITS=14
DT_INST_4_NXP_KINETIS_LPUART=1

# Devicetree node:
#   /system-clock
#
# Binding (compatible = fixed-clock):
#   $ZEPHYR_BASE/dts/bindings/clock/fixed-clock.yaml
#
# Dependency Ordinal: 44
#
# Requires:
#   0   /
#
# Supports:
#   45  /soc/usbd@402e0000
#
# Description:
#   Generic fixed-rate clock provider
# output clock frequency (Hz)
DT_FIXED_CLOCK_SYSTEM_CLOCK_CLOCK_FREQUENCY=600000000
DT_INST_0_FIXED_CLOCK_CLOCK_FREQUENCY=600000000
DT_INST_0_FIXED_CLOCK=1

# Devicetree node:
#   /soc/usbd@402e0000
#
# Binding (compatible = nxp,kinetis-usbd):
#   $ZEPHYR_BASE/dts/bindings/usb/nxp,kinetis-usbd.yaml
#
# Dependency Ordinal: 45
#
# Requires:
#   8   /soc
#   44  /system-clock
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   NPX Kinetis USBFSOTG Controller in device mode
DT_NXP_KINETIS_USBD_402E0000_BASE_ADDRESS=0x402e0000
DT_ALIAS_USBD_1_BASE_ADDRESS=0x402e0000
DT_NXP_KINETIS_USBD_USBD_1_BASE_ADDRESS=0x402e0000
DT_INST_0_NXP_KINETIS_USBD_BASE_ADDRESS=0x402e0000
DT_NXP_KINETIS_USBD_402E0000_SIZE=512
DT_ALIAS_USBD_1_SIZE=512
DT_NXP_KINETIS_USBD_USBD_1_SIZE=512
DT_INST_0_NXP_KINETIS_USBD_SIZE=512
DT_NXP_KINETIS_USBD_402E0000_IRQ_0=113
DT_ALIAS_USBD_1_IRQ_0=113
DT_NXP_KINETIS_USBD_USBD_1_IRQ_0=113
DT_INST_0_NXP_KINETIS_USBD_IRQ_0=113
DT_NXP_KINETIS_USBD_402E0000_IRQ_USB_OTG=113
DT_ALIAS_USBD_1_IRQ_USB_OTG=113
DT_NXP_KINETIS_USBD_USBD_1_IRQ_USB_OTG=113
DT_INST_0_NXP_KINETIS_USBD_IRQ_USB_OTG=113
DT_NXP_KINETIS_USBD_402E0000_IRQ_0_PRIORITY=1
DT_ALIAS_USBD_1_IRQ_0_PRIORITY=1
DT_NXP_KINETIS_USBD_USBD_1_IRQ_0_PRIORITY=1
DT_INST_0_NXP_KINETIS_USBD_IRQ_0_PRIORITY=1
DT_NXP_KINETIS_USBD_402E0000_IRQ_USB_OTG_PRIORITY=1
DT_ALIAS_USBD_1_IRQ_USB_OTG_PRIORITY=1
DT_NXP_KINETIS_USBD_USBD_1_IRQ_USB_OTG_PRIORITY=1
DT_INST_0_NXP_KINETIS_USBD_IRQ_USB_OTG_PRIORITY=1
# Number of bi-directional endpoints supported by hardware (including EP0)
DT_NXP_KINETIS_USBD_402E0000_NUM_BIDIR_ENDPOINTS=8
DT_ALIAS_USBD_1_NUM_BIDIR_ENDPOINTS=8
DT_NXP_KINETIS_USBD_USBD_1_NUM_BIDIR_ENDPOINTS=8
DT_INST_0_NXP_KINETIS_USBD_NUM_BIDIR_ENDPOINTS=8
# Configures USB controllers to work up to a specific speed. Valid arguments are "super-speed", "high-speed", "full-speed" and "low-speed". If this is not passed via DT, USB controllers should use their maximum hardware capability.
DT_NXP_KINETIS_USBD_402E0000_MAXIMUM_SPEED="full-speed"
DT_ALIAS_USBD_1_MAXIMUM_SPEED="full-speed"
DT_NXP_KINETIS_USBD_USBD_1_MAXIMUM_SPEED="full-speed"
DT_INST_0_NXP_KINETIS_USBD_MAXIMUM_SPEED="full-speed"
DT_NXP_KINETIS_USBD_402E0000_MAXIMUM_SPEED_ENUM=1
DT_ALIAS_USBD_1_MAXIMUM_SPEED_ENUM=1
DT_NXP_KINETIS_USBD_USBD_1_MAXIMUM_SPEED_ENUM=1
DT_INST_0_NXP_KINETIS_USBD_MAXIMUM_SPEED_ENUM=1
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_KINETIS_USBD_402E0000_LABEL="USBD_1"
DT_ALIAS_USBD_1_LABEL="USBD_1"
DT_NXP_KINETIS_USBD_USBD_1_LABEL="USBD_1"
DT_INST_0_NXP_KINETIS_USBD_LABEL="USBD_1"
# name of each interrupt
DT_NXP_KINETIS_USBD_402E0000_INTERRUPT_NAMES_0="usb_otg"
DT_ALIAS_USBD_1_INTERRUPT_NAMES_0="usb_otg"
DT_NXP_KINETIS_USBD_USBD_1_INTERRUPT_NAMES_0="usb_otg"
DT_INST_0_NXP_KINETIS_USBD_INTERRUPT_NAMES_0="usb_otg"
DT_NXP_KINETIS_USBD_402E0000_CLOCKS_CLOCK_FREQUENCY=600000000
DT_ALIAS_USBD_1_CLOCKS_CLOCK_FREQUENCY=600000000
DT_NXP_KINETIS_USBD_USBD_1_CLOCKS_CLOCK_FREQUENCY=600000000
DT_INST_0_NXP_KINETIS_USBD_CLOCKS_CLOCK_FREQUENCY=600000000
DT_INST_0_NXP_KINETIS_USBD=1

# Devicetree node:
#   /soc/usbd@402e0200
#
# Binding (compatible = nxp,kinetis-usbd):
#   $ZEPHYR_BASE/dts/bindings/usb/nxp,kinetis-usbd.yaml
#
# Dependency Ordinal: 46
#
# Requires:
#   8   /soc
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   NPX Kinetis USBFSOTG Controller in device mode
#
# Node is disabled.

# Devicetree node:
#   /soc/gpio@401bc000
#
# Binding (compatible = nxp,imx-gpio):
#   $ZEPHYR_BASE/dts/bindings/gpio/nxp,imx-gpio.yaml
#
# Dependency Ordinal: 47
#
# Requires:
#   8   /soc
#   9   /soc/interrupt-controller@e000e100
#
# Supports:
#   48  /soc/usdhc@402c0000
#
# Description:
#   i.MX GPIO node
DT_NXP_IMX_GPIO_401BC000_BASE_ADDRESS=0x401bc000
DT_ALIAS_GPIO_2_BASE_ADDRESS=0x401bc000
DT_NXP_IMX_GPIO_GPIO_2_BASE_ADDRESS=0x401bc000
DT_INST_1_NXP_IMX_GPIO_BASE_ADDRESS=0x401bc000
DT_NXP_IMX_GPIO_401BC000_SIZE=16384
DT_ALIAS_GPIO_2_SIZE=16384
DT_NXP_IMX_GPIO_GPIO_2_SIZE=16384
DT_INST_1_NXP_IMX_GPIO_SIZE=16384
DT_NXP_IMX_GPIO_401BC000_IRQ_0=82
DT_ALIAS_GPIO_2_IRQ_0=82
DT_NXP_IMX_GPIO_GPIO_2_IRQ_0=82
DT_INST_1_NXP_IMX_GPIO_IRQ_0=82
DT_NXP_IMX_GPIO_401BC000_IRQ_0_PRIORITY=0
DT_ALIAS_GPIO_2_IRQ_0_PRIORITY=0
DT_NXP_IMX_GPIO_GPIO_2_IRQ_0_PRIORITY=0
DT_INST_1_NXP_IMX_GPIO_IRQ_0_PRIORITY=0
DT_NXP_IMX_GPIO_401BC000_IRQ_1=83
DT_ALIAS_GPIO_2_IRQ_1=83
DT_NXP_IMX_GPIO_GPIO_2_IRQ_1=83
DT_INST_1_NXP_IMX_GPIO_IRQ_1=83
DT_NXP_IMX_GPIO_401BC000_IRQ_1_PRIORITY=0
DT_ALIAS_GPIO_2_IRQ_1_PRIORITY=0
DT_NXP_IMX_GPIO_GPIO_2_IRQ_1_PRIORITY=0
DT_INST_1_NXP_IMX_GPIO_IRQ_1_PRIORITY=0
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_IMX_GPIO_401BC000_LABEL="GPIO_2"
DT_ALIAS_GPIO_2_LABEL="GPIO_2"
DT_NXP_IMX_GPIO_GPIO_2_LABEL="GPIO_2"
DT_INST_1_NXP_IMX_GPIO_LABEL="GPIO_2"
# Number of gpios supported
DT_NXP_IMX_GPIO_401BC000_NGPIOS=32
DT_ALIAS_GPIO_2_NGPIOS=32
DT_NXP_IMX_GPIO_GPIO_2_NGPIOS=32
DT_INST_1_NXP_IMX_GPIO_NGPIOS=32
DT_INST_1_NXP_IMX_GPIO=1

# Devicetree node:
#   /soc/usdhc@402c0000
#
# Binding (compatible = nxp,imx-usdhc):
#   $ZEPHYR_BASE/dts/bindings/mmc/nxp,imx-usdhc.yaml
#
# Dependency Ordinal: 48
#
# Requires:
#   8   /soc
#   23  /soc/ccm@400fc000
#   47  /soc/gpio@401bc000
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   NXP i.MXRT USDHC module
DT_NXP_IMX_USDHC_402C0000_BASE_ADDRESS=0x402c0000
DT_INST_0_NXP_IMX_USDHC_BASE_ADDRESS=0x402c0000
DT_NXP_IMX_USDHC_402C0000_SIZE=16384
DT_INST_0_NXP_IMX_USDHC_SIZE=16384
DT_NXP_IMX_USDHC_402C0000_IRQ_0=110
DT_INST_0_NXP_IMX_USDHC_IRQ_0=110
DT_NXP_IMX_USDHC_402C0000_IRQ_0_PRIORITY=0
DT_INST_0_NXP_IMX_USDHC_IRQ_0_PRIORITY=0
# Detect pin This pin defaults to active low when produced by the SD card. The property value should ensure the flags properly describe the signal that is presented to the driver.
DT_NXP_IMX_USDHC_402C0000_CD_GPIOS_CONTROLLER="GPIO_2"
DT_INST_0_NXP_IMX_USDHC_CD_GPIOS_CONTROLLER="GPIO_2"
DT_NXP_IMX_USDHC_402C0000_CD_GPIOS_PIN=28
DT_INST_0_NXP_IMX_USDHC_CD_GPIOS_PIN=28
DT_NXP_IMX_USDHC_402C0000_CD_GPIOS_FLAGS=1
DT_INST_0_NXP_IMX_USDHC_CD_GPIOS_FLAGS=1
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_IMX_USDHC_402C0000_LABEL="USDHC_1"
DT_INST_0_NXP_IMX_USDHC_LABEL="USDHC_1"
DT_NXP_IMX_USDHC_402C0000_CLOCK_CONTROLLER="CCM"
DT_INST_0_NXP_IMX_USDHC_CLOCK_CONTROLLER="CCM"
DT_NXP_IMX_USDHC_402C0000_CLOCK_NAME_0=6
DT_INST_0_NXP_IMX_USDHC_CLOCK_NAME_0=6
DT_NXP_IMX_USDHC_402C0000_CLOCK_NAME=6
DT_INST_0_NXP_IMX_USDHC_CLOCK_NAME=6
DT_NXP_IMX_USDHC_402C0000_CLOCK_OFFSET_0=0
DT_INST_0_NXP_IMX_USDHC_CLOCK_OFFSET_0=0
DT_NXP_IMX_USDHC_402C0000_CLOCK_OFFSET=0
DT_INST_0_NXP_IMX_USDHC_CLOCK_OFFSET=0
DT_NXP_IMX_USDHC_402C0000_CLOCK_BITS_0=0
DT_INST_0_NXP_IMX_USDHC_CLOCK_BITS_0=0
DT_NXP_IMX_USDHC_402C0000_CLOCK_BITS=0
DT_INST_0_NXP_IMX_USDHC_CLOCK_BITS=0
DT_INST_0_NXP_IMX_USDHC=1

# Devicetree node:
#   /soc/usdhc@402c4000
#
# Binding (compatible = nxp,imx-usdhc):
#   $ZEPHYR_BASE/dts/bindings/mmc/nxp,imx-usdhc.yaml
#
# Dependency Ordinal: 49
#
# Requires:
#   8   /soc
#   23  /soc/ccm@400fc000
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   NXP i.MXRT USDHC module
#
# Node is disabled.

# Devicetree node:
#   /soc/display-controller@402b8000
#
# Binding (compatible = fsl,imx6sx-lcdif):
#   $ZEPHYR_BASE/dts/bindings/display/fsl,imx6sx-lcdif.yaml
#
# Dependency Ordinal: 50
#
# Requires:
#   8   /soc
#   9   /soc/interrupt-controller@e000e100
#
# Supports:
#   51  /soc/display-controller@402b8000/port
#
# Description:
#   NXP i.MX eLCDIF (Enhanced LCD Interface) controller
DT_FSL_IMX6SX_LCDIF_402B8000_BASE_ADDRESS=0x402b8000
DT_INST_0_FSL_IMX6SX_LCDIF_BASE_ADDRESS=0x402b8000
DT_FSL_IMX6SX_LCDIF_402B8000_SIZE=16384
DT_INST_0_FSL_IMX6SX_LCDIF_SIZE=16384
DT_FSL_IMX6SX_LCDIF_402B8000_IRQ_0=42
DT_INST_0_FSL_IMX6SX_LCDIF_IRQ_0=42
DT_FSL_IMX6SX_LCDIF_402B8000_IRQ_0_PRIORITY=0
DT_INST_0_FSL_IMX6SX_LCDIF_IRQ_0_PRIORITY=0
# Human readable string describing the device (used by Zephyr for API name)
DT_FSL_IMX6SX_LCDIF_402B8000_LABEL="ELCDIF_1"
DT_INST_0_FSL_IMX6SX_LCDIF_LABEL="ELCDIF_1"
DT_INST_0_FSL_IMX6SX_LCDIF=1

# Devicetree node:
#   /soc/display-controller@402b8000/port
#
# No matching binding.
#
# Dependency Ordinal: 51
#
# Requires:
#   50  /soc/display-controller@402b8000
#
# Supports:
#   52  /soc/display-controller@402b8000/port/endpoint

# Devicetree node:
#   /soc/display-controller@402b8000/port/endpoint
#
# No matching binding.
#
# Dependency Ordinal: 52
#
# Requires:
#   51  /soc/display-controller@402b8000/port

# Devicetree node:
#   /soc/ethernet@402d8000
#
# Binding (compatible = nxp,kinetis-ethernet):
#   $ZEPHYR_BASE/dts/bindings/ethernet/nxp,kinetis-ethernet.yaml
#
# Dependency Ordinal: 53
#
# Requires:
#   8   /soc
#   9   /soc/interrupt-controller@e000e100
#
# Supports:
#   54  /soc/ethernet@402d8000/ptp
#
# Description:
#   NXP Kinetis Ethernet
#
# Node is disabled.

# Devicetree node:
#   /soc/ethernet@402d8000/ptp
#
# Binding (compatible = nxp,kinetis-ptp):
#   $ZEPHYR_BASE/dts/bindings/ethernet/nxp,kinetis-ptp.yaml
#
# Dependency Ordinal: 54
#
# Requires:
#   53  /soc/ethernet@402d8000
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   NXP Kinetis Ethernet PTP (Precision Time Protocol)
#
# Node is disabled.

# Devicetree node:
#   /soc/flexpwm@403dc000
#
# Binding (compatible = nxp,flexpwm):
#   $ZEPHYR_BASE/dts/bindings/pwm/nxp,flexpwm.yaml
#
# Dependency Ordinal: 55
#
# Requires:
#   8   /soc
#   9   /soc/interrupt-controller@e000e100
#
# Supports:
#   56  /soc/flexpwm@403dc000/pwm0
#   57  /soc/flexpwm@403dc000/pwm1
#   58  /soc/flexpwm@403dc000/pwm2
#   59  /soc/flexpwm@403dc000/pwm3
#
# Description:
#   NXP eFLEX PWM module with mcux-pwm submodules
DT_NXP_FLEXPWM_403DC000_BASE_ADDRESS=0x403dc000
DT_INST_0_NXP_FLEXPWM_BASE_ADDRESS=0x403dc000
DT_NXP_FLEXPWM_403DC000_SIZE=16384
DT_INST_0_NXP_FLEXPWM_SIZE=16384
DT_NXP_FLEXPWM_403DC000_IRQ_0=106
DT_INST_0_NXP_FLEXPWM_IRQ_0=106
DT_NXP_FLEXPWM_403DC000_IRQ_0_PRIORITY=0
DT_INST_0_NXP_FLEXPWM_IRQ_0_PRIORITY=0
DT_INST_0_NXP_FLEXPWM=1

# Devicetree node:
#   /soc/flexpwm@403dc000/pwm0
#
# Binding (compatible = nxp,imx-pwm):
#   $ZEPHYR_BASE/dts/bindings/pwm/nxp,imx-pwm.yaml
#
# Dependency Ordinal: 56
#
# Requires:
#   55  /soc/flexpwm@403dc000
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   NXP MCUX PWM
DT_NXP_IMX_PWM_403DC000_PWM0_IRQ_0=102
DT_INST_0_NXP_IMX_PWM_IRQ_0=102
DT_NXP_IMX_PWM_403DC000_PWM0_IRQ_0_PRIORITY=0
DT_INST_0_NXP_IMX_PWM_IRQ_0_PRIORITY=0
# flexpwm submodule index
DT_NXP_IMX_PWM_403DC000_PWM0_INDEX=0
DT_INST_0_NXP_IMX_PWM_INDEX=0
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_IMX_PWM_403DC000_PWM0_LABEL="FLEXPWM1_PWM0"
DT_INST_0_NXP_IMX_PWM_LABEL="FLEXPWM1_PWM0"
DT_INST_0_NXP_IMX_PWM=1

# Devicetree node:
#   /soc/flexpwm@403dc000/pwm1
#
# Binding (compatible = nxp,imx-pwm):
#   $ZEPHYR_BASE/dts/bindings/pwm/nxp,imx-pwm.yaml
#
# Dependency Ordinal: 57
#
# Requires:
#   55  /soc/flexpwm@403dc000
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   NXP MCUX PWM
DT_NXP_IMX_PWM_403DC000_PWM1_IRQ_0=103
DT_INST_1_NXP_IMX_PWM_IRQ_0=103
DT_NXP_IMX_PWM_403DC000_PWM1_IRQ_0_PRIORITY=0
DT_INST_1_NXP_IMX_PWM_IRQ_0_PRIORITY=0
# flexpwm submodule index
DT_NXP_IMX_PWM_403DC000_PWM1_INDEX=1
DT_INST_1_NXP_IMX_PWM_INDEX=1
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_IMX_PWM_403DC000_PWM1_LABEL="FLEXPWM1_PWM1"
DT_INST_1_NXP_IMX_PWM_LABEL="FLEXPWM1_PWM1"
DT_INST_1_NXP_IMX_PWM=1

# Devicetree node:
#   /soc/flexpwm@403dc000/pwm2
#
# Binding (compatible = nxp,imx-pwm):
#   $ZEPHYR_BASE/dts/bindings/pwm/nxp,imx-pwm.yaml
#
# Dependency Ordinal: 58
#
# Requires:
#   55  /soc/flexpwm@403dc000
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   NXP MCUX PWM
DT_NXP_IMX_PWM_403DC000_PWM2_IRQ_0=104
DT_INST_2_NXP_IMX_PWM_IRQ_0=104
DT_NXP_IMX_PWM_403DC000_PWM2_IRQ_0_PRIORITY=0
DT_INST_2_NXP_IMX_PWM_IRQ_0_PRIORITY=0
# flexpwm submodule index
DT_NXP_IMX_PWM_403DC000_PWM2_INDEX=2
DT_INST_2_NXP_IMX_PWM_INDEX=2
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_IMX_PWM_403DC000_PWM2_LABEL="FLEXPWM1_PWM2"
DT_INST_2_NXP_IMX_PWM_LABEL="FLEXPWM1_PWM2"
DT_INST_2_NXP_IMX_PWM=1

# Devicetree node:
#   /soc/flexpwm@403dc000/pwm3
#
# Binding (compatible = nxp,imx-pwm):
#   $ZEPHYR_BASE/dts/bindings/pwm/nxp,imx-pwm.yaml
#
# Dependency Ordinal: 59
#
# Requires:
#   55  /soc/flexpwm@403dc000
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   NXP MCUX PWM
DT_NXP_IMX_PWM_403DC000_PWM3_IRQ_0=105
DT_INST_3_NXP_IMX_PWM_IRQ_0=105
DT_NXP_IMX_PWM_403DC000_PWM3_IRQ_0_PRIORITY=0
DT_INST_3_NXP_IMX_PWM_IRQ_0_PRIORITY=0
# flexpwm submodule index
DT_NXP_IMX_PWM_403DC000_PWM3_INDEX=3
DT_INST_3_NXP_IMX_PWM_INDEX=3
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_IMX_PWM_403DC000_PWM3_LABEL="FLEXPWM1_PWM3"
DT_INST_3_NXP_IMX_PWM_LABEL="FLEXPWM1_PWM3"
DT_INST_3_NXP_IMX_PWM=1

# Devicetree node:
#   /soc/flexpwm@403e0000
#
# Binding (compatible = nxp,flexpwm):
#   $ZEPHYR_BASE/dts/bindings/pwm/nxp,flexpwm.yaml
#
# Dependency Ordinal: 60
#
# Requires:
#   8   /soc
#   9   /soc/interrupt-controller@e000e100
#
# Supports:
#   61  /soc/flexpwm@403e0000/pwm0
#   62  /soc/flexpwm@403e0000/pwm1
#   63  /soc/flexpwm@403e0000/pwm2
#   64  /soc/flexpwm@403e0000/pwm3
#
# Description:
#   NXP eFLEX PWM module with mcux-pwm submodules
DT_NXP_FLEXPWM_403E0000_BASE_ADDRESS=0x403e0000
DT_INST_1_NXP_FLEXPWM_BASE_ADDRESS=0x403e0000
DT_NXP_FLEXPWM_403E0000_SIZE=16384
DT_INST_1_NXP_FLEXPWM_SIZE=16384
DT_NXP_FLEXPWM_403E0000_IRQ_0=141
DT_INST_1_NXP_FLEXPWM_IRQ_0=141
DT_NXP_FLEXPWM_403E0000_IRQ_0_PRIORITY=0
DT_INST_1_NXP_FLEXPWM_IRQ_0_PRIORITY=0
DT_INST_1_NXP_FLEXPWM=1

# Devicetree node:
#   /soc/flexpwm@403e0000/pwm0
#
# Binding (compatible = nxp,imx-pwm):
#   $ZEPHYR_BASE/dts/bindings/pwm/nxp,imx-pwm.yaml
#
# Dependency Ordinal: 61
#
# Requires:
#   60  /soc/flexpwm@403e0000
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   NXP MCUX PWM
DT_NXP_IMX_PWM_403E0000_PWM0_IRQ_0=137
DT_INST_4_NXP_IMX_PWM_IRQ_0=137
DT_NXP_IMX_PWM_403E0000_PWM0_IRQ_0_PRIORITY=0
DT_INST_4_NXP_IMX_PWM_IRQ_0_PRIORITY=0
# flexpwm submodule index
DT_NXP_IMX_PWM_403E0000_PWM0_INDEX=0
DT_INST_4_NXP_IMX_PWM_INDEX=0
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_IMX_PWM_403E0000_PWM0_LABEL="FLEXPWM2_PWM0"
DT_INST_4_NXP_IMX_PWM_LABEL="FLEXPWM2_PWM0"
DT_INST_4_NXP_IMX_PWM=1

# Devicetree node:
#   /soc/flexpwm@403e0000/pwm1
#
# Binding (compatible = nxp,imx-pwm):
#   $ZEPHYR_BASE/dts/bindings/pwm/nxp,imx-pwm.yaml
#
# Dependency Ordinal: 62
#
# Requires:
#   60  /soc/flexpwm@403e0000
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   NXP MCUX PWM
DT_NXP_IMX_PWM_403E0000_PWM1_IRQ_0=138
DT_INST_5_NXP_IMX_PWM_IRQ_0=138
DT_NXP_IMX_PWM_403E0000_PWM1_IRQ_0_PRIORITY=0
DT_INST_5_NXP_IMX_PWM_IRQ_0_PRIORITY=0
# flexpwm submodule index
DT_NXP_IMX_PWM_403E0000_PWM1_INDEX=1
DT_INST_5_NXP_IMX_PWM_INDEX=1
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_IMX_PWM_403E0000_PWM1_LABEL="FLEXPWM2_PWM1"
DT_INST_5_NXP_IMX_PWM_LABEL="FLEXPWM2_PWM1"
DT_INST_5_NXP_IMX_PWM=1

# Devicetree node:
#   /soc/flexpwm@403e0000/pwm2
#
# Binding (compatible = nxp,imx-pwm):
#   $ZEPHYR_BASE/dts/bindings/pwm/nxp,imx-pwm.yaml
#
# Dependency Ordinal: 63
#
# Requires:
#   60  /soc/flexpwm@403e0000
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   NXP MCUX PWM
DT_NXP_IMX_PWM_403E0000_PWM2_IRQ_0=139
DT_INST_6_NXP_IMX_PWM_IRQ_0=139
DT_NXP_IMX_PWM_403E0000_PWM2_IRQ_0_PRIORITY=0
DT_INST_6_NXP_IMX_PWM_IRQ_0_PRIORITY=0
# flexpwm submodule index
DT_NXP_IMX_PWM_403E0000_PWM2_INDEX=2
DT_INST_6_NXP_IMX_PWM_INDEX=2
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_IMX_PWM_403E0000_PWM2_LABEL="FLEXPWM2_PWM2"
DT_INST_6_NXP_IMX_PWM_LABEL="FLEXPWM2_PWM2"
DT_INST_6_NXP_IMX_PWM=1

# Devicetree node:
#   /soc/flexpwm@403e0000/pwm3
#
# Binding (compatible = nxp,imx-pwm):
#   $ZEPHYR_BASE/dts/bindings/pwm/nxp,imx-pwm.yaml
#
# Dependency Ordinal: 64
#
# Requires:
#   60  /soc/flexpwm@403e0000
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   NXP MCUX PWM
DT_NXP_IMX_PWM_403E0000_PWM3_IRQ_0=140
DT_INST_7_NXP_IMX_PWM_IRQ_0=140
DT_NXP_IMX_PWM_403E0000_PWM3_IRQ_0_PRIORITY=0
DT_INST_7_NXP_IMX_PWM_IRQ_0_PRIORITY=0
# flexpwm submodule index
DT_NXP_IMX_PWM_403E0000_PWM3_INDEX=3
DT_INST_7_NXP_IMX_PWM_INDEX=3
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_IMX_PWM_403E0000_PWM3_LABEL="FLEXPWM2_PWM3"
DT_INST_7_NXP_IMX_PWM_LABEL="FLEXPWM2_PWM3"
DT_INST_7_NXP_IMX_PWM=1

# Devicetree node:
#   /soc/flexpwm@403e4000
#
# Binding (compatible = nxp,flexpwm):
#   $ZEPHYR_BASE/dts/bindings/pwm/nxp,flexpwm.yaml
#
# Dependency Ordinal: 65
#
# Requires:
#   8   /soc
#   9   /soc/interrupt-controller@e000e100
#
# Supports:
#   66  /soc/flexpwm@403e4000/pwm0
#   67  /soc/flexpwm@403e4000/pwm1
#   68  /soc/flexpwm@403e4000/pwm2
#   69  /soc/flexpwm@403e4000/pwm3
#
# Description:
#   NXP eFLEX PWM module with mcux-pwm submodules
DT_NXP_FLEXPWM_403E4000_BASE_ADDRESS=0x403e4000
DT_INST_2_NXP_FLEXPWM_BASE_ADDRESS=0x403e4000
DT_NXP_FLEXPWM_403E4000_SIZE=16384
DT_INST_2_NXP_FLEXPWM_SIZE=16384
DT_NXP_FLEXPWM_403E4000_IRQ_0=146
DT_INST_2_NXP_FLEXPWM_IRQ_0=146
DT_NXP_FLEXPWM_403E4000_IRQ_0_PRIORITY=0
DT_INST_2_NXP_FLEXPWM_IRQ_0_PRIORITY=0
DT_INST_2_NXP_FLEXPWM=1

# Devicetree node:
#   /soc/flexpwm@403e4000/pwm0
#
# Binding (compatible = nxp,imx-pwm):
#   $ZEPHYR_BASE/dts/bindings/pwm/nxp,imx-pwm.yaml
#
# Dependency Ordinal: 66
#
# Requires:
#   65  /soc/flexpwm@403e4000
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   NXP MCUX PWM
DT_NXP_IMX_PWM_403E4000_PWM0_IRQ_0=142
DT_INST_8_NXP_IMX_PWM_IRQ_0=142
DT_NXP_IMX_PWM_403E4000_PWM0_IRQ_0_PRIORITY=0
DT_INST_8_NXP_IMX_PWM_IRQ_0_PRIORITY=0
# flexpwm submodule index
DT_NXP_IMX_PWM_403E4000_PWM0_INDEX=0
DT_INST_8_NXP_IMX_PWM_INDEX=0
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_IMX_PWM_403E4000_PWM0_LABEL="FLEXPWM3_PWM0"
DT_INST_8_NXP_IMX_PWM_LABEL="FLEXPWM3_PWM0"
DT_INST_8_NXP_IMX_PWM=1

# Devicetree node:
#   /soc/flexpwm@403e4000/pwm1
#
# Binding (compatible = nxp,imx-pwm):
#   $ZEPHYR_BASE/dts/bindings/pwm/nxp,imx-pwm.yaml
#
# Dependency Ordinal: 67
#
# Requires:
#   65  /soc/flexpwm@403e4000
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   NXP MCUX PWM
DT_NXP_IMX_PWM_403E4000_PWM1_IRQ_0=143
DT_INST_9_NXP_IMX_PWM_IRQ_0=143
DT_NXP_IMX_PWM_403E4000_PWM1_IRQ_0_PRIORITY=0
DT_INST_9_NXP_IMX_PWM_IRQ_0_PRIORITY=0
# flexpwm submodule index
DT_NXP_IMX_PWM_403E4000_PWM1_INDEX=1
DT_INST_9_NXP_IMX_PWM_INDEX=1
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_IMX_PWM_403E4000_PWM1_LABEL="FLEXPWM3_PWM1"
DT_INST_9_NXP_IMX_PWM_LABEL="FLEXPWM3_PWM1"
DT_INST_9_NXP_IMX_PWM=1

# Devicetree node:
#   /soc/flexpwm@403e4000/pwm2
#
# Binding (compatible = nxp,imx-pwm):
#   $ZEPHYR_BASE/dts/bindings/pwm/nxp,imx-pwm.yaml
#
# Dependency Ordinal: 68
#
# Requires:
#   65  /soc/flexpwm@403e4000
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   NXP MCUX PWM
DT_NXP_IMX_PWM_403E4000_PWM2_IRQ_0=144
DT_INST_10_NXP_IMX_PWM_IRQ_0=144
DT_NXP_IMX_PWM_403E4000_PWM2_IRQ_0_PRIORITY=0
DT_INST_10_NXP_IMX_PWM_IRQ_0_PRIORITY=0
# flexpwm submodule index
DT_NXP_IMX_PWM_403E4000_PWM2_INDEX=2
DT_INST_10_NXP_IMX_PWM_INDEX=2
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_IMX_PWM_403E4000_PWM2_LABEL="FLEXPWM3_PWM2"
DT_INST_10_NXP_IMX_PWM_LABEL="FLEXPWM3_PWM2"
DT_INST_10_NXP_IMX_PWM=1

# Devicetree node:
#   /soc/flexpwm@403e4000/pwm3
#
# Binding (compatible = nxp,imx-pwm):
#   $ZEPHYR_BASE/dts/bindings/pwm/nxp,imx-pwm.yaml
#
# Dependency Ordinal: 69
#
# Requires:
#   65  /soc/flexpwm@403e4000
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   NXP MCUX PWM
DT_NXP_IMX_PWM_403E4000_PWM3_IRQ_0=145
DT_INST_11_NXP_IMX_PWM_IRQ_0=145
DT_NXP_IMX_PWM_403E4000_PWM3_IRQ_0_PRIORITY=0
DT_INST_11_NXP_IMX_PWM_IRQ_0_PRIORITY=0
# flexpwm submodule index
DT_NXP_IMX_PWM_403E4000_PWM3_INDEX=3
DT_INST_11_NXP_IMX_PWM_INDEX=3
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_IMX_PWM_403E4000_PWM3_LABEL="FLEXPWM3_PWM3"
DT_INST_11_NXP_IMX_PWM_LABEL="FLEXPWM3_PWM3"
DT_INST_11_NXP_IMX_PWM=1

# Devicetree node:
#   /soc/flexpwm@403e8000
#
# Binding (compatible = nxp,flexpwm):
#   $ZEPHYR_BASE/dts/bindings/pwm/nxp,flexpwm.yaml
#
# Dependency Ordinal: 70
#
# Requires:
#   8   /soc
#   9   /soc/interrupt-controller@e000e100
#
# Supports:
#   71  /soc/flexpwm@403e8000/pwm0
#   72  /soc/flexpwm@403e8000/pwm1
#   73  /soc/flexpwm@403e8000/pwm2
#   74  /soc/flexpwm@403e8000/pwm3
#
# Description:
#   NXP eFLEX PWM module with mcux-pwm submodules
DT_NXP_FLEXPWM_403E8000_BASE_ADDRESS=0x403e8000
DT_INST_3_NXP_FLEXPWM_BASE_ADDRESS=0x403e8000
DT_NXP_FLEXPWM_403E8000_SIZE=16384
DT_INST_3_NXP_FLEXPWM_SIZE=16384
DT_NXP_FLEXPWM_403E8000_IRQ_0=151
DT_INST_3_NXP_FLEXPWM_IRQ_0=151
DT_NXP_FLEXPWM_403E8000_IRQ_0_PRIORITY=0
DT_INST_3_NXP_FLEXPWM_IRQ_0_PRIORITY=0
DT_INST_3_NXP_FLEXPWM=1

# Devicetree node:
#   /soc/flexpwm@403e8000/pwm0
#
# Binding (compatible = nxp,imx-pwm):
#   $ZEPHYR_BASE/dts/bindings/pwm/nxp,imx-pwm.yaml
#
# Dependency Ordinal: 71
#
# Requires:
#   70  /soc/flexpwm@403e8000
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   NXP MCUX PWM
DT_NXP_IMX_PWM_403E8000_PWM0_IRQ_0=147
DT_INST_12_NXP_IMX_PWM_IRQ_0=147
DT_NXP_IMX_PWM_403E8000_PWM0_IRQ_0_PRIORITY=0
DT_INST_12_NXP_IMX_PWM_IRQ_0_PRIORITY=0
# flexpwm submodule index
DT_NXP_IMX_PWM_403E8000_PWM0_INDEX=0
DT_INST_12_NXP_IMX_PWM_INDEX=0
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_IMX_PWM_403E8000_PWM0_LABEL="FLEXPWM4_PWM0"
DT_INST_12_NXP_IMX_PWM_LABEL="FLEXPWM4_PWM0"
DT_INST_12_NXP_IMX_PWM=1

# Devicetree node:
#   /soc/flexpwm@403e8000/pwm1
#
# Binding (compatible = nxp,imx-pwm):
#   $ZEPHYR_BASE/dts/bindings/pwm/nxp,imx-pwm.yaml
#
# Dependency Ordinal: 72
#
# Requires:
#   70  /soc/flexpwm@403e8000
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   NXP MCUX PWM
DT_NXP_IMX_PWM_403E8000_PWM1_IRQ_0=148
DT_INST_13_NXP_IMX_PWM_IRQ_0=148
DT_NXP_IMX_PWM_403E8000_PWM1_IRQ_0_PRIORITY=0
DT_INST_13_NXP_IMX_PWM_IRQ_0_PRIORITY=0
# flexpwm submodule index
DT_NXP_IMX_PWM_403E8000_PWM1_INDEX=1
DT_INST_13_NXP_IMX_PWM_INDEX=1
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_IMX_PWM_403E8000_PWM1_LABEL="FLEXPWM4_PWM1"
DT_INST_13_NXP_IMX_PWM_LABEL="FLEXPWM4_PWM1"
DT_INST_13_NXP_IMX_PWM=1

# Devicetree node:
#   /soc/flexpwm@403e8000/pwm2
#
# Binding (compatible = nxp,imx-pwm):
#   $ZEPHYR_BASE/dts/bindings/pwm/nxp,imx-pwm.yaml
#
# Dependency Ordinal: 73
#
# Requires:
#   70  /soc/flexpwm@403e8000
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   NXP MCUX PWM
DT_NXP_IMX_PWM_403E8000_PWM2_IRQ_0=149
DT_INST_14_NXP_IMX_PWM_IRQ_0=149
DT_NXP_IMX_PWM_403E8000_PWM2_IRQ_0_PRIORITY=0
DT_INST_14_NXP_IMX_PWM_IRQ_0_PRIORITY=0
# flexpwm submodule index
DT_NXP_IMX_PWM_403E8000_PWM2_INDEX=2
DT_INST_14_NXP_IMX_PWM_INDEX=2
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_IMX_PWM_403E8000_PWM2_LABEL="FLEXPWM4_PWM2"
DT_INST_14_NXP_IMX_PWM_LABEL="FLEXPWM4_PWM2"
DT_INST_14_NXP_IMX_PWM=1

# Devicetree node:
#   /soc/flexpwm@403e8000/pwm3
#
# Binding (compatible = nxp,imx-pwm):
#   $ZEPHYR_BASE/dts/bindings/pwm/nxp,imx-pwm.yaml
#
# Dependency Ordinal: 74
#
# Requires:
#   70  /soc/flexpwm@403e8000
#   9   /soc/interrupt-controller@e000e100
#
# Description:
#   NXP MCUX PWM
DT_NXP_IMX_PWM_403E8000_PWM3_IRQ_0=150
DT_INST_15_NXP_IMX_PWM_IRQ_0=150
DT_NXP_IMX_PWM_403E8000_PWM3_IRQ_0_PRIORITY=0
DT_INST_15_NXP_IMX_PWM_IRQ_0_PRIORITY=0
# flexpwm submodule index
DT_NXP_IMX_PWM_403E8000_PWM3_INDEX=3
DT_INST_15_NXP_IMX_PWM_INDEX=3
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_IMX_PWM_403E8000_PWM3_LABEL="FLEXPWM4_PWM3"
DT_INST_15_NXP_IMX_PWM_LABEL="FLEXPWM4_PWM3"
DT_INST_15_NXP_IMX_PWM=1

# Devicetree node:
#   /soc/flexram@400b0000
#
# No matching binding.
#
# Dependency Ordinal: 75
#
# Requires:
#   8   /soc
#   9   /soc/interrupt-controller@e000e100
#
# Supports:
#   76  /soc/flexram@400b0000/dtcm@20000000
#   77  /soc/flexram@400b0000/itcm@0
#   78  /soc/flexram@400b0000/ocram@20200000

# Devicetree node:
#   /soc/flexram@400b0000/dtcm@20000000
#
# Binding (compatible = nxp,imx-dtcm):
#   $ZEPHYR_BASE/dts/bindings/arm/nxp,imx-dtcm.yaml
#
# Dependency Ordinal: 76
#
# Requires:
#   75  /soc/flexram@400b0000
#
# Description:
#   i.MX DTCM (Data Tightly Coupled Memory)
DT_NXP_IMX_DTCM_20000000_BASE_ADDRESS=0x20000000
DT_INST_0_NXP_IMX_DTCM_BASE_ADDRESS=0x20000000
DT_NXP_IMX_DTCM_20000000_SIZE=131072
DT_INST_0_NXP_IMX_DTCM_SIZE=131072
DT_INST_0_NXP_IMX_DTCM=1

# Devicetree node:
#   /soc/flexram@400b0000/itcm@0
#
# Binding (compatible = nxp,imx-itcm):
#   $ZEPHYR_BASE/dts/bindings/arm/nxp,imx-itcm.yaml
#
# Dependency Ordinal: 77
#
# Requires:
#   75  /soc/flexram@400b0000
#
# Description:
#   i.MX ITCM (Instruction Tightly Coupled Memory)
DT_NXP_IMX_ITCM_0_BASE_ADDRESS=0x0
DT_INST_0_NXP_IMX_ITCM_BASE_ADDRESS=0x0
DT_NXP_IMX_ITCM_0_SIZE=131072
DT_INST_0_NXP_IMX_ITCM_SIZE=131072
DT_INST_0_NXP_IMX_ITCM=1

# Devicetree node:
#   /soc/flexram@400b0000/ocram@20200000
#
# Binding (compatible = mmio-sram):
#   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
#
# Dependency Ordinal: 78
#
# Requires:
#   75  /soc/flexram@400b0000
#
# Description:
#   Generic on-chip SRAM description
DT_MMIO_SRAM_20200000_BASE_ADDRESS=0x20200000
DT_INST_0_MMIO_SRAM_BASE_ADDRESS=0x20200000
DT_MMIO_SRAM_20200000_SIZE=262144
DT_INST_0_MMIO_SRAM_SIZE=262144
DT_INST_0_MMIO_SRAM=1

# Devicetree node:
#   /soc/i2c@403f0000
#
# Binding (compatible = nxp,imx-lpi2c):
#   $ZEPHYR_BASE/dts/bindings/i2c/nxp,imx-lpi2c.yaml
#
# Dependency Ordinal: 79
#
# Requires:
#   8   /soc
#   23  /soc/ccm@400fc000
#   9   /soc/interrupt-controller@e000e100
#
# Supports:
#   80  /soc/i2c@403f0000/gt9x@14
#
# Description:
#   NXP i.MX LPI2C controller
DT_NXP_IMX_LPI2C_403F0000_BASE_ADDRESS=0x403f0000
DT_ALIAS_I2C_1_BASE_ADDRESS=0x403f0000
DT_NXP_IMX_LPI2C_I2C_1_BASE_ADDRESS=0x403f0000
DT_INST_0_NXP_IMX_LPI2C_BASE_ADDRESS=0x403f0000
DT_NXP_IMX_LPI2C_403F0000_SIZE=16384
DT_ALIAS_I2C_1_SIZE=16384
DT_NXP_IMX_LPI2C_I2C_1_SIZE=16384
DT_INST_0_NXP_IMX_LPI2C_SIZE=16384
DT_NXP_IMX_LPI2C_403F0000_IRQ_0=28
DT_ALIAS_I2C_1_IRQ_0=28
DT_NXP_IMX_LPI2C_I2C_1_IRQ_0=28
DT_INST_0_NXP_IMX_LPI2C_IRQ_0=28
DT_NXP_IMX_LPI2C_403F0000_IRQ_0_PRIORITY=0
DT_ALIAS_I2C_1_IRQ_0_PRIORITY=0
DT_NXP_IMX_LPI2C_I2C_1_IRQ_0_PRIORITY=0
DT_INST_0_NXP_IMX_LPI2C_IRQ_0_PRIORITY=0
# Initial clock frequency in Hz
DT_NXP_IMX_LPI2C_403F0000_CLOCK_FREQUENCY=100000
DT_ALIAS_I2C_1_CLOCK_FREQUENCY=100000
DT_NXP_IMX_LPI2C_I2C_1_CLOCK_FREQUENCY=100000
DT_INST_0_NXP_IMX_LPI2C_CLOCK_FREQUENCY=100000
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_IMX_LPI2C_403F0000_LABEL="I2C_1"
DT_ALIAS_I2C_1_LABEL="I2C_1"
DT_NXP_IMX_LPI2C_I2C_1_LABEL="I2C_1"
DT_INST_0_NXP_IMX_LPI2C_LABEL="I2C_1"
DT_NXP_IMX_LPI2C_403F0000_CLOCK_CONTROLLER="CCM"
DT_ALIAS_I2C_1_CLOCK_CONTROLLER="CCM"
DT_NXP_IMX_LPI2C_I2C_1_CLOCK_CONTROLLER="CCM"
DT_INST_0_NXP_IMX_LPI2C_CLOCK_CONTROLLER="CCM"
DT_NXP_IMX_LPI2C_403F0000_CLOCK_NAME_0=4
DT_ALIAS_I2C_1_CLOCK_NAME_0=4
DT_NXP_IMX_LPI2C_I2C_1_CLOCK_NAME_0=4
DT_INST_0_NXP_IMX_LPI2C_CLOCK_NAME_0=4
DT_NXP_IMX_LPI2C_403F0000_CLOCK_NAME=4
DT_ALIAS_I2C_1_CLOCK_NAME=4
DT_NXP_IMX_LPI2C_I2C_1_CLOCK_NAME=4
DT_INST_0_NXP_IMX_LPI2C_CLOCK_NAME=4
DT_NXP_IMX_LPI2C_403F0000_CLOCK_OFFSET_0=112
DT_ALIAS_I2C_1_CLOCK_OFFSET_0=112
DT_NXP_IMX_LPI2C_I2C_1_CLOCK_OFFSET_0=112
DT_INST_0_NXP_IMX_LPI2C_CLOCK_OFFSET_0=112
DT_NXP_IMX_LPI2C_403F0000_CLOCK_OFFSET=112
DT_ALIAS_I2C_1_CLOCK_OFFSET=112
DT_NXP_IMX_LPI2C_I2C_1_CLOCK_OFFSET=112
DT_INST_0_NXP_IMX_LPI2C_CLOCK_OFFSET=112
DT_NXP_IMX_LPI2C_403F0000_CLOCK_BITS_0=6
DT_ALIAS_I2C_1_CLOCK_BITS_0=6
DT_NXP_IMX_LPI2C_I2C_1_CLOCK_BITS_0=6
DT_INST_0_NXP_IMX_LPI2C_CLOCK_BITS_0=6
DT_NXP_IMX_LPI2C_403F0000_CLOCK_BITS=6
DT_ALIAS_I2C_1_CLOCK_BITS=6
DT_NXP_IMX_LPI2C_I2C_1_CLOCK_BITS=6
DT_INST_0_NXP_IMX_LPI2C_CLOCK_BITS=6
DT_INST_0_NXP_IMX_LPI2C=1

# Devicetree node:
#   /soc/i2c@403f0000/gt9x@14
#
# Binding (compatible = coodix,gt9x):
#   $ZEPHYR_BASE/dts/bindings/kscan/coodix,gt9x.yaml
#
# Dependency Ordinal: 80
#
# Requires:
#   10  /soc/gpio@401b8000
#   79  /soc/i2c@403f0000
#
# Description:
#   GT9x capacitive touch panel
DT_NXP_IMX_LPI2C_403F0000_COODIX_GT9X_14_BASE_ADDRESS=0x14
DT_INST_0_COODIX_GT9X_BASE_ADDRESS=0x14
# touch panel width
DT_NXP_IMX_LPI2C_403F0000_COODIX_GT9X_14_WIDTH=480
DT_INST_0_COODIX_GT9X_WIDTH=480
# touch panel height
DT_NXP_IMX_LPI2C_403F0000_COODIX_GT9X_14_HEIGHT=320
DT_INST_0_COODIX_GT9X_HEIGHT=320
DT_NXP_IMX_LPI2C_403F0000_COODIX_GT9X_14_INT_GPIOS_CONTROLLER="GPIO_1"
DT_INST_0_COODIX_GT9X_INT_GPIOS_CONTROLLER="GPIO_1"
DT_NXP_IMX_LPI2C_403F0000_COODIX_GT9X_14_INT_GPIOS_PIN=19
DT_INST_0_COODIX_GT9X_INT_GPIOS_PIN=19
DT_NXP_IMX_LPI2C_403F0000_COODIX_GT9X_14_INT_GPIOS_FLAGS=0
DT_INST_0_COODIX_GT9X_INT_GPIOS_FLAGS=0
DT_NXP_IMX_LPI2C_403F0000_COODIX_GT9X_14_RESET_GPIOS_CONTROLLER="GPIO_1"
DT_INST_0_COODIX_GT9X_RESET_GPIOS_CONTROLLER="GPIO_1"
DT_NXP_IMX_LPI2C_403F0000_COODIX_GT9X_14_RESET_GPIOS_PIN=2
DT_INST_0_COODIX_GT9X_RESET_GPIOS_PIN=2
DT_NXP_IMX_LPI2C_403F0000_COODIX_GT9X_14_RESET_GPIOS_FLAGS=0
DT_INST_0_COODIX_GT9X_RESET_GPIOS_FLAGS=0
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_IMX_LPI2C_403F0000_COODIX_GT9X_14_LABEL="GT9X"
DT_INST_0_COODIX_GT9X_LABEL="GT9X"
DT_NXP_IMX_LPI2C_403F0000_COODIX_GT9X_14_BUS_NAME="I2C_1"
DT_INST_0_COODIX_GT9X_BUS_NAME="I2C_1"
DT_COODIX_GT9X_BUS_I2C=1
DT_INST_0_COODIX_GT9X=1

# Devicetree node:
#   /soc/spi@402a8000
#
# Binding (compatible = nxp,imx-flexspi):
#   $ZEPHYR_BASE/dts/bindings/spi/nxp,imx-flexspi.yaml
#
# Dependency Ordinal: 81
#
# Requires:
#   8   /soc
#   9   /soc/interrupt-controller@e000e100
#
# Supports:
#   82  /soc/spi@402a8000/is25wp064@0
#
# Description:
#   NXP FlexSPI controller
DT_NXP_IMX_FLEXSPI_402A8000_BASE_ADDRESS_0=0x402a8000
DT_INST_0_NXP_IMX_FLEXSPI_BASE_ADDRESS_0=0x402a8000
DT_NXP_IMX_FLEXSPI_402A8000_SIZE_0=16384
DT_INST_0_NXP_IMX_FLEXSPI_SIZE_0=16384
DT_NXP_IMX_FLEXSPI_402A8000_BASE_ADDRESS_1=0x60000000
DT_INST_0_NXP_IMX_FLEXSPI_BASE_ADDRESS_1=0x60000000
DT_NXP_IMX_FLEXSPI_402A8000_SIZE_1=8388608
DT_INST_0_NXP_IMX_FLEXSPI_SIZE_1=8388608
DT_NXP_IMX_FLEXSPI_402A8000_IRQ_0=108
DT_INST_0_NXP_IMX_FLEXSPI_IRQ_0=108
DT_NXP_IMX_FLEXSPI_402A8000_IRQ_0_PRIORITY=0
DT_INST_0_NXP_IMX_FLEXSPI_IRQ_0_PRIORITY=0
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_IMX_FLEXSPI_402A8000_LABEL="FLEXSPI0"
DT_INST_0_NXP_IMX_FLEXSPI_LABEL="FLEXSPI0"
DT_INST_0_NXP_IMX_FLEXSPI=1

# Devicetree node:
#   /soc/spi@402a8000/is25wp064@0
#
# Binding (compatible = jedec,spi-nor):
#   $ZEPHYR_BASE/dts/bindings/mtd/jedec,spi-nor.yaml
#
# Dependency Ordinal: 82
#
# Requires:
#   81  /soc/spi@402a8000
#
# Description:
#   Properties supporting Zephyr spi-nor flash driver (over the Zephyr SPI
#   API) control of serial flash memories using the standard M25P80-based
#   command set.
DT_NXP_IMX_FLEXSPI_402A8000_JEDEC_SPI_NOR_0_BASE_ADDRESS=0x0
DT_INST_0_ISSI_IS25WP064_BASE_ADDRESS=0x0
DT_INST_0_JEDEC_SPI_NOR_BASE_ADDRESS=0x0
# Maximum clock frequency of device's SPI interface in Hz
DT_NXP_IMX_FLEXSPI_402A8000_JEDEC_SPI_NOR_0_SPI_MAX_FREQUENCY=133000000
DT_INST_0_ISSI_IS25WP064_SPI_MAX_FREQUENCY=133000000
DT_INST_0_JEDEC_SPI_NOR_SPI_MAX_FREQUENCY=133000000
# Human readable string describing the device (used by Zephyr for API name)
DT_NXP_IMX_FLEXSPI_402A8000_JEDEC_SPI_NOR_0_LABEL="IS25WP064"
DT_INST_0_ISSI_IS25WP064_LABEL="IS25WP064"
DT_INST_0_JEDEC_SPI_NOR_LABEL="IS25WP064"
# JEDEC ID as manufacturer ID, memory type, memory density
# Indicates the device supports the BE32K (0xD8) command
DT_NXP_IMX_FLEXSPI_402A8000_JEDEC_SPI_NOR_0_HAS_BE32K=0
DT_INST_0_ISSI_IS25WP064_HAS_BE32K=0
DT_INST_0_JEDEC_SPI_NOR_HAS_BE32K=0
# Indicates the device requires the ULBPR (0x98) command.
#
# Some flash chips such as the Microchip SST26VF series have a block
# protection register that initializes to write-protected.  Use this
# property to indicate that the BPR must be unlocked before write
# operations can proceed.
DT_NXP_IMX_FLEXSPI_402A8000_JEDEC_SPI_NOR_0_REQUIRES_ULBPR=0
DT_INST_0_ISSI_IS25WP064_REQUIRES_ULBPR=0
DT_INST_0_JEDEC_SPI_NOR_REQUIRES_ULBPR=0
# Indicates the device supports the DPD (0xB9) command.
#
# Use this property to indicate the flash chip supports the Deep
# Power-Down mode that is entered by command 0xB9 to reduce power
# consumption below normal standby levels.  Use of this property
# implies that the RDPD (0xAB) Release from Deep Power Down command
# is also supported.  (On some chips this command functions as Read
# Electronic Signature; see t-enter-dpd).
DT_NXP_IMX_FLEXSPI_402A8000_JEDEC_SPI_NOR_0_HAS_DPD=0
DT_INST_0_ISSI_IS25WP064_HAS_DPD=0
DT_INST_0_JEDEC_SPI_NOR_HAS_DPD=0
# flash capacity in bits
DT_NXP_IMX_FLEXSPI_402A8000_JEDEC_SPI_NOR_0_SIZE=67108864
DT_INST_0_ISSI_IS25WP064_SIZE=67108864
DT_INST_0_JEDEC_SPI_NOR_SIZE=67108864
DT_NXP_IMX_FLEXSPI_402A8000_JEDEC_SPI_NOR_0_BUS_NAME="FLEXSPI0"
DT_INST_0_ISSI_IS25WP064_BUS_NAME="FLEXSPI0"
DT_INST_0_JEDEC_SPI_NOR_BUS_NAME="FLEXSPI0"
DT_ISSI_IS25WP064_BUS_SPI=1
DT_JEDEC_SPI_NOR_BUS_SPI=1
DT_INST_0_ISSI_IS25WP064=1
DT_INST_0_JEDEC_SPI_NOR=1

# Compatibles appearing on enabled nodes
DT_COMPAT_ARM_ARMV7M_MPU=1
DT_COMPAT_ARM_CORTEX_M7=1
DT_COMPAT_ARM_V7M_NVIC=1
DT_COMPAT_COODIX_GT9X=1
DT_COMPAT_FIXED_CLOCK=1
DT_COMPAT_FSL_IMX6SX_LCDIF=1
DT_COMPAT_GPIO_LEDS=1
DT_COMPAT_ISSI_IS25WP064=1
DT_COMPAT_JEDEC_SPI_NOR=1
DT_COMPAT_LCD_RGB_INTERFACE=1
DT_COMPAT_MMIO_SRAM=1
DT_COMPAT_NXP_FLEXPWM=1
DT_COMPAT_NXP_IMX_CCM=1
DT_COMPAT_NXP_IMX_DTCM=1
DT_COMPAT_NXP_IMX_FLEXRAM=1
DT_COMPAT_NXP_IMX_FLEXSPI=1
DT_COMPAT_NXP_IMX_GPIO=1
DT_COMPAT_NXP_IMX_GPT=1
DT_COMPAT_NXP_IMX_ITCM=1
DT_COMPAT_NXP_IMX_LPI2C=1
DT_COMPAT_NXP_IMX_LPSPI=1
DT_COMPAT_NXP_IMX_PWM=1
DT_COMPAT_NXP_IMX_SEMC=1
DT_COMPAT_NXP_IMX_USDHC=1
DT_COMPAT_NXP_KINETIS_LPUART=1
DT_COMPAT_NXP_KINETIS_TRNG=1
DT_COMPAT_NXP_KINETIS_USBD=1
DT_COMPAT_NXP_MIMXRT1052=1
DT_COMPAT_SIMPLE_BUS=1

# /chosen/zephyr,flash (missing)
DT_FLASH_BASE_ADDRESS=0
DT_FLASH_SIZE=0

# /chosen/zephyr,code-partition (missing)
DT_CODE_PARTITION_OFFSET=0
DT_CODE_PARTITION_SIZE=0
