

================================================================
== Vitis HLS Report for 'kernel'
================================================================
* Date:           Fri Sep 20 17:09:45 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        mvt.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  2560022|  2560022|  8.525 ms|  8.525 ms|  2560023|  2560023|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+---------+---------+---------+
        |                                                           |                                                 |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
        |                          Instance                         |                      Module                     |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+---------+---------+---------+
        |grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_30  |kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2  |  1280009|  1280009|  4.262 ms|  4.262 ms|  1280009|  1280009|       no|
        |grp_kernel_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_fu_40  |kernel_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4  |  1280010|  1280010|  4.262 ms|  4.262 ms|  1280010|  1280010|       no|
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     6|     1080|      931|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      138|    -|
|Register             |        -|     -|        6|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     6|     1086|     1069|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |                          Instance                         |                      Module                     | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U15                         |fadd_32ns_32ns_32_7_full_dsp_1                   |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U16                          |fmul_32ns_32ns_32_4_max_dsp_1                    |        0|   3|  143|   78|    0|
    |grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_30  |kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2  |        0|   0|  318|  378|    0|
    |grp_kernel_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_fu_40  |kernel_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4  |        0|   1|  301|  277|    0|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                      |                                                 |        0|   6| 1080|  931|    0|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |A_address0    |  14|          3|   18|         54|
    |A_ce0         |  14|          3|    1|          3|
    |ap_NS_fsm     |  26|          5|    1|          5|
    |grp_fu_50_ce  |  14|          3|    1|          3|
    |grp_fu_50_p0  |  14|          3|   32|         96|
    |grp_fu_50_p1  |  14|          3|   32|         96|
    |grp_fu_54_ce  |  14|          3|    1|          3|
    |grp_fu_54_p0  |  14|          3|   32|         96|
    |grp_fu_54_p1  |  14|          3|   32|         96|
    +--------------+----+-----------+-----+-----------+
    |Total         | 138|         29|  150|        452|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+---+----+-----+-----------+
    |                                  Name                                  | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                               |  4|   0|    4|          0|
    |grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_30_ap_start_reg  |  1|   0|    1|          0|
    |grp_kernel_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_fu_40_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                   |  6|   0|    6|          0|
    +------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|        kernel|  return value|
|x1_address0  |  out|    9|   ap_memory|            x1|         array|
|x1_ce0       |  out|    1|   ap_memory|            x1|         array|
|x1_we0       |  out|    1|   ap_memory|            x1|         array|
|x1_d0        |  out|   32|   ap_memory|            x1|         array|
|x1_q0        |   in|   32|   ap_memory|            x1|         array|
|x2_address0  |  out|    9|   ap_memory|            x2|         array|
|x2_ce0       |  out|    1|   ap_memory|            x2|         array|
|x2_we0       |  out|    1|   ap_memory|            x2|         array|
|x2_d0        |  out|   32|   ap_memory|            x2|         array|
|x2_address1  |  out|    9|   ap_memory|            x2|         array|
|x2_ce1       |  out|    1|   ap_memory|            x2|         array|
|x2_q1        |   in|   32|   ap_memory|            x2|         array|
|y1_address0  |  out|    9|   ap_memory|            y1|         array|
|y1_ce0       |  out|    1|   ap_memory|            y1|         array|
|y1_q0        |   in|   32|   ap_memory|            y1|         array|
|y2_address0  |  out|    9|   ap_memory|            y2|         array|
|y2_ce0       |  out|    1|   ap_memory|            y2|         array|
|y2_q0        |   in|   32|   ap_memory|            y2|         array|
|A_address0   |  out|   18|   ap_memory|             A|         array|
|A_ce0        |  out|    1|   ap_memory|             A|         array|
|A_q0         |   in|   32|   ap_memory|             A|         array|
+-------------+-----+-----+------------+--------------+--------------+

