ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32l4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.bss.msg_buffer,"aw",%nobits
  20              		.align	2
  23              	msg_buffer:
  24 0000 00000000 		.space	30
  24      00000000 
  24      00000000 
  24      00000000 
  24      00000000 
  25              		.section	.bss.RxBuf,"aw",%nobits
  26              		.align	2
  29              	RxBuf:
  30 0000 00000000 		.space	20
  30      00000000 
  30      00000000 
  30      00000000 
  30      00000000 
  31              		.section	.text.HAL_MspInit,"ax",%progbits
  32              		.align	1
  33              		.global	HAL_MspInit
  34              		.syntax unified
  35              		.thumb
  36              		.thumb_func
  38              	HAL_MspInit:
  39              	.LFB321:
  40              		.file 1 "Core/Src/stm32l4xx_hal_msp.c"
   1:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l4xx_hal_msp.c **** /**
   3:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l4xx_hal_msp.c ****   * @file         stm32l4xx_hal_msp.c
   5:Core/Src/stm32l4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l4xx_hal_msp.c ****   *
  10:Core/Src/stm32l4xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32l4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32l4xx_hal_msp.c ****   *
  13:Core/Src/stm32l4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32l4xx_hal_msp.c ****   * in the root directory of this software component.
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 2


  15:Core/Src/stm32l4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32l4xx_hal_msp.c ****   *
  17:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32l4xx_hal_msp.c ****   */
  19:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32l4xx_hal_msp.c **** 
  21:Core/Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32l4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32l4xx_hal_msp.c **** 
  25:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32l4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  27:Core/Src/stm32l4xx_hal_msp.c **** 
  28:Core/Src/stm32l4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_lpuart1_rx;
  29:Core/Src/stm32l4xx_hal_msp.c **** 
  30:Core/Src/stm32l4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  31:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  32:Core/Src/stm32l4xx_hal_msp.c **** 
  33:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END TD */
  34:Core/Src/stm32l4xx_hal_msp.c **** 
  35:Core/Src/stm32l4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  37:Core/Src/stm32l4xx_hal_msp.c **** 
  38:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Define */
  39:Core/Src/stm32l4xx_hal_msp.c **** 
  40:Core/Src/stm32l4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  41:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  42:Core/Src/stm32l4xx_hal_msp.c **** 
  43:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Macro */
  44:Core/Src/stm32l4xx_hal_msp.c **** 
  45:Core/Src/stm32l4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  46:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  47:Core/Src/stm32l4xx_hal_msp.c **** 
  48:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PV */
  49:Core/Src/stm32l4xx_hal_msp.c **** 
  50:Core/Src/stm32l4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  52:Core/Src/stm32l4xx_hal_msp.c **** 
  53:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PFP */
  54:Core/Src/stm32l4xx_hal_msp.c **** 
  55:Core/Src/stm32l4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  56:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  57:Core/Src/stm32l4xx_hal_msp.c **** 
  58:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  59:Core/Src/stm32l4xx_hal_msp.c **** 
  60:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  61:Core/Src/stm32l4xx_hal_msp.c **** 
  62:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  63:Core/Src/stm32l4xx_hal_msp.c **** 
  64:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  65:Core/Src/stm32l4xx_hal_msp.c ****                                         /**
  66:Core/Src/stm32l4xx_hal_msp.c ****   * Initializes the Global MSP.
  67:Core/Src/stm32l4xx_hal_msp.c ****   */
  68:Core/Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  69:Core/Src/stm32l4xx_hal_msp.c **** {
  41              		.loc 1 69 1
  42              		.cfi_startproc
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 3


  43              		@ args = 0, pretend = 0, frame = 8
  44              		@ frame_needed = 1, uses_anonymous_args = 0
  45              		@ link register save eliminated.
  46 0000 80B4     		push	{r7}
  47              		.cfi_def_cfa_offset 4
  48              		.cfi_offset 7, -4
  49 0002 83B0     		sub	sp, sp, #12
  50              		.cfi_def_cfa_offset 16
  51 0004 00AF     		add	r7, sp, #0
  52              		.cfi_def_cfa_register 7
  53              	.LBB2:
  70:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  71:Core/Src/stm32l4xx_hal_msp.c **** 
  72:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  73:Core/Src/stm32l4xx_hal_msp.c **** 
  74:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  54              		.loc 1 74 3
  55 0006 0F4B     		ldr	r3, .L2
  56 0008 1B6E     		ldr	r3, [r3, #96]
  57 000a 0E4A     		ldr	r2, .L2
  58 000c 43F00103 		orr	r3, r3, #1
  59 0010 1366     		str	r3, [r2, #96]
  60 0012 0C4B     		ldr	r3, .L2
  61 0014 1B6E     		ldr	r3, [r3, #96]
  62 0016 03F00103 		and	r3, r3, #1
  63 001a 7B60     		str	r3, [r7, #4]
  64 001c 7B68     		ldr	r3, [r7, #4]
  65              	.LBE2:
  66              	.LBB3:
  75:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  67              		.loc 1 75 3
  68 001e 094B     		ldr	r3, .L2
  69 0020 9B6D     		ldr	r3, [r3, #88]
  70 0022 084A     		ldr	r2, .L2
  71 0024 43F08053 		orr	r3, r3, #268435456
  72 0028 9365     		str	r3, [r2, #88]
  73 002a 064B     		ldr	r3, .L2
  74 002c 9B6D     		ldr	r3, [r3, #88]
  75 002e 03F08053 		and	r3, r3, #268435456
  76 0032 3B60     		str	r3, [r7]
  77 0034 3B68     		ldr	r3, [r7]
  78              	.LBE3:
  76:Core/Src/stm32l4xx_hal_msp.c **** 
  77:Core/Src/stm32l4xx_hal_msp.c ****   /* System interrupt init*/
  78:Core/Src/stm32l4xx_hal_msp.c **** 
  79:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32l4xx_hal_msp.c **** 
  81:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32l4xx_hal_msp.c **** }
  79              		.loc 1 82 1
  80 0036 00BF     		nop
  81 0038 0C37     		adds	r7, r7, #12
  82              		.cfi_def_cfa_offset 4
  83 003a BD46     		mov	sp, r7
  84              		.cfi_def_cfa_register 13
  85              		@ sp needed
  86 003c 5DF8047B 		ldr	r7, [sp], #4
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 4


  87              		.cfi_restore 7
  88              		.cfi_def_cfa_offset 0
  89 0040 7047     		bx	lr
  90              	.L3:
  91 0042 00BF     		.align	2
  92              	.L2:
  93 0044 00100240 		.word	1073876992
  94              		.cfi_endproc
  95              	.LFE321:
  97              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  98              		.align	1
  99              		.global	HAL_ADC_MspInit
 100              		.syntax unified
 101              		.thumb
 102              		.thumb_func
 104              	HAL_ADC_MspInit:
 105              	.LFB322:
  83:Core/Src/stm32l4xx_hal_msp.c **** 
  84:Core/Src/stm32l4xx_hal_msp.c **** /**
  85:Core/Src/stm32l4xx_hal_msp.c **** * @brief ADC MSP Initialization
  86:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  87:Core/Src/stm32l4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  88:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
  89:Core/Src/stm32l4xx_hal_msp.c **** */
  90:Core/Src/stm32l4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  91:Core/Src/stm32l4xx_hal_msp.c **** {
 106              		.loc 1 91 1
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 192
 109              		@ frame_needed = 1, uses_anonymous_args = 0
 110 0000 80B5     		push	{r7, lr}
 111              		.cfi_def_cfa_offset 8
 112              		.cfi_offset 7, -8
 113              		.cfi_offset 14, -4
 114 0002 B0B0     		sub	sp, sp, #192
 115              		.cfi_def_cfa_offset 200
 116 0004 00AF     		add	r7, sp, #0
 117              		.cfi_def_cfa_register 7
 118 0006 7860     		str	r0, [r7, #4]
  92:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 119              		.loc 1 92 20
 120 0008 07F1AC03 		add	r3, r7, #172
 121 000c 0022     		movs	r2, #0
 122 000e 1A60     		str	r2, [r3]
 123 0010 5A60     		str	r2, [r3, #4]
 124 0012 9A60     		str	r2, [r3, #8]
 125 0014 DA60     		str	r2, [r3, #12]
 126 0016 1A61     		str	r2, [r3, #16]
  93:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 127              		.loc 1 93 28
 128 0018 07F11403 		add	r3, r7, #20
 129 001c 9822     		movs	r2, #152
 130 001e 0021     		movs	r1, #0
 131 0020 1846     		mov	r0, r3
 132 0022 FFF7FEFF 		bl	memset
  94:Core/Src/stm32l4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 133              		.loc 1 94 10
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 5


 134 0026 7B68     		ldr	r3, [r7, #4]
 135 0028 1B68     		ldr	r3, [r3]
 136              		.loc 1 94 5
 137 002a 3C4A     		ldr	r2, .L9
 138 002c 9342     		cmp	r3, r2
 139 002e 71D1     		bne	.L8
  95:Core/Src/stm32l4xx_hal_msp.c ****   {
  96:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  97:Core/Src/stm32l4xx_hal_msp.c **** 
  98:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  99:Core/Src/stm32l4xx_hal_msp.c **** 
 100:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 101:Core/Src/stm32l4xx_hal_msp.c ****   */
 102:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 140              		.loc 1 102 40
 141 0030 4FF48043 		mov	r3, #16384
 142 0034 7B61     		str	r3, [r7, #20]
 103:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 143              		.loc 1 103 37
 144 0036 4FF08053 		mov	r3, #268435456
 145 003a C7F89430 		str	r3, [r7, #148]
 104:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 146              		.loc 1 104 41
 147 003e 0123     		movs	r3, #1
 148 0040 BB61     		str	r3, [r7, #24]
 105:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 149              		.loc 1 105 36
 150 0042 0123     		movs	r3, #1
 151 0044 FB61     		str	r3, [r7, #28]
 106:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 152              		.loc 1 106 36
 153 0046 1823     		movs	r3, #24
 154 0048 3B62     		str	r3, [r7, #32]
 107:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 155              		.loc 1 107 36
 156 004a 0223     		movs	r3, #2
 157 004c 7B62     		str	r3, [r7, #36]
 108:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 158              		.loc 1 108 36
 159 004e 0423     		movs	r3, #4
 160 0050 BB62     		str	r3, [r7, #40]
 109:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 161              		.loc 1 109 36
 162 0052 0223     		movs	r3, #2
 163 0054 FB62     		str	r3, [r7, #44]
 110:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 164              		.loc 1 110 43
 165 0056 4FF08073 		mov	r3, #16777216
 166 005a 3B63     		str	r3, [r7, #48]
 111:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 167              		.loc 1 111 9
 168 005c 07F11403 		add	r3, r7, #20
 169 0060 1846     		mov	r0, r3
 170 0062 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 171 0066 0346     		mov	r3, r0
 172              		.loc 1 111 8
 173 0068 002B     		cmp	r3, #0
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 6


 174 006a 01D0     		beq	.L6
 112:Core/Src/stm32l4xx_hal_msp.c ****     {
 113:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 175              		.loc 1 113 7
 176 006c FFF7FEFF 		bl	Error_Handler
 177              	.L6:
 178              	.LBB4:
 114:Core/Src/stm32l4xx_hal_msp.c ****     }
 115:Core/Src/stm32l4xx_hal_msp.c **** 
 116:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 117:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_ENABLE();
 179              		.loc 1 117 5
 180 0070 2B4B     		ldr	r3, .L9+4
 181 0072 DB6C     		ldr	r3, [r3, #76]
 182 0074 2A4A     		ldr	r2, .L9+4
 183 0076 43F40053 		orr	r3, r3, #8192
 184 007a D364     		str	r3, [r2, #76]
 185 007c 284B     		ldr	r3, .L9+4
 186 007e DB6C     		ldr	r3, [r3, #76]
 187 0080 03F40053 		and	r3, r3, #8192
 188 0084 3B61     		str	r3, [r7, #16]
 189 0086 3B69     		ldr	r3, [r7, #16]
 190              	.LBE4:
 191              	.LBB5:
 118:Core/Src/stm32l4xx_hal_msp.c **** 
 119:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 192              		.loc 1 119 5
 193 0088 254B     		ldr	r3, .L9+4
 194 008a DB6C     		ldr	r3, [r3, #76]
 195 008c 244A     		ldr	r2, .L9+4
 196 008e 43F00403 		orr	r3, r3, #4
 197 0092 D364     		str	r3, [r2, #76]
 198 0094 224B     		ldr	r3, .L9+4
 199 0096 DB6C     		ldr	r3, [r3, #76]
 200 0098 03F00403 		and	r3, r3, #4
 201 009c FB60     		str	r3, [r7, #12]
 202 009e FB68     		ldr	r3, [r7, #12]
 203              	.LBE5:
 120:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 121:Core/Src/stm32l4xx_hal_msp.c ****     PC0     ------> ADC1_IN1
 122:Core/Src/stm32l4xx_hal_msp.c ****     PC1     ------> ADC1_IN2
 123:Core/Src/stm32l4xx_hal_msp.c ****     */
 124:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 204              		.loc 1 124 25
 205 00a0 0323     		movs	r3, #3
 206 00a2 C7F8AC30 		str	r3, [r7, #172]
 125:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 207              		.loc 1 125 26
 208 00a6 0B23     		movs	r3, #11
 209 00a8 C7F8B030 		str	r3, [r7, #176]
 126:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 210              		.loc 1 126 26
 211 00ac 0023     		movs	r3, #0
 212 00ae C7F8B430 		str	r3, [r7, #180]
 127:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 213              		.loc 1 127 5
 214 00b2 07F1AC03 		add	r3, r7, #172
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 7


 215 00b6 1946     		mov	r1, r3
 216 00b8 1A48     		ldr	r0, .L9+8
 217 00ba FFF7FEFF 		bl	HAL_GPIO_Init
 128:Core/Src/stm32l4xx_hal_msp.c **** 
 129:Core/Src/stm32l4xx_hal_msp.c ****     /* ADC1 DMA Init */
 130:Core/Src/stm32l4xx_hal_msp.c ****     /* ADC1 Init */
 131:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Instance = DMA1_Channel1;
 218              		.loc 1 131 24
 219 00be 1A4B     		ldr	r3, .L9+12
 220 00c0 1A4A     		ldr	r2, .L9+16
 221 00c2 1A60     		str	r2, [r3]
 132:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 222              		.loc 1 132 28
 223 00c4 184B     		ldr	r3, .L9+12
 224 00c6 0522     		movs	r2, #5
 225 00c8 5A60     		str	r2, [r3, #4]
 133:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 226              		.loc 1 133 30
 227 00ca 174B     		ldr	r3, .L9+12
 228 00cc 0022     		movs	r2, #0
 229 00ce 9A60     		str	r2, [r3, #8]
 134:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 230              		.loc 1 134 30
 231 00d0 154B     		ldr	r3, .L9+12
 232 00d2 0022     		movs	r2, #0
 233 00d4 DA60     		str	r2, [r3, #12]
 135:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 234              		.loc 1 135 27
 235 00d6 144B     		ldr	r3, .L9+12
 236 00d8 8022     		movs	r2, #128
 237 00da 1A61     		str	r2, [r3, #16]
 136:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 238              		.loc 1 136 40
 239 00dc 124B     		ldr	r3, .L9+12
 240 00de 4FF40072 		mov	r2, #512
 241 00e2 5A61     		str	r2, [r3, #20]
 137:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 242              		.loc 1 137 37
 243 00e4 104B     		ldr	r3, .L9+12
 244 00e6 4FF40062 		mov	r2, #2048
 245 00ea 9A61     		str	r2, [r3, #24]
 138:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 246              		.loc 1 138 25
 247 00ec 0E4B     		ldr	r3, .L9+12
 248 00ee 2022     		movs	r2, #32
 249 00f0 DA61     		str	r2, [r3, #28]
 139:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 250              		.loc 1 139 29
 251 00f2 0D4B     		ldr	r3, .L9+12
 252 00f4 0022     		movs	r2, #0
 253 00f6 1A62     		str	r2, [r3, #32]
 140:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 254              		.loc 1 140 9
 255 00f8 0B48     		ldr	r0, .L9+12
 256 00fa FFF7FEFF 		bl	HAL_DMA_Init
 257 00fe 0346     		mov	r3, r0
 258              		.loc 1 140 8
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 8


 259 0100 002B     		cmp	r3, #0
 260 0102 01D0     		beq	.L7
 141:Core/Src/stm32l4xx_hal_msp.c ****     {
 142:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 261              		.loc 1 142 7
 262 0104 FFF7FEFF 		bl	Error_Handler
 263              	.L7:
 143:Core/Src/stm32l4xx_hal_msp.c ****     }
 144:Core/Src/stm32l4xx_hal_msp.c **** 
 145:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 264              		.loc 1 145 5
 265 0108 7B68     		ldr	r3, [r7, #4]
 266 010a 074A     		ldr	r2, .L9+12
 267 010c 1A65     		str	r2, [r3, #80]
 268 010e 064A     		ldr	r2, .L9+12
 269 0110 7B68     		ldr	r3, [r7, #4]
 270 0112 9362     		str	r3, [r2, #40]
 271              	.L8:
 146:Core/Src/stm32l4xx_hal_msp.c **** 
 147:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 148:Core/Src/stm32l4xx_hal_msp.c **** 
 149:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 150:Core/Src/stm32l4xx_hal_msp.c ****   }
 151:Core/Src/stm32l4xx_hal_msp.c **** 
 152:Core/Src/stm32l4xx_hal_msp.c **** }
 272              		.loc 1 152 1
 273 0114 00BF     		nop
 274 0116 C037     		adds	r7, r7, #192
 275              		.cfi_def_cfa_offset 8
 276 0118 BD46     		mov	sp, r7
 277              		.cfi_def_cfa_register 13
 278              		@ sp needed
 279 011a 80BD     		pop	{r7, pc}
 280              	.L10:
 281              		.align	2
 282              	.L9:
 283 011c 00000450 		.word	1342439424
 284 0120 00100240 		.word	1073876992
 285 0124 00080048 		.word	1207961600
 286 0128 00000000 		.word	hdma_adc1
 287 012c 08000240 		.word	1073872904
 288              		.cfi_endproc
 289              	.LFE322:
 291              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 292              		.align	1
 293              		.global	HAL_ADC_MspDeInit
 294              		.syntax unified
 295              		.thumb
 296              		.thumb_func
 298              	HAL_ADC_MspDeInit:
 299              	.LFB323:
 153:Core/Src/stm32l4xx_hal_msp.c **** 
 154:Core/Src/stm32l4xx_hal_msp.c **** /**
 155:Core/Src/stm32l4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 156:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 157:Core/Src/stm32l4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 158:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 9


 159:Core/Src/stm32l4xx_hal_msp.c **** */
 160:Core/Src/stm32l4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 161:Core/Src/stm32l4xx_hal_msp.c **** {
 300              		.loc 1 161 1
 301              		.cfi_startproc
 302              		@ args = 0, pretend = 0, frame = 8
 303              		@ frame_needed = 1, uses_anonymous_args = 0
 304 0000 80B5     		push	{r7, lr}
 305              		.cfi_def_cfa_offset 8
 306              		.cfi_offset 7, -8
 307              		.cfi_offset 14, -4
 308 0002 82B0     		sub	sp, sp, #8
 309              		.cfi_def_cfa_offset 16
 310 0004 00AF     		add	r7, sp, #0
 311              		.cfi_def_cfa_register 7
 312 0006 7860     		str	r0, [r7, #4]
 162:Core/Src/stm32l4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 313              		.loc 1 162 10
 314 0008 7B68     		ldr	r3, [r7, #4]
 315 000a 1B68     		ldr	r3, [r3]
 316              		.loc 1 162 5
 317 000c 0A4A     		ldr	r2, .L14
 318 000e 9342     		cmp	r3, r2
 319 0010 0ED1     		bne	.L13
 163:Core/Src/stm32l4xx_hal_msp.c ****   {
 164:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 165:Core/Src/stm32l4xx_hal_msp.c **** 
 166:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 167:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 168:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_DISABLE();
 320              		.loc 1 168 5
 321 0012 0A4B     		ldr	r3, .L14+4
 322 0014 DB6C     		ldr	r3, [r3, #76]
 323 0016 094A     		ldr	r2, .L14+4
 324 0018 23F40053 		bic	r3, r3, #8192
 325 001c D364     		str	r3, [r2, #76]
 169:Core/Src/stm32l4xx_hal_msp.c **** 
 170:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 171:Core/Src/stm32l4xx_hal_msp.c ****     PC0     ------> ADC1_IN1
 172:Core/Src/stm32l4xx_hal_msp.c ****     PC1     ------> ADC1_IN2
 173:Core/Src/stm32l4xx_hal_msp.c ****     */
 174:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_0|GPIO_PIN_1);
 326              		.loc 1 174 5
 327 001e 0321     		movs	r1, #3
 328 0020 0748     		ldr	r0, .L14+8
 329 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 175:Core/Src/stm32l4xx_hal_msp.c **** 
 176:Core/Src/stm32l4xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 177:Core/Src/stm32l4xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 330              		.loc 1 177 5
 331 0026 7B68     		ldr	r3, [r7, #4]
 332 0028 1B6D     		ldr	r3, [r3, #80]
 333 002a 1846     		mov	r0, r3
 334 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 335              	.L13:
 178:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 179:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 10


 180:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 181:Core/Src/stm32l4xx_hal_msp.c ****   }
 182:Core/Src/stm32l4xx_hal_msp.c **** 
 183:Core/Src/stm32l4xx_hal_msp.c **** }
 336              		.loc 1 183 1
 337 0030 00BF     		nop
 338 0032 0837     		adds	r7, r7, #8
 339              		.cfi_def_cfa_offset 8
 340 0034 BD46     		mov	sp, r7
 341              		.cfi_def_cfa_register 13
 342              		@ sp needed
 343 0036 80BD     		pop	{r7, pc}
 344              	.L15:
 345              		.align	2
 346              	.L14:
 347 0038 00000450 		.word	1342439424
 348 003c 00100240 		.word	1073876992
 349 0040 00080048 		.word	1207961600
 350              		.cfi_endproc
 351              	.LFE323:
 353              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 354              		.align	1
 355              		.global	HAL_UART_MspInit
 356              		.syntax unified
 357              		.thumb
 358              		.thumb_func
 360              	HAL_UART_MspInit:
 361              	.LFB324:
 184:Core/Src/stm32l4xx_hal_msp.c **** 
 185:Core/Src/stm32l4xx_hal_msp.c **** /**
 186:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP Initialization
 187:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 188:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 189:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 190:Core/Src/stm32l4xx_hal_msp.c **** */
 191:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 192:Core/Src/stm32l4xx_hal_msp.c **** {
 362              		.loc 1 192 1
 363              		.cfi_startproc
 364              		@ args = 0, pretend = 0, frame = 200
 365              		@ frame_needed = 1, uses_anonymous_args = 0
 366 0000 80B5     		push	{r7, lr}
 367              		.cfi_def_cfa_offset 8
 368              		.cfi_offset 7, -8
 369              		.cfi_offset 14, -4
 370 0002 B2B0     		sub	sp, sp, #200
 371              		.cfi_def_cfa_offset 208
 372 0004 00AF     		add	r7, sp, #0
 373              		.cfi_def_cfa_register 7
 374 0006 7860     		str	r0, [r7, #4]
 193:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 375              		.loc 1 193 20
 376 0008 07F1B403 		add	r3, r7, #180
 377 000c 0022     		movs	r2, #0
 378 000e 1A60     		str	r2, [r3]
 379 0010 5A60     		str	r2, [r3, #4]
 380 0012 9A60     		str	r2, [r3, #8]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 11


 381 0014 DA60     		str	r2, [r3, #12]
 382 0016 1A61     		str	r2, [r3, #16]
 194:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 383              		.loc 1 194 28
 384 0018 07F11C03 		add	r3, r7, #28
 385 001c 9822     		movs	r2, #152
 386 001e 0021     		movs	r1, #0
 387 0020 1846     		mov	r0, r3
 388 0022 FFF7FEFF 		bl	memset
 195:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==LPUART1)
 389              		.loc 1 195 11
 390 0026 7B68     		ldr	r3, [r7, #4]
 391 0028 1B68     		ldr	r3, [r3]
 392              		.loc 1 195 5
 393 002a 6D4A     		ldr	r2, .L23
 394 002c 9342     		cmp	r3, r2
 395 002e 6FD1     		bne	.L17
 196:Core/Src/stm32l4xx_hal_msp.c ****   {
 197:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspInit 0 */
 198:Core/Src/stm32l4xx_hal_msp.c **** 
 199:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspInit 0 */
 200:Core/Src/stm32l4xx_hal_msp.c **** 
 201:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 202:Core/Src/stm32l4xx_hal_msp.c ****   */
 203:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 396              		.loc 1 203 40
 397 0030 2023     		movs	r3, #32
 398 0032 FB61     		str	r3, [r7, #28]
 204:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 399              		.loc 1 204 41
 400 0034 0023     		movs	r3, #0
 401 0036 FB66     		str	r3, [r7, #108]
 205:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 402              		.loc 1 205 9
 403 0038 07F11C03 		add	r3, r7, #28
 404 003c 1846     		mov	r0, r3
 405 003e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 406 0042 0346     		mov	r3, r0
 407              		.loc 1 205 8
 408 0044 002B     		cmp	r3, #0
 409 0046 01D0     		beq	.L18
 206:Core/Src/stm32l4xx_hal_msp.c ****     {
 207:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 410              		.loc 1 207 7
 411 0048 FFF7FEFF 		bl	Error_Handler
 412              	.L18:
 413              	.LBB6:
 208:Core/Src/stm32l4xx_hal_msp.c ****     }
 209:Core/Src/stm32l4xx_hal_msp.c **** 
 210:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 211:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_LPUART1_CLK_ENABLE();
 414              		.loc 1 211 5
 415 004c 654B     		ldr	r3, .L23+4
 416 004e DB6D     		ldr	r3, [r3, #92]
 417 0050 644A     		ldr	r2, .L23+4
 418 0052 43F00103 		orr	r3, r3, #1
 419 0056 D365     		str	r3, [r2, #92]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 12


 420 0058 624B     		ldr	r3, .L23+4
 421 005a DB6D     		ldr	r3, [r3, #92]
 422 005c 03F00103 		and	r3, r3, #1
 423 0060 BB61     		str	r3, [r7, #24]
 424 0062 BB69     		ldr	r3, [r7, #24]
 425              	.LBE6:
 426              	.LBB7:
 212:Core/Src/stm32l4xx_hal_msp.c **** 
 213:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 427              		.loc 1 213 5
 428 0064 5F4B     		ldr	r3, .L23+4
 429 0066 DB6C     		ldr	r3, [r3, #76]
 430 0068 5E4A     		ldr	r2, .L23+4
 431 006a 43F04003 		orr	r3, r3, #64
 432 006e D364     		str	r3, [r2, #76]
 433 0070 5C4B     		ldr	r3, .L23+4
 434 0072 DB6C     		ldr	r3, [r3, #76]
 435 0074 03F04003 		and	r3, r3, #64
 436 0078 7B61     		str	r3, [r7, #20]
 437 007a 7B69     		ldr	r3, [r7, #20]
 438              	.LBE7:
 214:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 439              		.loc 1 214 5
 440 007c FFF7FEFF 		bl	HAL_PWREx_EnableVddIO2
 215:Core/Src/stm32l4xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 216:Core/Src/stm32l4xx_hal_msp.c ****     PG7     ------> LPUART1_TX
 217:Core/Src/stm32l4xx_hal_msp.c ****     PG8     ------> LPUART1_RX
 218:Core/Src/stm32l4xx_hal_msp.c ****     */
 219:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 441              		.loc 1 219 25
 442 0080 4FF4C073 		mov	r3, #384
 443 0084 C7F8B430 		str	r3, [r7, #180]
 220:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 444              		.loc 1 220 26
 445 0088 0223     		movs	r3, #2
 446 008a C7F8B830 		str	r3, [r7, #184]
 221:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 447              		.loc 1 221 26
 448 008e 0023     		movs	r3, #0
 449 0090 C7F8BC30 		str	r3, [r7, #188]
 222:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 450              		.loc 1 222 27
 451 0094 0323     		movs	r3, #3
 452 0096 C7F8C030 		str	r3, [r7, #192]
 223:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 453              		.loc 1 223 31
 454 009a 0823     		movs	r3, #8
 455 009c C7F8C430 		str	r3, [r7, #196]
 224:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 456              		.loc 1 224 5
 457 00a0 07F1B403 		add	r3, r7, #180
 458 00a4 1946     		mov	r1, r3
 459 00a6 5048     		ldr	r0, .L23+8
 460 00a8 FFF7FEFF 		bl	HAL_GPIO_Init
 225:Core/Src/stm32l4xx_hal_msp.c **** 
 226:Core/Src/stm32l4xx_hal_msp.c ****     /* LPUART1 DMA Init */
 227:Core/Src/stm32l4xx_hal_msp.c ****     /* LPUART1_RX Init */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 13


 228:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Instance = DMA1_Channel2;
 461              		.loc 1 228 30
 462 00ac 4F4B     		ldr	r3, .L23+12
 463 00ae 504A     		ldr	r2, .L23+16
 464 00b0 1A60     		str	r2, [r3]
 229:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 465              		.loc 1 229 34
 466 00b2 4E4B     		ldr	r3, .L23+12
 467 00b4 2322     		movs	r2, #35
 468 00b6 5A60     		str	r2, [r3, #4]
 230:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 469              		.loc 1 230 36
 470 00b8 4C4B     		ldr	r3, .L23+12
 471 00ba 0022     		movs	r2, #0
 472 00bc 9A60     		str	r2, [r3, #8]
 231:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 473              		.loc 1 231 36
 474 00be 4B4B     		ldr	r3, .L23+12
 475 00c0 0022     		movs	r2, #0
 476 00c2 DA60     		str	r2, [r3, #12]
 232:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 477              		.loc 1 232 33
 478 00c4 494B     		ldr	r3, .L23+12
 479 00c6 8022     		movs	r2, #128
 480 00c8 1A61     		str	r2, [r3, #16]
 233:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 481              		.loc 1 233 46
 482 00ca 484B     		ldr	r3, .L23+12
 483 00cc 0022     		movs	r2, #0
 484 00ce 5A61     		str	r2, [r3, #20]
 234:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 485              		.loc 1 234 43
 486 00d0 464B     		ldr	r3, .L23+12
 487 00d2 0022     		movs	r2, #0
 488 00d4 9A61     		str	r2, [r3, #24]
 235:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 489              		.loc 1 235 31
 490 00d6 454B     		ldr	r3, .L23+12
 491 00d8 0022     		movs	r2, #0
 492 00da DA61     		str	r2, [r3, #28]
 236:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 493              		.loc 1 236 35
 494 00dc 434B     		ldr	r3, .L23+12
 495 00de 0022     		movs	r2, #0
 496 00e0 1A62     		str	r2, [r3, #32]
 237:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 497              		.loc 1 237 9
 498 00e2 4248     		ldr	r0, .L23+12
 499 00e4 FFF7FEFF 		bl	HAL_DMA_Init
 500 00e8 0346     		mov	r3, r0
 501              		.loc 1 237 8
 502 00ea 002B     		cmp	r3, #0
 503 00ec 01D0     		beq	.L19
 238:Core/Src/stm32l4xx_hal_msp.c ****     {
 239:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 504              		.loc 1 239 7
 505 00ee FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 14


 506              	.L19:
 240:Core/Src/stm32l4xx_hal_msp.c ****     }
 241:Core/Src/stm32l4xx_hal_msp.c **** 
 242:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_lpuart1_rx);
 507              		.loc 1 242 5
 508 00f2 7B68     		ldr	r3, [r7, #4]
 509 00f4 3D4A     		ldr	r2, .L23+12
 510 00f6 DA67     		str	r2, [r3, #124]
 511 00f8 3C4A     		ldr	r2, .L23+12
 512 00fa 7B68     		ldr	r3, [r7, #4]
 513 00fc 9362     		str	r3, [r2, #40]
 243:Core/Src/stm32l4xx_hal_msp.c **** 
 244:Core/Src/stm32l4xx_hal_msp.c ****     /* LPUART1 interrupt Init */
 245:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 514              		.loc 1 245 5
 515 00fe 0022     		movs	r2, #0
 516 0100 0021     		movs	r1, #0
 517 0102 4620     		movs	r0, #70
 518 0104 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 246:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 519              		.loc 1 246 5
 520 0108 4620     		movs	r0, #70
 521 010a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 247:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspInit 1 */
 248:Core/Src/stm32l4xx_hal_msp.c **** 
 249:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspInit 1 */
 250:Core/Src/stm32l4xx_hal_msp.c ****   }
 251:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==UART4)
 252:Core/Src/stm32l4xx_hal_msp.c ****   {
 253:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspInit 0 */
 254:Core/Src/stm32l4xx_hal_msp.c **** 
 255:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END UART4_MspInit 0 */
 256:Core/Src/stm32l4xx_hal_msp.c **** 
 257:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 258:Core/Src/stm32l4xx_hal_msp.c ****   */
 259:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 260:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 261:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 262:Core/Src/stm32l4xx_hal_msp.c ****     {
 263:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 264:Core/Src/stm32l4xx_hal_msp.c ****     }
 265:Core/Src/stm32l4xx_hal_msp.c **** 
 266:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 267:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_UART4_CLK_ENABLE();
 268:Core/Src/stm32l4xx_hal_msp.c **** 
 269:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 270:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 271:Core/Src/stm32l4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 272:Core/Src/stm32l4xx_hal_msp.c ****     PA0     ------> UART4_TX
 273:Core/Src/stm32l4xx_hal_msp.c ****     PC11     ------> UART4_RX
 274:Core/Src/stm32l4xx_hal_msp.c ****     */
 275:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 276:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 277:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 278:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 279:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 280:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 15


 281:Core/Src/stm32l4xx_hal_msp.c **** 
 282:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 283:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 284:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 285:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 286:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 287:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 288:Core/Src/stm32l4xx_hal_msp.c **** 
 289:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspInit 1 */
 290:Core/Src/stm32l4xx_hal_msp.c **** 
 291:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END UART4_MspInit 1 */
 292:Core/Src/stm32l4xx_hal_msp.c ****   }
 293:Core/Src/stm32l4xx_hal_msp.c **** 
 294:Core/Src/stm32l4xx_hal_msp.c **** }
 522              		.loc 1 294 1
 523 010e 62E0     		b	.L22
 524              	.L17:
 251:Core/Src/stm32l4xx_hal_msp.c ****   {
 525              		.loc 1 251 16
 526 0110 7B68     		ldr	r3, [r7, #4]
 527 0112 1B68     		ldr	r3, [r3]
 251:Core/Src/stm32l4xx_hal_msp.c ****   {
 528              		.loc 1 251 10
 529 0114 374A     		ldr	r2, .L23+20
 530 0116 9342     		cmp	r3, r2
 531 0118 5DD1     		bne	.L22
 259:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 532              		.loc 1 259 40
 533 011a 0823     		movs	r3, #8
 534 011c FB61     		str	r3, [r7, #28]
 260:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 535              		.loc 1 260 39
 536 011e 0023     		movs	r3, #0
 537 0120 7B66     		str	r3, [r7, #100]
 261:Core/Src/stm32l4xx_hal_msp.c ****     {
 538              		.loc 1 261 9
 539 0122 07F11C03 		add	r3, r7, #28
 540 0126 1846     		mov	r0, r3
 541 0128 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 542 012c 0346     		mov	r3, r0
 261:Core/Src/stm32l4xx_hal_msp.c ****     {
 543              		.loc 1 261 8
 544 012e 002B     		cmp	r3, #0
 545 0130 01D0     		beq	.L21
 263:Core/Src/stm32l4xx_hal_msp.c ****     }
 546              		.loc 1 263 7
 547 0132 FFF7FEFF 		bl	Error_Handler
 548              	.L21:
 549              	.LBB8:
 267:Core/Src/stm32l4xx_hal_msp.c **** 
 550              		.loc 1 267 5
 551 0136 2B4B     		ldr	r3, .L23+4
 552 0138 9B6D     		ldr	r3, [r3, #88]
 553 013a 2A4A     		ldr	r2, .L23+4
 554 013c 43F40023 		orr	r3, r3, #524288
 555 0140 9365     		str	r3, [r2, #88]
 556 0142 284B     		ldr	r3, .L23+4
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 16


 557 0144 9B6D     		ldr	r3, [r3, #88]
 558 0146 03F40023 		and	r3, r3, #524288
 559 014a 3B61     		str	r3, [r7, #16]
 560 014c 3B69     		ldr	r3, [r7, #16]
 561              	.LBE8:
 562              	.LBB9:
 269:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 563              		.loc 1 269 5
 564 014e 254B     		ldr	r3, .L23+4
 565 0150 DB6C     		ldr	r3, [r3, #76]
 566 0152 244A     		ldr	r2, .L23+4
 567 0154 43F00103 		orr	r3, r3, #1
 568 0158 D364     		str	r3, [r2, #76]
 569 015a 224B     		ldr	r3, .L23+4
 570 015c DB6C     		ldr	r3, [r3, #76]
 571 015e 03F00103 		and	r3, r3, #1
 572 0162 FB60     		str	r3, [r7, #12]
 573 0164 FB68     		ldr	r3, [r7, #12]
 574              	.LBE9:
 575              	.LBB10:
 270:Core/Src/stm32l4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 576              		.loc 1 270 5
 577 0166 1F4B     		ldr	r3, .L23+4
 578 0168 DB6C     		ldr	r3, [r3, #76]
 579 016a 1E4A     		ldr	r2, .L23+4
 580 016c 43F00403 		orr	r3, r3, #4
 581 0170 D364     		str	r3, [r2, #76]
 582 0172 1C4B     		ldr	r3, .L23+4
 583 0174 DB6C     		ldr	r3, [r3, #76]
 584 0176 03F00403 		and	r3, r3, #4
 585 017a BB60     		str	r3, [r7, #8]
 586 017c BB68     		ldr	r3, [r7, #8]
 587              	.LBE10:
 275:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 588              		.loc 1 275 25
 589 017e 0123     		movs	r3, #1
 590 0180 C7F8B430 		str	r3, [r7, #180]
 276:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 591              		.loc 1 276 26
 592 0184 0223     		movs	r3, #2
 593 0186 C7F8B830 		str	r3, [r7, #184]
 277:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 594              		.loc 1 277 26
 595 018a 0023     		movs	r3, #0
 596 018c C7F8BC30 		str	r3, [r7, #188]
 278:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 597              		.loc 1 278 27
 598 0190 0323     		movs	r3, #3
 599 0192 C7F8C030 		str	r3, [r7, #192]
 279:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 600              		.loc 1 279 31
 601 0196 0823     		movs	r3, #8
 602 0198 C7F8C430 		str	r3, [r7, #196]
 280:Core/Src/stm32l4xx_hal_msp.c **** 
 603              		.loc 1 280 5
 604 019c 07F1B403 		add	r3, r7, #180
 605 01a0 1946     		mov	r1, r3
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 17


 606 01a2 4FF09040 		mov	r0, #1207959552
 607 01a6 FFF7FEFF 		bl	HAL_GPIO_Init
 282:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 608              		.loc 1 282 25
 609 01aa 4FF40063 		mov	r3, #2048
 610 01ae C7F8B430 		str	r3, [r7, #180]
 283:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 611              		.loc 1 283 26
 612 01b2 0223     		movs	r3, #2
 613 01b4 C7F8B830 		str	r3, [r7, #184]
 284:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 614              		.loc 1 284 26
 615 01b8 0023     		movs	r3, #0
 616 01ba C7F8BC30 		str	r3, [r7, #188]
 285:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 617              		.loc 1 285 27
 618 01be 0323     		movs	r3, #3
 619 01c0 C7F8C030 		str	r3, [r7, #192]
 286:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 620              		.loc 1 286 31
 621 01c4 0823     		movs	r3, #8
 622 01c6 C7F8C430 		str	r3, [r7, #196]
 287:Core/Src/stm32l4xx_hal_msp.c **** 
 623              		.loc 1 287 5
 624 01ca 07F1B403 		add	r3, r7, #180
 625 01ce 1946     		mov	r1, r3
 626 01d0 0948     		ldr	r0, .L23+24
 627 01d2 FFF7FEFF 		bl	HAL_GPIO_Init
 628              	.L22:
 629              		.loc 1 294 1
 630 01d6 00BF     		nop
 631 01d8 C837     		adds	r7, r7, #200
 632              		.cfi_def_cfa_offset 8
 633 01da BD46     		mov	sp, r7
 634              		.cfi_def_cfa_register 13
 635              		@ sp needed
 636 01dc 80BD     		pop	{r7, pc}
 637              	.L24:
 638 01de 00BF     		.align	2
 639              	.L23:
 640 01e0 00800040 		.word	1073774592
 641 01e4 00100240 		.word	1073876992
 642 01e8 00180048 		.word	1207965696
 643 01ec 00000000 		.word	hdma_lpuart1_rx
 644 01f0 1C000240 		.word	1073872924
 645 01f4 004C0040 		.word	1073761280
 646 01f8 00080048 		.word	1207961600
 647              		.cfi_endproc
 648              	.LFE324:
 650              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 651              		.align	1
 652              		.global	HAL_UART_MspDeInit
 653              		.syntax unified
 654              		.thumb
 655              		.thumb_func
 657              	HAL_UART_MspDeInit:
 658              	.LFB325:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 18


 295:Core/Src/stm32l4xx_hal_msp.c **** 
 296:Core/Src/stm32l4xx_hal_msp.c **** /**
 297:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 298:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 299:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 300:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 301:Core/Src/stm32l4xx_hal_msp.c **** */
 302:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 303:Core/Src/stm32l4xx_hal_msp.c **** {
 659              		.loc 1 303 1
 660              		.cfi_startproc
 661              		@ args = 0, pretend = 0, frame = 8
 662              		@ frame_needed = 1, uses_anonymous_args = 0
 663 0000 80B5     		push	{r7, lr}
 664              		.cfi_def_cfa_offset 8
 665              		.cfi_offset 7, -8
 666              		.cfi_offset 14, -4
 667 0002 82B0     		sub	sp, sp, #8
 668              		.cfi_def_cfa_offset 16
 669 0004 00AF     		add	r7, sp, #0
 670              		.cfi_def_cfa_register 7
 671 0006 7860     		str	r0, [r7, #4]
 304:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==LPUART1)
 672              		.loc 1 304 11
 673 0008 7B68     		ldr	r3, [r7, #4]
 674 000a 1B68     		ldr	r3, [r3]
 675              		.loc 1 304 5
 676 000c 174A     		ldr	r2, .L29
 677 000e 9342     		cmp	r3, r2
 678 0010 13D1     		bne	.L26
 305:Core/Src/stm32l4xx_hal_msp.c ****   {
 306:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspDeInit 0 */
 307:Core/Src/stm32l4xx_hal_msp.c **** 
 308:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspDeInit 0 */
 309:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 310:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_LPUART1_CLK_DISABLE();
 679              		.loc 1 310 5
 680 0012 174B     		ldr	r3, .L29+4
 681 0014 DB6D     		ldr	r3, [r3, #92]
 682 0016 164A     		ldr	r2, .L29+4
 683 0018 23F00103 		bic	r3, r3, #1
 684 001c D365     		str	r3, [r2, #92]
 311:Core/Src/stm32l4xx_hal_msp.c **** 
 312:Core/Src/stm32l4xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 313:Core/Src/stm32l4xx_hal_msp.c ****     PG7     ------> LPUART1_TX
 314:Core/Src/stm32l4xx_hal_msp.c ****     PG8     ------> LPUART1_RX
 315:Core/Src/stm32l4xx_hal_msp.c ****     */
 316:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOG, STLINK_TX_Pin|STLINK_RX_Pin);
 685              		.loc 1 316 5
 686 001e 4FF4C071 		mov	r1, #384
 687 0022 1448     		ldr	r0, .L29+8
 688 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 317:Core/Src/stm32l4xx_hal_msp.c **** 
 318:Core/Src/stm32l4xx_hal_msp.c ****     /* LPUART1 DMA DeInit */
 319:Core/Src/stm32l4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 689              		.loc 1 319 5
 690 0028 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 19


 691 002a DB6F     		ldr	r3, [r3, #124]
 692 002c 1846     		mov	r0, r3
 693 002e FFF7FEFF 		bl	HAL_DMA_DeInit
 320:Core/Src/stm32l4xx_hal_msp.c **** 
 321:Core/Src/stm32l4xx_hal_msp.c ****     /* LPUART1 interrupt DeInit */
 322:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(LPUART1_IRQn);
 694              		.loc 1 322 5
 695 0032 4620     		movs	r0, #70
 696 0034 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 323:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspDeInit 1 */
 324:Core/Src/stm32l4xx_hal_msp.c **** 
 325:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspDeInit 1 */
 326:Core/Src/stm32l4xx_hal_msp.c ****   }
 327:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==UART4)
 328:Core/Src/stm32l4xx_hal_msp.c ****   {
 329:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspDeInit 0 */
 330:Core/Src/stm32l4xx_hal_msp.c **** 
 331:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END UART4_MspDeInit 0 */
 332:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 333:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_UART4_CLK_DISABLE();
 334:Core/Src/stm32l4xx_hal_msp.c **** 
 335:Core/Src/stm32l4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 336:Core/Src/stm32l4xx_hal_msp.c ****     PA0     ------> UART4_TX
 337:Core/Src/stm32l4xx_hal_msp.c ****     PC11     ------> UART4_RX
 338:Core/Src/stm32l4xx_hal_msp.c ****     */
 339:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 340:Core/Src/stm32l4xx_hal_msp.c **** 
 341:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_11);
 342:Core/Src/stm32l4xx_hal_msp.c **** 
 343:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspDeInit 1 */
 344:Core/Src/stm32l4xx_hal_msp.c **** 
 345:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END UART4_MspDeInit 1 */
 346:Core/Src/stm32l4xx_hal_msp.c ****   }
 347:Core/Src/stm32l4xx_hal_msp.c **** 
 348:Core/Src/stm32l4xx_hal_msp.c **** }
 697              		.loc 1 348 1
 698 0038 14E0     		b	.L28
 699              	.L26:
 327:Core/Src/stm32l4xx_hal_msp.c ****   {
 700              		.loc 1 327 16
 701 003a 7B68     		ldr	r3, [r7, #4]
 702 003c 1B68     		ldr	r3, [r3]
 327:Core/Src/stm32l4xx_hal_msp.c ****   {
 703              		.loc 1 327 10
 704 003e 0E4A     		ldr	r2, .L29+12
 705 0040 9342     		cmp	r3, r2
 706 0042 0FD1     		bne	.L28
 333:Core/Src/stm32l4xx_hal_msp.c **** 
 707              		.loc 1 333 5
 708 0044 0A4B     		ldr	r3, .L29+4
 709 0046 9B6D     		ldr	r3, [r3, #88]
 710 0048 094A     		ldr	r2, .L29+4
 711 004a 23F40023 		bic	r3, r3, #524288
 712 004e 9365     		str	r3, [r2, #88]
 339:Core/Src/stm32l4xx_hal_msp.c **** 
 713              		.loc 1 339 5
 714 0050 0121     		movs	r1, #1
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 20


 715 0052 4FF09040 		mov	r0, #1207959552
 716 0056 FFF7FEFF 		bl	HAL_GPIO_DeInit
 341:Core/Src/stm32l4xx_hal_msp.c **** 
 717              		.loc 1 341 5
 718 005a 4FF40061 		mov	r1, #2048
 719 005e 0748     		ldr	r0, .L29+16
 720 0060 FFF7FEFF 		bl	HAL_GPIO_DeInit
 721              	.L28:
 722              		.loc 1 348 1
 723 0064 00BF     		nop
 724 0066 0837     		adds	r7, r7, #8
 725              		.cfi_def_cfa_offset 8
 726 0068 BD46     		mov	sp, r7
 727              		.cfi_def_cfa_register 13
 728              		@ sp needed
 729 006a 80BD     		pop	{r7, pc}
 730              	.L30:
 731              		.align	2
 732              	.L29:
 733 006c 00800040 		.word	1073774592
 734 0070 00100240 		.word	1073876992
 735 0074 00180048 		.word	1207965696
 736 0078 004C0040 		.word	1073761280
 737 007c 00080048 		.word	1207961600
 738              		.cfi_endproc
 739              	.LFE325:
 741              		.section	.text.HAL_RNG_MspInit,"ax",%progbits
 742              		.align	1
 743              		.global	HAL_RNG_MspInit
 744              		.syntax unified
 745              		.thumb
 746              		.thumb_func
 748              	HAL_RNG_MspInit:
 749              	.LFB326:
 349:Core/Src/stm32l4xx_hal_msp.c **** 
 350:Core/Src/stm32l4xx_hal_msp.c **** /**
 351:Core/Src/stm32l4xx_hal_msp.c **** * @brief RNG MSP Initialization
 352:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 353:Core/Src/stm32l4xx_hal_msp.c **** * @param hrng: RNG handle pointer
 354:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 355:Core/Src/stm32l4xx_hal_msp.c **** */
 356:Core/Src/stm32l4xx_hal_msp.c **** void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
 357:Core/Src/stm32l4xx_hal_msp.c **** {
 750              		.loc 1 357 1
 751              		.cfi_startproc
 752              		@ args = 0, pretend = 0, frame = 168
 753              		@ frame_needed = 1, uses_anonymous_args = 0
 754 0000 80B5     		push	{r7, lr}
 755              		.cfi_def_cfa_offset 8
 756              		.cfi_offset 7, -8
 757              		.cfi_offset 14, -4
 758 0002 AAB0     		sub	sp, sp, #168
 759              		.cfi_def_cfa_offset 176
 760 0004 00AF     		add	r7, sp, #0
 761              		.cfi_def_cfa_register 7
 762 0006 7860     		str	r0, [r7, #4]
 358:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 21


 763              		.loc 1 358 28
 764 0008 07F11003 		add	r3, r7, #16
 765 000c 9822     		movs	r2, #152
 766 000e 0021     		movs	r1, #0
 767 0010 1846     		mov	r0, r3
 768 0012 FFF7FEFF 		bl	memset
 359:Core/Src/stm32l4xx_hal_msp.c ****   if(hrng->Instance==RNG)
 769              		.loc 1 359 10
 770 0016 7B68     		ldr	r3, [r7, #4]
 771 0018 1B68     		ldr	r3, [r3]
 772              		.loc 1 359 5
 773 001a 114A     		ldr	r2, .L35
 774 001c 9342     		cmp	r3, r2
 775 001e 1BD1     		bne	.L34
 360:Core/Src/stm32l4xx_hal_msp.c ****   {
 361:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspInit 0 */
 362:Core/Src/stm32l4xx_hal_msp.c **** 
 363:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END RNG_MspInit 0 */
 364:Core/Src/stm32l4xx_hal_msp.c **** 
 365:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 366:Core/Src/stm32l4xx_hal_msp.c ****   */
 367:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 776              		.loc 1 367 40
 777 0020 4FF48023 		mov	r3, #262144
 778 0024 3B61     		str	r3, [r7, #16]
 368:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 779              		.loc 1 368 37
 780 0026 0023     		movs	r3, #0
 781 0028 C7F88C30 		str	r3, [r7, #140]
 369:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 782              		.loc 1 369 9
 783 002c 07F11003 		add	r3, r7, #16
 784 0030 1846     		mov	r0, r3
 785 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 786 0036 0346     		mov	r3, r0
 787              		.loc 1 369 8
 788 0038 002B     		cmp	r3, #0
 789 003a 01D0     		beq	.L33
 370:Core/Src/stm32l4xx_hal_msp.c ****     {
 371:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 790              		.loc 1 371 7
 791 003c FFF7FEFF 		bl	Error_Handler
 792              	.L33:
 793              	.LBB11:
 372:Core/Src/stm32l4xx_hal_msp.c ****     }
 373:Core/Src/stm32l4xx_hal_msp.c **** 
 374:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 375:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_RNG_CLK_ENABLE();
 794              		.loc 1 375 5
 795 0040 084B     		ldr	r3, .L35+4
 796 0042 DB6C     		ldr	r3, [r3, #76]
 797 0044 074A     		ldr	r2, .L35+4
 798 0046 43F48023 		orr	r3, r3, #262144
 799 004a D364     		str	r3, [r2, #76]
 800 004c 054B     		ldr	r3, .L35+4
 801 004e DB6C     		ldr	r3, [r3, #76]
 802 0050 03F48023 		and	r3, r3, #262144
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 22


 803 0054 FB60     		str	r3, [r7, #12]
 804 0056 FB68     		ldr	r3, [r7, #12]
 805              	.L34:
 806              	.LBE11:
 376:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspInit 1 */
 377:Core/Src/stm32l4xx_hal_msp.c **** 
 378:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END RNG_MspInit 1 */
 379:Core/Src/stm32l4xx_hal_msp.c ****   }
 380:Core/Src/stm32l4xx_hal_msp.c **** 
 381:Core/Src/stm32l4xx_hal_msp.c **** }
 807              		.loc 1 381 1
 808 0058 00BF     		nop
 809 005a A837     		adds	r7, r7, #168
 810              		.cfi_def_cfa_offset 8
 811 005c BD46     		mov	sp, r7
 812              		.cfi_def_cfa_register 13
 813              		@ sp needed
 814 005e 80BD     		pop	{r7, pc}
 815              	.L36:
 816              		.align	2
 817              	.L35:
 818 0060 00080650 		.word	1342572544
 819 0064 00100240 		.word	1073876992
 820              		.cfi_endproc
 821              	.LFE326:
 823              		.section	.text.HAL_RNG_MspDeInit,"ax",%progbits
 824              		.align	1
 825              		.global	HAL_RNG_MspDeInit
 826              		.syntax unified
 827              		.thumb
 828              		.thumb_func
 830              	HAL_RNG_MspDeInit:
 831              	.LFB327:
 382:Core/Src/stm32l4xx_hal_msp.c **** 
 383:Core/Src/stm32l4xx_hal_msp.c **** /**
 384:Core/Src/stm32l4xx_hal_msp.c **** * @brief RNG MSP De-Initialization
 385:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 386:Core/Src/stm32l4xx_hal_msp.c **** * @param hrng: RNG handle pointer
 387:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 388:Core/Src/stm32l4xx_hal_msp.c **** */
 389:Core/Src/stm32l4xx_hal_msp.c **** void HAL_RNG_MspDeInit(RNG_HandleTypeDef* hrng)
 390:Core/Src/stm32l4xx_hal_msp.c **** {
 832              		.loc 1 390 1
 833              		.cfi_startproc
 834              		@ args = 0, pretend = 0, frame = 8
 835              		@ frame_needed = 1, uses_anonymous_args = 0
 836              		@ link register save eliminated.
 837 0000 80B4     		push	{r7}
 838              		.cfi_def_cfa_offset 4
 839              		.cfi_offset 7, -4
 840 0002 83B0     		sub	sp, sp, #12
 841              		.cfi_def_cfa_offset 16
 842 0004 00AF     		add	r7, sp, #0
 843              		.cfi_def_cfa_register 7
 844 0006 7860     		str	r0, [r7, #4]
 391:Core/Src/stm32l4xx_hal_msp.c ****   if(hrng->Instance==RNG)
 845              		.loc 1 391 10
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 23


 846 0008 7B68     		ldr	r3, [r7, #4]
 847 000a 1B68     		ldr	r3, [r3]
 848              		.loc 1 391 5
 849 000c 074A     		ldr	r2, .L40
 850 000e 9342     		cmp	r3, r2
 851 0010 05D1     		bne	.L39
 392:Core/Src/stm32l4xx_hal_msp.c ****   {
 393:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspDeInit 0 */
 394:Core/Src/stm32l4xx_hal_msp.c **** 
 395:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END RNG_MspDeInit 0 */
 396:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 397:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_RNG_CLK_DISABLE();
 852              		.loc 1 397 5
 853 0012 074B     		ldr	r3, .L40+4
 854 0014 DB6C     		ldr	r3, [r3, #76]
 855 0016 064A     		ldr	r2, .L40+4
 856 0018 23F48023 		bic	r3, r3, #262144
 857 001c D364     		str	r3, [r2, #76]
 858              	.L39:
 398:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspDeInit 1 */
 399:Core/Src/stm32l4xx_hal_msp.c **** 
 400:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END RNG_MspDeInit 1 */
 401:Core/Src/stm32l4xx_hal_msp.c ****   }
 402:Core/Src/stm32l4xx_hal_msp.c **** 
 403:Core/Src/stm32l4xx_hal_msp.c **** }
 859              		.loc 1 403 1
 860 001e 00BF     		nop
 861 0020 0C37     		adds	r7, r7, #12
 862              		.cfi_def_cfa_offset 4
 863 0022 BD46     		mov	sp, r7
 864              		.cfi_def_cfa_register 13
 865              		@ sp needed
 866 0024 5DF8047B 		ldr	r7, [sp], #4
 867              		.cfi_restore 7
 868              		.cfi_def_cfa_offset 0
 869 0028 7047     		bx	lr
 870              	.L41:
 871 002a 00BF     		.align	2
 872              	.L40:
 873 002c 00080650 		.word	1342572544
 874 0030 00100240 		.word	1073876992
 875              		.cfi_endproc
 876              	.LFE327:
 878              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 879              		.align	1
 880              		.global	HAL_SPI_MspInit
 881              		.syntax unified
 882              		.thumb
 883              		.thumb_func
 885              	HAL_SPI_MspInit:
 886              	.LFB328:
 404:Core/Src/stm32l4xx_hal_msp.c **** 
 405:Core/Src/stm32l4xx_hal_msp.c **** /**
 406:Core/Src/stm32l4xx_hal_msp.c **** * @brief SPI MSP Initialization
 407:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 408:Core/Src/stm32l4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 409:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 24


 410:Core/Src/stm32l4xx_hal_msp.c **** */
 411:Core/Src/stm32l4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 412:Core/Src/stm32l4xx_hal_msp.c **** {
 887              		.loc 1 412 1
 888              		.cfi_startproc
 889              		@ args = 0, pretend = 0, frame = 40
 890              		@ frame_needed = 1, uses_anonymous_args = 0
 891 0000 80B5     		push	{r7, lr}
 892              		.cfi_def_cfa_offset 8
 893              		.cfi_offset 7, -8
 894              		.cfi_offset 14, -4
 895 0002 8AB0     		sub	sp, sp, #40
 896              		.cfi_def_cfa_offset 48
 897 0004 00AF     		add	r7, sp, #0
 898              		.cfi_def_cfa_register 7
 899 0006 7860     		str	r0, [r7, #4]
 413:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 900              		.loc 1 413 20
 901 0008 07F11403 		add	r3, r7, #20
 902 000c 0022     		movs	r2, #0
 903 000e 1A60     		str	r2, [r3]
 904 0010 5A60     		str	r2, [r3, #4]
 905 0012 9A60     		str	r2, [r3, #8]
 906 0014 DA60     		str	r2, [r3, #12]
 907 0016 1A61     		str	r2, [r3, #16]
 414:Core/Src/stm32l4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 908              		.loc 1 414 10
 909 0018 7B68     		ldr	r3, [r7, #4]
 910 001a 1B68     		ldr	r3, [r3]
 911              		.loc 1 414 5
 912 001c 264A     		ldr	r2, .L45
 913 001e 9342     		cmp	r3, r2
 914 0020 45D1     		bne	.L44
 915              	.LBB12:
 415:Core/Src/stm32l4xx_hal_msp.c ****   {
 416:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 417:Core/Src/stm32l4xx_hal_msp.c **** 
 418:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 419:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 420:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 916              		.loc 1 420 5
 917 0022 264B     		ldr	r3, .L45+4
 918 0024 1B6E     		ldr	r3, [r3, #96]
 919 0026 254A     		ldr	r2, .L45+4
 920 0028 43F48053 		orr	r3, r3, #4096
 921 002c 1366     		str	r3, [r2, #96]
 922 002e 234B     		ldr	r3, .L45+4
 923 0030 1B6E     		ldr	r3, [r3, #96]
 924 0032 03F48053 		and	r3, r3, #4096
 925 0036 3B61     		str	r3, [r7, #16]
 926 0038 3B69     		ldr	r3, [r7, #16]
 927              	.LBE12:
 928              	.LBB13:
 421:Core/Src/stm32l4xx_hal_msp.c **** 
 422:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 929              		.loc 1 422 5
 930 003a 204B     		ldr	r3, .L45+4
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 25


 931 003c DB6C     		ldr	r3, [r3, #76]
 932 003e 1F4A     		ldr	r2, .L45+4
 933 0040 43F00103 		orr	r3, r3, #1
 934 0044 D364     		str	r3, [r2, #76]
 935 0046 1D4B     		ldr	r3, .L45+4
 936 0048 DB6C     		ldr	r3, [r3, #76]
 937 004a 03F00103 		and	r3, r3, #1
 938 004e FB60     		str	r3, [r7, #12]
 939 0050 FB68     		ldr	r3, [r7, #12]
 940              	.LBE13:
 941              	.LBB14:
 423:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 942              		.loc 1 423 5
 943 0052 1A4B     		ldr	r3, .L45+4
 944 0054 DB6C     		ldr	r3, [r3, #76]
 945 0056 194A     		ldr	r2, .L45+4
 946 0058 43F01003 		orr	r3, r3, #16
 947 005c D364     		str	r3, [r2, #76]
 948 005e 174B     		ldr	r3, .L45+4
 949 0060 DB6C     		ldr	r3, [r3, #76]
 950 0062 03F01003 		and	r3, r3, #16
 951 0066 BB60     		str	r3, [r7, #8]
 952 0068 BB68     		ldr	r3, [r7, #8]
 953              	.LBE14:
 424:Core/Src/stm32l4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 425:Core/Src/stm32l4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 426:Core/Src/stm32l4xx_hal_msp.c ****     PE13     ------> SPI1_SCK
 427:Core/Src/stm32l4xx_hal_msp.c ****     PE15     ------> SPI1_MOSI
 428:Core/Src/stm32l4xx_hal_msp.c ****     */
 429:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 954              		.loc 1 429 25
 955 006a 4023     		movs	r3, #64
 956 006c 7B61     		str	r3, [r7, #20]
 430:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 957              		.loc 1 430 26
 958 006e 0223     		movs	r3, #2
 959 0070 BB61     		str	r3, [r7, #24]
 431:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 960              		.loc 1 431 26
 961 0072 0023     		movs	r3, #0
 962 0074 FB61     		str	r3, [r7, #28]
 432:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 963              		.loc 1 432 27
 964 0076 0323     		movs	r3, #3
 965 0078 3B62     		str	r3, [r7, #32]
 433:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 966              		.loc 1 433 31
 967 007a 0523     		movs	r3, #5
 968 007c 7B62     		str	r3, [r7, #36]
 434:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 969              		.loc 1 434 5
 970 007e 07F11403 		add	r3, r7, #20
 971 0082 1946     		mov	r1, r3
 972 0084 4FF09040 		mov	r0, #1207959552
 973 0088 FFF7FEFF 		bl	HAL_GPIO_Init
 435:Core/Src/stm32l4xx_hal_msp.c **** 
 436:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 26


 974              		.loc 1 436 25
 975 008c 4FF42043 		mov	r3, #40960
 976 0090 7B61     		str	r3, [r7, #20]
 437:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 977              		.loc 1 437 26
 978 0092 0223     		movs	r3, #2
 979 0094 BB61     		str	r3, [r7, #24]
 438:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 980              		.loc 1 438 26
 981 0096 0023     		movs	r3, #0
 982 0098 FB61     		str	r3, [r7, #28]
 439:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 983              		.loc 1 439 27
 984 009a 0323     		movs	r3, #3
 985 009c 3B62     		str	r3, [r7, #32]
 440:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 986              		.loc 1 440 31
 987 009e 0523     		movs	r3, #5
 988 00a0 7B62     		str	r3, [r7, #36]
 441:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 989              		.loc 1 441 5
 990 00a2 07F11403 		add	r3, r7, #20
 991 00a6 1946     		mov	r1, r3
 992 00a8 0548     		ldr	r0, .L45+8
 993 00aa FFF7FEFF 		bl	HAL_GPIO_Init
 994              	.L44:
 442:Core/Src/stm32l4xx_hal_msp.c **** 
 443:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 444:Core/Src/stm32l4xx_hal_msp.c **** 
 445:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 446:Core/Src/stm32l4xx_hal_msp.c ****   }
 447:Core/Src/stm32l4xx_hal_msp.c **** 
 448:Core/Src/stm32l4xx_hal_msp.c **** }
 995              		.loc 1 448 1
 996 00ae 00BF     		nop
 997 00b0 2837     		adds	r7, r7, #40
 998              		.cfi_def_cfa_offset 8
 999 00b2 BD46     		mov	sp, r7
 1000              		.cfi_def_cfa_register 13
 1001              		@ sp needed
 1002 00b4 80BD     		pop	{r7, pc}
 1003              	.L46:
 1004 00b6 00BF     		.align	2
 1005              	.L45:
 1006 00b8 00300140 		.word	1073819648
 1007 00bc 00100240 		.word	1073876992
 1008 00c0 00100048 		.word	1207963648
 1009              		.cfi_endproc
 1010              	.LFE328:
 1012              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 1013              		.align	1
 1014              		.global	HAL_SPI_MspDeInit
 1015              		.syntax unified
 1016              		.thumb
 1017              		.thumb_func
 1019              	HAL_SPI_MspDeInit:
 1020              	.LFB329:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 27


 449:Core/Src/stm32l4xx_hal_msp.c **** 
 450:Core/Src/stm32l4xx_hal_msp.c **** /**
 451:Core/Src/stm32l4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 452:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 453:Core/Src/stm32l4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 454:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 455:Core/Src/stm32l4xx_hal_msp.c **** */
 456:Core/Src/stm32l4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 457:Core/Src/stm32l4xx_hal_msp.c **** {
 1021              		.loc 1 457 1
 1022              		.cfi_startproc
 1023              		@ args = 0, pretend = 0, frame = 8
 1024              		@ frame_needed = 1, uses_anonymous_args = 0
 1025 0000 80B5     		push	{r7, lr}
 1026              		.cfi_def_cfa_offset 8
 1027              		.cfi_offset 7, -8
 1028              		.cfi_offset 14, -4
 1029 0002 82B0     		sub	sp, sp, #8
 1030              		.cfi_def_cfa_offset 16
 1031 0004 00AF     		add	r7, sp, #0
 1032              		.cfi_def_cfa_register 7
 1033 0006 7860     		str	r0, [r7, #4]
 458:Core/Src/stm32l4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 1034              		.loc 1 458 10
 1035 0008 7B68     		ldr	r3, [r7, #4]
 1036 000a 1B68     		ldr	r3, [r3]
 1037              		.loc 1 458 5
 1038 000c 0B4A     		ldr	r2, .L50
 1039 000e 9342     		cmp	r3, r2
 1040 0010 0FD1     		bne	.L49
 459:Core/Src/stm32l4xx_hal_msp.c ****   {
 460:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 461:Core/Src/stm32l4xx_hal_msp.c **** 
 462:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 463:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 464:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 1041              		.loc 1 464 5
 1042 0012 0B4B     		ldr	r3, .L50+4
 1043 0014 1B6E     		ldr	r3, [r3, #96]
 1044 0016 0A4A     		ldr	r2, .L50+4
 1045 0018 23F48053 		bic	r3, r3, #4096
 1046 001c 1366     		str	r3, [r2, #96]
 465:Core/Src/stm32l4xx_hal_msp.c **** 
 466:Core/Src/stm32l4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 467:Core/Src/stm32l4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 468:Core/Src/stm32l4xx_hal_msp.c ****     PE13     ------> SPI1_SCK
 469:Core/Src/stm32l4xx_hal_msp.c ****     PE15     ------> SPI1_MOSI
 470:Core/Src/stm32l4xx_hal_msp.c ****     */
 471:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6);
 1047              		.loc 1 471 5
 1048 001e 4021     		movs	r1, #64
 1049 0020 4FF09040 		mov	r0, #1207959552
 1050 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 472:Core/Src/stm32l4xx_hal_msp.c **** 
 473:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOE, GPIO_PIN_13|GPIO_PIN_15);
 1051              		.loc 1 473 5
 1052 0028 4FF42041 		mov	r1, #40960
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 28


 1053 002c 0548     		ldr	r0, .L50+8
 1054 002e FFF7FEFF 		bl	HAL_GPIO_DeInit
 1055              	.L49:
 474:Core/Src/stm32l4xx_hal_msp.c **** 
 475:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 476:Core/Src/stm32l4xx_hal_msp.c **** 
 477:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 478:Core/Src/stm32l4xx_hal_msp.c ****   }
 479:Core/Src/stm32l4xx_hal_msp.c **** 
 480:Core/Src/stm32l4xx_hal_msp.c **** }
 1056              		.loc 1 480 1
 1057 0032 00BF     		nop
 1058 0034 0837     		adds	r7, r7, #8
 1059              		.cfi_def_cfa_offset 8
 1060 0036 BD46     		mov	sp, r7
 1061              		.cfi_def_cfa_register 13
 1062              		@ sp needed
 1063 0038 80BD     		pop	{r7, pc}
 1064              	.L51:
 1065 003a 00BF     		.align	2
 1066              	.L50:
 1067 003c 00300140 		.word	1073819648
 1068 0040 00100240 		.word	1073876992
 1069 0044 00100048 		.word	1207963648
 1070              		.cfi_endproc
 1071              	.LFE329:
 1073              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 1074              		.align	1
 1075              		.global	HAL_TIM_Base_MspInit
 1076              		.syntax unified
 1077              		.thumb
 1078              		.thumb_func
 1080              	HAL_TIM_Base_MspInit:
 1081              	.LFB330:
 481:Core/Src/stm32l4xx_hal_msp.c **** 
 482:Core/Src/stm32l4xx_hal_msp.c **** /**
 483:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 484:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 485:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 486:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 487:Core/Src/stm32l4xx_hal_msp.c **** */
 488:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 489:Core/Src/stm32l4xx_hal_msp.c **** {
 1082              		.loc 1 489 1
 1083              		.cfi_startproc
 1084              		@ args = 0, pretend = 0, frame = 24
 1085              		@ frame_needed = 1, uses_anonymous_args = 0
 1086              		@ link register save eliminated.
 1087 0000 80B4     		push	{r7}
 1088              		.cfi_def_cfa_offset 4
 1089              		.cfi_offset 7, -4
 1090 0002 87B0     		sub	sp, sp, #28
 1091              		.cfi_def_cfa_offset 32
 1092 0004 00AF     		add	r7, sp, #0
 1093              		.cfi_def_cfa_register 7
 1094 0006 7860     		str	r0, [r7, #4]
 490:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 29


 1095              		.loc 1 490 15
 1096 0008 7B68     		ldr	r3, [r7, #4]
 1097 000a 1B68     		ldr	r3, [r3]
 1098              		.loc 1 490 5
 1099 000c B3F1804F 		cmp	r3, #1073741824
 1100 0010 0CD1     		bne	.L53
 1101              	.LBB15:
 491:Core/Src/stm32l4xx_hal_msp.c ****   {
 492:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 493:Core/Src/stm32l4xx_hal_msp.c **** 
 494:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 495:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 496:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 1102              		.loc 1 496 5
 1103 0012 244B     		ldr	r3, .L58
 1104 0014 9B6D     		ldr	r3, [r3, #88]
 1105 0016 234A     		ldr	r2, .L58
 1106 0018 43F00103 		orr	r3, r3, #1
 1107 001c 9365     		str	r3, [r2, #88]
 1108 001e 214B     		ldr	r3, .L58
 1109 0020 9B6D     		ldr	r3, [r3, #88]
 1110 0022 03F00103 		and	r3, r3, #1
 1111 0026 7B61     		str	r3, [r7, #20]
 1112 0028 7B69     		ldr	r3, [r7, #20]
 1113              	.LBE15:
 497:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 498:Core/Src/stm32l4xx_hal_msp.c **** 
 499:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 500:Core/Src/stm32l4xx_hal_msp.c ****   }
 501:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 502:Core/Src/stm32l4xx_hal_msp.c ****   {
 503:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 504:Core/Src/stm32l4xx_hal_msp.c **** 
 505:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 506:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 507:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 508:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 509:Core/Src/stm32l4xx_hal_msp.c **** 
 510:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 511:Core/Src/stm32l4xx_hal_msp.c ****   }
 512:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 513:Core/Src/stm32l4xx_hal_msp.c ****   {
 514:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 515:Core/Src/stm32l4xx_hal_msp.c **** 
 516:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 0 */
 517:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 518:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 519:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 520:Core/Src/stm32l4xx_hal_msp.c **** 
 521:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 1 */
 522:Core/Src/stm32l4xx_hal_msp.c ****   }
 523:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM5)
 524:Core/Src/stm32l4xx_hal_msp.c ****   {
 525:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 526:Core/Src/stm32l4xx_hal_msp.c **** 
 527:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 0 */
 528:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 30


 529:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 530:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 531:Core/Src/stm32l4xx_hal_msp.c **** 
 532:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 1 */
 533:Core/Src/stm32l4xx_hal_msp.c ****   }
 534:Core/Src/stm32l4xx_hal_msp.c **** 
 535:Core/Src/stm32l4xx_hal_msp.c **** }
 1114              		.loc 1 535 1
 1115 002a 34E0     		b	.L57
 1116              	.L53:
 501:Core/Src/stm32l4xx_hal_msp.c ****   {
 1117              		.loc 1 501 20
 1118 002c 7B68     		ldr	r3, [r7, #4]
 1119 002e 1B68     		ldr	r3, [r3]
 501:Core/Src/stm32l4xx_hal_msp.c ****   {
 1120              		.loc 1 501 10
 1121 0030 1D4A     		ldr	r2, .L58+4
 1122 0032 9342     		cmp	r3, r2
 1123 0034 0CD1     		bne	.L55
 1124              	.LBB16:
 507:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 1125              		.loc 1 507 5
 1126 0036 1B4B     		ldr	r3, .L58
 1127 0038 9B6D     		ldr	r3, [r3, #88]
 1128 003a 1A4A     		ldr	r2, .L58
 1129 003c 43F00203 		orr	r3, r3, #2
 1130 0040 9365     		str	r3, [r2, #88]
 1131 0042 184B     		ldr	r3, .L58
 1132 0044 9B6D     		ldr	r3, [r3, #88]
 1133 0046 03F00203 		and	r3, r3, #2
 1134 004a 3B61     		str	r3, [r7, #16]
 1135 004c 3B69     		ldr	r3, [r7, #16]
 1136              	.LBE16:
 1137              		.loc 1 535 1
 1138 004e 22E0     		b	.L57
 1139              	.L55:
 512:Core/Src/stm32l4xx_hal_msp.c ****   {
 1140              		.loc 1 512 20
 1141 0050 7B68     		ldr	r3, [r7, #4]
 1142 0052 1B68     		ldr	r3, [r3]
 512:Core/Src/stm32l4xx_hal_msp.c ****   {
 1143              		.loc 1 512 10
 1144 0054 154A     		ldr	r2, .L58+8
 1145 0056 9342     		cmp	r3, r2
 1146 0058 0CD1     		bne	.L56
 1147              	.LBB17:
 518:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 1148              		.loc 1 518 5
 1149 005a 124B     		ldr	r3, .L58
 1150 005c 9B6D     		ldr	r3, [r3, #88]
 1151 005e 114A     		ldr	r2, .L58
 1152 0060 43F00403 		orr	r3, r3, #4
 1153 0064 9365     		str	r3, [r2, #88]
 1154 0066 0F4B     		ldr	r3, .L58
 1155 0068 9B6D     		ldr	r3, [r3, #88]
 1156 006a 03F00403 		and	r3, r3, #4
 1157 006e FB60     		str	r3, [r7, #12]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 31


 1158 0070 FB68     		ldr	r3, [r7, #12]
 1159              	.LBE17:
 1160              		.loc 1 535 1
 1161 0072 10E0     		b	.L57
 1162              	.L56:
 523:Core/Src/stm32l4xx_hal_msp.c ****   {
 1163              		.loc 1 523 20
 1164 0074 7B68     		ldr	r3, [r7, #4]
 1165 0076 1B68     		ldr	r3, [r3]
 523:Core/Src/stm32l4xx_hal_msp.c ****   {
 1166              		.loc 1 523 10
 1167 0078 0D4A     		ldr	r2, .L58+12
 1168 007a 9342     		cmp	r3, r2
 1169 007c 0BD1     		bne	.L57
 1170              	.LBB18:
 529:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 1171              		.loc 1 529 5
 1172 007e 094B     		ldr	r3, .L58
 1173 0080 9B6D     		ldr	r3, [r3, #88]
 1174 0082 084A     		ldr	r2, .L58
 1175 0084 43F00803 		orr	r3, r3, #8
 1176 0088 9365     		str	r3, [r2, #88]
 1177 008a 064B     		ldr	r3, .L58
 1178 008c 9B6D     		ldr	r3, [r3, #88]
 1179 008e 03F00803 		and	r3, r3, #8
 1180 0092 BB60     		str	r3, [r7, #8]
 1181 0094 BB68     		ldr	r3, [r7, #8]
 1182              	.L57:
 1183              	.LBE18:
 1184              		.loc 1 535 1
 1185 0096 00BF     		nop
 1186 0098 1C37     		adds	r7, r7, #28
 1187              		.cfi_def_cfa_offset 4
 1188 009a BD46     		mov	sp, r7
 1189              		.cfi_def_cfa_register 13
 1190              		@ sp needed
 1191 009c 5DF8047B 		ldr	r7, [sp], #4
 1192              		.cfi_restore 7
 1193              		.cfi_def_cfa_offset 0
 1194 00a0 7047     		bx	lr
 1195              	.L59:
 1196 00a2 00BF     		.align	2
 1197              	.L58:
 1198 00a4 00100240 		.word	1073876992
 1199 00a8 00040040 		.word	1073742848
 1200 00ac 00080040 		.word	1073743872
 1201 00b0 000C0040 		.word	1073744896
 1202              		.cfi_endproc
 1203              	.LFE330:
 1205              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 1206              		.align	1
 1207              		.global	HAL_TIM_MspPostInit
 1208              		.syntax unified
 1209              		.thumb
 1210              		.thumb_func
 1212              	HAL_TIM_MspPostInit:
 1213              	.LFB331:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 32


 536:Core/Src/stm32l4xx_hal_msp.c **** 
 537:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 538:Core/Src/stm32l4xx_hal_msp.c **** {
 1214              		.loc 1 538 1
 1215              		.cfi_startproc
 1216              		@ args = 0, pretend = 0, frame = 40
 1217              		@ frame_needed = 1, uses_anonymous_args = 0
 1218 0000 80B5     		push	{r7, lr}
 1219              		.cfi_def_cfa_offset 8
 1220              		.cfi_offset 7, -8
 1221              		.cfi_offset 14, -4
 1222 0002 8AB0     		sub	sp, sp, #40
 1223              		.cfi_def_cfa_offset 48
 1224 0004 00AF     		add	r7, sp, #0
 1225              		.cfi_def_cfa_register 7
 1226 0006 7860     		str	r0, [r7, #4]
 539:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1227              		.loc 1 539 20
 1228 0008 07F11403 		add	r3, r7, #20
 1229 000c 0022     		movs	r2, #0
 1230 000e 1A60     		str	r2, [r3]
 1231 0010 5A60     		str	r2, [r3, #4]
 1232 0012 9A60     		str	r2, [r3, #8]
 1233 0014 DA60     		str	r2, [r3, #12]
 1234 0016 1A61     		str	r2, [r3, #16]
 540:Core/Src/stm32l4xx_hal_msp.c ****   if(htim->Instance==TIM2)
 1235              		.loc 1 540 10
 1236 0018 7B68     		ldr	r3, [r7, #4]
 1237 001a 1B68     		ldr	r3, [r3]
 1238              		.loc 1 540 5
 1239 001c B3F1804F 		cmp	r3, #1073741824
 1240 0020 1DD1     		bne	.L61
 1241              	.LBB19:
 541:Core/Src/stm32l4xx_hal_msp.c ****   {
 542:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 543:Core/Src/stm32l4xx_hal_msp.c **** 
 544:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 545:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1242              		.loc 1 545 5
 1243 0022 214B     		ldr	r3, .L64
 1244 0024 DB6C     		ldr	r3, [r3, #76]
 1245 0026 204A     		ldr	r2, .L64
 1246 0028 43F00103 		orr	r3, r3, #1
 1247 002c D364     		str	r3, [r2, #76]
 1248 002e 1E4B     		ldr	r3, .L64
 1249 0030 DB6C     		ldr	r3, [r3, #76]
 1250 0032 03F00103 		and	r3, r3, #1
 1251 0036 3B61     		str	r3, [r7, #16]
 1252 0038 3B69     		ldr	r3, [r7, #16]
 1253              	.LBE19:
 546:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 547:Core/Src/stm32l4xx_hal_msp.c ****     PA1     ------> TIM2_CH2
 548:Core/Src/stm32l4xx_hal_msp.c ****     PA5     ------> TIM2_CH1
 549:Core/Src/stm32l4xx_hal_msp.c ****     */
 550:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 1254              		.loc 1 550 25
 1255 003a 2223     		movs	r3, #34
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 33


 1256 003c 7B61     		str	r3, [r7, #20]
 551:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1257              		.loc 1 551 26
 1258 003e 0223     		movs	r3, #2
 1259 0040 BB61     		str	r3, [r7, #24]
 552:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1260              		.loc 1 552 26
 1261 0042 0023     		movs	r3, #0
 1262 0044 FB61     		str	r3, [r7, #28]
 553:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1263              		.loc 1 553 27
 1264 0046 0023     		movs	r3, #0
 1265 0048 3B62     		str	r3, [r7, #32]
 554:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 1266              		.loc 1 554 31
 1267 004a 0123     		movs	r3, #1
 1268 004c 7B62     		str	r3, [r7, #36]
 555:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1269              		.loc 1 555 5
 1270 004e 07F11403 		add	r3, r7, #20
 1271 0052 1946     		mov	r1, r3
 1272 0054 4FF09040 		mov	r0, #1207959552
 1273 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 556:Core/Src/stm32l4xx_hal_msp.c **** 
 557:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 558:Core/Src/stm32l4xx_hal_msp.c **** 
 559:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 560:Core/Src/stm32l4xx_hal_msp.c ****   }
 561:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim->Instance==TIM3)
 562:Core/Src/stm32l4xx_hal_msp.c ****   {
 563:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 564:Core/Src/stm32l4xx_hal_msp.c **** 
 565:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 566:Core/Src/stm32l4xx_hal_msp.c **** 
 567:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 568:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 569:Core/Src/stm32l4xx_hal_msp.c ****     PE3     ------> TIM3_CH1
 570:Core/Src/stm32l4xx_hal_msp.c ****     PE4     ------> TIM3_CH2
 571:Core/Src/stm32l4xx_hal_msp.c ****     PE5     ------> TIM3_CH3
 572:Core/Src/stm32l4xx_hal_msp.c ****     PE6     ------> TIM3_CH4
 573:Core/Src/stm32l4xx_hal_msp.c ****     */
 574:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 575:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 576:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 577:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 578:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 579:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 580:Core/Src/stm32l4xx_hal_msp.c **** 
 581:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 582:Core/Src/stm32l4xx_hal_msp.c **** 
 583:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 584:Core/Src/stm32l4xx_hal_msp.c ****   }
 585:Core/Src/stm32l4xx_hal_msp.c **** 
 586:Core/Src/stm32l4xx_hal_msp.c **** }
 1274              		.loc 1 586 1
 1275 005c 20E0     		b	.L63
 1276              	.L61:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 34


 561:Core/Src/stm32l4xx_hal_msp.c ****   {
 1277              		.loc 1 561 15
 1278 005e 7B68     		ldr	r3, [r7, #4]
 1279 0060 1B68     		ldr	r3, [r3]
 561:Core/Src/stm32l4xx_hal_msp.c ****   {
 1280              		.loc 1 561 10
 1281 0062 124A     		ldr	r2, .L64+4
 1282 0064 9342     		cmp	r3, r2
 1283 0066 1BD1     		bne	.L63
 1284              	.LBB20:
 567:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1285              		.loc 1 567 5
 1286 0068 0F4B     		ldr	r3, .L64
 1287 006a DB6C     		ldr	r3, [r3, #76]
 1288 006c 0E4A     		ldr	r2, .L64
 1289 006e 43F01003 		orr	r3, r3, #16
 1290 0072 D364     		str	r3, [r2, #76]
 1291 0074 0C4B     		ldr	r3, .L64
 1292 0076 DB6C     		ldr	r3, [r3, #76]
 1293 0078 03F01003 		and	r3, r3, #16
 1294 007c FB60     		str	r3, [r7, #12]
 1295 007e FB68     		ldr	r3, [r7, #12]
 1296              	.LBE20:
 574:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1297              		.loc 1 574 25
 1298 0080 7823     		movs	r3, #120
 1299 0082 7B61     		str	r3, [r7, #20]
 575:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1300              		.loc 1 575 26
 1301 0084 0223     		movs	r3, #2
 1302 0086 BB61     		str	r3, [r7, #24]
 576:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1303              		.loc 1 576 26
 1304 0088 0023     		movs	r3, #0
 1305 008a FB61     		str	r3, [r7, #28]
 577:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 1306              		.loc 1 577 27
 1307 008c 0023     		movs	r3, #0
 1308 008e 3B62     		str	r3, [r7, #32]
 578:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 1309              		.loc 1 578 31
 1310 0090 0223     		movs	r3, #2
 1311 0092 7B62     		str	r3, [r7, #36]
 579:Core/Src/stm32l4xx_hal_msp.c **** 
 1312              		.loc 1 579 5
 1313 0094 07F11403 		add	r3, r7, #20
 1314 0098 1946     		mov	r1, r3
 1315 009a 0548     		ldr	r0, .L64+8
 1316 009c FFF7FEFF 		bl	HAL_GPIO_Init
 1317              	.L63:
 1318              		.loc 1 586 1
 1319 00a0 00BF     		nop
 1320 00a2 2837     		adds	r7, r7, #40
 1321              		.cfi_def_cfa_offset 8
 1322 00a4 BD46     		mov	sp, r7
 1323              		.cfi_def_cfa_register 13
 1324              		@ sp needed
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 35


 1325 00a6 80BD     		pop	{r7, pc}
 1326              	.L65:
 1327              		.align	2
 1328              	.L64:
 1329 00a8 00100240 		.word	1073876992
 1330 00ac 00040040 		.word	1073742848
 1331 00b0 00100048 		.word	1207963648
 1332              		.cfi_endproc
 1333              	.LFE331:
 1335              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1336              		.align	1
 1337              		.global	HAL_TIM_Base_MspDeInit
 1338              		.syntax unified
 1339              		.thumb
 1340              		.thumb_func
 1342              	HAL_TIM_Base_MspDeInit:
 1343              	.LFB332:
 587:Core/Src/stm32l4xx_hal_msp.c **** /**
 588:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 589:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 590:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 591:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 592:Core/Src/stm32l4xx_hal_msp.c **** */
 593:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 594:Core/Src/stm32l4xx_hal_msp.c **** {
 1344              		.loc 1 594 1
 1345              		.cfi_startproc
 1346              		@ args = 0, pretend = 0, frame = 8
 1347              		@ frame_needed = 1, uses_anonymous_args = 0
 1348              		@ link register save eliminated.
 1349 0000 80B4     		push	{r7}
 1350              		.cfi_def_cfa_offset 4
 1351              		.cfi_offset 7, -4
 1352 0002 83B0     		sub	sp, sp, #12
 1353              		.cfi_def_cfa_offset 16
 1354 0004 00AF     		add	r7, sp, #0
 1355              		.cfi_def_cfa_register 7
 1356 0006 7860     		str	r0, [r7, #4]
 595:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 1357              		.loc 1 595 15
 1358 0008 7B68     		ldr	r3, [r7, #4]
 1359 000a 1B68     		ldr	r3, [r3]
 1360              		.loc 1 595 5
 1361 000c B3F1804F 		cmp	r3, #1073741824
 1362 0010 06D1     		bne	.L67
 596:Core/Src/stm32l4xx_hal_msp.c ****   {
 597:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 598:Core/Src/stm32l4xx_hal_msp.c **** 
 599:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 600:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 601:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 1363              		.loc 1 601 5
 1364 0012 184B     		ldr	r3, .L72
 1365 0014 9B6D     		ldr	r3, [r3, #88]
 1366 0016 174A     		ldr	r2, .L72
 1367 0018 23F00103 		bic	r3, r3, #1
 1368 001c 9365     		str	r3, [r2, #88]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 36


 602:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 603:Core/Src/stm32l4xx_hal_msp.c **** 
 604:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 605:Core/Src/stm32l4xx_hal_msp.c ****   }
 606:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 607:Core/Src/stm32l4xx_hal_msp.c ****   {
 608:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 609:Core/Src/stm32l4xx_hal_msp.c **** 
 610:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 611:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 612:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 613:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 614:Core/Src/stm32l4xx_hal_msp.c **** 
 615:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 616:Core/Src/stm32l4xx_hal_msp.c ****   }
 617:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 618:Core/Src/stm32l4xx_hal_msp.c ****   {
 619:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 620:Core/Src/stm32l4xx_hal_msp.c **** 
 621:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 622:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 623:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 624:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 625:Core/Src/stm32l4xx_hal_msp.c **** 
 626:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 627:Core/Src/stm32l4xx_hal_msp.c ****   }
 628:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM5)
 629:Core/Src/stm32l4xx_hal_msp.c ****   {
 630:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 631:Core/Src/stm32l4xx_hal_msp.c **** 
 632:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 633:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 634:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 635:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 636:Core/Src/stm32l4xx_hal_msp.c **** 
 637:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 638:Core/Src/stm32l4xx_hal_msp.c ****   }
 639:Core/Src/stm32l4xx_hal_msp.c **** 
 640:Core/Src/stm32l4xx_hal_msp.c **** }
 1369              		.loc 1 640 1
 1370 001e 22E0     		b	.L71
 1371              	.L67:
 606:Core/Src/stm32l4xx_hal_msp.c ****   {
 1372              		.loc 1 606 20
 1373 0020 7B68     		ldr	r3, [r7, #4]
 1374 0022 1B68     		ldr	r3, [r3]
 606:Core/Src/stm32l4xx_hal_msp.c ****   {
 1375              		.loc 1 606 10
 1376 0024 144A     		ldr	r2, .L72+4
 1377 0026 9342     		cmp	r3, r2
 1378 0028 06D1     		bne	.L69
 612:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1379              		.loc 1 612 5
 1380 002a 124B     		ldr	r3, .L72
 1381 002c 9B6D     		ldr	r3, [r3, #88]
 1382 002e 114A     		ldr	r2, .L72
 1383 0030 23F00203 		bic	r3, r3, #2
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 37


 1384 0034 9365     		str	r3, [r2, #88]
 1385              		.loc 1 640 1
 1386 0036 16E0     		b	.L71
 1387              	.L69:
 617:Core/Src/stm32l4xx_hal_msp.c ****   {
 1388              		.loc 1 617 20
 1389 0038 7B68     		ldr	r3, [r7, #4]
 1390 003a 1B68     		ldr	r3, [r3]
 617:Core/Src/stm32l4xx_hal_msp.c ****   {
 1391              		.loc 1 617 10
 1392 003c 0F4A     		ldr	r2, .L72+8
 1393 003e 9342     		cmp	r3, r2
 1394 0040 06D1     		bne	.L70
 623:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 1395              		.loc 1 623 5
 1396 0042 0C4B     		ldr	r3, .L72
 1397 0044 9B6D     		ldr	r3, [r3, #88]
 1398 0046 0B4A     		ldr	r2, .L72
 1399 0048 23F00403 		bic	r3, r3, #4
 1400 004c 9365     		str	r3, [r2, #88]
 1401              		.loc 1 640 1
 1402 004e 0AE0     		b	.L71
 1403              	.L70:
 628:Core/Src/stm32l4xx_hal_msp.c ****   {
 1404              		.loc 1 628 20
 1405 0050 7B68     		ldr	r3, [r7, #4]
 1406 0052 1B68     		ldr	r3, [r3]
 628:Core/Src/stm32l4xx_hal_msp.c ****   {
 1407              		.loc 1 628 10
 1408 0054 0A4A     		ldr	r2, .L72+12
 1409 0056 9342     		cmp	r3, r2
 1410 0058 05D1     		bne	.L71
 634:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 1411              		.loc 1 634 5
 1412 005a 064B     		ldr	r3, .L72
 1413 005c 9B6D     		ldr	r3, [r3, #88]
 1414 005e 054A     		ldr	r2, .L72
 1415 0060 23F00803 		bic	r3, r3, #8
 1416 0064 9365     		str	r3, [r2, #88]
 1417              	.L71:
 1418              		.loc 1 640 1
 1419 0066 00BF     		nop
 1420 0068 0C37     		adds	r7, r7, #12
 1421              		.cfi_def_cfa_offset 4
 1422 006a BD46     		mov	sp, r7
 1423              		.cfi_def_cfa_register 13
 1424              		@ sp needed
 1425 006c 5DF8047B 		ldr	r7, [sp], #4
 1426              		.cfi_restore 7
 1427              		.cfi_def_cfa_offset 0
 1428 0070 7047     		bx	lr
 1429              	.L73:
 1430 0072 00BF     		.align	2
 1431              	.L72:
 1432 0074 00100240 		.word	1073876992
 1433 0078 00040040 		.word	1073742848
 1434 007c 00080040 		.word	1073743872
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 38


 1435 0080 000C0040 		.word	1073744896
 1436              		.cfi_endproc
 1437              	.LFE332:
 1439              		.section	.text.HAL_PCD_MspInit,"ax",%progbits
 1440              		.align	1
 1441              		.global	HAL_PCD_MspInit
 1442              		.syntax unified
 1443              		.thumb
 1444              		.thumb_func
 1446              	HAL_PCD_MspInit:
 1447              	.LFB333:
 641:Core/Src/stm32l4xx_hal_msp.c **** 
 642:Core/Src/stm32l4xx_hal_msp.c **** /**
 643:Core/Src/stm32l4xx_hal_msp.c **** * @brief PCD MSP Initialization
 644:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 645:Core/Src/stm32l4xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 646:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 647:Core/Src/stm32l4xx_hal_msp.c **** */
 648:Core/Src/stm32l4xx_hal_msp.c **** void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
 649:Core/Src/stm32l4xx_hal_msp.c **** {
 1448              		.loc 1 649 1
 1449              		.cfi_startproc
 1450              		@ args = 0, pretend = 0, frame = 192
 1451              		@ frame_needed = 1, uses_anonymous_args = 0
 1452 0000 80B5     		push	{r7, lr}
 1453              		.cfi_def_cfa_offset 8
 1454              		.cfi_offset 7, -8
 1455              		.cfi_offset 14, -4
 1456 0002 B0B0     		sub	sp, sp, #192
 1457              		.cfi_def_cfa_offset 200
 1458 0004 00AF     		add	r7, sp, #0
 1459              		.cfi_def_cfa_register 7
 1460 0006 7860     		str	r0, [r7, #4]
 650:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1461              		.loc 1 650 20
 1462 0008 07F1AC03 		add	r3, r7, #172
 1463 000c 0022     		movs	r2, #0
 1464 000e 1A60     		str	r2, [r3]
 1465 0010 5A60     		str	r2, [r3, #4]
 1466 0012 9A60     		str	r2, [r3, #8]
 1467 0014 DA60     		str	r2, [r3, #12]
 1468 0016 1A61     		str	r2, [r3, #16]
 651:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1469              		.loc 1 651 28
 1470 0018 07F11403 		add	r3, r7, #20
 1471 001c 9822     		movs	r2, #152
 1472 001e 0021     		movs	r1, #0
 1473 0020 1846     		mov	r0, r3
 1474 0022 FFF7FEFF 		bl	memset
 652:Core/Src/stm32l4xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 1475              		.loc 1 652 10
 1476 0026 7B68     		ldr	r3, [r7, #4]
 1477 0028 1B68     		ldr	r3, [r3]
 1478              		.loc 1 652 5
 1479 002a B3F1A04F 		cmp	r3, #1342177280
 1480 002e 6CD1     		bne	.L78
 653:Core/Src/stm32l4xx_hal_msp.c ****   {
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 39


 654:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */
 655:Core/Src/stm32l4xx_hal_msp.c **** 
 656:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 0 */
 657:Core/Src/stm32l4xx_hal_msp.c **** 
 658:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 659:Core/Src/stm32l4xx_hal_msp.c ****   */
 660:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 1481              		.loc 1 660 40
 1482 0030 4FF40053 		mov	r3, #8192
 1483 0034 7B61     		str	r3, [r7, #20]
 661:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 1484              		.loc 1 661 37
 1485 0036 0023     		movs	r3, #0
 1486 0038 C7F88830 		str	r3, [r7, #136]
 662:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1487              		.loc 1 662 9
 1488 003c 07F11403 		add	r3, r7, #20
 1489 0040 1846     		mov	r0, r3
 1490 0042 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1491 0046 0346     		mov	r3, r0
 1492              		.loc 1 662 8
 1493 0048 002B     		cmp	r3, #0
 1494 004a 01D0     		beq	.L76
 663:Core/Src/stm32l4xx_hal_msp.c ****     {
 664:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 1495              		.loc 1 664 7
 1496 004c FFF7FEFF 		bl	Error_Handler
 1497              	.L76:
 1498              	.LBB21:
 665:Core/Src/stm32l4xx_hal_msp.c ****     }
 666:Core/Src/stm32l4xx_hal_msp.c **** 
 667:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1499              		.loc 1 667 5
 1500 0050 304B     		ldr	r3, .L79
 1501 0052 DB6C     		ldr	r3, [r3, #76]
 1502 0054 2F4A     		ldr	r2, .L79
 1503 0056 43F00103 		orr	r3, r3, #1
 1504 005a D364     		str	r3, [r2, #76]
 1505 005c 2D4B     		ldr	r3, .L79
 1506 005e DB6C     		ldr	r3, [r3, #76]
 1507 0060 03F00103 		and	r3, r3, #1
 1508 0064 3B61     		str	r3, [r7, #16]
 1509 0066 3B69     		ldr	r3, [r7, #16]
 1510              	.LBE21:
 668:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 669:Core/Src/stm32l4xx_hal_msp.c ****     PA8     ------> USB_OTG_FS_SOF
 670:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USB_OTG_FS_VBUS
 671:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USB_OTG_FS_ID
 672:Core/Src/stm32l4xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 673:Core/Src/stm32l4xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
 674:Core/Src/stm32l4xx_hal_msp.c ****     */
 675:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 1511              		.loc 1 675 25
 1512 0068 4FF4E853 		mov	r3, #7424
 1513 006c C7F8AC30 		str	r3, [r7, #172]
 676:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1514              		.loc 1 676 26
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 40


 1515 0070 0223     		movs	r3, #2
 1516 0072 C7F8B030 		str	r3, [r7, #176]
 677:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1517              		.loc 1 677 26
 1518 0076 0023     		movs	r3, #0
 1519 0078 C7F8B430 		str	r3, [r7, #180]
 678:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1520              		.loc 1 678 27
 1521 007c 0323     		movs	r3, #3
 1522 007e C7F8B830 		str	r3, [r7, #184]
 679:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 1523              		.loc 1 679 31
 1524 0082 0A23     		movs	r3, #10
 1525 0084 C7F8BC30 		str	r3, [r7, #188]
 680:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1526              		.loc 1 680 5
 1527 0088 07F1AC03 		add	r3, r7, #172
 1528 008c 1946     		mov	r1, r3
 1529 008e 4FF09040 		mov	r0, #1207959552
 1530 0092 FFF7FEFF 		bl	HAL_GPIO_Init
 681:Core/Src/stm32l4xx_hal_msp.c **** 
 682:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USB_VBUS_Pin;
 1531              		.loc 1 682 25
 1532 0096 4FF40073 		mov	r3, #512
 1533 009a C7F8AC30 		str	r3, [r7, #172]
 683:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1534              		.loc 1 683 26
 1535 009e 0023     		movs	r3, #0
 1536 00a0 C7F8B030 		str	r3, [r7, #176]
 684:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1537              		.loc 1 684 26
 1538 00a4 0023     		movs	r3, #0
 1539 00a6 C7F8B430 		str	r3, [r7, #180]
 685:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 1540              		.loc 1 685 5
 1541 00aa 07F1AC03 		add	r3, r7, #172
 1542 00ae 1946     		mov	r1, r3
 1543 00b0 4FF09040 		mov	r0, #1207959552
 1544 00b4 FFF7FEFF 		bl	HAL_GPIO_Init
 1545              	.LBB22:
 686:Core/Src/stm32l4xx_hal_msp.c **** 
 687:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 688:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 1546              		.loc 1 688 5
 1547 00b8 164B     		ldr	r3, .L79
 1548 00ba DB6C     		ldr	r3, [r3, #76]
 1549 00bc 154A     		ldr	r2, .L79
 1550 00be 43F48053 		orr	r3, r3, #4096
 1551 00c2 D364     		str	r3, [r2, #76]
 1552 00c4 134B     		ldr	r3, .L79
 1553 00c6 DB6C     		ldr	r3, [r3, #76]
 1554 00c8 03F48053 		and	r3, r3, #4096
 1555 00cc FB60     		str	r3, [r7, #12]
 1556 00ce FB68     		ldr	r3, [r7, #12]
 1557              	.LBE22:
 689:Core/Src/stm32l4xx_hal_msp.c **** 
 690:Core/Src/stm32l4xx_hal_msp.c ****     /* Enable VDDUSB */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 41


 691:Core/Src/stm32l4xx_hal_msp.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 1558              		.loc 1 691 8
 1559 00d0 104B     		ldr	r3, .L79
 1560 00d2 9B6D     		ldr	r3, [r3, #88]
 1561 00d4 03F08053 		and	r3, r3, #268435456
 1562              		.loc 1 691 7
 1563 00d8 002B     		cmp	r3, #0
 1564 00da 14D1     		bne	.L77
 1565              	.LBB23:
 692:Core/Src/stm32l4xx_hal_msp.c ****     {
 693:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 1566              		.loc 1 693 7
 1567 00dc 0D4B     		ldr	r3, .L79
 1568 00de 9B6D     		ldr	r3, [r3, #88]
 1569 00e0 0C4A     		ldr	r2, .L79
 1570 00e2 43F08053 		orr	r3, r3, #268435456
 1571 00e6 9365     		str	r3, [r2, #88]
 1572 00e8 0A4B     		ldr	r3, .L79
 1573 00ea 9B6D     		ldr	r3, [r3, #88]
 1574 00ec 03F08053 		and	r3, r3, #268435456
 1575 00f0 BB60     		str	r3, [r7, #8]
 1576 00f2 BB68     		ldr	r3, [r7, #8]
 1577              	.LBE23:
 694:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 1578              		.loc 1 694 7
 1579 00f4 FFF7FEFF 		bl	HAL_PWREx_EnableVddUSB
 695:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 1580              		.loc 1 695 7
 1581 00f8 064B     		ldr	r3, .L79
 1582 00fa 9B6D     		ldr	r3, [r3, #88]
 1583 00fc 054A     		ldr	r2, .L79
 1584 00fe 23F08053 		bic	r3, r3, #268435456
 1585 0102 9365     		str	r3, [r2, #88]
 696:Core/Src/stm32l4xx_hal_msp.c ****     }
 697:Core/Src/stm32l4xx_hal_msp.c ****     else
 698:Core/Src/stm32l4xx_hal_msp.c ****     {
 699:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 700:Core/Src/stm32l4xx_hal_msp.c ****     }
 701:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 702:Core/Src/stm32l4xx_hal_msp.c **** 
 703:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 1 */
 704:Core/Src/stm32l4xx_hal_msp.c ****   }
 705:Core/Src/stm32l4xx_hal_msp.c **** 
 706:Core/Src/stm32l4xx_hal_msp.c **** }
 1586              		.loc 1 706 1
 1587 0104 01E0     		b	.L78
 1588              	.L77:
 699:Core/Src/stm32l4xx_hal_msp.c ****     }
 1589              		.loc 1 699 7
 1590 0106 FFF7FEFF 		bl	HAL_PWREx_EnableVddUSB
 1591              	.L78:
 1592              		.loc 1 706 1
 1593 010a 00BF     		nop
 1594 010c C037     		adds	r7, r7, #192
 1595              		.cfi_def_cfa_offset 8
 1596 010e BD46     		mov	sp, r7
 1597              		.cfi_def_cfa_register 13
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 42


 1598              		@ sp needed
 1599 0110 80BD     		pop	{r7, pc}
 1600              	.L80:
 1601 0112 00BF     		.align	2
 1602              	.L79:
 1603 0114 00100240 		.word	1073876992
 1604              		.cfi_endproc
 1605              	.LFE333:
 1607              		.section	.text.HAL_PCD_MspDeInit,"ax",%progbits
 1608              		.align	1
 1609              		.global	HAL_PCD_MspDeInit
 1610              		.syntax unified
 1611              		.thumb
 1612              		.thumb_func
 1614              	HAL_PCD_MspDeInit:
 1615              	.LFB334:
 707:Core/Src/stm32l4xx_hal_msp.c **** 
 708:Core/Src/stm32l4xx_hal_msp.c **** /**
 709:Core/Src/stm32l4xx_hal_msp.c **** * @brief PCD MSP De-Initialization
 710:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 711:Core/Src/stm32l4xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 712:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 713:Core/Src/stm32l4xx_hal_msp.c **** */
 714:Core/Src/stm32l4xx_hal_msp.c **** void HAL_PCD_MspDeInit(PCD_HandleTypeDef* hpcd)
 715:Core/Src/stm32l4xx_hal_msp.c **** {
 1616              		.loc 1 715 1
 1617              		.cfi_startproc
 1618              		@ args = 0, pretend = 0, frame = 16
 1619              		@ frame_needed = 1, uses_anonymous_args = 0
 1620 0000 80B5     		push	{r7, lr}
 1621              		.cfi_def_cfa_offset 8
 1622              		.cfi_offset 7, -8
 1623              		.cfi_offset 14, -4
 1624 0002 84B0     		sub	sp, sp, #16
 1625              		.cfi_def_cfa_offset 24
 1626 0004 00AF     		add	r7, sp, #0
 1627              		.cfi_def_cfa_register 7
 1628 0006 7860     		str	r0, [r7, #4]
 716:Core/Src/stm32l4xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 1629              		.loc 1 716 10
 1630 0008 7B68     		ldr	r3, [r7, #4]
 1631 000a 1B68     		ldr	r3, [r3]
 1632              		.loc 1 716 5
 1633 000c B3F1A04F 		cmp	r3, #1342177280
 1634 0010 28D1     		bne	.L84
 717:Core/Src/stm32l4xx_hal_msp.c ****   {
 718:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 0 */
 719:Core/Src/stm32l4xx_hal_msp.c **** 
 720:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 0 */
 721:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 722:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_DISABLE();
 1635              		.loc 1 722 5
 1636 0012 164B     		ldr	r3, .L85
 1637 0014 DB6C     		ldr	r3, [r3, #76]
 1638 0016 154A     		ldr	r2, .L85
 1639 0018 23F48053 		bic	r3, r3, #4096
 1640 001c D364     		str	r3, [r2, #76]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 43


 723:Core/Src/stm32l4xx_hal_msp.c **** 
 724:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 725:Core/Src/stm32l4xx_hal_msp.c ****     PA8     ------> USB_OTG_FS_SOF
 726:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USB_OTG_FS_VBUS
 727:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USB_OTG_FS_ID
 728:Core/Src/stm32l4xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 729:Core/Src/stm32l4xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
 730:Core/Src/stm32l4xx_hal_msp.c ****     */
 731:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USB_SOF_Pin|USB_VBUS_Pin|USB_ID_Pin|USB_DM_Pin
 1641              		.loc 1 731 5
 1642 001e 4FF4F851 		mov	r1, #7936
 1643 0022 4FF09040 		mov	r0, #1207959552
 1644 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 732:Core/Src/stm32l4xx_hal_msp.c ****                           |USB_DP_Pin);
 733:Core/Src/stm32l4xx_hal_msp.c **** 
 734:Core/Src/stm32l4xx_hal_msp.c ****     /* Disable VDDUSB */
 735:Core/Src/stm32l4xx_hal_msp.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 1645              		.loc 1 735 8
 1646 002a 104B     		ldr	r3, .L85
 1647 002c 9B6D     		ldr	r3, [r3, #88]
 1648 002e 03F08053 		and	r3, r3, #268435456
 1649              		.loc 1 735 7
 1650 0032 002B     		cmp	r3, #0
 1651 0034 14D1     		bne	.L83
 1652              	.LBB24:
 736:Core/Src/stm32l4xx_hal_msp.c ****     {
 737:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 1653              		.loc 1 737 7
 1654 0036 0D4B     		ldr	r3, .L85
 1655 0038 9B6D     		ldr	r3, [r3, #88]
 1656 003a 0C4A     		ldr	r2, .L85
 1657 003c 43F08053 		orr	r3, r3, #268435456
 1658 0040 9365     		str	r3, [r2, #88]
 1659 0042 0A4B     		ldr	r3, .L85
 1660 0044 9B6D     		ldr	r3, [r3, #88]
 1661 0046 03F08053 		and	r3, r3, #268435456
 1662 004a FB60     		str	r3, [r7, #12]
 1663 004c FB68     		ldr	r3, [r7, #12]
 1664              	.LBE24:
 738:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_DisableVddUSB();
 1665              		.loc 1 738 7
 1666 004e FFF7FEFF 		bl	HAL_PWREx_DisableVddUSB
 739:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 1667              		.loc 1 739 7
 1668 0052 064B     		ldr	r3, .L85
 1669 0054 9B6D     		ldr	r3, [r3, #88]
 1670 0056 054A     		ldr	r2, .L85
 1671 0058 23F08053 		bic	r3, r3, #268435456
 1672 005c 9365     		str	r3, [r2, #88]
 740:Core/Src/stm32l4xx_hal_msp.c ****     }
 741:Core/Src/stm32l4xx_hal_msp.c ****     else
 742:Core/Src/stm32l4xx_hal_msp.c ****     {
 743:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_DisableVddUSB();
 744:Core/Src/stm32l4xx_hal_msp.c ****     }
 745:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 1 */
 746:Core/Src/stm32l4xx_hal_msp.c **** 
 747:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 1 */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 44


 748:Core/Src/stm32l4xx_hal_msp.c ****   }
 749:Core/Src/stm32l4xx_hal_msp.c **** 
 750:Core/Src/stm32l4xx_hal_msp.c **** }
 1673              		.loc 1 750 1
 1674 005e 01E0     		b	.L84
 1675              	.L83:
 743:Core/Src/stm32l4xx_hal_msp.c ****     }
 1676              		.loc 1 743 7
 1677 0060 FFF7FEFF 		bl	HAL_PWREx_DisableVddUSB
 1678              	.L84:
 1679              		.loc 1 750 1
 1680 0064 00BF     		nop
 1681 0066 1037     		adds	r7, r7, #16
 1682              		.cfi_def_cfa_offset 8
 1683 0068 BD46     		mov	sp, r7
 1684              		.cfi_def_cfa_register 13
 1685              		@ sp needed
 1686 006a 80BD     		pop	{r7, pc}
 1687              	.L86:
 1688              		.align	2
 1689              	.L85:
 1690 006c 00100240 		.word	1073876992
 1691              		.cfi_endproc
 1692              	.LFE334:
 1694              		.text
 1695              	.Letext0:
 1696              		.file 2 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4p5xx.h"
 1697              		.file 3 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 1698              		.file 4 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 1699              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 1700              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 1701              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 1702              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 1703              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 1704              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc.h"
 1705              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_usb.h"
 1706              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pcd.h"
 1707              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rng.h"
 1708              		.file 14 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_spi.h"
 1709              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 1710              		.file 16 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 1711              		.file 17 "Core/Inc/main.h"
 1712              		.file 18 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 1713              		.file 19 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 45


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_msp.c
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:20     .bss.msg_buffer:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:23     .bss.msg_buffer:0000000000000000 msg_buffer
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:26     .bss.RxBuf:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:29     .bss.RxBuf:0000000000000000 RxBuf
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:32     .text.HAL_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:38     .text.HAL_MspInit:0000000000000000 HAL_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:93     .text.HAL_MspInit:0000000000000044 $d
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:98     .text.HAL_ADC_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:104    .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:283    .text.HAL_ADC_MspInit:000000000000011c $d
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:292    .text.HAL_ADC_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:298    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:347    .text.HAL_ADC_MspDeInit:0000000000000038 $d
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:354    .text.HAL_UART_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:360    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:640    .text.HAL_UART_MspInit:00000000000001e0 $d
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:651    .text.HAL_UART_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:657    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:733    .text.HAL_UART_MspDeInit:000000000000006c $d
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:742    .text.HAL_RNG_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:748    .text.HAL_RNG_MspInit:0000000000000000 HAL_RNG_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:818    .text.HAL_RNG_MspInit:0000000000000060 $d
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:824    .text.HAL_RNG_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:830    .text.HAL_RNG_MspDeInit:0000000000000000 HAL_RNG_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:873    .text.HAL_RNG_MspDeInit:000000000000002c $d
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:879    .text.HAL_SPI_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:885    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:1006   .text.HAL_SPI_MspInit:00000000000000b8 $d
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:1013   .text.HAL_SPI_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:1019   .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:1067   .text.HAL_SPI_MspDeInit:000000000000003c $d
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:1074   .text.HAL_TIM_Base_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:1080   .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:1198   .text.HAL_TIM_Base_MspInit:00000000000000a4 $d
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:1206   .text.HAL_TIM_MspPostInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:1212   .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:1329   .text.HAL_TIM_MspPostInit:00000000000000a8 $d
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:1336   .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:1342   .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:1432   .text.HAL_TIM_Base_MspDeInit:0000000000000074 $d
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:1440   .text.HAL_PCD_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:1446   .text.HAL_PCD_MspInit:0000000000000000 HAL_PCD_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:1603   .text.HAL_PCD_MspInit:0000000000000114 $d
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:1608   .text.HAL_PCD_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:1614   .text.HAL_PCD_MspDeInit:0000000000000000 HAL_PCD_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s:1690   .text.HAL_PCD_MspDeInit:000000000000006c $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
Error_Handler
HAL_GPIO_Init
HAL_DMA_Init
hdma_adc1
HAL_GPIO_DeInit
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccPBVp8f.s 			page 46


HAL_DMA_DeInit
HAL_PWREx_EnableVddIO2
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
hdma_lpuart1_rx
HAL_NVIC_DisableIRQ
HAL_PWREx_EnableVddUSB
HAL_PWREx_DisableVddUSB
