// Seed: 2460586456
module module_0 (
    output wand id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri0 id_3,
    output tri1 id_4
    , id_17,
    input wire id_5,
    input tri1 id_6,
    output tri0 id_7,
    input supply1 id_8,
    input wand id_9
    , id_18,
    input wire id_10,
    input uwire id_11,
    input uwire id_12,
    input tri0 id_13,
    output wor id_14,
    input tri1 id_15
);
  logic id_19;
  assign module_1.id_24 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    output logic id_2,
    input supply0 id_3,
    input wand id_4,
    input supply0 id_5,
    input tri1 id_6,
    input uwire id_7,
    input uwire id_8,
    input supply0 id_9,
    output wor id_10,
    input tri id_11,
    input wor id_12,
    output tri id_13,
    output supply1 id_14,
    input wand id_15,
    output wand id_16,
    output wor id_17,
    output wire id_18,
    input tri0 id_19,
    output tri0 id_20,
    input wand id_21,
    output wire id_22,
    input supply0 id_23,
    input uwire id_24,
    output wand id_25,
    input supply0 id_26,
    input tri id_27,
    input wire id_28
);
  parameter id_30 = !1;
  always @(posedge id_12) begin : LABEL_0
    id_2 = -1 !=? -1'd0;
  end
  module_0 modCall_1 (
      id_22,
      id_27,
      id_3,
      id_11,
      id_22,
      id_7,
      id_6,
      id_22,
      id_11,
      id_24,
      id_5,
      id_7,
      id_28,
      id_6,
      id_17,
      id_6
  );
  wire id_31;
  ;
endmodule
