irun: 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	irun	15.20-s084: Started on Mar 20, 2023 at 18:42:08 CST
irun
	TESTBED.v
	-define RTL
	-debug
	-notimingchecks
	-loadpli1 debpli:novas_pli_boot
	-y /RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/
	+libext+.v
Recompiling... reason: file './NN.v' is newer than expected.
	expected: Mon Mar 20 09:38:47 2023
	actual:   Mon Mar 20 11:34:51 2023
file: TESTBED.v
	module worklib.DW_fp_mac:v
		errors: 0, warnings: 0
	module worklib.DW_fp_recip:v
		errors: 0, warnings: 0
	module worklib.DW_fp_exp:v
		errors: 0, warnings: 0
	module worklib.NN:v
		errors: 0, warnings: 0
module DW_fp_mac (a, b, c, rnd, z, status);
               |
ncvlog: *W,RECOME (/usr/synthesis/dw/sim_ver/DW_fp_mac.v,60|15): recompiling design unit worklib.DW_fp_mac:v.
	First compiled from line 60 of /usr/synthesis/dw/sim_ver/DW_fp_mac.v.
(`include file: /usr/synthesis/dw/sim_ver/DW_fp_mac.v line 60, `include file: PATTERN.v line 30, file: TESTBED.v line 2)
	module worklib.DW_fp_mac:v
		errors: 0, warnings: 1
module DW_fp_recip (a, rnd, z, status);
                 |
ncvlog: *W,RECOME (/usr/synthesis/dw/sim_ver/DW_fp_recip.v,71|17): recompiling design unit worklib.DW_fp_recip:v.
	First compiled from line 71 of /usr/synthesis/dw/sim_ver/DW_fp_recip.v.
(`include file: /usr/synthesis/dw/sim_ver/DW_fp_recip.v line 71, `include file: PATTERN.v line 31, file: TESTBED.v line 2)
	module worklib.DW_fp_recip:v
		errors: 0, warnings: 1
module DW_fp_exp (a, z, status);
               |
ncvlog: *W,RECOME (/usr/synthesis/dw/sim_ver/DW_fp_exp.v,64|15): recompiling design unit worklib.DW_fp_exp:v.
	First compiled from line 64 of /usr/synthesis/dw/sim_ver/DW_fp_exp.v.
(`include file: /usr/synthesis/dw/sim_ver/DW_fp_exp.v line 64, `include file: PATTERN.v line 32, file: TESTBED.v line 2)
	module worklib.DW_fp_exp:v
		errors: 0, warnings: 1
	module worklib.PATTERN:v
		errors: 0, warnings: 0
module DW_fp_mac (a, b, c, rnd, z, status);
               |
ncvlog: *W,RECOME (/usr/synthesis/dw/sim_ver/DW_fp_mac.v,60|15): recompiling design unit worklib.DW_fp_mac:v.
	First compiled from line 60 of /usr/synthesis/dw/sim_ver/DW_fp_mac.v.
(`include file: /usr/synthesis/dw/sim_ver/DW_fp_mac.v line 60, `include file: ./NN.v line 2, file: TESTBED.v line 4)
	module worklib.DW_fp_mac:v
		errors: 0, warnings: 1
module DW_fp_recip (a, rnd, z, status);
                 |
ncvlog: *W,RECOME (/usr/synthesis/dw/sim_ver/DW_fp_recip.v,71|17): recompiling design unit worklib.DW_fp_recip:v.
	First compiled from line 71 of /usr/synthesis/dw/sim_ver/DW_fp_recip.v.
(`include file: /usr/synthesis/dw/sim_ver/DW_fp_recip.v line 71, `include file: ./NN.v line 3, file: TESTBED.v line 4)
	module worklib.DW_fp_recip:v
		errors: 0, warnings: 1
module DW_fp_exp (a, z, status);
               |
ncvlog: *W,RECOME (/usr/synthesis/dw/sim_ver/DW_fp_exp.v,64|15): recompiling design unit worklib.DW_fp_exp:v.
	First compiled from line 64 of /usr/synthesis/dw/sim_ver/DW_fp_exp.v.
(`include file: /usr/synthesis/dw/sim_ver/DW_fp_exp.v line 64, `include file: ./NN.v line 4, file: TESTBED.v line 4)
	module worklib.DW_fp_exp:v
		errors: 0, warnings: 1
module NN(
        |
ncvlog: *W,RECOME (./NN.v,7|8): recompiling design unit worklib.NN:v.
	First compiled from line 7 of NN.v.
(`include file: ./NN.v line 7, file: TESTBED.v line 4)
	module worklib.NN:v
		errors: 0, warnings: 1
ncelab: *W,LIBLDFL: Failed to load dynamic library debpli:
	debpli.so: cannot open shared object file: No such file or directory or file is not valid ELFCLASS32 library..
		Caching library 'sim_ver' ....... Done
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
    Err_S0 (.a(out_check), .b(out), .z(error_diff), .rnd(3'd0));
         |
ncelab: *W,CUVWSP (./PATTERN.v,539|9): 1 output port was not connected:
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_sub.v,61): status

    Err_M0 (.a(error_lim_pos), .b(out_check), .z(up_bound), .rnd(3'd0));
         |
ncelab: *W,CUVWSP (./PATTERN.v,544|9): 1 output port was not connected:
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_mult.v,88): status

    Err_M1 (.a(error_lim_neg), .b(out_check), .z(low_bound), .rnd(3'd0));
         |
ncelab: *W,CUVWSP (./PATTERN.v,549|9): 1 output port was not connected:
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_mult.v,88): status

    Err_C0 (.a(error_diff), .b(up_bound), .agtb(up_flag), .zctr(1'd0));
         |
ncelab: *W,CUVWSP (./PATTERN.v,554|9): 7 output ports were not connected:
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_cmp.v,75): aeqb
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_cmp.v,75): altb
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_cmp.v,75): unordered
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_cmp.v,75): z0
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_cmp.v,75): z1
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_cmp.v,75): status0
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_cmp.v,75): status1

    Err_C1 (.a(error_diff), .b(low_bound), .agtb(low_flag), .zctr(1'd0));
         |
ncelab: *W,CUVWSP (./PATTERN.v,559|9): 7 output ports were not connected:
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_cmp.v,75): aeqb
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_cmp.v,75): altb
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_cmp.v,75): unordered
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_cmp.v,75): z0
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_cmp.v,75): z1
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_cmp.v,75): status0
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_cmp.v,75): status1

	Top level design units:
		DW_fp_dp3
		TESTBED
        M0 (.a(a0), .b(b0), .rnd(3'd0), .z(pixel0));
         |
ncelab: *W,CUVWSP (./PATTERN.v,1047|9): 1 output port was not connected:
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_mult.v,88): status

        M1 (.a(a1), .b(b1), .rnd(3'd0), .z(pixel1));
         |
ncelab: *W,CUVWSP (./PATTERN.v,1051|9): 1 output port was not connected:
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_mult.v,88): status

        M2 (.a(a2), .b(b2), .rnd(3'd0), .z(pixel2));
         |
ncelab: *W,CUVWSP (./PATTERN.v,1055|9): 1 output port was not connected:
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_mult.v,88): status

        M3 (.a(a3), .b(b0), .rnd(3'd0), .z(pixel3));
         |
ncelab: *W,CUVWSP (./PATTERN.v,1059|9): 1 output port was not connected:
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_mult.v,88): status

        M4 (.a(a4), .b(b1), .rnd(3'd0), .z(pixel4));
         |
ncelab: *W,CUVWSP (./PATTERN.v,1063|9): 1 output port was not connected:
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_mult.v,88): status

        M5 (.a(a5), .b(b2), .rnd(3'd0), .z(pixel5));
         |
ncelab: *W,CUVWSP (./PATTERN.v,1067|9): 1 output port was not connected:
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_mult.v,88): status

        M6 (.a(a6), .b(b0), .rnd(3'd0), .z(pixel6));
         |
ncelab: *W,CUVWSP (./PATTERN.v,1071|9): 1 output port was not connected:
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_mult.v,88): status

        M7 (.a(a7), .b(b1), .rnd(3'd0), .z(pixel7));
         |
ncelab: *W,CUVWSP (./PATTERN.v,1075|9): 1 output port was not connected:
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_mult.v,88): status

        M8 (.a(a8), .b(b2), .rnd(3'd0), .z(pixel8));
         |
ncelab: *W,CUVWSP (./PATTERN.v,1079|9): 1 output port was not connected:
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_mult.v,88): status

        A0 (.a(pixel0), .b(pixel1), .op(1'd0), .rnd(3'd0), .z(add0));
         |
ncelab: *W,CUVWSP (./PATTERN.v,1085|9): 1 output port was not connected:
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_addsub.v,86): status

        A1 (.a(add0), .b(pixel2), .op(1'd0), .rnd(3'd0), .z(c0));
         |
ncelab: *W,CUVWSP (./PATTERN.v,1088|9): 1 output port was not connected:
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_addsub.v,86): status

        A2 (.a(pixel3), .b(pixel4), .op(1'd0), .rnd(3'd0), .z(add1));
         |
ncelab: *W,CUVWSP (./PATTERN.v,1091|9): 1 output port was not connected:
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_addsub.v,86): status

        A3 (.a(add1), .b(pixel5), .op(1'd0), .rnd(3'd0), .z(c1));
         |
ncelab: *W,CUVWSP (./PATTERN.v,1094|9): 1 output port was not connected:
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_addsub.v,86): status

        A4 (.a(pixel6), .b(pixel7), .op(1'd0), .rnd(3'd0), .z(add2));
         |
ncelab: *W,CUVWSP (./PATTERN.v,1097|9): 1 output port was not connected:
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_addsub.v,86): status

        A5 (.a(add2), .b(pixel8), .op(1'd0), .rnd(3'd0), .z(c2));
         |
ncelab: *W,CUVWSP (./PATTERN.v,1100|9): 1 output port was not connected:
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_addsub.v,86): status

            A0 (.a(out_u0), .b(out_w0), .op(1'd0), .rnd(3'd0), .z(out_uw0));
             |
ncelab: *W,CUVWSP (./PATTERN.v,484|13): 1 output port was not connected:
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_addsub.v,86): status

            A1 (.a(out_u1), .b(out_w1), .op(1'd0), .rnd(3'd0), .z(out_uw1));
             |
ncelab: *W,CUVWSP (./PATTERN.v,486|13): 1 output port was not connected:
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_addsub.v,86): status

            A2 (.a(out_u2), .b(out_w2), .op(1'd0), .rnd(3'd0), .z(out_uw2));
             |
ncelab: *W,CUVWSP (./PATTERN.v,488|13): 1 output port was not connected:
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_addsub.v,86): status

        M0 (.a(in), .b(float_0_1), .rnd(3'd0), .z(neg_val));
         |
ncelab: *W,CUVWSP (./PATTERN.v,1117|9): 1 output port was not connected:
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_mult.v,88): status

        M0 (.a(in), .b(float_gain2), .rnd(3'd0), .z(x_neg));
         |
ncelab: *W,CUVWSP (./PATTERN.v,1139|9): 1 output port was not connected:
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_mult.v,88): status

        E0 (.a(x_neg), .z(exp));
         |
ncelab: *W,CUVWSP (./PATTERN.v,1143|9): 1 output port was not connected:
ncelab: (/usr/synthesis/dw/sim_ver/DW_fp_exp.v,64): status

        A0 (.a(float_gain1), .b(exp), .op(1'd0), .rnd(3'd0), .z(deno));
         |
ncelab: *W,CUVWSP (./PATTERN.v,1147|9): 1 output port was not connected:
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_addsub.v,86): status

        D0 (.a(float_gain1), .b(deno), .rnd(3'd0), .z(out));
         |
ncelab: *W,CUVWSP (./PATTERN.v,1151|9): 1 output port was not connected:
ncelab: (/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_div.v,86): status

	Building instance overlay tables: 
    $display("Original : %-b , %-b , %-b", x[inst_sig_width+inst_exp_width], x[inst_sig_width+:inst_exp_width], x[0+:inst_sig_width]);
                                        |
ncelab: *W,IGNFMT (./PATTERN.v,172|40): Illegal width specifier in format ignored (%-b).
    $display("Original : %-b , %-b , %-b", x[inst_sig_width+inst_exp_width], x[inst_sig_width+:inst_exp_width], x[0+:inst_sig_width]);
                                        |
ncelab: *W,IGNFMT (./PATTERN.v,172|40): Illegal width specifier in format ignored (%-b).
    $display("Original : %-b , %-b , %-b", x[inst_sig_width+inst_exp_width], x[inst_sig_width+:inst_exp_width], x[0+:inst_sig_width]);
                                        |
ncelab: *W,IGNFMT (./PATTERN.v,172|40): Illegal width specifier in format ignored (%-b).
            $fwrite(file_out, "%-1h ", U_in[j][k]);
                                    |
ncelab: *W,IGNFMT (./PATTERN.v,215|36): Illegal width specifier in format ignored (%-1h).
            $fwrite(file_out, "%-1h ", W_in[j][k]);
                                    |
ncelab: *W,IGNFMT (./PATTERN.v,223|36): Illegal width specifier in format ignored (%-1h).
            $fwrite(file_out, "%-1h ", V_in[j][k]);
                                    |
ncelab: *W,IGNFMT (./PATTERN.v,231|36): Illegal width specifier in format ignored (%-1h).
            $fwrite(file_out, "%-1h ", X_in[i][k]);
                                    |
ncelab: *W,IGNFMT (./PATTERN.v,241|36): Illegal width specifier in format ignored (%-1h).
        $fwrite(file_out, "%-1h ", H_in[k]);
                                |
ncelab: *W,IGNFMT (./PATTERN.v,248|32): Illegal width specifier in format ignored (%-1h).
            $fwrite(file_out, "%-1h ", U_gold[i][k]);
                                    |
ncelab: *W,IGNFMT (./PATTERN.v,260|36): Illegal width specifier in format ignored (%-1h).
            $fwrite(file_out, "%-1h ", W_gold[i][k]);
                                    |
ncelab: *W,IGNFMT (./PATTERN.v,269|36): Illegal width specifier in format ignored (%-1h).
            $fwrite(file_out, "%-1h ", U_W_gold[i][k]);
                                    |
ncelab: *W,IGNFMT (./PATTERN.v,278|36): Illegal width specifier in format ignored (%-1h).
            $fwrite(file_out, "%-1h ", H_gold[i][k]);
                                    |
ncelab: *W,IGNFMT (./PATTERN.v,287|36): Illegal width specifier in format ignored (%-1h).
            $fwrite(file_out, "%-1h ", V_gold[i][k]);
                                    |
ncelab: *W,IGNFMT (./PATTERN.v,296|36): Illegal width specifier in format ignored (%-1h).
            $fwrite(file_out, "%-1h ", Y_gold[i][k]);
                                    |
ncelab: *W,IGNFMT (./PATTERN.v,305|36): Illegal width specifier in format ignored (%-1h).
.................... Done
	Generating native compiled code:
		worklib.DW_fp_exp:v <0x109d4c13>
			streams:   9, words: 14136
		worklib.DW_fp_exp:v <0x76cca3a5>
			streams:   9, words: 13351
		worklib.DW_fp_mac:v <0x6ee3a892>
			streams:   3, words:  1166
		worklib.DW_fp_recip:v <0x001e637a>
			streams:   6, words: 14473
		worklib.NN:v <0x18f7771c>
			streams: 131, words: 60093
		worklib.PATTERN:v <0x5710d364>
			streams:  72, words: 155756
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                 255      21
		Registers:             11017     810
		Scalar wires:            139       -
		Vectored wires:         1055       -
		Always blocks:           340      53
		Initial blocks:          414      23
		Cont. assignments:       696      84
		Pseudo assignments:      165      53
		Simulation timescale:    1ps
	Writing initial simulation snapshot: worklib.DW_fp_dp3:v
Loading snapshot worklib.DW_fp_dp3:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim: *W,LIBLDFL: Failed to load dynamic library debpli:
	debpli.so: cannot open shared object file: No such file or directory or file is not valid ELFCLASS32 library..
ncsim> source /RAID2/EDA/cadence/INCISIV/INCISIVE_15.20.084/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_P-2019.06, Linux, 05/26/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'NN.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +mda dumping.
*Verdi* : End of traversing.
[0;34mPASS PATTERN NO.   0,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.   1,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.   2,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.   3,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.   4,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.   5,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.   6,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.   7,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.   8,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.   9,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  10,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  11,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  12,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  13,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  14,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  15,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  16,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  17,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  18,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  19,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  20,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  21,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  22,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  23,[m [0;32m Cycles:  68[m
Err is too large!!!                            /s:-----+s`     at 33522000     ps   
The index of pixel is ( 1, 0 )
Your pixel is         0.000000                                          
Gold pixel is         0.000000                                          
The value of error is -0.220380 
[0;34mPASS PATTERN NO.  24,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  25,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  26,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  27,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  28,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  29,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  30,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  31,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  32,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  33,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  34,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  35,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  36,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  37,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  38,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  39,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  40,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  41,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  42,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  43,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  44,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  45,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  46,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  47,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  48,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  49,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  50,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  51,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  52,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  53,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  54,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  55,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  56,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  57,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  58,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  59,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  60,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  61,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  62,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  63,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  64,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  65,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  66,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  67,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  68,[m [0;32m Cycles:  68[m
[0;34mPASS PATTERN NO.  69,[m [0;32m Cycles:  68[m
Congratulation!!! [1;0m                                   
PASS This Lab........Maybe [1;0m                          
Total Latency : 4760      [1;0m                                
Simulation complete via $finish(1) at time 94097 NS + 0
./PATTERN.v:1020     $finish;
ncsim> exit
TOOL:	irun	15.20-s084: Exiting on Mar 20, 2023 at 18:42:13 CST  (total: 00:00:05)
