$date
	Fri Jul 04 06:36:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_full_subtractor_gate $end
$var wire 1 ! D $end
$var wire 1 " Bout $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Bin $end
$scope module uut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % Bin $end
$var wire 1 " Bout $end
$var wire 1 ! D $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$var wire 1 ( w3 $end
$var wire 1 ) w4 $end
$var wire 1 * w5 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
1)
0(
1'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1"
1&
1*
1%
#20
0"
0*
0)
0%
1$
#30
0!
0&
1%
#40
0"
1)
1!
0'
0(
0%
0$
1#
#50
0!
1"
1&
1*
1%
#60
0"
0*
0)
0%
1$
#70
1!
0&
1%
#80
