INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hp/Documents/BIT/FPGA/ClassProject/tlc/tlc.srcs/sources_1/bd/tlc/ip/tlc_axi_gpio_0_0/sim/tlc_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tlc_axi_gpio_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hp/Documents/BIT/FPGA/ClassProject/tlc/tlc.srcs/sources_1/bd/tlc/ip/tlc_rst_ps7_0_50M_0/sim/tlc_rst_ps7_0_50M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tlc_rst_ps7_0_50M_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hp/Documents/BIT/FPGA/ClassProject/tlc/tlc.srcs/sources_1/bd/tlc/ip/tlc_axi_gpio_1_0/sim/tlc_axi_gpio_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tlc_axi_gpio_1_0'
