// Seed: 1610550929
module module_0;
  wire id_2, id_3;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  genvar id_6;
  parameter id_7 = 1;
  always @(id_6) id_3 = 1;
  always if (1);
  assign id_1 = -1;
  initial
    if (-1) begin : LABEL_0
      id_1 <= id_7;
    end
  module_0 modCall_1 ();
  wire id_8;
  localparam id_9 = -1'b0;
endmodule
