[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/StandardBlock/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 262
LIB: work
FILE: ${SURELOG_DIR}/tests/StandardBlock/dut.sv
n<> u<261> t<Top_level_rule> c<1> l<1:1> el<29:1>
  n<> u<1> t<Null_rule> p<261> s<260> l<1:1>
  n<> u<260> t<Source_text> p<261> c<259> l<1:1> el<28:10>
    n<> u<259> t<Description> p<260> c<258> l<1:1> el<28:10>
      n<> u<258> t<Module_declaration> p<259> c<5> l<1:1> el<28:10>
        n<> u<5> t<Module_ansi_header> p<258> c<2> s<21> l<1:1> el<1:12>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<5> l<1:11> el<1:11>
        n<> u<21> t<Non_port_module_item> p<258> c<20> s<28> l<2:1> el<2:23>
          n<> u<20> t<Module_or_generate_item> p<21> c<19> l<2:1> el<2:23>
            n<> u<19> t<Module_common_item> p<20> c<18> l<2:1> el<2:23>
              n<> u<18> t<Module_or_generate_item_declaration> p<19> c<17> l<2:1> el<2:23>
                n<> u<17> t<Package_or_generate_item_declaration> p<18> c<16> l<2:1> el<2:23>
                  n<> u<16> t<Parameter_declaration> p<17> c<6> l<2:1> el<2:22>
                    n<> u<6> t<Data_type_or_implicit> p<16> s<15> l<2:11> el<2:11>
                    n<> u<15> t<Param_assignment_list> p<16> c<14> l<2:11> el<2:22>
                      n<> u<14> t<Param_assignment> p<15> c<7> l<2:11> el<2:22>
                        n<genblk2> u<7> t<STRING_CONST> p<14> s<13> l<2:11> el<2:18>
                        n<> u<13> t<Constant_param_expression> p<14> c<12> l<2:21> el<2:22>
                          n<> u<12> t<Constant_mintypmax_expression> p<13> c<11> l<2:21> el<2:22>
                            n<> u<11> t<Constant_expression> p<12> c<10> l<2:21> el<2:22>
                              n<> u<10> t<Constant_primary> p<11> c<9> l<2:21> el<2:22>
                                n<> u<9> t<Primary_literal> p<10> c<8> l<2:21> el<2:22>
                                  n<0> u<8> t<INT_CONST> p<9> l<2:21> el<2:22>
        n<> u<28> t<Non_port_module_item> p<258> c<27> s<29> l<3:1> el<3:10>
          n<> u<27> t<Module_or_generate_item> p<28> c<26> l<3:1> el<3:10>
            n<> u<26> t<Module_common_item> p<27> c<25> l<3:1> el<3:10>
              n<> u<25> t<Module_or_generate_item_declaration> p<26> c<24> l<3:1> el<3:10>
                n<> u<24> t<Genvar_declaration> p<25> c<23> l<3:1> el<3:10>
                  n<> u<23> t<Identifier_list> p<24> c<22> l<3:8> el<3:9>
                    n<i> u<22> t<STRING_CONST> p<23> l<3:8> el<3:9>
        n<// The following generate block is implicitly named genblk1> u<29> t<LINE_COMMENT> p<258> s<65> l<4:1> el<4:60>
        n<> u<65> t<Non_port_module_item> p<258> c<64> s<66> l<5:1> el<6:14>
          n<> u<64> t<Module_or_generate_item> p<65> c<63> l<5:1> el<6:14>
            n<> u<63> t<Module_common_item> p<64> c<62> l<5:1> el<6:14>
              n<> u<62> t<Conditional_generate_construct> p<63> c<61> l<5:1> el<6:14>
                n<> u<61> t<If_generate_construct> p<62> c<59> l<5:1> el<6:14>
                  n<> u<59> t<IF> p<61> s<33> l<5:1> el<5:3>
                  n<> u<33> t<Constant_expression> p<61> c<32> s<45> l<5:5> el<5:12>
                    n<> u<32> t<Constant_primary> p<33> c<31> l<5:5> el<5:12>
                      n<> u<31> t<Primary_literal> p<32> c<30> l<5:5> el<5:12>
                        n<genblk2> u<30> t<STRING_CONST> p<31> l<5:5> el<5:12>
                  n<> u<45> t<Generate_item> p<61> c<44> s<46> l<5:14> el<5:22>
                    n<> u<44> t<Module_or_generate_item> p<45> c<43> l<5:14> el<5:22>
                      n<> u<43> t<Module_common_item> p<44> c<42> l<5:14> el<5:22>
                        n<> u<42> t<Module_or_generate_item_declaration> p<43> c<41> l<5:14> el<5:22>
                          n<> u<41> t<Package_or_generate_item_declaration> p<42> c<40> l<5:14> el<5:22>
                            n<> u<40> t<Data_declaration> p<41> c<39> l<5:14> el<5:22>
                              n<> u<39> t<Variable_declaration> p<40> c<35> l<5:14> el<5:22>
                                n<> u<35> t<Data_type> p<39> c<34> s<38> l<5:14> el<5:19>
                                  n<> u<34> t<IntVec_TypeLogic> p<35> l<5:14> el<5:19>
                                n<> u<38> t<Variable_decl_assignment_list> p<39> c<37> l<5:20> el<5:21>
                                  n<> u<37> t<Variable_decl_assignment> p<38> c<36> l<5:20> el<5:21>
                                    n<a> u<36> t<STRING_CONST> p<37> l<5:20> el<5:21>
                  n<// top.genblk1.a> u<46> t<LINE_COMMENT> p<61> s<60> l<5:23> el<5:39>
                  n<> u<60> t<ELSE> p<61> s<58> l<6:1> el<6:5>
                  n<> u<58> t<Generate_item> p<61> c<57> l<6:6> el<6:14>
                    n<> u<57> t<Module_or_generate_item> p<58> c<56> l<6:6> el<6:14>
                      n<> u<56> t<Module_common_item> p<57> c<55> l<6:6> el<6:14>
                        n<> u<55> t<Module_or_generate_item_declaration> p<56> c<54> l<6:6> el<6:14>
                          n<> u<54> t<Package_or_generate_item_declaration> p<55> c<53> l<6:6> el<6:14>
                            n<> u<53> t<Data_declaration> p<54> c<52> l<6:6> el<6:14>
                              n<> u<52> t<Variable_declaration> p<53> c<48> l<6:6> el<6:14>
                                n<> u<48> t<Data_type> p<52> c<47> s<51> l<6:6> el<6:11>
                                  n<> u<47> t<IntVec_TypeLogic> p<48> l<6:6> el<6:11>
                                n<> u<51> t<Variable_decl_assignment_list> p<52> c<50> l<6:12> el<6:13>
                                  n<> u<50> t<Variable_decl_assignment> p<51> c<49> l<6:12> el<6:13>
                                    n<b> u<49> t<STRING_CONST> p<50> l<6:12> el<6:13>
        n<// top.genblk1.b> u<66> t<LINE_COMMENT> p<258> s<67> l<6:15> el<6:31>
        n<// The following generate block is implicitly named genblk02> u<67> t<LINE_COMMENT> p<258> s<68> l<7:1> el<7:61>
        n<// as genblk2 is already a declared identifier> u<68> t<LINE_COMMENT> p<258> s<104> l<8:1> el<8:47>
        n<> u<104> t<Non_port_module_item> p<258> c<103> s<105> l<9:1> el<10:14>
          n<> u<103> t<Module_or_generate_item> p<104> c<102> l<9:1> el<10:14>
            n<> u<102> t<Module_common_item> p<103> c<101> l<9:1> el<10:14>
              n<> u<101> t<Conditional_generate_construct> p<102> c<100> l<9:1> el<10:14>
                n<> u<100> t<If_generate_construct> p<101> c<98> l<9:1> el<10:14>
                  n<> u<98> t<IF> p<100> s<72> l<9:1> el<9:3>
                  n<> u<72> t<Constant_expression> p<100> c<71> s<84> l<9:5> el<9:12>
                    n<> u<71> t<Constant_primary> p<72> c<70> l<9:5> el<9:12>
                      n<> u<70> t<Primary_literal> p<71> c<69> l<9:5> el<9:12>
                        n<genblk2> u<69> t<STRING_CONST> p<70> l<9:5> el<9:12>
                  n<> u<84> t<Generate_item> p<100> c<83> s<85> l<9:14> el<9:22>
                    n<> u<83> t<Module_or_generate_item> p<84> c<82> l<9:14> el<9:22>
                      n<> u<82> t<Module_common_item> p<83> c<81> l<9:14> el<9:22>
                        n<> u<81> t<Module_or_generate_item_declaration> p<82> c<80> l<9:14> el<9:22>
                          n<> u<80> t<Package_or_generate_item_declaration> p<81> c<79> l<9:14> el<9:22>
                            n<> u<79> t<Data_declaration> p<80> c<78> l<9:14> el<9:22>
                              n<> u<78> t<Variable_declaration> p<79> c<74> l<9:14> el<9:22>
                                n<> u<74> t<Data_type> p<78> c<73> s<77> l<9:14> el<9:19>
                                  n<> u<73> t<IntVec_TypeLogic> p<74> l<9:14> el<9:19>
                                n<> u<77> t<Variable_decl_assignment_list> p<78> c<76> l<9:20> el<9:21>
                                  n<> u<76> t<Variable_decl_assignment> p<77> c<75> l<9:20> el<9:21>
                                    n<a> u<75> t<STRING_CONST> p<76> l<9:20> el<9:21>
                  n<// top.genblk02.a> u<85> t<LINE_COMMENT> p<100> s<99> l<9:23> el<9:40>
                  n<> u<99> t<ELSE> p<100> s<97> l<10:1> el<10:5>
                  n<> u<97> t<Generate_item> p<100> c<96> l<10:6> el<10:14>
                    n<> u<96> t<Module_or_generate_item> p<97> c<95> l<10:6> el<10:14>
                      n<> u<95> t<Module_common_item> p<96> c<94> l<10:6> el<10:14>
                        n<> u<94> t<Module_or_generate_item_declaration> p<95> c<93> l<10:6> el<10:14>
                          n<> u<93> t<Package_or_generate_item_declaration> p<94> c<92> l<10:6> el<10:14>
                            n<> u<92> t<Data_declaration> p<93> c<91> l<10:6> el<10:14>
                              n<> u<91> t<Variable_declaration> p<92> c<87> l<10:6> el<10:14>
                                n<> u<87> t<Data_type> p<91> c<86> s<90> l<10:6> el<10:11>
                                  n<> u<86> t<IntVec_TypeLogic> p<87> l<10:6> el<10:11>
                                n<> u<90> t<Variable_decl_assignment_list> p<91> c<89> l<10:12> el<10:13>
                                  n<> u<89> t<Variable_decl_assignment> p<90> c<88> l<10:12> el<10:13>
                                    n<b> u<88> t<STRING_CONST> p<89> l<10:12> el<10:13>
        n<// top.genblk02.b> u<105> t<LINE_COMMENT> p<258> s<106> l<10:15> el<10:32>
        n<// The following generate block would have been named genblk3> u<106> t<LINE_COMMENT> p<258> s<107> l<11:1> el<11:62>
        n<// but is explicitly named g1> u<107> t<LINE_COMMENT> p<258> s<170> l<12:1> el<12:30>
        n<> u<170> t<Non_port_module_item> p<258> c<169> s<171> l<13:1> el<17:4>
          n<> u<169> t<Module_or_generate_item> p<170> c<168> l<13:1> el<17:4>
            n<> u<168> t<Module_common_item> p<169> c<167> l<13:1> el<17:4>
              n<> u<167> t<Loop_generate_construct> p<168> c<113> l<13:1> el<17:4>
                n<> u<113> t<Genvar_initialization> p<167> c<108> s<123> l<13:6> el<13:11>
                  n<i> u<108> t<STRING_CONST> p<113> s<112> l<13:6> el<13:7>
                  n<> u<112> t<Constant_expression> p<113> c<111> l<13:10> el<13:11>
                    n<> u<111> t<Constant_primary> p<112> c<110> l<13:10> el<13:11>
                      n<> u<110> t<Primary_literal> p<111> c<109> l<13:10> el<13:11>
                        n<0> u<109> t<INT_CONST> p<110> l<13:10> el<13:11>
                n<> u<123> t<Constant_expression> p<167> c<117> s<136> l<13:13> el<13:18>
                  n<> u<117> t<Constant_expression> p<123> c<116> s<122> l<13:13> el<13:14>
                    n<> u<116> t<Constant_primary> p<117> c<115> l<13:13> el<13:14>
                      n<> u<115> t<Primary_literal> p<116> c<114> l<13:13> el<13:14>
                        n<i> u<114> t<STRING_CONST> p<115> l<13:13> el<13:14>
                  n<> u<122> t<BinOp_Less> p<123> s<121> l<13:15> el<13:16>
                  n<> u<121> t<Constant_expression> p<123> c<120> l<13:17> el<13:18>
                    n<> u<120> t<Constant_primary> p<121> c<119> l<13:17> el<13:18>
                      n<> u<119> t<Primary_literal> p<120> c<118> l<13:17> el<13:18>
                        n<1> u<118> t<INT_CONST> p<119> l<13:17> el<13:18>
                n<> u<136> t<Genvar_iteration> p<167> c<124> s<166> l<13:20> el<13:29>
                  n<i> u<124> t<STRING_CONST> p<136> s<125> l<13:20> el<13:21>
                  n<> u<125> t<AssignOp_Assign> p<136> s<135> l<13:22> el<13:23>
                  n<> u<135> t<Constant_expression> p<136> c<129> l<13:24> el<13:29>
                    n<> u<129> t<Constant_expression> p<135> c<128> s<134> l<13:24> el<13:25>
                      n<> u<128> t<Constant_primary> p<129> c<127> l<13:24> el<13:25>
                        n<> u<127> t<Primary_literal> p<128> c<126> l<13:24> el<13:25>
                          n<i> u<126> t<STRING_CONST> p<127> l<13:24> el<13:25>
                    n<> u<134> t<BinOp_Plus> p<135> s<133> l<13:26> el<13:27>
                    n<> u<133> t<Constant_expression> p<135> c<132> l<13:28> el<13:29>
                      n<> u<132> t<Constant_primary> p<133> c<131> l<13:28> el<13:29>
                        n<> u<131> t<Primary_literal> p<132> c<130> l<13:28> el<13:29>
                          n<1> u<130> t<INT_CONST> p<131> l<13:28> el<13:29>
                n<> u<166> t<Generate_item> p<167> c<165> l<13:31> el<17:4>
                  n<> u<165> t<Generate_begin_end_block> p<166> c<137> l<13:31> el<17:4>
                    n<g1> u<137> t<STRING_CONST> p<165> s<138> l<13:39> el<13:41>
                    n<// block name> u<138> t<LINE_COMMENT> p<165> s<139> l<13:42> el<13:55>
                    n<// The following generate block is implicitly named genblk1> u<139> t<LINE_COMMENT> p<165> s<140> l<14:1> el<14:60>
                    n<// as the first nested scope inside g1> u<140> t<LINE_COMMENT> p<165> s<162> l<15:1> el<15:39>
                    n<> u<162> t<Generate_item> p<165> c<161> s<163> l<16:1> el<16:16>
                      n<> u<161> t<Module_or_generate_item> p<162> c<160> l<16:1> el<16:16>
                        n<> u<160> t<Module_common_item> p<161> c<159> l<16:1> el<16:16>
                          n<> u<159> t<Conditional_generate_construct> p<160> c<158> l<16:1> el<16:16>
                            n<> u<158> t<If_generate_construct> p<159> c<157> l<16:1> el<16:16>
                              n<> u<157> t<IF> p<158> s<144> l<16:1> el<16:3>
                              n<> u<144> t<Constant_expression> p<158> c<143> s<156> l<16:5> el<16:6>
                                n<> u<143> t<Constant_primary> p<144> c<142> l<16:5> el<16:6>
                                  n<> u<142> t<Primary_literal> p<143> c<141> l<16:5> el<16:6>
                                    n<1> u<141> t<INT_CONST> p<142> l<16:5> el<16:6>
                              n<> u<156> t<Generate_item> p<158> c<155> l<16:8> el<16:16>
                                n<> u<155> t<Module_or_generate_item> p<156> c<154> l<16:8> el<16:16>
                                  n<> u<154> t<Module_common_item> p<155> c<153> l<16:8> el<16:16>
                                    n<> u<153> t<Module_or_generate_item_declaration> p<154> c<152> l<16:8> el<16:16>
                                      n<> u<152> t<Package_or_generate_item_declaration> p<153> c<151> l<16:8> el<16:16>
                                        n<> u<151> t<Data_declaration> p<152> c<150> l<16:8> el<16:16>
                                          n<> u<150> t<Variable_declaration> p<151> c<146> l<16:8> el<16:16>
                                            n<> u<146> t<Data_type> p<150> c<145> s<149> l<16:8> el<16:13>
                                              n<> u<145> t<IntVec_TypeLogic> p<146> l<16:8> el<16:13>
                                            n<> u<149> t<Variable_decl_assignment_list> p<150> c<148> l<16:14> el<16:15>
                                              n<> u<148> t<Variable_decl_assignment> p<149> c<147> l<16:14> el<16:15>
                                                n<a> u<147> t<STRING_CONST> p<148> l<16:14> el<16:15>
                    n<// top.g1[0].genblk1.a> u<163> t<LINE_COMMENT> p<165> s<164> l<16:17> el<16:39>
                    n<> u<164> t<END> p<165> l<17:1> el<17:4>
        n<// The following generate block is implicitly named genblk4 since> u<171> t<LINE_COMMENT> p<258> s<172> l<18:1> el<18:66>
        n<// it belongs to the fourth generate construct in scope "top".> u<172> t<LINE_COMMENT> p<258> s<173> l<19:1> el<19:63>
        n<// The previous generate block would have been> u<173> t<LINE_COMMENT> p<258> s<174> l<20:1> el<20:47>
        n<// named genblk3 if it had not been explicitly named g1> u<174> t<LINE_COMMENT> p<258> s<231> l<21:1> el<21:56>
        n<> u<231> t<Non_port_module_item> p<258> c<230> s<232> l<22:1> el<25:16>
          n<> u<230> t<Module_or_generate_item> p<231> c<229> l<22:1> el<25:16>
            n<> u<229> t<Module_common_item> p<230> c<228> l<22:1> el<25:16>
              n<> u<228> t<Loop_generate_construct> p<229> c<180> l<22:1> el<25:16>
                n<> u<180> t<Genvar_initialization> p<228> c<175> s<190> l<22:6> el<22:11>
                  n<i> u<175> t<STRING_CONST> p<180> s<179> l<22:6> el<22:7>
                  n<> u<179> t<Constant_expression> p<180> c<178> l<22:10> el<22:11>
                    n<> u<178> t<Constant_primary> p<179> c<177> l<22:10> el<22:11>
                      n<> u<177> t<Primary_literal> p<178> c<176> l<22:10> el<22:11>
                        n<0> u<176> t<INT_CONST> p<177> l<22:10> el<22:11>
                n<> u<190> t<Constant_expression> p<228> c<184> s<203> l<22:13> el<22:18>
                  n<> u<184> t<Constant_expression> p<190> c<183> s<189> l<22:13> el<22:14>
                    n<> u<183> t<Constant_primary> p<184> c<182> l<22:13> el<22:14>
                      n<> u<182> t<Primary_literal> p<183> c<181> l<22:13> el<22:14>
                        n<i> u<181> t<STRING_CONST> p<182> l<22:13> el<22:14>
                  n<> u<189> t<BinOp_Less> p<190> s<188> l<22:15> el<22:16>
                  n<> u<188> t<Constant_expression> p<190> c<187> l<22:17> el<22:18>
                    n<> u<187> t<Constant_primary> p<188> c<186> l<22:17> el<22:18>
                      n<> u<186> t<Primary_literal> p<187> c<185> l<22:17> el<22:18>
                        n<1> u<185> t<INT_CONST> p<186> l<22:17> el<22:18>
                n<> u<203> t<Genvar_iteration> p<228> c<191> s<204> l<22:20> el<22:29>
                  n<i> u<191> t<STRING_CONST> p<203> s<192> l<22:20> el<22:21>
                  n<> u<192> t<AssignOp_Assign> p<203> s<202> l<22:22> el<22:23>
                  n<> u<202> t<Constant_expression> p<203> c<196> l<22:24> el<22:29>
                    n<> u<196> t<Constant_expression> p<202> c<195> s<201> l<22:24> el<22:25>
                      n<> u<195> t<Constant_primary> p<196> c<194> l<22:24> el<22:25>
                        n<> u<194> t<Primary_literal> p<195> c<193> l<22:24> el<22:25>
                          n<i> u<193> t<STRING_CONST> p<194> l<22:24> el<22:25>
                    n<> u<201> t<BinOp_Plus> p<202> s<200> l<22:26> el<22:27>
                    n<> u<200> t<Constant_expression> p<202> c<199> l<22:28> el<22:29>
                      n<> u<199> t<Constant_primary> p<200> c<198> l<22:28> el<22:29>
                        n<> u<198> t<Primary_literal> p<199> c<197> l<22:28> el<22:29>
                          n<1> u<197> t<INT_CONST> p<198> l<22:28> el<22:29>
                n<// The following generate block is implicitly named genblk1> u<204> t<LINE_COMMENT> p<228> s<205> l<23:1> el<23:60>
                n<// as the first nested generate block in genblk4> u<205> t<LINE_COMMENT> p<228> s<227> l<24:1> el<24:49>
                n<> u<227> t<Generate_item> p<228> c<226> l<25:1> el<25:16>
                  n<> u<226> t<Module_or_generate_item> p<227> c<225> l<25:1> el<25:16>
                    n<> u<225> t<Module_common_item> p<226> c<224> l<25:1> el<25:16>
                      n<> u<224> t<Conditional_generate_construct> p<225> c<223> l<25:1> el<25:16>
                        n<> u<223> t<If_generate_construct> p<224> c<222> l<25:1> el<25:16>
                          n<> u<222> t<IF> p<223> s<209> l<25:1> el<25:3>
                          n<> u<209> t<Constant_expression> p<223> c<208> s<221> l<25:5> el<25:6>
                            n<> u<208> t<Constant_primary> p<209> c<207> l<25:5> el<25:6>
                              n<> u<207> t<Primary_literal> p<208> c<206> l<25:5> el<25:6>
                                n<1> u<206> t<INT_CONST> p<207> l<25:5> el<25:6>
                          n<> u<221> t<Generate_item> p<223> c<220> l<25:8> el<25:16>
                            n<> u<220> t<Module_or_generate_item> p<221> c<219> l<25:8> el<25:16>
                              n<> u<219> t<Module_common_item> p<220> c<218> l<25:8> el<25:16>
                                n<> u<218> t<Module_or_generate_item_declaration> p<219> c<217> l<25:8> el<25:16>
                                  n<> u<217> t<Package_or_generate_item_declaration> p<218> c<216> l<25:8> el<25:16>
                                    n<> u<216> t<Data_declaration> p<217> c<215> l<25:8> el<25:16>
                                      n<> u<215> t<Variable_declaration> p<216> c<211> l<25:8> el<25:16>
                                        n<> u<211> t<Data_type> p<215> c<210> s<214> l<25:8> el<25:13>
                                          n<> u<210> t<IntVec_TypeLogic> p<211> l<25:8> el<25:13>
                                        n<> u<214> t<Variable_decl_assignment_list> p<215> c<213> l<25:14> el<25:15>
                                          n<> u<213> t<Variable_decl_assignment> p<214> c<212> l<25:14> el<25:15>
                                            n<a> u<212> t<STRING_CONST> p<213> l<25:14> el<25:15>
        n<// top.genblk4[0].genblk1.a> u<232> t<LINE_COMMENT> p<258> s<233> l<25:17> el<25:44>
        n<// The following generate block is implicitly named genblk5> u<233> t<LINE_COMMENT> p<258> s<255> l<26:1> el<26:60>
        n<> u<255> t<Non_port_module_item> p<258> c<254> s<256> l<27:1> el<27:16>
          n<> u<254> t<Module_or_generate_item> p<255> c<253> l<27:1> el<27:16>
            n<> u<253> t<Module_common_item> p<254> c<252> l<27:1> el<27:16>
              n<> u<252> t<Conditional_generate_construct> p<253> c<251> l<27:1> el<27:16>
                n<> u<251> t<If_generate_construct> p<252> c<250> l<27:1> el<27:16>
                  n<> u<250> t<IF> p<251> s<237> l<27:1> el<27:3>
                  n<> u<237> t<Constant_expression> p<251> c<236> s<249> l<27:5> el<27:6>
                    n<> u<236> t<Constant_primary> p<237> c<235> l<27:5> el<27:6>
                      n<> u<235> t<Primary_literal> p<236> c<234> l<27:5> el<27:6>
                        n<1> u<234> t<INT_CONST> p<235> l<27:5> el<27:6>
                  n<> u<249> t<Generate_item> p<251> c<248> l<27:8> el<27:16>
                    n<> u<248> t<Module_or_generate_item> p<249> c<247> l<27:8> el<27:16>
                      n<> u<247> t<Module_common_item> p<248> c<246> l<27:8> el<27:16>
                        n<> u<246> t<Module_or_generate_item_declaration> p<247> c<245> l<27:8> el<27:16>
                          n<> u<245> t<Package_or_generate_item_declaration> p<246> c<244> l<27:8> el<27:16>
                            n<> u<244> t<Data_declaration> p<245> c<243> l<27:8> el<27:16>
                              n<> u<243> t<Variable_declaration> p<244> c<239> l<27:8> el<27:16>
                                n<> u<239> t<Data_type> p<243> c<238> s<242> l<27:8> el<27:13>
                                  n<> u<238> t<IntVec_TypeLogic> p<239> l<27:8> el<27:13>
                                n<> u<242> t<Variable_decl_assignment_list> p<243> c<241> l<27:14> el<27:15>
                                  n<> u<241> t<Variable_decl_assignment> p<242> c<240> l<27:14> el<27:15>
                                    n<a> u<240> t<STRING_CONST> p<241> l<27:14> el<27:15>
        n<// top.genblk5.a> u<256> t<LINE_COMMENT> p<258> s<257> l<27:17> el<27:33>
        n<> u<257> t<ENDMODULE> p<258> l<28:1> el<28:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/StandardBlock/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/StandardBlock/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                            11
Begin                                                  9
Constant                                              10
Design                                                 1
GenFor                                                 2
GenIf                                                  3
GenIfElse                                              2
Identifier                                             2
IntTypespec                                           10
LogicTypespec                                          7
Module                                                 1
ModuleTypespec                                         1
Net                                                    7
Operation                                              4
ParamAssign                                            1
Parameter                                              1
RefObj                                                 8
RefTypespec                                           17
SourceFile                                             1
Variable                                               3
------------------------------------------------------------
Total:                                               101
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/StandardBlock/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top), line:1:8, endln:1:11
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiName:work@top
  |vpiVariable:
  \_Variable: (work@top.i), line:3:8, endln:3:9
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiName:i
    |vpiFullName:work@top.i
  |vpiParameter:
  \_Parameter: (work@top.genblk2), line:2:11, endln:2:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiName:genblk2
    |vpiFullName:work@top.genblk2
  |vpiParamAssign:
  \_ParamAssign: , line:2:11, endln:2:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiLhs:
    \_Parameter: (work@top.genblk2), line:2:11, endln:2:22
    |vpiRhs:
    \_Constant: , line:2:21, endln:2:22
      |vpiParent:
      \_ParamAssign: , line:2:11, endln:2:22
      |vpiTypespec:
      \_RefTypespec: (work@top), line:2:21, endln:2:22
        |vpiParent:
        \_Constant: , line:2:21, endln:2:22
        |vpiFullName:work@top
        |vpiActual:
        \_IntTypespec: 
      |vpiConstType:9
      |vpiSize:64
      |vpiDecompile:0
      |UINT:0
  |vpiInternalScope:
  \_Begin: (work@top), line:5:14, endln:5:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiFullName:work@top
    |vpiTypespec:
    \_LogicTypespec: , line:5:14, endln:5:19
      |vpiParent:
      \_Begin: (work@top), line:5:14, endln:5:22
    |vpiImportTypespec:
    \_LogicTypespec: , line:5:14, endln:5:19
    |vpiStmt:
    \_Assignment: , line:5:20, endln:5:21
      |vpiParent:
      \_Begin: (work@top), line:5:14, endln:5:22
      |vpiOpType:82
      |vpiBlocking:1
      |vpiLhs:
      \_Net: (work@top.a), line:5:20, endln:5:21
        |vpiParent:
        \_Assignment: , line:5:20, endln:5:21
        |vpiTypespec:
        \_RefTypespec: (work@top.a), line:5:14, endln:5:19
          |vpiParent:
          \_Net: (work@top.a), line:5:20, endln:5:21
          |vpiFullName:work@top.a
          |vpiActual:
          \_LogicTypespec: , line:5:14, endln:5:19
        |vpiName:a
        |vpiFullName:work@top.a
  |vpiInternalScope:
  \_Begin: (work@top), line:6:6, endln:6:14
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiFullName:work@top
    |vpiTypespec:
    \_LogicTypespec: , line:6:6, endln:6:11
      |vpiParent:
      \_Begin: (work@top), line:6:6, endln:6:14
    |vpiImportTypespec:
    \_LogicTypespec: , line:6:6, endln:6:11
    |vpiStmt:
    \_Assignment: , line:6:12, endln:6:13
      |vpiParent:
      \_Begin: (work@top), line:6:6, endln:6:14
      |vpiOpType:82
      |vpiBlocking:1
      |vpiLhs:
      \_Net: (work@top.b), line:6:12, endln:6:13
        |vpiParent:
        \_Assignment: , line:6:12, endln:6:13
        |vpiTypespec:
        \_RefTypespec: (work@top.b), line:6:6, endln:6:11
          |vpiParent:
          \_Net: (work@top.b), line:6:12, endln:6:13
          |vpiFullName:work@top.b
          |vpiActual:
          \_LogicTypespec: , line:6:6, endln:6:11
        |vpiName:b
        |vpiFullName:work@top.b
  |vpiInternalScope:
  \_Begin: (work@top), line:9:14, endln:9:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiFullName:work@top
    |vpiTypespec:
    \_LogicTypespec: , line:9:14, endln:9:19
      |vpiParent:
      \_Begin: (work@top), line:9:14, endln:9:22
    |vpiImportTypespec:
    \_LogicTypespec: , line:9:14, endln:9:19
    |vpiStmt:
    \_Assignment: , line:9:20, endln:9:21
      |vpiParent:
      \_Begin: (work@top), line:9:14, endln:9:22
      |vpiOpType:82
      |vpiBlocking:1
      |vpiLhs:
      \_Net: (work@top.a), line:9:20, endln:9:21
        |vpiParent:
        \_Assignment: , line:9:20, endln:9:21
        |vpiTypespec:
        \_RefTypespec: (work@top.a), line:9:14, endln:9:19
          |vpiParent:
          \_Net: (work@top.a), line:9:20, endln:9:21
          |vpiFullName:work@top.a
          |vpiActual:
          \_LogicTypespec: , line:9:14, endln:9:19
        |vpiName:a
        |vpiFullName:work@top.a
  |vpiInternalScope:
  \_Begin: (work@top), line:10:6, endln:10:14
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiFullName:work@top
    |vpiTypespec:
    \_LogicTypespec: , line:10:6, endln:10:11
      |vpiParent:
      \_Begin: (work@top), line:10:6, endln:10:14
    |vpiImportTypespec:
    \_LogicTypespec: , line:10:6, endln:10:11
    |vpiStmt:
    \_Assignment: , line:10:12, endln:10:13
      |vpiParent:
      \_Begin: (work@top), line:10:6, endln:10:14
      |vpiOpType:82
      |vpiBlocking:1
      |vpiLhs:
      \_Net: (work@top.b), line:10:12, endln:10:13
        |vpiParent:
        \_Assignment: , line:10:12, endln:10:13
        |vpiTypespec:
        \_RefTypespec: (work@top.b), line:10:6, endln:10:11
          |vpiParent:
          \_Net: (work@top.b), line:10:12, endln:10:13
          |vpiFullName:work@top.b
          |vpiActual:
          \_LogicTypespec: , line:10:6, endln:10:11
        |vpiName:b
        |vpiFullName:work@top.b
  |vpiInternalScope:
  \_GenFor: (work@top), line:13:1, endln:17:4
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiFullName:work@top
    |vpiVariable:
    \_Variable: (work@top.i), line:13:6, endln:13:7
      |vpiParent:
      \_GenFor: (work@top), line:13:1, endln:17:4
      |vpiName:i
      |vpiFullName:work@top.i
    |vpiInternalScope:
    \_Begin: (work@top.g1), line:13:31, endln:17:4
      |vpiParent:
      \_GenFor: (work@top), line:13:1, endln:17:4
      |vpiName:
      \_Identifier: (g1), line:13:39, endln:13:41
        |vpiParent:
        \_Begin: (work@top.g1), line:13:31, endln:17:4
        |vpiName:g1
      |vpiFullName:work@top.g1
      |vpiInternalScope:
      \_Begin: (work@top.g1), line:16:8, endln:16:16
        |vpiParent:
        \_Begin: (work@top.g1), line:13:31, endln:17:4
        |vpiFullName:work@top.g1
        |vpiTypespec:
        \_LogicTypespec: , line:16:8, endln:16:13
          |vpiParent:
          \_Begin: (work@top.g1), line:16:8, endln:16:16
        |vpiImportTypespec:
        \_LogicTypespec: , line:16:8, endln:16:13
        |vpiStmt:
        \_Assignment: , line:16:14, endln:16:15
          |vpiParent:
          \_Begin: (work@top.g1), line:16:8, endln:16:16
          |vpiOpType:82
          |vpiBlocking:1
          |vpiLhs:
          \_Net: (work@top.g1.a), line:16:14, endln:16:15
            |vpiParent:
            \_Assignment: , line:16:14, endln:16:15
            |vpiTypespec:
            \_RefTypespec: (work@top.g1.a), line:16:8, endln:16:13
              |vpiParent:
              \_Net: (work@top.g1.a), line:16:14, endln:16:15
              |vpiFullName:work@top.g1.a
              |vpiActual:
              \_LogicTypespec: , line:16:8, endln:16:13
            |vpiName:a
            |vpiFullName:work@top.g1.a
      |vpiStmt:
      \_GenIf: , line:16:1, endln:16:16
        |vpiParent:
        \_Begin: (work@top.g1), line:13:31, endln:17:4
        |vpiCondition:
        \_Constant: , line:16:5, endln:16:6
          |vpiParent:
          \_GenIf: , line:16:1, endln:16:16
          |vpiTypespec:
          \_RefTypespec: (work@top.g1), line:16:5, endln:16:6
            |vpiParent:
            \_Constant: , line:16:5, endln:16:6
            |vpiFullName:work@top.g1
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:1
          |UINT:1
        |vpiStmt:
        \_Begin: (work@top.g1), line:16:8, endln:16:16
    |vpiTypespec:
    \_IntTypespec: 
      |vpiParent:
      \_GenFor: (work@top), line:13:1, endln:17:4
    |vpiImportTypespec:
    \_Variable: (work@top.i), line:13:6, endln:13:7
    |vpiImportTypespec:
    \_IntTypespec: 
    |vpiForInitStmt:
    \_Assignment: , line:13:6, endln:13:11
      |vpiParent:
      \_GenFor: (work@top), line:13:1, endln:17:4
      |vpiLhs:
      \_Variable: (work@top.i), line:13:6, endln:13:7
      |vpiRhs:
      \_Constant: , line:13:10, endln:13:11
        |vpiParent:
        \_Assignment: , line:13:6, endln:13:11
        |vpiTypespec:
        \_RefTypespec: (work@top), line:13:10, endln:13:11
          |vpiParent:
          \_Constant: , line:13:10, endln:13:11
          |vpiFullName:work@top
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:0
        |UINT:0
    |vpiCondition:
    \_Operation: , line:13:13, endln:13:18
      |vpiParent:
      \_GenFor: (work@top), line:13:1, endln:17:4
      |vpiOpType:20
      |vpiOperand:
      \_RefObj: (work@top.i), line:13:13, endln:13:14
        |vpiParent:
        \_Operation: , line:13:13, endln:13:18
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_Variable: (work@top.i), line:13:6, endln:13:7
      |vpiOperand:
      \_Constant: , line:13:17, endln:13:18
        |vpiParent:
        \_Operation: , line:13:13, endln:13:18
        |vpiTypespec:
        \_RefTypespec: (work@top), line:13:17, endln:13:18
          |vpiParent:
          \_Constant: , line:13:17, endln:13:18
          |vpiFullName:work@top
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:1
        |UINT:1
    |vpiForIncStmt:
    \_Assignment: , line:13:20, endln:13:29
      |vpiParent:
      \_GenFor: (work@top), line:13:1, endln:17:4
      |vpiOpType:82
      |vpiLhs:
      \_RefObj: (work@top.i), line:13:20, endln:13:21
        |vpiParent:
        \_Assignment: , line:13:20, endln:13:29
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_Variable: (work@top.i), line:13:6, endln:13:7
      |vpiRhs:
      \_Operation: , line:13:24, endln:13:29
        |vpiParent:
        \_Assignment: , line:13:20, endln:13:29
        |vpiOpType:24
        |vpiOperand:
        \_RefObj: (work@top.i), line:13:24, endln:13:25
          |vpiParent:
          \_Operation: , line:13:24, endln:13:29
          |vpiName:i
          |vpiFullName:work@top.i
          |vpiActual:
          \_Variable: (work@top.i), line:13:6, endln:13:7
        |vpiOperand:
        \_Constant: , line:13:28, endln:13:29
          |vpiParent:
          \_Operation: , line:13:24, endln:13:29
          |vpiTypespec:
          \_RefTypespec: (work@top), line:13:28, endln:13:29
            |vpiParent:
            \_Constant: , line:13:28, endln:13:29
            |vpiFullName:work@top
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:1
          |UINT:1
    |vpiStmt:
    \_Begin: (work@top.g1), line:13:31, endln:17:4
  |vpiInternalScope:
  \_GenFor: (work@top), line:22:1, endln:25:16
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiFullName:work@top
    |vpiVariable:
    \_Variable: (work@top.i), line:22:6, endln:22:7
      |vpiParent:
      \_GenFor: (work@top), line:22:1, endln:25:16
      |vpiName:i
      |vpiFullName:work@top.i
    |vpiInternalScope:
    \_Begin: (work@top), line:25:1, endln:25:16
      |vpiParent:
      \_GenFor: (work@top), line:22:1, endln:25:16
      |vpiFullName:work@top
      |vpiInternalScope:
      \_Begin: (work@top), line:25:8, endln:25:16
        |vpiParent:
        \_Begin: (work@top), line:25:1, endln:25:16
        |vpiFullName:work@top
        |vpiTypespec:
        \_LogicTypespec: , line:25:8, endln:25:13
          |vpiParent:
          \_Begin: (work@top), line:25:8, endln:25:16
        |vpiImportTypespec:
        \_LogicTypespec: , line:25:8, endln:25:13
        |vpiStmt:
        \_Assignment: , line:25:14, endln:25:15
          |vpiParent:
          \_Begin: (work@top), line:25:8, endln:25:16
          |vpiOpType:82
          |vpiBlocking:1
          |vpiLhs:
          \_Net: (work@top.a), line:25:14, endln:25:15
            |vpiParent:
            \_Assignment: , line:25:14, endln:25:15
            |vpiTypespec:
            \_RefTypespec: (work@top.a), line:25:8, endln:25:13
              |vpiParent:
              \_Net: (work@top.a), line:25:14, endln:25:15
              |vpiFullName:work@top.a
              |vpiActual:
              \_LogicTypespec: , line:25:8, endln:25:13
            |vpiName:a
            |vpiFullName:work@top.a
      |vpiStmt:
      \_GenIf: , line:25:1, endln:25:16
        |vpiParent:
        \_Begin: (work@top), line:25:1, endln:25:16
        |vpiCondition:
        \_Constant: , line:25:5, endln:25:6
          |vpiParent:
          \_GenIf: , line:25:1, endln:25:16
          |vpiTypespec:
          \_RefTypespec: (work@top), line:25:5, endln:25:6
            |vpiParent:
            \_Constant: , line:25:5, endln:25:6
            |vpiFullName:work@top
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:1
          |UINT:1
        |vpiStmt:
        \_Begin: (work@top), line:25:8, endln:25:16
    |vpiTypespec:
    \_IntTypespec: 
      |vpiParent:
      \_GenFor: (work@top), line:22:1, endln:25:16
    |vpiImportTypespec:
    \_Variable: (work@top.i), line:22:6, endln:22:7
    |vpiImportTypespec:
    \_IntTypespec: 
    |vpiForInitStmt:
    \_Assignment: , line:22:6, endln:22:11
      |vpiParent:
      \_GenFor: (work@top), line:22:1, endln:25:16
      |vpiLhs:
      \_Variable: (work@top.i), line:22:6, endln:22:7
      |vpiRhs:
      \_Constant: , line:22:10, endln:22:11
        |vpiParent:
        \_Assignment: , line:22:6, endln:22:11
        |vpiTypespec:
        \_RefTypespec: (work@top), line:22:10, endln:22:11
          |vpiParent:
          \_Constant: , line:22:10, endln:22:11
          |vpiFullName:work@top
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:0
        |UINT:0
    |vpiCondition:
    \_Operation: , line:22:13, endln:22:18
      |vpiParent:
      \_GenFor: (work@top), line:22:1, endln:25:16
      |vpiOpType:20
      |vpiOperand:
      \_RefObj: (work@top.i), line:22:13, endln:22:14
        |vpiParent:
        \_Operation: , line:22:13, endln:22:18
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_Variable: (work@top.i), line:22:6, endln:22:7
      |vpiOperand:
      \_Constant: , line:22:17, endln:22:18
        |vpiParent:
        \_Operation: , line:22:13, endln:22:18
        |vpiTypespec:
        \_RefTypespec: (work@top), line:22:17, endln:22:18
          |vpiParent:
          \_Constant: , line:22:17, endln:22:18
          |vpiFullName:work@top
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:1
        |UINT:1
    |vpiForIncStmt:
    \_Assignment: , line:22:20, endln:22:29
      |vpiParent:
      \_GenFor: (work@top), line:22:1, endln:25:16
      |vpiOpType:82
      |vpiLhs:
      \_RefObj: (work@top.i), line:22:20, endln:22:21
        |vpiParent:
        \_Assignment: , line:22:20, endln:22:29
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_Variable: (work@top.i), line:22:6, endln:22:7
      |vpiRhs:
      \_Operation: , line:22:24, endln:22:29
        |vpiParent:
        \_Assignment: , line:22:20, endln:22:29
        |vpiOpType:24
        |vpiOperand:
        \_RefObj: (work@top.i), line:22:24, endln:22:25
          |vpiParent:
          \_Operation: , line:22:24, endln:22:29
          |vpiName:i
          |vpiFullName:work@top.i
          |vpiActual:
          \_Variable: (work@top.i), line:22:6, endln:22:7
        |vpiOperand:
        \_Constant: , line:22:28, endln:22:29
          |vpiParent:
          \_Operation: , line:22:24, endln:22:29
          |vpiTypespec:
          \_RefTypespec: (work@top), line:22:28, endln:22:29
            |vpiParent:
            \_Constant: , line:22:28, endln:22:29
            |vpiFullName:work@top
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:1
          |UINT:1
    |vpiStmt:
    \_Begin: (work@top), line:25:1, endln:25:16
  |vpiInternalScope:
  \_Begin: (work@top), line:27:8, endln:27:16
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiFullName:work@top
    |vpiTypespec:
    \_LogicTypespec: , line:27:8, endln:27:13
      |vpiParent:
      \_Begin: (work@top), line:27:8, endln:27:16
    |vpiImportTypespec:
    \_LogicTypespec: , line:27:8, endln:27:13
    |vpiStmt:
    \_Assignment: , line:27:14, endln:27:15
      |vpiParent:
      \_Begin: (work@top), line:27:8, endln:27:16
      |vpiOpType:82
      |vpiBlocking:1
      |vpiLhs:
      \_Net: (work@top.a), line:27:14, endln:27:15
        |vpiParent:
        \_Assignment: , line:27:14, endln:27:15
        |vpiTypespec:
        \_RefTypespec: (work@top.a), line:27:8, endln:27:13
          |vpiParent:
          \_Net: (work@top.a), line:27:14, endln:27:15
          |vpiFullName:work@top.a
          |vpiActual:
          \_LogicTypespec: , line:27:8, endln:27:13
        |vpiName:a
        |vpiFullName:work@top.a
  |vpiTypespec:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_Variable: (work@top.i), line:3:8, endln:3:9
  |vpiDefName:work@top
  |vpiGenStmt:
  \_GenIfElse: , line:5:1, endln:6:14
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiCondition:
    \_RefObj: (work@top.genblk2), line:5:5, endln:5:12
      |vpiParent:
      \_GenIfElse: , line:5:1, endln:6:14
      |vpiName:genblk2
      |vpiFullName:work@top.genblk2
      |vpiActual:
      \_Parameter: (work@top.genblk2), line:2:11, endln:2:22
    |vpiStmt:
    \_Begin: (work@top), line:5:14, endln:5:22
    |vpiElseStmt:
    \_Begin: (work@top), line:6:6, endln:6:14
  |vpiGenStmt:
  \_GenIfElse: , line:9:1, endln:10:14
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiCondition:
    \_RefObj: (work@top.genblk2), line:9:5, endln:9:12
      |vpiParent:
      \_GenIfElse: , line:9:1, endln:10:14
      |vpiName:genblk2
      |vpiFullName:work@top.genblk2
      |vpiActual:
      \_Parameter: (work@top.genblk2), line:2:11, endln:2:22
    |vpiStmt:
    \_Begin: (work@top), line:9:14, endln:9:22
    |vpiElseStmt:
    \_Begin: (work@top), line:10:6, endln:10:14
  |vpiGenStmt:
  \_GenIf: , line:27:1, endln:27:16
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiCondition:
    \_Constant: , line:27:5, endln:27:6
      |vpiParent:
      \_GenIf: , line:27:1, endln:27:16
      |vpiTypespec:
      \_RefTypespec: (work@top), line:27:5, endln:27:6
        |vpiParent:
        \_Constant: , line:27:5, endln:27:6
        |vpiFullName:work@top
        |vpiActual:
        \_IntTypespec: 
      |vpiConstType:9
      |vpiSize:64
      |vpiDecompile:1
      |UINT:1
    |vpiStmt:
    \_Begin: (work@top), line:27:8, endln:27:16
|vpiTypespec:
\_ModuleTypespec: (work@top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
