Analysis & Synthesis Status : Successful - Wed Dec 26 12:47:41 2018
Quartus II 64-Bit Version : 13.1.0 Build 162 10/23/2013 SJ Full Version
Revision Name : FPGA_pipeline
Top-level Entity Name : FPGA_pipeline
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 1466
Total pins : 54
Total virtual pins : 0
Total block memory bits : 3,072
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI TX Channels : 0
Total PLLs : 0
Total DLLs : 0
