0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/comparator_4it_tb.v,1634235342,verilog,,,,comparator_4it_tb,,,,,,,,
C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v,1634235588,verilog,,C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/comparator_4it_tb.v,,comparator_2bit;comparator_4bit,,,,,,,,
