[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2847155 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 41 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2847155 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 41 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2847155 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 13263605 heartbeat IPC: 0.96 cumulative IPC: 0.96 (Simulation time: 00 hr 01 min 52 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 20949289 heartbeat IPC: 1.301 cumulative IPC: 1.105 (Simulation time: 00 hr 02 min 51 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 30459194 heartbeat IPC: 1.052 cumulative IPC: 1.086 (Simulation time: 00 hr 03 min 58 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 36305888 cumulative IPC: 1.102 (Simulation time: 00 hr 05 min 01 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 36305888 cumulative IPC: 1.102 (Simulation time: 00 hr 05 min 01 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/pouria/ChampSim/perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.102 instructions: 40000000 cycles: 36305888
CPU 0 Branch Prediction Accuracy: 91.41% MPKI: 19.39 Average ROB Occupancy at Mispredict: 23.95
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 17.52
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     198001 HIT:     194393 MISS:       3608 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     198001 HIT:     194393 MISS:       3608 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 148.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568359 HIT:     460524 MISS:     107835 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430831 HIT:     343673 MISS:      87158 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35222 HIT:      21597 MISS:      13625 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95231 HIT:      94989 MISS:        242 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7075 HIT:        265 MISS:       6810 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 26 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3030212 HIT:    2781743 MISS:     248469 MSHR_MERGE:      48478
cpu0->cpu0_L1I LOAD         ACCESS:    3030212 HIT:    2781743 MISS:     248469 MSHR_MERGE:      48478
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.388 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13745724 HIT:   13339329 MISS:     406395 MSHR_MERGE:     133256
cpu0->cpu0_L1D LOAD         ACCESS:    7839219 HIT:    7551581 MISS:     287638 MSHR_MERGE:      56796
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5898769 HIT:    5787095 MISS:     111674 MSHR_MERGE:      76452
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7736 HIT:        653 MISS:       7083 MSHR_MERGE:          8
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.72 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2696562 HIT:    2658915 MISS:      37647 MSHR_MERGE:      21763
cpu0->cpu0_ITLB LOAD         ACCESS:    2696562 HIT:    2658915 MISS:      37647 MSHR_MERGE:      21763
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.42 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13092185 HIT:   12859188 MISS:     232997 MSHR_MERGE:      50880
cpu0->cpu0_DTLB LOAD         ACCESS:   13092185 HIT:   12859188 MISS:     232997 MSHR_MERGE:      50880
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.844 cycles
cpu0->LLC TOTAL        ACCESS:     136118 HIT:     128788 MISS:       7330 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      87158 HIT:      83992 MISS:       3166 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13625 HIT:      10913 MISS:       2712 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28525 HIT:      28425 MISS:        100 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6810 HIT:       5458 MISS:       1352 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 161.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        544
  ROW_BUFFER_MISS:       6686
  AVG DBUS CONGESTED CYCLE: 5.135
Channel 0 WQ ROW_BUFFER_HIT:          9
  ROW_BUFFER_MISS:        120
  FULL:          0
Channel 0 REFRESHES ISSUED:       3025
