{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679094495624 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679094495624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 17 23:08:15 2023 " "Processing started: Fri Mar 17 23:08:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679094495624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679094495624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ShiftRegister_Demo -c ShiftRegister_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off ShiftRegister_Demo -c ShiftRegister_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679094495624 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679094495969 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679094495969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/onedrive - universidade de aveiro/universidade/1ano/2semestre/lsd/p/p5/parte4/clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pedro/onedrive - universidade de aveiro/universidade/1ano/2semestre/lsd/p/p5/parte4/clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-RTL " "Found design unit 1: ClkDividerN-RTL" {  } { { "../../P5/Parte4/ClkDividerN.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/P5/Parte4/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679094503285 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "../../P5/Parte4/ClkDividerN.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/P5/Parte4/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679094503285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679094503285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregister4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister4-Behavioral " "Found design unit 1: ShiftRegister4-Behavioral" {  } { { "ShiftRegister4.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/P6/Parte1/ShiftRegister4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679094503285 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister4 " "Found entity 1: ShiftRegister4" {  } { { "ShiftRegister4.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/P6/Parte1/ShiftRegister4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679094503285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679094503285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregistern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregistern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegisterN-Behavioral " "Found design unit 1: ShiftRegisterN-Behavioral" {  } { { "ShiftRegisterN.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/P6/Parte1/ShiftRegisterN.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679094503285 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegisterN " "Found entity 1: ShiftRegisterN" {  } { { "ShiftRegisterN.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/P6/Parte1/ShiftRegisterN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679094503285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679094503285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister_demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregister_demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister_Demo-Shell " "Found design unit 1: ShiftRegister_Demo-Shell" {  } { { "ShiftRegister_Demo.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/P6/Parte1/ShiftRegister_Demo.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679094503285 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister_Demo " "Found entity 1: ShiftRegister_Demo" {  } { { "ShiftRegister_Demo.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/P6/Parte1/ShiftRegister_Demo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679094503285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679094503285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregisterloadn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregisterloadn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegisterLoadN-Behavioral " "Found design unit 1: ShiftRegisterLoadN-Behavioral" {  } { { "ShiftRegisterLoadN.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/P6/Parte1/ShiftRegisterLoadN.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679094503285 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegisterLoadN " "Found entity 1: ShiftRegisterLoadN" {  } { { "ShiftRegisterLoadN.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/P6/Parte1/ShiftRegisterLoadN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679094503285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679094503285 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ShiftRegister_Demo " "Elaborating entity \"ShiftRegister_Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679094503332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ClkDividerN ClkDividerN:clkDividir50M A:rtl " "Elaborating entity \"ClkDividerN\" using architecture \"A:rtl\" for hierarchy \"ClkDividerN:clkDividir50M\"" {  } { { "ShiftRegister_Demo.vhd" "clkDividir50M" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/P6/Parte1/ShiftRegister_Demo.vhd" 16 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679094503332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ShiftRegisterLoadN ShiftRegisterLoadN:shiftRegister8 A:behavioral " "Elaborating entity \"ShiftRegisterLoadN\" using architecture \"A:behavioral\" for hierarchy \"ShiftRegisterLoadN:shiftRegister8\"" {  } { { "ShiftRegister_Demo.vhd" "shiftRegister8" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/P6/Parte1/ShiftRegister_Demo.vhd" 21 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679094503332 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679094503835 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679094504338 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679094504338 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679094504385 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679094504385 ""} { "Info" "ICUT_CUT_TM_LCELLS" "68 " "Implemented 68 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679094504385 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679094504385 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679094504387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 17 23:08:24 2023 " "Processing ended: Fri Mar 17 23:08:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679094504387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679094504387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679094504387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679094504387 ""}
