// Seed: 2624958711
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    input wire id_2,
    input wire id_3,
    output tri id_4,
    input wire id_5,
    output tri id_6,
    input tri0 id_7,
    output wor id_8,
    input wor id_9,
    output supply0 id_10,
    input supply0 id_11
);
  assign id_6 = 1;
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    output uwire id_2,
    input uwire id_3,
    input uwire id_4,
    output supply0 id_5,
    output wand id_6,
    input tri id_7,
    input uwire id_8,
    output tri id_9,
    input wire id_10,
    input wand id_11,
    output wand id_12,
    output uwire id_13,
    input wand id_14,
    output tri0 id_15
);
  wire id_17;
  module_0(
      id_4, id_5, id_3, id_1, id_15, id_4, id_13, id_1, id_2, id_7, id_9, id_14
  );
endmodule
