
.//main.elf:     file format elf32-sparc


Disassembly of section .text:

40000000 <_start>:
40000000:	1d 3f fc 07 	sethi  %hi(0xfff01c00), %sp
40000004:	9c 13 a3 f8 	or  %sp, 0x3f8, %sp	! fff01ff8 <_GLOBAL_OFFSET_TABLE_+0xbfec1bc0>
40000008:	3d 3f fc 07 	sethi  %hi(0xfff01c00), %fp
4000000c:	bc 17 a3 00 	or  %fp, 0x300, %fp	! fff01f00 <_GLOBAL_OFFSET_TABLE_+0xbfec1ac8>
40000010:	a0 10 20 01 	mov  1, %l0
40000014:	81 94 20 00 	mov  %l0, %wim
40000018:	21 10 00 9c 	sethi  %hi(0x40027000), %l0
4000001c:	a0 14 20 00 	mov  %l0, %l0	! 40027000 <trap_table_base>
40000020:	81 9c 20 00 	mov  %l0, %tbr
40000024:	40 00 92 f7 	call  40024c00 <page_table_setup>
40000028:	01 00 00 00 	nop 
4000002c:	40 00 93 1f 	call  40024ca8 <set_context_table_pointer>
40000030:	01 00 00 00 	nop 
40000034:	21 00 00 04 	sethi  %hi(0x1000), %l0
40000038:	a0 14 20 e0 	or  %l0, 0xe0, %l0	! 10e0 <__DYNAMIC+0x10e0>
4000003c:	81 88 00 10 	mov  %l0, %psr
40000040:	90 10 20 01 	mov  1, %o0
40000044:	d0 a0 01 40 	sta  %o0, [ %g0 ] (10)

40000048 <loop>:
40000048:	11 10 00 27 	sethi  %hi(0x40009c00), %o0
4000004c:	90 12 21 08 	or  %o0, 0x108, %o0	! 40009d08 <results_section>
40000050:	13 10 00 42 	sethi  %hi(0x40010800), %o1
40000054:	92 12 62 68 	or  %o1, 0x268, %o1	! 40010a68 <coverage_section>
40000058:	40 00 a0 89 	call  4002827c <add>
4000005c:	01 00 00 00 	nop 
40000060:	40 00 00 1a 	call  400000c8 <instr_section>
40000064:	01 00 00 00 	nop 
40000068:	11 10 00 27 	sethi  %hi(0x40009c00), %o0
4000006c:	90 12 21 08 	or  %o0, 0x108, %o0	! 40009d08 <results_section>
40000070:	13 10 00 42 	sethi  %hi(0x40010800), %o1
40000074:	92 12 62 c8 	or  %o1, 0x2c8, %o1	! 40010ac8 <data_coverage>
40000078:	15 10 00 52 	sethi  %hi(0x40014800), %o2
4000007c:	94 12 a2 c8 	or  %o2, 0x2c8, %o2	! 40014ac8 <ccr_coverage>
40000080:	40 00 a9 15 	call  4002a4d4 <checker>
40000084:	01 00 00 00 	nop 
40000088:	10 80 00 05 	b  4000009c <print>
4000008c:	01 00 00 00 	nop 
40000090:	10 bf ff ee 	b  40000048 <loop>
40000094:	01 00 00 00 	nop 
40000098:	91 d0 20 00 	ta  0

4000009c <print>:
4000009c:	11 10 00 42 	sethi  %hi(0x40010800), %o0
400000a0:	90 12 22 68 	or  %o0, 0x268, %o0	! 40010a68 <coverage_section>
400000a4:	13 10 00 42 	sethi  %hi(0x40010800), %o1
400000a8:	92 12 62 c8 	or  %o1, 0x2c8, %o1	! 40010ac8 <data_coverage>
400000ac:	15 10 00 52 	sethi  %hi(0x40014800), %o2
400000b0:	94 12 a2 c8 	or  %o2, 0x2c8, %o2	! 40014ac8 <ccr_coverage>
400000b4:	40 00 aa bd 	call  4002aba8 <print_coverage>
400000b8:	01 00 00 00 	nop 
400000bc:	10 bf ff e3 	b  40000048 <loop>
400000c0:	01 00 00 00 	nop 
400000c4:	91 d0 20 00 	ta  0

400000c8 <instr_section>:
	...

40009d08 <results_section>:
	...

40010a68 <coverage_section>:
	...

40010ac8 <data_coverage>:
	...

40014ac8 <ccr_coverage>:
	...
40024ac8:	91 d0 20 00 	ta  0
40024acc:	01 00 00 00 	nop 
	...

40024c00 <page_table_setup>:
40024c00:	03 10 00 94 	sethi  %hi(0x40025000), %g1
40024c04:	82 10 60 00 	mov  %g1, %g1	! 40025000 <PAGE_TABLE_BASE>
40024c08:	88 10 24 00 	mov  0x400, %g4
40024c0c:	88 00 40 04 	add  %g1, %g4, %g4
40024c10:	89 31 20 04 	srl  %g4, 4, %g4
40024c14:	88 11 20 01 	or  %g4, 1, %g4
40024c18:	8a 10 28 00 	mov  0x800, %g5
40024c1c:	86 01 40 01 	add  %g5, %g1, %g3
40024c20:	c8 20 c0 00 	st  %g4, [ %g3 ]
40024c24:	88 10 20 00 	clr  %g4
40024c28:	88 00 40 04 	add  %g1, %g4, %g4
40024c2c:	89 31 20 04 	srl  %g4, 4, %g4
40024c30:	88 11 20 01 	or  %g4, 1, %g4
40024c34:	8a 10 24 00 	mov  0x400, %g5
40024c38:	86 01 40 01 	add  %g5, %g1, %g3
40024c3c:	c8 20 c0 00 	st  %g4, [ %g3 ]
40024c40:	84 10 20 8e 	mov  0x8e, %g2
40024c44:	8a 10 20 00 	clr  %g5
40024c48:	86 01 40 01 	add  %g5, %g1, %g3
40024c4c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40024c50:	05 00 00 10 	sethi  %hi(0x4000), %g2
40024c54:	84 10 a0 8e 	or  %g2, 0x8e, %g2	! 408e <__DYNAMIC+0x408e>
40024c58:	8a 10 20 04 	mov  4, %g5
40024c5c:	86 01 40 01 	add  %g5, %g1, %g3
40024c60:	c4 20 c0 00 	st  %g2, [ %g3 ]
40024c64:	05 00 00 20 	sethi  %hi(0x8000), %g2
40024c68:	84 10 a0 8e 	or  %g2, 0x8e, %g2	! 808e <__DYNAMIC+0x808e>
40024c6c:	8a 10 20 08 	mov  8, %g5
40024c70:	86 01 40 01 	add  %g5, %g1, %g3
40024c74:	c4 20 c0 00 	st  %g2, [ %g3 ]
40024c78:	05 00 00 20 	sethi  %hi(0x8000), %g2
40024c7c:	84 10 a0 8e 	or  %g2, 0x8e, %g2	! 808e <__DYNAMIC+0x808e>
40024c80:	8a 10 20 0c 	mov  0xc, %g5
40024c84:	86 01 40 01 	add  %g5, %g1, %g3
40024c88:	c4 20 c0 00 	st  %g2, [ %g3 ]
40024c8c:	05 00 00 20 	sethi  %hi(0x8000), %g2
40024c90:	84 10 a0 8e 	or  %g2, 0x8e, %g2	! 808e <__DYNAMIC+0x808e>
40024c94:	8a 10 20 10 	mov  0x10, %g5
40024c98:	86 01 40 01 	add  %g5, %g1, %g3
40024c9c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40024ca0:	81 c3 e0 08 	retl 
40024ca4:	01 00 00 00 	nop 

40024ca8 <set_context_table_pointer>:
40024ca8:	03 10 00 94 	sethi  %hi(0x40025000), %g1
40024cac:	82 10 60 00 	mov  %g1, %g1	! 40025000 <PAGE_TABLE_BASE>
40024cb0:	8a 10 28 00 	mov  0x800, %g5
40024cb4:	84 01 40 01 	add  %g5, %g1, %g2
40024cb8:	85 30 a0 04 	srl  %g2, 4, %g2
40024cbc:	84 10 a0 01 	or  %g2, 1, %g2
40024cc0:	86 10 21 00 	mov  0x100, %g3
40024cc4:	c4 a0 c0 80 	sta  %g2, [ %g3 ] #ASI_N
40024cc8:	81 c3 e0 08 	retl 
40024ccc:	01 00 00 00 	nop 
40024cd0:	01 00 00 00 	nop 
40024cd4:	01 00 00 00 	nop 
40024cd8:	01 00 00 00 	nop 
40024cdc:	01 00 00 00 	nop 
40024ce0:	01 00 00 00 	nop 
40024ce4:	01 00 00 00 	nop 
40024ce8:	01 00 00 00 	nop 
40024cec:	01 00 00 00 	nop 
40024cf0:	01 00 00 00 	nop 
40024cf4:	01 00 00 00 	nop 
40024cf8:	01 00 00 00 	nop 
40024cfc:	01 00 00 00 	nop 
40024d00:	01 00 00 00 	nop 
40024d04:	01 00 00 00 	nop 
40024d08:	01 00 00 00 	nop 
40024d0c:	01 00 00 00 	nop 
40024d10:	01 00 00 00 	nop 
40024d14:	01 00 00 00 	nop 
40024d18:	01 00 00 00 	nop 
40024d1c:	01 00 00 00 	nop 
40024d20:	01 00 00 00 	nop 
40024d24:	01 00 00 00 	nop 
40024d28:	01 00 00 00 	nop 
40024d2c:	01 00 00 00 	nop 
40024d30:	01 00 00 00 	nop 
40024d34:	01 00 00 00 	nop 
40024d38:	01 00 00 00 	nop 
40024d3c:	01 00 00 00 	nop 
40024d40:	01 00 00 00 	nop 
40024d44:	01 00 00 00 	nop 
40024d48:	01 00 00 00 	nop 
40024d4c:	01 00 00 00 	nop 
40024d50:	01 00 00 00 	nop 
40024d54:	01 00 00 00 	nop 
40024d58:	01 00 00 00 	nop 
40024d5c:	01 00 00 00 	nop 
40024d60:	01 00 00 00 	nop 
40024d64:	01 00 00 00 	nop 
40024d68:	01 00 00 00 	nop 
40024d6c:	01 00 00 00 	nop 
40024d70:	01 00 00 00 	nop 
40024d74:	01 00 00 00 	nop 
40024d78:	01 00 00 00 	nop 
40024d7c:	01 00 00 00 	nop 
40024d80:	01 00 00 00 	nop 
40024d84:	01 00 00 00 	nop 
40024d88:	01 00 00 00 	nop 
40024d8c:	01 00 00 00 	nop 
40024d90:	01 00 00 00 	nop 
40024d94:	01 00 00 00 	nop 
40024d98:	01 00 00 00 	nop 
40024d9c:	01 00 00 00 	nop 
40024da0:	01 00 00 00 	nop 
40024da4:	01 00 00 00 	nop 
40024da8:	01 00 00 00 	nop 
40024dac:	01 00 00 00 	nop 
40024db0:	01 00 00 00 	nop 
40024db4:	01 00 00 00 	nop 
40024db8:	01 00 00 00 	nop 
40024dbc:	01 00 00 00 	nop 
40024dc0:	01 00 00 00 	nop 
40024dc4:	01 00 00 00 	nop 
40024dc8:	01 00 00 00 	nop 
40024dcc:	01 00 00 00 	nop 
40024dd0:	01 00 00 00 	nop 
40024dd4:	01 00 00 00 	nop 
40024dd8:	01 00 00 00 	nop 
40024ddc:	01 00 00 00 	nop 
40024de0:	01 00 00 00 	nop 
40024de4:	01 00 00 00 	nop 
40024de8:	01 00 00 00 	nop 
40024dec:	01 00 00 00 	nop 
40024df0:	01 00 00 00 	nop 
40024df4:	01 00 00 00 	nop 
40024df8:	01 00 00 00 	nop 
40024dfc:	01 00 00 00 	nop 
40024e00:	01 00 00 00 	nop 
40024e04:	01 00 00 00 	nop 
40024e08:	01 00 00 00 	nop 
40024e0c:	01 00 00 00 	nop 
40024e10:	01 00 00 00 	nop 
40024e14:	01 00 00 00 	nop 
40024e18:	01 00 00 00 	nop 
40024e1c:	01 00 00 00 	nop 
40024e20:	01 00 00 00 	nop 
40024e24:	01 00 00 00 	nop 
40024e28:	01 00 00 00 	nop 
40024e2c:	01 00 00 00 	nop 
40024e30:	01 00 00 00 	nop 
40024e34:	01 00 00 00 	nop 
40024e38:	01 00 00 00 	nop 
40024e3c:	01 00 00 00 	nop 
40024e40:	01 00 00 00 	nop 
40024e44:	01 00 00 00 	nop 
40024e48:	01 00 00 00 	nop 
40024e4c:	01 00 00 00 	nop 
40024e50:	01 00 00 00 	nop 
40024e54:	01 00 00 00 	nop 
40024e58:	01 00 00 00 	nop 
40024e5c:	01 00 00 00 	nop 
40024e60:	01 00 00 00 	nop 
40024e64:	01 00 00 00 	nop 
40024e68:	01 00 00 00 	nop 
40024e6c:	01 00 00 00 	nop 
40024e70:	01 00 00 00 	nop 
40024e74:	01 00 00 00 	nop 
40024e78:	01 00 00 00 	nop 
40024e7c:	01 00 00 00 	nop 
40024e80:	01 00 00 00 	nop 
40024e84:	01 00 00 00 	nop 
40024e88:	01 00 00 00 	nop 
40024e8c:	01 00 00 00 	nop 
40024e90:	01 00 00 00 	nop 
40024e94:	01 00 00 00 	nop 
40024e98:	01 00 00 00 	nop 
40024e9c:	01 00 00 00 	nop 
40024ea0:	01 00 00 00 	nop 
40024ea4:	01 00 00 00 	nop 
40024ea8:	01 00 00 00 	nop 
40024eac:	01 00 00 00 	nop 
40024eb0:	01 00 00 00 	nop 
40024eb4:	01 00 00 00 	nop 
40024eb8:	01 00 00 00 	nop 
40024ebc:	01 00 00 00 	nop 
40024ec0:	01 00 00 00 	nop 
40024ec4:	01 00 00 00 	nop 
40024ec8:	01 00 00 00 	nop 
40024ecc:	01 00 00 00 	nop 
40024ed0:	01 00 00 00 	nop 
40024ed4:	01 00 00 00 	nop 
40024ed8:	01 00 00 00 	nop 
40024edc:	01 00 00 00 	nop 
40024ee0:	01 00 00 00 	nop 
40024ee4:	01 00 00 00 	nop 
40024ee8:	01 00 00 00 	nop 
40024eec:	01 00 00 00 	nop 
40024ef0:	01 00 00 00 	nop 
40024ef4:	01 00 00 00 	nop 
40024ef8:	01 00 00 00 	nop 
40024efc:	01 00 00 00 	nop 
40024f00:	01 00 00 00 	nop 
40024f04:	01 00 00 00 	nop 
40024f08:	01 00 00 00 	nop 
40024f0c:	01 00 00 00 	nop 
40024f10:	01 00 00 00 	nop 
40024f14:	01 00 00 00 	nop 
40024f18:	01 00 00 00 	nop 
40024f1c:	01 00 00 00 	nop 
40024f20:	01 00 00 00 	nop 
40024f24:	01 00 00 00 	nop 
40024f28:	01 00 00 00 	nop 
40024f2c:	01 00 00 00 	nop 
40024f30:	01 00 00 00 	nop 
40024f34:	01 00 00 00 	nop 
40024f38:	01 00 00 00 	nop 
40024f3c:	01 00 00 00 	nop 
40024f40:	01 00 00 00 	nop 
40024f44:	01 00 00 00 	nop 
40024f48:	01 00 00 00 	nop 
40024f4c:	01 00 00 00 	nop 
40024f50:	01 00 00 00 	nop 
40024f54:	01 00 00 00 	nop 
40024f58:	01 00 00 00 	nop 
40024f5c:	01 00 00 00 	nop 
40024f60:	01 00 00 00 	nop 
40024f64:	01 00 00 00 	nop 
40024f68:	01 00 00 00 	nop 
40024f6c:	01 00 00 00 	nop 
40024f70:	01 00 00 00 	nop 
40024f74:	01 00 00 00 	nop 
40024f78:	01 00 00 00 	nop 
40024f7c:	01 00 00 00 	nop 
40024f80:	01 00 00 00 	nop 
40024f84:	01 00 00 00 	nop 
40024f88:	01 00 00 00 	nop 
40024f8c:	01 00 00 00 	nop 
40024f90:	01 00 00 00 	nop 
40024f94:	01 00 00 00 	nop 
40024f98:	01 00 00 00 	nop 
40024f9c:	01 00 00 00 	nop 
40024fa0:	01 00 00 00 	nop 
40024fa4:	01 00 00 00 	nop 
40024fa8:	01 00 00 00 	nop 
40024fac:	01 00 00 00 	nop 
40024fb0:	01 00 00 00 	nop 
40024fb4:	01 00 00 00 	nop 
40024fb8:	01 00 00 00 	nop 
40024fbc:	01 00 00 00 	nop 
40024fc0:	01 00 00 00 	nop 
40024fc4:	01 00 00 00 	nop 
40024fc8:	01 00 00 00 	nop 
40024fcc:	01 00 00 00 	nop 
40024fd0:	01 00 00 00 	nop 
40024fd4:	01 00 00 00 	nop 
40024fd8:	01 00 00 00 	nop 
40024fdc:	01 00 00 00 	nop 
40024fe0:	01 00 00 00 	nop 
40024fe4:	01 00 00 00 	nop 
40024fe8:	01 00 00 00 	nop 
40024fec:	01 00 00 00 	nop 
40024ff0:	01 00 00 00 	nop 
40024ff4:	01 00 00 00 	nop 
40024ff8:	01 00 00 00 	nop 
40024ffc:	01 00 00 00 	nop 

40025000 <PAGE_TABLE_BASE>:
	...

40026000 <window_overflow_trap_handler>:
40026000:	a7 50 00 00 	rd  %wim, %l3
40026004:	a9 2c e0 07 	sll  %l3, 7, %l4
40026008:	a7 34 e0 01 	srl  %l3, 1, %l3
4002600c:	a6 14 c0 14 	or  %l3, %l4, %l3
40026010:	a6 0c e0 ff 	and  %l3, 0xff, %l3
40026014:	81 90 00 00 	mov  %g0, %wim
40026018:	01 00 00 00 	nop 
4002601c:	01 00 00 00 	nop 
40026020:	01 00 00 00 	nop 
40026024:	81 e0 00 00 	save 
40026028:	e0 3b a0 00 	std  %l0, [ %sp ]
4002602c:	e4 3b a0 08 	std  %l2, [ %sp + 8 ]
40026030:	e8 3b a0 10 	std  %l4, [ %sp + 0x10 ]
40026034:	ec 3b a0 18 	std  %l6, [ %sp + 0x18 ]
40026038:	f0 3b a0 20 	std  %i0, [ %sp + 0x20 ]
4002603c:	f4 3b a0 28 	std  %i2, [ %sp + 0x28 ]
40026040:	f8 3b a0 30 	std  %i4, [ %sp + 0x30 ]
40026044:	fc 3b a0 38 	std  %fp, [ %sp + 0x38 ]
40026048:	81 e8 00 00 	restore 
4002604c:	81 90 00 13 	mov  %l3, %wim
40026050:	01 00 00 00 	nop 
40026054:	01 00 00 00 	nop 
40026058:	01 00 00 00 	nop 
4002605c:	81 c4 40 00 	jmp  %l1
40026060:	81 cc 80 00 	rett  %l2

40026064 <window_underflow_trap_handler>:
40026064:	a7 50 00 00 	rd  %wim, %l3
40026068:	a9 34 e0 07 	srl  %l3, 7, %l4
4002606c:	a7 2c e0 01 	sll  %l3, 1, %l3
40026070:	a6 14 c0 14 	or  %l3, %l4, %l3
40026074:	a6 0c e0 ff 	and  %l3, 0xff, %l3
40026078:	81 90 00 00 	mov  %g0, %wim
4002607c:	01 00 00 00 	nop 
40026080:	01 00 00 00 	nop 
40026084:	01 00 00 00 	nop 
40026088:	81 e8 00 00 	restore 
4002608c:	81 e8 00 00 	restore 
40026090:	e0 1b a0 00 	ldd  [ %sp ], %l0
40026094:	e4 1b a0 08 	ldd  [ %sp + 8 ], %l2
40026098:	e8 1b a0 10 	ldd  [ %sp + 0x10 ], %l4
4002609c:	ec 1b a0 18 	ldd  [ %sp + 0x18 ], %l6
400260a0:	f0 1b a0 20 	ldd  [ %sp + 0x20 ], %i0
400260a4:	f4 1b a0 28 	ldd  [ %sp + 0x28 ], %i2
400260a8:	f8 1b a0 30 	ldd  [ %sp + 0x30 ], %i4
400260ac:	fc 1b a0 38 	ldd  [ %sp + 0x38 ], %fp
400260b0:	81 e0 00 00 	save 
400260b4:	81 e0 00 00 	save 
400260b8:	81 90 00 13 	mov  %l3, %wim
400260bc:	01 00 00 00 	nop 
400260c0:	01 00 00 00 	nop 
400260c4:	01 00 00 00 	nop 
400260c8:	81 c4 40 00 	jmp  %l1
400260cc:	81 cc 80 00 	rett  %l2
400260d0:	01 00 00 00 	nop 
400260d4:	01 00 00 00 	nop 
400260d8:	01 00 00 00 	nop 
400260dc:	01 00 00 00 	nop 
400260e0:	01 00 00 00 	nop 
400260e4:	01 00 00 00 	nop 
400260e8:	01 00 00 00 	nop 
400260ec:	01 00 00 00 	nop 
400260f0:	01 00 00 00 	nop 
400260f4:	01 00 00 00 	nop 
400260f8:	01 00 00 00 	nop 
400260fc:	01 00 00 00 	nop 
40026100:	01 00 00 00 	nop 
40026104:	01 00 00 00 	nop 
40026108:	01 00 00 00 	nop 
4002610c:	01 00 00 00 	nop 
40026110:	01 00 00 00 	nop 
40026114:	01 00 00 00 	nop 
40026118:	01 00 00 00 	nop 
4002611c:	01 00 00 00 	nop 
40026120:	01 00 00 00 	nop 
40026124:	01 00 00 00 	nop 
40026128:	01 00 00 00 	nop 
4002612c:	01 00 00 00 	nop 
40026130:	01 00 00 00 	nop 
40026134:	01 00 00 00 	nop 
40026138:	01 00 00 00 	nop 
4002613c:	01 00 00 00 	nop 
40026140:	01 00 00 00 	nop 
40026144:	01 00 00 00 	nop 
40026148:	01 00 00 00 	nop 
4002614c:	01 00 00 00 	nop 
40026150:	01 00 00 00 	nop 
40026154:	01 00 00 00 	nop 
40026158:	01 00 00 00 	nop 
4002615c:	01 00 00 00 	nop 
40026160:	01 00 00 00 	nop 
40026164:	01 00 00 00 	nop 
40026168:	01 00 00 00 	nop 
4002616c:	01 00 00 00 	nop 
40026170:	01 00 00 00 	nop 
40026174:	01 00 00 00 	nop 
40026178:	01 00 00 00 	nop 
4002617c:	01 00 00 00 	nop 
40026180:	01 00 00 00 	nop 
40026184:	01 00 00 00 	nop 
40026188:	01 00 00 00 	nop 
4002618c:	01 00 00 00 	nop 
40026190:	01 00 00 00 	nop 
40026194:	01 00 00 00 	nop 
40026198:	01 00 00 00 	nop 
4002619c:	01 00 00 00 	nop 
400261a0:	01 00 00 00 	nop 
400261a4:	01 00 00 00 	nop 
400261a8:	01 00 00 00 	nop 
400261ac:	01 00 00 00 	nop 
400261b0:	01 00 00 00 	nop 
400261b4:	01 00 00 00 	nop 
400261b8:	01 00 00 00 	nop 
400261bc:	01 00 00 00 	nop 
400261c0:	01 00 00 00 	nop 
400261c4:	01 00 00 00 	nop 
400261c8:	01 00 00 00 	nop 
400261cc:	01 00 00 00 	nop 
400261d0:	01 00 00 00 	nop 
400261d4:	01 00 00 00 	nop 
400261d8:	01 00 00 00 	nop 
400261dc:	01 00 00 00 	nop 
400261e0:	01 00 00 00 	nop 
400261e4:	01 00 00 00 	nop 
400261e8:	01 00 00 00 	nop 
400261ec:	01 00 00 00 	nop 
400261f0:	01 00 00 00 	nop 
400261f4:	01 00 00 00 	nop 
400261f8:	01 00 00 00 	nop 
400261fc:	01 00 00 00 	nop 
40026200:	01 00 00 00 	nop 
40026204:	01 00 00 00 	nop 
40026208:	01 00 00 00 	nop 
4002620c:	01 00 00 00 	nop 
40026210:	01 00 00 00 	nop 
40026214:	01 00 00 00 	nop 
40026218:	01 00 00 00 	nop 
4002621c:	01 00 00 00 	nop 
40026220:	01 00 00 00 	nop 
40026224:	01 00 00 00 	nop 
40026228:	01 00 00 00 	nop 
4002622c:	01 00 00 00 	nop 
40026230:	01 00 00 00 	nop 
40026234:	01 00 00 00 	nop 
40026238:	01 00 00 00 	nop 
4002623c:	01 00 00 00 	nop 
40026240:	01 00 00 00 	nop 
40026244:	01 00 00 00 	nop 
40026248:	01 00 00 00 	nop 
4002624c:	01 00 00 00 	nop 
40026250:	01 00 00 00 	nop 
40026254:	01 00 00 00 	nop 
40026258:	01 00 00 00 	nop 
4002625c:	01 00 00 00 	nop 
40026260:	01 00 00 00 	nop 
40026264:	01 00 00 00 	nop 
40026268:	01 00 00 00 	nop 
4002626c:	01 00 00 00 	nop 
40026270:	01 00 00 00 	nop 
40026274:	01 00 00 00 	nop 
40026278:	01 00 00 00 	nop 
4002627c:	01 00 00 00 	nop 
40026280:	01 00 00 00 	nop 
40026284:	01 00 00 00 	nop 
40026288:	01 00 00 00 	nop 
4002628c:	01 00 00 00 	nop 
40026290:	01 00 00 00 	nop 
40026294:	01 00 00 00 	nop 
40026298:	01 00 00 00 	nop 
4002629c:	01 00 00 00 	nop 
400262a0:	01 00 00 00 	nop 
400262a4:	01 00 00 00 	nop 
400262a8:	01 00 00 00 	nop 
400262ac:	01 00 00 00 	nop 
400262b0:	01 00 00 00 	nop 
400262b4:	01 00 00 00 	nop 
400262b8:	01 00 00 00 	nop 
400262bc:	01 00 00 00 	nop 
400262c0:	01 00 00 00 	nop 
400262c4:	01 00 00 00 	nop 
400262c8:	01 00 00 00 	nop 
400262cc:	01 00 00 00 	nop 
400262d0:	01 00 00 00 	nop 
400262d4:	01 00 00 00 	nop 
400262d8:	01 00 00 00 	nop 
400262dc:	01 00 00 00 	nop 
400262e0:	01 00 00 00 	nop 
400262e4:	01 00 00 00 	nop 
400262e8:	01 00 00 00 	nop 
400262ec:	01 00 00 00 	nop 
400262f0:	01 00 00 00 	nop 
400262f4:	01 00 00 00 	nop 
400262f8:	01 00 00 00 	nop 
400262fc:	01 00 00 00 	nop 
40026300:	01 00 00 00 	nop 
40026304:	01 00 00 00 	nop 
40026308:	01 00 00 00 	nop 
4002630c:	01 00 00 00 	nop 
40026310:	01 00 00 00 	nop 
40026314:	01 00 00 00 	nop 
40026318:	01 00 00 00 	nop 
4002631c:	01 00 00 00 	nop 
40026320:	01 00 00 00 	nop 
40026324:	01 00 00 00 	nop 
40026328:	01 00 00 00 	nop 
4002632c:	01 00 00 00 	nop 
40026330:	01 00 00 00 	nop 
40026334:	01 00 00 00 	nop 
40026338:	01 00 00 00 	nop 
4002633c:	01 00 00 00 	nop 
40026340:	01 00 00 00 	nop 
40026344:	01 00 00 00 	nop 
40026348:	01 00 00 00 	nop 
4002634c:	01 00 00 00 	nop 
40026350:	01 00 00 00 	nop 
40026354:	01 00 00 00 	nop 
40026358:	01 00 00 00 	nop 
4002635c:	01 00 00 00 	nop 
40026360:	01 00 00 00 	nop 
40026364:	01 00 00 00 	nop 
40026368:	01 00 00 00 	nop 
4002636c:	01 00 00 00 	nop 
40026370:	01 00 00 00 	nop 
40026374:	01 00 00 00 	nop 
40026378:	01 00 00 00 	nop 
4002637c:	01 00 00 00 	nop 
40026380:	01 00 00 00 	nop 
40026384:	01 00 00 00 	nop 
40026388:	01 00 00 00 	nop 
4002638c:	01 00 00 00 	nop 
40026390:	01 00 00 00 	nop 
40026394:	01 00 00 00 	nop 
40026398:	01 00 00 00 	nop 
4002639c:	01 00 00 00 	nop 
400263a0:	01 00 00 00 	nop 
400263a4:	01 00 00 00 	nop 
400263a8:	01 00 00 00 	nop 
400263ac:	01 00 00 00 	nop 
400263b0:	01 00 00 00 	nop 
400263b4:	01 00 00 00 	nop 
400263b8:	01 00 00 00 	nop 
400263bc:	01 00 00 00 	nop 
400263c0:	01 00 00 00 	nop 
400263c4:	01 00 00 00 	nop 
400263c8:	01 00 00 00 	nop 
400263cc:	01 00 00 00 	nop 
400263d0:	01 00 00 00 	nop 
400263d4:	01 00 00 00 	nop 
400263d8:	01 00 00 00 	nop 
400263dc:	01 00 00 00 	nop 
400263e0:	01 00 00 00 	nop 
400263e4:	01 00 00 00 	nop 
400263e8:	01 00 00 00 	nop 
400263ec:	01 00 00 00 	nop 
400263f0:	01 00 00 00 	nop 
400263f4:	01 00 00 00 	nop 
400263f8:	01 00 00 00 	nop 
400263fc:	01 00 00 00 	nop 
40026400:	01 00 00 00 	nop 
40026404:	01 00 00 00 	nop 
40026408:	01 00 00 00 	nop 
4002640c:	01 00 00 00 	nop 
40026410:	01 00 00 00 	nop 
40026414:	01 00 00 00 	nop 
40026418:	01 00 00 00 	nop 
4002641c:	01 00 00 00 	nop 
40026420:	01 00 00 00 	nop 
40026424:	01 00 00 00 	nop 
40026428:	01 00 00 00 	nop 
4002642c:	01 00 00 00 	nop 
40026430:	01 00 00 00 	nop 
40026434:	01 00 00 00 	nop 
40026438:	01 00 00 00 	nop 
4002643c:	01 00 00 00 	nop 
40026440:	01 00 00 00 	nop 
40026444:	01 00 00 00 	nop 
40026448:	01 00 00 00 	nop 
4002644c:	01 00 00 00 	nop 
40026450:	01 00 00 00 	nop 
40026454:	01 00 00 00 	nop 
40026458:	01 00 00 00 	nop 
4002645c:	01 00 00 00 	nop 
40026460:	01 00 00 00 	nop 
40026464:	01 00 00 00 	nop 
40026468:	01 00 00 00 	nop 
4002646c:	01 00 00 00 	nop 
40026470:	01 00 00 00 	nop 
40026474:	01 00 00 00 	nop 
40026478:	01 00 00 00 	nop 
4002647c:	01 00 00 00 	nop 
40026480:	01 00 00 00 	nop 
40026484:	01 00 00 00 	nop 
40026488:	01 00 00 00 	nop 
4002648c:	01 00 00 00 	nop 
40026490:	01 00 00 00 	nop 
40026494:	01 00 00 00 	nop 
40026498:	01 00 00 00 	nop 
4002649c:	01 00 00 00 	nop 
400264a0:	01 00 00 00 	nop 
400264a4:	01 00 00 00 	nop 
400264a8:	01 00 00 00 	nop 
400264ac:	01 00 00 00 	nop 
400264b0:	01 00 00 00 	nop 
400264b4:	01 00 00 00 	nop 
400264b8:	01 00 00 00 	nop 
400264bc:	01 00 00 00 	nop 
400264c0:	01 00 00 00 	nop 
400264c4:	01 00 00 00 	nop 
400264c8:	01 00 00 00 	nop 
400264cc:	01 00 00 00 	nop 
400264d0:	01 00 00 00 	nop 
400264d4:	01 00 00 00 	nop 
400264d8:	01 00 00 00 	nop 
400264dc:	01 00 00 00 	nop 
400264e0:	01 00 00 00 	nop 
400264e4:	01 00 00 00 	nop 
400264e8:	01 00 00 00 	nop 
400264ec:	01 00 00 00 	nop 
400264f0:	01 00 00 00 	nop 
400264f4:	01 00 00 00 	nop 
400264f8:	01 00 00 00 	nop 
400264fc:	01 00 00 00 	nop 
40026500:	01 00 00 00 	nop 
40026504:	01 00 00 00 	nop 
40026508:	01 00 00 00 	nop 
4002650c:	01 00 00 00 	nop 
40026510:	01 00 00 00 	nop 
40026514:	01 00 00 00 	nop 
40026518:	01 00 00 00 	nop 
4002651c:	01 00 00 00 	nop 
40026520:	01 00 00 00 	nop 
40026524:	01 00 00 00 	nop 
40026528:	01 00 00 00 	nop 
4002652c:	01 00 00 00 	nop 
40026530:	01 00 00 00 	nop 
40026534:	01 00 00 00 	nop 
40026538:	01 00 00 00 	nop 
4002653c:	01 00 00 00 	nop 
40026540:	01 00 00 00 	nop 
40026544:	01 00 00 00 	nop 
40026548:	01 00 00 00 	nop 
4002654c:	01 00 00 00 	nop 
40026550:	01 00 00 00 	nop 
40026554:	01 00 00 00 	nop 
40026558:	01 00 00 00 	nop 
4002655c:	01 00 00 00 	nop 
40026560:	01 00 00 00 	nop 
40026564:	01 00 00 00 	nop 
40026568:	01 00 00 00 	nop 
4002656c:	01 00 00 00 	nop 
40026570:	01 00 00 00 	nop 
40026574:	01 00 00 00 	nop 
40026578:	01 00 00 00 	nop 
4002657c:	01 00 00 00 	nop 
40026580:	01 00 00 00 	nop 
40026584:	01 00 00 00 	nop 
40026588:	01 00 00 00 	nop 
4002658c:	01 00 00 00 	nop 
40026590:	01 00 00 00 	nop 
40026594:	01 00 00 00 	nop 
40026598:	01 00 00 00 	nop 
4002659c:	01 00 00 00 	nop 
400265a0:	01 00 00 00 	nop 
400265a4:	01 00 00 00 	nop 
400265a8:	01 00 00 00 	nop 
400265ac:	01 00 00 00 	nop 
400265b0:	01 00 00 00 	nop 
400265b4:	01 00 00 00 	nop 
400265b8:	01 00 00 00 	nop 
400265bc:	01 00 00 00 	nop 
400265c0:	01 00 00 00 	nop 
400265c4:	01 00 00 00 	nop 
400265c8:	01 00 00 00 	nop 
400265cc:	01 00 00 00 	nop 
400265d0:	01 00 00 00 	nop 
400265d4:	01 00 00 00 	nop 
400265d8:	01 00 00 00 	nop 
400265dc:	01 00 00 00 	nop 
400265e0:	01 00 00 00 	nop 
400265e4:	01 00 00 00 	nop 
400265e8:	01 00 00 00 	nop 
400265ec:	01 00 00 00 	nop 
400265f0:	01 00 00 00 	nop 
400265f4:	01 00 00 00 	nop 
400265f8:	01 00 00 00 	nop 
400265fc:	01 00 00 00 	nop 
40026600:	01 00 00 00 	nop 
40026604:	01 00 00 00 	nop 
40026608:	01 00 00 00 	nop 
4002660c:	01 00 00 00 	nop 
40026610:	01 00 00 00 	nop 
40026614:	01 00 00 00 	nop 
40026618:	01 00 00 00 	nop 
4002661c:	01 00 00 00 	nop 
40026620:	01 00 00 00 	nop 
40026624:	01 00 00 00 	nop 
40026628:	01 00 00 00 	nop 
4002662c:	01 00 00 00 	nop 
40026630:	01 00 00 00 	nop 
40026634:	01 00 00 00 	nop 
40026638:	01 00 00 00 	nop 
4002663c:	01 00 00 00 	nop 
40026640:	01 00 00 00 	nop 
40026644:	01 00 00 00 	nop 
40026648:	01 00 00 00 	nop 
4002664c:	01 00 00 00 	nop 
40026650:	01 00 00 00 	nop 
40026654:	01 00 00 00 	nop 
40026658:	01 00 00 00 	nop 
4002665c:	01 00 00 00 	nop 
40026660:	01 00 00 00 	nop 
40026664:	01 00 00 00 	nop 
40026668:	01 00 00 00 	nop 
4002666c:	01 00 00 00 	nop 
40026670:	01 00 00 00 	nop 
40026674:	01 00 00 00 	nop 
40026678:	01 00 00 00 	nop 
4002667c:	01 00 00 00 	nop 
40026680:	01 00 00 00 	nop 
40026684:	01 00 00 00 	nop 
40026688:	01 00 00 00 	nop 
4002668c:	01 00 00 00 	nop 
40026690:	01 00 00 00 	nop 
40026694:	01 00 00 00 	nop 
40026698:	01 00 00 00 	nop 
4002669c:	01 00 00 00 	nop 
400266a0:	01 00 00 00 	nop 
400266a4:	01 00 00 00 	nop 
400266a8:	01 00 00 00 	nop 
400266ac:	01 00 00 00 	nop 
400266b0:	01 00 00 00 	nop 
400266b4:	01 00 00 00 	nop 
400266b8:	01 00 00 00 	nop 
400266bc:	01 00 00 00 	nop 
400266c0:	01 00 00 00 	nop 
400266c4:	01 00 00 00 	nop 
400266c8:	01 00 00 00 	nop 
400266cc:	01 00 00 00 	nop 
400266d0:	01 00 00 00 	nop 
400266d4:	01 00 00 00 	nop 
400266d8:	01 00 00 00 	nop 
400266dc:	01 00 00 00 	nop 
400266e0:	01 00 00 00 	nop 
400266e4:	01 00 00 00 	nop 
400266e8:	01 00 00 00 	nop 
400266ec:	01 00 00 00 	nop 
400266f0:	01 00 00 00 	nop 
400266f4:	01 00 00 00 	nop 
400266f8:	01 00 00 00 	nop 
400266fc:	01 00 00 00 	nop 
40026700:	01 00 00 00 	nop 
40026704:	01 00 00 00 	nop 
40026708:	01 00 00 00 	nop 
4002670c:	01 00 00 00 	nop 
40026710:	01 00 00 00 	nop 
40026714:	01 00 00 00 	nop 
40026718:	01 00 00 00 	nop 
4002671c:	01 00 00 00 	nop 
40026720:	01 00 00 00 	nop 
40026724:	01 00 00 00 	nop 
40026728:	01 00 00 00 	nop 
4002672c:	01 00 00 00 	nop 
40026730:	01 00 00 00 	nop 
40026734:	01 00 00 00 	nop 
40026738:	01 00 00 00 	nop 
4002673c:	01 00 00 00 	nop 
40026740:	01 00 00 00 	nop 
40026744:	01 00 00 00 	nop 
40026748:	01 00 00 00 	nop 
4002674c:	01 00 00 00 	nop 
40026750:	01 00 00 00 	nop 
40026754:	01 00 00 00 	nop 
40026758:	01 00 00 00 	nop 
4002675c:	01 00 00 00 	nop 
40026760:	01 00 00 00 	nop 
40026764:	01 00 00 00 	nop 
40026768:	01 00 00 00 	nop 
4002676c:	01 00 00 00 	nop 
40026770:	01 00 00 00 	nop 
40026774:	01 00 00 00 	nop 
40026778:	01 00 00 00 	nop 
4002677c:	01 00 00 00 	nop 
40026780:	01 00 00 00 	nop 
40026784:	01 00 00 00 	nop 
40026788:	01 00 00 00 	nop 
4002678c:	01 00 00 00 	nop 
40026790:	01 00 00 00 	nop 
40026794:	01 00 00 00 	nop 
40026798:	01 00 00 00 	nop 
4002679c:	01 00 00 00 	nop 
400267a0:	01 00 00 00 	nop 
400267a4:	01 00 00 00 	nop 
400267a8:	01 00 00 00 	nop 
400267ac:	01 00 00 00 	nop 
400267b0:	01 00 00 00 	nop 
400267b4:	01 00 00 00 	nop 
400267b8:	01 00 00 00 	nop 
400267bc:	01 00 00 00 	nop 
400267c0:	01 00 00 00 	nop 
400267c4:	01 00 00 00 	nop 
400267c8:	01 00 00 00 	nop 
400267cc:	01 00 00 00 	nop 
400267d0:	01 00 00 00 	nop 
400267d4:	01 00 00 00 	nop 
400267d8:	01 00 00 00 	nop 
400267dc:	01 00 00 00 	nop 
400267e0:	01 00 00 00 	nop 
400267e4:	01 00 00 00 	nop 
400267e8:	01 00 00 00 	nop 
400267ec:	01 00 00 00 	nop 
400267f0:	01 00 00 00 	nop 
400267f4:	01 00 00 00 	nop 
400267f8:	01 00 00 00 	nop 
400267fc:	01 00 00 00 	nop 
40026800:	01 00 00 00 	nop 
40026804:	01 00 00 00 	nop 
40026808:	01 00 00 00 	nop 
4002680c:	01 00 00 00 	nop 
40026810:	01 00 00 00 	nop 
40026814:	01 00 00 00 	nop 
40026818:	01 00 00 00 	nop 
4002681c:	01 00 00 00 	nop 
40026820:	01 00 00 00 	nop 
40026824:	01 00 00 00 	nop 
40026828:	01 00 00 00 	nop 
4002682c:	01 00 00 00 	nop 
40026830:	01 00 00 00 	nop 
40026834:	01 00 00 00 	nop 
40026838:	01 00 00 00 	nop 
4002683c:	01 00 00 00 	nop 
40026840:	01 00 00 00 	nop 
40026844:	01 00 00 00 	nop 
40026848:	01 00 00 00 	nop 
4002684c:	01 00 00 00 	nop 
40026850:	01 00 00 00 	nop 
40026854:	01 00 00 00 	nop 
40026858:	01 00 00 00 	nop 
4002685c:	01 00 00 00 	nop 
40026860:	01 00 00 00 	nop 
40026864:	01 00 00 00 	nop 
40026868:	01 00 00 00 	nop 
4002686c:	01 00 00 00 	nop 
40026870:	01 00 00 00 	nop 
40026874:	01 00 00 00 	nop 
40026878:	01 00 00 00 	nop 
4002687c:	01 00 00 00 	nop 
40026880:	01 00 00 00 	nop 
40026884:	01 00 00 00 	nop 
40026888:	01 00 00 00 	nop 
4002688c:	01 00 00 00 	nop 
40026890:	01 00 00 00 	nop 
40026894:	01 00 00 00 	nop 
40026898:	01 00 00 00 	nop 
4002689c:	01 00 00 00 	nop 
400268a0:	01 00 00 00 	nop 
400268a4:	01 00 00 00 	nop 
400268a8:	01 00 00 00 	nop 
400268ac:	01 00 00 00 	nop 
400268b0:	01 00 00 00 	nop 
400268b4:	01 00 00 00 	nop 
400268b8:	01 00 00 00 	nop 
400268bc:	01 00 00 00 	nop 
400268c0:	01 00 00 00 	nop 
400268c4:	01 00 00 00 	nop 
400268c8:	01 00 00 00 	nop 
400268cc:	01 00 00 00 	nop 
400268d0:	01 00 00 00 	nop 
400268d4:	01 00 00 00 	nop 
400268d8:	01 00 00 00 	nop 
400268dc:	01 00 00 00 	nop 
400268e0:	01 00 00 00 	nop 
400268e4:	01 00 00 00 	nop 
400268e8:	01 00 00 00 	nop 
400268ec:	01 00 00 00 	nop 
400268f0:	01 00 00 00 	nop 
400268f4:	01 00 00 00 	nop 
400268f8:	01 00 00 00 	nop 
400268fc:	01 00 00 00 	nop 
40026900:	01 00 00 00 	nop 
40026904:	01 00 00 00 	nop 
40026908:	01 00 00 00 	nop 
4002690c:	01 00 00 00 	nop 
40026910:	01 00 00 00 	nop 
40026914:	01 00 00 00 	nop 
40026918:	01 00 00 00 	nop 
4002691c:	01 00 00 00 	nop 
40026920:	01 00 00 00 	nop 
40026924:	01 00 00 00 	nop 
40026928:	01 00 00 00 	nop 
4002692c:	01 00 00 00 	nop 
40026930:	01 00 00 00 	nop 
40026934:	01 00 00 00 	nop 
40026938:	01 00 00 00 	nop 
4002693c:	01 00 00 00 	nop 
40026940:	01 00 00 00 	nop 
40026944:	01 00 00 00 	nop 
40026948:	01 00 00 00 	nop 
4002694c:	01 00 00 00 	nop 
40026950:	01 00 00 00 	nop 
40026954:	01 00 00 00 	nop 
40026958:	01 00 00 00 	nop 
4002695c:	01 00 00 00 	nop 
40026960:	01 00 00 00 	nop 
40026964:	01 00 00 00 	nop 
40026968:	01 00 00 00 	nop 
4002696c:	01 00 00 00 	nop 
40026970:	01 00 00 00 	nop 
40026974:	01 00 00 00 	nop 
40026978:	01 00 00 00 	nop 
4002697c:	01 00 00 00 	nop 
40026980:	01 00 00 00 	nop 
40026984:	01 00 00 00 	nop 
40026988:	01 00 00 00 	nop 
4002698c:	01 00 00 00 	nop 
40026990:	01 00 00 00 	nop 
40026994:	01 00 00 00 	nop 
40026998:	01 00 00 00 	nop 
4002699c:	01 00 00 00 	nop 
400269a0:	01 00 00 00 	nop 
400269a4:	01 00 00 00 	nop 
400269a8:	01 00 00 00 	nop 
400269ac:	01 00 00 00 	nop 
400269b0:	01 00 00 00 	nop 
400269b4:	01 00 00 00 	nop 
400269b8:	01 00 00 00 	nop 
400269bc:	01 00 00 00 	nop 
400269c0:	01 00 00 00 	nop 
400269c4:	01 00 00 00 	nop 
400269c8:	01 00 00 00 	nop 
400269cc:	01 00 00 00 	nop 
400269d0:	01 00 00 00 	nop 
400269d4:	01 00 00 00 	nop 
400269d8:	01 00 00 00 	nop 
400269dc:	01 00 00 00 	nop 
400269e0:	01 00 00 00 	nop 
400269e4:	01 00 00 00 	nop 
400269e8:	01 00 00 00 	nop 
400269ec:	01 00 00 00 	nop 
400269f0:	01 00 00 00 	nop 
400269f4:	01 00 00 00 	nop 
400269f8:	01 00 00 00 	nop 
400269fc:	01 00 00 00 	nop 
40026a00:	01 00 00 00 	nop 
40026a04:	01 00 00 00 	nop 
40026a08:	01 00 00 00 	nop 
40026a0c:	01 00 00 00 	nop 
40026a10:	01 00 00 00 	nop 
40026a14:	01 00 00 00 	nop 
40026a18:	01 00 00 00 	nop 
40026a1c:	01 00 00 00 	nop 
40026a20:	01 00 00 00 	nop 
40026a24:	01 00 00 00 	nop 
40026a28:	01 00 00 00 	nop 
40026a2c:	01 00 00 00 	nop 
40026a30:	01 00 00 00 	nop 
40026a34:	01 00 00 00 	nop 
40026a38:	01 00 00 00 	nop 
40026a3c:	01 00 00 00 	nop 
40026a40:	01 00 00 00 	nop 
40026a44:	01 00 00 00 	nop 
40026a48:	01 00 00 00 	nop 
40026a4c:	01 00 00 00 	nop 
40026a50:	01 00 00 00 	nop 
40026a54:	01 00 00 00 	nop 
40026a58:	01 00 00 00 	nop 
40026a5c:	01 00 00 00 	nop 
40026a60:	01 00 00 00 	nop 
40026a64:	01 00 00 00 	nop 
40026a68:	01 00 00 00 	nop 
40026a6c:	01 00 00 00 	nop 
40026a70:	01 00 00 00 	nop 
40026a74:	01 00 00 00 	nop 
40026a78:	01 00 00 00 	nop 
40026a7c:	01 00 00 00 	nop 
40026a80:	01 00 00 00 	nop 
40026a84:	01 00 00 00 	nop 
40026a88:	01 00 00 00 	nop 
40026a8c:	01 00 00 00 	nop 
40026a90:	01 00 00 00 	nop 
40026a94:	01 00 00 00 	nop 
40026a98:	01 00 00 00 	nop 
40026a9c:	01 00 00 00 	nop 
40026aa0:	01 00 00 00 	nop 
40026aa4:	01 00 00 00 	nop 
40026aa8:	01 00 00 00 	nop 
40026aac:	01 00 00 00 	nop 
40026ab0:	01 00 00 00 	nop 
40026ab4:	01 00 00 00 	nop 
40026ab8:	01 00 00 00 	nop 
40026abc:	01 00 00 00 	nop 
40026ac0:	01 00 00 00 	nop 
40026ac4:	01 00 00 00 	nop 
40026ac8:	01 00 00 00 	nop 
40026acc:	01 00 00 00 	nop 
40026ad0:	01 00 00 00 	nop 
40026ad4:	01 00 00 00 	nop 
40026ad8:	01 00 00 00 	nop 
40026adc:	01 00 00 00 	nop 
40026ae0:	01 00 00 00 	nop 
40026ae4:	01 00 00 00 	nop 
40026ae8:	01 00 00 00 	nop 
40026aec:	01 00 00 00 	nop 
40026af0:	01 00 00 00 	nop 
40026af4:	01 00 00 00 	nop 
40026af8:	01 00 00 00 	nop 
40026afc:	01 00 00 00 	nop 
40026b00:	01 00 00 00 	nop 
40026b04:	01 00 00 00 	nop 
40026b08:	01 00 00 00 	nop 
40026b0c:	01 00 00 00 	nop 
40026b10:	01 00 00 00 	nop 
40026b14:	01 00 00 00 	nop 
40026b18:	01 00 00 00 	nop 
40026b1c:	01 00 00 00 	nop 
40026b20:	01 00 00 00 	nop 
40026b24:	01 00 00 00 	nop 
40026b28:	01 00 00 00 	nop 
40026b2c:	01 00 00 00 	nop 
40026b30:	01 00 00 00 	nop 
40026b34:	01 00 00 00 	nop 
40026b38:	01 00 00 00 	nop 
40026b3c:	01 00 00 00 	nop 
40026b40:	01 00 00 00 	nop 
40026b44:	01 00 00 00 	nop 
40026b48:	01 00 00 00 	nop 
40026b4c:	01 00 00 00 	nop 
40026b50:	01 00 00 00 	nop 
40026b54:	01 00 00 00 	nop 
40026b58:	01 00 00 00 	nop 
40026b5c:	01 00 00 00 	nop 
40026b60:	01 00 00 00 	nop 
40026b64:	01 00 00 00 	nop 
40026b68:	01 00 00 00 	nop 
40026b6c:	01 00 00 00 	nop 
40026b70:	01 00 00 00 	nop 
40026b74:	01 00 00 00 	nop 
40026b78:	01 00 00 00 	nop 
40026b7c:	01 00 00 00 	nop 
40026b80:	01 00 00 00 	nop 
40026b84:	01 00 00 00 	nop 
40026b88:	01 00 00 00 	nop 
40026b8c:	01 00 00 00 	nop 
40026b90:	01 00 00 00 	nop 
40026b94:	01 00 00 00 	nop 
40026b98:	01 00 00 00 	nop 
40026b9c:	01 00 00 00 	nop 
40026ba0:	01 00 00 00 	nop 
40026ba4:	01 00 00 00 	nop 
40026ba8:	01 00 00 00 	nop 
40026bac:	01 00 00 00 	nop 
40026bb0:	01 00 00 00 	nop 
40026bb4:	01 00 00 00 	nop 
40026bb8:	01 00 00 00 	nop 
40026bbc:	01 00 00 00 	nop 
40026bc0:	01 00 00 00 	nop 
40026bc4:	01 00 00 00 	nop 
40026bc8:	01 00 00 00 	nop 
40026bcc:	01 00 00 00 	nop 
40026bd0:	01 00 00 00 	nop 
40026bd4:	01 00 00 00 	nop 
40026bd8:	01 00 00 00 	nop 
40026bdc:	01 00 00 00 	nop 
40026be0:	01 00 00 00 	nop 
40026be4:	01 00 00 00 	nop 
40026be8:	01 00 00 00 	nop 
40026bec:	01 00 00 00 	nop 
40026bf0:	01 00 00 00 	nop 
40026bf4:	01 00 00 00 	nop 
40026bf8:	01 00 00 00 	nop 
40026bfc:	01 00 00 00 	nop 
40026c00:	01 00 00 00 	nop 
40026c04:	01 00 00 00 	nop 
40026c08:	01 00 00 00 	nop 
40026c0c:	01 00 00 00 	nop 
40026c10:	01 00 00 00 	nop 
40026c14:	01 00 00 00 	nop 
40026c18:	01 00 00 00 	nop 
40026c1c:	01 00 00 00 	nop 
40026c20:	01 00 00 00 	nop 
40026c24:	01 00 00 00 	nop 
40026c28:	01 00 00 00 	nop 
40026c2c:	01 00 00 00 	nop 
40026c30:	01 00 00 00 	nop 
40026c34:	01 00 00 00 	nop 
40026c38:	01 00 00 00 	nop 
40026c3c:	01 00 00 00 	nop 
40026c40:	01 00 00 00 	nop 
40026c44:	01 00 00 00 	nop 
40026c48:	01 00 00 00 	nop 
40026c4c:	01 00 00 00 	nop 
40026c50:	01 00 00 00 	nop 
40026c54:	01 00 00 00 	nop 
40026c58:	01 00 00 00 	nop 
40026c5c:	01 00 00 00 	nop 
40026c60:	01 00 00 00 	nop 
40026c64:	01 00 00 00 	nop 
40026c68:	01 00 00 00 	nop 
40026c6c:	01 00 00 00 	nop 
40026c70:	01 00 00 00 	nop 
40026c74:	01 00 00 00 	nop 
40026c78:	01 00 00 00 	nop 
40026c7c:	01 00 00 00 	nop 
40026c80:	01 00 00 00 	nop 
40026c84:	01 00 00 00 	nop 
40026c88:	01 00 00 00 	nop 
40026c8c:	01 00 00 00 	nop 
40026c90:	01 00 00 00 	nop 
40026c94:	01 00 00 00 	nop 
40026c98:	01 00 00 00 	nop 
40026c9c:	01 00 00 00 	nop 
40026ca0:	01 00 00 00 	nop 
40026ca4:	01 00 00 00 	nop 
40026ca8:	01 00 00 00 	nop 
40026cac:	01 00 00 00 	nop 
40026cb0:	01 00 00 00 	nop 
40026cb4:	01 00 00 00 	nop 
40026cb8:	01 00 00 00 	nop 
40026cbc:	01 00 00 00 	nop 
40026cc0:	01 00 00 00 	nop 
40026cc4:	01 00 00 00 	nop 
40026cc8:	01 00 00 00 	nop 
40026ccc:	01 00 00 00 	nop 
40026cd0:	01 00 00 00 	nop 
40026cd4:	01 00 00 00 	nop 
40026cd8:	01 00 00 00 	nop 
40026cdc:	01 00 00 00 	nop 
40026ce0:	01 00 00 00 	nop 
40026ce4:	01 00 00 00 	nop 
40026ce8:	01 00 00 00 	nop 
40026cec:	01 00 00 00 	nop 
40026cf0:	01 00 00 00 	nop 
40026cf4:	01 00 00 00 	nop 
40026cf8:	01 00 00 00 	nop 
40026cfc:	01 00 00 00 	nop 
40026d00:	01 00 00 00 	nop 
40026d04:	01 00 00 00 	nop 
40026d08:	01 00 00 00 	nop 
40026d0c:	01 00 00 00 	nop 
40026d10:	01 00 00 00 	nop 
40026d14:	01 00 00 00 	nop 
40026d18:	01 00 00 00 	nop 
40026d1c:	01 00 00 00 	nop 
40026d20:	01 00 00 00 	nop 
40026d24:	01 00 00 00 	nop 
40026d28:	01 00 00 00 	nop 
40026d2c:	01 00 00 00 	nop 
40026d30:	01 00 00 00 	nop 
40026d34:	01 00 00 00 	nop 
40026d38:	01 00 00 00 	nop 
40026d3c:	01 00 00 00 	nop 
40026d40:	01 00 00 00 	nop 
40026d44:	01 00 00 00 	nop 
40026d48:	01 00 00 00 	nop 
40026d4c:	01 00 00 00 	nop 
40026d50:	01 00 00 00 	nop 
40026d54:	01 00 00 00 	nop 
40026d58:	01 00 00 00 	nop 
40026d5c:	01 00 00 00 	nop 
40026d60:	01 00 00 00 	nop 
40026d64:	01 00 00 00 	nop 
40026d68:	01 00 00 00 	nop 
40026d6c:	01 00 00 00 	nop 
40026d70:	01 00 00 00 	nop 
40026d74:	01 00 00 00 	nop 
40026d78:	01 00 00 00 	nop 
40026d7c:	01 00 00 00 	nop 
40026d80:	01 00 00 00 	nop 
40026d84:	01 00 00 00 	nop 
40026d88:	01 00 00 00 	nop 
40026d8c:	01 00 00 00 	nop 
40026d90:	01 00 00 00 	nop 
40026d94:	01 00 00 00 	nop 
40026d98:	01 00 00 00 	nop 
40026d9c:	01 00 00 00 	nop 
40026da0:	01 00 00 00 	nop 
40026da4:	01 00 00 00 	nop 
40026da8:	01 00 00 00 	nop 
40026dac:	01 00 00 00 	nop 
40026db0:	01 00 00 00 	nop 
40026db4:	01 00 00 00 	nop 
40026db8:	01 00 00 00 	nop 
40026dbc:	01 00 00 00 	nop 
40026dc0:	01 00 00 00 	nop 
40026dc4:	01 00 00 00 	nop 
40026dc8:	01 00 00 00 	nop 
40026dcc:	01 00 00 00 	nop 
40026dd0:	01 00 00 00 	nop 
40026dd4:	01 00 00 00 	nop 
40026dd8:	01 00 00 00 	nop 
40026ddc:	01 00 00 00 	nop 
40026de0:	01 00 00 00 	nop 
40026de4:	01 00 00 00 	nop 
40026de8:	01 00 00 00 	nop 
40026dec:	01 00 00 00 	nop 
40026df0:	01 00 00 00 	nop 
40026df4:	01 00 00 00 	nop 
40026df8:	01 00 00 00 	nop 
40026dfc:	01 00 00 00 	nop 
40026e00:	01 00 00 00 	nop 
40026e04:	01 00 00 00 	nop 
40026e08:	01 00 00 00 	nop 
40026e0c:	01 00 00 00 	nop 
40026e10:	01 00 00 00 	nop 
40026e14:	01 00 00 00 	nop 
40026e18:	01 00 00 00 	nop 
40026e1c:	01 00 00 00 	nop 
40026e20:	01 00 00 00 	nop 
40026e24:	01 00 00 00 	nop 
40026e28:	01 00 00 00 	nop 
40026e2c:	01 00 00 00 	nop 
40026e30:	01 00 00 00 	nop 
40026e34:	01 00 00 00 	nop 
40026e38:	01 00 00 00 	nop 
40026e3c:	01 00 00 00 	nop 
40026e40:	01 00 00 00 	nop 
40026e44:	01 00 00 00 	nop 
40026e48:	01 00 00 00 	nop 
40026e4c:	01 00 00 00 	nop 
40026e50:	01 00 00 00 	nop 
40026e54:	01 00 00 00 	nop 
40026e58:	01 00 00 00 	nop 
40026e5c:	01 00 00 00 	nop 
40026e60:	01 00 00 00 	nop 
40026e64:	01 00 00 00 	nop 
40026e68:	01 00 00 00 	nop 
40026e6c:	01 00 00 00 	nop 
40026e70:	01 00 00 00 	nop 
40026e74:	01 00 00 00 	nop 
40026e78:	01 00 00 00 	nop 
40026e7c:	01 00 00 00 	nop 
40026e80:	01 00 00 00 	nop 
40026e84:	01 00 00 00 	nop 
40026e88:	01 00 00 00 	nop 
40026e8c:	01 00 00 00 	nop 
40026e90:	01 00 00 00 	nop 
40026e94:	01 00 00 00 	nop 
40026e98:	01 00 00 00 	nop 
40026e9c:	01 00 00 00 	nop 
40026ea0:	01 00 00 00 	nop 
40026ea4:	01 00 00 00 	nop 
40026ea8:	01 00 00 00 	nop 
40026eac:	01 00 00 00 	nop 
40026eb0:	01 00 00 00 	nop 
40026eb4:	01 00 00 00 	nop 
40026eb8:	01 00 00 00 	nop 
40026ebc:	01 00 00 00 	nop 
40026ec0:	01 00 00 00 	nop 
40026ec4:	01 00 00 00 	nop 
40026ec8:	01 00 00 00 	nop 
40026ecc:	01 00 00 00 	nop 
40026ed0:	01 00 00 00 	nop 
40026ed4:	01 00 00 00 	nop 
40026ed8:	01 00 00 00 	nop 
40026edc:	01 00 00 00 	nop 
40026ee0:	01 00 00 00 	nop 
40026ee4:	01 00 00 00 	nop 
40026ee8:	01 00 00 00 	nop 
40026eec:	01 00 00 00 	nop 
40026ef0:	01 00 00 00 	nop 
40026ef4:	01 00 00 00 	nop 
40026ef8:	01 00 00 00 	nop 
40026efc:	01 00 00 00 	nop 
40026f00:	01 00 00 00 	nop 
40026f04:	01 00 00 00 	nop 
40026f08:	01 00 00 00 	nop 
40026f0c:	01 00 00 00 	nop 
40026f10:	01 00 00 00 	nop 
40026f14:	01 00 00 00 	nop 
40026f18:	01 00 00 00 	nop 
40026f1c:	01 00 00 00 	nop 
40026f20:	01 00 00 00 	nop 
40026f24:	01 00 00 00 	nop 
40026f28:	01 00 00 00 	nop 
40026f2c:	01 00 00 00 	nop 
40026f30:	01 00 00 00 	nop 
40026f34:	01 00 00 00 	nop 
40026f38:	01 00 00 00 	nop 
40026f3c:	01 00 00 00 	nop 
40026f40:	01 00 00 00 	nop 
40026f44:	01 00 00 00 	nop 
40026f48:	01 00 00 00 	nop 
40026f4c:	01 00 00 00 	nop 
40026f50:	01 00 00 00 	nop 
40026f54:	01 00 00 00 	nop 
40026f58:	01 00 00 00 	nop 
40026f5c:	01 00 00 00 	nop 
40026f60:	01 00 00 00 	nop 
40026f64:	01 00 00 00 	nop 
40026f68:	01 00 00 00 	nop 
40026f6c:	01 00 00 00 	nop 
40026f70:	01 00 00 00 	nop 
40026f74:	01 00 00 00 	nop 
40026f78:	01 00 00 00 	nop 
40026f7c:	01 00 00 00 	nop 
40026f80:	01 00 00 00 	nop 
40026f84:	01 00 00 00 	nop 
40026f88:	01 00 00 00 	nop 
40026f8c:	01 00 00 00 	nop 
40026f90:	01 00 00 00 	nop 
40026f94:	01 00 00 00 	nop 
40026f98:	01 00 00 00 	nop 
40026f9c:	01 00 00 00 	nop 
40026fa0:	01 00 00 00 	nop 
40026fa4:	01 00 00 00 	nop 
40026fa8:	01 00 00 00 	nop 
40026fac:	01 00 00 00 	nop 
40026fb0:	01 00 00 00 	nop 
40026fb4:	01 00 00 00 	nop 
40026fb8:	01 00 00 00 	nop 
40026fbc:	01 00 00 00 	nop 
40026fc0:	01 00 00 00 	nop 
40026fc4:	01 00 00 00 	nop 
40026fc8:	01 00 00 00 	nop 
40026fcc:	01 00 00 00 	nop 
40026fd0:	01 00 00 00 	nop 
40026fd4:	01 00 00 00 	nop 
40026fd8:	01 00 00 00 	nop 
40026fdc:	01 00 00 00 	nop 
40026fe0:	01 00 00 00 	nop 
40026fe4:	01 00 00 00 	nop 
40026fe8:	01 00 00 00 	nop 
40026fec:	01 00 00 00 	nop 
40026ff0:	01 00 00 00 	nop 
40026ff4:	01 00 00 00 	nop 
40026ff8:	01 00 00 00 	nop 
40026ffc:	01 00 00 00 	nop 

40027000 <trap_table_base>:
40027000:	91 d0 20 00 	ta  0
40027004:	01 00 00 00 	nop 
40027008:	01 00 00 00 	nop 
4002700c:	01 00 00 00 	nop 

40027010 <HW_trap_0x01>:
40027010:	91 d0 20 00 	ta  0
40027014:	01 00 00 00 	nop 
40027018:	01 00 00 00 	nop 
4002701c:	01 00 00 00 	nop 

40027020 <HW_trap_0x02>:
40027020:	91 d0 20 00 	ta  0
40027024:	01 00 00 00 	nop 
40027028:	01 00 00 00 	nop 
4002702c:	01 00 00 00 	nop 

40027030 <HW_trap_0x03>:
40027030:	91 d0 20 00 	ta  0
40027034:	01 00 00 00 	nop 
40027038:	01 00 00 00 	nop 
4002703c:	01 00 00 00 	nop 

40027040 <HW_trap_0x04>:
40027040:	91 d0 20 00 	ta  0
40027044:	01 00 00 00 	nop 
40027048:	01 00 00 00 	nop 
4002704c:	01 00 00 00 	nop 

40027050 <HW_trap_0x05>:
40027050:	10 bf fb ec 	b  40026000 <window_overflow_trap_handler>
40027054:	01 00 00 00 	nop 
40027058:	01 00 00 00 	nop 
4002705c:	01 00 00 00 	nop 

40027060 <HW_trap_0x06>:
40027060:	10 bf fc 01 	b  40026064 <window_underflow_trap_handler>
40027064:	01 00 00 00 	nop 
40027068:	01 00 00 00 	nop 
4002706c:	01 00 00 00 	nop 

40027070 <HW_trap_0x07>:
40027070:	91 d0 20 00 	ta  0
40027074:	01 00 00 00 	nop 
40027078:	01 00 00 00 	nop 
4002707c:	01 00 00 00 	nop 

40027080 <HW_trap_0x08>:
40027080:	91 d0 20 00 	ta  0
40027084:	01 00 00 00 	nop 
40027088:	01 00 00 00 	nop 
4002708c:	01 00 00 00 	nop 

40027090 <HW_trap_0x09>:
40027090:	91 d0 20 00 	ta  0
40027094:	01 00 00 00 	nop 
40027098:	01 00 00 00 	nop 
4002709c:	01 00 00 00 	nop 

400270a0 <HW_trap_0x0a>:
400270a0:	91 d0 20 00 	ta  0
400270a4:	01 00 00 00 	nop 
400270a8:	01 00 00 00 	nop 
400270ac:	01 00 00 00 	nop 

400270b0 <HW_trap_0x0b>:
400270b0:	91 d0 20 00 	ta  0
400270b4:	01 00 00 00 	nop 
400270b8:	01 00 00 00 	nop 
400270bc:	01 00 00 00 	nop 

400270c0 <HW_trap_0x0c>:
400270c0:	91 d0 20 00 	ta  0
400270c4:	01 00 00 00 	nop 
400270c8:	01 00 00 00 	nop 
400270cc:	01 00 00 00 	nop 

400270d0 <HW_trap_0x0d>:
400270d0:	91 d0 20 00 	ta  0
400270d4:	01 00 00 00 	nop 
400270d8:	01 00 00 00 	nop 
400270dc:	01 00 00 00 	nop 

400270e0 <HW_trap_0x0e>:
400270e0:	91 d0 20 00 	ta  0
400270e4:	01 00 00 00 	nop 
400270e8:	01 00 00 00 	nop 
400270ec:	01 00 00 00 	nop 

400270f0 <HW_trap_0x0f>:
400270f0:	91 d0 20 00 	ta  0
400270f4:	01 00 00 00 	nop 
400270f8:	01 00 00 00 	nop 
400270fc:	01 00 00 00 	nop 

40027100 <HW_trap_0x10>:
40027100:	91 d0 20 00 	ta  0
40027104:	01 00 00 00 	nop 
40027108:	01 00 00 00 	nop 
4002710c:	01 00 00 00 	nop 

40027110 <HW_trap_0x11>:
40027110:	91 d0 20 00 	ta  0
40027114:	01 00 00 00 	nop 
40027118:	01 00 00 00 	nop 
4002711c:	01 00 00 00 	nop 

40027120 <HW_trap_0x12>:
40027120:	91 d0 20 00 	ta  0
40027124:	01 00 00 00 	nop 
40027128:	01 00 00 00 	nop 
4002712c:	01 00 00 00 	nop 

40027130 <HW_trap_0x13>:
40027130:	91 d0 20 00 	ta  0
40027134:	01 00 00 00 	nop 
40027138:	01 00 00 00 	nop 
4002713c:	01 00 00 00 	nop 

40027140 <HW_trap_0x14>:
40027140:	91 d0 20 00 	ta  0
40027144:	01 00 00 00 	nop 
40027148:	01 00 00 00 	nop 
4002714c:	01 00 00 00 	nop 

40027150 <HW_trap_0x15>:
40027150:	91 d0 20 00 	ta  0
40027154:	01 00 00 00 	nop 
40027158:	01 00 00 00 	nop 
4002715c:	01 00 00 00 	nop 

40027160 <HW_trap_0x16>:
40027160:	91 d0 20 00 	ta  0
40027164:	01 00 00 00 	nop 
40027168:	01 00 00 00 	nop 
4002716c:	01 00 00 00 	nop 

40027170 <HW_trap_0x17>:
40027170:	91 d0 20 00 	ta  0
40027174:	01 00 00 00 	nop 
40027178:	01 00 00 00 	nop 
4002717c:	01 00 00 00 	nop 

40027180 <HW_trap_0x18>:
40027180:	91 d0 20 00 	ta  0
40027184:	01 00 00 00 	nop 
40027188:	01 00 00 00 	nop 
4002718c:	01 00 00 00 	nop 

40027190 <HW_trap_0x19>:
40027190:	91 d0 20 00 	ta  0
40027194:	01 00 00 00 	nop 
40027198:	01 00 00 00 	nop 
4002719c:	01 00 00 00 	nop 

400271a0 <HW_trap_0x1a>:
400271a0:	91 d0 20 00 	ta  0
400271a4:	01 00 00 00 	nop 
400271a8:	01 00 00 00 	nop 
400271ac:	01 00 00 00 	nop 

400271b0 <HW_trap_0x1b>:
400271b0:	91 d0 20 00 	ta  0
400271b4:	01 00 00 00 	nop 
400271b8:	01 00 00 00 	nop 
400271bc:	01 00 00 00 	nop 

400271c0 <HW_trap_0x1c>:
400271c0:	91 d0 20 00 	ta  0
400271c4:	01 00 00 00 	nop 
400271c8:	01 00 00 00 	nop 
400271cc:	01 00 00 00 	nop 

400271d0 <HW_trap_0x1d>:
400271d0:	91 d0 20 00 	ta  0
400271d4:	01 00 00 00 	nop 
400271d8:	01 00 00 00 	nop 
400271dc:	01 00 00 00 	nop 

400271e0 <HW_trap_0x1e>:
400271e0:	91 d0 20 00 	ta  0
400271e4:	01 00 00 00 	nop 
400271e8:	01 00 00 00 	nop 
400271ec:	01 00 00 00 	nop 

400271f0 <HW_trap_0x1f>:
400271f0:	91 d0 20 00 	ta  0
400271f4:	01 00 00 00 	nop 
400271f8:	01 00 00 00 	nop 
400271fc:	01 00 00 00 	nop 

40027200 <HW_trap_0x20>:
40027200:	91 d0 20 00 	ta  0
40027204:	01 00 00 00 	nop 
40027208:	01 00 00 00 	nop 
4002720c:	01 00 00 00 	nop 

40027210 <HW_trap_0x21>:
40027210:	91 d0 20 00 	ta  0
40027214:	01 00 00 00 	nop 
40027218:	01 00 00 00 	nop 
4002721c:	01 00 00 00 	nop 

40027220 <HW_trap_0x22>:
40027220:	91 d0 20 00 	ta  0
40027224:	01 00 00 00 	nop 
40027228:	01 00 00 00 	nop 
4002722c:	01 00 00 00 	nop 

40027230 <HW_trap_0x23>:
40027230:	91 d0 20 00 	ta  0
40027234:	01 00 00 00 	nop 
40027238:	01 00 00 00 	nop 
4002723c:	01 00 00 00 	nop 

40027240 <HW_trap_0x24>:
40027240:	91 d0 20 00 	ta  0
40027244:	01 00 00 00 	nop 
40027248:	01 00 00 00 	nop 
4002724c:	01 00 00 00 	nop 

40027250 <HW_trap_0x25>:
40027250:	91 d0 20 00 	ta  0
40027254:	01 00 00 00 	nop 
40027258:	01 00 00 00 	nop 
4002725c:	01 00 00 00 	nop 

40027260 <HW_trap_0x26>:
40027260:	91 d0 20 00 	ta  0
40027264:	01 00 00 00 	nop 
40027268:	01 00 00 00 	nop 
4002726c:	01 00 00 00 	nop 

40027270 <HW_trap_0x27>:
40027270:	91 d0 20 00 	ta  0
40027274:	01 00 00 00 	nop 
40027278:	01 00 00 00 	nop 
4002727c:	01 00 00 00 	nop 

40027280 <HW_trap_0x28>:
40027280:	91 d0 20 00 	ta  0
40027284:	01 00 00 00 	nop 
40027288:	01 00 00 00 	nop 
4002728c:	01 00 00 00 	nop 

40027290 <HW_trap_0x29>:
40027290:	91 d0 20 00 	ta  0
40027294:	01 00 00 00 	nop 
40027298:	01 00 00 00 	nop 
4002729c:	01 00 00 00 	nop 

400272a0 <HW_trap_0x2a>:
400272a0:	91 d0 20 00 	ta  0
400272a4:	01 00 00 00 	nop 
400272a8:	01 00 00 00 	nop 
400272ac:	01 00 00 00 	nop 

400272b0 <HW_trap_0x2b>:
400272b0:	91 d0 20 00 	ta  0
400272b4:	01 00 00 00 	nop 
400272b8:	01 00 00 00 	nop 
400272bc:	01 00 00 00 	nop 

400272c0 <HW_trap_0x2c>:
400272c0:	91 d0 20 00 	ta  0
400272c4:	01 00 00 00 	nop 
400272c8:	01 00 00 00 	nop 
400272cc:	01 00 00 00 	nop 

400272d0 <HW_trap_0x2d>:
400272d0:	91 d0 20 00 	ta  0
400272d4:	01 00 00 00 	nop 
400272d8:	01 00 00 00 	nop 
400272dc:	01 00 00 00 	nop 

400272e0 <HW_trap_0x2e>:
400272e0:	91 d0 20 00 	ta  0
400272e4:	01 00 00 00 	nop 
400272e8:	01 00 00 00 	nop 
400272ec:	01 00 00 00 	nop 

400272f0 <HW_trap_0x2f>:
400272f0:	91 d0 20 00 	ta  0
400272f4:	01 00 00 00 	nop 
400272f8:	01 00 00 00 	nop 
400272fc:	01 00 00 00 	nop 

40027300 <HW_trap_0x30>:
40027300:	91 d0 20 00 	ta  0
40027304:	01 00 00 00 	nop 
40027308:	01 00 00 00 	nop 
4002730c:	01 00 00 00 	nop 

40027310 <HW_trap_0x31>:
40027310:	91 d0 20 00 	ta  0
40027314:	01 00 00 00 	nop 
40027318:	01 00 00 00 	nop 
4002731c:	01 00 00 00 	nop 

40027320 <HW_trap_0x32>:
40027320:	91 d0 20 00 	ta  0
40027324:	01 00 00 00 	nop 
40027328:	01 00 00 00 	nop 
4002732c:	01 00 00 00 	nop 

40027330 <HW_trap_0x33>:
40027330:	91 d0 20 00 	ta  0
40027334:	01 00 00 00 	nop 
40027338:	01 00 00 00 	nop 
4002733c:	01 00 00 00 	nop 

40027340 <HW_trap_0x34>:
40027340:	91 d0 20 00 	ta  0
40027344:	01 00 00 00 	nop 
40027348:	01 00 00 00 	nop 
4002734c:	01 00 00 00 	nop 

40027350 <HW_trap_0x35>:
40027350:	91 d0 20 00 	ta  0
40027354:	01 00 00 00 	nop 
40027358:	01 00 00 00 	nop 
4002735c:	01 00 00 00 	nop 

40027360 <HW_trap_0x36>:
40027360:	91 d0 20 00 	ta  0
40027364:	01 00 00 00 	nop 
40027368:	01 00 00 00 	nop 
4002736c:	01 00 00 00 	nop 

40027370 <HW_trap_0x37>:
40027370:	91 d0 20 00 	ta  0
40027374:	01 00 00 00 	nop 
40027378:	01 00 00 00 	nop 
4002737c:	01 00 00 00 	nop 

40027380 <HW_trap_0x38>:
40027380:	91 d0 20 00 	ta  0
40027384:	01 00 00 00 	nop 
40027388:	01 00 00 00 	nop 
4002738c:	01 00 00 00 	nop 

40027390 <HW_trap_0x39>:
40027390:	91 d0 20 00 	ta  0
40027394:	01 00 00 00 	nop 
40027398:	01 00 00 00 	nop 
4002739c:	01 00 00 00 	nop 

400273a0 <HW_trap_0x3a>:
400273a0:	91 d0 20 00 	ta  0
400273a4:	01 00 00 00 	nop 
400273a8:	01 00 00 00 	nop 
400273ac:	01 00 00 00 	nop 

400273b0 <HW_trap_0x3b>:
400273b0:	91 d0 20 00 	ta  0
400273b4:	01 00 00 00 	nop 
400273b8:	01 00 00 00 	nop 
400273bc:	01 00 00 00 	nop 

400273c0 <HW_trap_0x3c>:
400273c0:	91 d0 20 00 	ta  0
400273c4:	01 00 00 00 	nop 
400273c8:	01 00 00 00 	nop 
400273cc:	01 00 00 00 	nop 

400273d0 <HW_trap_0x3d>:
400273d0:	91 d0 20 00 	ta  0
400273d4:	01 00 00 00 	nop 
400273d8:	01 00 00 00 	nop 
400273dc:	01 00 00 00 	nop 

400273e0 <HW_trap_0x3e>:
400273e0:	91 d0 20 00 	ta  0
400273e4:	01 00 00 00 	nop 
400273e8:	01 00 00 00 	nop 
400273ec:	01 00 00 00 	nop 

400273f0 <HW_trap_0x3f>:
400273f0:	91 d0 20 00 	ta  0
400273f4:	01 00 00 00 	nop 
400273f8:	01 00 00 00 	nop 
400273fc:	01 00 00 00 	nop 

40027400 <HW_trap_0x40>:
40027400:	91 d0 20 00 	ta  0
40027404:	01 00 00 00 	nop 
40027408:	01 00 00 00 	nop 
4002740c:	01 00 00 00 	nop 

40027410 <HW_trap_0x41>:
40027410:	91 d0 20 00 	ta  0
40027414:	01 00 00 00 	nop 
40027418:	01 00 00 00 	nop 
4002741c:	01 00 00 00 	nop 

40027420 <HW_trap_0x42>:
40027420:	91 d0 20 00 	ta  0
40027424:	01 00 00 00 	nop 
40027428:	01 00 00 00 	nop 
4002742c:	01 00 00 00 	nop 

40027430 <HW_trap_0x43>:
40027430:	91 d0 20 00 	ta  0
40027434:	01 00 00 00 	nop 
40027438:	01 00 00 00 	nop 
4002743c:	01 00 00 00 	nop 

40027440 <HW_trap_0x44>:
40027440:	91 d0 20 00 	ta  0
40027444:	01 00 00 00 	nop 
40027448:	01 00 00 00 	nop 
4002744c:	01 00 00 00 	nop 

40027450 <HW_trap_0x45>:
40027450:	91 d0 20 00 	ta  0
40027454:	01 00 00 00 	nop 
40027458:	01 00 00 00 	nop 
4002745c:	01 00 00 00 	nop 

40027460 <HW_trap_0x46>:
40027460:	91 d0 20 00 	ta  0
40027464:	01 00 00 00 	nop 
40027468:	01 00 00 00 	nop 
4002746c:	01 00 00 00 	nop 

40027470 <HW_trap_0x47>:
40027470:	91 d0 20 00 	ta  0
40027474:	01 00 00 00 	nop 
40027478:	01 00 00 00 	nop 
4002747c:	01 00 00 00 	nop 

40027480 <HW_trap_0x48>:
40027480:	91 d0 20 00 	ta  0
40027484:	01 00 00 00 	nop 
40027488:	01 00 00 00 	nop 
4002748c:	01 00 00 00 	nop 

40027490 <HW_trap_0x49>:
40027490:	91 d0 20 00 	ta  0
40027494:	01 00 00 00 	nop 
40027498:	01 00 00 00 	nop 
4002749c:	01 00 00 00 	nop 

400274a0 <HW_trap_0x4a>:
400274a0:	91 d0 20 00 	ta  0
400274a4:	01 00 00 00 	nop 
400274a8:	01 00 00 00 	nop 
400274ac:	01 00 00 00 	nop 

400274b0 <HW_trap_0x4b>:
400274b0:	91 d0 20 00 	ta  0
400274b4:	01 00 00 00 	nop 
400274b8:	01 00 00 00 	nop 
400274bc:	01 00 00 00 	nop 

400274c0 <HW_trap_0x4c>:
400274c0:	91 d0 20 00 	ta  0
400274c4:	01 00 00 00 	nop 
400274c8:	01 00 00 00 	nop 
400274cc:	01 00 00 00 	nop 

400274d0 <HW_trap_0x4d>:
400274d0:	91 d0 20 00 	ta  0
400274d4:	01 00 00 00 	nop 
400274d8:	01 00 00 00 	nop 
400274dc:	01 00 00 00 	nop 

400274e0 <HW_trap_0x4e>:
400274e0:	91 d0 20 00 	ta  0
400274e4:	01 00 00 00 	nop 
400274e8:	01 00 00 00 	nop 
400274ec:	01 00 00 00 	nop 

400274f0 <HW_trap_0x4f>:
400274f0:	91 d0 20 00 	ta  0
400274f4:	01 00 00 00 	nop 
400274f8:	01 00 00 00 	nop 
400274fc:	01 00 00 00 	nop 

40027500 <HW_trap_0x50>:
40027500:	91 d0 20 00 	ta  0
40027504:	01 00 00 00 	nop 
40027508:	01 00 00 00 	nop 
4002750c:	01 00 00 00 	nop 

40027510 <HW_trap_0x51>:
40027510:	91 d0 20 00 	ta  0
40027514:	01 00 00 00 	nop 
40027518:	01 00 00 00 	nop 
4002751c:	01 00 00 00 	nop 

40027520 <HW_trap_0x52>:
40027520:	91 d0 20 00 	ta  0
40027524:	01 00 00 00 	nop 
40027528:	01 00 00 00 	nop 
4002752c:	01 00 00 00 	nop 

40027530 <HW_trap_0x53>:
40027530:	91 d0 20 00 	ta  0
40027534:	01 00 00 00 	nop 
40027538:	01 00 00 00 	nop 
4002753c:	01 00 00 00 	nop 

40027540 <HW_trap_0x54>:
40027540:	91 d0 20 00 	ta  0
40027544:	01 00 00 00 	nop 
40027548:	01 00 00 00 	nop 
4002754c:	01 00 00 00 	nop 

40027550 <HW_trap_0x55>:
40027550:	91 d0 20 00 	ta  0
40027554:	01 00 00 00 	nop 
40027558:	01 00 00 00 	nop 
4002755c:	01 00 00 00 	nop 

40027560 <HW_trap_0x56>:
40027560:	91 d0 20 00 	ta  0
40027564:	01 00 00 00 	nop 
40027568:	01 00 00 00 	nop 
4002756c:	01 00 00 00 	nop 

40027570 <HW_trap_0x57>:
40027570:	91 d0 20 00 	ta  0
40027574:	01 00 00 00 	nop 
40027578:	01 00 00 00 	nop 
4002757c:	01 00 00 00 	nop 

40027580 <HW_trap_0x58>:
40027580:	91 d0 20 00 	ta  0
40027584:	01 00 00 00 	nop 
40027588:	01 00 00 00 	nop 
4002758c:	01 00 00 00 	nop 

40027590 <HW_trap_0x59>:
40027590:	91 d0 20 00 	ta  0
40027594:	01 00 00 00 	nop 
40027598:	01 00 00 00 	nop 
4002759c:	01 00 00 00 	nop 

400275a0 <HW_trap_0x5a>:
400275a0:	91 d0 20 00 	ta  0
400275a4:	01 00 00 00 	nop 
400275a8:	01 00 00 00 	nop 
400275ac:	01 00 00 00 	nop 

400275b0 <HW_trap_0x5b>:
400275b0:	91 d0 20 00 	ta  0
400275b4:	01 00 00 00 	nop 
400275b8:	01 00 00 00 	nop 
400275bc:	01 00 00 00 	nop 

400275c0 <HW_trap_0x5c>:
400275c0:	91 d0 20 00 	ta  0
400275c4:	01 00 00 00 	nop 
400275c8:	01 00 00 00 	nop 
400275cc:	01 00 00 00 	nop 

400275d0 <HW_trap_0x5d>:
400275d0:	91 d0 20 00 	ta  0
400275d4:	01 00 00 00 	nop 
400275d8:	01 00 00 00 	nop 
400275dc:	01 00 00 00 	nop 

400275e0 <HW_trap_0x5e>:
400275e0:	91 d0 20 00 	ta  0
400275e4:	01 00 00 00 	nop 
400275e8:	01 00 00 00 	nop 
400275ec:	01 00 00 00 	nop 

400275f0 <HW_trap_0x5f>:
400275f0:	91 d0 20 00 	ta  0
400275f4:	01 00 00 00 	nop 
400275f8:	01 00 00 00 	nop 
400275fc:	01 00 00 00 	nop 

40027600 <HW_trap_0x60>:
40027600:	91 d0 20 00 	ta  0
40027604:	01 00 00 00 	nop 
40027608:	01 00 00 00 	nop 
4002760c:	01 00 00 00 	nop 

40027610 <HW_trap_0x61>:
40027610:	91 d0 20 00 	ta  0
40027614:	01 00 00 00 	nop 
40027618:	01 00 00 00 	nop 
4002761c:	01 00 00 00 	nop 

40027620 <HW_trap_0x62>:
40027620:	91 d0 20 00 	ta  0
40027624:	01 00 00 00 	nop 
40027628:	01 00 00 00 	nop 
4002762c:	01 00 00 00 	nop 

40027630 <HW_trap_0x63>:
40027630:	91 d0 20 00 	ta  0
40027634:	01 00 00 00 	nop 
40027638:	01 00 00 00 	nop 
4002763c:	01 00 00 00 	nop 

40027640 <HW_trap_0x64>:
40027640:	91 d0 20 00 	ta  0
40027644:	01 00 00 00 	nop 
40027648:	01 00 00 00 	nop 
4002764c:	01 00 00 00 	nop 

40027650 <HW_trap_0x65>:
40027650:	91 d0 20 00 	ta  0
40027654:	01 00 00 00 	nop 
40027658:	01 00 00 00 	nop 
4002765c:	01 00 00 00 	nop 

40027660 <HW_trap_0x66>:
40027660:	91 d0 20 00 	ta  0
40027664:	01 00 00 00 	nop 
40027668:	01 00 00 00 	nop 
4002766c:	01 00 00 00 	nop 

40027670 <HW_trap_0x67>:
40027670:	91 d0 20 00 	ta  0
40027674:	01 00 00 00 	nop 
40027678:	01 00 00 00 	nop 
4002767c:	01 00 00 00 	nop 

40027680 <HW_trap_0x68>:
40027680:	91 d0 20 00 	ta  0
40027684:	01 00 00 00 	nop 
40027688:	01 00 00 00 	nop 
4002768c:	01 00 00 00 	nop 

40027690 <HW_trap_0x69>:
40027690:	91 d0 20 00 	ta  0
40027694:	01 00 00 00 	nop 
40027698:	01 00 00 00 	nop 
4002769c:	01 00 00 00 	nop 

400276a0 <HW_trap_0x6a>:
400276a0:	91 d0 20 00 	ta  0
400276a4:	01 00 00 00 	nop 
400276a8:	01 00 00 00 	nop 
400276ac:	01 00 00 00 	nop 

400276b0 <HW_trap_0x6b>:
400276b0:	91 d0 20 00 	ta  0
400276b4:	01 00 00 00 	nop 
400276b8:	01 00 00 00 	nop 
400276bc:	01 00 00 00 	nop 

400276c0 <HW_trap_0x6c>:
400276c0:	91 d0 20 00 	ta  0
400276c4:	01 00 00 00 	nop 
400276c8:	01 00 00 00 	nop 
400276cc:	01 00 00 00 	nop 

400276d0 <HW_trap_0x6d>:
400276d0:	91 d0 20 00 	ta  0
400276d4:	01 00 00 00 	nop 
400276d8:	01 00 00 00 	nop 
400276dc:	01 00 00 00 	nop 

400276e0 <HW_trap_0x6e>:
400276e0:	91 d0 20 00 	ta  0
400276e4:	01 00 00 00 	nop 
400276e8:	01 00 00 00 	nop 
400276ec:	01 00 00 00 	nop 

400276f0 <HW_trap_0x6f>:
400276f0:	91 d0 20 00 	ta  0
400276f4:	01 00 00 00 	nop 
400276f8:	01 00 00 00 	nop 
400276fc:	01 00 00 00 	nop 

40027700 <HW_trap_0x70>:
40027700:	91 d0 20 00 	ta  0
40027704:	01 00 00 00 	nop 
40027708:	01 00 00 00 	nop 
4002770c:	01 00 00 00 	nop 

40027710 <HW_trap_0x71>:
40027710:	91 d0 20 00 	ta  0
40027714:	01 00 00 00 	nop 
40027718:	01 00 00 00 	nop 
4002771c:	01 00 00 00 	nop 

40027720 <HW_trap_0x72>:
40027720:	91 d0 20 00 	ta  0
40027724:	01 00 00 00 	nop 
40027728:	01 00 00 00 	nop 
4002772c:	01 00 00 00 	nop 

40027730 <HW_trap_0x73>:
40027730:	91 d0 20 00 	ta  0
40027734:	01 00 00 00 	nop 
40027738:	01 00 00 00 	nop 
4002773c:	01 00 00 00 	nop 

40027740 <HW_trap_0x74>:
40027740:	91 d0 20 00 	ta  0
40027744:	01 00 00 00 	nop 
40027748:	01 00 00 00 	nop 
4002774c:	01 00 00 00 	nop 

40027750 <HW_trap_0x75>:
40027750:	91 d0 20 00 	ta  0
40027754:	01 00 00 00 	nop 
40027758:	01 00 00 00 	nop 
4002775c:	01 00 00 00 	nop 

40027760 <HW_trap_0x76>:
40027760:	91 d0 20 00 	ta  0
40027764:	01 00 00 00 	nop 
40027768:	01 00 00 00 	nop 
4002776c:	01 00 00 00 	nop 

40027770 <HW_trap_0x77>:
40027770:	91 d0 20 00 	ta  0
40027774:	01 00 00 00 	nop 
40027778:	01 00 00 00 	nop 
4002777c:	01 00 00 00 	nop 

40027780 <HW_trap_0x78>:
40027780:	91 d0 20 00 	ta  0
40027784:	01 00 00 00 	nop 
40027788:	01 00 00 00 	nop 
4002778c:	01 00 00 00 	nop 

40027790 <HW_trap_0x79>:
40027790:	91 d0 20 00 	ta  0
40027794:	01 00 00 00 	nop 
40027798:	01 00 00 00 	nop 
4002779c:	01 00 00 00 	nop 

400277a0 <HW_trap_0x7a>:
400277a0:	91 d0 20 00 	ta  0
400277a4:	01 00 00 00 	nop 
400277a8:	01 00 00 00 	nop 
400277ac:	01 00 00 00 	nop 

400277b0 <HW_trap_0x7b>:
400277b0:	91 d0 20 00 	ta  0
400277b4:	01 00 00 00 	nop 
400277b8:	01 00 00 00 	nop 
400277bc:	01 00 00 00 	nop 

400277c0 <HW_trap_0x7c>:
400277c0:	91 d0 20 00 	ta  0
400277c4:	01 00 00 00 	nop 
400277c8:	01 00 00 00 	nop 
400277cc:	01 00 00 00 	nop 

400277d0 <HW_trap_0x7d>:
400277d0:	91 d0 20 00 	ta  0
400277d4:	01 00 00 00 	nop 
400277d8:	01 00 00 00 	nop 
400277dc:	01 00 00 00 	nop 

400277e0 <HW_trap_0x7e>:
400277e0:	91 d0 20 00 	ta  0
400277e4:	01 00 00 00 	nop 
400277e8:	01 00 00 00 	nop 
400277ec:	01 00 00 00 	nop 

400277f0 <HW_trap_0x7f>:
400277f0:	91 d0 20 00 	ta  0
400277f4:	01 00 00 00 	nop 
400277f8:	01 00 00 00 	nop 
400277fc:	01 00 00 00 	nop 

40027800 <SW_trap_0x80>:
40027800:	91 d0 20 00 	ta  0
40027804:	01 00 00 00 	nop 
40027808:	01 00 00 00 	nop 
4002780c:	01 00 00 00 	nop 

40027810 <SW_trap_0x81>:
40027810:	91 d0 20 00 	ta  0
40027814:	01 00 00 00 	nop 
40027818:	01 00 00 00 	nop 
4002781c:	01 00 00 00 	nop 

40027820 <SW_trap_0x82>:
40027820:	91 d0 20 00 	ta  0
40027824:	01 00 00 00 	nop 
40027828:	01 00 00 00 	nop 
4002782c:	01 00 00 00 	nop 

40027830 <SW_trap_0x83>:
40027830:	91 d0 20 00 	ta  0
40027834:	01 00 00 00 	nop 
40027838:	01 00 00 00 	nop 
4002783c:	01 00 00 00 	nop 

40027840 <SW_trap_0x84>:
40027840:	91 d0 20 00 	ta  0
40027844:	01 00 00 00 	nop 
40027848:	01 00 00 00 	nop 
4002784c:	01 00 00 00 	nop 

40027850 <SW_trap_0x85>:
40027850:	91 d0 20 00 	ta  0
40027854:	01 00 00 00 	nop 
40027858:	01 00 00 00 	nop 
4002785c:	01 00 00 00 	nop 

40027860 <SW_trap_0x86>:
40027860:	91 d0 20 00 	ta  0
40027864:	01 00 00 00 	nop 
40027868:	01 00 00 00 	nop 
4002786c:	01 00 00 00 	nop 

40027870 <SW_trap_0x87>:
40027870:	91 d0 20 00 	ta  0
40027874:	01 00 00 00 	nop 
40027878:	01 00 00 00 	nop 
4002787c:	01 00 00 00 	nop 

40027880 <SW_trap_0x88>:
40027880:	91 d0 20 00 	ta  0
40027884:	01 00 00 00 	nop 
40027888:	01 00 00 00 	nop 
4002788c:	01 00 00 00 	nop 

40027890 <SW_trap_0x89>:
40027890:	91 d0 20 00 	ta  0
40027894:	01 00 00 00 	nop 
40027898:	01 00 00 00 	nop 
4002789c:	01 00 00 00 	nop 

400278a0 <SW_trap_0x8a>:
400278a0:	91 d0 20 00 	ta  0
400278a4:	01 00 00 00 	nop 
400278a8:	01 00 00 00 	nop 
400278ac:	01 00 00 00 	nop 

400278b0 <SW_trap_0x8b>:
400278b0:	91 d0 20 00 	ta  0
400278b4:	01 00 00 00 	nop 
400278b8:	01 00 00 00 	nop 
400278bc:	01 00 00 00 	nop 

400278c0 <SW_trap_0x8c>:
400278c0:	91 d0 20 00 	ta  0
400278c4:	01 00 00 00 	nop 
400278c8:	01 00 00 00 	nop 
400278cc:	01 00 00 00 	nop 

400278d0 <SW_trap_0x8d>:
400278d0:	91 d0 20 00 	ta  0
400278d4:	01 00 00 00 	nop 
400278d8:	01 00 00 00 	nop 
400278dc:	01 00 00 00 	nop 

400278e0 <SW_trap_0x8e>:
400278e0:	91 d0 20 00 	ta  0
400278e4:	01 00 00 00 	nop 
400278e8:	01 00 00 00 	nop 
400278ec:	01 00 00 00 	nop 

400278f0 <SW_trap_0x8f>:
400278f0:	91 d0 20 00 	ta  0
400278f4:	01 00 00 00 	nop 
400278f8:	01 00 00 00 	nop 
400278fc:	01 00 00 00 	nop 

40027900 <SW_trap_0x90>:
40027900:	91 d0 20 00 	ta  0
40027904:	01 00 00 00 	nop 
40027908:	01 00 00 00 	nop 
4002790c:	01 00 00 00 	nop 

40027910 <SW_trap_0x91>:
40027910:	91 d0 20 00 	ta  0
40027914:	01 00 00 00 	nop 
40027918:	01 00 00 00 	nop 
4002791c:	01 00 00 00 	nop 

40027920 <SW_trap_0x92>:
40027920:	91 d0 20 00 	ta  0
40027924:	01 00 00 00 	nop 
40027928:	01 00 00 00 	nop 
4002792c:	01 00 00 00 	nop 

40027930 <SW_trap_0x93>:
40027930:	91 d0 20 00 	ta  0
40027934:	01 00 00 00 	nop 
40027938:	01 00 00 00 	nop 
4002793c:	01 00 00 00 	nop 

40027940 <SW_trap_0x94>:
40027940:	91 d0 20 00 	ta  0
40027944:	01 00 00 00 	nop 
40027948:	01 00 00 00 	nop 
4002794c:	01 00 00 00 	nop 

40027950 <SW_trap_0x95>:
40027950:	91 d0 20 00 	ta  0
40027954:	01 00 00 00 	nop 
40027958:	01 00 00 00 	nop 
4002795c:	01 00 00 00 	nop 

40027960 <SW_trap_0x96>:
40027960:	91 d0 20 00 	ta  0
40027964:	01 00 00 00 	nop 
40027968:	01 00 00 00 	nop 
4002796c:	01 00 00 00 	nop 

40027970 <SW_trap_0x97>:
40027970:	91 d0 20 00 	ta  0
40027974:	01 00 00 00 	nop 
40027978:	01 00 00 00 	nop 
4002797c:	01 00 00 00 	nop 

40027980 <SW_trap_0x98>:
40027980:	91 d0 20 00 	ta  0
40027984:	01 00 00 00 	nop 
40027988:	01 00 00 00 	nop 
4002798c:	01 00 00 00 	nop 

40027990 <SW_trap_0x99>:
40027990:	91 d0 20 00 	ta  0
40027994:	01 00 00 00 	nop 
40027998:	01 00 00 00 	nop 
4002799c:	01 00 00 00 	nop 

400279a0 <SW_trap_0x9a>:
400279a0:	91 d0 20 00 	ta  0
400279a4:	01 00 00 00 	nop 
400279a8:	01 00 00 00 	nop 
400279ac:	01 00 00 00 	nop 

400279b0 <SW_trap_0x9b>:
400279b0:	91 d0 20 00 	ta  0
400279b4:	01 00 00 00 	nop 
400279b8:	01 00 00 00 	nop 
400279bc:	01 00 00 00 	nop 

400279c0 <SW_trap_0x9c>:
400279c0:	91 d0 20 00 	ta  0
400279c4:	01 00 00 00 	nop 
400279c8:	01 00 00 00 	nop 
400279cc:	01 00 00 00 	nop 

400279d0 <SW_trap_0x9d>:
400279d0:	91 d0 20 00 	ta  0
400279d4:	01 00 00 00 	nop 
400279d8:	01 00 00 00 	nop 
400279dc:	01 00 00 00 	nop 

400279e0 <SW_trap_0x9e>:
400279e0:	91 d0 20 00 	ta  0
400279e4:	01 00 00 00 	nop 
400279e8:	01 00 00 00 	nop 
400279ec:	01 00 00 00 	nop 

400279f0 <SW_trap_0x9f>:
400279f0:	91 d0 20 00 	ta  0
400279f4:	01 00 00 00 	nop 
400279f8:	01 00 00 00 	nop 
400279fc:	01 00 00 00 	nop 

40027a00 <SW_trap_0xa0>:
40027a00:	91 d0 20 00 	ta  0
40027a04:	01 00 00 00 	nop 
40027a08:	01 00 00 00 	nop 
40027a0c:	01 00 00 00 	nop 

40027a10 <SW_trap_0xa1>:
40027a10:	91 d0 20 00 	ta  0
40027a14:	01 00 00 00 	nop 
40027a18:	01 00 00 00 	nop 
40027a1c:	01 00 00 00 	nop 

40027a20 <SW_trap_0xa2>:
40027a20:	91 d0 20 00 	ta  0
40027a24:	01 00 00 00 	nop 
40027a28:	01 00 00 00 	nop 
40027a2c:	01 00 00 00 	nop 

40027a30 <SW_trap_0xa3>:
40027a30:	91 d0 20 00 	ta  0
40027a34:	01 00 00 00 	nop 
40027a38:	01 00 00 00 	nop 
40027a3c:	01 00 00 00 	nop 

40027a40 <SW_trap_0xa4>:
40027a40:	91 d0 20 00 	ta  0
40027a44:	01 00 00 00 	nop 
40027a48:	01 00 00 00 	nop 
40027a4c:	01 00 00 00 	nop 

40027a50 <SW_trap_0xa5>:
40027a50:	91 d0 20 00 	ta  0
40027a54:	01 00 00 00 	nop 
40027a58:	01 00 00 00 	nop 
40027a5c:	01 00 00 00 	nop 

40027a60 <SW_trap_0xa6>:
40027a60:	91 d0 20 00 	ta  0
40027a64:	01 00 00 00 	nop 
40027a68:	01 00 00 00 	nop 
40027a6c:	01 00 00 00 	nop 

40027a70 <SW_trap_0xa7>:
40027a70:	91 d0 20 00 	ta  0
40027a74:	01 00 00 00 	nop 
40027a78:	01 00 00 00 	nop 
40027a7c:	01 00 00 00 	nop 

40027a80 <SW_trap_0xa8>:
40027a80:	91 d0 20 00 	ta  0
40027a84:	01 00 00 00 	nop 
40027a88:	01 00 00 00 	nop 
40027a8c:	01 00 00 00 	nop 

40027a90 <SW_trap_0xa9>:
40027a90:	91 d0 20 00 	ta  0
40027a94:	01 00 00 00 	nop 
40027a98:	01 00 00 00 	nop 
40027a9c:	01 00 00 00 	nop 

40027aa0 <SW_trap_0xaa>:
40027aa0:	91 d0 20 00 	ta  0
40027aa4:	01 00 00 00 	nop 
40027aa8:	01 00 00 00 	nop 
40027aac:	01 00 00 00 	nop 

40027ab0 <SW_trap_0xab>:
40027ab0:	91 d0 20 00 	ta  0
40027ab4:	01 00 00 00 	nop 
40027ab8:	01 00 00 00 	nop 
40027abc:	01 00 00 00 	nop 

40027ac0 <SW_trap_0xac>:
40027ac0:	91 d0 20 00 	ta  0
40027ac4:	01 00 00 00 	nop 
40027ac8:	01 00 00 00 	nop 
40027acc:	01 00 00 00 	nop 

40027ad0 <SW_trap_0xad>:
40027ad0:	91 d0 20 00 	ta  0
40027ad4:	01 00 00 00 	nop 
40027ad8:	01 00 00 00 	nop 
40027adc:	01 00 00 00 	nop 

40027ae0 <SW_trap_0xae>:
40027ae0:	91 d0 20 00 	ta  0
40027ae4:	01 00 00 00 	nop 
40027ae8:	01 00 00 00 	nop 
40027aec:	01 00 00 00 	nop 

40027af0 <SW_trap_0xaf>:
40027af0:	91 d0 20 00 	ta  0
40027af4:	01 00 00 00 	nop 
40027af8:	01 00 00 00 	nop 
40027afc:	01 00 00 00 	nop 

40027b00 <SW_trap_0xb0>:
40027b00:	91 d0 20 00 	ta  0
40027b04:	01 00 00 00 	nop 
40027b08:	01 00 00 00 	nop 
40027b0c:	01 00 00 00 	nop 

40027b10 <SW_trap_0xb1>:
40027b10:	91 d0 20 00 	ta  0
40027b14:	01 00 00 00 	nop 
40027b18:	01 00 00 00 	nop 
40027b1c:	01 00 00 00 	nop 

40027b20 <SW_trap_0xb2>:
40027b20:	91 d0 20 00 	ta  0
40027b24:	01 00 00 00 	nop 
40027b28:	01 00 00 00 	nop 
40027b2c:	01 00 00 00 	nop 

40027b30 <SW_trap_0xb3>:
40027b30:	91 d0 20 00 	ta  0
40027b34:	01 00 00 00 	nop 
40027b38:	01 00 00 00 	nop 
40027b3c:	01 00 00 00 	nop 

40027b40 <SW_trap_0xb4>:
40027b40:	91 d0 20 00 	ta  0
40027b44:	01 00 00 00 	nop 
40027b48:	01 00 00 00 	nop 
40027b4c:	01 00 00 00 	nop 

40027b50 <SW_trap_0xb5>:
40027b50:	91 d0 20 00 	ta  0
40027b54:	01 00 00 00 	nop 
40027b58:	01 00 00 00 	nop 
40027b5c:	01 00 00 00 	nop 

40027b60 <SW_trap_0xb6>:
40027b60:	91 d0 20 00 	ta  0
40027b64:	01 00 00 00 	nop 
40027b68:	01 00 00 00 	nop 
40027b6c:	01 00 00 00 	nop 

40027b70 <SW_trap_0xb7>:
40027b70:	91 d0 20 00 	ta  0
40027b74:	01 00 00 00 	nop 
40027b78:	01 00 00 00 	nop 
40027b7c:	01 00 00 00 	nop 

40027b80 <SW_trap_0xb8>:
40027b80:	91 d0 20 00 	ta  0
40027b84:	01 00 00 00 	nop 
40027b88:	01 00 00 00 	nop 
40027b8c:	01 00 00 00 	nop 

40027b90 <SW_trap_0xb9>:
40027b90:	91 d0 20 00 	ta  0
40027b94:	01 00 00 00 	nop 
40027b98:	01 00 00 00 	nop 
40027b9c:	01 00 00 00 	nop 

40027ba0 <SW_trap_0xba>:
40027ba0:	91 d0 20 00 	ta  0
40027ba4:	01 00 00 00 	nop 
40027ba8:	01 00 00 00 	nop 
40027bac:	01 00 00 00 	nop 

40027bb0 <SW_trap_0xbb>:
40027bb0:	91 d0 20 00 	ta  0
40027bb4:	01 00 00 00 	nop 
40027bb8:	01 00 00 00 	nop 
40027bbc:	01 00 00 00 	nop 

40027bc0 <SW_trap_0xbc>:
40027bc0:	91 d0 20 00 	ta  0
40027bc4:	01 00 00 00 	nop 
40027bc8:	01 00 00 00 	nop 
40027bcc:	01 00 00 00 	nop 

40027bd0 <SW_trap_0xbd>:
40027bd0:	91 d0 20 00 	ta  0
40027bd4:	01 00 00 00 	nop 
40027bd8:	01 00 00 00 	nop 
40027bdc:	01 00 00 00 	nop 

40027be0 <SW_trap_0xbe>:
40027be0:	91 d0 20 00 	ta  0
40027be4:	01 00 00 00 	nop 
40027be8:	01 00 00 00 	nop 
40027bec:	01 00 00 00 	nop 

40027bf0 <SW_trap_0xbf>:
40027bf0:	91 d0 20 00 	ta  0
40027bf4:	01 00 00 00 	nop 
40027bf8:	01 00 00 00 	nop 
40027bfc:	01 00 00 00 	nop 

40027c00 <SW_trap_0xc0>:
40027c00:	91 d0 20 00 	ta  0
40027c04:	01 00 00 00 	nop 
40027c08:	01 00 00 00 	nop 
40027c0c:	01 00 00 00 	nop 

40027c10 <SW_trap_0xc1>:
40027c10:	91 d0 20 00 	ta  0
40027c14:	01 00 00 00 	nop 
40027c18:	01 00 00 00 	nop 
40027c1c:	01 00 00 00 	nop 

40027c20 <SW_trap_0xc2>:
40027c20:	91 d0 20 00 	ta  0
40027c24:	01 00 00 00 	nop 
40027c28:	01 00 00 00 	nop 
40027c2c:	01 00 00 00 	nop 

40027c30 <SW_trap_0xc3>:
40027c30:	91 d0 20 00 	ta  0
40027c34:	01 00 00 00 	nop 
40027c38:	01 00 00 00 	nop 
40027c3c:	01 00 00 00 	nop 

40027c40 <SW_trap_0xc4>:
40027c40:	91 d0 20 00 	ta  0
40027c44:	01 00 00 00 	nop 
40027c48:	01 00 00 00 	nop 
40027c4c:	01 00 00 00 	nop 

40027c50 <SW_trap_0xc5>:
40027c50:	91 d0 20 00 	ta  0
40027c54:	01 00 00 00 	nop 
40027c58:	01 00 00 00 	nop 
40027c5c:	01 00 00 00 	nop 

40027c60 <SW_trap_0xc6>:
40027c60:	91 d0 20 00 	ta  0
40027c64:	01 00 00 00 	nop 
40027c68:	01 00 00 00 	nop 
40027c6c:	01 00 00 00 	nop 

40027c70 <SW_trap_0xc7>:
40027c70:	91 d0 20 00 	ta  0
40027c74:	01 00 00 00 	nop 
40027c78:	01 00 00 00 	nop 
40027c7c:	01 00 00 00 	nop 

40027c80 <SW_trap_0xc8>:
40027c80:	91 d0 20 00 	ta  0
40027c84:	01 00 00 00 	nop 
40027c88:	01 00 00 00 	nop 
40027c8c:	01 00 00 00 	nop 

40027c90 <SW_trap_0xc9>:
40027c90:	91 d0 20 00 	ta  0
40027c94:	01 00 00 00 	nop 
40027c98:	01 00 00 00 	nop 
40027c9c:	01 00 00 00 	nop 

40027ca0 <SW_trap_0xca>:
40027ca0:	91 d0 20 00 	ta  0
40027ca4:	01 00 00 00 	nop 
40027ca8:	01 00 00 00 	nop 
40027cac:	01 00 00 00 	nop 

40027cb0 <SW_trap_0xcb>:
40027cb0:	91 d0 20 00 	ta  0
40027cb4:	01 00 00 00 	nop 
40027cb8:	01 00 00 00 	nop 
40027cbc:	01 00 00 00 	nop 

40027cc0 <SW_trap_0xcc>:
40027cc0:	91 d0 20 00 	ta  0
40027cc4:	01 00 00 00 	nop 
40027cc8:	01 00 00 00 	nop 
40027ccc:	01 00 00 00 	nop 

40027cd0 <SW_trap_0xcd>:
40027cd0:	91 d0 20 00 	ta  0
40027cd4:	01 00 00 00 	nop 
40027cd8:	01 00 00 00 	nop 
40027cdc:	01 00 00 00 	nop 

40027ce0 <SW_trap_0xce>:
40027ce0:	91 d0 20 00 	ta  0
40027ce4:	01 00 00 00 	nop 
40027ce8:	01 00 00 00 	nop 
40027cec:	01 00 00 00 	nop 

40027cf0 <SW_trap_0xcf>:
40027cf0:	91 d0 20 00 	ta  0
40027cf4:	01 00 00 00 	nop 
40027cf8:	01 00 00 00 	nop 
40027cfc:	01 00 00 00 	nop 

40027d00 <SW_trap_0xd0>:
40027d00:	91 d0 20 00 	ta  0
40027d04:	01 00 00 00 	nop 
40027d08:	01 00 00 00 	nop 
40027d0c:	01 00 00 00 	nop 

40027d10 <SW_trap_0xd1>:
40027d10:	91 d0 20 00 	ta  0
40027d14:	01 00 00 00 	nop 
40027d18:	01 00 00 00 	nop 
40027d1c:	01 00 00 00 	nop 

40027d20 <SW_trap_0xd2>:
40027d20:	91 d0 20 00 	ta  0
40027d24:	01 00 00 00 	nop 
40027d28:	01 00 00 00 	nop 
40027d2c:	01 00 00 00 	nop 

40027d30 <SW_trap_0xd3>:
40027d30:	91 d0 20 00 	ta  0
40027d34:	01 00 00 00 	nop 
40027d38:	01 00 00 00 	nop 
40027d3c:	01 00 00 00 	nop 

40027d40 <SW_trap_0xd4>:
40027d40:	91 d0 20 00 	ta  0
40027d44:	01 00 00 00 	nop 
40027d48:	01 00 00 00 	nop 
40027d4c:	01 00 00 00 	nop 

40027d50 <SW_trap_0xd5>:
40027d50:	91 d0 20 00 	ta  0
40027d54:	01 00 00 00 	nop 
40027d58:	01 00 00 00 	nop 
40027d5c:	01 00 00 00 	nop 

40027d60 <SW_trap_0xd6>:
40027d60:	91 d0 20 00 	ta  0
40027d64:	01 00 00 00 	nop 
40027d68:	01 00 00 00 	nop 
40027d6c:	01 00 00 00 	nop 

40027d70 <SW_trap_0xd7>:
40027d70:	91 d0 20 00 	ta  0
40027d74:	01 00 00 00 	nop 
40027d78:	01 00 00 00 	nop 
40027d7c:	01 00 00 00 	nop 

40027d80 <SW_trap_0xd8>:
40027d80:	91 d0 20 00 	ta  0
40027d84:	01 00 00 00 	nop 
40027d88:	01 00 00 00 	nop 
40027d8c:	01 00 00 00 	nop 

40027d90 <SW_trap_0xd9>:
40027d90:	91 d0 20 00 	ta  0
40027d94:	01 00 00 00 	nop 
40027d98:	01 00 00 00 	nop 
40027d9c:	01 00 00 00 	nop 

40027da0 <SW_trap_0xda>:
40027da0:	91 d0 20 00 	ta  0
40027da4:	01 00 00 00 	nop 
40027da8:	01 00 00 00 	nop 
40027dac:	01 00 00 00 	nop 

40027db0 <SW_trap_0xdb>:
40027db0:	91 d0 20 00 	ta  0
40027db4:	01 00 00 00 	nop 
40027db8:	01 00 00 00 	nop 
40027dbc:	01 00 00 00 	nop 

40027dc0 <SW_trap_0xdc>:
40027dc0:	91 d0 20 00 	ta  0
40027dc4:	01 00 00 00 	nop 
40027dc8:	01 00 00 00 	nop 
40027dcc:	01 00 00 00 	nop 

40027dd0 <SW_trap_0xdd>:
40027dd0:	91 d0 20 00 	ta  0
40027dd4:	01 00 00 00 	nop 
40027dd8:	01 00 00 00 	nop 
40027ddc:	01 00 00 00 	nop 

40027de0 <SW_trap_0xde>:
40027de0:	91 d0 20 00 	ta  0
40027de4:	01 00 00 00 	nop 
40027de8:	01 00 00 00 	nop 
40027dec:	01 00 00 00 	nop 

40027df0 <SW_trap_0xdf>:
40027df0:	91 d0 20 00 	ta  0
40027df4:	01 00 00 00 	nop 
40027df8:	01 00 00 00 	nop 
40027dfc:	01 00 00 00 	nop 

40027e00 <SW_trap_0xe0>:
40027e00:	91 d0 20 00 	ta  0
40027e04:	01 00 00 00 	nop 
40027e08:	01 00 00 00 	nop 
40027e0c:	01 00 00 00 	nop 

40027e10 <SW_trap_0xe1>:
40027e10:	91 d0 20 00 	ta  0
40027e14:	01 00 00 00 	nop 
40027e18:	01 00 00 00 	nop 
40027e1c:	01 00 00 00 	nop 

40027e20 <SW_trap_0xe2>:
40027e20:	91 d0 20 00 	ta  0
40027e24:	01 00 00 00 	nop 
40027e28:	01 00 00 00 	nop 
40027e2c:	01 00 00 00 	nop 

40027e30 <SW_trap_0xe3>:
40027e30:	91 d0 20 00 	ta  0
40027e34:	01 00 00 00 	nop 
40027e38:	01 00 00 00 	nop 
40027e3c:	01 00 00 00 	nop 

40027e40 <SW_trap_0xe4>:
40027e40:	91 d0 20 00 	ta  0
40027e44:	01 00 00 00 	nop 
40027e48:	01 00 00 00 	nop 
40027e4c:	01 00 00 00 	nop 

40027e50 <SW_trap_0xe5>:
40027e50:	91 d0 20 00 	ta  0
40027e54:	01 00 00 00 	nop 
40027e58:	01 00 00 00 	nop 
40027e5c:	01 00 00 00 	nop 

40027e60 <SW_trap_0xe6>:
40027e60:	91 d0 20 00 	ta  0
40027e64:	01 00 00 00 	nop 
40027e68:	01 00 00 00 	nop 
40027e6c:	01 00 00 00 	nop 

40027e70 <SW_trap_0xe7>:
40027e70:	91 d0 20 00 	ta  0
40027e74:	01 00 00 00 	nop 
40027e78:	01 00 00 00 	nop 
40027e7c:	01 00 00 00 	nop 

40027e80 <SW_trap_0xe8>:
40027e80:	91 d0 20 00 	ta  0
40027e84:	01 00 00 00 	nop 
40027e88:	01 00 00 00 	nop 
40027e8c:	01 00 00 00 	nop 

40027e90 <SW_trap_0xe9>:
40027e90:	91 d0 20 00 	ta  0
40027e94:	01 00 00 00 	nop 
40027e98:	01 00 00 00 	nop 
40027e9c:	01 00 00 00 	nop 

40027ea0 <SW_trap_0xea>:
40027ea0:	91 d0 20 00 	ta  0
40027ea4:	01 00 00 00 	nop 
40027ea8:	01 00 00 00 	nop 
40027eac:	01 00 00 00 	nop 

40027eb0 <SW_trap_0xeb>:
40027eb0:	91 d0 20 00 	ta  0
40027eb4:	01 00 00 00 	nop 
40027eb8:	01 00 00 00 	nop 
40027ebc:	01 00 00 00 	nop 

40027ec0 <SW_trap_0xec>:
40027ec0:	91 d0 20 00 	ta  0
40027ec4:	01 00 00 00 	nop 
40027ec8:	01 00 00 00 	nop 
40027ecc:	01 00 00 00 	nop 

40027ed0 <SW_trap_0xed>:
40027ed0:	91 d0 20 00 	ta  0
40027ed4:	01 00 00 00 	nop 
40027ed8:	01 00 00 00 	nop 
40027edc:	01 00 00 00 	nop 

40027ee0 <SW_trap_0xee>:
40027ee0:	91 d0 20 00 	ta  0
40027ee4:	01 00 00 00 	nop 
40027ee8:	01 00 00 00 	nop 
40027eec:	01 00 00 00 	nop 

40027ef0 <SW_trap_0xef>:
40027ef0:	91 d0 20 00 	ta  0
40027ef4:	01 00 00 00 	nop 
40027ef8:	01 00 00 00 	nop 
40027efc:	01 00 00 00 	nop 

40027f00 <SW_trap_0xf0>:
40027f00:	91 d0 20 00 	ta  0
40027f04:	01 00 00 00 	nop 
40027f08:	01 00 00 00 	nop 
40027f0c:	01 00 00 00 	nop 

40027f10 <SW_trap_0xf1>:
40027f10:	91 d0 20 00 	ta  0
40027f14:	01 00 00 00 	nop 
40027f18:	01 00 00 00 	nop 
40027f1c:	01 00 00 00 	nop 

40027f20 <SW_trap_0xf2>:
40027f20:	91 d0 20 00 	ta  0
40027f24:	01 00 00 00 	nop 
40027f28:	01 00 00 00 	nop 
40027f2c:	01 00 00 00 	nop 

40027f30 <SW_trap_0xf3>:
40027f30:	91 d0 20 00 	ta  0
40027f34:	01 00 00 00 	nop 
40027f38:	01 00 00 00 	nop 
40027f3c:	01 00 00 00 	nop 

40027f40 <SW_trap_0xf4>:
40027f40:	91 d0 20 00 	ta  0
40027f44:	01 00 00 00 	nop 
40027f48:	01 00 00 00 	nop 
40027f4c:	01 00 00 00 	nop 

40027f50 <SW_trap_0xf5>:
40027f50:	91 d0 20 00 	ta  0
40027f54:	01 00 00 00 	nop 
40027f58:	01 00 00 00 	nop 
40027f5c:	01 00 00 00 	nop 

40027f60 <SW_trap_0xf6>:
40027f60:	91 d0 20 00 	ta  0
40027f64:	01 00 00 00 	nop 
40027f68:	01 00 00 00 	nop 
40027f6c:	01 00 00 00 	nop 

40027f70 <SW_trap_0xf7>:
40027f70:	91 d0 20 00 	ta  0
40027f74:	01 00 00 00 	nop 
40027f78:	01 00 00 00 	nop 
40027f7c:	01 00 00 00 	nop 

40027f80 <SW_trap_0xf8>:
40027f80:	91 d0 20 00 	ta  0
40027f84:	01 00 00 00 	nop 
40027f88:	01 00 00 00 	nop 
40027f8c:	01 00 00 00 	nop 

40027f90 <SW_trap_0xf9>:
40027f90:	91 d0 20 00 	ta  0
40027f94:	01 00 00 00 	nop 
40027f98:	01 00 00 00 	nop 
40027f9c:	01 00 00 00 	nop 

40027fa0 <SW_trap_0xfa>:
40027fa0:	91 d0 20 00 	ta  0
40027fa4:	01 00 00 00 	nop 
40027fa8:	01 00 00 00 	nop 
40027fac:	01 00 00 00 	nop 

40027fb0 <SW_trap_0xfb>:
40027fb0:	91 d0 20 00 	ta  0
40027fb4:	01 00 00 00 	nop 
40027fb8:	01 00 00 00 	nop 
40027fbc:	01 00 00 00 	nop 

40027fc0 <SW_trap_0xfc>:
40027fc0:	91 d0 20 00 	ta  0
40027fc4:	01 00 00 00 	nop 
40027fc8:	01 00 00 00 	nop 
40027fcc:	01 00 00 00 	nop 

40027fd0 <SW_trap_0xfd>:
40027fd0:	91 d0 20 00 	ta  0
40027fd4:	01 00 00 00 	nop 
40027fd8:	01 00 00 00 	nop 
40027fdc:	01 00 00 00 	nop 

40027fe0 <SW_trap_0xfe>:
40027fe0:	91 d0 20 00 	ta  0
40027fe4:	01 00 00 00 	nop 
40027fe8:	01 00 00 00 	nop 
40027fec:	01 00 00 00 	nop 
40027ff0:	01 00 00 00 	nop 
40027ff4:	01 00 00 00 	nop 

40027ff8 <generate_opcode_10>:
40027ff8:	9d e3 bf 98 	save  %sp, -104, %sp
40027ffc:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40028000:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40028004:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40028008:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
4002800c:	84 10 00 1c 	mov  %i4, %g2
40028010:	82 10 00 1d 	mov  %i5, %g1
40028014:	c4 2f a0 54 	stb  %g2, [ %fp + 0x54 ]
40028018:	c2 37 a0 58 	sth  %g1, [ %fp + 0x58 ]
4002801c:	03 20 00 00 	sethi  %hi(0x80000000), %g1
40028020:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40028024:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40028028:	83 28 60 19 	sll  %g1, 0x19, %g1
4002802c:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40028030:	82 10 80 01 	or  %g2, %g1, %g1
40028034:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40028038:	c2 07 a0 50 	ld  [ %fp + 0x50 ], %g1
4002803c:	83 28 60 13 	sll  %g1, 0x13, %g1
40028040:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40028044:	82 10 80 01 	or  %g2, %g1, %g1
40028048:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002804c:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40028050:	83 28 60 0e 	sll  %g1, 0xe, %g1
40028054:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40028058:	82 10 80 01 	or  %g2, %g1, %g1
4002805c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40028060:	c2 0f a0 54 	ldub  [ %fp + 0x54 ], %g1
40028064:	83 28 60 18 	sll  %g1, 0x18, %g1
40028068:	83 38 60 18 	sra  %g1, 0x18, %g1
4002806c:	80 a0 60 01 	cmp  %g1, 1
40028070:	12 80 00 0e 	bne  400280a8 <generate_opcode_10+0xb0>
40028074:	01 00 00 00 	nop 
40028078:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
4002807c:	03 00 00 08 	sethi  %hi(0x2000), %g1
40028080:	82 10 80 01 	or  %g2, %g1, %g1
40028084:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40028088:	c2 17 a0 58 	lduh  [ %fp + 0x58 ], %g1
4002808c:	83 28 60 10 	sll  %g1, 0x10, %g1
40028090:	83 30 60 10 	srl  %g1, 0x10, %g1
40028094:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40028098:	82 10 80 01 	or  %g2, %g1, %g1
4002809c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400280a0:	10 80 00 06 	b  400280b8 <generate_opcode_10+0xc0>
400280a4:	01 00 00 00 	nop 
400280a8:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
400280ac:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
400280b0:	82 10 80 01 	or  %g2, %g1, %g1
400280b4:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400280b8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400280bc:	b0 10 00 01 	mov  %g1, %i0
400280c0:	81 e8 00 00 	restore 
400280c4:	81 c3 e0 08 	retl 
400280c8:	01 00 00 00 	nop 

400280cc <generate_opcode_11>:
400280cc:	9d e3 bf 98 	save  %sp, -104, %sp
400280d0:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
400280d4:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
400280d8:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
400280dc:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
400280e0:	84 10 00 1c 	mov  %i4, %g2
400280e4:	82 10 00 1d 	mov  %i5, %g1
400280e8:	c4 2f a0 54 	stb  %g2, [ %fp + 0x54 ]
400280ec:	c2 37 a0 58 	sth  %g1, [ %fp + 0x58 ]
400280f0:	03 30 00 00 	sethi  %hi(0xc0000000), %g1
400280f4:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400280f8:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400280fc:	83 28 60 19 	sll  %g1, 0x19, %g1
40028100:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40028104:	82 10 80 01 	or  %g2, %g1, %g1
40028108:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002810c:	c2 07 a0 50 	ld  [ %fp + 0x50 ], %g1
40028110:	83 28 60 13 	sll  %g1, 0x13, %g1
40028114:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40028118:	82 10 80 01 	or  %g2, %g1, %g1
4002811c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40028120:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40028124:	83 28 60 0e 	sll  %g1, 0xe, %g1
40028128:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
4002812c:	82 10 80 01 	or  %g2, %g1, %g1
40028130:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40028134:	c2 0f a0 54 	ldub  [ %fp + 0x54 ], %g1
40028138:	83 28 60 18 	sll  %g1, 0x18, %g1
4002813c:	83 38 60 18 	sra  %g1, 0x18, %g1
40028140:	80 a0 60 01 	cmp  %g1, 1
40028144:	12 80 00 0e 	bne  4002817c <generate_opcode_11+0xb0>
40028148:	01 00 00 00 	nop 
4002814c:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40028150:	03 00 00 08 	sethi  %hi(0x2000), %g1
40028154:	82 10 80 01 	or  %g2, %g1, %g1
40028158:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002815c:	c2 17 a0 58 	lduh  [ %fp + 0x58 ], %g1
40028160:	83 28 60 10 	sll  %g1, 0x10, %g1
40028164:	83 30 60 10 	srl  %g1, 0x10, %g1
40028168:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
4002816c:	82 10 80 01 	or  %g2, %g1, %g1
40028170:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40028174:	10 80 00 06 	b  4002818c <generate_opcode_11+0xc0>
40028178:	01 00 00 00 	nop 
4002817c:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40028180:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40028184:	82 10 80 01 	or  %g2, %g1, %g1
40028188:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002818c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40028190:	b0 10 00 01 	mov  %g1, %i0
40028194:	81 e8 00 00 	restore 
40028198:	81 c3 e0 08 	retl 
4002819c:	01 00 00 00 	nop 

400281a0 <generate_opcode_00>:
400281a0:	9d e3 bf 98 	save  %sp, -104, %sp
400281a4:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
400281a8:	82 10 00 19 	mov  %i1, %g1
400281ac:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
400281b0:	c2 2f a0 48 	stb  %g1, [ %fp + 0x48 ]
400281b4:	c0 27 bf fc 	clr  [ %fp + -4 ]
400281b8:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400281bc:	83 28 60 19 	sll  %g1, 0x19, %g1
400281c0:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
400281c4:	82 10 80 01 	or  %g2, %g1, %g1
400281c8:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400281cc:	c2 0f a0 48 	ldub  [ %fp + 0x48 ], %g1
400281d0:	82 08 60 ff 	and  %g1, 0xff, %g1
400281d4:	83 28 60 16 	sll  %g1, 0x16, %g1
400281d8:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
400281dc:	82 10 80 01 	or  %g2, %g1, %g1
400281e0:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400281e4:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
400281e8:	83 30 60 0a 	srl  %g1, 0xa, %g1
400281ec:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
400281f0:	82 10 80 01 	or  %g2, %g1, %g1
400281f4:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400281f8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400281fc:	b0 10 00 01 	mov  %g1, %i0
40028200:	81 e8 00 00 	restore 
40028204:	81 c3 e0 08 	retl 
40028208:	01 00 00 00 	nop 

4002820c <prbs_3>:
4002820c:	9d e3 bf 98 	save  %sp, -104, %sp
40028210:	82 10 00 18 	mov  %i0, %g1
40028214:	c2 2f a0 44 	stb  %g1, [ %fp + 0x44 ]
40028218:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
4002821c:	82 08 60 01 	and  %g1, 1, %g1
40028220:	c2 2f bf ff 	stb  %g1, [ %fp + -1 ]
40028224:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
40028228:	82 08 60 ff 	and  %g1, 0xff, %g1
4002822c:	82 08 60 02 	and  %g1, 2, %g1
40028230:	83 38 60 01 	sra  %g1, 1, %g1
40028234:	c2 2f bf fe 	stb  %g1, [ %fp + -2 ]
40028238:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
4002823c:	82 08 60 ff 	and  %g1, 0xff, %g1
40028240:	83 30 60 01 	srl  %g1, 1, %g1
40028244:	84 10 00 01 	mov  %g1, %g2
40028248:	c6 0f bf ff 	ldub  [ %fp + -1 ], %g3
4002824c:	c2 0f bf fe 	ldub  [ %fp + -2 ], %g1
40028250:	82 18 c0 01 	xor  %g3, %g1, %g1
40028254:	82 08 60 ff 	and  %g1, 0xff, %g1
40028258:	83 28 60 02 	sll  %g1, 2, %g1
4002825c:	82 10 80 01 	or  %g2, %g1, %g1
40028260:	c2 2f a0 44 	stb  %g1, [ %fp + 0x44 ]
40028264:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
40028268:	82 08 60 ff 	and  %g1, 0xff, %g1
4002826c:	b0 10 00 01 	mov  %g1, %i0
40028270:	81 e8 00 00 	restore 
40028274:	81 c3 e0 08 	retl 
40028278:	01 00 00 00 	nop 

4002827c <add>:
4002827c:	9d e3 bf 68 	save  %sp, -152, %sp
40028280:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40028284:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40028288:	82 10 23 84 	mov  0x384, %g1
4002828c:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
40028290:	90 10 20 03 	mov  3, %o0
40028294:	40 00 0c b9 	call  4002b578 <__ajit_write_serial_control_register__>
40028298:	01 00 00 00 	nop 
4002829c:	82 10 20 10 	mov  0x10, %g1	! 10 <__DYNAMIC+0x10>
400282a0:	c2 2f bf d8 	stb  %g1, [ %fp + -40 ]
400282a4:	82 10 20 04 	mov  4, %g1
400282a8:	c2 2f bf d9 	stb  %g1, [ %fp + -39 ]
400282ac:	01 00 00 00 	nop 
400282b0:	c0 2f bf cf 	clrb  [ %fp + -49 ]
400282b4:	c0 2f bf d0 	clrb  [ %fp + -48 ]
400282b8:	c0 2f bf d1 	clrb  [ %fp + -47 ]
400282bc:	c0 2f bf d2 	clrb  [ %fp + -46 ]
400282c0:	c0 2f bf d3 	clrb  [ %fp + -45 ]
400282c4:	c0 2f bf d4 	clrb  [ %fp + -44 ]
400282c8:	c0 2f bf d5 	clrb  [ %fp + -43 ]
400282cc:	c0 2f bf d6 	clrb  [ %fp + -42 ]
400282d0:	c0 2f bf d7 	clrb  [ %fp + -41 ]
400282d4:	82 10 20 64 	mov  0x64, %g1
400282d8:	c2 2f bf cf 	stb  %g1, [ %fp + -49 ]
400282dc:	82 10 20 74 	mov  0x74, %g1
400282e0:	c2 2f bf d0 	stb  %g1, [ %fp + -48 ]
400282e4:	c0 37 bf c8 	clrh  [ %fp + -56 ]
400282e8:	c0 2f bf ca 	clrb  [ %fp + -54 ]
400282ec:	82 10 20 04 	mov  4, %g1
400282f0:	c2 2f bf c9 	stb  %g1, [ %fp + -55 ]
400282f4:	82 10 20 02 	mov  2, %g1
400282f8:	c2 2f bf f3 	stb  %g1, [ %fp + -13 ]
400282fc:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40028300:	40 00 02 2f 	call  40028bbc <generate_input_output>
40028304:	01 00 00 00 	nop 
40028308:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
4002830c:	82 00 40 01 	add  %g1, %g1, %g1
40028310:	85 28 60 02 	sll  %g1, 2, %g2
40028314:	82 00 40 02 	add  %g1, %g2, %g1
40028318:	82 00 60 06 	add  %g1, 6, %g1
4002831c:	c2 27 bf ec 	st  %g1, [ %fp + -20 ]
40028320:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
40028324:	84 10 00 0e 	mov  %sp, %g2
40028328:	b2 10 00 02 	mov  %g2, %i1
4002832c:	84 00 7f ff 	add  %g1, -1, %g2
40028330:	c4 27 bf e8 	st  %g2, [ %fp + -24 ]
40028334:	84 10 00 01 	mov  %g1, %g2
40028338:	86 10 00 02 	mov  %g2, %g3
4002833c:	84 10 20 00 	clr  %g2
40028340:	89 30 e0 1b 	srl  %g3, 0x1b, %g4
40028344:	b5 28 a0 05 	sll  %g2, 5, %i2
40028348:	b4 11 00 1a 	or  %g4, %i2, %i2
4002834c:	b7 28 e0 05 	sll  %g3, 5, %i3
40028350:	84 10 00 01 	mov  %g1, %g2
40028354:	86 10 00 02 	mov  %g2, %g3
40028358:	84 10 20 00 	clr  %g2
4002835c:	89 30 e0 1b 	srl  %g3, 0x1b, %g4
40028360:	b9 28 a0 05 	sll  %g2, 5, %i4
40028364:	b8 11 00 1c 	or  %g4, %i4, %i4
40028368:	bb 28 e0 05 	sll  %g3, 5, %i5
4002836c:	83 28 60 02 	sll  %g1, 2, %g1
40028370:	82 00 60 03 	add  %g1, 3, %g1
40028374:	82 00 60 07 	add  %g1, 7, %g1
40028378:	83 30 60 03 	srl  %g1, 3, %g1
4002837c:	83 28 60 03 	sll  %g1, 3, %g1
40028380:	9c 23 80 01 	sub  %sp, %g1, %sp
40028384:	82 03 a0 5c 	add  %sp, 0x5c, %g1
40028388:	82 00 60 03 	add  %g1, 3, %g1
4002838c:	83 30 60 02 	srl  %g1, 2, %g1
40028390:	83 28 60 02 	sll  %g1, 2, %g1
40028394:	c2 27 bf e4 	st  %g1, [ %fp + -28 ]
40028398:	c2 07 bf e4 	ld  [ %fp + -28 ], %g1
4002839c:	05 27 78 ef 	sethi  %hi(0x9de3bc00), %g2
400283a0:	84 10 a3 a0 	or  %g2, 0x3a0, %g2	! 9de3bfa0 <_GLOBAL_OFFSET_TABLE_+0x5ddfbb68>
400283a4:	c4 20 40 00 	st  %g2, [ %g1 ]
400283a8:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400283ac:	82 08 7c 00 	and  %g1, -1024, %g1
400283b0:	c2 27 bf e0 	st  %g1, [ %fp + -32 ]
400283b4:	c2 0f bf f3 	ldub  [ %fp + -13 ], %g1
400283b8:	83 28 60 18 	sll  %g1, 0x18, %g1
400283bc:	83 38 60 18 	sra  %g1, 0x18, %g1
400283c0:	90 10 00 01 	mov  %g1, %o0
400283c4:	92 10 20 04 	mov  4, %o1
400283c8:	d4 07 bf e0 	ld  [ %fp + -32 ], %o2
400283cc:	7f ff ff 75 	call  400281a0 <generate_opcode_00>
400283d0:	01 00 00 00 	nop 
400283d4:	84 10 00 08 	mov  %o0, %g2
400283d8:	c2 07 bf e4 	ld  [ %fp + -28 ], %g1
400283dc:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]
400283e0:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400283e4:	83 28 60 16 	sll  %g1, 0x16, %g1
400283e8:	83 38 60 16 	sra  %g1, 0x16, %g1
400283ec:	c2 27 bf e0 	st  %g1, [ %fp + -32 ]
400283f0:	c2 0f bf f3 	ldub  [ %fp + -13 ], %g1
400283f4:	83 28 60 18 	sll  %g1, 0x18, %g1
400283f8:	87 38 60 18 	sra  %g1, 0x18, %g3
400283fc:	c2 0f bf f3 	ldub  [ %fp + -13 ], %g1
40028400:	83 28 60 18 	sll  %g1, 0x18, %g1
40028404:	85 38 60 18 	sra  %g1, 0x18, %g2
40028408:	c2 07 bf e0 	ld  [ %fp + -32 ], %g1
4002840c:	83 28 60 10 	sll  %g1, 0x10, %g1
40028410:	83 30 60 10 	srl  %g1, 0x10, %g1
40028414:	90 10 00 03 	mov  %g3, %o0
40028418:	92 10 00 02 	mov  %g2, %o1
4002841c:	94 10 20 00 	clr  %o2
40028420:	96 10 20 02 	mov  2, %o3
40028424:	98 10 20 01 	mov  1, %o4
40028428:	9a 10 00 01 	mov  %g1, %o5
4002842c:	7f ff fe f3 	call  40027ff8 <generate_opcode_10>
40028430:	01 00 00 00 	nop 
40028434:	84 10 00 08 	mov  %o0, %g2
40028438:	c2 07 bf e4 	ld  [ %fp + -28 ], %g1
4002843c:	c4 20 60 08 	st  %g2, [ %g1 + 8 ]
40028440:	82 10 20 04 	mov  4, %g1
40028444:	c2 2f bf fb 	stb  %g1, [ %fp + -5 ]
40028448:	c0 27 bf fc 	clr  [ %fp + -4 ]
4002844c:	10 80 01 5c 	b  400289bc <add+0x740>
40028450:	01 00 00 00 	nop 
40028454:	c2 0f bf fb 	ldub  [ %fp + -5 ], %g1
40028458:	82 08 60 ff 	and  %g1, 0xff, %g1
4002845c:	90 10 00 01 	mov  %g1, %o0
40028460:	7f ff ff 6b 	call  4002820c <prbs_3>
40028464:	01 00 00 00 	nop 
40028468:	82 10 00 08 	mov  %o0, %g1
4002846c:	c2 2f bf fb 	stb  %g1, [ %fp + -5 ]
40028470:	c2 0f bf fb 	ldub  [ %fp + -5 ], %g1
40028474:	82 10 60 10 	or  %g1, 0x10, %g1
40028478:	c2 2f bf df 	stb  %g1, [ %fp + -33 ]
4002847c:	c2 0f bf fb 	ldub  [ %fp + -5 ], %g1
40028480:	82 08 60 ff 	and  %g1, 0xff, %g1
40028484:	90 10 00 01 	mov  %g1, %o0
40028488:	7f ff ff 61 	call  4002820c <prbs_3>
4002848c:	01 00 00 00 	nop 
40028490:	82 10 00 08 	mov  %o0, %g1
40028494:	c2 2f bf fb 	stb  %g1, [ %fp + -5 ]
40028498:	c2 0f bf fb 	ldub  [ %fp + -5 ], %g1
4002849c:	82 10 60 10 	or  %g1, 0x10, %g1
400284a0:	c2 2f bf de 	stb  %g1, [ %fp + -34 ]
400284a4:	c2 0f bf fb 	ldub  [ %fp + -5 ], %g1
400284a8:	82 08 60 ff 	and  %g1, 0xff, %g1
400284ac:	90 10 00 01 	mov  %g1, %o0
400284b0:	7f ff ff 57 	call  4002820c <prbs_3>
400284b4:	01 00 00 00 	nop 
400284b8:	82 10 00 08 	mov  %o0, %g1
400284bc:	c2 2f bf fb 	stb  %g1, [ %fp + -5 ]
400284c0:	c2 0f bf fb 	ldub  [ %fp + -5 ], %g1
400284c4:	82 10 60 10 	or  %g1, 0x10, %g1
400284c8:	c2 2f bf dd 	stb  %g1, [ %fp + -35 ]
400284cc:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400284d0:	82 00 40 01 	add  %g1, %g1, %g1
400284d4:	85 28 60 02 	sll  %g1, 2, %g2
400284d8:	82 00 40 02 	add  %g1, %g2, %g1
400284dc:	ba 00 60 03 	add  %g1, 3, %i5
400284e0:	c2 0f bf de 	ldub  [ %fp + -34 ], %g1
400284e4:	83 28 60 18 	sll  %g1, 0x18, %g1
400284e8:	87 38 60 18 	sra  %g1, 0x18, %g3
400284ec:	c2 0f bf f3 	ldub  [ %fp + -13 ], %g1
400284f0:	83 28 60 18 	sll  %g1, 0x18, %g1
400284f4:	85 38 60 18 	sra  %g1, 0x18, %g2
400284f8:	c2 0f bf c8 	ldub  [ %fp + -56 ], %g1
400284fc:	82 08 60 ff 	and  %g1, 0xff, %g1
40028500:	90 10 00 03 	mov  %g3, %o0
40028504:	92 10 00 02 	mov  %g2, %o1
40028508:	94 10 20 00 	clr  %o2
4002850c:	96 10 00 01 	mov  %g1, %o3
40028510:	98 10 20 01 	mov  1, %o4
40028514:	9a 10 20 00 	clr  %o5
40028518:	7f ff fe ed 	call  400280cc <generate_opcode_11>
4002851c:	01 00 00 00 	nop 
40028520:	86 10 00 08 	mov  %o0, %g3
40028524:	c4 07 bf e4 	ld  [ %fp + -28 ], %g2
40028528:	83 2f 60 02 	sll  %i5, 2, %g1
4002852c:	c6 20 80 01 	st  %g3, [ %g2 + %g1 ]
40028530:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40028534:	82 00 40 01 	add  %g1, %g1, %g1
40028538:	85 28 60 02 	sll  %g1, 2, %g2
4002853c:	82 00 40 02 	add  %g1, %g2, %g1
40028540:	ba 00 60 04 	add  %g1, 4, %i5
40028544:	c2 0f bf dd 	ldub  [ %fp + -35 ], %g1
40028548:	83 28 60 18 	sll  %g1, 0x18, %g1
4002854c:	87 38 60 18 	sra  %g1, 0x18, %g3
40028550:	c2 0f bf f3 	ldub  [ %fp + -13 ], %g1
40028554:	83 28 60 18 	sll  %g1, 0x18, %g1
40028558:	85 38 60 18 	sra  %g1, 0x18, %g2
4002855c:	c2 0f bf c8 	ldub  [ %fp + -56 ], %g1
40028560:	82 08 60 ff 	and  %g1, 0xff, %g1
40028564:	90 10 00 03 	mov  %g3, %o0
40028568:	92 10 00 02 	mov  %g2, %o1
4002856c:	94 10 20 00 	clr  %o2
40028570:	96 10 00 01 	mov  %g1, %o3
40028574:	98 10 20 01 	mov  1, %o4
40028578:	9a 10 20 04 	mov  4, %o5
4002857c:	7f ff fe d4 	call  400280cc <generate_opcode_11>
40028580:	01 00 00 00 	nop 
40028584:	86 10 00 08 	mov  %o0, %g3
40028588:	c4 07 bf e4 	ld  [ %fp + -28 ], %g2
4002858c:	83 2f 60 02 	sll  %i5, 2, %g1
40028590:	c6 20 80 01 	st  %g3, [ %g2 + %g1 ]
40028594:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40028598:	82 00 40 01 	add  %g1, %g1, %g1
4002859c:	85 28 60 02 	sll  %g1, 2, %g2
400285a0:	82 00 40 02 	add  %g1, %g2, %g1
400285a4:	ba 00 60 05 	add  %g1, 5, %i5
400285a8:	c2 0f bf df 	ldub  [ %fp + -33 ], %g1
400285ac:	83 28 60 18 	sll  %g1, 0x18, %g1
400285b0:	89 38 60 18 	sra  %g1, 0x18, %g4
400285b4:	c2 0f bf de 	ldub  [ %fp + -34 ], %g1
400285b8:	83 28 60 18 	sll  %g1, 0x18, %g1
400285bc:	87 38 60 18 	sra  %g1, 0x18, %g3
400285c0:	c2 0f bf dd 	ldub  [ %fp + -35 ], %g1
400285c4:	83 28 60 18 	sll  %g1, 0x18, %g1
400285c8:	85 38 60 18 	sra  %g1, 0x18, %g2
400285cc:	c2 0f bf d8 	ldub  [ %fp + -40 ], %g1
400285d0:	82 08 60 ff 	and  %g1, 0xff, %g1
400285d4:	90 10 00 04 	mov  %g4, %o0
400285d8:	92 10 00 03 	mov  %g3, %o1
400285dc:	94 10 00 02 	mov  %g2, %o2
400285e0:	96 10 00 01 	mov  %g1, %o3
400285e4:	98 10 20 00 	clr  %o4
400285e8:	9a 10 20 00 	clr  %o5
400285ec:	7f ff fe 83 	call  40027ff8 <generate_opcode_10>
400285f0:	01 00 00 00 	nop 
400285f4:	86 10 00 08 	mov  %o0, %g3
400285f8:	c4 07 bf e4 	ld  [ %fp + -28 ], %g2
400285fc:	83 2f 60 02 	sll  %i5, 2, %g1
40028600:	c6 20 80 01 	st  %g3, [ %g2 + %g1 ]
40028604:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40028608:	82 00 40 01 	add  %g1, %g1, %g1
4002860c:	85 28 60 02 	sll  %g1, 2, %g2
40028610:	82 00 40 02 	add  %g1, %g2, %g1
40028614:	ba 00 60 06 	add  %g1, 6, %i5
40028618:	90 10 20 04 	mov  4, %o0
4002861c:	92 10 20 00 	clr  %o1
40028620:	94 10 20 00 	clr  %o2
40028624:	96 10 20 29 	mov  0x29, %o3
40028628:	98 10 20 00 	clr  %o4
4002862c:	9a 10 20 00 	clr  %o5
40028630:	7f ff fe 72 	call  40027ff8 <generate_opcode_10>
40028634:	01 00 00 00 	nop 
40028638:	86 10 00 08 	mov  %o0, %g3
4002863c:	c4 07 bf e4 	ld  [ %fp + -28 ], %g2
40028640:	83 2f 60 02 	sll  %i5, 2, %g1
40028644:	c6 20 80 01 	st  %g3, [ %g2 + %g1 ]
40028648:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002864c:	82 00 40 01 	add  %g1, %g1, %g1
40028650:	85 28 60 02 	sll  %g1, 2, %g2
40028654:	82 00 40 02 	add  %g1, %g2, %g1
40028658:	ba 00 60 07 	add  %g1, 7, %i5
4002865c:	c2 0f bf f3 	ldub  [ %fp + -13 ], %g1
40028660:	83 28 60 18 	sll  %g1, 0x18, %g1
40028664:	85 38 60 18 	sra  %g1, 0x18, %g2
40028668:	c2 0f bf c9 	ldub  [ %fp + -55 ], %g1
4002866c:	82 08 60 ff 	and  %g1, 0xff, %g1
40028670:	90 10 20 04 	mov  4, %o0
40028674:	92 10 00 02 	mov  %g2, %o1
40028678:	94 10 20 00 	clr  %o2
4002867c:	96 10 00 01 	mov  %g1, %o3
40028680:	98 10 20 01 	mov  1, %o4
40028684:	9a 10 20 10 	mov  0x10, %o5
40028688:	7f ff fe 91 	call  400280cc <generate_opcode_11>
4002868c:	01 00 00 00 	nop 
40028690:	86 10 00 08 	mov  %o0, %g3
40028694:	c4 07 bf e4 	ld  [ %fp + -28 ], %g2
40028698:	83 2f 60 02 	sll  %i5, 2, %g1
4002869c:	c6 20 80 01 	st  %g3, [ %g2 + %g1 ]
400286a0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400286a4:	82 00 40 01 	add  %g1, %g1, %g1
400286a8:	85 28 60 02 	sll  %g1, 2, %g2
400286ac:	82 00 40 02 	add  %g1, %g2, %g1
400286b0:	ba 00 60 08 	add  %g1, 8, %i5
400286b4:	c2 0f bf de 	ldub  [ %fp + -34 ], %g1
400286b8:	83 28 60 18 	sll  %g1, 0x18, %g1
400286bc:	89 38 60 18 	sra  %g1, 0x18, %g4
400286c0:	c2 0f bf df 	ldub  [ %fp + -33 ], %g1
400286c4:	83 28 60 18 	sll  %g1, 0x18, %g1
400286c8:	87 38 60 18 	sra  %g1, 0x18, %g3
400286cc:	c2 0f bf de 	ldub  [ %fp + -34 ], %g1
400286d0:	83 28 60 18 	sll  %g1, 0x18, %g1
400286d4:	85 38 60 18 	sra  %g1, 0x18, %g2
400286d8:	c2 0f bf d9 	ldub  [ %fp + -39 ], %g1
400286dc:	82 08 60 ff 	and  %g1, 0xff, %g1
400286e0:	90 10 00 04 	mov  %g4, %o0
400286e4:	92 10 00 03 	mov  %g3, %o1
400286e8:	94 10 00 02 	mov  %g2, %o2
400286ec:	96 10 00 01 	mov  %g1, %o3
400286f0:	98 10 20 00 	clr  %o4
400286f4:	9a 10 20 00 	clr  %o5
400286f8:	7f ff fe 40 	call  40027ff8 <generate_opcode_10>
400286fc:	01 00 00 00 	nop 
40028700:	86 10 00 08 	mov  %o0, %g3
40028704:	c4 07 bf e4 	ld  [ %fp + -28 ], %g2
40028708:	83 2f 60 02 	sll  %i5, 2, %g1
4002870c:	c6 20 80 01 	st  %g3, [ %g2 + %g1 ]
40028710:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40028714:	82 00 40 01 	add  %g1, %g1, %g1
40028718:	85 28 60 02 	sll  %g1, 2, %g2
4002871c:	82 00 40 02 	add  %g1, %g2, %g1
40028720:	ba 00 60 09 	add  %g1, 9, %i5
40028724:	c2 0f bf dd 	ldub  [ %fp + -35 ], %g1
40028728:	83 28 60 18 	sll  %g1, 0x18, %g1
4002872c:	89 38 60 18 	sra  %g1, 0x18, %g4
40028730:	c2 0f bf df 	ldub  [ %fp + -33 ], %g1
40028734:	83 28 60 18 	sll  %g1, 0x18, %g1
40028738:	87 38 60 18 	sra  %g1, 0x18, %g3
4002873c:	c2 0f bf dd 	ldub  [ %fp + -35 ], %g1
40028740:	83 28 60 18 	sll  %g1, 0x18, %g1
40028744:	85 38 60 18 	sra  %g1, 0x18, %g2
40028748:	c2 0f bf d9 	ldub  [ %fp + -39 ], %g1
4002874c:	82 08 60 ff 	and  %g1, 0xff, %g1
40028750:	90 10 00 04 	mov  %g4, %o0
40028754:	92 10 00 03 	mov  %g3, %o1
40028758:	94 10 00 02 	mov  %g2, %o2
4002875c:	96 10 00 01 	mov  %g1, %o3
40028760:	98 10 20 00 	clr  %o4
40028764:	9a 10 20 00 	clr  %o5
40028768:	7f ff fe 24 	call  40027ff8 <generate_opcode_10>
4002876c:	01 00 00 00 	nop 
40028770:	86 10 00 08 	mov  %o0, %g3
40028774:	c4 07 bf e4 	ld  [ %fp + -28 ], %g2
40028778:	83 2f 60 02 	sll  %i5, 2, %g1
4002877c:	c6 20 80 01 	st  %g3, [ %g2 + %g1 ]
40028780:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40028784:	82 00 60 01 	inc  %g1
40028788:	82 00 40 01 	add  %g1, %g1, %g1
4002878c:	85 28 60 02 	sll  %g1, 2, %g2
40028790:	ba 00 40 02 	add  %g1, %g2, %i5
40028794:	c2 0f bf de 	ldub  [ %fp + -34 ], %g1
40028798:	83 28 60 18 	sll  %g1, 0x18, %g1
4002879c:	87 38 60 18 	sra  %g1, 0x18, %g3
400287a0:	c2 0f bf f3 	ldub  [ %fp + -13 ], %g1
400287a4:	83 28 60 18 	sll  %g1, 0x18, %g1
400287a8:	85 38 60 18 	sra  %g1, 0x18, %g2
400287ac:	c2 0f bf c9 	ldub  [ %fp + -55 ], %g1
400287b0:	82 08 60 ff 	and  %g1, 0xff, %g1
400287b4:	90 10 00 03 	mov  %g3, %o0
400287b8:	92 10 00 02 	mov  %g2, %o1
400287bc:	94 10 20 00 	clr  %o2
400287c0:	96 10 00 01 	mov  %g1, %o3
400287c4:	98 10 20 01 	mov  1, %o4
400287c8:	9a 10 20 08 	mov  8, %o5
400287cc:	7f ff fe 40 	call  400280cc <generate_opcode_11>
400287d0:	01 00 00 00 	nop 
400287d4:	86 10 00 08 	mov  %o0, %g3
400287d8:	c4 07 bf e4 	ld  [ %fp + -28 ], %g2
400287dc:	83 2f 60 02 	sll  %i5, 2, %g1
400287e0:	c6 20 80 01 	st  %g3, [ %g2 + %g1 ]
400287e4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400287e8:	82 00 40 01 	add  %g1, %g1, %g1
400287ec:	85 28 60 02 	sll  %g1, 2, %g2
400287f0:	82 00 40 02 	add  %g1, %g2, %g1
400287f4:	ba 00 60 0b 	add  %g1, 0xb, %i5
400287f8:	c2 0f bf dd 	ldub  [ %fp + -35 ], %g1
400287fc:	83 28 60 18 	sll  %g1, 0x18, %g1
40028800:	87 38 60 18 	sra  %g1, 0x18, %g3
40028804:	c2 0f bf f3 	ldub  [ %fp + -13 ], %g1
40028808:	83 28 60 18 	sll  %g1, 0x18, %g1
4002880c:	85 38 60 18 	sra  %g1, 0x18, %g2
40028810:	c2 0f bf c9 	ldub  [ %fp + -55 ], %g1
40028814:	82 08 60 ff 	and  %g1, 0xff, %g1
40028818:	90 10 00 03 	mov  %g3, %o0
4002881c:	92 10 00 02 	mov  %g2, %o1
40028820:	94 10 20 00 	clr  %o2
40028824:	96 10 00 01 	mov  %g1, %o3
40028828:	98 10 20 01 	mov  1, %o4
4002882c:	9a 10 20 0c 	mov  0xc, %o5
40028830:	7f ff fe 27 	call  400280cc <generate_opcode_11>
40028834:	01 00 00 00 	nop 
40028838:	86 10 00 08 	mov  %o0, %g3
4002883c:	c4 07 bf e4 	ld  [ %fp + -28 ], %g2
40028840:	83 2f 60 02 	sll  %i5, 2, %g1
40028844:	c6 20 80 01 	st  %g3, [ %g2 + %g1 ]
40028848:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002884c:	82 00 40 01 	add  %g1, %g1, %g1
40028850:	85 28 60 02 	sll  %g1, 2, %g2
40028854:	82 00 40 02 	add  %g1, %g2, %g1
40028858:	ba 00 60 0c 	add  %g1, 0xc, %i5
4002885c:	c2 0f bf f3 	ldub  [ %fp + -13 ], %g1
40028860:	83 28 60 18 	sll  %g1, 0x18, %g1
40028864:	85 38 60 18 	sra  %g1, 0x18, %g2
40028868:	c2 0f bf f3 	ldub  [ %fp + -13 ], %g1
4002886c:	83 28 60 18 	sll  %g1, 0x18, %g1
40028870:	83 38 60 18 	sra  %g1, 0x18, %g1
40028874:	90 10 00 02 	mov  %g2, %o0
40028878:	92 10 00 01 	mov  %g1, %o1
4002887c:	94 10 20 00 	clr  %o2
40028880:	96 10 20 00 	clr  %o3
40028884:	98 10 20 01 	mov  1, %o4
40028888:	9a 10 20 18 	mov  0x18, %o5
4002888c:	7f ff fd db 	call  40027ff8 <generate_opcode_10>
40028890:	01 00 00 00 	nop 
40028894:	86 10 00 08 	mov  %o0, %g3
40028898:	c4 07 bf e4 	ld  [ %fp + -28 ], %g2
4002889c:	83 2f 60 02 	sll  %i5, 2, %g1
400288a0:	c6 20 80 01 	st  %g3, [ %g2 + %g1 ]
400288a4:	c2 0f bf de 	ldub  [ %fp + -34 ], %g1
400288a8:	82 08 60 ff 	and  %g1, 0xff, %g1
400288ac:	84 08 60 07 	and  %g1, 7, %g2
400288b0:	82 10 00 02 	mov  %g2, %g1
400288b4:	82 00 40 01 	add  %g1, %g1, %g1
400288b8:	82 00 40 02 	add  %g1, %g2, %g1
400288bc:	83 28 60 02 	sll  %g1, 2, %g1
400288c0:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
400288c4:	86 00 80 01 	add  %g2, %g1, %g3
400288c8:	c2 0f bf de 	ldub  [ %fp + -34 ], %g1
400288cc:	82 08 60 ff 	and  %g1, 0xff, %g1
400288d0:	84 08 60 07 	and  %g1, 7, %g2
400288d4:	82 10 00 02 	mov  %g2, %g1
400288d8:	82 00 40 01 	add  %g1, %g1, %g1
400288dc:	82 00 40 02 	add  %g1, %g2, %g1
400288e0:	83 28 60 02 	sll  %g1, 2, %g1
400288e4:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
400288e8:	82 00 80 01 	add  %g2, %g1, %g1
400288ec:	c2 00 40 00 	ld  [ %g1 ], %g1
400288f0:	82 00 60 01 	inc  %g1
400288f4:	c2 20 c0 00 	st  %g1, [ %g3 ]
400288f8:	c2 0f bf dd 	ldub  [ %fp + -35 ], %g1
400288fc:	82 08 60 ff 	and  %g1, 0xff, %g1
40028900:	84 08 60 07 	and  %g1, 7, %g2
40028904:	82 10 00 02 	mov  %g2, %g1
40028908:	82 00 40 01 	add  %g1, %g1, %g1
4002890c:	82 00 40 02 	add  %g1, %g2, %g1
40028910:	83 28 60 02 	sll  %g1, 2, %g1
40028914:	82 00 60 04 	add  %g1, 4, %g1
40028918:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
4002891c:	86 00 80 01 	add  %g2, %g1, %g3
40028920:	c2 0f bf dd 	ldub  [ %fp + -35 ], %g1
40028924:	82 08 60 ff 	and  %g1, 0xff, %g1
40028928:	84 08 60 07 	and  %g1, 7, %g2
4002892c:	82 10 00 02 	mov  %g2, %g1
40028930:	82 00 40 01 	add  %g1, %g1, %g1
40028934:	82 00 40 02 	add  %g1, %g2, %g1
40028938:	83 28 60 02 	sll  %g1, 2, %g1
4002893c:	82 00 60 04 	add  %g1, 4, %g1
40028940:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
40028944:	82 00 80 01 	add  %g2, %g1, %g1
40028948:	c2 00 40 00 	ld  [ %g1 ], %g1
4002894c:	82 00 60 01 	inc  %g1
40028950:	c2 20 c0 00 	st  %g1, [ %g3 ]
40028954:	c2 0f bf df 	ldub  [ %fp + -33 ], %g1
40028958:	82 08 60 ff 	and  %g1, 0xff, %g1
4002895c:	84 08 60 07 	and  %g1, 7, %g2
40028960:	82 10 00 02 	mov  %g2, %g1
40028964:	82 00 40 01 	add  %g1, %g1, %g1
40028968:	82 00 40 02 	add  %g1, %g2, %g1
4002896c:	83 28 60 02 	sll  %g1, 2, %g1
40028970:	82 00 60 08 	add  %g1, 8, %g1
40028974:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
40028978:	86 00 80 01 	add  %g2, %g1, %g3
4002897c:	c2 0f bf df 	ldub  [ %fp + -33 ], %g1
40028980:	82 08 60 ff 	and  %g1, 0xff, %g1
40028984:	84 08 60 07 	and  %g1, 7, %g2
40028988:	82 10 00 02 	mov  %g2, %g1
4002898c:	82 00 40 01 	add  %g1, %g1, %g1
40028990:	82 00 40 02 	add  %g1, %g2, %g1
40028994:	83 28 60 02 	sll  %g1, 2, %g1
40028998:	82 00 60 08 	add  %g1, 8, %g1
4002899c:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
400289a0:	82 00 80 01 	add  %g2, %g1, %g1
400289a4:	c2 00 40 00 	ld  [ %g1 ], %g1
400289a8:	82 00 60 01 	inc  %g1
400289ac:	c2 20 c0 00 	st  %g1, [ %g3 ]
400289b0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400289b4:	82 00 60 01 	inc  %g1
400289b8:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400289bc:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
400289c0:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
400289c4:	80 a0 80 01 	cmp  %g2, %g1
400289c8:	06 bf fe a3 	bl  40028454 <add+0x1d8>
400289cc:	01 00 00 00 	nop 
400289d0:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
400289d4:	82 00 7f fd 	add  %g1, -3, %g1
400289d8:	c4 07 bf e4 	ld  [ %fp + -28 ], %g2
400289dc:	83 28 60 02 	sll  %g1, 2, %g1
400289e0:	07 20 7a 00 	sethi  %hi(0x81e80000), %g3
400289e4:	c6 20 80 01 	st  %g3, [ %g2 + %g1 ]
400289e8:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
400289ec:	82 00 7f fe 	add  %g1, -2, %g1
400289f0:	c4 07 bf e4 	ld  [ %fp + -28 ], %g2
400289f4:	83 28 60 02 	sll  %g1, 2, %g1
400289f8:	07 20 70 f8 	sethi  %hi(0x81c3e000), %g3
400289fc:	86 10 e0 08 	or  %g3, 8, %g3	! 81c3e008 <_GLOBAL_OFFSET_TABLE_+0x41bfdbd0>
40028a00:	c6 20 80 01 	st  %g3, [ %g2 + %g1 ]
40028a04:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
40028a08:	82 00 7f ff 	add  %g1, -1, %g1
40028a0c:	c4 07 bf e4 	ld  [ %fp + -28 ], %g2
40028a10:	83 28 60 02 	sll  %g1, 2, %g1
40028a14:	07 00 40 00 	sethi  %hi(0x1000000), %g3
40028a18:	c6 20 80 01 	st  %g3, [ %g2 + %g1 ]
40028a1c:	21 10 00 00 	sethi  %hi(0x40000000), %l0
40028a20:	a0 14 20 c8 	or  %l0, 0xc8, %l0	! 400000c8 <instr_section>
40028a24:	c0 27 bf fc 	clr  [ %fp + -4 ]
40028a28:	10 80 00 0c 	b  40028a58 <add+0x7dc>
40028a2c:	01 00 00 00 	nop 
40028a30:	c4 07 bf e4 	ld  [ %fp + -28 ], %g2
40028a34:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40028a38:	83 28 60 02 	sll  %g1, 2, %g1
40028a3c:	c2 00 80 01 	ld  [ %g2 + %g1 ], %g1
40028a40:	a2 10 00 01 	mov  %g1, %l1
40028a44:	e2 24 00 00 	st  %l1, [ %l0 ]
40028a48:	a0 04 20 04 	add  %l0, 4, %l0
40028a4c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40028a50:	82 00 60 01 	inc  %g1
40028a54:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40028a58:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40028a5c:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
40028a60:	80 a0 80 01 	cmp  %g2, %g1
40028a64:	06 bf ff f3 	bl  40028a30 <add+0x7b4>
40028a68:	01 00 00 00 	nop 
40028a6c:	03 10 01 00 	sethi  %hi(0x40040000), %g1
40028a70:	90 10 60 00 	mov  %g1, %o0	! 40040000 <__sparc_get_pc_thunk.l7+0x126fc>
40028a74:	40 00 06 6a 	call  4002a41c <ee_printf>
40028a78:	01 00 00 00 	nop 
40028a7c:	82 10 20 01 	mov  1, %g1	! 1 <__DYNAMIC+0x1>
40028a80:	9c 10 00 19 	mov  %i1, %sp
40028a84:	b0 10 00 01 	mov  %g1, %i0
40028a88:	81 e8 00 00 	restore 
40028a8c:	81 c3 e0 08 	retl 
40028a90:	01 00 00 00 	nop 

40028a94 <prbs>:
40028a94:	9d e3 bf 98 	save  %sp, -104, %sp
40028a98:	82 10 00 18 	mov  %i0, %g1
40028a9c:	c2 37 a0 44 	sth  %g1, [ %fp + 0x44 ]
40028aa0:	c2 17 a0 44 	lduh  [ %fp + 0x44 ], %g1
40028aa4:	83 28 60 10 	sll  %g1, 0x10, %g1
40028aa8:	83 38 60 10 	sra  %g1, 0x10, %g1
40028aac:	85 38 60 1f 	sra  %g1, 0x1f, %g2
40028ab0:	c2 17 a0 44 	lduh  [ %fp + 0x44 ], %g1
40028ab4:	83 28 60 10 	sll  %g1, 0x10, %g1
40028ab8:	83 38 60 10 	sra  %g1, 0x10, %g1
40028abc:	83 38 60 1c 	sra  %g1, 0x1c, %g1
40028ac0:	84 18 80 01 	xor  %g2, %g1, %g2
40028ac4:	c2 17 a0 44 	lduh  [ %fp + 0x44 ], %g1
40028ac8:	83 28 60 10 	sll  %g1, 0x10, %g1
40028acc:	83 38 60 10 	sra  %g1, 0x10, %g1
40028ad0:	83 38 60 12 	sra  %g1, 0x12, %g1
40028ad4:	84 18 80 01 	xor  %g2, %g1, %g2
40028ad8:	c2 17 a0 44 	lduh  [ %fp + 0x44 ], %g1
40028adc:	83 28 60 10 	sll  %g1, 0x10, %g1
40028ae0:	83 38 60 10 	sra  %g1, 0x10, %g1
40028ae4:	83 38 60 05 	sra  %g1, 5, %g1
40028ae8:	83 28 60 10 	sll  %g1, 0x10, %g1
40028aec:	83 38 60 10 	sra  %g1, 0x10, %g1
40028af0:	82 18 80 01 	xor  %g2, %g1, %g1
40028af4:	82 08 60 01 	and  %g1, 1, %g1
40028af8:	82 18 60 00 	xor  %g1, 0, %g1
40028afc:	80 a0 00 01 	cmp  %g0, %g1
40028b00:	82 40 20 00 	addx  %g0, 0, %g1
40028b04:	c2 2f bf ff 	stb  %g1, [ %fp + -1 ]
40028b08:	c2 17 a0 44 	lduh  [ %fp + 0x44 ], %g1
40028b0c:	83 28 60 10 	sll  %g1, 0x10, %g1
40028b10:	83 38 60 10 	sra  %g1, 0x10, %g1
40028b14:	83 38 60 01 	sra  %g1, 1, %g1
40028b18:	84 10 00 01 	mov  %g1, %g2
40028b1c:	c2 0f bf ff 	ldub  [ %fp + -1 ], %g1
40028b20:	82 08 60 ff 	and  %g1, 0xff, %g1
40028b24:	83 28 60 0c 	sll  %g1, 0xc, %g1
40028b28:	82 10 80 01 	or  %g2, %g1, %g1
40028b2c:	c2 37 a0 44 	sth  %g1, [ %fp + 0x44 ]
40028b30:	c2 17 a0 44 	lduh  [ %fp + 0x44 ], %g1
40028b34:	83 28 60 10 	sll  %g1, 0x10, %g1
40028b38:	83 38 60 10 	sra  %g1, 0x10, %g1
40028b3c:	b0 10 00 01 	mov  %g1, %i0
40028b40:	81 e8 00 00 	restore 
40028b44:	81 c3 e0 08 	retl 
40028b48:	01 00 00 00 	nop 

40028b4c <prbs_32>:
40028b4c:	9d e3 bf 98 	save  %sp, -104, %sp
40028b50:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40028b54:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40028b58:	85 30 60 1f 	srl  %g1, 0x1f, %g2
40028b5c:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40028b60:	83 30 60 1e 	srl  %g1, 0x1e, %g1
40028b64:	84 18 80 01 	xor  %g2, %g1, %g2
40028b68:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40028b6c:	83 30 60 19 	srl  %g1, 0x19, %g1
40028b70:	84 18 80 01 	xor  %g2, %g1, %g2
40028b74:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40028b78:	83 30 60 1a 	srl  %g1, 0x1a, %g1
40028b7c:	82 18 80 01 	xor  %g2, %g1, %g1
40028b80:	82 08 60 01 	and  %g1, 1, %g1
40028b84:	82 18 60 00 	xor  %g1, 0, %g1
40028b88:	80 a0 00 01 	cmp  %g0, %g1
40028b8c:	82 40 20 00 	addx  %g0, 0, %g1
40028b90:	c2 2f bf ff 	stb  %g1, [ %fp + -1 ]
40028b94:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40028b98:	85 28 60 1f 	sll  %g1, 0x1f, %g2
40028b9c:	83 30 60 01 	srl  %g1, 1, %g1
40028ba0:	82 10 80 01 	or  %g2, %g1, %g1
40028ba4:	c2 27 a0 44 	st  %g1, [ %fp + 0x44 ]
40028ba8:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40028bac:	b0 10 00 01 	mov  %g1, %i0
40028bb0:	81 e8 00 00 	restore 
40028bb4:	81 c3 e0 08 	retl 
40028bb8:	01 00 00 00 	nop 

40028bbc <generate_input_output>:
40028bbc:	9d e3 bf 88 	save  %sp, -120, %sp
40028bc0:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40028bc4:	82 10 00 0e 	mov  %sp, %g1
40028bc8:	b2 10 00 01 	mov  %g1, %i1
40028bcc:	90 10 20 03 	mov  3, %o0
40028bd0:	40 00 0a 6a 	call  4002b578 <__ajit_write_serial_control_register__>
40028bd4:	01 00 00 00 	nop 
40028bd8:	82 10 23 84 	mov  0x384, %g1	! 384 <__DYNAMIC+0x384>
40028bdc:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
40028be0:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40028be4:	82 00 40 01 	add  %g1, %g1, %g1
40028be8:	84 00 7f ff 	add  %g1, -1, %g2
40028bec:	c4 27 bf f0 	st  %g2, [ %fp + -16 ]
40028bf0:	84 10 00 01 	mov  %g1, %g2
40028bf4:	86 10 00 02 	mov  %g2, %g3
40028bf8:	84 10 20 00 	clr  %g2
40028bfc:	89 30 e0 1b 	srl  %g3, 0x1b, %g4
40028c00:	b5 28 a0 05 	sll  %g2, 5, %i2
40028c04:	b4 11 00 1a 	or  %g4, %i2, %i2
40028c08:	b7 28 e0 05 	sll  %g3, 5, %i3
40028c0c:	84 10 00 01 	mov  %g1, %g2
40028c10:	86 10 00 02 	mov  %g2, %g3
40028c14:	84 10 20 00 	clr  %g2
40028c18:	89 30 e0 1b 	srl  %g3, 0x1b, %g4
40028c1c:	b9 28 a0 05 	sll  %g2, 5, %i4
40028c20:	b8 11 00 1c 	or  %g4, %i4, %i4
40028c24:	bb 28 e0 05 	sll  %g3, 5, %i5
40028c28:	83 28 60 02 	sll  %g1, 2, %g1
40028c2c:	82 00 60 03 	add  %g1, 3, %g1
40028c30:	82 00 60 07 	add  %g1, 7, %g1
40028c34:	83 30 60 03 	srl  %g1, 3, %g1
40028c38:	83 28 60 03 	sll  %g1, 3, %g1
40028c3c:	9c 23 80 01 	sub  %sp, %g1, %sp
40028c40:	82 03 a0 5c 	add  %sp, 0x5c, %g1
40028c44:	82 00 60 03 	add  %g1, 3, %g1
40028c48:	83 30 60 02 	srl  %g1, 2, %g1
40028c4c:	83 28 60 02 	sll  %g1, 2, %g1
40028c50:	c2 27 bf ec 	st  %g1, [ %fp + -20 ]
40028c54:	03 25 af 61 	sethi  %hi(0x96bd8400), %g1
40028c58:	82 10 60 3d 	or  %g1, 0x3d, %g1	! 96bd843d <_GLOBAL_OFFSET_TABLE_+0x56b98005>
40028c5c:	c2 27 bf e8 	st  %g1, [ %fp + -24 ]
40028c60:	c2 07 bf e8 	ld  [ %fp + -24 ], %g1
40028c64:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40028c68:	c0 27 bf f8 	clr  [ %fp + -8 ]
40028c6c:	10 80 00 25 	b  40028d00 <generate_input_output+0x144>
40028c70:	01 00 00 00 	nop 
40028c74:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40028c78:	90 10 00 01 	mov  %g1, %o0
40028c7c:	7f ff ff b4 	call  40028b4c <prbs_32>
40028c80:	01 00 00 00 	nop 
40028c84:	82 10 00 08 	mov  %o0, %g1
40028c88:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40028c8c:	c6 07 bf fc 	ld  [ %fp + -4 ], %g3
40028c90:	c4 07 bf ec 	ld  [ %fp + -20 ], %g2
40028c94:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40028c98:	83 28 60 02 	sll  %g1, 2, %g1
40028c9c:	c6 20 80 01 	st  %g3, [ %g2 + %g1 ]
40028ca0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40028ca4:	90 10 00 01 	mov  %g1, %o0
40028ca8:	7f ff ff a9 	call  40028b4c <prbs_32>
40028cac:	01 00 00 00 	nop 
40028cb0:	82 10 00 08 	mov  %o0, %g1
40028cb4:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40028cb8:	c4 07 bf f4 	ld  [ %fp + -12 ], %g2
40028cbc:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40028cc0:	82 00 80 01 	add  %g2, %g1, %g1
40028cc4:	c6 07 bf fc 	ld  [ %fp + -4 ], %g3
40028cc8:	c4 07 bf ec 	ld  [ %fp + -20 ], %g2
40028ccc:	83 28 60 02 	sll  %g1, 2, %g1
40028cd0:	c6 20 80 01 	st  %g3, [ %g2 + %g1 ]
40028cd4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40028cd8:	80 a0 7f ff 	cmp  %g1, -1
40028cdc:	12 80 00 06 	bne  40028cf4 <generate_input_output+0x138>
40028ce0:	01 00 00 00 	nop 
40028ce4:	03 10 01 00 	sethi  %hi(0x40040000), %g1
40028ce8:	90 10 60 48 	or  %g1, 0x48, %o0	! 40040048 <__sparc_get_pc_thunk.l7+0x12744>
40028cec:	40 00 05 cc 	call  4002a41c <ee_printf>
40028cf0:	01 00 00 00 	nop 
40028cf4:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40028cf8:	82 00 60 01 	inc  %g1
40028cfc:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40028d00:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
40028d04:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40028d08:	80 a0 80 01 	cmp  %g2, %g1
40028d0c:	06 bf ff da 	bl  40028c74 <generate_input_output+0xb8>
40028d10:	01 00 00 00 	nop 
40028d14:	c0 27 bf f8 	clr  [ %fp + -8 ]
40028d18:	10 80 00 20 	b  40028d98 <generate_input_output+0x1dc>
40028d1c:	01 00 00 00 	nop 
40028d20:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
40028d24:	82 10 00 02 	mov  %g2, %g1
40028d28:	82 00 40 01 	add  %g1, %g1, %g1
40028d2c:	82 00 40 02 	add  %g1, %g2, %g1
40028d30:	83 28 60 03 	sll  %g1, 3, %g1
40028d34:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
40028d38:	82 00 80 01 	add  %g2, %g1, %g1
40028d3c:	c6 07 bf ec 	ld  [ %fp + -20 ], %g3
40028d40:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
40028d44:	85 28 a0 02 	sll  %g2, 2, %g2
40028d48:	c4 00 c0 02 	ld  [ %g3 + %g2 ], %g2
40028d4c:	c4 20 40 00 	st  %g2, [ %g1 ]
40028d50:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
40028d54:	82 10 00 02 	mov  %g2, %g1
40028d58:	82 00 40 01 	add  %g1, %g1, %g1
40028d5c:	82 00 40 02 	add  %g1, %g2, %g1
40028d60:	83 28 60 03 	sll  %g1, 3, %g1
40028d64:	82 00 60 04 	add  %g1, 4, %g1
40028d68:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
40028d6c:	82 00 80 01 	add  %g2, %g1, %g1
40028d70:	c6 07 bf f4 	ld  [ %fp + -12 ], %g3
40028d74:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
40028d78:	84 00 c0 02 	add  %g3, %g2, %g2
40028d7c:	c6 07 bf ec 	ld  [ %fp + -20 ], %g3
40028d80:	85 28 a0 02 	sll  %g2, 2, %g2
40028d84:	c4 00 c0 02 	ld  [ %g3 + %g2 ], %g2
40028d88:	c4 20 40 00 	st  %g2, [ %g1 ]
40028d8c:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40028d90:	82 00 60 01 	inc  %g1
40028d94:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40028d98:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
40028d9c:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40028da0:	80 a0 80 01 	cmp  %g2, %g1
40028da4:	06 bf ff df 	bl  40028d20 <generate_input_output+0x164>
40028da8:	01 00 00 00 	nop 
40028dac:	03 10 01 00 	sethi  %hi(0x40040000), %g1
40028db0:	90 10 60 60 	or  %g1, 0x60, %o0	! 40040060 <__sparc_get_pc_thunk.l7+0x1275c>
40028db4:	40 00 05 9a 	call  4002a41c <ee_printf>
40028db8:	01 00 00 00 	nop 
40028dbc:	82 10 20 01 	mov  1, %g1	! 1 <__DYNAMIC+0x1>
40028dc0:	9c 10 00 19 	mov  %i1, %sp
40028dc4:	b0 10 00 01 	mov  %g1, %i0
40028dc8:	81 e8 00 00 	restore 
40028dcc:	81 c3 e0 08 	retl 
40028dd0:	01 00 00 00 	nop 
40028dd4:	40 02 a1 30 	call  400d1294 <_GLOBAL_OFFSET_TABLE_+0x90e5c>
40028dd8:	40 02 a2 04 	call  400d15e8 <_GLOBAL_OFFSET_TABLE_+0x911b0>
40028ddc:	40 02 a2 04 	call  400d15ec <_GLOBAL_OFFSET_TABLE_+0x911b4>
40028de0:	40 02 a2 04 	call  400d15f0 <_GLOBAL_OFFSET_TABLE_+0x911b8>
40028de4:	40 02 a2 04 	call  400d15f4 <_GLOBAL_OFFSET_TABLE_+0x911bc>
40028de8:	40 02 a2 04 	call  400d15f8 <_GLOBAL_OFFSET_TABLE_+0x911c0>
40028dec:	40 02 a2 04 	call  400d15fc <_GLOBAL_OFFSET_TABLE_+0x911c4>
40028df0:	40 02 a2 04 	call  400d1600 <_GLOBAL_OFFSET_TABLE_+0x911c8>
40028df4:	40 02 a2 04 	call  400d1604 <_GLOBAL_OFFSET_TABLE_+0x911cc>
40028df8:	40 02 a2 04 	call  400d1608 <_GLOBAL_OFFSET_TABLE_+0x911d0>
40028dfc:	40 02 a2 04 	call  400d160c <_GLOBAL_OFFSET_TABLE_+0x911d4>
40028e00:	40 02 a2 04 	call  400d1610 <_GLOBAL_OFFSET_TABLE_+0x911d8>
40028e04:	40 02 a2 04 	call  400d1614 <_GLOBAL_OFFSET_TABLE_+0x911dc>
40028e08:	40 02 a2 04 	call  400d1618 <_GLOBAL_OFFSET_TABLE_+0x911e0>
40028e0c:	40 02 a2 04 	call  400d161c <_GLOBAL_OFFSET_TABLE_+0x911e4>
40028e10:	40 02 a2 04 	call  400d1620 <_GLOBAL_OFFSET_TABLE_+0x911e8>
40028e14:	40 02 a2 04 	call  400d1624 <_GLOBAL_OFFSET_TABLE_+0x911ec>
40028e18:	40 02 a2 04 	call  400d1628 <_GLOBAL_OFFSET_TABLE_+0x911f0>
40028e1c:	40 02 a2 04 	call  400d162c <_GLOBAL_OFFSET_TABLE_+0x911f4>
40028e20:	40 02 a2 04 	call  400d1630 <_GLOBAL_OFFSET_TABLE_+0x911f8>
40028e24:	40 02 a2 04 	call  400d1634 <_GLOBAL_OFFSET_TABLE_+0x911fc>
40028e28:	40 02 a2 04 	call  400d1638 <_GLOBAL_OFFSET_TABLE_+0x91200>
40028e2c:	40 02 a2 04 	call  400d163c <_GLOBAL_OFFSET_TABLE_+0x91204>
40028e30:	40 02 a1 d4 	call  400d1580 <_GLOBAL_OFFSET_TABLE_+0x91148>
40028e34:	40 02 a2 04 	call  400d1644 <_GLOBAL_OFFSET_TABLE_+0x9120c>
40028e38:	40 02 a2 04 	call  400d1648 <_GLOBAL_OFFSET_TABLE_+0x91210>
40028e3c:	40 02 a2 04 	call  400d164c <_GLOBAL_OFFSET_TABLE_+0x91214>
40028e40:	40 02 a2 04 	call  400d1650 <_GLOBAL_OFFSET_TABLE_+0x91218>
40028e44:	40 02 a2 04 	call  400d1654 <_GLOBAL_OFFSET_TABLE_+0x9121c>
40028e48:	40 02 a2 04 	call  400d1658 <_GLOBAL_OFFSET_TABLE_+0x91220>
40028e4c:	40 02 a2 04 	call  400d165c <_GLOBAL_OFFSET_TABLE_+0x91224>
40028e50:	40 02 a2 04 	call  400d1660 <_GLOBAL_OFFSET_TABLE_+0x91228>
40028e54:	40 02 a1 3c 	call  400d1344 <_GLOBAL_OFFSET_TABLE_+0x90f0c>
40028e58:	40 02 a2 04 	call  400d1668 <_GLOBAL_OFFSET_TABLE_+0x91230>
40028e5c:	40 02 9e 9c 	call  400d08cc <_GLOBAL_OFFSET_TABLE_+0x90494>
40028e60:	40 02 a1 f0 	call  400d1620 <_GLOBAL_OFFSET_TABLE_+0x911e8>
40028e64:	40 02 a2 04 	call  400d1674 <_GLOBAL_OFFSET_TABLE_+0x9123c>
40028e68:	40 02 a2 04 	call  400d1678 <_GLOBAL_OFFSET_TABLE_+0x91240>
40028e6c:	40 02 a2 04 	call  400d167c <_GLOBAL_OFFSET_TABLE_+0x91244>
40028e70:	40 02 a2 04 	call  400d1680 <_GLOBAL_OFFSET_TABLE_+0x91248>
40028e74:	40 02 a1 f0 	call  400d1634 <_GLOBAL_OFFSET_TABLE_+0x911fc>
40028e78:	40 02 a2 04 	call  400d1688 <_GLOBAL_OFFSET_TABLE_+0x91250>
40028e7c:	40 02 a2 04 	call  400d168c <_GLOBAL_OFFSET_TABLE_+0x91254>
40028e80:	40 02 a2 04 	call  400d1690 <_GLOBAL_OFFSET_TABLE_+0x91258>
40028e84:	40 02 a2 04 	call  400d1694 <_GLOBAL_OFFSET_TABLE_+0x9125c>
40028e88:	40 02 a2 04 	call  400d1698 <_GLOBAL_OFFSET_TABLE_+0x91260>
40028e8c:	40 02 a1 c4 	call  400d159c <_GLOBAL_OFFSET_TABLE_+0x91164>
40028e90:	40 02 a0 cc 	call  400d11c0 <_GLOBAL_OFFSET_TABLE_+0x90d88>
40028e94:	40 02 a2 04 	call  400d16a4 <_GLOBAL_OFFSET_TABLE_+0x9126c>
40028e98:	40 02 a2 04 	call  400d16a8 <_GLOBAL_OFFSET_TABLE_+0x91270>
40028e9c:	40 02 9f 5c 	call  400d0c0c <_GLOBAL_OFFSET_TABLE_+0x907d4>
40028ea0:	40 02 a2 04 	call  400d16b0 <_GLOBAL_OFFSET_TABLE_+0x91278>
40028ea4:	40 02 a2 8c 	call  400d18d4 <_GLOBAL_OFFSET_TABLE_+0x9149c>
40028ea8:	40 02 a2 04 	call  400d16b8 <_GLOBAL_OFFSET_TABLE_+0x91280>
40028eac:	40 02 a2 04 	call  400d16bc <_GLOBAL_OFFSET_TABLE_+0x91284>
40028eb0:	40 02 a1 e0 	call  400d1630 <_GLOBAL_OFFSET_TABLE_+0x911f8>
40028eb4:	40 02 9c 24 	call  400cff44 <_GLOBAL_OFFSET_TABLE_+0x8fb0c>
40028eb8:	40 02 9c 60 	call  400d0038 <_GLOBAL_OFFSET_TABLE_+0x8fc00>
40028ebc:	40 02 9c 60 	call  400d003c <_GLOBAL_OFFSET_TABLE_+0x8fc04>
40028ec0:	40 02 9c 38 	call  400cffa0 <_GLOBAL_OFFSET_TABLE_+0x8fb68>
40028ec4:	40 02 9c 60 	call  400d0044 <_GLOBAL_OFFSET_TABLE_+0x8fc0c>
40028ec8:	40 02 9c 60 	call  400d0048 <_GLOBAL_OFFSET_TABLE_+0x8fc10>
40028ecc:	40 02 9c 60 	call  400d004c <_GLOBAL_OFFSET_TABLE_+0x8fc14>
40028ed0:	40 02 9c 60 	call  400d0050 <_GLOBAL_OFFSET_TABLE_+0x8fc18>
40028ed4:	40 02 9c 60 	call  400d0054 <_GLOBAL_OFFSET_TABLE_+0x8fc1c>
40028ed8:	40 02 9c 60 	call  400d0058 <_GLOBAL_OFFSET_TABLE_+0x8fc20>
40028edc:	40 02 9c 60 	call  400d005c <_GLOBAL_OFFSET_TABLE_+0x8fc24>
40028ee0:	40 02 9c 10 	call  400cff20 <_GLOBAL_OFFSET_TABLE_+0x8fae8>
40028ee4:	40 02 9c 60 	call  400d0064 <_GLOBAL_OFFSET_TABLE_+0x8fc2c>
40028ee8:	40 02 9b fc 	call  400cfed8 <_GLOBAL_OFFSET_TABLE_+0x8faa0>
40028eec:	40 02 9c 60 	call  400d006c <_GLOBAL_OFFSET_TABLE_+0x8fc34>
40028ef0:	40 02 9c 60 	call  400d0070 <_GLOBAL_OFFSET_TABLE_+0x8fc38>
40028ef4:	40 02 9c 4c 	call  400d0024 <_GLOBAL_OFFSET_TABLE_+0x8fbec>

40028ef8 <strnlen>:
40028ef8:	9d e3 bf 98 	save  %sp, -104, %sp
40028efc:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40028f00:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40028f04:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40028f08:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40028f0c:	10 80 00 05 	b  40028f20 <strnlen+0x28>
40028f10:	01 00 00 00 	nop 
40028f14:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40028f18:	82 00 60 01 	inc  %g1
40028f1c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40028f20:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40028f24:	c2 08 40 00 	ldub  [ %g1 ], %g1
40028f28:	83 28 60 18 	sll  %g1, 0x18, %g1
40028f2c:	83 38 60 18 	sra  %g1, 0x18, %g1
40028f30:	80 a0 60 00 	cmp  %g1, 0
40028f34:	02 80 00 0d 	be  40028f68 <strnlen+0x70>
40028f38:	01 00 00 00 	nop 
40028f3c:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40028f40:	82 18 60 00 	xor  %g1, 0, %g1
40028f44:	80 a0 00 01 	cmp  %g0, %g1
40028f48:	82 40 20 00 	addx  %g0, 0, %g1
40028f4c:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
40028f50:	84 00 bf ff 	add  %g2, -1, %g2
40028f54:	c4 27 a0 48 	st  %g2, [ %fp + 0x48 ]
40028f58:	82 08 60 ff 	and  %g1, 0xff, %g1
40028f5c:	80 a0 60 00 	cmp  %g1, 0
40028f60:	12 bf ff ed 	bne  40028f14 <strnlen+0x1c>
40028f64:	01 00 00 00 	nop 
40028f68:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40028f6c:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40028f70:	82 20 80 01 	sub  %g2, %g1, %g1
40028f74:	b0 10 00 01 	mov  %g1, %i0
40028f78:	81 e8 00 00 	restore 
40028f7c:	81 c3 e0 08 	retl 
40028f80:	01 00 00 00 	nop 

40028f84 <skip_atoi>:
40028f84:	9d e3 bf 98 	save  %sp, -104, %sp
40028f88:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40028f8c:	c0 27 bf fc 	clr  [ %fp + -4 ]
40028f90:	10 80 00 11 	b  40028fd4 <skip_atoi+0x50>
40028f94:	01 00 00 00 	nop 
40028f98:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40028f9c:	82 00 40 01 	add  %g1, %g1, %g1
40028fa0:	85 28 60 02 	sll  %g1, 2, %g2
40028fa4:	86 00 40 02 	add  %g1, %g2, %g3
40028fa8:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40028fac:	c2 00 40 00 	ld  [ %g1 ], %g1
40028fb0:	c4 08 40 00 	ldub  [ %g1 ], %g2
40028fb4:	85 28 a0 18 	sll  %g2, 0x18, %g2
40028fb8:	85 38 a0 18 	sra  %g2, 0x18, %g2
40028fbc:	84 00 c0 02 	add  %g3, %g2, %g2
40028fc0:	84 00 bf d0 	add  %g2, -48, %g2
40028fc4:	c4 27 bf fc 	st  %g2, [ %fp + -4 ]
40028fc8:	84 00 60 01 	add  %g1, 1, %g2
40028fcc:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40028fd0:	c4 20 40 00 	st  %g2, [ %g1 ]
40028fd4:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40028fd8:	c2 00 40 00 	ld  [ %g1 ], %g1
40028fdc:	c2 08 40 00 	ldub  [ %g1 ], %g1
40028fe0:	83 28 60 18 	sll  %g1, 0x18, %g1
40028fe4:	83 38 60 18 	sra  %g1, 0x18, %g1
40028fe8:	80 a0 60 2f 	cmp  %g1, 0x2f
40028fec:	04 80 00 0a 	ble  40029014 <skip_atoi+0x90>
40028ff0:	01 00 00 00 	nop 
40028ff4:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40028ff8:	c2 00 40 00 	ld  [ %g1 ], %g1
40028ffc:	c2 08 40 00 	ldub  [ %g1 ], %g1
40029000:	83 28 60 18 	sll  %g1, 0x18, %g1
40029004:	83 38 60 18 	sra  %g1, 0x18, %g1
40029008:	80 a0 60 39 	cmp  %g1, 0x39
4002900c:	04 bf ff e3 	ble  40028f98 <skip_atoi+0x14>
40029010:	01 00 00 00 	nop 
40029014:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40029018:	b0 10 00 01 	mov  %g1, %i0
4002901c:	81 e8 00 00 	restore 
40029020:	81 c3 e0 08 	retl 
40029024:	01 00 00 00 	nop 

40029028 <number>:
40029028:	9d e3 bf 50 	save  %sp, -176, %sp
4002902c:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40029030:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40029034:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40029038:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
4002903c:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
40029040:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
40029044:	03 10 01 01 	sethi  %hi(0x40040400), %g1
40029048:	82 10 60 30 	or  %g1, 0x30, %g1	! 40040430 <digits>
4002904c:	c2 00 40 00 	ld  [ %g1 ], %g1
40029050:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40029054:	c2 07 a0 58 	ld  [ %fp + 0x58 ], %g1
40029058:	82 08 60 40 	and  %g1, 0x40, %g1
4002905c:	80 a0 60 00 	cmp  %g1, 0
40029060:	02 80 00 06 	be  40029078 <number+0x50>
40029064:	01 00 00 00 	nop 
40029068:	03 10 01 01 	sethi  %hi(0x40040400), %g1
4002906c:	82 10 60 34 	or  %g1, 0x34, %g1	! 40040434 <upper_digits>
40029070:	c2 00 40 00 	ld  [ %g1 ], %g1
40029074:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40029078:	c2 07 a0 58 	ld  [ %fp + 0x58 ], %g1
4002907c:	82 08 60 10 	and  %g1, 0x10, %g1
40029080:	80 a0 60 00 	cmp  %g1, 0
40029084:	02 80 00 05 	be  40029098 <number+0x70>
40029088:	01 00 00 00 	nop 
4002908c:	c2 07 a0 58 	ld  [ %fp + 0x58 ], %g1
40029090:	82 08 7f fe 	and  %g1, -2, %g1
40029094:	c2 27 a0 58 	st  %g1, [ %fp + 0x58 ]
40029098:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
4002909c:	80 a0 60 01 	cmp  %g1, 1
400290a0:	04 80 00 06 	ble  400290b8 <number+0x90>
400290a4:	01 00 00 00 	nop 
400290a8:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
400290ac:	80 a0 60 24 	cmp  %g1, 0x24
400290b0:	04 80 00 05 	ble  400290c4 <number+0x9c>
400290b4:	01 00 00 00 	nop 
400290b8:	82 10 20 00 	clr  %g1	! 0 <__DYNAMIC>
400290bc:	10 80 01 28 	b  4002955c <number+0x534>
400290c0:	01 00 00 00 	nop 
400290c4:	c2 07 a0 58 	ld  [ %fp + 0x58 ], %g1
400290c8:	82 08 60 01 	and  %g1, 1, %g1
400290cc:	80 a0 60 00 	cmp  %g1, 0
400290d0:	02 80 00 05 	be  400290e4 <number+0xbc>
400290d4:	01 00 00 00 	nop 
400290d8:	82 10 20 30 	mov  0x30, %g1	! 30 <__DYNAMIC+0x30>
400290dc:	10 80 00 03 	b  400290e8 <number+0xc0>
400290e0:	01 00 00 00 	nop 
400290e4:	82 10 20 20 	mov  0x20, %g1	! 20 <__DYNAMIC+0x20>
400290e8:	c2 2f bf f3 	stb  %g1, [ %fp + -13 ]
400290ec:	c0 2f bf ff 	clrb  [ %fp + -1 ]
400290f0:	c2 07 a0 58 	ld  [ %fp + 0x58 ], %g1
400290f4:	82 08 60 02 	and  %g1, 2, %g1
400290f8:	80 a0 60 00 	cmp  %g1, 0
400290fc:	02 80 00 26 	be  40029194 <number+0x16c>
40029100:	01 00 00 00 	nop 
40029104:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40029108:	80 a0 60 00 	cmp  %g1, 0
4002910c:	16 80 00 0c 	bge  4002913c <number+0x114>
40029110:	01 00 00 00 	nop 
40029114:	82 10 20 2d 	mov  0x2d, %g1	! 2d <__DYNAMIC+0x2d>
40029118:	c2 2f bf ff 	stb  %g1, [ %fp + -1 ]
4002911c:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40029120:	82 20 00 01 	neg  %g1
40029124:	c2 27 a0 48 	st  %g1, [ %fp + 0x48 ]
40029128:	c2 07 a0 50 	ld  [ %fp + 0x50 ], %g1
4002912c:	82 00 7f ff 	add  %g1, -1, %g1
40029130:	c2 27 a0 50 	st  %g1, [ %fp + 0x50 ]
40029134:	10 80 00 18 	b  40029194 <number+0x16c>
40029138:	01 00 00 00 	nop 
4002913c:	c2 07 a0 58 	ld  [ %fp + 0x58 ], %g1
40029140:	82 08 60 04 	and  %g1, 4, %g1
40029144:	80 a0 60 00 	cmp  %g1, 0
40029148:	02 80 00 09 	be  4002916c <number+0x144>
4002914c:	01 00 00 00 	nop 
40029150:	82 10 20 2b 	mov  0x2b, %g1	! 2b <__DYNAMIC+0x2b>
40029154:	c2 2f bf ff 	stb  %g1, [ %fp + -1 ]
40029158:	c2 07 a0 50 	ld  [ %fp + 0x50 ], %g1
4002915c:	82 00 7f ff 	add  %g1, -1, %g1
40029160:	c2 27 a0 50 	st  %g1, [ %fp + 0x50 ]
40029164:	10 80 00 0c 	b  40029194 <number+0x16c>
40029168:	01 00 00 00 	nop 
4002916c:	c2 07 a0 58 	ld  [ %fp + 0x58 ], %g1
40029170:	82 08 60 08 	and  %g1, 8, %g1
40029174:	80 a0 60 00 	cmp  %g1, 0
40029178:	02 80 00 07 	be  40029194 <number+0x16c>
4002917c:	01 00 00 00 	nop 
40029180:	82 10 20 20 	mov  0x20, %g1	! 20 <__DYNAMIC+0x20>
40029184:	c2 2f bf ff 	stb  %g1, [ %fp + -1 ]
40029188:	c2 07 a0 50 	ld  [ %fp + 0x50 ], %g1
4002918c:	82 00 7f ff 	add  %g1, -1, %g1
40029190:	c2 27 a0 50 	st  %g1, [ %fp + 0x50 ]
40029194:	c2 07 a0 58 	ld  [ %fp + 0x58 ], %g1
40029198:	82 08 60 20 	and  %g1, 0x20, %g1
4002919c:	80 a0 60 00 	cmp  %g1, 0
400291a0:	02 80 00 12 	be  400291e8 <number+0x1c0>
400291a4:	01 00 00 00 	nop 
400291a8:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
400291ac:	80 a0 60 10 	cmp  %g1, 0x10
400291b0:	12 80 00 07 	bne  400291cc <number+0x1a4>
400291b4:	01 00 00 00 	nop 
400291b8:	c2 07 a0 50 	ld  [ %fp + 0x50 ], %g1
400291bc:	82 00 7f fe 	add  %g1, -2, %g1
400291c0:	c2 27 a0 50 	st  %g1, [ %fp + 0x50 ]
400291c4:	10 80 00 09 	b  400291e8 <number+0x1c0>
400291c8:	01 00 00 00 	nop 
400291cc:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
400291d0:	80 a0 60 08 	cmp  %g1, 8
400291d4:	12 80 00 05 	bne  400291e8 <number+0x1c0>
400291d8:	01 00 00 00 	nop 
400291dc:	c2 07 a0 50 	ld  [ %fp + 0x50 ], %g1
400291e0:	82 00 7f ff 	add  %g1, -1, %g1
400291e4:	c2 27 a0 50 	st  %g1, [ %fp + 0x50 ]
400291e8:	c0 27 bf f4 	clr  [ %fp + -12 ]
400291ec:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
400291f0:	80 a0 60 00 	cmp  %g1, 0
400291f4:	12 80 00 25 	bne  40029288 <number+0x260>
400291f8:	01 00 00 00 	nop 
400291fc:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40029200:	82 07 80 01 	add  %fp, %g1, %g1
40029204:	84 10 20 30 	mov  0x30, %g2
40029208:	c4 28 7f b0 	stb  %g2, [ %g1 + -80 ]
4002920c:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40029210:	82 00 60 01 	inc  %g1
40029214:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
40029218:	10 80 00 20 	b  40029298 <number+0x270>
4002921c:	01 00 00 00 	nop 
40029220:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40029224:	c4 07 a0 4c 	ld  [ %fp + 0x4c ], %g2
40029228:	81 80 20 00 	mov  %g0, %y
4002922c:	01 00 00 00 	nop 
40029230:	01 00 00 00 	nop 
40029234:	01 00 00 00 	nop 
40029238:	86 70 40 02 	udiv  %g1, %g2, %g3
4002923c:	84 58 c0 02 	smul  %g3, %g2, %g2
40029240:	82 20 40 02 	sub  %g1, %g2, %g1
40029244:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
40029248:	82 00 80 01 	add  %g2, %g1, %g1
4002924c:	c4 08 40 00 	ldub  [ %g1 ], %g2
40029250:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40029254:	82 07 80 01 	add  %fp, %g1, %g1
40029258:	c4 28 7f b0 	stb  %g2, [ %g1 + -80 ]
4002925c:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40029260:	82 00 60 01 	inc  %g1
40029264:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
40029268:	c6 07 a0 48 	ld  [ %fp + 0x48 ], %g3
4002926c:	c4 07 a0 4c 	ld  [ %fp + 0x4c ], %g2
40029270:	81 80 20 00 	mov  %g0, %y
40029274:	01 00 00 00 	nop 
40029278:	01 00 00 00 	nop 
4002927c:	01 00 00 00 	nop 
40029280:	82 70 c0 02 	udiv  %g3, %g2, %g1
40029284:	c2 27 a0 48 	st  %g1, [ %fp + 0x48 ]
40029288:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
4002928c:	80 a0 60 00 	cmp  %g1, 0
40029290:	12 bf ff e4 	bne  40029220 <number+0x1f8>
40029294:	01 00 00 00 	nop 
40029298:	c4 07 bf f4 	ld  [ %fp + -12 ], %g2
4002929c:	c2 07 a0 54 	ld  [ %fp + 0x54 ], %g1
400292a0:	80 a0 80 01 	cmp  %g2, %g1
400292a4:	04 80 00 04 	ble  400292b4 <number+0x28c>
400292a8:	01 00 00 00 	nop 
400292ac:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
400292b0:	c2 27 a0 54 	st  %g1, [ %fp + 0x54 ]
400292b4:	c4 07 a0 50 	ld  [ %fp + 0x50 ], %g2
400292b8:	c2 07 a0 54 	ld  [ %fp + 0x54 ], %g1
400292bc:	82 20 80 01 	sub  %g2, %g1, %g1
400292c0:	c2 27 a0 50 	st  %g1, [ %fp + 0x50 ]
400292c4:	c2 07 a0 58 	ld  [ %fp + 0x58 ], %g1
400292c8:	82 08 60 11 	and  %g1, 0x11, %g1
400292cc:	80 a0 60 00 	cmp  %g1, 0
400292d0:	12 80 00 16 	bne  40029328 <number+0x300>
400292d4:	01 00 00 00 	nop 
400292d8:	10 80 00 08 	b  400292f8 <number+0x2d0>
400292dc:	01 00 00 00 	nop 
400292e0:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400292e4:	84 10 20 20 	mov  0x20, %g2
400292e8:	c4 28 40 00 	stb  %g2, [ %g1 ]
400292ec:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400292f0:	82 00 60 01 	inc  %g1
400292f4:	c2 27 a0 44 	st  %g1, [ %fp + 0x44 ]
400292f8:	c2 07 a0 50 	ld  [ %fp + 0x50 ], %g1
400292fc:	85 38 60 1f 	sra  %g1, 0x1f, %g2
40029300:	c2 07 a0 50 	ld  [ %fp + 0x50 ], %g1
40029304:	82 20 80 01 	sub  %g2, %g1, %g1
40029308:	83 30 60 1f 	srl  %g1, 0x1f, %g1
4002930c:	c4 07 a0 50 	ld  [ %fp + 0x50 ], %g2
40029310:	84 00 bf ff 	add  %g2, -1, %g2
40029314:	c4 27 a0 50 	st  %g2, [ %fp + 0x50 ]
40029318:	82 08 60 ff 	and  %g1, 0xff, %g1
4002931c:	80 a0 60 00 	cmp  %g1, 0
40029320:	12 bf ff f0 	bne  400292e0 <number+0x2b8>
40029324:	01 00 00 00 	nop 
40029328:	c2 0f bf ff 	ldub  [ %fp + -1 ], %g1
4002932c:	83 28 60 18 	sll  %g1, 0x18, %g1
40029330:	83 38 60 18 	sra  %g1, 0x18, %g1
40029334:	80 a0 60 00 	cmp  %g1, 0
40029338:	02 80 00 08 	be  40029358 <number+0x330>
4002933c:	01 00 00 00 	nop 
40029340:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40029344:	c4 0f bf ff 	ldub  [ %fp + -1 ], %g2
40029348:	c4 28 40 00 	stb  %g2, [ %g1 ]
4002934c:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40029350:	82 00 60 01 	inc  %g1
40029354:	c2 27 a0 44 	st  %g1, [ %fp + 0x44 ]
40029358:	c2 07 a0 58 	ld  [ %fp + 0x58 ], %g1
4002935c:	82 08 60 20 	and  %g1, 0x20, %g1
40029360:	80 a0 60 00 	cmp  %g1, 0
40029364:	02 80 00 21 	be  400293e8 <number+0x3c0>
40029368:	01 00 00 00 	nop 
4002936c:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40029370:	80 a0 60 08 	cmp  %g1, 8
40029374:	12 80 00 0a 	bne  4002939c <number+0x374>
40029378:	01 00 00 00 	nop 
4002937c:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40029380:	84 10 20 30 	mov  0x30, %g2
40029384:	c4 28 40 00 	stb  %g2, [ %g1 ]
40029388:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4002938c:	82 00 60 01 	inc  %g1
40029390:	c2 27 a0 44 	st  %g1, [ %fp + 0x44 ]
40029394:	10 80 00 15 	b  400293e8 <number+0x3c0>
40029398:	01 00 00 00 	nop 
4002939c:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
400293a0:	80 a0 60 10 	cmp  %g1, 0x10
400293a4:	12 80 00 11 	bne  400293e8 <number+0x3c0>
400293a8:	01 00 00 00 	nop 
400293ac:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400293b0:	84 10 20 30 	mov  0x30, %g2
400293b4:	c4 28 40 00 	stb  %g2, [ %g1 ]
400293b8:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400293bc:	82 00 60 01 	inc  %g1
400293c0:	c2 27 a0 44 	st  %g1, [ %fp + 0x44 ]
400293c4:	03 10 01 01 	sethi  %hi(0x40040400), %g1
400293c8:	82 10 60 30 	or  %g1, 0x30, %g1	! 40040430 <digits>
400293cc:	c2 00 40 00 	ld  [ %g1 ], %g1
400293d0:	c4 08 60 21 	ldub  [ %g1 + 0x21 ], %g2
400293d4:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400293d8:	c4 28 40 00 	stb  %g2, [ %g1 ]
400293dc:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400293e0:	82 00 60 01 	inc  %g1
400293e4:	c2 27 a0 44 	st  %g1, [ %fp + 0x44 ]
400293e8:	c2 07 a0 58 	ld  [ %fp + 0x58 ], %g1
400293ec:	82 08 60 10 	and  %g1, 0x10, %g1
400293f0:	80 a0 60 00 	cmp  %g1, 0
400293f4:	12 80 00 20 	bne  40029474 <number+0x44c>
400293f8:	01 00 00 00 	nop 
400293fc:	10 80 00 08 	b  4002941c <number+0x3f4>
40029400:	01 00 00 00 	nop 
40029404:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40029408:	c4 0f bf f3 	ldub  [ %fp + -13 ], %g2
4002940c:	c4 28 40 00 	stb  %g2, [ %g1 ]
40029410:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40029414:	82 00 60 01 	inc  %g1
40029418:	c2 27 a0 44 	st  %g1, [ %fp + 0x44 ]
4002941c:	c2 07 a0 50 	ld  [ %fp + 0x50 ], %g1
40029420:	85 38 60 1f 	sra  %g1, 0x1f, %g2
40029424:	c2 07 a0 50 	ld  [ %fp + 0x50 ], %g1
40029428:	82 20 80 01 	sub  %g2, %g1, %g1
4002942c:	83 30 60 1f 	srl  %g1, 0x1f, %g1
40029430:	c4 07 a0 50 	ld  [ %fp + 0x50 ], %g2
40029434:	84 00 bf ff 	add  %g2, -1, %g2
40029438:	c4 27 a0 50 	st  %g2, [ %fp + 0x50 ]
4002943c:	82 08 60 ff 	and  %g1, 0xff, %g1
40029440:	80 a0 60 00 	cmp  %g1, 0
40029444:	12 bf ff f0 	bne  40029404 <number+0x3dc>
40029448:	01 00 00 00 	nop 
4002944c:	10 80 00 0a 	b  40029474 <number+0x44c>
40029450:	01 00 00 00 	nop 
40029454:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40029458:	84 10 20 30 	mov  0x30, %g2
4002945c:	c4 28 40 00 	stb  %g2, [ %g1 ]
40029460:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40029464:	82 00 60 01 	inc  %g1
40029468:	c2 27 a0 44 	st  %g1, [ %fp + 0x44 ]
4002946c:	10 80 00 03 	b  40029478 <number+0x450>
40029470:	01 00 00 00 	nop 
40029474:	01 00 00 00 	nop 
40029478:	82 10 20 01 	mov  1, %g1	! 1 <__DYNAMIC+0x1>
4002947c:	c6 07 a0 54 	ld  [ %fp + 0x54 ], %g3
40029480:	c4 07 bf f4 	ld  [ %fp + -12 ], %g2
40029484:	80 a0 c0 02 	cmp  %g3, %g2
40029488:	14 80 00 03 	bg  40029494 <number+0x46c>
4002948c:	01 00 00 00 	nop 
40029490:	82 10 20 00 	clr  %g1	! 0 <__DYNAMIC>
40029494:	c4 07 a0 54 	ld  [ %fp + 0x54 ], %g2
40029498:	84 00 bf ff 	add  %g2, -1, %g2
4002949c:	c4 27 a0 54 	st  %g2, [ %fp + 0x54 ]
400294a0:	82 08 60 ff 	and  %g1, 0xff, %g1
400294a4:	80 a0 60 00 	cmp  %g1, 0
400294a8:	12 bf ff eb 	bne  40029454 <number+0x42c>
400294ac:	01 00 00 00 	nop 
400294b0:	10 80 00 0a 	b  400294d8 <number+0x4b0>
400294b4:	01 00 00 00 	nop 
400294b8:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
400294bc:	82 07 80 01 	add  %fp, %g1, %g1
400294c0:	c4 08 7f b0 	ldub  [ %g1 + -80 ], %g2
400294c4:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400294c8:	c4 28 40 00 	stb  %g2, [ %g1 ]
400294cc:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400294d0:	82 00 60 01 	inc  %g1
400294d4:	c2 27 a0 44 	st  %g1, [ %fp + 0x44 ]
400294d8:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
400294dc:	85 38 60 1f 	sra  %g1, 0x1f, %g2
400294e0:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
400294e4:	82 20 80 01 	sub  %g2, %g1, %g1
400294e8:	83 30 60 1f 	srl  %g1, 0x1f, %g1
400294ec:	c4 07 bf f4 	ld  [ %fp + -12 ], %g2
400294f0:	84 00 bf ff 	add  %g2, -1, %g2
400294f4:	c4 27 bf f4 	st  %g2, [ %fp + -12 ]
400294f8:	82 08 60 ff 	and  %g1, 0xff, %g1
400294fc:	80 a0 60 00 	cmp  %g1, 0
40029500:	12 bf ff ee 	bne  400294b8 <number+0x490>
40029504:	01 00 00 00 	nop 
40029508:	10 80 00 08 	b  40029528 <number+0x500>
4002950c:	01 00 00 00 	nop 
40029510:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40029514:	84 10 20 20 	mov  0x20, %g2
40029518:	c4 28 40 00 	stb  %g2, [ %g1 ]
4002951c:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40029520:	82 00 60 01 	inc  %g1
40029524:	c2 27 a0 44 	st  %g1, [ %fp + 0x44 ]
40029528:	c2 07 a0 50 	ld  [ %fp + 0x50 ], %g1
4002952c:	85 38 60 1f 	sra  %g1, 0x1f, %g2
40029530:	c2 07 a0 50 	ld  [ %fp + 0x50 ], %g1
40029534:	82 20 80 01 	sub  %g2, %g1, %g1
40029538:	83 30 60 1f 	srl  %g1, 0x1f, %g1
4002953c:	c4 07 a0 50 	ld  [ %fp + 0x50 ], %g2
40029540:	84 00 bf ff 	add  %g2, -1, %g2
40029544:	c4 27 a0 50 	st  %g2, [ %fp + 0x50 ]
40029548:	82 08 60 ff 	and  %g1, 0xff, %g1
4002954c:	80 a0 60 00 	cmp  %g1, 0
40029550:	12 bf ff f0 	bne  40029510 <number+0x4e8>
40029554:	01 00 00 00 	nop 
40029558:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4002955c:	b0 10 00 01 	mov  %g1, %i0
40029560:	81 e8 00 00 	restore 
40029564:	81 c3 e0 08 	retl 
40029568:	01 00 00 00 	nop 

4002956c <eaddr>:
4002956c:	9d e3 bf 78 	save  %sp, -136, %sp
40029570:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40029574:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40029578:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
4002957c:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
40029580:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
40029584:	03 10 01 01 	sethi  %hi(0x40040400), %g1
40029588:	82 10 60 30 	or  %g1, 0x30, %g1	! 40040430 <digits>
4002958c:	c2 00 40 00 	ld  [ %g1 ], %g1
40029590:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40029594:	c2 07 a0 54 	ld  [ %fp + 0x54 ], %g1
40029598:	82 08 60 40 	and  %g1, 0x40, %g1
4002959c:	80 a0 60 00 	cmp  %g1, 0
400295a0:	02 80 00 06 	be  400295b8 <eaddr+0x4c>
400295a4:	01 00 00 00 	nop 
400295a8:	03 10 01 01 	sethi  %hi(0x40040400), %g1
400295ac:	82 10 60 34 	or  %g1, 0x34, %g1	! 40040434 <upper_digits>
400295b0:	c2 00 40 00 	ld  [ %g1 ], %g1
400295b4:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400295b8:	c0 27 bf f4 	clr  [ %fp + -12 ]
400295bc:	c0 27 bf f8 	clr  [ %fp + -8 ]
400295c0:	10 80 00 2f 	b  4002967c <eaddr+0x110>
400295c4:	01 00 00 00 	nop 
400295c8:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400295cc:	80 a0 60 00 	cmp  %g1, 0
400295d0:	02 80 00 09 	be  400295f4 <eaddr+0x88>
400295d4:	01 00 00 00 	nop 
400295d8:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
400295dc:	82 07 80 01 	add  %fp, %g1, %g1
400295e0:	84 10 20 3a 	mov  0x3a, %g2
400295e4:	c4 28 7f d8 	stb  %g2, [ %g1 + -40 ]
400295e8:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
400295ec:	82 00 60 01 	inc  %g1
400295f0:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
400295f4:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400295f8:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
400295fc:	82 00 80 01 	add  %g2, %g1, %g1
40029600:	c2 08 40 00 	ldub  [ %g1 ], %g1
40029604:	82 08 60 ff 	and  %g1, 0xff, %g1
40029608:	83 30 60 04 	srl  %g1, 4, %g1
4002960c:	82 08 60 ff 	and  %g1, 0xff, %g1
40029610:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40029614:	82 00 80 01 	add  %g2, %g1, %g1
40029618:	c4 08 40 00 	ldub  [ %g1 ], %g2
4002961c:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40029620:	82 07 80 01 	add  %fp, %g1, %g1
40029624:	c4 28 7f d8 	stb  %g2, [ %g1 + -40 ]
40029628:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
4002962c:	82 00 60 01 	inc  %g1
40029630:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
40029634:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40029638:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
4002963c:	82 00 80 01 	add  %g2, %g1, %g1
40029640:	c2 08 40 00 	ldub  [ %g1 ], %g1
40029644:	82 08 60 ff 	and  %g1, 0xff, %g1
40029648:	82 08 60 0f 	and  %g1, 0xf, %g1
4002964c:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40029650:	82 00 80 01 	add  %g2, %g1, %g1
40029654:	c4 08 40 00 	ldub  [ %g1 ], %g2
40029658:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
4002965c:	82 07 80 01 	add  %fp, %g1, %g1
40029660:	c4 28 7f d8 	stb  %g2, [ %g1 + -40 ]
40029664:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40029668:	82 00 60 01 	inc  %g1
4002966c:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
40029670:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40029674:	82 00 60 01 	inc  %g1
40029678:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
4002967c:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40029680:	80 a0 60 05 	cmp  %g1, 5
40029684:	04 bf ff d1 	ble  400295c8 <eaddr+0x5c>
40029688:	01 00 00 00 	nop 
4002968c:	c2 07 a0 54 	ld  [ %fp + 0x54 ], %g1
40029690:	82 08 60 10 	and  %g1, 0x10, %g1
40029694:	80 a0 60 00 	cmp  %g1, 0
40029698:	12 80 00 18 	bne  400296f8 <eaddr+0x18c>
4002969c:	01 00 00 00 	nop 
400296a0:	10 80 00 08 	b  400296c0 <eaddr+0x154>
400296a4:	01 00 00 00 	nop 
400296a8:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400296ac:	84 10 20 20 	mov  0x20, %g2
400296b0:	c4 28 40 00 	stb  %g2, [ %g1 ]
400296b4:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400296b8:	82 00 60 01 	inc  %g1
400296bc:	c2 27 a0 44 	st  %g1, [ %fp + 0x44 ]
400296c0:	82 10 20 01 	mov  1, %g1
400296c4:	c6 07 a0 4c 	ld  [ %fp + 0x4c ], %g3
400296c8:	c4 07 bf f4 	ld  [ %fp + -12 ], %g2
400296cc:	80 a0 c0 02 	cmp  %g3, %g2
400296d0:	14 80 00 03 	bg  400296dc <eaddr+0x170>
400296d4:	01 00 00 00 	nop 
400296d8:	82 10 20 00 	clr  %g1	! 0 <__DYNAMIC>
400296dc:	c4 07 a0 4c 	ld  [ %fp + 0x4c ], %g2
400296e0:	84 00 bf ff 	add  %g2, -1, %g2
400296e4:	c4 27 a0 4c 	st  %g2, [ %fp + 0x4c ]
400296e8:	82 08 60 ff 	and  %g1, 0xff, %g1
400296ec:	80 a0 60 00 	cmp  %g1, 0
400296f0:	12 bf ff ee 	bne  400296a8 <eaddr+0x13c>
400296f4:	01 00 00 00 	nop 
400296f8:	c0 27 bf f8 	clr  [ %fp + -8 ]
400296fc:	10 80 00 0d 	b  40029730 <eaddr+0x1c4>
40029700:	01 00 00 00 	nop 
40029704:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40029708:	82 07 80 01 	add  %fp, %g1, %g1
4002970c:	c4 08 7f d8 	ldub  [ %g1 + -40 ], %g2
40029710:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40029714:	c4 28 40 00 	stb  %g2, [ %g1 ]
40029718:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4002971c:	82 00 60 01 	inc  %g1
40029720:	c2 27 a0 44 	st  %g1, [ %fp + 0x44 ]
40029724:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40029728:	82 00 60 01 	inc  %g1
4002972c:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40029730:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
40029734:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40029738:	80 a0 80 01 	cmp  %g2, %g1
4002973c:	06 bf ff f2 	bl  40029704 <eaddr+0x198>
40029740:	01 00 00 00 	nop 
40029744:	10 80 00 08 	b  40029764 <eaddr+0x1f8>
40029748:	01 00 00 00 	nop 
4002974c:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40029750:	84 10 20 20 	mov  0x20, %g2
40029754:	c4 28 40 00 	stb  %g2, [ %g1 ]
40029758:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4002975c:	82 00 60 01 	inc  %g1
40029760:	c2 27 a0 44 	st  %g1, [ %fp + 0x44 ]
40029764:	82 10 20 01 	mov  1, %g1
40029768:	c6 07 a0 4c 	ld  [ %fp + 0x4c ], %g3
4002976c:	c4 07 bf f4 	ld  [ %fp + -12 ], %g2
40029770:	80 a0 c0 02 	cmp  %g3, %g2
40029774:	14 80 00 03 	bg  40029780 <eaddr+0x214>
40029778:	01 00 00 00 	nop 
4002977c:	82 10 20 00 	clr  %g1	! 0 <__DYNAMIC>
40029780:	c4 07 a0 4c 	ld  [ %fp + 0x4c ], %g2
40029784:	84 00 bf ff 	add  %g2, -1, %g2
40029788:	c4 27 a0 4c 	st  %g2, [ %fp + 0x4c ]
4002978c:	82 08 60 ff 	and  %g1, 0xff, %g1
40029790:	80 a0 60 00 	cmp  %g1, 0
40029794:	12 bf ff ee 	bne  4002974c <eaddr+0x1e0>
40029798:	01 00 00 00 	nop 
4002979c:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400297a0:	b0 10 00 01 	mov  %g1, %i0
400297a4:	81 e8 00 00 	restore 
400297a8:	81 c3 e0 08 	retl 
400297ac:	01 00 00 00 	nop 

400297b0 <iaddr>:
400297b0:	9d e3 bf 78 	save  %sp, -136, %sp
400297b4:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
400297b8:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
400297bc:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
400297c0:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
400297c4:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
400297c8:	c0 27 bf f4 	clr  [ %fp + -12 ]
400297cc:	c0 27 bf fc 	clr  [ %fp + -4 ]
400297d0:	10 80 00 94 	b  40029a20 <iaddr+0x270>
400297d4:	01 00 00 00 	nop 
400297d8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400297dc:	80 a0 60 00 	cmp  %g1, 0
400297e0:	02 80 00 09 	be  40029804 <iaddr+0x54>
400297e4:	01 00 00 00 	nop 
400297e8:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
400297ec:	82 07 80 01 	add  %fp, %g1, %g1
400297f0:	84 10 20 2e 	mov  0x2e, %g2
400297f4:	c4 28 7f d8 	stb  %g2, [ %g1 + -40 ]
400297f8:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
400297fc:	82 00 60 01 	inc  %g1
40029800:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
40029804:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40029808:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
4002980c:	82 00 80 01 	add  %g2, %g1, %g1
40029810:	c2 08 40 00 	ldub  [ %g1 ], %g1
40029814:	82 08 60 ff 	and  %g1, 0xff, %g1
40029818:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
4002981c:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40029820:	80 a0 60 00 	cmp  %g1, 0
40029824:	12 80 00 0e 	bne  4002985c <iaddr+0xac>
40029828:	01 00 00 00 	nop 
4002982c:	03 10 01 01 	sethi  %hi(0x40040400), %g1
40029830:	82 10 60 30 	or  %g1, 0x30, %g1	! 40040430 <digits>
40029834:	c2 00 40 00 	ld  [ %g1 ], %g1
40029838:	c4 08 40 00 	ldub  [ %g1 ], %g2
4002983c:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40029840:	82 07 80 01 	add  %fp, %g1, %g1
40029844:	c4 28 7f d8 	stb  %g2, [ %g1 + -40 ]
40029848:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
4002984c:	82 00 60 01 	inc  %g1
40029850:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
40029854:	10 80 00 70 	b  40029a14 <iaddr+0x264>
40029858:	01 00 00 00 	nop 
4002985c:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40029860:	80 a0 60 63 	cmp  %g1, 0x63
40029864:	04 80 00 3e 	ble  4002995c <iaddr+0x1ac>
40029868:	01 00 00 00 	nop 
4002986c:	03 10 01 01 	sethi  %hi(0x40040400), %g1
40029870:	82 10 60 30 	or  %g1, 0x30, %g1	! 40040430 <digits>
40029874:	c4 00 40 00 	ld  [ %g1 ], %g2
40029878:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002987c:	87 38 60 1f 	sra  %g1, 0x1f, %g3
40029880:	81 80 e0 00 	mov  %g3, %y
40029884:	01 00 00 00 	nop 
40029888:	01 00 00 00 	nop 
4002988c:	01 00 00 00 	nop 
40029890:	82 78 60 64 	sdiv  %g1, 0x64, %g1
40029894:	82 00 80 01 	add  %g2, %g1, %g1
40029898:	c4 08 40 00 	ldub  [ %g1 ], %g2
4002989c:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
400298a0:	82 07 80 01 	add  %fp, %g1, %g1
400298a4:	c4 28 7f d8 	stb  %g2, [ %g1 + -40 ]
400298a8:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
400298ac:	82 00 60 01 	inc  %g1
400298b0:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
400298b4:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400298b8:	87 38 60 1f 	sra  %g1, 0x1f, %g3
400298bc:	81 80 e0 00 	mov  %g3, %y
400298c0:	01 00 00 00 	nop 
400298c4:	01 00 00 00 	nop 
400298c8:	01 00 00 00 	nop 
400298cc:	84 78 60 64 	sdiv  %g1, 0x64, %g2
400298d0:	84 58 a0 64 	smul  %g2, 0x64, %g2
400298d4:	82 20 40 02 	sub  %g1, %g2, %g1
400298d8:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
400298dc:	03 10 01 01 	sethi  %hi(0x40040400), %g1
400298e0:	82 10 60 30 	or  %g1, 0x30, %g1	! 40040430 <digits>
400298e4:	c4 00 40 00 	ld  [ %g1 ], %g2
400298e8:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400298ec:	87 38 60 1f 	sra  %g1, 0x1f, %g3
400298f0:	81 80 e0 00 	mov  %g3, %y
400298f4:	01 00 00 00 	nop 
400298f8:	01 00 00 00 	nop 
400298fc:	01 00 00 00 	nop 
40029900:	82 78 60 0a 	sdiv  %g1, 0xa, %g1
40029904:	82 00 80 01 	add  %g2, %g1, %g1
40029908:	c4 08 40 00 	ldub  [ %g1 ], %g2
4002990c:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40029910:	82 07 80 01 	add  %fp, %g1, %g1
40029914:	c4 28 7f d8 	stb  %g2, [ %g1 + -40 ]
40029918:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
4002991c:	82 00 60 01 	inc  %g1
40029920:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
40029924:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
40029928:	87 38 a0 1f 	sra  %g2, 0x1f, %g3
4002992c:	81 80 e0 00 	mov  %g3, %y
40029930:	01 00 00 00 	nop 
40029934:	01 00 00 00 	nop 
40029938:	01 00 00 00 	nop 
4002993c:	82 78 a0 0a 	sdiv  %g2, 0xa, %g1
40029940:	82 00 40 01 	add  %g1, %g1, %g1
40029944:	87 28 60 02 	sll  %g1, 2, %g3
40029948:	82 00 40 03 	add  %g1, %g3, %g1
4002994c:	82 20 80 01 	sub  %g2, %g1, %g1
40029950:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40029954:	10 80 00 24 	b  400299e4 <iaddr+0x234>
40029958:	01 00 00 00 	nop 
4002995c:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40029960:	80 a0 60 09 	cmp  %g1, 9
40029964:	04 80 00 20 	ble  400299e4 <iaddr+0x234>
40029968:	01 00 00 00 	nop 
4002996c:	03 10 01 01 	sethi  %hi(0x40040400), %g1
40029970:	82 10 60 30 	or  %g1, 0x30, %g1	! 40040430 <digits>
40029974:	c4 00 40 00 	ld  [ %g1 ], %g2
40029978:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002997c:	87 38 60 1f 	sra  %g1, 0x1f, %g3
40029980:	81 80 e0 00 	mov  %g3, %y
40029984:	01 00 00 00 	nop 
40029988:	01 00 00 00 	nop 
4002998c:	01 00 00 00 	nop 
40029990:	82 78 60 0a 	sdiv  %g1, 0xa, %g1
40029994:	82 00 80 01 	add  %g2, %g1, %g1
40029998:	c4 08 40 00 	ldub  [ %g1 ], %g2
4002999c:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
400299a0:	82 07 80 01 	add  %fp, %g1, %g1
400299a4:	c4 28 7f d8 	stb  %g2, [ %g1 + -40 ]
400299a8:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
400299ac:	82 00 60 01 	inc  %g1
400299b0:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
400299b4:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
400299b8:	87 38 a0 1f 	sra  %g2, 0x1f, %g3
400299bc:	81 80 e0 00 	mov  %g3, %y
400299c0:	01 00 00 00 	nop 
400299c4:	01 00 00 00 	nop 
400299c8:	01 00 00 00 	nop 
400299cc:	82 78 a0 0a 	sdiv  %g2, 0xa, %g1
400299d0:	82 00 40 01 	add  %g1, %g1, %g1
400299d4:	87 28 60 02 	sll  %g1, 2, %g3
400299d8:	82 00 40 03 	add  %g1, %g3, %g1
400299dc:	82 20 80 01 	sub  %g2, %g1, %g1
400299e0:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
400299e4:	03 10 01 01 	sethi  %hi(0x40040400), %g1
400299e8:	82 10 60 30 	or  %g1, 0x30, %g1	! 40040430 <digits>
400299ec:	c4 00 40 00 	ld  [ %g1 ], %g2
400299f0:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400299f4:	82 00 80 01 	add  %g2, %g1, %g1
400299f8:	c4 08 40 00 	ldub  [ %g1 ], %g2
400299fc:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40029a00:	82 07 80 01 	add  %fp, %g1, %g1
40029a04:	c4 28 7f d8 	stb  %g2, [ %g1 + -40 ]
40029a08:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40029a0c:	82 00 60 01 	inc  %g1
40029a10:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
40029a14:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40029a18:	82 00 60 01 	inc  %g1
40029a1c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40029a20:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40029a24:	80 a0 60 03 	cmp  %g1, 3
40029a28:	04 bf ff 6c 	ble  400297d8 <iaddr+0x28>
40029a2c:	01 00 00 00 	nop 
40029a30:	c2 07 a0 54 	ld  [ %fp + 0x54 ], %g1
40029a34:	82 08 60 10 	and  %g1, 0x10, %g1
40029a38:	80 a0 60 00 	cmp  %g1, 0
40029a3c:	12 80 00 18 	bne  40029a9c <iaddr+0x2ec>
40029a40:	01 00 00 00 	nop 
40029a44:	10 80 00 08 	b  40029a64 <iaddr+0x2b4>
40029a48:	01 00 00 00 	nop 
40029a4c:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40029a50:	84 10 20 20 	mov  0x20, %g2
40029a54:	c4 28 40 00 	stb  %g2, [ %g1 ]
40029a58:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40029a5c:	82 00 60 01 	inc  %g1
40029a60:	c2 27 a0 44 	st  %g1, [ %fp + 0x44 ]
40029a64:	82 10 20 01 	mov  1, %g1
40029a68:	c6 07 a0 4c 	ld  [ %fp + 0x4c ], %g3
40029a6c:	c4 07 bf f4 	ld  [ %fp + -12 ], %g2
40029a70:	80 a0 c0 02 	cmp  %g3, %g2
40029a74:	14 80 00 03 	bg  40029a80 <iaddr+0x2d0>
40029a78:	01 00 00 00 	nop 
40029a7c:	82 10 20 00 	clr  %g1	! 0 <__DYNAMIC>
40029a80:	c4 07 a0 4c 	ld  [ %fp + 0x4c ], %g2
40029a84:	84 00 bf ff 	add  %g2, -1, %g2
40029a88:	c4 27 a0 4c 	st  %g2, [ %fp + 0x4c ]
40029a8c:	82 08 60 ff 	and  %g1, 0xff, %g1
40029a90:	80 a0 60 00 	cmp  %g1, 0
40029a94:	12 bf ff ee 	bne  40029a4c <iaddr+0x29c>
40029a98:	01 00 00 00 	nop 
40029a9c:	c0 27 bf fc 	clr  [ %fp + -4 ]
40029aa0:	10 80 00 0d 	b  40029ad4 <iaddr+0x324>
40029aa4:	01 00 00 00 	nop 
40029aa8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40029aac:	82 07 80 01 	add  %fp, %g1, %g1
40029ab0:	c4 08 7f d8 	ldub  [ %g1 + -40 ], %g2
40029ab4:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40029ab8:	c4 28 40 00 	stb  %g2, [ %g1 ]
40029abc:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40029ac0:	82 00 60 01 	inc  %g1
40029ac4:	c2 27 a0 44 	st  %g1, [ %fp + 0x44 ]
40029ac8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40029acc:	82 00 60 01 	inc  %g1
40029ad0:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40029ad4:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40029ad8:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40029adc:	80 a0 80 01 	cmp  %g2, %g1
40029ae0:	06 bf ff f2 	bl  40029aa8 <iaddr+0x2f8>
40029ae4:	01 00 00 00 	nop 
40029ae8:	10 80 00 08 	b  40029b08 <iaddr+0x358>
40029aec:	01 00 00 00 	nop 
40029af0:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40029af4:	84 10 20 20 	mov  0x20, %g2
40029af8:	c4 28 40 00 	stb  %g2, [ %g1 ]
40029afc:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40029b00:	82 00 60 01 	inc  %g1
40029b04:	c2 27 a0 44 	st  %g1, [ %fp + 0x44 ]
40029b08:	82 10 20 01 	mov  1, %g1
40029b0c:	c6 07 a0 4c 	ld  [ %fp + 0x4c ], %g3
40029b10:	c4 07 bf f4 	ld  [ %fp + -12 ], %g2
40029b14:	80 a0 c0 02 	cmp  %g3, %g2
40029b18:	14 80 00 03 	bg  40029b24 <iaddr+0x374>
40029b1c:	01 00 00 00 	nop 
40029b20:	82 10 20 00 	clr  %g1	! 0 <__DYNAMIC>
40029b24:	c4 07 a0 4c 	ld  [ %fp + 0x4c ], %g2
40029b28:	84 00 bf ff 	add  %g2, -1, %g2
40029b2c:	c4 27 a0 4c 	st  %g2, [ %fp + 0x4c ]
40029b30:	82 08 60 ff 	and  %g1, 0xff, %g1
40029b34:	80 a0 60 00 	cmp  %g1, 0
40029b38:	12 bf ff ee 	bne  40029af0 <iaddr+0x340>
40029b3c:	01 00 00 00 	nop 
40029b40:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40029b44:	b0 10 00 01 	mov  %g1, %i0
40029b48:	81 e8 00 00 	restore 
40029b4c:	81 c3 e0 08 	retl 
40029b50:	01 00 00 00 	nop 

40029b54 <ee_vsprintf>:
40029b54:	9d e3 bf 78 	save  %sp, -136, %sp
40029b58:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40029b5c:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40029b60:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40029b64:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40029b68:	c2 27 bf f0 	st  %g1, [ %fp + -16 ]
40029b6c:	10 80 01 f5 	b  4002a340 <ee_vsprintf+0x7ec>
40029b70:	01 00 00 00 	nop 
40029b74:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40029b78:	c2 08 40 00 	ldub  [ %g1 ], %g1
40029b7c:	83 28 60 18 	sll  %g1, 0x18, %g1
40029b80:	83 38 60 18 	sra  %g1, 0x18, %g1
40029b84:	80 a0 60 25 	cmp  %g1, 0x25
40029b88:	02 80 00 0b 	be  40029bb4 <ee_vsprintf+0x60>
40029b8c:	01 00 00 00 	nop 
40029b90:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40029b94:	c4 08 40 00 	ldub  [ %g1 ], %g2
40029b98:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
40029b9c:	c4 28 40 00 	stb  %g2, [ %g1 ]
40029ba0:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
40029ba4:	82 00 60 01 	inc  %g1
40029ba8:	c2 27 bf f0 	st  %g1, [ %fp + -16 ]
40029bac:	10 80 01 e2 	b  4002a334 <ee_vsprintf+0x7e0>
40029bb0:	01 00 00 00 	nop 
40029bb4:	c0 27 bf e8 	clr  [ %fp + -24 ]
40029bb8:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40029bbc:	82 00 60 01 	inc  %g1
40029bc0:	c2 27 a0 48 	st  %g1, [ %fp + 0x48 ]
40029bc4:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40029bc8:	c2 08 40 00 	ldub  [ %g1 ], %g1
40029bcc:	83 28 60 18 	sll  %g1, 0x18, %g1
40029bd0:	83 38 60 18 	sra  %g1, 0x18, %g1
40029bd4:	82 00 7f e0 	add  %g1, -32, %g1
40029bd8:	80 a0 60 10 	cmp  %g1, 0x10
40029bdc:	18 80 00 21 	bgu  40029c60 <ee_vsprintf+0x10c>
40029be0:	01 00 00 00 	nop 
40029be4:	85 28 60 02 	sll  %g1, 2, %g2
40029be8:	03 10 00 a3 	sethi  %hi(0x40028c00), %g1
40029bec:	82 10 62 b4 	or  %g1, 0x2b4, %g1	! 40028eb4 <generate_input_output+0x2f8>
40029bf0:	c2 00 80 01 	ld  [ %g2 + %g1 ], %g1
40029bf4:	81 c0 40 00 	jmp  %g1
40029bf8:	01 00 00 00 	nop 
40029bfc:	c2 07 bf e8 	ld  [ %fp + -24 ], %g1
40029c00:	82 10 60 10 	or  %g1, 0x10, %g1
40029c04:	c2 27 bf e8 	st  %g1, [ %fp + -24 ]
40029c08:	10 bf ff ec 	b  40029bb8 <ee_vsprintf+0x64>
40029c0c:	01 00 00 00 	nop 
40029c10:	c2 07 bf e8 	ld  [ %fp + -24 ], %g1
40029c14:	82 10 60 04 	or  %g1, 4, %g1
40029c18:	c2 27 bf e8 	st  %g1, [ %fp + -24 ]
40029c1c:	10 bf ff e7 	b  40029bb8 <ee_vsprintf+0x64>
40029c20:	01 00 00 00 	nop 
40029c24:	c2 07 bf e8 	ld  [ %fp + -24 ], %g1
40029c28:	82 10 60 08 	or  %g1, 8, %g1
40029c2c:	c2 27 bf e8 	st  %g1, [ %fp + -24 ]
40029c30:	10 bf ff e2 	b  40029bb8 <ee_vsprintf+0x64>
40029c34:	01 00 00 00 	nop 
40029c38:	c2 07 bf e8 	ld  [ %fp + -24 ], %g1
40029c3c:	82 10 60 20 	or  %g1, 0x20, %g1
40029c40:	c2 27 bf e8 	st  %g1, [ %fp + -24 ]
40029c44:	10 bf ff dd 	b  40029bb8 <ee_vsprintf+0x64>
40029c48:	01 00 00 00 	nop 
40029c4c:	c2 07 bf e8 	ld  [ %fp + -24 ], %g1
40029c50:	82 10 60 01 	or  %g1, 1, %g1
40029c54:	c2 27 bf e8 	st  %g1, [ %fp + -24 ]
40029c58:	10 bf ff d8 	b  40029bb8 <ee_vsprintf+0x64>
40029c5c:	01 00 00 00 	nop 
40029c60:	82 10 3f ff 	mov  -1, %g1	! ffffffff <_GLOBAL_OFFSET_TABLE_+0xbffbfbc7>
40029c64:	c2 27 bf e4 	st  %g1, [ %fp + -28 ]
40029c68:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40029c6c:	c2 08 40 00 	ldub  [ %g1 ], %g1
40029c70:	83 28 60 18 	sll  %g1, 0x18, %g1
40029c74:	83 38 60 18 	sra  %g1, 0x18, %g1
40029c78:	80 a0 60 2f 	cmp  %g1, 0x2f
40029c7c:	04 80 00 10 	ble  40029cbc <ee_vsprintf+0x168>
40029c80:	01 00 00 00 	nop 
40029c84:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40029c88:	c2 08 40 00 	ldub  [ %g1 ], %g1
40029c8c:	83 28 60 18 	sll  %g1, 0x18, %g1
40029c90:	83 38 60 18 	sra  %g1, 0x18, %g1
40029c94:	80 a0 60 39 	cmp  %g1, 0x39
40029c98:	14 80 00 09 	bg  40029cbc <ee_vsprintf+0x168>
40029c9c:	01 00 00 00 	nop 
40029ca0:	82 07 a0 48 	add  %fp, 0x48, %g1
40029ca4:	90 10 00 01 	mov  %g1, %o0
40029ca8:	7f ff fc b7 	call  40028f84 <skip_atoi>
40029cac:	01 00 00 00 	nop 
40029cb0:	d0 27 bf e4 	st  %o0, [ %fp + -28 ]
40029cb4:	10 80 00 1c 	b  40029d24 <ee_vsprintf+0x1d0>
40029cb8:	01 00 00 00 	nop 
40029cbc:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40029cc0:	c2 08 40 00 	ldub  [ %g1 ], %g1
40029cc4:	83 28 60 18 	sll  %g1, 0x18, %g1
40029cc8:	83 38 60 18 	sra  %g1, 0x18, %g1
40029ccc:	80 a0 60 2a 	cmp  %g1, 0x2a
40029cd0:	12 80 00 15 	bne  40029d24 <ee_vsprintf+0x1d0>
40029cd4:	01 00 00 00 	nop 
40029cd8:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40029cdc:	82 00 60 01 	inc  %g1
40029ce0:	c2 27 a0 48 	st  %g1, [ %fp + 0x48 ]
40029ce4:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40029ce8:	c2 00 40 00 	ld  [ %g1 ], %g1
40029cec:	c2 27 bf e4 	st  %g1, [ %fp + -28 ]
40029cf0:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40029cf4:	82 00 60 04 	add  %g1, 4, %g1
40029cf8:	c2 27 a0 4c 	st  %g1, [ %fp + 0x4c ]
40029cfc:	c2 07 bf e4 	ld  [ %fp + -28 ], %g1
40029d00:	80 a0 60 00 	cmp  %g1, 0
40029d04:	16 80 00 08 	bge  40029d24 <ee_vsprintf+0x1d0>
40029d08:	01 00 00 00 	nop 
40029d0c:	c2 07 bf e4 	ld  [ %fp + -28 ], %g1
40029d10:	82 20 00 01 	neg  %g1
40029d14:	c2 27 bf e4 	st  %g1, [ %fp + -28 ]
40029d18:	c2 07 bf e8 	ld  [ %fp + -24 ], %g1
40029d1c:	82 10 60 10 	or  %g1, 0x10, %g1
40029d20:	c2 27 bf e8 	st  %g1, [ %fp + -24 ]
40029d24:	82 10 3f ff 	mov  -1, %g1
40029d28:	c2 27 bf e0 	st  %g1, [ %fp + -32 ]
40029d2c:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40029d30:	c2 08 40 00 	ldub  [ %g1 ], %g1
40029d34:	83 28 60 18 	sll  %g1, 0x18, %g1
40029d38:	83 38 60 18 	sra  %g1, 0x18, %g1
40029d3c:	80 a0 60 2e 	cmp  %g1, 0x2e
40029d40:	12 80 00 2f 	bne  40029dfc <ee_vsprintf+0x2a8>
40029d44:	01 00 00 00 	nop 
40029d48:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40029d4c:	82 00 60 01 	inc  %g1
40029d50:	c2 27 a0 48 	st  %g1, [ %fp + 0x48 ]
40029d54:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40029d58:	c2 08 40 00 	ldub  [ %g1 ], %g1
40029d5c:	83 28 60 18 	sll  %g1, 0x18, %g1
40029d60:	83 38 60 18 	sra  %g1, 0x18, %g1
40029d64:	80 a0 60 2f 	cmp  %g1, 0x2f
40029d68:	04 80 00 10 	ble  40029da8 <ee_vsprintf+0x254>
40029d6c:	01 00 00 00 	nop 
40029d70:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40029d74:	c2 08 40 00 	ldub  [ %g1 ], %g1
40029d78:	83 28 60 18 	sll  %g1, 0x18, %g1
40029d7c:	83 38 60 18 	sra  %g1, 0x18, %g1
40029d80:	80 a0 60 39 	cmp  %g1, 0x39
40029d84:	14 80 00 09 	bg  40029da8 <ee_vsprintf+0x254>
40029d88:	01 00 00 00 	nop 
40029d8c:	82 07 a0 48 	add  %fp, 0x48, %g1
40029d90:	90 10 00 01 	mov  %g1, %o0
40029d94:	7f ff fc 7c 	call  40028f84 <skip_atoi>
40029d98:	01 00 00 00 	nop 
40029d9c:	d0 27 bf e0 	st  %o0, [ %fp + -32 ]
40029da0:	10 80 00 12 	b  40029de8 <ee_vsprintf+0x294>
40029da4:	01 00 00 00 	nop 
40029da8:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40029dac:	c2 08 40 00 	ldub  [ %g1 ], %g1
40029db0:	83 28 60 18 	sll  %g1, 0x18, %g1
40029db4:	83 38 60 18 	sra  %g1, 0x18, %g1
40029db8:	80 a0 60 2a 	cmp  %g1, 0x2a
40029dbc:	12 80 00 0b 	bne  40029de8 <ee_vsprintf+0x294>
40029dc0:	01 00 00 00 	nop 
40029dc4:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40029dc8:	82 00 60 01 	inc  %g1
40029dcc:	c2 27 a0 48 	st  %g1, [ %fp + 0x48 ]
40029dd0:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40029dd4:	c2 00 40 00 	ld  [ %g1 ], %g1
40029dd8:	c2 27 bf e0 	st  %g1, [ %fp + -32 ]
40029ddc:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40029de0:	82 00 60 04 	add  %g1, 4, %g1
40029de4:	c2 27 a0 4c 	st  %g1, [ %fp + 0x4c ]
40029de8:	c2 07 bf e0 	ld  [ %fp + -32 ], %g1
40029dec:	80 a0 60 00 	cmp  %g1, 0
40029df0:	16 80 00 03 	bge  40029dfc <ee_vsprintf+0x2a8>
40029df4:	01 00 00 00 	nop 
40029df8:	c0 27 bf e0 	clr  [ %fp + -32 ]
40029dfc:	82 10 3f ff 	mov  -1, %g1
40029e00:	c2 27 bf dc 	st  %g1, [ %fp + -36 ]
40029e04:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40029e08:	c2 08 40 00 	ldub  [ %g1 ], %g1
40029e0c:	83 28 60 18 	sll  %g1, 0x18, %g1
40029e10:	83 38 60 18 	sra  %g1, 0x18, %g1
40029e14:	80 a0 60 6c 	cmp  %g1, 0x6c
40029e18:	02 80 00 09 	be  40029e3c <ee_vsprintf+0x2e8>
40029e1c:	01 00 00 00 	nop 
40029e20:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40029e24:	c2 08 40 00 	ldub  [ %g1 ], %g1
40029e28:	83 28 60 18 	sll  %g1, 0x18, %g1
40029e2c:	83 38 60 18 	sra  %g1, 0x18, %g1
40029e30:	80 a0 60 4c 	cmp  %g1, 0x4c
40029e34:	12 80 00 0a 	bne  40029e5c <ee_vsprintf+0x308>
40029e38:	01 00 00 00 	nop 
40029e3c:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40029e40:	c2 08 40 00 	ldub  [ %g1 ], %g1
40029e44:	83 28 60 18 	sll  %g1, 0x18, %g1
40029e48:	83 38 60 18 	sra  %g1, 0x18, %g1
40029e4c:	c2 27 bf dc 	st  %g1, [ %fp + -36 ]
40029e50:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40029e54:	82 00 60 01 	inc  %g1
40029e58:	c2 27 a0 48 	st  %g1, [ %fp + 0x48 ]
40029e5c:	82 10 20 0a 	mov  0xa, %g1
40029e60:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
40029e64:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40029e68:	c2 08 40 00 	ldub  [ %g1 ], %g1
40029e6c:	83 28 60 18 	sll  %g1, 0x18, %g1
40029e70:	83 38 60 18 	sra  %g1, 0x18, %g1
40029e74:	82 00 7f bf 	add  %g1, -65, %g1
40029e78:	80 a0 60 37 	cmp  %g1, 0x37
40029e7c:	18 80 00 e2 	bgu  4002a204 <ee_vsprintf+0x6b0>
40029e80:	01 00 00 00 	nop 
40029e84:	85 28 60 02 	sll  %g1, 2, %g2
40029e88:	03 10 00 a3 	sethi  %hi(0x40028c00), %g1
40029e8c:	82 10 61 d4 	or  %g1, 0x1d4, %g1	! 40028dd4 <generate_input_output+0x218>
40029e90:	c2 00 80 01 	ld  [ %g2 + %g1 ], %g1
40029e94:	81 c0 40 00 	jmp  %g1
40029e98:	01 00 00 00 	nop 
40029e9c:	c2 07 bf e8 	ld  [ %fp + -24 ], %g1
40029ea0:	82 08 60 10 	and  %g1, 0x10, %g1
40029ea4:	80 a0 60 00 	cmp  %g1, 0
40029ea8:	12 80 00 11 	bne  40029eec <ee_vsprintf+0x398>
40029eac:	01 00 00 00 	nop 
40029eb0:	10 80 00 08 	b  40029ed0 <ee_vsprintf+0x37c>
40029eb4:	01 00 00 00 	nop 
40029eb8:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
40029ebc:	84 10 20 20 	mov  0x20, %g2
40029ec0:	c4 28 40 00 	stb  %g2, [ %g1 ]
40029ec4:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
40029ec8:	82 00 60 01 	inc  %g1
40029ecc:	c2 27 bf f0 	st  %g1, [ %fp + -16 ]
40029ed0:	c2 07 bf e4 	ld  [ %fp + -28 ], %g1
40029ed4:	82 00 7f ff 	add  %g1, -1, %g1
40029ed8:	c2 27 bf e4 	st  %g1, [ %fp + -28 ]
40029edc:	c2 07 bf e4 	ld  [ %fp + -28 ], %g1
40029ee0:	80 a0 60 00 	cmp  %g1, 0
40029ee4:	14 bf ff f5 	bg  40029eb8 <ee_vsprintf+0x364>
40029ee8:	01 00 00 00 	nop 
40029eec:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40029ef0:	c2 00 40 00 	ld  [ %g1 ], %g1
40029ef4:	84 10 00 01 	mov  %g1, %g2
40029ef8:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
40029efc:	c4 28 40 00 	stb  %g2, [ %g1 ]
40029f00:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
40029f04:	82 00 60 01 	inc  %g1
40029f08:	c2 27 bf f0 	st  %g1, [ %fp + -16 ]
40029f0c:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40029f10:	82 00 60 04 	add  %g1, 4, %g1
40029f14:	c2 27 a0 4c 	st  %g1, [ %fp + 0x4c ]
40029f18:	10 80 00 08 	b  40029f38 <ee_vsprintf+0x3e4>
40029f1c:	01 00 00 00 	nop 
40029f20:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
40029f24:	84 10 20 20 	mov  0x20, %g2
40029f28:	c4 28 40 00 	stb  %g2, [ %g1 ]
40029f2c:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
40029f30:	82 00 60 01 	inc  %g1
40029f34:	c2 27 bf f0 	st  %g1, [ %fp + -16 ]
40029f38:	c2 07 bf e4 	ld  [ %fp + -28 ], %g1
40029f3c:	82 00 7f ff 	add  %g1, -1, %g1
40029f40:	c2 27 bf e4 	st  %g1, [ %fp + -28 ]
40029f44:	c2 07 bf e4 	ld  [ %fp + -28 ], %g1
40029f48:	80 a0 60 00 	cmp  %g1, 0
40029f4c:	14 bf ff f5 	bg  40029f20 <ee_vsprintf+0x3cc>
40029f50:	01 00 00 00 	nop 
40029f54:	10 80 00 f8 	b  4002a334 <ee_vsprintf+0x7e0>
40029f58:	01 00 00 00 	nop 
40029f5c:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40029f60:	c2 00 40 00 	ld  [ %g1 ], %g1
40029f64:	c2 27 bf ec 	st  %g1, [ %fp + -20 ]
40029f68:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40029f6c:	82 00 60 04 	add  %g1, 4, %g1
40029f70:	c2 27 a0 4c 	st  %g1, [ %fp + 0x4c ]
40029f74:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
40029f78:	80 a0 60 00 	cmp  %g1, 0
40029f7c:	12 80 00 05 	bne  40029f90 <ee_vsprintf+0x43c>
40029f80:	01 00 00 00 	nop 
40029f84:	03 10 01 00 	sethi  %hi(0x40040000), %g1
40029f88:	82 10 60 f8 	or  %g1, 0xf8, %g1	! 400400f8 <__sparc_get_pc_thunk.l7+0x127f4>
40029f8c:	c2 27 bf ec 	st  %g1, [ %fp + -20 ]
40029f90:	c2 07 bf e0 	ld  [ %fp + -32 ], %g1
40029f94:	d0 07 bf ec 	ld  [ %fp + -20 ], %o0
40029f98:	92 10 00 01 	mov  %g1, %o1
40029f9c:	7f ff fb d7 	call  40028ef8 <strnlen>
40029fa0:	01 00 00 00 	nop 
40029fa4:	82 10 00 08 	mov  %o0, %g1
40029fa8:	c2 27 bf d8 	st  %g1, [ %fp + -40 ]
40029fac:	c2 07 bf e8 	ld  [ %fp + -24 ], %g1
40029fb0:	82 08 60 10 	and  %g1, 0x10, %g1
40029fb4:	80 a0 60 00 	cmp  %g1, 0
40029fb8:	12 80 00 18 	bne  4002a018 <ee_vsprintf+0x4c4>
40029fbc:	01 00 00 00 	nop 
40029fc0:	10 80 00 08 	b  40029fe0 <ee_vsprintf+0x48c>
40029fc4:	01 00 00 00 	nop 
40029fc8:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
40029fcc:	84 10 20 20 	mov  0x20, %g2
40029fd0:	c4 28 40 00 	stb  %g2, [ %g1 ]
40029fd4:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
40029fd8:	82 00 60 01 	inc  %g1
40029fdc:	c2 27 bf f0 	st  %g1, [ %fp + -16 ]
40029fe0:	82 10 20 01 	mov  1, %g1
40029fe4:	c6 07 bf e4 	ld  [ %fp + -28 ], %g3
40029fe8:	c4 07 bf d8 	ld  [ %fp + -40 ], %g2
40029fec:	80 a0 c0 02 	cmp  %g3, %g2
40029ff0:	14 80 00 03 	bg  40029ffc <ee_vsprintf+0x4a8>
40029ff4:	01 00 00 00 	nop 
40029ff8:	82 10 20 00 	clr  %g1	! 0 <__DYNAMIC>
40029ffc:	c4 07 bf e4 	ld  [ %fp + -28 ], %g2
4002a000:	84 00 bf ff 	add  %g2, -1, %g2
4002a004:	c4 27 bf e4 	st  %g2, [ %fp + -28 ]
4002a008:	82 08 60 ff 	and  %g1, 0xff, %g1
4002a00c:	80 a0 60 00 	cmp  %g1, 0
4002a010:	12 bf ff ee 	bne  40029fc8 <ee_vsprintf+0x474>
4002a014:	01 00 00 00 	nop 
4002a018:	c0 27 bf f8 	clr  [ %fp + -8 ]
4002a01c:	10 80 00 0f 	b  4002a058 <ee_vsprintf+0x504>
4002a020:	01 00 00 00 	nop 
4002a024:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
4002a028:	c4 08 40 00 	ldub  [ %g1 ], %g2
4002a02c:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
4002a030:	c4 28 40 00 	stb  %g2, [ %g1 ]
4002a034:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
4002a038:	82 00 60 01 	inc  %g1
4002a03c:	c2 27 bf f0 	st  %g1, [ %fp + -16 ]
4002a040:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
4002a044:	82 00 60 01 	inc  %g1
4002a048:	c2 27 bf ec 	st  %g1, [ %fp + -20 ]
4002a04c:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002a050:	82 00 60 01 	inc  %g1
4002a054:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
4002a058:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
4002a05c:	c2 07 bf d8 	ld  [ %fp + -40 ], %g1
4002a060:	80 a0 80 01 	cmp  %g2, %g1
4002a064:	06 bf ff f0 	bl  4002a024 <ee_vsprintf+0x4d0>
4002a068:	01 00 00 00 	nop 
4002a06c:	10 80 00 08 	b  4002a08c <ee_vsprintf+0x538>
4002a070:	01 00 00 00 	nop 
4002a074:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
4002a078:	84 10 20 20 	mov  0x20, %g2
4002a07c:	c4 28 40 00 	stb  %g2, [ %g1 ]
4002a080:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
4002a084:	82 00 60 01 	inc  %g1
4002a088:	c2 27 bf f0 	st  %g1, [ %fp + -16 ]
4002a08c:	82 10 20 01 	mov  1, %g1
4002a090:	c6 07 bf e4 	ld  [ %fp + -28 ], %g3
4002a094:	c4 07 bf d8 	ld  [ %fp + -40 ], %g2
4002a098:	80 a0 c0 02 	cmp  %g3, %g2
4002a09c:	14 80 00 03 	bg  4002a0a8 <ee_vsprintf+0x554>
4002a0a0:	01 00 00 00 	nop 
4002a0a4:	82 10 20 00 	clr  %g1	! 0 <__DYNAMIC>
4002a0a8:	c4 07 bf e4 	ld  [ %fp + -28 ], %g2
4002a0ac:	84 00 bf ff 	add  %g2, -1, %g2
4002a0b0:	c4 27 bf e4 	st  %g2, [ %fp + -28 ]
4002a0b4:	82 08 60 ff 	and  %g1, 0xff, %g1
4002a0b8:	80 a0 60 00 	cmp  %g1, 0
4002a0bc:	12 bf ff ee 	bne  4002a074 <ee_vsprintf+0x520>
4002a0c0:	01 00 00 00 	nop 
4002a0c4:	10 80 00 9c 	b  4002a334 <ee_vsprintf+0x7e0>
4002a0c8:	01 00 00 00 	nop 
4002a0cc:	c2 07 bf e4 	ld  [ %fp + -28 ], %g1
4002a0d0:	80 a0 7f ff 	cmp  %g1, -1
4002a0d4:	12 80 00 07 	bne  4002a0f0 <ee_vsprintf+0x59c>
4002a0d8:	01 00 00 00 	nop 
4002a0dc:	82 10 20 08 	mov  8, %g1	! 8 <__DYNAMIC+0x8>
4002a0e0:	c2 27 bf e4 	st  %g1, [ %fp + -28 ]
4002a0e4:	c2 07 bf e8 	ld  [ %fp + -24 ], %g1
4002a0e8:	82 10 60 01 	or  %g1, 1, %g1
4002a0ec:	c2 27 bf e8 	st  %g1, [ %fp + -24 ]
4002a0f0:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
4002a0f4:	c2 00 40 00 	ld  [ %g1 ], %g1
4002a0f8:	c4 07 a0 4c 	ld  [ %fp + 0x4c ], %g2
4002a0fc:	84 00 a0 04 	add  %g2, 4, %g2
4002a100:	c4 27 a0 4c 	st  %g2, [ %fp + 0x4c ]
4002a104:	d0 07 bf f0 	ld  [ %fp + -16 ], %o0
4002a108:	92 10 00 01 	mov  %g1, %o1
4002a10c:	94 10 20 10 	mov  0x10, %o2
4002a110:	d6 07 bf e4 	ld  [ %fp + -28 ], %o3
4002a114:	d8 07 bf e0 	ld  [ %fp + -32 ], %o4
4002a118:	da 07 bf e8 	ld  [ %fp + -24 ], %o5
4002a11c:	7f ff fb c3 	call  40029028 <number>
4002a120:	01 00 00 00 	nop 
4002a124:	d0 27 bf f0 	st  %o0, [ %fp + -16 ]
4002a128:	10 80 00 83 	b  4002a334 <ee_vsprintf+0x7e0>
4002a12c:	01 00 00 00 	nop 
4002a130:	c2 07 bf e8 	ld  [ %fp + -24 ], %g1
4002a134:	82 10 60 40 	or  %g1, 0x40, %g1
4002a138:	c2 27 bf e8 	st  %g1, [ %fp + -24 ]
4002a13c:	c2 07 bf dc 	ld  [ %fp + -36 ], %g1
4002a140:	80 a0 60 6c 	cmp  %g1, 0x6c
4002a144:	12 80 00 11 	bne  4002a188 <ee_vsprintf+0x634>
4002a148:	01 00 00 00 	nop 
4002a14c:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
4002a150:	c2 00 40 00 	ld  [ %g1 ], %g1
4002a154:	c4 07 a0 4c 	ld  [ %fp + 0x4c ], %g2
4002a158:	84 00 a0 04 	add  %g2, 4, %g2
4002a15c:	c4 27 a0 4c 	st  %g2, [ %fp + 0x4c ]
4002a160:	d0 07 bf f0 	ld  [ %fp + -16 ], %o0
4002a164:	92 10 00 01 	mov  %g1, %o1
4002a168:	d4 07 bf e4 	ld  [ %fp + -28 ], %o2
4002a16c:	d6 07 bf e0 	ld  [ %fp + -32 ], %o3
4002a170:	d8 07 bf e8 	ld  [ %fp + -24 ], %o4
4002a174:	7f ff fc fe 	call  4002956c <eaddr>
4002a178:	01 00 00 00 	nop 
4002a17c:	d0 27 bf f0 	st  %o0, [ %fp + -16 ]
4002a180:	10 80 00 6d 	b  4002a334 <ee_vsprintf+0x7e0>
4002a184:	01 00 00 00 	nop 
4002a188:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
4002a18c:	c2 00 40 00 	ld  [ %g1 ], %g1
4002a190:	c4 07 a0 4c 	ld  [ %fp + 0x4c ], %g2
4002a194:	84 00 a0 04 	add  %g2, 4, %g2
4002a198:	c4 27 a0 4c 	st  %g2, [ %fp + 0x4c ]
4002a19c:	d0 07 bf f0 	ld  [ %fp + -16 ], %o0
4002a1a0:	92 10 00 01 	mov  %g1, %o1
4002a1a4:	d4 07 bf e4 	ld  [ %fp + -28 ], %o2
4002a1a8:	d6 07 bf e0 	ld  [ %fp + -32 ], %o3
4002a1ac:	d8 07 bf e8 	ld  [ %fp + -24 ], %o4
4002a1b0:	7f ff fd 80 	call  400297b0 <iaddr>
4002a1b4:	01 00 00 00 	nop 
4002a1b8:	d0 27 bf f0 	st  %o0, [ %fp + -16 ]
4002a1bc:	10 80 00 5e 	b  4002a334 <ee_vsprintf+0x7e0>
4002a1c0:	01 00 00 00 	nop 
4002a1c4:	82 10 20 08 	mov  8, %g1	! 8 <__DYNAMIC+0x8>
4002a1c8:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
4002a1cc:	10 80 00 31 	b  4002a290 <ee_vsprintf+0x73c>
4002a1d0:	01 00 00 00 	nop 
4002a1d4:	c2 07 bf e8 	ld  [ %fp + -24 ], %g1
4002a1d8:	82 10 60 40 	or  %g1, 0x40, %g1
4002a1dc:	c2 27 bf e8 	st  %g1, [ %fp + -24 ]
4002a1e0:	82 10 20 10 	mov  0x10, %g1
4002a1e4:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
4002a1e8:	10 80 00 2a 	b  4002a290 <ee_vsprintf+0x73c>
4002a1ec:	01 00 00 00 	nop 
4002a1f0:	c2 07 bf e8 	ld  [ %fp + -24 ], %g1
4002a1f4:	82 10 60 02 	or  %g1, 2, %g1
4002a1f8:	c2 27 bf e8 	st  %g1, [ %fp + -24 ]
4002a1fc:	10 80 00 24 	b  4002a28c <ee_vsprintf+0x738>
4002a200:	01 00 00 00 	nop 
4002a204:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
4002a208:	c2 08 40 00 	ldub  [ %g1 ], %g1
4002a20c:	83 28 60 18 	sll  %g1, 0x18, %g1
4002a210:	83 38 60 18 	sra  %g1, 0x18, %g1
4002a214:	80 a0 60 25 	cmp  %g1, 0x25
4002a218:	02 80 00 08 	be  4002a238 <ee_vsprintf+0x6e4>
4002a21c:	01 00 00 00 	nop 
4002a220:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
4002a224:	84 10 20 25 	mov  0x25, %g2
4002a228:	c4 28 40 00 	stb  %g2, [ %g1 ]
4002a22c:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
4002a230:	82 00 60 01 	inc  %g1
4002a234:	c2 27 bf f0 	st  %g1, [ %fp + -16 ]
4002a238:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
4002a23c:	c2 08 40 00 	ldub  [ %g1 ], %g1
4002a240:	83 28 60 18 	sll  %g1, 0x18, %g1
4002a244:	83 38 60 18 	sra  %g1, 0x18, %g1
4002a248:	80 a0 60 00 	cmp  %g1, 0
4002a24c:	02 80 00 0b 	be  4002a278 <ee_vsprintf+0x724>
4002a250:	01 00 00 00 	nop 
4002a254:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
4002a258:	c4 08 40 00 	ldub  [ %g1 ], %g2
4002a25c:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
4002a260:	c4 28 40 00 	stb  %g2, [ %g1 ]
4002a264:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
4002a268:	82 00 60 01 	inc  %g1
4002a26c:	c2 27 bf f0 	st  %g1, [ %fp + -16 ]
4002a270:	10 80 00 31 	b  4002a334 <ee_vsprintf+0x7e0>
4002a274:	01 00 00 00 	nop 
4002a278:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
4002a27c:	82 00 7f ff 	add  %g1, -1, %g1
4002a280:	c2 27 a0 48 	st  %g1, [ %fp + 0x48 ]
4002a284:	10 80 00 2c 	b  4002a334 <ee_vsprintf+0x7e0>
4002a288:	01 00 00 00 	nop 
4002a28c:	01 00 00 00 	nop 
4002a290:	c2 07 bf dc 	ld  [ %fp + -36 ], %g1
4002a294:	80 a0 60 6c 	cmp  %g1, 0x6c
4002a298:	12 80 00 0a 	bne  4002a2c0 <ee_vsprintf+0x76c>
4002a29c:	01 00 00 00 	nop 
4002a2a0:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
4002a2a4:	c2 00 40 00 	ld  [ %g1 ], %g1
4002a2a8:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002a2ac:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
4002a2b0:	82 00 60 04 	add  %g1, 4, %g1
4002a2b4:	c2 27 a0 4c 	st  %g1, [ %fp + 0x4c ]
4002a2b8:	10 80 00 15 	b  4002a30c <ee_vsprintf+0x7b8>
4002a2bc:	01 00 00 00 	nop 
4002a2c0:	c2 07 bf e8 	ld  [ %fp + -24 ], %g1
4002a2c4:	82 08 60 02 	and  %g1, 2, %g1
4002a2c8:	80 a0 60 00 	cmp  %g1, 0
4002a2cc:	02 80 00 0a 	be  4002a2f4 <ee_vsprintf+0x7a0>
4002a2d0:	01 00 00 00 	nop 
4002a2d4:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
4002a2d8:	c2 00 40 00 	ld  [ %g1 ], %g1
4002a2dc:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002a2e0:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
4002a2e4:	82 00 60 04 	add  %g1, 4, %g1
4002a2e8:	c2 27 a0 4c 	st  %g1, [ %fp + 0x4c ]
4002a2ec:	10 80 00 08 	b  4002a30c <ee_vsprintf+0x7b8>
4002a2f0:	01 00 00 00 	nop 
4002a2f4:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
4002a2f8:	c2 00 40 00 	ld  [ %g1 ], %g1
4002a2fc:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002a300:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
4002a304:	82 00 60 04 	add  %g1, 4, %g1
4002a308:	c2 27 a0 4c 	st  %g1, [ %fp + 0x4c ]
4002a30c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002a310:	d0 07 bf f0 	ld  [ %fp + -16 ], %o0
4002a314:	92 10 00 01 	mov  %g1, %o1
4002a318:	d4 07 bf f4 	ld  [ %fp + -12 ], %o2
4002a31c:	d6 07 bf e4 	ld  [ %fp + -28 ], %o3
4002a320:	d8 07 bf e0 	ld  [ %fp + -32 ], %o4
4002a324:	da 07 bf e8 	ld  [ %fp + -24 ], %o5
4002a328:	7f ff fb 40 	call  40029028 <number>
4002a32c:	01 00 00 00 	nop 
4002a330:	d0 27 bf f0 	st  %o0, [ %fp + -16 ]
4002a334:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
4002a338:	82 00 60 01 	inc  %g1
4002a33c:	c2 27 a0 48 	st  %g1, [ %fp + 0x48 ]
4002a340:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
4002a344:	c2 08 40 00 	ldub  [ %g1 ], %g1
4002a348:	83 28 60 18 	sll  %g1, 0x18, %g1
4002a34c:	83 38 60 18 	sra  %g1, 0x18, %g1
4002a350:	80 a0 60 00 	cmp  %g1, 0
4002a354:	12 bf fe 08 	bne  40029b74 <ee_vsprintf+0x20>
4002a358:	01 00 00 00 	nop 
4002a35c:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
4002a360:	c0 28 40 00 	clrb  [ %g1 ]
4002a364:	c4 07 bf f0 	ld  [ %fp + -16 ], %g2
4002a368:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4002a36c:	82 20 80 01 	sub  %g2, %g1, %g1
4002a370:	b0 10 00 01 	mov  %g1, %i0
4002a374:	81 e8 00 00 	restore 
4002a378:	81 c3 e0 08 	retl 
4002a37c:	01 00 00 00 	nop 

4002a380 <uart_send_char>:
4002a380:	9d e3 bf 98 	save  %sp, -104, %sp
4002a384:	82 10 00 18 	mov  %i0, %g1
4002a388:	c2 2f a0 44 	stb  %g1, [ %fp + 0x44 ]
4002a38c:	10 80 00 03 	b  4002a398 <uart_send_char+0x18>
4002a390:	01 00 00 00 	nop 
4002a394:	01 00 00 00 	nop 
4002a398:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
4002a39c:	83 28 60 18 	sll  %g1, 0x18, %g1
4002a3a0:	83 38 60 18 	sra  %g1, 0x18, %g1
4002a3a4:	90 10 00 01 	mov  %g1, %o0
4002a3a8:	40 00 05 6d 	call  4002b95c <__ajit_serial_putchar__>
4002a3ac:	01 00 00 00 	nop 
4002a3b0:	d0 27 bf fc 	st  %o0, [ %fp + -4 ]
4002a3b4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002a3b8:	80 a0 60 00 	cmp  %g1, 0
4002a3bc:	02 bf ff f6 	be  4002a394 <uart_send_char+0x14>
4002a3c0:	01 00 00 00 	nop 
4002a3c4:	01 00 00 00 	nop 
4002a3c8:	10 80 00 03 	b  4002a3d4 <uart_send_char+0x54>
4002a3cc:	01 00 00 00 	nop 
4002a3d0:	01 00 00 00 	nop 
4002a3d4:	c0 27 bf f8 	clr  [ %fp + -8 ]
4002a3d8:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4002a3dc:	82 10 62 00 	or  %g1, 0x200, %g1	! ffff3200 <_GLOBAL_OFFSET_TABLE_+0xbffb2dc8>
4002a3e0:	fa 80 44 00 	lda  [ %g1 ] #ASI_SCRATCHPAD, %i5
4002a3e4:	fa 27 bf f8 	st  %i5, [ %fp + -8 ]
4002a3e8:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002a3ec:	82 08 60 08 	and  %g1, 8, %g1
4002a3f0:	80 a0 60 00 	cmp  %g1, 0
4002a3f4:	02 80 00 07 	be  4002a410 <uart_send_char+0x90>
4002a3f8:	01 00 00 00 	nop 
4002a3fc:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002a400:	82 08 60 01 	and  %g1, 1, %g1
4002a404:	80 a0 60 00 	cmp  %g1, 0
4002a408:	12 bf ff f2 	bne  4002a3d0 <uart_send_char+0x50>
4002a40c:	01 00 00 00 	nop 
4002a410:	81 e8 00 00 	restore 
4002a414:	81 c3 e0 08 	retl 
4002a418:	01 00 00 00 	nop 

4002a41c <ee_printf>:
4002a41c:	9d e3 bb 90 	save  %sp, -1136, %sp
4002a420:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
4002a424:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
4002a428:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
4002a42c:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
4002a430:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
4002a434:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4002a438:	c0 27 bf f8 	clr  [ %fp + -8 ]
4002a43c:	82 07 a0 48 	add  %fp, 0x48, %g1
4002a440:	c2 27 bb f4 	st  %g1, [ %fp + -1036 ]
4002a444:	c2 07 bb f4 	ld  [ %fp + -1036 ], %g1
4002a448:	84 07 bb f8 	add  %fp, -1032, %g2
4002a44c:	90 10 00 02 	mov  %g2, %o0
4002a450:	d2 07 a0 44 	ld  [ %fp + 0x44 ], %o1
4002a454:	94 10 00 01 	mov  %g1, %o2
4002a458:	7f ff fd bf 	call  40029b54 <ee_vsprintf>
4002a45c:	01 00 00 00 	nop 
4002a460:	82 07 bb f8 	add  %fp, -1032, %g1
4002a464:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002a468:	10 80 00 0f 	b  4002a4a4 <ee_printf+0x88>
4002a46c:	01 00 00 00 	nop 
4002a470:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002a474:	c2 08 40 00 	ldub  [ %g1 ], %g1
4002a478:	83 28 60 18 	sll  %g1, 0x18, %g1
4002a47c:	83 38 60 18 	sra  %g1, 0x18, %g1
4002a480:	90 10 00 01 	mov  %g1, %o0
4002a484:	7f ff ff bf 	call  4002a380 <uart_send_char>
4002a488:	01 00 00 00 	nop 
4002a48c:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002a490:	82 00 60 01 	inc  %g1
4002a494:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
4002a498:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002a49c:	82 00 60 01 	inc  %g1
4002a4a0:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002a4a4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002a4a8:	c2 08 40 00 	ldub  [ %g1 ], %g1
4002a4ac:	83 28 60 18 	sll  %g1, 0x18, %g1
4002a4b0:	83 38 60 18 	sra  %g1, 0x18, %g1
4002a4b4:	80 a0 60 00 	cmp  %g1, 0
4002a4b8:	12 bf ff ee 	bne  4002a470 <ee_printf+0x54>
4002a4bc:	01 00 00 00 	nop 
4002a4c0:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002a4c4:	b0 10 00 01 	mov  %g1, %i0
4002a4c8:	81 e8 00 00 	restore 
4002a4cc:	81 c3 e0 08 	retl 
4002a4d0:	01 00 00 00 	nop 

4002a4d4 <checker>:
4002a4d4:	9d e3 bf 48 	save  %sp, -184, %sp
4002a4d8:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4002a4dc:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
4002a4e0:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
4002a4e4:	82 10 23 84 	mov  0x384, %g1
4002a4e8:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
4002a4ec:	90 10 20 03 	mov  3, %o0
4002a4f0:	40 00 04 22 	call  4002b578 <__ajit_write_serial_control_register__>
4002a4f4:	01 00 00 00 	nop 
4002a4f8:	03 10 01 00 	sethi  %hi(0x40040000), %g1
4002a4fc:	90 10 61 00 	or  %g1, 0x100, %o0	! 40040100 <__sparc_get_pc_thunk.l7+0x127fc>
4002a500:	7f ff ff c7 	call  4002a41c <ee_printf>
4002a504:	01 00 00 00 	nop 
4002a508:	c0 27 bf fc 	clr  [ %fp + -4 ]
4002a50c:	10 80 01 9d 	b  4002ab80 <checker+0x6ac>
4002a510:	01 00 00 00 	nop 
4002a514:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
4002a518:	82 10 00 02 	mov  %g2, %g1
4002a51c:	82 00 40 01 	add  %g1, %g1, %g1
4002a520:	82 00 40 02 	add  %g1, %g2, %g1
4002a524:	83 28 60 03 	sll  %g1, 3, %g1
4002a528:	82 00 60 04 	add  %g1, 4, %g1
4002a52c:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
4002a530:	82 00 80 01 	add  %g2, %g1, %g1
4002a534:	c2 00 40 00 	ld  [ %g1 ], %g1
4002a538:	c2 27 bf f0 	st  %g1, [ %fp + -16 ]
4002a53c:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
4002a540:	82 10 00 02 	mov  %g2, %g1
4002a544:	82 00 40 01 	add  %g1, %g1, %g1
4002a548:	82 00 40 02 	add  %g1, %g2, %g1
4002a54c:	83 28 60 03 	sll  %g1, 3, %g1
4002a550:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
4002a554:	82 00 80 01 	add  %g2, %g1, %g1
4002a558:	c2 00 40 00 	ld  [ %g1 ], %g1
4002a55c:	c2 27 bf ec 	st  %g1, [ %fp + -20 ]
4002a560:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
4002a564:	82 10 00 02 	mov  %g2, %g1
4002a568:	82 00 40 01 	add  %g1, %g1, %g1
4002a56c:	82 00 40 02 	add  %g1, %g2, %g1
4002a570:	83 28 60 03 	sll  %g1, 3, %g1
4002a574:	82 00 60 08 	add  %g1, 8, %g1
4002a578:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
4002a57c:	82 00 80 01 	add  %g2, %g1, %g1
4002a580:	c2 00 40 00 	ld  [ %g1 ], %g1
4002a584:	c2 27 bf e8 	st  %g1, [ %fp + -24 ]
4002a588:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
4002a58c:	82 10 00 02 	mov  %g2, %g1
4002a590:	82 00 40 01 	add  %g1, %g1, %g1
4002a594:	82 00 40 02 	add  %g1, %g2, %g1
4002a598:	83 28 60 03 	sll  %g1, 3, %g1
4002a59c:	82 00 60 0c 	add  %g1, 0xc, %g1
4002a5a0:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
4002a5a4:	82 00 80 01 	add  %g2, %g1, %g1
4002a5a8:	c2 00 40 00 	ld  [ %g1 ], %g1
4002a5ac:	c2 27 bf e4 	st  %g1, [ %fp + -28 ]
4002a5b0:	c0 2f bf fb 	clrb  [ %fp + -5 ]
4002a5b4:	c0 2f bf fa 	clrb  [ %fp + -6 ]
4002a5b8:	c4 07 bf f0 	ld  [ %fp + -16 ], %g2
4002a5bc:	c2 07 bf e8 	ld  [ %fp + -24 ], %g1
4002a5c0:	80 a0 80 01 	cmp  %g2, %g1
4002a5c4:	12 80 00 06 	bne  4002a5dc <checker+0x108>
4002a5c8:	01 00 00 00 	nop 
4002a5cc:	82 10 20 01 	mov  1, %g1	! 1 <__DYNAMIC+0x1>
4002a5d0:	c2 2f bf fb 	stb  %g1, [ %fp + -5 ]
4002a5d4:	10 80 00 1b 	b  4002a640 <checker+0x16c>
4002a5d8:	01 00 00 00 	nop 
4002a5dc:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002a5e0:	82 00 60 01 	inc  %g1
4002a5e4:	05 10 01 00 	sethi  %hi(0x40040000), %g2
4002a5e8:	90 10 a1 40 	or  %g2, 0x140, %o0	! 40040140 <__sparc_get_pc_thunk.l7+0x1283c>
4002a5ec:	92 10 00 01 	mov  %g1, %o1
4002a5f0:	d4 07 bf f4 	ld  [ %fp + -12 ], %o2
4002a5f4:	7f ff ff 8a 	call  4002a41c <ee_printf>
4002a5f8:	01 00 00 00 	nop 
4002a5fc:	03 10 01 00 	sethi  %hi(0x40040000), %g1
4002a600:	90 10 61 58 	or  %g1, 0x158, %o0	! 40040158 <__sparc_get_pc_thunk.l7+0x12854>
4002a604:	d2 07 bf f0 	ld  [ %fp + -16 ], %o1
4002a608:	d4 07 bf ec 	ld  [ %fp + -20 ], %o2
4002a60c:	7f ff ff 84 	call  4002a41c <ee_printf>
4002a610:	01 00 00 00 	nop 
4002a614:	03 10 01 00 	sethi  %hi(0x40040000), %g1
4002a618:	90 10 61 78 	or  %g1, 0x178, %o0	! 40040178 <__sparc_get_pc_thunk.l7+0x12874>
4002a61c:	d2 07 bf e8 	ld  [ %fp + -24 ], %o1
4002a620:	d4 07 bf e4 	ld  [ %fp + -28 ], %o2
4002a624:	7f ff ff 7e 	call  4002a41c <ee_printf>
4002a628:	01 00 00 00 	nop 
4002a62c:	03 10 01 00 	sethi  %hi(0x40040000), %g1
4002a630:	90 10 61 98 	or  %g1, 0x198, %o0	! 40040198 <__sparc_get_pc_thunk.l7+0x12894>
4002a634:	7f ff ff 7a 	call  4002a41c <ee_printf>
4002a638:	01 00 00 00 	nop 
4002a63c:	91 d0 20 00 	ta  0
4002a640:	c4 07 bf ec 	ld  [ %fp + -20 ], %g2
4002a644:	c2 07 bf e4 	ld  [ %fp + -28 ], %g1
4002a648:	80 a0 80 01 	cmp  %g2, %g1
4002a64c:	12 80 00 06 	bne  4002a664 <checker+0x190>
4002a650:	01 00 00 00 	nop 
4002a654:	82 10 20 01 	mov  1, %g1	! 1 <__DYNAMIC+0x1>
4002a658:	c2 2f bf fa 	stb  %g1, [ %fp + -6 ]
4002a65c:	10 80 00 1b 	b  4002a6c8 <checker+0x1f4>
4002a660:	01 00 00 00 	nop 
4002a664:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002a668:	82 00 60 01 	inc  %g1
4002a66c:	05 10 01 00 	sethi  %hi(0x40040000), %g2
4002a670:	90 10 a1 40 	or  %g2, 0x140, %o0	! 40040140 <__sparc_get_pc_thunk.l7+0x1283c>
4002a674:	92 10 00 01 	mov  %g1, %o1
4002a678:	d4 07 bf f4 	ld  [ %fp + -12 ], %o2
4002a67c:	7f ff ff 68 	call  4002a41c <ee_printf>
4002a680:	01 00 00 00 	nop 
4002a684:	03 10 01 00 	sethi  %hi(0x40040000), %g1
4002a688:	90 10 61 58 	or  %g1, 0x158, %o0	! 40040158 <__sparc_get_pc_thunk.l7+0x12854>
4002a68c:	d2 07 bf f0 	ld  [ %fp + -16 ], %o1
4002a690:	d4 07 bf ec 	ld  [ %fp + -20 ], %o2
4002a694:	7f ff ff 62 	call  4002a41c <ee_printf>
4002a698:	01 00 00 00 	nop 
4002a69c:	03 10 01 00 	sethi  %hi(0x40040000), %g1
4002a6a0:	90 10 61 78 	or  %g1, 0x178, %o0	! 40040178 <__sparc_get_pc_thunk.l7+0x12874>
4002a6a4:	d2 07 bf e8 	ld  [ %fp + -24 ], %o1
4002a6a8:	d4 07 bf e4 	ld  [ %fp + -28 ], %o2
4002a6ac:	7f ff ff 5c 	call  4002a41c <ee_printf>
4002a6b0:	01 00 00 00 	nop 
4002a6b4:	03 10 01 00 	sethi  %hi(0x40040000), %g1
4002a6b8:	90 10 61 98 	or  %g1, 0x198, %o0	! 40040198 <__sparc_get_pc_thunk.l7+0x12894>
4002a6bc:	7f ff ff 58 	call  4002a41c <ee_printf>
4002a6c0:	01 00 00 00 	nop 
4002a6c4:	91 d0 20 00 	ta  0
4002a6c8:	c2 0f bf fb 	ldub  [ %fp + -5 ], %g1
4002a6cc:	83 28 60 18 	sll  %g1, 0x18, %g1
4002a6d0:	83 38 60 18 	sra  %g1, 0x18, %g1
4002a6d4:	80 a0 60 00 	cmp  %g1, 0
4002a6d8:	02 80 00 35 	be  4002a7ac <checker+0x2d8>
4002a6dc:	01 00 00 00 	nop 
4002a6e0:	c2 0f bf fa 	ldub  [ %fp + -6 ], %g1
4002a6e4:	83 28 60 18 	sll  %g1, 0x18, %g1
4002a6e8:	83 38 60 18 	sra  %g1, 0x18, %g1
4002a6ec:	80 a0 60 00 	cmp  %g1, 0
4002a6f0:	02 80 00 2f 	be  4002a7ac <checker+0x2d8>
4002a6f4:	01 00 00 00 	nop 
4002a6f8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002a6fc:	82 00 60 01 	inc  %g1
4002a700:	c2 27 bf b4 	st  %g1, [ %fp + -76 ]
4002a704:	d5 07 bf b4 	ld  [ %fp + -76 ], %f10
4002a708:	91 a0 19 0a 	fitod  %f10, %f8
4002a70c:	d1 3f bf a8 	std  %f8, [ %fp + -88 ]
4002a710:	d0 1f bf a8 	ldd  [ %fp + -88 ], %o0
4002a714:	40 00 07 55 	call  4002c468 <__ieee754_log2>
4002a718:	01 00 00 00 	nop 
4002a71c:	91 a0 00 20 	fmovs  %f0, %f8
4002a720:	93 a0 00 21 	fmovs  %f1, %f9
4002a724:	d1 3f bf a8 	std  %f8, [ %fp + -88 ]
4002a728:	d0 1f bf a8 	ldd  [ %fp + -88 ], %o0
4002a72c:	40 00 0b 22 	call  4002d3b4 <__GI_ceil>
4002a730:	01 00 00 00 	nop 
4002a734:	c1 3f bf b8 	std  %f0, [ %fp + -72 ]
4002a738:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002a73c:	82 00 60 01 	inc  %g1
4002a740:	c2 27 bf b4 	st  %g1, [ %fp + -76 ]
4002a744:	d7 07 bf b4 	ld  [ %fp + -76 ], %f11
4002a748:	91 a0 19 0b 	fitod  %f11, %f8
4002a74c:	d1 3f bf a8 	std  %f8, [ %fp + -88 ]
4002a750:	d0 1f bf a8 	ldd  [ %fp + -88 ], %o0
4002a754:	40 00 07 45 	call  4002c468 <__ieee754_log2>
4002a758:	01 00 00 00 	nop 
4002a75c:	91 a0 00 20 	fmovs  %f0, %f8
4002a760:	93 a0 00 21 	fmovs  %f1, %f9
4002a764:	d1 3f bf a8 	std  %f8, [ %fp + -88 ]
4002a768:	d0 1f bf a8 	ldd  [ %fp + -88 ], %o0
4002a76c:	40 00 0b 8c 	call  4002d59c <__GI_floor>
4002a770:	01 00 00 00 	nop 
4002a774:	91 a0 00 20 	fmovs  %f0, %f8
4002a778:	93 a0 00 21 	fmovs  %f1, %f9
4002a77c:	d5 1f bf b8 	ldd  [ %fp + -72 ], %f10
4002a780:	81 aa 8a 48 	fcmpd  %f10, %f8
4002a784:	01 00 00 00 	nop 
4002a788:	03 80 00 09 	fbne  4002a7ac <checker+0x2d8>
4002a78c:	01 00 00 00 	nop 
4002a790:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002a794:	82 00 60 01 	inc  %g1
4002a798:	05 10 01 00 	sethi  %hi(0x40040000), %g2
4002a79c:	90 10 a1 d0 	or  %g2, 0x1d0, %o0	! 400401d0 <__sparc_get_pc_thunk.l7+0x128cc>
4002a7a0:	92 10 00 01 	mov  %g1, %o1
4002a7a4:	7f ff ff 1e 	call  4002a41c <ee_printf>
4002a7a8:	01 00 00 00 	nop 
4002a7ac:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
4002a7b0:	82 10 00 02 	mov  %g2, %g1
4002a7b4:	82 00 40 01 	add  %g1, %g1, %g1
4002a7b8:	82 00 40 02 	add  %g1, %g2, %g1
4002a7bc:	83 28 60 03 	sll  %g1, 3, %g1
4002a7c0:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
4002a7c4:	82 00 80 01 	add  %g2, %g1, %g1
4002a7c8:	c2 00 40 00 	ld  [ %g1 ], %g1
4002a7cc:	c2 27 bf e0 	st  %g1, [ %fp + -32 ]
4002a7d0:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
4002a7d4:	82 10 00 02 	mov  %g2, %g1
4002a7d8:	82 00 40 01 	add  %g1, %g1, %g1
4002a7dc:	82 00 40 02 	add  %g1, %g2, %g1
4002a7e0:	83 28 60 03 	sll  %g1, 3, %g1
4002a7e4:	82 00 60 04 	add  %g1, 4, %g1
4002a7e8:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
4002a7ec:	82 00 80 01 	add  %g2, %g1, %g1
4002a7f0:	c2 00 40 00 	ld  [ %g1 ], %g1
4002a7f4:	c2 27 bf dc 	st  %g1, [ %fp + -36 ]
4002a7f8:	03 10 01 00 	sethi  %hi(0x40040000), %g1
4002a7fc:	82 10 61 e0 	or  %g1, 0x1e0, %g1	! 400401e0 <__sparc_get_pc_thunk.l7+0x128dc>
4002a800:	d5 18 40 00 	ldd  [ %g1 ], %f10
4002a804:	03 10 01 00 	sethi  %hi(0x40040000), %g1
4002a808:	82 10 61 e8 	or  %g1, 0x1e8, %g1	! 400401e8 <__sparc_get_pc_thunk.l7+0x128e4>
4002a80c:	d1 18 40 00 	ldd  [ %g1 ], %f8
4002a810:	d5 3f bf a8 	std  %f10, [ %fp + -88 ]
4002a814:	d0 1f bf a8 	ldd  [ %fp + -88 ], %o0
4002a818:	d1 3f bf a8 	std  %f8, [ %fp + -88 ]
4002a81c:	d4 1f bf a8 	ldd  [ %fp + -88 ], %o2
4002a820:	40 00 07 c8 	call  4002c740 <__GI_pow>
4002a824:	01 00 00 00 	nop 
4002a828:	91 a0 00 20 	fmovs  %f0, %f8
4002a82c:	93 a0 00 21 	fmovs  %f1, %f9
4002a830:	97 a0 1a 48 	fdtoi  %f8, %f11
4002a834:	d7 27 bf b4 	st  %f11, [ %fp + -76 ]
4002a838:	c2 07 bf b4 	ld  [ %fp + -76 ], %g1
4002a83c:	c2 27 bf d8 	st  %g1, [ %fp + -40 ]
4002a840:	82 10 20 08 	mov  8, %g1
4002a844:	c2 27 bf d4 	st  %g1, [ %fp + -44 ]
4002a848:	03 10 01 00 	sethi  %hi(0x40040000), %g1
4002a84c:	82 10 61 e0 	or  %g1, 0x1e0, %g1	! 400401e0 <__sparc_get_pc_thunk.l7+0x128dc>
4002a850:	d5 18 40 00 	ldd  [ %g1 ], %f10
4002a854:	03 10 01 00 	sethi  %hi(0x40040000), %g1
4002a858:	82 10 61 f0 	or  %g1, 0x1f0, %g1	! 400401f0 <__sparc_get_pc_thunk.l7+0x128ec>
4002a85c:	d1 18 40 00 	ldd  [ %g1 ], %f8
4002a860:	d5 3f bf a8 	std  %f10, [ %fp + -88 ]
4002a864:	d0 1f bf a8 	ldd  [ %fp + -88 ], %o0
4002a868:	d1 3f bf a8 	std  %f8, [ %fp + -88 ]
4002a86c:	d4 1f bf a8 	ldd  [ %fp + -88 ], %o2
4002a870:	40 00 07 b4 	call  4002c740 <__GI_pow>
4002a874:	01 00 00 00 	nop 
4002a878:	91 a0 00 20 	fmovs  %f0, %f8
4002a87c:	93 a0 00 21 	fmovs  %f1, %f9
4002a880:	95 a0 1a 48 	fdtoi  %f8, %f10
4002a884:	d5 27 bf b4 	st  %f10, [ %fp + -76 ]
4002a888:	c4 07 bf b4 	ld  [ %fp + -76 ], %g2
4002a88c:	c2 07 bf e0 	ld  [ %fp + -32 ], %g1
4002a890:	82 00 80 01 	add  %g2, %g1, %g1
4002a894:	86 10 00 01 	mov  %g1, %g3
4002a898:	c4 07 bf d8 	ld  [ %fp + -40 ], %g2
4002a89c:	81 80 20 00 	mov  %g0, %y
4002a8a0:	01 00 00 00 	nop 
4002a8a4:	01 00 00 00 	nop 
4002a8a8:	01 00 00 00 	nop 
4002a8ac:	82 70 c0 02 	udiv  %g3, %g2, %g1
4002a8b0:	c2 27 bf d0 	st  %g1, [ %fp + -48 ]
4002a8b4:	03 10 01 00 	sethi  %hi(0x40040000), %g1
4002a8b8:	82 10 61 e0 	or  %g1, 0x1e0, %g1	! 400401e0 <__sparc_get_pc_thunk.l7+0x128dc>
4002a8bc:	d5 18 40 00 	ldd  [ %g1 ], %f10
4002a8c0:	03 10 01 00 	sethi  %hi(0x40040000), %g1
4002a8c4:	82 10 61 f0 	or  %g1, 0x1f0, %g1	! 400401f0 <__sparc_get_pc_thunk.l7+0x128ec>
4002a8c8:	d1 18 40 00 	ldd  [ %g1 ], %f8
4002a8cc:	d5 3f bf a8 	std  %f10, [ %fp + -88 ]
4002a8d0:	d0 1f bf a8 	ldd  [ %fp + -88 ], %o0
4002a8d4:	d1 3f bf a8 	std  %f8, [ %fp + -88 ]
4002a8d8:	d4 1f bf a8 	ldd  [ %fp + -88 ], %o2
4002a8dc:	40 00 07 99 	call  4002c740 <__GI_pow>
4002a8e0:	01 00 00 00 	nop 
4002a8e4:	91 a0 00 20 	fmovs  %f0, %f8
4002a8e8:	93 a0 00 21 	fmovs  %f1, %f9
4002a8ec:	97 a0 1a 48 	fdtoi  %f8, %f11
4002a8f0:	d7 27 bf b4 	st  %f11, [ %fp + -76 ]
4002a8f4:	c4 07 bf b4 	ld  [ %fp + -76 ], %g2
4002a8f8:	c2 07 bf dc 	ld  [ %fp + -36 ], %g1
4002a8fc:	82 00 80 01 	add  %g2, %g1, %g1
4002a900:	86 10 00 01 	mov  %g1, %g3
4002a904:	c4 07 bf d8 	ld  [ %fp + -40 ], %g2
4002a908:	81 80 20 00 	mov  %g0, %y
4002a90c:	01 00 00 00 	nop 
4002a910:	01 00 00 00 	nop 
4002a914:	01 00 00 00 	nop 
4002a918:	82 70 c0 02 	udiv  %g3, %g2, %g1
4002a91c:	c2 27 bf cc 	st  %g1, [ %fp + -52 ]
4002a920:	c4 07 bf d0 	ld  [ %fp + -48 ], %g2
4002a924:	c2 07 bf d4 	ld  [ %fp + -44 ], %g1
4002a928:	82 58 80 01 	smul  %g2, %g1, %g1
4002a92c:	84 10 00 01 	mov  %g1, %g2
4002a930:	c2 07 bf cc 	ld  [ %fp + -52 ], %g1
4002a934:	82 00 80 01 	add  %g2, %g1, %g1
4002a938:	83 28 60 02 	sll  %g1, 2, %g1
4002a93c:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
4002a940:	82 00 80 01 	add  %g2, %g1, %g1
4002a944:	c6 07 bf d0 	ld  [ %fp + -48 ], %g3
4002a948:	c4 07 bf d4 	ld  [ %fp + -44 ], %g2
4002a94c:	84 58 c0 02 	smul  %g3, %g2, %g2
4002a950:	86 10 00 02 	mov  %g2, %g3
4002a954:	c4 07 bf cc 	ld  [ %fp + -52 ], %g2
4002a958:	84 00 c0 02 	add  %g3, %g2, %g2
4002a95c:	85 28 a0 02 	sll  %g2, 2, %g2
4002a960:	c6 07 a0 48 	ld  [ %fp + 0x48 ], %g3
4002a964:	84 00 c0 02 	add  %g3, %g2, %g2
4002a968:	c4 00 80 00 	ld  [ %g2 ], %g2
4002a96c:	84 00 a0 01 	inc  %g2
4002a970:	c4 20 40 00 	st  %g2, [ %g1 ]
4002a974:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
4002a978:	82 10 00 02 	mov  %g2, %g1
4002a97c:	82 00 40 01 	add  %g1, %g1, %g1
4002a980:	82 00 40 02 	add  %g1, %g2, %g1
4002a984:	83 28 60 03 	sll  %g1, 3, %g1
4002a988:	82 00 60 10 	add  %g1, 0x10, %g1
4002a98c:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
4002a990:	82 00 80 01 	add  %g2, %g1, %g1
4002a994:	c2 00 40 00 	ld  [ %g1 ], %g1
4002a998:	c2 27 bf c8 	st  %g1, [ %fp + -56 ]
4002a99c:	c4 07 bf c8 	ld  [ %fp + -56 ], %g2
4002a9a0:	03 00 3c 00 	sethi  %hi(0xf00000), %g1
4002a9a4:	82 08 80 01 	and  %g2, %g1, %g1
4002a9a8:	83 30 60 14 	srl  %g1, 0x14, %g1
4002a9ac:	c2 27 bf c4 	st  %g1, [ %fp + -60 ]
4002a9b0:	c4 07 bf d0 	ld  [ %fp + -48 ], %g2
4002a9b4:	c2 07 bf d4 	ld  [ %fp + -44 ], %g1
4002a9b8:	82 58 80 01 	smul  %g2, %g1, %g1
4002a9bc:	83 28 60 04 	sll  %g1, 4, %g1
4002a9c0:	84 10 00 01 	mov  %g1, %g2
4002a9c4:	c2 07 bf cc 	ld  [ %fp + -52 ], %g1
4002a9c8:	83 28 60 04 	sll  %g1, 4, %g1
4002a9cc:	82 00 80 01 	add  %g2, %g1, %g1
4002a9d0:	c4 07 a0 4c 	ld  [ %fp + 0x4c ], %g2
4002a9d4:	82 00 80 01 	add  %g2, %g1, %g1
4002a9d8:	c6 07 bf d0 	ld  [ %fp + -48 ], %g3
4002a9dc:	c4 07 bf d4 	ld  [ %fp + -44 ], %g2
4002a9e0:	84 58 c0 02 	smul  %g3, %g2, %g2
4002a9e4:	85 28 a0 04 	sll  %g2, 4, %g2
4002a9e8:	86 10 00 02 	mov  %g2, %g3
4002a9ec:	c4 07 bf cc 	ld  [ %fp + -52 ], %g2
4002a9f0:	85 28 a0 04 	sll  %g2, 4, %g2
4002a9f4:	84 00 c0 02 	add  %g3, %g2, %g2
4002a9f8:	c6 07 a0 4c 	ld  [ %fp + 0x4c ], %g3
4002a9fc:	84 00 c0 02 	add  %g3, %g2, %g2
4002aa00:	c4 00 80 00 	ld  [ %g2 ], %g2
4002aa04:	86 10 00 02 	mov  %g2, %g3
4002aa08:	c4 07 bf c4 	ld  [ %fp + -60 ], %g2
4002aa0c:	84 08 a0 08 	and  %g2, 8, %g2
4002aa10:	85 30 a0 03 	srl  %g2, 3, %g2
4002aa14:	84 00 c0 02 	add  %g3, %g2, %g2
4002aa18:	c4 20 40 00 	st  %g2, [ %g1 ]
4002aa1c:	c4 07 bf d0 	ld  [ %fp + -48 ], %g2
4002aa20:	c2 07 bf d4 	ld  [ %fp + -44 ], %g1
4002aa24:	82 58 80 01 	smul  %g2, %g1, %g1
4002aa28:	83 28 60 04 	sll  %g1, 4, %g1
4002aa2c:	84 10 00 01 	mov  %g1, %g2
4002aa30:	c2 07 bf cc 	ld  [ %fp + -52 ], %g1
4002aa34:	83 28 60 04 	sll  %g1, 4, %g1
4002aa38:	82 00 80 01 	add  %g2, %g1, %g1
4002aa3c:	82 00 60 04 	add  %g1, 4, %g1
4002aa40:	c4 07 a0 4c 	ld  [ %fp + 0x4c ], %g2
4002aa44:	82 00 80 01 	add  %g2, %g1, %g1
4002aa48:	c6 07 bf d0 	ld  [ %fp + -48 ], %g3
4002aa4c:	c4 07 bf d4 	ld  [ %fp + -44 ], %g2
4002aa50:	84 58 c0 02 	smul  %g3, %g2, %g2
4002aa54:	85 28 a0 04 	sll  %g2, 4, %g2
4002aa58:	86 10 00 02 	mov  %g2, %g3
4002aa5c:	c4 07 bf cc 	ld  [ %fp + -52 ], %g2
4002aa60:	85 28 a0 04 	sll  %g2, 4, %g2
4002aa64:	84 00 c0 02 	add  %g3, %g2, %g2
4002aa68:	84 00 a0 04 	add  %g2, 4, %g2
4002aa6c:	c6 07 a0 4c 	ld  [ %fp + 0x4c ], %g3
4002aa70:	84 00 c0 02 	add  %g3, %g2, %g2
4002aa74:	c4 00 80 00 	ld  [ %g2 ], %g2
4002aa78:	86 10 00 02 	mov  %g2, %g3
4002aa7c:	c4 07 bf c4 	ld  [ %fp + -60 ], %g2
4002aa80:	84 08 a0 04 	and  %g2, 4, %g2
4002aa84:	85 30 a0 02 	srl  %g2, 2, %g2
4002aa88:	84 00 c0 02 	add  %g3, %g2, %g2
4002aa8c:	c4 20 40 00 	st  %g2, [ %g1 ]
4002aa90:	c4 07 bf d0 	ld  [ %fp + -48 ], %g2
4002aa94:	c2 07 bf d4 	ld  [ %fp + -44 ], %g1
4002aa98:	82 58 80 01 	smul  %g2, %g1, %g1
4002aa9c:	83 28 60 04 	sll  %g1, 4, %g1
4002aaa0:	84 10 00 01 	mov  %g1, %g2
4002aaa4:	c2 07 bf cc 	ld  [ %fp + -52 ], %g1
4002aaa8:	83 28 60 04 	sll  %g1, 4, %g1
4002aaac:	82 00 80 01 	add  %g2, %g1, %g1
4002aab0:	82 00 60 08 	add  %g1, 8, %g1
4002aab4:	c4 07 a0 4c 	ld  [ %fp + 0x4c ], %g2
4002aab8:	82 00 80 01 	add  %g2, %g1, %g1
4002aabc:	c6 07 bf d0 	ld  [ %fp + -48 ], %g3
4002aac0:	c4 07 bf d4 	ld  [ %fp + -44 ], %g2
4002aac4:	84 58 c0 02 	smul  %g3, %g2, %g2
4002aac8:	85 28 a0 04 	sll  %g2, 4, %g2
4002aacc:	86 10 00 02 	mov  %g2, %g3
4002aad0:	c4 07 bf cc 	ld  [ %fp + -52 ], %g2
4002aad4:	85 28 a0 04 	sll  %g2, 4, %g2
4002aad8:	84 00 c0 02 	add  %g3, %g2, %g2
4002aadc:	84 00 a0 08 	add  %g2, 8, %g2
4002aae0:	c6 07 a0 4c 	ld  [ %fp + 0x4c ], %g3
4002aae4:	84 00 c0 02 	add  %g3, %g2, %g2
4002aae8:	c4 00 80 00 	ld  [ %g2 ], %g2
4002aaec:	86 10 00 02 	mov  %g2, %g3
4002aaf0:	c4 07 bf c4 	ld  [ %fp + -60 ], %g2
4002aaf4:	84 08 a0 02 	and  %g2, 2, %g2
4002aaf8:	85 30 a0 01 	srl  %g2, 1, %g2
4002aafc:	84 00 c0 02 	add  %g3, %g2, %g2
4002ab00:	c4 20 40 00 	st  %g2, [ %g1 ]
4002ab04:	c4 07 bf d0 	ld  [ %fp + -48 ], %g2
4002ab08:	c2 07 bf d4 	ld  [ %fp + -44 ], %g1
4002ab0c:	82 58 80 01 	smul  %g2, %g1, %g1
4002ab10:	83 28 60 04 	sll  %g1, 4, %g1
4002ab14:	84 10 00 01 	mov  %g1, %g2
4002ab18:	c2 07 bf cc 	ld  [ %fp + -52 ], %g1
4002ab1c:	83 28 60 04 	sll  %g1, 4, %g1
4002ab20:	82 00 80 01 	add  %g2, %g1, %g1
4002ab24:	82 00 60 0c 	add  %g1, 0xc, %g1
4002ab28:	c4 07 a0 4c 	ld  [ %fp + 0x4c ], %g2
4002ab2c:	82 00 80 01 	add  %g2, %g1, %g1
4002ab30:	c6 07 bf d0 	ld  [ %fp + -48 ], %g3
4002ab34:	c4 07 bf d4 	ld  [ %fp + -44 ], %g2
4002ab38:	84 58 c0 02 	smul  %g3, %g2, %g2
4002ab3c:	85 28 a0 04 	sll  %g2, 4, %g2
4002ab40:	86 10 00 02 	mov  %g2, %g3
4002ab44:	c4 07 bf cc 	ld  [ %fp + -52 ], %g2
4002ab48:	85 28 a0 04 	sll  %g2, 4, %g2
4002ab4c:	84 00 c0 02 	add  %g3, %g2, %g2
4002ab50:	84 00 a0 0c 	add  %g2, 0xc, %g2
4002ab54:	c6 07 a0 4c 	ld  [ %fp + 0x4c ], %g3
4002ab58:	84 00 c0 02 	add  %g3, %g2, %g2
4002ab5c:	c4 00 80 00 	ld  [ %g2 ], %g2
4002ab60:	86 10 00 02 	mov  %g2, %g3
4002ab64:	c4 07 bf c4 	ld  [ %fp + -60 ], %g2
4002ab68:	84 08 a0 01 	and  %g2, 1, %g2
4002ab6c:	84 00 c0 02 	add  %g3, %g2, %g2
4002ab70:	c4 20 40 00 	st  %g2, [ %g1 ]
4002ab74:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002ab78:	82 00 60 01 	inc  %g1
4002ab7c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002ab80:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
4002ab84:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
4002ab88:	80 a0 80 01 	cmp  %g2, %g1
4002ab8c:	06 bf fe 62 	bl  4002a514 <checker+0x40>
4002ab90:	01 00 00 00 	nop 
4002ab94:	82 10 20 00 	clr  %g1	! 0 <__DYNAMIC>
4002ab98:	b0 10 00 01 	mov  %g1, %i0
4002ab9c:	81 e8 00 00 	restore 
4002aba0:	81 c3 e0 08 	retl 
4002aba4:	01 00 00 00 	nop 

4002aba8 <print_coverage>:
4002aba8:	9d e3 bf 90 	save  %sp, -112, %sp
4002abac:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4002abb0:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
4002abb4:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
4002abb8:	90 10 20 03 	mov  3, %o0
4002abbc:	40 00 02 6f 	call  4002b578 <__ajit_write_serial_control_register__>
4002abc0:	01 00 00 00 	nop 
4002abc4:	03 10 01 00 	sethi  %hi(0x40040000), %g1
4002abc8:	90 10 61 f8 	or  %g1, 0x1f8, %o0	! 400401f8 <__sparc_get_pc_thunk.l7+0x128f4>
4002abcc:	7f ff fe 14 	call  4002a41c <ee_printf>
4002abd0:	01 00 00 00 	nop 
4002abd4:	03 10 01 00 	sethi  %hi(0x40040000), %g1
4002abd8:	90 10 62 00 	or  %g1, 0x200, %o0	! 40040200 <__sparc_get_pc_thunk.l7+0x128fc>
4002abdc:	7f ff fe 10 	call  4002a41c <ee_printf>
4002abe0:	01 00 00 00 	nop 
4002abe4:	c0 27 bf fc 	clr  [ %fp + -4 ]
4002abe8:	10 80 00 27 	b  4002ac84 <print_coverage+0xdc>
4002abec:	01 00 00 00 	nop 
4002abf0:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
4002abf4:	82 10 00 02 	mov  %g2, %g1
4002abf8:	82 00 40 01 	add  %g1, %g1, %g1
4002abfc:	82 00 40 02 	add  %g1, %g2, %g1
4002ac00:	83 28 60 02 	sll  %g1, 2, %g1
4002ac04:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
4002ac08:	82 00 80 01 	add  %g2, %g1, %g1
4002ac0c:	c8 00 40 00 	ld  [ %g1 ], %g4
4002ac10:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
4002ac14:	82 10 00 02 	mov  %g2, %g1
4002ac18:	82 00 40 01 	add  %g1, %g1, %g1
4002ac1c:	82 00 40 02 	add  %g1, %g2, %g1
4002ac20:	83 28 60 02 	sll  %g1, 2, %g1
4002ac24:	82 00 60 04 	add  %g1, 4, %g1
4002ac28:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
4002ac2c:	82 00 80 01 	add  %g2, %g1, %g1
4002ac30:	c6 00 40 00 	ld  [ %g1 ], %g3
4002ac34:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
4002ac38:	82 10 00 02 	mov  %g2, %g1
4002ac3c:	82 00 40 01 	add  %g1, %g1, %g1
4002ac40:	82 00 40 02 	add  %g1, %g2, %g1
4002ac44:	83 28 60 02 	sll  %g1, 2, %g1
4002ac48:	82 00 60 08 	add  %g1, 8, %g1
4002ac4c:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
4002ac50:	82 00 80 01 	add  %g2, %g1, %g1
4002ac54:	c2 00 40 00 	ld  [ %g1 ], %g1
4002ac58:	05 10 01 00 	sethi  %hi(0x40040000), %g2
4002ac5c:	90 10 a2 18 	or  %g2, 0x218, %o0	! 40040218 <__sparc_get_pc_thunk.l7+0x12914>
4002ac60:	d2 07 bf fc 	ld  [ %fp + -4 ], %o1
4002ac64:	94 10 00 04 	mov  %g4, %o2
4002ac68:	96 10 00 03 	mov  %g3, %o3
4002ac6c:	98 10 00 01 	mov  %g1, %o4
4002ac70:	7f ff fd eb 	call  4002a41c <ee_printf>
4002ac74:	01 00 00 00 	nop 
4002ac78:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002ac7c:	82 00 60 01 	inc  %g1
4002ac80:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002ac84:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002ac88:	80 a0 60 07 	cmp  %g1, 7
4002ac8c:	04 bf ff d9 	ble  4002abf0 <print_coverage+0x48>
4002ac90:	01 00 00 00 	nop 
4002ac94:	03 10 01 00 	sethi  %hi(0x40040000), %g1
4002ac98:	90 10 61 f8 	or  %g1, 0x1f8, %o0	! 400401f8 <__sparc_get_pc_thunk.l7+0x128f4>
4002ac9c:	7f ff fd e0 	call  4002a41c <ee_printf>
4002aca0:	01 00 00 00 	nop 
4002aca4:	82 10 20 08 	mov  8, %g1	! 8 <__DYNAMIC+0x8>
4002aca8:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
4002acac:	03 10 01 00 	sethi  %hi(0x40040000), %g1
4002acb0:	90 10 62 48 	or  %g1, 0x248, %o0	! 40040248 <__sparc_get_pc_thunk.l7+0x12944>
4002acb4:	7f ff fd da 	call  4002a41c <ee_printf>
4002acb8:	01 00 00 00 	nop 
4002acbc:	c0 27 bf fc 	clr  [ %fp + -4 ]
4002acc0:	10 80 00 27 	b  4002ad5c <print_coverage+0x1b4>
4002acc4:	01 00 00 00 	nop 
4002acc8:	03 10 01 00 	sethi  %hi(0x40040000), %g1
4002accc:	90 10 62 58 	or  %g1, 0x258, %o0	! 40040258 <__sparc_get_pc_thunk.l7+0x12954>
4002acd0:	7f ff fd d3 	call  4002a41c <ee_printf>
4002acd4:	01 00 00 00 	nop 
4002acd8:	c0 27 bf f8 	clr  [ %fp + -8 ]
4002acdc:	10 80 00 14 	b  4002ad2c <print_coverage+0x184>
4002ace0:	01 00 00 00 	nop 
4002ace4:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
4002ace8:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
4002acec:	82 58 80 01 	smul  %g2, %g1, %g1
4002acf0:	84 10 00 01 	mov  %g1, %g2
4002acf4:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002acf8:	82 00 80 01 	add  %g2, %g1, %g1
4002acfc:	83 28 60 02 	sll  %g1, 2, %g1
4002ad00:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
4002ad04:	82 00 80 01 	add  %g2, %g1, %g1
4002ad08:	c2 00 40 00 	ld  [ %g1 ], %g1
4002ad0c:	05 10 01 00 	sethi  %hi(0x40040000), %g2
4002ad10:	90 10 a2 60 	or  %g2, 0x260, %o0	! 40040260 <__sparc_get_pc_thunk.l7+0x1295c>
4002ad14:	92 10 00 01 	mov  %g1, %o1
4002ad18:	7f ff fd c1 	call  4002a41c <ee_printf>
4002ad1c:	01 00 00 00 	nop 
4002ad20:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002ad24:	82 00 60 01 	inc  %g1
4002ad28:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
4002ad2c:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
4002ad30:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
4002ad34:	80 a0 80 01 	cmp  %g2, %g1
4002ad38:	06 bf ff eb 	bl  4002ace4 <print_coverage+0x13c>
4002ad3c:	01 00 00 00 	nop 
4002ad40:	03 10 01 00 	sethi  %hi(0x40040000), %g1
4002ad44:	90 10 61 f8 	or  %g1, 0x1f8, %o0	! 400401f8 <__sparc_get_pc_thunk.l7+0x128f4>
4002ad48:	7f ff fd b5 	call  4002a41c <ee_printf>
4002ad4c:	01 00 00 00 	nop 
4002ad50:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002ad54:	82 00 60 01 	inc  %g1
4002ad58:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002ad5c:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
4002ad60:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
4002ad64:	80 a0 80 01 	cmp  %g2, %g1
4002ad68:	06 bf ff d8 	bl  4002acc8 <print_coverage+0x120>
4002ad6c:	01 00 00 00 	nop 
4002ad70:	03 10 01 00 	sethi  %hi(0x40040000), %g1
4002ad74:	90 10 61 f8 	or  %g1, 0x1f8, %o0	! 400401f8 <__sparc_get_pc_thunk.l7+0x128f4>
4002ad78:	7f ff fd a9 	call  4002a41c <ee_printf>
4002ad7c:	01 00 00 00 	nop 
4002ad80:	03 10 01 00 	sethi  %hi(0x40040000), %g1
4002ad84:	90 10 62 68 	or  %g1, 0x268, %o0	! 40040268 <__sparc_get_pc_thunk.l7+0x12964>
4002ad88:	7f ff fd a5 	call  4002a41c <ee_printf>
4002ad8c:	01 00 00 00 	nop 
4002ad90:	c0 27 bf fc 	clr  [ %fp + -4 ]
4002ad94:	10 80 00 28 	b  4002ae34 <print_coverage+0x28c>
4002ad98:	01 00 00 00 	nop 
4002ad9c:	03 10 01 00 	sethi  %hi(0x40040000), %g1
4002ada0:	90 10 62 58 	or  %g1, 0x258, %o0	! 40040258 <__sparc_get_pc_thunk.l7+0x12954>
4002ada4:	7f ff fd 9e 	call  4002a41c <ee_printf>
4002ada8:	01 00 00 00 	nop 
4002adac:	c0 27 bf f8 	clr  [ %fp + -8 ]
4002adb0:	10 80 00 15 	b  4002ae04 <print_coverage+0x25c>
4002adb4:	01 00 00 00 	nop 
4002adb8:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
4002adbc:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
4002adc0:	82 58 80 01 	smul  %g2, %g1, %g1
4002adc4:	83 28 60 04 	sll  %g1, 4, %g1
4002adc8:	84 10 00 01 	mov  %g1, %g2
4002adcc:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002add0:	83 28 60 04 	sll  %g1, 4, %g1
4002add4:	82 00 80 01 	add  %g2, %g1, %g1
4002add8:	c4 07 a0 4c 	ld  [ %fp + 0x4c ], %g2
4002addc:	82 00 80 01 	add  %g2, %g1, %g1
4002ade0:	c2 00 40 00 	ld  [ %g1 ], %g1
4002ade4:	05 10 01 00 	sethi  %hi(0x40040000), %g2
4002ade8:	90 10 a2 60 	or  %g2, 0x260, %o0	! 40040260 <__sparc_get_pc_thunk.l7+0x1295c>
4002adec:	92 10 00 01 	mov  %g1, %o1
4002adf0:	7f ff fd 8b 	call  4002a41c <ee_printf>
4002adf4:	01 00 00 00 	nop 
4002adf8:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002adfc:	82 00 60 01 	inc  %g1
4002ae00:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
4002ae04:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
4002ae08:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
4002ae0c:	80 a0 80 01 	cmp  %g2, %g1
4002ae10:	06 bf ff ea 	bl  4002adb8 <print_coverage+0x210>
4002ae14:	01 00 00 00 	nop 
4002ae18:	03 10 01 00 	sethi  %hi(0x40040000), %g1
4002ae1c:	90 10 61 f8 	or  %g1, 0x1f8, %o0	! 400401f8 <__sparc_get_pc_thunk.l7+0x128f4>
4002ae20:	7f ff fd 7f 	call  4002a41c <ee_printf>
4002ae24:	01 00 00 00 	nop 
4002ae28:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002ae2c:	82 00 60 01 	inc  %g1
4002ae30:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002ae34:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
4002ae38:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
4002ae3c:	80 a0 80 01 	cmp  %g2, %g1
4002ae40:	06 bf ff d7 	bl  4002ad9c <print_coverage+0x1f4>
4002ae44:	01 00 00 00 	nop 
4002ae48:	03 10 01 00 	sethi  %hi(0x40040000), %g1
4002ae4c:	90 10 61 f8 	or  %g1, 0x1f8, %o0	! 400401f8 <__sparc_get_pc_thunk.l7+0x128f4>
4002ae50:	7f ff fd 73 	call  4002a41c <ee_printf>
4002ae54:	01 00 00 00 	nop 
4002ae58:	03 10 01 00 	sethi  %hi(0x40040000), %g1
4002ae5c:	90 10 62 78 	or  %g1, 0x278, %o0	! 40040278 <__sparc_get_pc_thunk.l7+0x12974>
4002ae60:	7f ff fd 6f 	call  4002a41c <ee_printf>
4002ae64:	01 00 00 00 	nop 
4002ae68:	c0 27 bf fc 	clr  [ %fp + -4 ]
4002ae6c:	10 80 00 29 	b  4002af10 <print_coverage+0x368>
4002ae70:	01 00 00 00 	nop 
4002ae74:	03 10 01 00 	sethi  %hi(0x40040000), %g1
4002ae78:	90 10 62 58 	or  %g1, 0x258, %o0	! 40040258 <__sparc_get_pc_thunk.l7+0x12954>
4002ae7c:	7f ff fd 68 	call  4002a41c <ee_printf>
4002ae80:	01 00 00 00 	nop 
4002ae84:	c0 27 bf f8 	clr  [ %fp + -8 ]
4002ae88:	10 80 00 16 	b  4002aee0 <print_coverage+0x338>
4002ae8c:	01 00 00 00 	nop 
4002ae90:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
4002ae94:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
4002ae98:	82 58 80 01 	smul  %g2, %g1, %g1
4002ae9c:	83 28 60 04 	sll  %g1, 4, %g1
4002aea0:	84 10 00 01 	mov  %g1, %g2
4002aea4:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002aea8:	83 28 60 04 	sll  %g1, 4, %g1
4002aeac:	82 00 80 01 	add  %g2, %g1, %g1
4002aeb0:	82 00 60 04 	add  %g1, 4, %g1
4002aeb4:	c4 07 a0 4c 	ld  [ %fp + 0x4c ], %g2
4002aeb8:	82 00 80 01 	add  %g2, %g1, %g1
4002aebc:	c2 00 40 00 	ld  [ %g1 ], %g1
4002aec0:	05 10 01 00 	sethi  %hi(0x40040000), %g2
4002aec4:	90 10 a2 60 	or  %g2, 0x260, %o0	! 40040260 <__sparc_get_pc_thunk.l7+0x1295c>
4002aec8:	92 10 00 01 	mov  %g1, %o1
4002aecc:	7f ff fd 54 	call  4002a41c <ee_printf>
4002aed0:	01 00 00 00 	nop 
4002aed4:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002aed8:	82 00 60 01 	inc  %g1
4002aedc:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
4002aee0:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
4002aee4:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
4002aee8:	80 a0 80 01 	cmp  %g2, %g1
4002aeec:	06 bf ff e9 	bl  4002ae90 <print_coverage+0x2e8>
4002aef0:	01 00 00 00 	nop 
4002aef4:	03 10 01 00 	sethi  %hi(0x40040000), %g1
4002aef8:	90 10 61 f8 	or  %g1, 0x1f8, %o0	! 400401f8 <__sparc_get_pc_thunk.l7+0x128f4>
4002aefc:	7f ff fd 48 	call  4002a41c <ee_printf>
4002af00:	01 00 00 00 	nop 
4002af04:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002af08:	82 00 60 01 	inc  %g1
4002af0c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002af10:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
4002af14:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
4002af18:	80 a0 80 01 	cmp  %g2, %g1
4002af1c:	06 bf ff d6 	bl  4002ae74 <print_coverage+0x2cc>
4002af20:	01 00 00 00 	nop 
4002af24:	03 10 01 00 	sethi  %hi(0x40040000), %g1
4002af28:	90 10 61 f8 	or  %g1, 0x1f8, %o0	! 400401f8 <__sparc_get_pc_thunk.l7+0x128f4>
4002af2c:	7f ff fd 3c 	call  4002a41c <ee_printf>
4002af30:	01 00 00 00 	nop 
4002af34:	03 10 01 00 	sethi  %hi(0x40040000), %g1
4002af38:	90 10 62 88 	or  %g1, 0x288, %o0	! 40040288 <__sparc_get_pc_thunk.l7+0x12984>
4002af3c:	7f ff fd 38 	call  4002a41c <ee_printf>
4002af40:	01 00 00 00 	nop 
4002af44:	c0 27 bf fc 	clr  [ %fp + -4 ]
4002af48:	10 80 00 29 	b  4002afec <print_coverage+0x444>
4002af4c:	01 00 00 00 	nop 
4002af50:	03 10 01 00 	sethi  %hi(0x40040000), %g1
4002af54:	90 10 62 58 	or  %g1, 0x258, %o0	! 40040258 <__sparc_get_pc_thunk.l7+0x12954>
4002af58:	7f ff fd 31 	call  4002a41c <ee_printf>
4002af5c:	01 00 00 00 	nop 
4002af60:	c0 27 bf f8 	clr  [ %fp + -8 ]
4002af64:	10 80 00 16 	b  4002afbc <print_coverage+0x414>
4002af68:	01 00 00 00 	nop 
4002af6c:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
4002af70:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
4002af74:	82 58 80 01 	smul  %g2, %g1, %g1
4002af78:	83 28 60 04 	sll  %g1, 4, %g1
4002af7c:	84 10 00 01 	mov  %g1, %g2
4002af80:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002af84:	83 28 60 04 	sll  %g1, 4, %g1
4002af88:	82 00 80 01 	add  %g2, %g1, %g1
4002af8c:	82 00 60 08 	add  %g1, 8, %g1
4002af90:	c4 07 a0 4c 	ld  [ %fp + 0x4c ], %g2
4002af94:	82 00 80 01 	add  %g2, %g1, %g1
4002af98:	c2 00 40 00 	ld  [ %g1 ], %g1
4002af9c:	05 10 01 00 	sethi  %hi(0x40040000), %g2
4002afa0:	90 10 a2 60 	or  %g2, 0x260, %o0	! 40040260 <__sparc_get_pc_thunk.l7+0x1295c>
4002afa4:	92 10 00 01 	mov  %g1, %o1
4002afa8:	7f ff fd 1d 	call  4002a41c <ee_printf>
4002afac:	01 00 00 00 	nop 
4002afb0:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002afb4:	82 00 60 01 	inc  %g1
4002afb8:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
4002afbc:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
4002afc0:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
4002afc4:	80 a0 80 01 	cmp  %g2, %g1
4002afc8:	06 bf ff e9 	bl  4002af6c <print_coverage+0x3c4>
4002afcc:	01 00 00 00 	nop 
4002afd0:	03 10 01 00 	sethi  %hi(0x40040000), %g1
4002afd4:	90 10 61 f8 	or  %g1, 0x1f8, %o0	! 400401f8 <__sparc_get_pc_thunk.l7+0x128f4>
4002afd8:	7f ff fd 11 	call  4002a41c <ee_printf>
4002afdc:	01 00 00 00 	nop 
4002afe0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002afe4:	82 00 60 01 	inc  %g1
4002afe8:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002afec:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
4002aff0:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
4002aff4:	80 a0 80 01 	cmp  %g2, %g1
4002aff8:	06 bf ff d6 	bl  4002af50 <print_coverage+0x3a8>
4002affc:	01 00 00 00 	nop 
4002b000:	03 10 01 00 	sethi  %hi(0x40040000), %g1
4002b004:	90 10 61 f8 	or  %g1, 0x1f8, %o0	! 400401f8 <__sparc_get_pc_thunk.l7+0x128f4>
4002b008:	7f ff fd 05 	call  4002a41c <ee_printf>
4002b00c:	01 00 00 00 	nop 
4002b010:	03 10 01 00 	sethi  %hi(0x40040000), %g1
4002b014:	90 10 62 98 	or  %g1, 0x298, %o0	! 40040298 <__sparc_get_pc_thunk.l7+0x12994>
4002b018:	7f ff fd 01 	call  4002a41c <ee_printf>
4002b01c:	01 00 00 00 	nop 
4002b020:	c0 27 bf fc 	clr  [ %fp + -4 ]
4002b024:	10 80 00 29 	b  4002b0c8 <print_coverage+0x520>
4002b028:	01 00 00 00 	nop 
4002b02c:	03 10 01 00 	sethi  %hi(0x40040000), %g1
4002b030:	90 10 62 58 	or  %g1, 0x258, %o0	! 40040258 <__sparc_get_pc_thunk.l7+0x12954>
4002b034:	7f ff fc fa 	call  4002a41c <ee_printf>
4002b038:	01 00 00 00 	nop 
4002b03c:	c0 27 bf f8 	clr  [ %fp + -8 ]
4002b040:	10 80 00 16 	b  4002b098 <print_coverage+0x4f0>
4002b044:	01 00 00 00 	nop 
4002b048:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
4002b04c:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
4002b050:	82 58 80 01 	smul  %g2, %g1, %g1
4002b054:	83 28 60 04 	sll  %g1, 4, %g1
4002b058:	84 10 00 01 	mov  %g1, %g2
4002b05c:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002b060:	83 28 60 04 	sll  %g1, 4, %g1
4002b064:	82 00 80 01 	add  %g2, %g1, %g1
4002b068:	82 00 60 0c 	add  %g1, 0xc, %g1
4002b06c:	c4 07 a0 4c 	ld  [ %fp + 0x4c ], %g2
4002b070:	82 00 80 01 	add  %g2, %g1, %g1
4002b074:	c2 00 40 00 	ld  [ %g1 ], %g1
4002b078:	05 10 01 00 	sethi  %hi(0x40040000), %g2
4002b07c:	90 10 a2 60 	or  %g2, 0x260, %o0	! 40040260 <__sparc_get_pc_thunk.l7+0x1295c>
4002b080:	92 10 00 01 	mov  %g1, %o1
4002b084:	7f ff fc e6 	call  4002a41c <ee_printf>
4002b088:	01 00 00 00 	nop 
4002b08c:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002b090:	82 00 60 01 	inc  %g1
4002b094:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
4002b098:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
4002b09c:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
4002b0a0:	80 a0 80 01 	cmp  %g2, %g1
4002b0a4:	06 bf ff e9 	bl  4002b048 <print_coverage+0x4a0>
4002b0a8:	01 00 00 00 	nop 
4002b0ac:	03 10 01 00 	sethi  %hi(0x40040000), %g1
4002b0b0:	90 10 61 f8 	or  %g1, 0x1f8, %o0	! 400401f8 <__sparc_get_pc_thunk.l7+0x128f4>
4002b0b4:	7f ff fc da 	call  4002a41c <ee_printf>
4002b0b8:	01 00 00 00 	nop 
4002b0bc:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002b0c0:	82 00 60 01 	inc  %g1
4002b0c4:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002b0c8:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
4002b0cc:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
4002b0d0:	80 a0 80 01 	cmp  %g2, %g1
4002b0d4:	06 bf ff d6 	bl  4002b02c <print_coverage+0x484>
4002b0d8:	01 00 00 00 	nop 
4002b0dc:	82 10 20 01 	mov  1, %g1	! 1 <__DYNAMIC+0x1>
4002b0e0:	b0 10 00 01 	mov  %g1, %i0
4002b0e4:	81 e8 00 00 	restore 
4002b0e8:	81 c3 e0 08 	retl 
4002b0ec:	01 00 00 00 	nop 

4002b0f0 <__ajit_clear_all_gp_registers__>:
4002b0f0:	9d e3 bf 98 	save  %sp, -104, %sp
4002b0f4:	82 10 00 00 	mov  %g0, %g1
4002b0f8:	84 10 00 00 	mov  %g0, %g2
4002b0fc:	86 10 00 00 	mov  %g0, %g3
4002b100:	88 10 00 00 	mov  %g0, %g4
4002b104:	8a 10 00 00 	mov  %g0, %g5
4002b108:	8c 10 00 00 	mov  %g0, %g6
4002b10c:	8e 10 00 00 	mov  %g0, %g7
4002b110:	b0 10 00 00 	mov  %g0, %i0
4002b114:	b2 10 00 00 	mov  %g0, %i1
4002b118:	b4 10 00 00 	mov  %g0, %i2
4002b11c:	b6 10 00 00 	mov  %g0, %i3
4002b120:	b8 10 00 00 	mov  %g0, %i4
4002b124:	ba 10 00 00 	mov  %g0, %i5
4002b128:	bc 10 00 00 	mov  %g0, %fp
4002b12c:	be 10 00 00 	mov  %g0, %i7
4002b130:	a0 10 00 00 	mov  %g0, %l0
4002b134:	a2 10 00 00 	mov  %g0, %l1
4002b138:	a4 10 00 00 	mov  %g0, %l2
4002b13c:	a6 10 00 00 	mov  %g0, %l3
4002b140:	a8 10 00 00 	mov  %g0, %l4
4002b144:	aa 10 00 00 	mov  %g0, %l5
4002b148:	ac 10 00 00 	mov  %g0, %l6
4002b14c:	ae 10 00 00 	mov  %g0, %l7
4002b150:	90 10 00 00 	mov  %g0, %o0
4002b154:	92 10 00 00 	mov  %g0, %o1
4002b158:	94 10 00 00 	mov  %g0, %o2
4002b15c:	96 10 00 00 	mov  %g0, %o3
4002b160:	98 10 00 00 	mov  %g0, %o4
4002b164:	9a 10 00 00 	mov  %g0, %o5
4002b168:	9c 10 00 00 	mov  %g0, %sp
4002b16c:	9e 10 00 00 	mov  %g0, %o7
4002b170:	c0 27 bf fc 	clr  [ %fp + -4 ]
4002b174:	c0 27 bf fc 	clr  [ %fp + -4 ]
4002b178:	10 80 00 16 	b  4002b1d0 <__ajit_clear_all_gp_registers__+0xe0>
4002b17c:	01 00 00 00 	nop 
4002b180:	81 e0 00 00 	save 
4002b184:	a0 10 00 00 	mov  %g0, %l0
4002b188:	a2 10 00 00 	mov  %g0, %l1
4002b18c:	a4 10 00 00 	mov  %g0, %l2
4002b190:	a6 10 00 00 	mov  %g0, %l3
4002b194:	a8 10 00 00 	mov  %g0, %l4
4002b198:	aa 10 00 00 	mov  %g0, %l5
4002b19c:	ac 10 00 00 	mov  %g0, %l6
4002b1a0:	ae 10 00 00 	mov  %g0, %l7
4002b1a4:	90 10 00 00 	mov  %g0, %o0
4002b1a8:	92 10 00 00 	mov  %g0, %o1
4002b1ac:	94 10 00 00 	mov  %g0, %o2
4002b1b0:	96 10 00 00 	mov  %g0, %o3
4002b1b4:	98 10 00 00 	mov  %g0, %o4
4002b1b8:	9a 10 00 00 	mov  %g0, %o5
4002b1bc:	9c 10 00 00 	mov  %g0, %sp
4002b1c0:	9e 10 00 00 	mov  %g0, %o7
4002b1c4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002b1c8:	82 00 60 01 	inc  %g1
4002b1cc:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002b1d0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002b1d4:	80 a0 60 06 	cmp  %g1, 6
4002b1d8:	04 bf ff ea 	ble  4002b180 <__ajit_clear_all_gp_registers__+0x90>
4002b1dc:	01 00 00 00 	nop 
4002b1e0:	c0 27 bf fc 	clr  [ %fp + -4 ]
4002b1e4:	10 80 00 06 	b  4002b1fc <__ajit_clear_all_gp_registers__+0x10c>
4002b1e8:	01 00 00 00 	nop 
4002b1ec:	81 e8 00 00 	restore 
4002b1f0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002b1f4:	82 00 60 01 	inc  %g1
4002b1f8:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002b1fc:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002b200:	80 a0 60 06 	cmp  %g1, 6
4002b204:	04 bf ff fa 	ble  4002b1ec <__ajit_clear_all_gp_registers__+0xfc>
4002b208:	01 00 00 00 	nop 
4002b20c:	81 e8 00 00 	restore 
4002b210:	81 c3 e0 08 	retl 
4002b214:	01 00 00 00 	nop 

4002b218 <__ajit_read_core_thread_id_word__>:
4002b218:	9d e3 bf 98 	save  %sp, -104, %sp
4002b21c:	bb 47 40 00 	rd  %asr29, %i5
4002b220:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
4002b224:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002b228:	b0 10 00 01 	mov  %g1, %i0
4002b22c:	81 e8 00 00 	restore 
4002b230:	81 c3 e0 08 	retl 
4002b234:	01 00 00 00 	nop 

4002b238 <ajit_get_core_and_thread_id>:
4002b238:	9d e3 bf 98 	save  %sp, -104, %sp
4002b23c:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4002b240:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
4002b244:	7f ff ff f5 	call  4002b218 <__ajit_read_core_thread_id_word__>
4002b248:	01 00 00 00 	nop 
4002b24c:	d0 27 bf fc 	st  %o0, [ %fp + -4 ]
4002b250:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002b254:	83 30 60 08 	srl  %g1, 8, %g1
4002b258:	84 10 00 01 	mov  %g1, %g2
4002b25c:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4002b260:	c4 28 40 00 	stb  %g2, [ %g1 ]
4002b264:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002b268:	84 10 00 01 	mov  %g1, %g2
4002b26c:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
4002b270:	c4 28 40 00 	stb  %g2, [ %g1 ]
4002b274:	81 e8 00 00 	restore 
4002b278:	81 c3 e0 08 	retl 
4002b27c:	01 00 00 00 	nop 

4002b280 <__ajit_read_cycle_count_register_high__>:
4002b280:	9d e3 bf 98 	save  %sp, -104, %sp
4002b284:	bb 47 80 00 	rd  %asr30, %i5
4002b288:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
4002b28c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002b290:	b0 10 00 01 	mov  %g1, %i0
4002b294:	81 e8 00 00 	restore 
4002b298:	81 c3 e0 08 	retl 
4002b29c:	01 00 00 00 	nop 

4002b2a0 <__ajit_read_cycle_count_register_low__>:
4002b2a0:	9d e3 bf 98 	save  %sp, -104, %sp
4002b2a4:	bb 47 c0 00 	rd  %asr31, %i5
4002b2a8:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
4002b2ac:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002b2b0:	b0 10 00 01 	mov  %g1, %i0
4002b2b4:	81 e8 00 00 	restore 
4002b2b8:	81 c3 e0 08 	retl 
4002b2bc:	01 00 00 00 	nop 

4002b2c0 <__ajit_get_clock_time>:
4002b2c0:	9d e3 bf 90 	save  %sp, -112, %sp
4002b2c4:	7f ff ff f7 	call  4002b2a0 <__ajit_read_cycle_count_register_low__>
4002b2c8:	01 00 00 00 	nop 
4002b2cc:	d0 27 bf fc 	st  %o0, [ %fp + -4 ]
4002b2d0:	7f ff ff ec 	call  4002b280 <__ajit_read_cycle_count_register_high__>
4002b2d4:	01 00 00 00 	nop 
4002b2d8:	d0 27 bf f8 	st  %o0, [ %fp + -8 ]
4002b2dc:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002b2e0:	84 10 20 00 	clr  %g2
4002b2e4:	86 10 00 01 	mov  %g1, %g3
4002b2e8:	c4 3f bf f0 	std  %g2, [ %fp + -16 ]
4002b2ec:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
4002b2f0:	83 28 60 00 	sll  %g1, 0, %g1
4002b2f4:	c2 27 bf f0 	st  %g1, [ %fp + -16 ]
4002b2f8:	c0 27 bf f4 	clr  [ %fp + -12 ]
4002b2fc:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002b300:	84 10 20 00 	clr  %g2
4002b304:	86 10 00 01 	mov  %g1, %g3
4002b308:	f8 1f bf f0 	ldd  [ %fp + -16 ], %i4
4002b30c:	84 17 00 02 	or  %i4, %g2, %g2
4002b310:	86 17 40 03 	or  %i5, %g3, %g3
4002b314:	c4 3f bf f0 	std  %g2, [ %fp + -16 ]
4002b318:	c4 1f bf f0 	ldd  [ %fp + -16 ], %g2
4002b31c:	b0 10 00 02 	mov  %g2, %i0
4002b320:	b2 10 00 03 	mov  %g3, %i1
4002b324:	81 e8 00 00 	restore 
4002b328:	81 c3 e0 08 	retl 
4002b32c:	01 00 00 00 	nop 

4002b330 <__ajit_sleep__>:
4002b330:	9d e3 bf 90 	save  %sp, -112, %sp
4002b334:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4002b338:	7f ff ff e2 	call  4002b2c0 <__ajit_get_clock_time>
4002b33c:	01 00 00 00 	nop 
4002b340:	d0 3f bf f8 	std  %o0, [ %fp + -8 ]
4002b344:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4002b348:	b4 10 20 00 	clr  %i2
4002b34c:	b6 10 00 01 	mov  %g1, %i3
4002b350:	f8 1f bf f8 	ldd  [ %fp + -8 ], %i4
4002b354:	86 86 c0 1d 	addcc  %i3, %i5, %g3
4002b358:	84 46 80 1c 	addx  %i2, %i4, %g2
4002b35c:	c4 3f bf f0 	std  %g2, [ %fp + -16 ]
4002b360:	10 80 00 05 	b  4002b374 <__ajit_sleep__+0x44>
4002b364:	01 00 00 00 	nop 
4002b368:	7f ff ff d6 	call  4002b2c0 <__ajit_get_clock_time>
4002b36c:	01 00 00 00 	nop 
4002b370:	d0 3f bf f8 	std  %o0, [ %fp + -8 ]
4002b374:	c4 07 bf f0 	ld  [ %fp + -16 ], %g2
4002b378:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002b37c:	80 a0 80 01 	cmp  %g2, %g1
4002b380:	18 bf ff fa 	bgu  4002b368 <__ajit_sleep__+0x38>
4002b384:	01 00 00 00 	nop 
4002b388:	c4 07 bf f0 	ld  [ %fp + -16 ], %g2
4002b38c:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002b390:	80 a0 80 01 	cmp  %g2, %g1
4002b394:	12 80 00 07 	bne  4002b3b0 <__ajit_sleep__+0x80>
4002b398:	01 00 00 00 	nop 
4002b39c:	c4 07 bf f4 	ld  [ %fp + -12 ], %g2
4002b3a0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002b3a4:	80 a0 80 01 	cmp  %g2, %g1
4002b3a8:	18 bf ff f0 	bgu  4002b368 <__ajit_sleep__+0x38>
4002b3ac:	01 00 00 00 	nop 
4002b3b0:	01 00 00 00 	nop 
4002b3b4:	81 e8 00 00 	restore 
4002b3b8:	81 c3 e0 08 	retl 
4002b3bc:	01 00 00 00 	nop 

4002b3c0 <__ajit_set_mmu_default_cacheable_bit__>:
4002b3c0:	9d e3 bf 98 	save  %sp, -104, %sp
4002b3c4:	82 10 00 18 	mov  %i0, %g1
4002b3c8:	c2 2f a0 44 	stb  %g1, [ %fp + 0x44 ]
4002b3cc:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
4002b3d0:	82 08 60 ff 	and  %g1, 0xff, %g1
4002b3d4:	80 a0 60 00 	cmp  %g1, 0
4002b3d8:	02 80 00 05 	be  4002b3ec <__ajit_set_mmu_default_cacheable_bit__+0x2c>
4002b3dc:	01 00 00 00 	nop 
4002b3e0:	82 10 21 00 	mov  0x100, %g1	! 100 <__DYNAMIC+0x100>
4002b3e4:	10 80 00 03 	b  4002b3f0 <__ajit_set_mmu_default_cacheable_bit__+0x30>
4002b3e8:	01 00 00 00 	nop 
4002b3ec:	82 10 20 00 	clr  %g1	! 0 <__DYNAMIC>
4002b3f0:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002b3f4:	c0 27 bf f8 	clr  [ %fp + -8 ]
4002b3f8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002b3fc:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
4002b400:	c2 a0 80 80 	sta  %g1, [ %g2 ] #ASI_N
4002b404:	81 e8 00 00 	restore 
4002b408:	81 c3 e0 08 	retl 
4002b40c:	01 00 00 00 	nop 

4002b410 <__ajit_store_word_mmu_reg__>:
4002b410:	9d e3 bf a0 	save  %sp, -96, %sp
4002b414:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4002b418:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
4002b41c:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4002b420:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
4002b424:	c2 a0 80 80 	sta  %g1, [ %g2 ] #ASI_N
4002b428:	81 e8 00 00 	restore 
4002b42c:	81 c3 e0 08 	retl 
4002b430:	01 00 00 00 	nop 

4002b434 <__ajit_store_word_mmu_bypass__>:
4002b434:	9d e3 bf a0 	save  %sp, -96, %sp
4002b438:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4002b43c:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
4002b440:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4002b444:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
4002b448:	c2 a0 84 00 	sta  %g1, [ %g2 ] #ASI_SCRATCHPAD
4002b44c:	81 e8 00 00 	restore 
4002b450:	81 c3 e0 08 	retl 
4002b454:	01 00 00 00 	nop 

4002b458 <__ajit_load_word_mmu_reg__>:
4002b458:	9d e3 bf 98 	save  %sp, -104, %sp
4002b45c:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4002b460:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4002b464:	fa 80 40 80 	lda  [ %g1 ] #ASI_N, %i5
4002b468:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
4002b46c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002b470:	b0 10 00 01 	mov  %g1, %i0
4002b474:	81 e8 00 00 	restore 
4002b478:	81 c3 e0 08 	retl 
4002b47c:	01 00 00 00 	nop 

4002b480 <__ajit_load_word_mmu_bypass__>:
4002b480:	9d e3 bf 98 	save  %sp, -104, %sp
4002b484:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4002b488:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4002b48c:	fa 80 44 00 	lda  [ %g1 ] #ASI_SCRATCHPAD, %i5
4002b490:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
4002b494:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002b498:	b0 10 00 01 	mov  %g1, %i0
4002b49c:	81 e8 00 00 	restore 
4002b4a0:	81 c3 e0 08 	retl 
4002b4a4:	01 00 00 00 	nop 

4002b4a8 <__ajit_flush_icache__>:
4002b4a8:	9d e3 bf a0 	save  %sp, -96, %sp
4002b4ac:	81 d8 20 00 	flush  %g0
4002b4b0:	81 e8 00 00 	restore 
4002b4b4:	81 c3 e0 08 	retl 
4002b4b8:	01 00 00 00 	nop 

4002b4bc <__ajit_flush_dcache__>:
4002b4bc:	9d e3 bf a0 	save  %sp, -96, %sp
4002b4c0:	c0 a0 02 60 	sta  %g0, [ %g0 ] (19)
4002b4c4:	81 e8 00 00 	restore 
4002b4c8:	81 c3 e0 08 	retl 
4002b4cc:	01 00 00 00 	nop 

4002b4d0 <__ajit_write_timer_control_register__>:
4002b4d0:	9d e3 bf 98 	save  %sp, -104, %sp
4002b4d4:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4002b4d8:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4002b4dc:	82 10 61 00 	or  %g1, 0x100, %g1	! ffff3100 <_GLOBAL_OFFSET_TABLE_+0xbffb2cc8>
4002b4e0:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002b4e4:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
4002b4e8:	d2 07 bf fc 	ld  [ %fp + -4 ], %o1
4002b4ec:	7f ff ff d2 	call  4002b434 <__ajit_store_word_mmu_bypass__>
4002b4f0:	01 00 00 00 	nop 
4002b4f4:	81 e8 00 00 	restore 
4002b4f8:	81 c3 e0 08 	retl 
4002b4fc:	01 00 00 00 	nop 

4002b500 <__ajit_read_timer_control_register__>:
4002b500:	9d e3 bf 98 	save  %sp, -104, %sp
4002b504:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4002b508:	90 10 61 00 	or  %g1, 0x100, %o0	! ffff3100 <_GLOBAL_OFFSET_TABLE_+0xbffb2cc8>
4002b50c:	7f ff ff dd 	call  4002b480 <__ajit_load_word_mmu_bypass__>
4002b510:	01 00 00 00 	nop 
4002b514:	d0 27 bf fc 	st  %o0, [ %fp + -4 ]
4002b518:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002b51c:	b0 10 00 01 	mov  %g1, %i0
4002b520:	81 e8 00 00 	restore 
4002b524:	81 c3 e0 08 	retl 
4002b528:	01 00 00 00 	nop 

4002b52c <__ajit_write_timer_control_register_via_vmap__>:
4002b52c:	9d e3 bf a0 	save  %sp, -96, %sp
4002b530:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4002b534:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4002b538:	82 10 61 00 	or  %g1, 0x100, %g1	! ffff3100 <_GLOBAL_OFFSET_TABLE_+0xbffb2cc8>
4002b53c:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
4002b540:	c4 20 40 00 	st  %g2, [ %g1 ]
4002b544:	81 e8 00 00 	restore 
4002b548:	81 c3 e0 08 	retl 
4002b54c:	01 00 00 00 	nop 

4002b550 <__ajit_read_timer_control_register_via_vmap__>:
4002b550:	9d e3 bf 98 	save  %sp, -104, %sp
4002b554:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4002b558:	82 10 61 00 	or  %g1, 0x100, %g1	! ffff3100 <_GLOBAL_OFFSET_TABLE_+0xbffb2cc8>
4002b55c:	c2 00 40 00 	ld  [ %g1 ], %g1
4002b560:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002b564:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002b568:	b0 10 00 01 	mov  %g1, %i0
4002b56c:	81 e8 00 00 	restore 
4002b570:	81 c3 e0 08 	retl 
4002b574:	01 00 00 00 	nop 

4002b578 <__ajit_write_serial_control_register__>:
4002b578:	9d e3 bf 98 	save  %sp, -104, %sp
4002b57c:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4002b580:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4002b584:	82 10 62 00 	or  %g1, 0x200, %g1	! ffff3200 <_GLOBAL_OFFSET_TABLE_+0xbffb2dc8>
4002b588:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002b58c:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4002b590:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
4002b594:	c2 a0 84 00 	sta  %g1, [ %g2 ] #ASI_SCRATCHPAD
4002b598:	81 e8 00 00 	restore 
4002b59c:	81 c3 e0 08 	retl 
4002b5a0:	01 00 00 00 	nop 

4002b5a4 <__ajit_serial_configure__>:
4002b5a4:	9d e3 bf 98 	save  %sp, -104, %sp
4002b5a8:	86 10 00 18 	mov  %i0, %g3
4002b5ac:	84 10 00 19 	mov  %i1, %g2
4002b5b0:	82 10 00 1a 	mov  %i2, %g1
4002b5b4:	c6 2f a0 44 	stb  %g3, [ %fp + 0x44 ]
4002b5b8:	c4 2f a0 48 	stb  %g2, [ %fp + 0x48 ]
4002b5bc:	c2 2f a0 4c 	stb  %g1, [ %fp + 0x4c ]
4002b5c0:	c0 27 bf fc 	clr  [ %fp + -4 ]
4002b5c4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4002b5c8:	82 10 62 00 	or  %g1, 0x200, %g1	! ffff3200 <_GLOBAL_OFFSET_TABLE_+0xbffb2dc8>
4002b5cc:	fa 80 44 00 	lda  [ %g1 ] #ASI_SCRATCHPAD, %i5
4002b5d0:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
4002b5d4:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
4002b5d8:	82 08 60 ff 	and  %g1, 0xff, %g1
4002b5dc:	80 a0 60 00 	cmp  %g1, 0
4002b5e0:	02 80 00 07 	be  4002b5fc <__ajit_serial_configure__+0x58>
4002b5e4:	01 00 00 00 	nop 
4002b5e8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002b5ec:	82 10 60 01 	or  %g1, 1, %g1
4002b5f0:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002b5f4:	10 80 00 05 	b  4002b608 <__ajit_serial_configure__+0x64>
4002b5f8:	01 00 00 00 	nop 
4002b5fc:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002b600:	82 08 7f fe 	and  %g1, -2, %g1
4002b604:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002b608:	c2 0f a0 48 	ldub  [ %fp + 0x48 ], %g1
4002b60c:	82 08 60 ff 	and  %g1, 0xff, %g1
4002b610:	80 a0 60 00 	cmp  %g1, 0
4002b614:	02 80 00 07 	be  4002b630 <__ajit_serial_configure__+0x8c>
4002b618:	01 00 00 00 	nop 
4002b61c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002b620:	82 10 60 02 	or  %g1, 2, %g1
4002b624:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002b628:	10 80 00 05 	b  4002b63c <__ajit_serial_configure__+0x98>
4002b62c:	01 00 00 00 	nop 
4002b630:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002b634:	82 08 7f fd 	and  %g1, -3, %g1
4002b638:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002b63c:	c2 0f a0 4c 	ldub  [ %fp + 0x4c ], %g1
4002b640:	82 08 60 ff 	and  %g1, 0xff, %g1
4002b644:	80 a0 60 00 	cmp  %g1, 0
4002b648:	02 80 00 07 	be  4002b664 <__ajit_serial_configure__+0xc0>
4002b64c:	01 00 00 00 	nop 
4002b650:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002b654:	82 10 60 04 	or  %g1, 4, %g1
4002b658:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002b65c:	10 80 00 05 	b  4002b670 <__ajit_serial_configure__+0xcc>
4002b660:	01 00 00 00 	nop 
4002b664:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002b668:	82 08 7f fb 	and  %g1, -5, %g1
4002b66c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002b670:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002b674:	05 3f ff cc 	sethi  %hi(0xffff3000), %g2
4002b678:	84 10 a2 00 	or  %g2, 0x200, %g2	! ffff3200 <_GLOBAL_OFFSET_TABLE_+0xbffb2dc8>
4002b67c:	c2 a0 84 00 	sta  %g1, [ %g2 ] #ASI_SCRATCHPAD
4002b680:	81 e8 00 00 	restore 
4002b684:	81 c3 e0 08 	retl 
4002b688:	01 00 00 00 	nop 

4002b68c <__ajit_serial_uart_reset__>:
4002b68c:	9d e3 bf a0 	save  %sp, -96, %sp
4002b690:	90 10 20 00 	clr  %o0
4002b694:	40 00 02 22 	call  4002bf1c <__ajit_serial_uart_reset_inner__>
4002b698:	01 00 00 00 	nop 
4002b69c:	81 e8 00 00 	restore 
4002b6a0:	81 c3 e0 08 	retl 
4002b6a4:	01 00 00 00 	nop 

4002b6a8 <__ajit_serial_set_baudrate__>:
4002b6a8:	9d e3 bf a0 	save  %sp, -96, %sp
4002b6ac:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4002b6b0:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
4002b6b4:	90 10 20 00 	clr  %o0
4002b6b8:	d2 07 a0 44 	ld  [ %fp + 0x44 ], %o1
4002b6bc:	d4 07 a0 48 	ld  [ %fp + 0x48 ], %o2
4002b6c0:	40 00 00 54 	call  4002b810 <__ajit_serial_set_baudrate_inner__>
4002b6c4:	01 00 00 00 	nop 
4002b6c8:	81 e8 00 00 	restore 
4002b6cc:	81 c3 e0 08 	retl 
4002b6d0:	01 00 00 00 	nop 

4002b6d4 <__ajit_serial_set_baudrate_via_vmap__>:
4002b6d4:	9d e3 bf a0 	save  %sp, -96, %sp
4002b6d8:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4002b6dc:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
4002b6e0:	90 10 20 01 	mov  1, %o0
4002b6e4:	d2 07 a0 44 	ld  [ %fp + 0x44 ], %o1
4002b6e8:	d4 07 a0 48 	ld  [ %fp + 0x48 ], %o2
4002b6ec:	40 00 00 49 	call  4002b810 <__ajit_serial_set_baudrate_inner__>
4002b6f0:	01 00 00 00 	nop 
4002b6f4:	81 e8 00 00 	restore 
4002b6f8:	81 c3 e0 08 	retl 
4002b6fc:	01 00 00 00 	nop 

4002b700 <calculate_baud_control_word_for_uart>:
4002b700:	9d e3 bf 88 	save  %sp, -120, %sp
4002b704:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4002b708:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
4002b70c:	c0 27 bf fc 	clr  [ %fp + -4 ]
4002b710:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4002b714:	83 28 60 04 	sll  %g1, 4, %g1
4002b718:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
4002b71c:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
4002b720:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
4002b724:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002b728:	80 a0 60 00 	cmp  %g1, 0
4002b72c:	02 80 00 34 	be  4002b7fc <calculate_baud_control_word_for_uart+0xfc>
4002b730:	01 00 00 00 	nop 
4002b734:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
4002b738:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
4002b73c:	80 a0 80 01 	cmp  %g2, %g1
4002b740:	1a 80 00 2f 	bcc  4002b7fc <calculate_baud_control_word_for_uart+0xfc>
4002b744:	01 00 00 00 	nop 
4002b748:	10 80 00 03 	b  4002b754 <calculate_baud_control_word_for_uart+0x54>
4002b74c:	01 00 00 00 	nop 
4002b750:	01 00 00 00 	nop 
4002b754:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
4002b758:	81 80 20 00 	mov  %g0, %y
4002b75c:	c6 07 bf f8 	ld  [ %fp + -8 ], %g3
4002b760:	01 00 00 00 	nop 
4002b764:	01 00 00 00 	nop 
4002b768:	86 70 40 03 	udiv  %g1, %g3, %g3
4002b76c:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
4002b770:	84 58 c0 02 	smul  %g3, %g2, %g2
4002b774:	82 20 40 02 	sub  %g1, %g2, %g1
4002b778:	c2 27 bf f0 	st  %g1, [ %fp + -16 ]
4002b77c:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002b780:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
4002b784:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
4002b788:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
4002b78c:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
4002b790:	80 a0 60 00 	cmp  %g1, 0
4002b794:	12 bf ff ef 	bne  4002b750 <calculate_baud_control_word_for_uart+0x50>
4002b798:	01 00 00 00 	nop 
4002b79c:	01 00 00 00 	nop 
4002b7a0:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4002b7a4:	85 28 60 04 	sll  %g1, 4, %g2
4002b7a8:	81 80 20 00 	mov  %g0, %y
4002b7ac:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
4002b7b0:	01 00 00 00 	nop 
4002b7b4:	01 00 00 00 	nop 
4002b7b8:	82 70 80 01 	udiv  %g2, %g1, %g1
4002b7bc:	c2 27 bf ec 	st  %g1, [ %fp + -20 ]
4002b7c0:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
4002b7c4:	81 80 20 00 	mov  %g0, %y
4002b7c8:	c4 07 bf f4 	ld  [ %fp + -12 ], %g2
4002b7cc:	01 00 00 00 	nop 
4002b7d0:	01 00 00 00 	nop 
4002b7d4:	84 70 40 02 	udiv  %g1, %g2, %g2
4002b7d8:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
4002b7dc:	82 20 80 01 	sub  %g2, %g1, %g1
4002b7e0:	c2 27 bf e8 	st  %g1, [ %fp + -24 ]
4002b7e4:	c2 07 bf e8 	ld  [ %fp + -24 ], %g1
4002b7e8:	85 28 60 10 	sll  %g1, 0x10, %g2
4002b7ec:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
4002b7f0:	82 08 6f ff 	and  %g1, 0xfff, %g1
4002b7f4:	82 10 80 01 	or  %g2, %g1, %g1
4002b7f8:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002b7fc:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002b800:	b0 10 00 01 	mov  %g1, %i0
4002b804:	81 e8 00 00 	restore 
4002b808:	81 c3 e0 08 	retl 
4002b80c:	01 00 00 00 	nop 

4002b810 <__ajit_serial_set_baudrate_inner__>:
4002b810:	9d e3 bf 98 	save  %sp, -104, %sp
4002b814:	82 10 00 18 	mov  %i0, %g1
4002b818:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
4002b81c:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
4002b820:	c2 2f a0 44 	stb  %g1, [ %fp + 0x44 ]
4002b824:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
4002b828:	82 10 60 08 	or  %g1, 8, %g1	! ffff3408 <_GLOBAL_OFFSET_TABLE_+0xbffb2fd0>
4002b82c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002b830:	d0 07 a0 48 	ld  [ %fp + 0x48 ], %o0
4002b834:	d2 07 a0 4c 	ld  [ %fp + 0x4c ], %o1
4002b838:	7f ff ff b2 	call  4002b700 <calculate_baud_control_word_for_uart>
4002b83c:	01 00 00 00 	nop 
4002b840:	d0 27 bf f8 	st  %o0, [ %fp + -8 ]
4002b844:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
4002b848:	82 08 60 ff 	and  %g1, 0xff, %g1
4002b84c:	80 a0 60 00 	cmp  %g1, 0
4002b850:	02 80 00 07 	be  4002b86c <__ajit_serial_set_baudrate_inner__+0x5c>
4002b854:	01 00 00 00 	nop 
4002b858:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002b85c:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
4002b860:	c4 20 40 00 	st  %g2, [ %g1 ]
4002b864:	10 80 00 06 	b  4002b87c <__ajit_serial_set_baudrate_inner__+0x6c>
4002b868:	01 00 00 00 	nop 
4002b86c:	d0 07 bf f8 	ld  [ %fp + -8 ], %o0
4002b870:	d2 07 bf fc 	ld  [ %fp + -4 ], %o1
4002b874:	7f ff fe f0 	call  4002b434 <__ajit_store_word_mmu_bypass__>
4002b878:	01 00 00 00 	nop 
4002b87c:	81 e8 00 00 	restore 
4002b880:	81 c3 e0 08 	retl 
4002b884:	01 00 00 00 	nop 

4002b888 <__ajit_read_serial_control_register__>:
4002b888:	9d e3 bf 98 	save  %sp, -104, %sp
4002b88c:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4002b890:	82 10 62 00 	or  %g1, 0x200, %g1	! ffff3200 <_GLOBAL_OFFSET_TABLE_+0xbffb2dc8>
4002b894:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002b898:	c0 27 bf f8 	clr  [ %fp + -8 ]
4002b89c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002b8a0:	fa 80 44 00 	lda  [ %g1 ] #ASI_SCRATCHPAD, %i5
4002b8a4:	fa 27 bf f8 	st  %i5, [ %fp + -8 ]
4002b8a8:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002b8ac:	b0 10 00 01 	mov  %g1, %i0
4002b8b0:	81 e8 00 00 	restore 
4002b8b4:	81 c3 e0 08 	retl 
4002b8b8:	01 00 00 00 	nop 

4002b8bc <__ajit_write_serial_tx_register__>:
4002b8bc:	9d e3 bf 98 	save  %sp, -104, %sp
4002b8c0:	82 10 00 18 	mov  %i0, %g1
4002b8c4:	c2 2f a0 44 	stb  %g1, [ %fp + 0x44 ]
4002b8c8:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4002b8cc:	82 10 62 04 	or  %g1, 0x204, %g1	! ffff3204 <_GLOBAL_OFFSET_TABLE_+0xbffb2dcc>
4002b8d0:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002b8d4:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
4002b8d8:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
4002b8dc:	c2 a8 84 00 	stba  %g1, [ %g2 ] #ASI_SCRATCHPAD
4002b8e0:	81 e8 00 00 	restore 
4002b8e4:	81 c3 e0 08 	retl 
4002b8e8:	01 00 00 00 	nop 

4002b8ec <__ajit_read_serial_tx_register__>:
4002b8ec:	9d e3 bf 98 	save  %sp, -104, %sp
4002b8f0:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4002b8f4:	82 10 62 04 	or  %g1, 0x204, %g1	! ffff3204 <_GLOBAL_OFFSET_TABLE_+0xbffb2dcc>
4002b8f8:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002b8fc:	c0 2f bf fb 	clrb  [ %fp + -5 ]
4002b900:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002b904:	fa 88 44 00 	lduba  [ %g1 ] #ASI_SCRATCHPAD, %i5
4002b908:	fa 2f bf fb 	stb  %i5, [ %fp + -5 ]
4002b90c:	c2 0f bf fb 	ldub  [ %fp + -5 ], %g1
4002b910:	82 08 60 ff 	and  %g1, 0xff, %g1
4002b914:	b0 10 00 01 	mov  %g1, %i0
4002b918:	81 e8 00 00 	restore 
4002b91c:	81 c3 e0 08 	retl 
4002b920:	01 00 00 00 	nop 

4002b924 <__ajit_read_serial_rx_register__>:
4002b924:	9d e3 bf 98 	save  %sp, -104, %sp
4002b928:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4002b92c:	82 10 62 08 	or  %g1, 0x208, %g1	! ffff3208 <_GLOBAL_OFFSET_TABLE_+0xbffb2dd0>
4002b930:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002b934:	c0 2f bf fb 	clrb  [ %fp + -5 ]
4002b938:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002b93c:	fa 88 44 00 	lduba  [ %g1 ] #ASI_SCRATCHPAD, %i5
4002b940:	fa 2f bf fb 	stb  %i5, [ %fp + -5 ]
4002b944:	c2 0f bf fb 	ldub  [ %fp + -5 ], %g1
4002b948:	82 08 60 ff 	and  %g1, 0xff, %g1
4002b94c:	b0 10 00 01 	mov  %g1, %i0
4002b950:	81 e8 00 00 	restore 
4002b954:	81 c3 e0 08 	retl 
4002b958:	01 00 00 00 	nop 

4002b95c <__ajit_serial_putchar__>:
4002b95c:	9d e3 bf 98 	save  %sp, -104, %sp
4002b960:	82 10 00 18 	mov  %i0, %g1
4002b964:	c2 2f a0 44 	stb  %g1, [ %fp + 0x44 ]
4002b968:	c0 27 bf f8 	clr  [ %fp + -8 ]
4002b96c:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4002b970:	82 10 62 00 	or  %g1, 0x200, %g1	! ffff3200 <_GLOBAL_OFFSET_TABLE_+0xbffb2dc8>
4002b974:	fa 80 44 00 	lda  [ %g1 ] #ASI_SCRATCHPAD, %i5
4002b978:	fa 27 bf f8 	st  %i5, [ %fp + -8 ]
4002b97c:	c0 27 bf fc 	clr  [ %fp + -4 ]
4002b980:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002b984:	82 08 60 01 	and  %g1, 1, %g1
4002b988:	80 a0 60 00 	cmp  %g1, 0
4002b98c:	02 80 00 0f 	be  4002b9c8 <__ajit_serial_putchar__+0x6c>
4002b990:	01 00 00 00 	nop 
4002b994:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002b998:	82 08 60 08 	and  %g1, 8, %g1
4002b99c:	80 a0 60 00 	cmp  %g1, 0
4002b9a0:	12 80 00 0a 	bne  4002b9c8 <__ajit_serial_putchar__+0x6c>
4002b9a4:	01 00 00 00 	nop 
4002b9a8:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
4002b9ac:	05 3f ff cc 	sethi  %hi(0xffff3000), %g2
4002b9b0:	84 10 a2 04 	or  %g2, 0x204, %g2	! ffff3204 <_GLOBAL_OFFSET_TABLE_+0xbffb2dcc>
4002b9b4:	c2 a8 84 00 	stba  %g1, [ %g2 ] #ASI_SCRATCHPAD
4002b9b8:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
4002b9bc:	83 28 60 18 	sll  %g1, 0x18, %g1
4002b9c0:	83 38 60 18 	sra  %g1, 0x18, %g1
4002b9c4:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002b9c8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002b9cc:	b0 10 00 01 	mov  %g1, %i0
4002b9d0:	81 e8 00 00 	restore 
4002b9d4:	81 c3 e0 08 	retl 
4002b9d8:	01 00 00 00 	nop 

4002b9dc <__ajit_serial_getchar__>:
4002b9dc:	9d e3 bf 90 	save  %sp, -112, %sp
4002b9e0:	c0 27 bf fc 	clr  [ %fp + -4 ]
4002b9e4:	7f ff ff a9 	call  4002b888 <__ajit_read_serial_control_register__>
4002b9e8:	01 00 00 00 	nop 
4002b9ec:	d0 27 bf f8 	st  %o0, [ %fp + -8 ]
4002b9f0:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002b9f4:	82 08 60 02 	and  %g1, 2, %g1
4002b9f8:	80 a0 60 00 	cmp  %g1, 0
4002b9fc:	02 80 00 0e 	be  4002ba34 <__ajit_serial_getchar__+0x58>
4002ba00:	01 00 00 00 	nop 
4002ba04:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002ba08:	82 08 60 10 	and  %g1, 0x10, %g1
4002ba0c:	80 a0 60 00 	cmp  %g1, 0
4002ba10:	02 80 00 09 	be  4002ba34 <__ajit_serial_getchar__+0x58>
4002ba14:	01 00 00 00 	nop 
4002ba18:	c0 27 bf f4 	clr  [ %fp + -12 ]
4002ba1c:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4002ba20:	82 10 62 08 	or  %g1, 0x208, %g1	! ffff3208 <_GLOBAL_OFFSET_TABLE_+0xbffb2dd0>
4002ba24:	fa 88 44 00 	lduba  [ %g1 ] #ASI_SCRATCHPAD, %i5
4002ba28:	fa 27 bf f4 	st  %i5, [ %fp + -12 ]
4002ba2c:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
4002ba30:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002ba34:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002ba38:	b0 10 00 01 	mov  %g1, %i0
4002ba3c:	81 e8 00 00 	restore 
4002ba40:	81 c3 e0 08 	retl 
4002ba44:	01 00 00 00 	nop 

4002ba48 <__ajit_serial_puts__>:
4002ba48:	9d e3 bf 98 	save  %sp, -104, %sp
4002ba4c:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4002ba50:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
4002ba54:	c0 27 bf fc 	clr  [ %fp + -4 ]
4002ba58:	10 80 00 16 	b  4002bab0 <__ajit_serial_puts__+0x68>
4002ba5c:	01 00 00 00 	nop 
4002ba60:	c0 27 bf f8 	clr  [ %fp + -8 ]
4002ba64:	10 80 00 0c 	b  4002ba94 <__ajit_serial_puts__+0x4c>
4002ba68:	01 00 00 00 	nop 
4002ba6c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002ba70:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
4002ba74:	82 00 80 01 	add  %g2, %g1, %g1
4002ba78:	c2 08 40 00 	ldub  [ %g1 ], %g1
4002ba7c:	83 28 60 18 	sll  %g1, 0x18, %g1
4002ba80:	83 38 60 18 	sra  %g1, 0x18, %g1
4002ba84:	90 10 00 01 	mov  %g1, %o0
4002ba88:	7f ff ff b5 	call  4002b95c <__ajit_serial_putchar__>
4002ba8c:	01 00 00 00 	nop 
4002ba90:	d0 27 bf f8 	st  %o0, [ %fp + -8 ]
4002ba94:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002ba98:	80 a0 60 00 	cmp  %g1, 0
4002ba9c:	02 bf ff f4 	be  4002ba6c <__ajit_serial_puts__+0x24>
4002baa0:	01 00 00 00 	nop 
4002baa4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002baa8:	82 00 60 01 	inc  %g1
4002baac:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002bab0:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
4002bab4:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
4002bab8:	80 a0 80 01 	cmp  %g2, %g1
4002babc:	0a bf ff e9 	bcs  4002ba60 <__ajit_serial_puts__+0x18>
4002bac0:	01 00 00 00 	nop 
4002bac4:	81 e8 00 00 	restore 
4002bac8:	81 c3 e0 08 	retl 
4002bacc:	01 00 00 00 	nop 

4002bad0 <__ajit_serial_gets__>:
4002bad0:	9d e3 bf 98 	save  %sp, -104, %sp
4002bad4:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4002bad8:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
4002badc:	c0 27 bf fc 	clr  [ %fp + -4 ]
4002bae0:	10 80 00 14 	b  4002bb30 <__ajit_serial_gets__+0x60>
4002bae4:	01 00 00 00 	nop 
4002bae8:	c0 27 bf f8 	clr  [ %fp + -8 ]
4002baec:	10 80 00 05 	b  4002bb00 <__ajit_serial_gets__+0x30>
4002baf0:	01 00 00 00 	nop 
4002baf4:	7f ff ff ba 	call  4002b9dc <__ajit_serial_getchar__>
4002baf8:	01 00 00 00 	nop 
4002bafc:	d0 27 bf f8 	st  %o0, [ %fp + -8 ]
4002bb00:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002bb04:	80 a0 60 00 	cmp  %g1, 0
4002bb08:	02 bf ff fb 	be  4002baf4 <__ajit_serial_gets__+0x24>
4002bb0c:	01 00 00 00 	nop 
4002bb10:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002bb14:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
4002bb18:	82 00 80 01 	add  %g2, %g1, %g1
4002bb1c:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
4002bb20:	c4 28 40 00 	stb  %g2, [ %g1 ]
4002bb24:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002bb28:	82 00 60 01 	inc  %g1
4002bb2c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002bb30:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
4002bb34:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
4002bb38:	80 a0 80 01 	cmp  %g2, %g1
4002bb3c:	0a bf ff eb 	bcs  4002bae8 <__ajit_serial_gets__+0x18>
4002bb40:	01 00 00 00 	nop 
4002bb44:	81 e8 00 00 	restore 
4002bb48:	81 c3 e0 08 	retl 
4002bb4c:	01 00 00 00 	nop 

4002bb50 <__ajit_write_serial_control_register_via_vmap__>:
4002bb50:	9d e3 bf a0 	save  %sp, -96, %sp
4002bb54:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4002bb58:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4002bb5c:	82 10 62 00 	or  %g1, 0x200, %g1	! ffff3200 <_GLOBAL_OFFSET_TABLE_+0xbffb2dc8>
4002bb60:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
4002bb64:	c4 20 40 00 	st  %g2, [ %g1 ]
4002bb68:	81 e8 00 00 	restore 
4002bb6c:	81 c3 e0 08 	retl 
4002bb70:	01 00 00 00 	nop 

4002bb74 <__ajit_read_serial_control_register_via_vmap__>:
4002bb74:	9d e3 bf 98 	save  %sp, -104, %sp
4002bb78:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4002bb7c:	82 10 62 00 	or  %g1, 0x200, %g1	! ffff3200 <_GLOBAL_OFFSET_TABLE_+0xbffb2dc8>
4002bb80:	c2 08 40 00 	ldub  [ %g1 ], %g1
4002bb84:	82 08 60 ff 	and  %g1, 0xff, %g1
4002bb88:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002bb8c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002bb90:	b0 10 00 01 	mov  %g1, %i0
4002bb94:	81 e8 00 00 	restore 
4002bb98:	81 c3 e0 08 	retl 
4002bb9c:	01 00 00 00 	nop 

4002bba0 <__ajit_write_serial_tx_register_via_vmap__>:
4002bba0:	9d e3 bf a0 	save  %sp, -96, %sp
4002bba4:	82 10 00 18 	mov  %i0, %g1
4002bba8:	c2 2f a0 44 	stb  %g1, [ %fp + 0x44 ]
4002bbac:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4002bbb0:	82 10 62 04 	or  %g1, 0x204, %g1	! ffff3204 <_GLOBAL_OFFSET_TABLE_+0xbffb2dcc>
4002bbb4:	c4 0f a0 44 	ldub  [ %fp + 0x44 ], %g2
4002bbb8:	c4 28 40 00 	stb  %g2, [ %g1 ]
4002bbbc:	81 e8 00 00 	restore 
4002bbc0:	81 c3 e0 08 	retl 
4002bbc4:	01 00 00 00 	nop 

4002bbc8 <__ajit_read_serial_tx_register_via_vmap__>:
4002bbc8:	9d e3 bf 98 	save  %sp, -104, %sp
4002bbcc:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4002bbd0:	82 10 62 04 	or  %g1, 0x204, %g1	! ffff3204 <_GLOBAL_OFFSET_TABLE_+0xbffb2dcc>
4002bbd4:	c2 08 40 00 	ldub  [ %g1 ], %g1
4002bbd8:	c2 2f bf ff 	stb  %g1, [ %fp + -1 ]
4002bbdc:	c2 0f bf ff 	ldub  [ %fp + -1 ], %g1
4002bbe0:	82 08 60 ff 	and  %g1, 0xff, %g1
4002bbe4:	b0 10 00 01 	mov  %g1, %i0
4002bbe8:	81 e8 00 00 	restore 
4002bbec:	81 c3 e0 08 	retl 
4002bbf0:	01 00 00 00 	nop 

4002bbf4 <__ajit_read_serial_rx_register_via_vmap__>:
4002bbf4:	9d e3 bf 98 	save  %sp, -104, %sp
4002bbf8:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4002bbfc:	82 10 62 08 	or  %g1, 0x208, %g1	! ffff3208 <_GLOBAL_OFFSET_TABLE_+0xbffb2dd0>
4002bc00:	c2 08 40 00 	ldub  [ %g1 ], %g1
4002bc04:	c2 2f bf ff 	stb  %g1, [ %fp + -1 ]
4002bc08:	c2 0f bf ff 	ldub  [ %fp + -1 ], %g1
4002bc0c:	82 08 60 ff 	and  %g1, 0xff, %g1
4002bc10:	b0 10 00 01 	mov  %g1, %i0
4002bc14:	81 e8 00 00 	restore 
4002bc18:	81 c3 e0 08 	retl 
4002bc1c:	01 00 00 00 	nop 

4002bc20 <__ajit_serial_putchar_via_vmap__>:
4002bc20:	9d e3 bf 98 	save  %sp, -104, %sp
4002bc24:	82 10 00 18 	mov  %i0, %g1
4002bc28:	c2 2f a0 44 	stb  %g1, [ %fp + 0x44 ]
4002bc2c:	c0 27 bf f8 	clr  [ %fp + -8 ]
4002bc30:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4002bc34:	82 10 62 00 	or  %g1, 0x200, %g1	! ffff3200 <_GLOBAL_OFFSET_TABLE_+0xbffb2dc8>
4002bc38:	c2 00 40 00 	ld  [ %g1 ], %g1
4002bc3c:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
4002bc40:	c0 27 bf fc 	clr  [ %fp + -4 ]
4002bc44:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002bc48:	82 08 60 01 	and  %g1, 1, %g1
4002bc4c:	80 a0 60 00 	cmp  %g1, 0
4002bc50:	02 80 00 0f 	be  4002bc8c <__ajit_serial_putchar_via_vmap__+0x6c>
4002bc54:	01 00 00 00 	nop 
4002bc58:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002bc5c:	82 08 60 08 	and  %g1, 8, %g1
4002bc60:	80 a0 60 00 	cmp  %g1, 0
4002bc64:	12 80 00 0a 	bne  4002bc8c <__ajit_serial_putchar_via_vmap__+0x6c>
4002bc68:	01 00 00 00 	nop 
4002bc6c:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4002bc70:	82 10 62 04 	or  %g1, 0x204, %g1	! ffff3204 <_GLOBAL_OFFSET_TABLE_+0xbffb2dcc>
4002bc74:	c4 0f a0 44 	ldub  [ %fp + 0x44 ], %g2
4002bc78:	c4 28 40 00 	stb  %g2, [ %g1 ]
4002bc7c:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
4002bc80:	83 28 60 18 	sll  %g1, 0x18, %g1
4002bc84:	83 38 60 18 	sra  %g1, 0x18, %g1
4002bc88:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002bc8c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002bc90:	b0 10 00 01 	mov  %g1, %i0
4002bc94:	81 e8 00 00 	restore 
4002bc98:	81 c3 e0 08 	retl 
4002bc9c:	01 00 00 00 	nop 

4002bca0 <__ajit_serial_getchar_via_vmap__>:
4002bca0:	9d e3 bf 90 	save  %sp, -112, %sp
4002bca4:	c0 27 bf fc 	clr  [ %fp + -4 ]
4002bca8:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4002bcac:	82 10 62 00 	or  %g1, 0x200, %g1	! ffff3200 <_GLOBAL_OFFSET_TABLE_+0xbffb2dc8>
4002bcb0:	c2 00 40 00 	ld  [ %g1 ], %g1
4002bcb4:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
4002bcb8:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002bcbc:	82 08 60 02 	and  %g1, 2, %g1
4002bcc0:	80 a0 60 00 	cmp  %g1, 0
4002bcc4:	02 80 00 0f 	be  4002bd00 <__ajit_serial_getchar_via_vmap__+0x60>
4002bcc8:	01 00 00 00 	nop 
4002bccc:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002bcd0:	82 08 60 10 	and  %g1, 0x10, %g1
4002bcd4:	80 a0 60 00 	cmp  %g1, 0
4002bcd8:	02 80 00 0a 	be  4002bd00 <__ajit_serial_getchar_via_vmap__+0x60>
4002bcdc:	01 00 00 00 	nop 
4002bce0:	c0 27 bf f4 	clr  [ %fp + -12 ]
4002bce4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4002bce8:	82 10 62 08 	or  %g1, 0x208, %g1	! ffff3208 <_GLOBAL_OFFSET_TABLE_+0xbffb2dd0>
4002bcec:	c2 08 40 00 	ldub  [ %g1 ], %g1
4002bcf0:	82 08 60 ff 	and  %g1, 0xff, %g1
4002bcf4:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
4002bcf8:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
4002bcfc:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002bd00:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002bd04:	b0 10 00 01 	mov  %g1, %i0
4002bd08:	81 e8 00 00 	restore 
4002bd0c:	81 c3 e0 08 	retl 
4002bd10:	01 00 00 00 	nop 

4002bd14 <__ajit_serial_puts_via_vmap__>:
4002bd14:	9d e3 bf 98 	save  %sp, -104, %sp
4002bd18:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4002bd1c:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
4002bd20:	c0 27 bf fc 	clr  [ %fp + -4 ]
4002bd24:	10 80 00 16 	b  4002bd7c <__ajit_serial_puts_via_vmap__+0x68>
4002bd28:	01 00 00 00 	nop 
4002bd2c:	c0 27 bf f8 	clr  [ %fp + -8 ]
4002bd30:	10 80 00 0c 	b  4002bd60 <__ajit_serial_puts_via_vmap__+0x4c>
4002bd34:	01 00 00 00 	nop 
4002bd38:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002bd3c:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
4002bd40:	82 00 80 01 	add  %g2, %g1, %g1
4002bd44:	c2 08 40 00 	ldub  [ %g1 ], %g1
4002bd48:	83 28 60 18 	sll  %g1, 0x18, %g1
4002bd4c:	83 38 60 18 	sra  %g1, 0x18, %g1
4002bd50:	90 10 00 01 	mov  %g1, %o0
4002bd54:	7f ff ff b3 	call  4002bc20 <__ajit_serial_putchar_via_vmap__>
4002bd58:	01 00 00 00 	nop 
4002bd5c:	d0 27 bf f8 	st  %o0, [ %fp + -8 ]
4002bd60:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002bd64:	80 a0 60 00 	cmp  %g1, 0
4002bd68:	02 bf ff f4 	be  4002bd38 <__ajit_serial_puts_via_vmap__+0x24>
4002bd6c:	01 00 00 00 	nop 
4002bd70:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002bd74:	82 00 60 01 	inc  %g1
4002bd78:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002bd7c:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
4002bd80:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
4002bd84:	80 a0 80 01 	cmp  %g2, %g1
4002bd88:	0a bf ff e9 	bcs  4002bd2c <__ajit_serial_puts_via_vmap__+0x18>
4002bd8c:	01 00 00 00 	nop 
4002bd90:	81 e8 00 00 	restore 
4002bd94:	81 c3 e0 08 	retl 
4002bd98:	01 00 00 00 	nop 

4002bd9c <__ajit_serial_gets_via_vmap__>:
4002bd9c:	9d e3 bf 98 	save  %sp, -104, %sp
4002bda0:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4002bda4:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
4002bda8:	c0 27 bf fc 	clr  [ %fp + -4 ]
4002bdac:	10 80 00 14 	b  4002bdfc <__ajit_serial_gets_via_vmap__+0x60>
4002bdb0:	01 00 00 00 	nop 
4002bdb4:	c0 27 bf f8 	clr  [ %fp + -8 ]
4002bdb8:	10 80 00 05 	b  4002bdcc <__ajit_serial_gets_via_vmap__+0x30>
4002bdbc:	01 00 00 00 	nop 
4002bdc0:	7f ff ff b8 	call  4002bca0 <__ajit_serial_getchar_via_vmap__>
4002bdc4:	01 00 00 00 	nop 
4002bdc8:	d0 27 bf f8 	st  %o0, [ %fp + -8 ]
4002bdcc:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002bdd0:	80 a0 60 00 	cmp  %g1, 0
4002bdd4:	02 bf ff fb 	be  4002bdc0 <__ajit_serial_gets_via_vmap__+0x24>
4002bdd8:	01 00 00 00 	nop 
4002bddc:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002bde0:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
4002bde4:	82 00 80 01 	add  %g2, %g1, %g1
4002bde8:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
4002bdec:	c4 28 40 00 	stb  %g2, [ %g1 ]
4002bdf0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002bdf4:	82 00 60 01 	inc  %g1
4002bdf8:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002bdfc:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
4002be00:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
4002be04:	80 a0 80 01 	cmp  %g2, %g1
4002be08:	0a bf ff eb 	bcs  4002bdb4 <__ajit_serial_gets_via_vmap__+0x18>
4002be0c:	01 00 00 00 	nop 
4002be10:	81 e8 00 00 	restore 
4002be14:	81 c3 e0 08 	retl 
4002be18:	01 00 00 00 	nop 

4002be1c <__ajit_serial_configure_via_vmap__>:
4002be1c:	9d e3 bf 98 	save  %sp, -104, %sp
4002be20:	86 10 00 18 	mov  %i0, %g3
4002be24:	84 10 00 19 	mov  %i1, %g2
4002be28:	82 10 00 1a 	mov  %i2, %g1
4002be2c:	c6 2f a0 44 	stb  %g3, [ %fp + 0x44 ]
4002be30:	c4 2f a0 48 	stb  %g2, [ %fp + 0x48 ]
4002be34:	c2 2f a0 4c 	stb  %g1, [ %fp + 0x4c ]
4002be38:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4002be3c:	82 10 62 00 	or  %g1, 0x200, %g1	! ffff3200 <_GLOBAL_OFFSET_TABLE_+0xbffb2dc8>
4002be40:	c2 00 40 00 	ld  [ %g1 ], %g1
4002be44:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002be48:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
4002be4c:	82 08 60 ff 	and  %g1, 0xff, %g1
4002be50:	80 a0 60 00 	cmp  %g1, 0
4002be54:	02 80 00 07 	be  4002be70 <__ajit_serial_configure_via_vmap__+0x54>
4002be58:	01 00 00 00 	nop 
4002be5c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002be60:	82 10 60 01 	or  %g1, 1, %g1
4002be64:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002be68:	10 80 00 05 	b  4002be7c <__ajit_serial_configure_via_vmap__+0x60>
4002be6c:	01 00 00 00 	nop 
4002be70:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002be74:	82 08 7f fe 	and  %g1, -2, %g1
4002be78:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002be7c:	c2 0f a0 48 	ldub  [ %fp + 0x48 ], %g1
4002be80:	82 08 60 ff 	and  %g1, 0xff, %g1
4002be84:	80 a0 60 00 	cmp  %g1, 0
4002be88:	02 80 00 07 	be  4002bea4 <__ajit_serial_configure_via_vmap__+0x88>
4002be8c:	01 00 00 00 	nop 
4002be90:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002be94:	82 10 60 02 	or  %g1, 2, %g1
4002be98:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002be9c:	10 80 00 05 	b  4002beb0 <__ajit_serial_configure_via_vmap__+0x94>
4002bea0:	01 00 00 00 	nop 
4002bea4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002bea8:	82 08 7f fd 	and  %g1, -3, %g1
4002beac:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002beb0:	c2 0f a0 4c 	ldub  [ %fp + 0x4c ], %g1
4002beb4:	82 08 60 ff 	and  %g1, 0xff, %g1
4002beb8:	80 a0 60 00 	cmp  %g1, 0
4002bebc:	02 80 00 07 	be  4002bed8 <__ajit_serial_configure_via_vmap__+0xbc>
4002bec0:	01 00 00 00 	nop 
4002bec4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002bec8:	82 10 60 04 	or  %g1, 4, %g1
4002becc:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002bed0:	10 80 00 05 	b  4002bee4 <__ajit_serial_configure_via_vmap__+0xc8>
4002bed4:	01 00 00 00 	nop 
4002bed8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002bedc:	82 08 7f fb 	and  %g1, -5, %g1
4002bee0:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002bee4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4002bee8:	82 10 62 00 	or  %g1, 0x200, %g1	! ffff3200 <_GLOBAL_OFFSET_TABLE_+0xbffb2dc8>
4002beec:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
4002bef0:	c4 20 40 00 	st  %g2, [ %g1 ]
4002bef4:	81 e8 00 00 	restore 
4002bef8:	81 c3 e0 08 	retl 
4002befc:	01 00 00 00 	nop 

4002bf00 <__ajit_serial_uart_reset_via_vmap__>:
4002bf00:	9d e3 bf a0 	save  %sp, -96, %sp
4002bf04:	90 10 20 01 	mov  1, %o0
4002bf08:	40 00 00 05 	call  4002bf1c <__ajit_serial_uart_reset_inner__>
4002bf0c:	01 00 00 00 	nop 
4002bf10:	81 e8 00 00 	restore 
4002bf14:	81 c3 e0 08 	retl 
4002bf18:	01 00 00 00 	nop 

4002bf1c <__ajit_serial_uart_reset_inner__>:
4002bf1c:	9d e3 bf 98 	save  %sp, -104, %sp
4002bf20:	82 10 00 18 	mov  %i0, %g1
4002bf24:	c2 2f a0 44 	stb  %g1, [ %fp + 0x44 ]
4002bf28:	82 10 20 08 	mov  8, %g1
4002bf2c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002bf30:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
4002bf34:	82 08 60 ff 	and  %g1, 0xff, %g1
4002bf38:	80 a0 60 00 	cmp  %g1, 0
4002bf3c:	02 80 00 0d 	be  4002bf70 <__ajit_serial_uart_reset_inner__+0x54>
4002bf40:	01 00 00 00 	nop 
4002bf44:	7f ff ff 0c 	call  4002bb74 <__ajit_read_serial_control_register_via_vmap__>
4002bf48:	01 00 00 00 	nop 
4002bf4c:	d0 27 bf f8 	st  %o0, [ %fp + -8 ]
4002bf50:	d0 07 bf fc 	ld  [ %fp + -4 ], %o0
4002bf54:	7f ff fe ff 	call  4002bb50 <__ajit_write_serial_control_register_via_vmap__>
4002bf58:	01 00 00 00 	nop 
4002bf5c:	d0 07 bf f8 	ld  [ %fp + -8 ], %o0
4002bf60:	7f ff fe fc 	call  4002bb50 <__ajit_write_serial_control_register_via_vmap__>
4002bf64:	01 00 00 00 	nop 
4002bf68:	10 80 00 0b 	b  4002bf94 <__ajit_serial_uart_reset_inner__+0x78>
4002bf6c:	01 00 00 00 	nop 
4002bf70:	7f ff fe 46 	call  4002b888 <__ajit_read_serial_control_register__>
4002bf74:	01 00 00 00 	nop 
4002bf78:	d0 27 bf f8 	st  %o0, [ %fp + -8 ]
4002bf7c:	d0 07 bf fc 	ld  [ %fp + -4 ], %o0
4002bf80:	7f ff fd 7e 	call  4002b578 <__ajit_write_serial_control_register__>
4002bf84:	01 00 00 00 	nop 
4002bf88:	d0 07 bf f8 	ld  [ %fp + -8 ], %o0
4002bf8c:	7f ff fd 7b 	call  4002b578 <__ajit_write_serial_control_register__>
4002bf90:	01 00 00 00 	nop 
4002bf94:	81 e8 00 00 	restore 
4002bf98:	81 c3 e0 08 	retl 
4002bf9c:	01 00 00 00 	nop 

4002bfa0 <__ajit_write_irc_control_register__>:
4002bfa0:	9d e3 bf 98 	save  %sp, -104, %sp
4002bfa4:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4002bfa8:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4002bfac:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002bfb0:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
4002bfb4:	d2 07 bf fc 	ld  [ %fp + -4 ], %o1
4002bfb8:	7f ff fd 1f 	call  4002b434 <__ajit_store_word_mmu_bypass__>
4002bfbc:	01 00 00 00 	nop 
4002bfc0:	81 e8 00 00 	restore 
4002bfc4:	81 c3 e0 08 	retl 
4002bfc8:	01 00 00 00 	nop 

4002bfcc <__ajit_read_irc_control_register__>:
4002bfcc:	9d e3 bf 98 	save  %sp, -104, %sp
4002bfd0:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4002bfd4:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002bfd8:	d0 07 bf fc 	ld  [ %fp + -4 ], %o0
4002bfdc:	7f ff fd 29 	call  4002b480 <__ajit_load_word_mmu_bypass__>
4002bfe0:	01 00 00 00 	nop 
4002bfe4:	d0 27 bf f8 	st  %o0, [ %fp + -8 ]
4002bfe8:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002bfec:	b0 10 00 01 	mov  %g1, %i0
4002bff0:	81 e8 00 00 	restore 
4002bff4:	81 c3 e0 08 	retl 
4002bff8:	01 00 00 00 	nop 

4002bffc <__ajit_write_irc_control_register_via_vmap__>:
4002bffc:	9d e3 bf a0 	save  %sp, -96, %sp
4002c000:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4002c004:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4002c008:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
4002c00c:	c4 20 40 00 	st  %g2, [ %g1 ]
4002c010:	81 e8 00 00 	restore 
4002c014:	81 c3 e0 08 	retl 
4002c018:	01 00 00 00 	nop 

4002c01c <__ajit_read_irc_control_register_via_vmap__>:
4002c01c:	9d e3 bf 98 	save  %sp, -104, %sp
4002c020:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4002c024:	c2 00 40 00 	ld  [ %g1 ], %g1
4002c028:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002c02c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002c030:	b0 10 00 01 	mov  %g1, %i0
4002c034:	81 e8 00 00 	restore 
4002c038:	81 c3 e0 08 	retl 
4002c03c:	01 00 00 00 	nop 

4002c040 <__ajit_write_spi_master_register__>:
4002c040:	9d e3 bf 98 	save  %sp, -104, %sp
4002c044:	84 10 00 18 	mov  %i0, %g2
4002c048:	82 10 00 19 	mov  %i1, %g1
4002c04c:	c4 2f a0 44 	stb  %g2, [ %fp + 0x44 ]
4002c050:	c2 2f a0 48 	stb  %g1, [ %fp + 0x48 ]
4002c054:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
4002c058:	82 08 60 ff 	and  %g1, 0xff, %g1
4002c05c:	83 28 60 02 	sll  %g1, 2, %g1
4002c060:	84 10 00 01 	mov  %g1, %g2
4002c064:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4002c068:	82 10 63 00 	or  %g1, 0x300, %g1	! ffff3300 <_GLOBAL_OFFSET_TABLE_+0xbffb2ec8>
4002c06c:	82 00 80 01 	add  %g2, %g1, %g1
4002c070:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002c074:	c2 0f a0 48 	ldub  [ %fp + 0x48 ], %g1
4002c078:	82 08 60 ff 	and  %g1, 0xff, %g1
4002c07c:	90 10 00 01 	mov  %g1, %o0
4002c080:	d2 07 bf fc 	ld  [ %fp + -4 ], %o1
4002c084:	7f ff fc ec 	call  4002b434 <__ajit_store_word_mmu_bypass__>
4002c088:	01 00 00 00 	nop 
4002c08c:	81 e8 00 00 	restore 
4002c090:	81 c3 e0 08 	retl 
4002c094:	01 00 00 00 	nop 

4002c098 <__ajit_write_spi_master_register_via_vmap__>:
4002c098:	9d e3 bf 98 	save  %sp, -104, %sp
4002c09c:	84 10 00 18 	mov  %i0, %g2
4002c0a0:	82 10 00 19 	mov  %i1, %g1
4002c0a4:	c4 2f a0 44 	stb  %g2, [ %fp + 0x44 ]
4002c0a8:	c2 2f a0 48 	stb  %g1, [ %fp + 0x48 ]
4002c0ac:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
4002c0b0:	82 08 60 ff 	and  %g1, 0xff, %g1
4002c0b4:	83 28 60 02 	sll  %g1, 2, %g1
4002c0b8:	84 10 00 01 	mov  %g1, %g2
4002c0bc:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4002c0c0:	82 10 63 00 	or  %g1, 0x300, %g1	! ffff3300 <_GLOBAL_OFFSET_TABLE_+0xbffb2ec8>
4002c0c4:	82 00 80 01 	add  %g2, %g1, %g1
4002c0c8:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002c0cc:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002c0d0:	c4 0f a0 48 	ldub  [ %fp + 0x48 ], %g2
4002c0d4:	c4 28 40 00 	stb  %g2, [ %g1 ]
4002c0d8:	81 e8 00 00 	restore 
4002c0dc:	81 c3 e0 08 	retl 
4002c0e0:	01 00 00 00 	nop 

4002c0e4 <__ajit_read_spi_master_register__>:
4002c0e4:	9d e3 bf 98 	save  %sp, -104, %sp
4002c0e8:	82 10 00 18 	mov  %i0, %g1
4002c0ec:	c2 2f a0 44 	stb  %g1, [ %fp + 0x44 ]
4002c0f0:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
4002c0f4:	82 08 60 ff 	and  %g1, 0xff, %g1
4002c0f8:	83 28 60 02 	sll  %g1, 2, %g1
4002c0fc:	84 10 00 01 	mov  %g1, %g2
4002c100:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4002c104:	82 10 63 00 	or  %g1, 0x300, %g1	! ffff3300 <_GLOBAL_OFFSET_TABLE_+0xbffb2ec8>
4002c108:	82 00 80 01 	add  %g2, %g1, %g1
4002c10c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002c110:	d0 07 bf fc 	ld  [ %fp + -4 ], %o0
4002c114:	7f ff fc db 	call  4002b480 <__ajit_load_word_mmu_bypass__>
4002c118:	01 00 00 00 	nop 
4002c11c:	d0 27 bf f8 	st  %o0, [ %fp + -8 ]
4002c120:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002c124:	82 08 60 ff 	and  %g1, 0xff, %g1
4002c128:	b0 10 00 01 	mov  %g1, %i0
4002c12c:	81 e8 00 00 	restore 
4002c130:	81 c3 e0 08 	retl 
4002c134:	01 00 00 00 	nop 

4002c138 <__ajit_read_spi_master_register_via_vmap__>:
4002c138:	9d e3 bf 98 	save  %sp, -104, %sp
4002c13c:	82 10 00 18 	mov  %i0, %g1
4002c140:	c2 2f a0 44 	stb  %g1, [ %fp + 0x44 ]
4002c144:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
4002c148:	82 08 60 ff 	and  %g1, 0xff, %g1
4002c14c:	83 28 60 02 	sll  %g1, 2, %g1
4002c150:	84 10 00 01 	mov  %g1, %g2
4002c154:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4002c158:	82 10 63 00 	or  %g1, 0x300, %g1	! ffff3300 <_GLOBAL_OFFSET_TABLE_+0xbffb2ec8>
4002c15c:	82 00 80 01 	add  %g2, %g1, %g1
4002c160:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002c164:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002c168:	c2 08 40 00 	ldub  [ %g1 ], %g1
4002c16c:	82 08 60 ff 	and  %g1, 0xff, %g1
4002c170:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
4002c174:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002c178:	82 08 60 ff 	and  %g1, 0xff, %g1
4002c17c:	b0 10 00 01 	mov  %g1, %i0
4002c180:	81 e8 00 00 	restore 
4002c184:	81 c3 e0 08 	retl 
4002c188:	01 00 00 00 	nop 

4002c18c <__ajit_gpio_xfer__>:
4002c18c:	9d e3 bf 90 	save  %sp, -112, %sp
4002c190:	82 10 00 18 	mov  %i0, %g1
4002c194:	c2 2f a0 44 	stb  %g1, [ %fp + 0x44 ]
4002c198:	c0 27 bf f4 	clr  [ %fp + -12 ]
4002c19c:	82 10 20 01 	mov  1, %g1
4002c1a0:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
4002c1a4:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
4002c1a8:	82 08 60 ff 	and  %g1, 0xff, %g1
4002c1ac:	90 10 20 00 	clr  %o0
4002c1b0:	92 10 00 01 	mov  %g1, %o1
4002c1b4:	7f ff ff a3 	call  4002c040 <__ajit_write_spi_master_register__>
4002c1b8:	01 00 00 00 	nop 
4002c1bc:	82 10 20 13 	mov  0x13, %g1	! 13 <__DYNAMIC+0x13>
4002c1c0:	c2 2f bf f3 	stb  %g1, [ %fp + -13 ]
4002c1c4:	c2 0f bf f3 	ldub  [ %fp + -13 ], %g1
4002c1c8:	82 08 60 ff 	and  %g1, 0xff, %g1
4002c1cc:	90 10 20 02 	mov  2, %o0
4002c1d0:	92 10 00 01 	mov  %g1, %o1
4002c1d4:	7f ff ff 9b 	call  4002c040 <__ajit_write_spi_master_register__>
4002c1d8:	01 00 00 00 	nop 
4002c1dc:	82 10 21 00 	mov  0x100, %g1	! 100 <__DYNAMIC+0x100>
4002c1e0:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002c1e4:	10 80 00 0b 	b  4002c210 <__ajit_gpio_xfer__+0x84>
4002c1e8:	01 00 00 00 	nop 
4002c1ec:	90 10 20 02 	mov  2, %o0	! 2 <__DYNAMIC+0x2>
4002c1f0:	7f ff ff bd 	call  4002c0e4 <__ajit_read_spi_master_register__>
4002c1f4:	01 00 00 00 	nop 
4002c1f8:	82 10 00 08 	mov  %o0, %g1
4002c1fc:	82 08 60 ff 	and  %g1, 0xff, %g1
4002c200:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
4002c204:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002c208:	82 00 7f ff 	add  %g1, -1, %g1
4002c20c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002c210:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002c214:	85 38 60 1f 	sra  %g1, 0x1f, %g2
4002c218:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002c21c:	82 20 80 01 	sub  %g2, %g1, %g1
4002c220:	83 30 60 1f 	srl  %g1, 0x1f, %g1
4002c224:	84 08 60 ff 	and  %g1, 0xff, %g2
4002c228:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002c22c:	82 08 80 01 	and  %g2, %g1, %g1
4002c230:	80 a0 60 00 	cmp  %g1, 0
4002c234:	12 bf ff ee 	bne  4002c1ec <__ajit_gpio_xfer__+0x60>
4002c238:	01 00 00 00 	nop 
4002c23c:	90 10 20 00 	clr  %o0	! 0 <__DYNAMIC>
4002c240:	7f ff ff a9 	call  4002c0e4 <__ajit_read_spi_master_register__>
4002c244:	01 00 00 00 	nop 
4002c248:	82 10 00 08 	mov  %o0, %g1
4002c24c:	82 08 60 ff 	and  %g1, 0xff, %g1
4002c250:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
4002c254:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
4002c258:	b0 10 00 01 	mov  %g1, %i0
4002c25c:	81 e8 00 00 	restore 
4002c260:	81 c3 e0 08 	retl 
4002c264:	01 00 00 00 	nop 

4002c268 <__ajit_gpio_xfer_via_vmap__>:
4002c268:	9d e3 bf 90 	save  %sp, -112, %sp
4002c26c:	82 10 00 18 	mov  %i0, %g1
4002c270:	c2 2f a0 44 	stb  %g1, [ %fp + 0x44 ]
4002c274:	c0 27 bf f4 	clr  [ %fp + -12 ]
4002c278:	82 10 20 01 	mov  1, %g1
4002c27c:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
4002c280:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
4002c284:	82 08 60 ff 	and  %g1, 0xff, %g1
4002c288:	90 10 20 00 	clr  %o0
4002c28c:	92 10 00 01 	mov  %g1, %o1
4002c290:	7f ff ff 82 	call  4002c098 <__ajit_write_spi_master_register_via_vmap__>
4002c294:	01 00 00 00 	nop 
4002c298:	82 10 20 13 	mov  0x13, %g1	! 13 <__DYNAMIC+0x13>
4002c29c:	c2 2f bf f3 	stb  %g1, [ %fp + -13 ]
4002c2a0:	c2 0f bf f3 	ldub  [ %fp + -13 ], %g1
4002c2a4:	82 08 60 ff 	and  %g1, 0xff, %g1
4002c2a8:	90 10 20 02 	mov  2, %o0
4002c2ac:	92 10 00 01 	mov  %g1, %o1
4002c2b0:	7f ff ff 7a 	call  4002c098 <__ajit_write_spi_master_register_via_vmap__>
4002c2b4:	01 00 00 00 	nop 
4002c2b8:	82 10 21 00 	mov  0x100, %g1	! 100 <__DYNAMIC+0x100>
4002c2bc:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002c2c0:	10 80 00 0b 	b  4002c2ec <__ajit_gpio_xfer_via_vmap__+0x84>
4002c2c4:	01 00 00 00 	nop 
4002c2c8:	90 10 20 02 	mov  2, %o0	! 2 <__DYNAMIC+0x2>
4002c2cc:	7f ff ff 9b 	call  4002c138 <__ajit_read_spi_master_register_via_vmap__>
4002c2d0:	01 00 00 00 	nop 
4002c2d4:	82 10 00 08 	mov  %o0, %g1
4002c2d8:	82 08 60 ff 	and  %g1, 0xff, %g1
4002c2dc:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
4002c2e0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002c2e4:	82 00 7f ff 	add  %g1, -1, %g1
4002c2e8:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4002c2ec:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002c2f0:	85 38 60 1f 	sra  %g1, 0x1f, %g2
4002c2f4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4002c2f8:	82 20 80 01 	sub  %g2, %g1, %g1
4002c2fc:	83 30 60 1f 	srl  %g1, 0x1f, %g1
4002c300:	84 08 60 ff 	and  %g1, 0xff, %g2
4002c304:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4002c308:	82 08 80 01 	and  %g2, %g1, %g1
4002c30c:	80 a0 60 00 	cmp  %g1, 0
4002c310:	12 bf ff ee 	bne  4002c2c8 <__ajit_gpio_xfer_via_vmap__+0x60>
4002c314:	01 00 00 00 	nop 
4002c318:	90 10 20 00 	clr  %o0	! 0 <__DYNAMIC>
4002c31c:	7f ff ff 87 	call  4002c138 <__ajit_read_spi_master_register_via_vmap__>
4002c320:	01 00 00 00 	nop 
4002c324:	82 10 00 08 	mov  %o0, %g1
4002c328:	82 08 60 ff 	and  %g1, 0xff, %g1
4002c32c:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
4002c330:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
4002c334:	b0 10 00 01 	mov  %g1, %i0
4002c338:	81 e8 00 00 	restore 
4002c33c:	81 c3 e0 08 	retl 
4002c340:	01 00 00 00 	nop 

4002c344 <__ajit_ta_0__>:
4002c344:	9d e3 bf a0 	save  %sp, -96, %sp
4002c348:	91 d0 20 00 	ta  0
4002c34c:	01 00 00 00 	nop 
4002c350:	01 00 00 00 	nop 
4002c354:	81 e8 00 00 	restore 
4002c358:	81 c3 e0 08 	retl 
4002c35c:	01 00 00 00 	nop 

4002c360 <__ajit_fsqrtd__>:
4002c360:	9d e3 bf a0 	save  %sp, -96, %sp
4002c364:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4002c368:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
4002c36c:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4002c370:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
4002c374:	c1 18 40 00 	ldd  [ %g1 ], %f0
4002c378:	85 a0 05 40 	fsqrtd  %f0, %f2
4002c37c:	c5 38 80 00 	std  %f2, [ %g2 ]
4002c380:	81 e8 00 00 	restore 
4002c384:	81 c3 e0 08 	retl 
4002c388:	01 00 00 00 	nop 

4002c38c <__ajit_fsqrts__>:
4002c38c:	9d e3 bf a0 	save  %sp, -96, %sp
4002c390:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4002c394:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
4002c398:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4002c39c:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
4002c3a0:	c1 00 40 00 	ld  [ %g1 ], %f0
4002c3a4:	83 a0 05 20 	fsqrts  %f0, %f1
4002c3a8:	c3 20 80 00 	st  %f1, [ %g2 ]
4002c3ac:	81 e8 00 00 	restore 
4002c3b0:	81 c3 e0 08 	retl 
4002c3b4:	01 00 00 00 	nop 

4002c3b8 <__ajit_fitod__>:
4002c3b8:	9d e3 bf a0 	save  %sp, -96, %sp
4002c3bc:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4002c3c0:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
4002c3c4:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4002c3c8:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
4002c3cc:	c1 00 40 00 	ld  [ %g1 ], %f0
4002c3d0:	85 a0 19 00 	fitod  %f0, %f2
4002c3d4:	c5 38 80 00 	std  %f2, [ %g2 ]
4002c3d8:	81 e8 00 00 	restore 
4002c3dc:	81 c3 e0 08 	retl 
4002c3e0:	01 00 00 00 	nop 

4002c3e4 <__ajit_fitos__>:
4002c3e4:	9d e3 bf a0 	save  %sp, -96, %sp
4002c3e8:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4002c3ec:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
4002c3f0:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4002c3f4:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
4002c3f8:	c1 00 40 00 	ld  [ %g1 ], %f0
4002c3fc:	83 a0 18 80 	fitos  %f0, %f1
4002c400:	c3 20 80 00 	st  %f1, [ %g2 ]
4002c404:	81 e8 00 00 	restore 
4002c408:	81 c3 e0 08 	retl 
4002c40c:	01 00 00 00 	nop 

4002c410 <__ajit_fdtoi__>:
4002c410:	9d e3 bf a0 	save  %sp, -96, %sp
4002c414:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4002c418:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
4002c41c:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4002c420:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
4002c424:	c1 18 40 00 	ldd  [ %g1 ], %f0
4002c428:	85 a0 1a 40 	fdtoi  %f0, %f2
4002c42c:	c5 20 80 00 	st  %f2, [ %g2 ]
4002c430:	81 e8 00 00 	restore 
4002c434:	81 c3 e0 08 	retl 
4002c438:	01 00 00 00 	nop 

4002c43c <__ajit_fstoi__>:
4002c43c:	9d e3 bf a0 	save  %sp, -96, %sp
4002c440:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4002c444:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
4002c448:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4002c44c:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
4002c450:	c1 00 40 00 	ld  [ %g1 ], %f0
4002c454:	83 a0 1a 20 	fstoi  %f0, %f1
4002c458:	c3 20 80 00 	st  %f1, [ %g2 ]
4002c45c:	81 e8 00 00 	restore 
4002c460:	81 c3 e0 08 	retl 
4002c464:	01 00 00 00 	nop 

4002c468 <__ieee754_log2>:
4002c468:	9d e3 bf 90 	save  %sp, -112, %sp
4002c46c:	f0 3f bf f8 	std  %i0, [ %fp + -8 ]
4002c470:	2f 00 00 4f 	sethi  %hi(0x13c00), %l7
4002c474:	40 00 05 24 	call  4002d904 <__sparc_get_pc_thunk.l7>
4002c478:	ae 05 e3 c4 	add  %l7, 0x3c4, %l7	! 13fc4 <__DYNAMIC+0x13fc4>
4002c47c:	09 00 03 ff 	sethi  %hi(0xffc00), %g4
4002c480:	88 11 23 ff 	or  %g4, 0x3ff, %g4	! fffff <__DYNAMIC+0xfffff>
4002c484:	d1 1f bf f8 	ldd  [ %fp + -8 ], %f8
4002c488:	80 a6 00 04 	cmp  %i0, %g4
4002c48c:	14 80 00 1e 	bg  4002c504 <__ieee754_log2+0x9c>
4002c490:	84 10 00 18 	mov  %i0, %g2
4002c494:	05 20 00 00 	sethi  %hi(0x80000000), %g2
4002c498:	84 2e 00 02 	andn  %i0, %g2, %g2
4002c49c:	80 90 80 19 	orcc  %g2, %i1, %g0
4002c4a0:	32 80 00 0a 	bne,a   4002c4c8 <__ieee754_log2+0x60>
4002c4a4:	80 a6 20 00 	cmp  %i0, 0
4002c4a8:	91 a2 08 c8 	fsubd  %f8, %f8, %f8
4002c4ac:	03 00 00 00 	sethi  %hi(0), %g1
4002c4b0:	82 18 7e a0 	xor  %g1, -352, %g1
4002c4b4:	82 05 c0 01 	add  %l7, %g1, %g1
4002c4b8:	c1 18 40 00 	ldd  [ %g1 ], %f0
4002c4bc:	81 a0 09 c8 	fdivd  %f0, %f8, %f0
4002c4c0:	81 c7 e0 08 	ret 
4002c4c4:	81 e8 00 00 	restore 
4002c4c8:	16 80 00 06 	bge  4002c4e0 <__ieee754_log2+0x78>
4002c4cc:	03 00 00 00 	sethi  %hi(0), %g1
4002c4d0:	91 a2 08 c8 	fsubd  %f8, %f8, %f8
4002c4d4:	81 a2 09 c8 	fdivd  %f8, %f8, %f0
4002c4d8:	81 c7 e0 08 	ret 
4002c4dc:	81 e8 00 00 	restore 
4002c4e0:	82 18 7e a8 	xor  %g1, -344, %g1
4002c4e4:	82 05 c0 01 	add  %l7, %g1, %g1
4002c4e8:	d5 18 40 00 	ldd  [ %g1 ], %f10
4002c4ec:	82 10 3f ca 	mov  -54, %g1
4002c4f0:	91 a2 09 4a 	fmuld  %f8, %f10, %f8
4002c4f4:	d1 3f bf f8 	std  %f8, [ %fp + -8 ]
4002c4f8:	f8 1f bf f8 	ldd  [ %fp + -8 ], %i4
4002c4fc:	10 80 00 03 	b  4002c508 <__ieee754_log2+0xa0>
4002c500:	84 10 00 1c 	mov  %i4, %g2
4002c504:	82 10 20 00 	clr  %g1
4002c508:	07 1f fb ff 	sethi  %hi(0x7feffc00), %g3
4002c50c:	86 10 e3 ff 	or  %g3, 0x3ff, %g3	! 7fefffff <_GLOBAL_OFFSET_TABLE_+0x3febfbc7>
4002c510:	80 a0 80 03 	cmp  %g2, %g3
4002c514:	04 80 00 05 	ble  4002c528 <__ieee754_log2+0xc0>
4002c518:	09 00 04 00 	sethi  %hi(0x100000), %g4
4002c51c:	81 a2 08 48 	faddd  %f8, %f8, %f0
4002c520:	81 c7 e0 08 	ret 
4002c524:	81 e8 00 00 	restore 
4002c528:	bb 38 a0 14 	sra  %g2, 0x14, %i5
4002c52c:	07 00 03 ff 	sethi  %hi(0xffc00), %g3
4002c530:	ba 07 7c 01 	add  %i5, -1023, %i5
4002c534:	86 10 e3 ff 	or  %g3, 0x3ff, %g3
4002c538:	ba 00 40 1d 	add  %g1, %i5, %i5
4002c53c:	84 08 80 03 	and  %g2, %g3, %g2
4002c540:	03 00 02 57 	sethi  %hi(0x95c00), %g1
4002c544:	82 10 63 64 	or  %g1, 0x364, %g1	! 95f64 <__DYNAMIC+0x95f64>
4002c548:	82 00 80 01 	add  %g2, %g1, %g1
4002c54c:	82 08 40 04 	and  %g1, %g4, %g1
4002c550:	09 0f fc 00 	sethi  %hi(0x3ff00000), %g4
4002c554:	88 18 40 04 	xor  %g1, %g4, %g4
4002c558:	88 11 00 02 	or  %g4, %g2, %g4
4002c55c:	c8 27 bf f4 	st  %g4, [ %fp + -12 ]
4002c560:	89 38 60 14 	sra  %g1, 0x14, %g4
4002c564:	d1 07 bf f4 	ld  [ %fp + -12 ], %f8
4002c568:	88 07 40 04 	add  %i5, %g4, %g4
4002c56c:	03 00 00 00 	sethi  %hi(0), %g1
4002c570:	c8 27 bf f4 	st  %g4, [ %fp + -12 ]
4002c574:	82 18 7e b0 	xor  %g1, -336, %g1
4002c578:	d5 07 bf f4 	ld  [ %fp + -12 ], %f10
4002c57c:	82 05 c0 01 	add  %l7, %g1, %g1
4002c580:	81 a0 19 0a 	fitod  %f10, %f0
4002c584:	d5 18 40 00 	ldd  [ %g1 ], %f10
4002c588:	82 00 a0 02 	add  %g2, 2, %g1
4002c58c:	86 08 40 03 	and  %g1, %g3, %g3
4002c590:	80 a0 e0 02 	cmp  %g3, 2
4002c594:	14 80 00 1c 	bg  4002c604 <__ieee754_log2+0x19c>
4002c598:	91 a2 08 ca 	fsubd  %f8, %f10, %f8
4002c59c:	03 00 00 00 	sethi  %hi(0), %g1
4002c5a0:	82 18 7e b8 	xor  %g1, -328, %g1
4002c5a4:	82 05 c0 01 	add  %l7, %g1, %g1
4002c5a8:	d5 18 40 00 	ldd  [ %g1 ], %f10
4002c5ac:	81 aa 0a 4a 	fcmpd  %f8, %f10
4002c5b0:	01 00 00 00 	nop 
4002c5b4:	13 bf ff c3 	fbe  4002c4c0 <__ieee754_log2+0x58>
4002c5b8:	03 00 00 00 	sethi  %hi(0), %g1
4002c5bc:	82 18 7e c0 	xor  %g1, -320, %g1
4002c5c0:	82 05 c0 01 	add  %l7, %g1, %g1
4002c5c4:	99 a2 09 48 	fmuld  %f8, %f8, %f12
4002c5c8:	d5 18 40 00 	ldd  [ %g1 ], %f10
4002c5cc:	03 00 00 00 	sethi  %hi(0), %g1
4002c5d0:	95 a2 09 4a 	fmuld  %f8, %f10, %f10
4002c5d4:	82 18 7e c8 	xor  %g1, -312, %g1
4002c5d8:	82 05 c0 01 	add  %l7, %g1, %g1
4002c5dc:	dd 18 40 00 	ldd  [ %g1 ], %f14
4002c5e0:	95 a3 88 ca 	fsubd  %f14, %f10, %f10
4002c5e4:	95 a3 09 4a 	fmuld  %f12, %f10, %f10
4002c5e8:	03 00 00 00 	sethi  %hi(0), %g1
4002c5ec:	91 a2 88 c8 	fsubd  %f10, %f8, %f8
4002c5f0:	82 18 7e d0 	xor  %g1, -304, %g1
4002c5f4:	82 05 c0 01 	add  %l7, %g1, %g1
4002c5f8:	d5 18 40 00 	ldd  [ %g1 ], %f10
4002c5fc:	10 80 00 4e 	b  4002c734 <__ieee754_log2+0x2cc>
4002c600:	91 a2 09 ca 	fdivd  %f8, %f10, %f8
4002c604:	03 00 00 00 	sethi  %hi(0), %g1
4002c608:	82 18 7e d8 	xor  %g1, -296, %g1
4002c60c:	82 05 c0 01 	add  %l7, %g1, %g1
4002c610:	d9 18 40 00 	ldd  [ %g1 ], %f12
4002c614:	03 00 00 00 	sethi  %hi(0), %g1
4002c618:	82 18 7e e0 	xor  %g1, -288, %g1
4002c61c:	82 05 c0 01 	add  %l7, %g1, %g1
4002c620:	e1 18 40 00 	ldd  [ %g1 ], %f16
4002c624:	03 00 00 00 	sethi  %hi(0), %g1
4002c628:	82 18 7e e8 	xor  %g1, -280, %g1
4002c62c:	82 05 c0 01 	add  %l7, %g1, %g1
4002c630:	e5 18 40 00 	ldd  [ %g1 ], %f18
4002c634:	03 00 00 00 	sethi  %hi(0), %g1
4002c638:	82 18 7e f0 	xor  %g1, -272, %g1
4002c63c:	82 05 c0 01 	add  %l7, %g1, %g1
4002c640:	99 a2 08 4c 	faddd  %f8, %f12, %f12
4002c644:	99 a2 09 cc 	fdivd  %f8, %f12, %f12
4002c648:	9d a3 09 4c 	fmuld  %f12, %f12, %f14
4002c64c:	95 a3 89 4e 	fmuld  %f14, %f14, %f10
4002c650:	a1 a2 89 50 	fmuld  %f10, %f16, %f16
4002c654:	a1 a4 08 52 	faddd  %f16, %f18, %f16
4002c658:	e5 18 40 00 	ldd  [ %g1 ], %f18
4002c65c:	03 00 00 00 	sethi  %hi(0), %g1
4002c660:	82 18 7e f8 	xor  %g1, -264, %g1
4002c664:	82 05 c0 01 	add  %l7, %g1, %g1
4002c668:	a1 a2 89 50 	fmuld  %f10, %f16, %f16
4002c66c:	a1 a4 08 52 	faddd  %f16, %f18, %f16
4002c670:	e5 18 40 00 	ldd  [ %g1 ], %f18
4002c674:	a1 a2 89 50 	fmuld  %f10, %f16, %f16
4002c678:	03 00 00 00 	sethi  %hi(0), %g1
4002c67c:	a1 a4 08 52 	faddd  %f16, %f18, %f16
4002c680:	82 18 7f 00 	xor  %g1, -256, %g1
4002c684:	82 05 c0 01 	add  %l7, %g1, %g1
4002c688:	9d a3 89 50 	fmuld  %f14, %f16, %f14
4002c68c:	e1 18 40 00 	ldd  [ %g1 ], %f16
4002c690:	03 00 00 00 	sethi  %hi(0), %g1
4002c694:	82 18 7f 08 	xor  %g1, -248, %g1
4002c698:	82 05 c0 01 	add  %l7, %g1, %g1
4002c69c:	e5 18 40 00 	ldd  [ %g1 ], %f18
4002c6a0:	03 00 00 00 	sethi  %hi(0), %g1
4002c6a4:	82 18 7f 10 	xor  %g1, -240, %g1
4002c6a8:	82 05 c0 01 	add  %l7, %g1, %g1
4002c6ac:	a1 a2 89 50 	fmuld  %f10, %f16, %f16
4002c6b0:	07 3f fe 7a 	sethi  %hi(0xfff9e800), %g3
4002c6b4:	a1 a4 08 52 	faddd  %f16, %f18, %f16
4002c6b8:	86 10 e3 86 	or  %g3, 0x386, %g3
4002c6bc:	a1 a2 89 50 	fmuld  %f10, %f16, %f16
4002c6c0:	86 00 80 03 	add  %g2, %g3, %g3
4002c6c4:	e5 18 40 00 	ldd  [ %g1 ], %f18
4002c6c8:	03 00 01 ae 	sethi  %hi(0x6b800), %g1
4002c6cc:	a1 a4 08 52 	faddd  %f16, %f18, %f16
4002c6d0:	82 10 60 51 	or  %g1, 0x51, %g1
4002c6d4:	95 a2 89 50 	fmuld  %f10, %f16, %f10
4002c6d8:	84 20 40 02 	sub  %g1, %g2, %g2
4002c6dc:	80 90 80 03 	orcc  %g2, %g3, %g0
4002c6e0:	04 80 00 0d 	ble  4002c714 <__ieee754_log2+0x2ac>
4002c6e4:	95 a3 88 4a 	faddd  %f14, %f10, %f10
4002c6e8:	03 00 00 00 	sethi  %hi(0), %g1
4002c6ec:	82 18 7e c8 	xor  %g1, -312, %g1
4002c6f0:	82 05 c0 01 	add  %l7, %g1, %g1
4002c6f4:	e1 18 40 00 	ldd  [ %g1 ], %f16
4002c6f8:	a1 a2 09 50 	fmuld  %f8, %f16, %f16
4002c6fc:	a1 a4 09 48 	fmuld  %f16, %f8, %f16
4002c700:	95 a4 08 4a 	faddd  %f16, %f10, %f10
4002c704:	99 a3 09 4a 	fmuld  %f12, %f10, %f12
4002c708:	a1 a4 08 cc 	fsubd  %f16, %f12, %f16
4002c70c:	10 80 00 05 	b  4002c720 <__ieee754_log2+0x2b8>
4002c710:	91 a4 08 c8 	fsubd  %f16, %f8, %f8
4002c714:	95 a2 08 ca 	fsubd  %f8, %f10, %f10
4002c718:	99 a3 09 4a 	fmuld  %f12, %f10, %f12
4002c71c:	91 a3 08 c8 	fsubd  %f12, %f8, %f8
4002c720:	03 00 00 00 	sethi  %hi(0), %g1
4002c724:	82 18 7e d0 	xor  %g1, -304, %g1
4002c728:	82 05 c0 01 	add  %l7, %g1, %g1
4002c72c:	dd 18 40 00 	ldd  [ %g1 ], %f14
4002c730:	91 a2 09 ce 	fdivd  %f8, %f14, %f8
4002c734:	81 a0 08 c8 	fsubd  %f0, %f8, %f0
4002c738:	81 c7 e0 08 	ret 
4002c73c:	81 e8 00 00 	restore 

4002c740 <__GI_pow>:
4002c740:	9d e3 bf 78 	save  %sp, -136, %sp
4002c744:	f0 3f bf e0 	std  %i0, [ %fp + -32 ]
4002c748:	d1 1f bf e0 	ldd  [ %fp + -32 ], %f8
4002c74c:	f4 3f bf e0 	std  %i2, [ %fp + -32 ]
4002c750:	2f 00 00 4f 	sethi  %hi(0x13c00), %l7
4002c754:	40 00 04 6c 	call  4002d904 <__sparc_get_pc_thunk.l7>
4002c758:	ae 05 e0 e4 	add  %l7, 0xe4, %l7	! 13ce4 <__DYNAMIC+0x13ce4>
4002c75c:	b8 10 00 18 	mov  %i0, %i4
4002c760:	03 0f fc 00 	sethi  %hi(0x3ff00000), %g1
4002c764:	d5 1f bf e0 	ldd  [ %fp + -32 ], %f10
4002c768:	80 a6 00 01 	cmp  %i0, %g1
4002c76c:	12 80 00 05 	bne  4002c780 <__GI_pow+0x40>
4002c770:	a0 10 00 1c 	mov  %i4, %l0
4002c774:	80 a6 60 00 	cmp  %i1, 0
4002c778:	02 80 02 7f 	be  4002d174 <__GI_pow+0xa34>
4002c77c:	81 a0 00 28 	fmovs  %f8, %f0
4002c780:	d5 3f bf e0 	std  %f10, [ %fp + -32 ]
4002c784:	f8 1f bf e0 	ldd  [ %fp + -32 ], %i4
4002c788:	84 10 00 1c 	mov  %i4, %g2
4002c78c:	86 10 00 1d 	mov  %i5, %g3
4002c790:	82 10 00 1d 	mov  %i5, %g1
4002c794:	3b 1f ff ff 	sethi  %hi(0x7ffffc00), %i5
4002c798:	ba 17 63 ff 	or  %i5, 0x3ff, %i5	! 7fffffff <_GLOBAL_OFFSET_TABLE_+0x3ffbfbc7>
4002c79c:	b8 08 80 1d 	and  %g2, %i5, %i4
4002c7a0:	80 97 00 03 	orcc  %i4, %g3, %g0
4002c7a4:	02 80 02 6c 	be  4002d154 <__GI_pow+0xa14>
4002c7a8:	b6 10 00 02 	mov  %g2, %i3
4002c7ac:	ba 0e 00 1d 	and  %i0, %i5, %i5
4002c7b0:	05 1f fc 00 	sethi  %hi(0x7ff00000), %g2
4002c7b4:	80 a7 40 02 	cmp  %i5, %g2
4002c7b8:	14 80 00 12 	bg  4002c800 <__GI_pow+0xc0>
4002c7bc:	84 1f 40 02 	xor  %i5, %g2, %g2
4002c7c0:	80 a0 00 02 	cmp  %g0, %g2
4002c7c4:	a2 60 3f ff 	subx  %g0, -1, %l1
4002c7c8:	80 8c 60 ff 	btst  0xff, %l1
4002c7cc:	02 80 00 05 	be  4002c7e0 <__GI_pow+0xa0>
4002c7d0:	05 1f fc 00 	sethi  %hi(0x7ff00000), %g2
4002c7d4:	80 a6 60 00 	cmp  %i1, 0
4002c7d8:	32 80 02 66 	bne,a   4002d170 <__GI_pow+0xa30>
4002c7dc:	91 a2 08 4a 	faddd  %f8, %f10, %f8
4002c7e0:	80 a7 00 02 	cmp  %i4, %g2
4002c7e4:	34 80 02 63 	bg,a   4002d170 <__GI_pow+0xa30>
4002c7e8:	91 a2 08 4a 	faddd  %f8, %f10, %f8
4002c7ec:	12 80 00 07 	bne  4002c808 <__GI_pow+0xc8>
4002c7f0:	80 a4 20 00 	cmp  %l0, 0
4002c7f4:	80 a0 60 00 	cmp  %g1, 0
4002c7f8:	02 80 00 04 	be  4002c808 <__GI_pow+0xc8>
4002c7fc:	80 a4 20 00 	cmp  %l0, 0
4002c800:	10 80 02 5c 	b  4002d170 <__GI_pow+0xa30>
4002c804:	91 a2 08 4a 	faddd  %f8, %f10, %f8
4002c808:	16 80 00 28 	bge  4002c8a8 <__GI_pow+0x168>
4002c80c:	b4 10 20 00 	clr  %i2
4002c810:	05 10 cf ff 	sethi  %hi(0x433ffc00), %g2
4002c814:	84 10 a3 ff 	or  %g2, 0x3ff, %g2	! 433fffff <_GLOBAL_OFFSET_TABLE_+0x33bfbc7>
4002c818:	80 a7 00 02 	cmp  %i4, %g2
4002c81c:	34 80 00 23 	bg,a   4002c8a8 <__GI_pow+0x168>
4002c820:	b4 10 20 02 	mov  2, %i2
4002c824:	05 0f fb ff 	sethi  %hi(0x3feffc00), %g2
4002c828:	84 10 a3 ff 	or  %g2, 0x3ff, %g2	! 3fefffff <__DYNAMIC+0x3fefffff>
4002c82c:	80 a7 00 02 	cmp  %i4, %g2
4002c830:	04 80 00 1f 	ble  4002c8ac <__GI_pow+0x16c>
4002c834:	80 a0 60 00 	cmp  %g1, 0
4002c838:	85 3f 20 14 	sra  %i4, 0x14, %g2
4002c83c:	80 a0 a4 13 	cmp  %g2, 0x413
4002c840:	04 80 00 0d 	ble  4002c874 <__GI_pow+0x134>
4002c844:	80 a0 60 00 	cmp  %g1, 0
4002c848:	86 10 24 33 	mov  0x433, %g3
4002c84c:	84 20 c0 02 	sub  %g3, %g2, %g2
4002c850:	87 30 40 02 	srl  %g1, %g2, %g3
4002c854:	85 28 c0 02 	sll  %g3, %g2, %g2
4002c858:	80 a0 80 01 	cmp  %g2, %g1
4002c85c:	12 80 00 14 	bne  4002c8ac <__GI_pow+0x16c>
4002c860:	80 a0 60 00 	cmp  %g1, 0
4002c864:	86 08 e0 01 	and  %g3, 1, %g3
4002c868:	b4 10 20 02 	mov  2, %i2
4002c86c:	10 80 00 10 	b  4002c8ac <__GI_pow+0x16c>
4002c870:	b4 26 80 03 	sub  %i2, %g3, %i2
4002c874:	32 80 00 43 	bne,a   4002c980 <__GI_pow+0x240>
4002c878:	d1 3f bf e0 	std  %f8, [ %fp + -32 ]
4002c87c:	82 10 24 13 	mov  0x413, %g1
4002c880:	84 20 40 02 	sub  %g1, %g2, %g2
4002c884:	83 3f 00 02 	sra  %i4, %g2, %g1
4002c888:	85 28 40 02 	sll  %g1, %g2, %g2
4002c88c:	80 a0 80 1c 	cmp  %g2, %i4
4002c890:	32 80 00 21 	bne,a   4002c914 <__GI_pow+0x1d4>
4002c894:	03 0f fc 00 	sethi  %hi(0x3ff00000), %g1
4002c898:	82 08 60 01 	and  %g1, 1, %g1
4002c89c:	b4 10 20 02 	mov  2, %i2
4002c8a0:	10 80 00 1c 	b  4002c910 <__GI_pow+0x1d0>
4002c8a4:	b4 26 80 01 	sub  %i2, %g1, %i2
4002c8a8:	80 a0 60 00 	cmp  %g1, 0
4002c8ac:	12 80 00 34 	bne  4002c97c <__GI_pow+0x23c>
4002c8b0:	03 1f fc 00 	sethi  %hi(0x7ff00000), %g1
4002c8b4:	80 a7 00 01 	cmp  %i4, %g1
4002c8b8:	12 80 00 17 	bne  4002c914 <__GI_pow+0x1d4>
4002c8bc:	03 0f fc 00 	sethi  %hi(0x3ff00000), %g1
4002c8c0:	03 30 04 00 	sethi  %hi(0xc0100000), %g1
4002c8c4:	82 07 40 01 	add  %i5, %g1, %g1
4002c8c8:	80 90 40 19 	orcc  %g1, %i1, %g0
4002c8cc:	02 80 02 23 	be  4002d158 <__GI_pow+0xa18>
4002c8d0:	03 00 00 00 	sethi  %hi(0), %g1
4002c8d4:	03 0f fb ff 	sethi  %hi(0x3feffc00), %g1
4002c8d8:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! 3fefffff <__DYNAMIC+0x3fefffff>
4002c8dc:	80 a7 40 01 	cmp  %i5, %g1
4002c8e0:	04 80 00 07 	ble  4002c8fc <__GI_pow+0x1bc>
4002c8e4:	80 a6 e0 00 	cmp  %i3, 0
4002c8e8:	91 a0 00 2a 	fmovs  %f10, %f8
4002c8ec:	16 80 02 21 	bge  4002d170 <__GI_pow+0xa30>
4002c8f0:	93 a0 00 2b 	fmovs  %f11, %f9
4002c8f4:	10 80 02 1c 	b  4002d164 <__GI_pow+0xa24>
4002c8f8:	03 00 00 00 	sethi  %hi(0), %g1
4002c8fc:	16 80 02 1a 	bge  4002d164 <__GI_pow+0xa24>
4002c900:	03 00 00 00 	sethi  %hi(0), %g1
4002c904:	91 a0 00 aa 	fnegs  %f10, %f8
4002c908:	10 80 02 1a 	b  4002d170 <__GI_pow+0xa30>
4002c90c:	93 a0 00 2b 	fmovs  %f11, %f9
4002c910:	03 0f fc 00 	sethi  %hi(0x3ff00000), %g1
4002c914:	80 a7 00 01 	cmp  %i4, %g1
4002c918:	12 80 00 0b 	bne  4002c944 <__GI_pow+0x204>
4002c91c:	03 10 00 00 	sethi  %hi(0x40000000), %g1
4002c920:	80 a6 e0 00 	cmp  %i3, 0
4002c924:	36 80 02 14 	bge,a   4002d174 <__GI_pow+0xa34>
4002c928:	81 a0 00 28 	fmovs  %f8, %f0
4002c92c:	03 00 00 00 	sethi  %hi(0), %g1
4002c930:	82 18 7e b0 	xor  %g1, -336, %g1
4002c934:	82 05 c0 01 	add  %l7, %g1, %g1
4002c938:	d5 18 40 00 	ldd  [ %g1 ], %f10
4002c93c:	10 80 02 0d 	b  4002d170 <__GI_pow+0xa30>
4002c940:	91 a2 89 c8 	fdivd  %f10, %f8, %f8
4002c944:	80 a6 c0 01 	cmp  %i3, %g1
4002c948:	12 80 00 04 	bne  4002c958 <__GI_pow+0x218>
4002c94c:	03 0f f8 00 	sethi  %hi(0x3fe00000), %g1
4002c950:	10 80 02 08 	b  4002d170 <__GI_pow+0xa30>
4002c954:	91 a2 09 48 	fmuld  %f8, %f8, %f8
4002c958:	80 a6 c0 01 	cmp  %i3, %g1
4002c95c:	12 80 00 09 	bne  4002c980 <__GI_pow+0x240>
4002c960:	d1 3f bf e0 	std  %f8, [ %fp + -32 ]
4002c964:	80 a4 20 00 	cmp  %l0, 0
4002c968:	06 80 00 06 	bl  4002c980 <__GI_pow+0x240>
4002c96c:	01 00 00 00 	nop 
4002c970:	f0 1f bf e0 	ldd  [ %fp + -32 ], %i0
4002c974:	40 00 02 03 	call  4002d180 <__GI_sqrt>
4002c978:	81 e8 00 00 	restore 
4002c97c:	d1 3f bf e0 	std  %f8, [ %fp + -32 ]
4002c980:	d1 3f bf f8 	std  %f8, [ %fp + -8 ]
4002c984:	d5 3f bf f0 	std  %f10, [ %fp + -16 ]
4002c988:	40 00 02 fc 	call  4002d578 <__GI_fabs>
4002c98c:	d0 1f bf e0 	ldd  [ %fp + -32 ], %o0
4002c990:	80 a6 60 00 	cmp  %i1, 0
4002c994:	d1 1f bf f8 	ldd  [ %fp + -8 ], %f8
4002c998:	12 80 00 23 	bne  4002ca24 <__GI_pow+0x2e4>
4002c99c:	d5 1f bf f0 	ldd  [ %fp + -16 ], %f10
4002c9a0:	80 a7 60 00 	cmp  %i5, 0
4002c9a4:	22 80 00 0a 	be,a   4002c9cc <__GI_pow+0x28c>
4002c9a8:	91 a0 00 20 	fmovs  %f0, %f8
4002c9ac:	80 8c 60 ff 	btst  0xff, %l1
4002c9b0:	32 80 00 07 	bne,a   4002c9cc <__GI_pow+0x28c>
4002c9b4:	91 a0 00 20 	fmovs  %f0, %f8
4002c9b8:	03 0f fc 00 	sethi  %hi(0x3ff00000), %g1
4002c9bc:	80 a7 40 01 	cmp  %i5, %g1
4002c9c0:	32 80 00 1a 	bne,a   4002ca28 <__GI_pow+0x2e8>
4002c9c4:	b1 36 20 1f 	srl  %i0, 0x1f, %i0
4002c9c8:	91 a0 00 20 	fmovs  %f0, %f8
4002c9cc:	80 a6 e0 00 	cmp  %i3, 0
4002c9d0:	16 80 00 07 	bge  4002c9ec <__GI_pow+0x2ac>
4002c9d4:	93 a0 00 21 	fmovs  %f1, %f9
4002c9d8:	03 00 00 00 	sethi  %hi(0), %g1
4002c9dc:	82 18 7e b0 	xor  %g1, -336, %g1
4002c9e0:	82 05 c0 01 	add  %l7, %g1, %g1
4002c9e4:	d5 18 40 00 	ldd  [ %g1 ], %f10
4002c9e8:	91 a2 89 c8 	fdivd  %f10, %f8, %f8
4002c9ec:	80 a4 20 00 	cmp  %l0, 0
4002c9f0:	16 80 01 e1 	bge  4002d174 <__GI_pow+0xa34>
4002c9f4:	81 a0 00 28 	fmovs  %f8, %f0
4002c9f8:	05 30 04 00 	sethi  %hi(0xc0100000), %g2
4002c9fc:	ba 07 40 02 	add  %i5, %g2, %i5
4002ca00:	80 96 80 1d 	orcc  %i2, %i5, %g0
4002ca04:	12 80 00 04 	bne  4002ca14 <__GI_pow+0x2d4>
4002ca08:	80 a6 a0 01 	cmp  %i2, 1
4002ca0c:	10 80 00 0c 	b  4002ca3c <__GI_pow+0x2fc>
4002ca10:	91 a2 08 c8 	fsubd  %f8, %f8, %f8
4002ca14:	22 80 01 d7 	be,a   4002d170 <__GI_pow+0xa30>
4002ca18:	91 a0 00 a8 	fnegs  %f8, %f8
4002ca1c:	10 80 01 d6 	b  4002d174 <__GI_pow+0xa34>
4002ca20:	81 a0 00 28 	fmovs  %f8, %f0
4002ca24:	b1 36 20 1f 	srl  %i0, 0x1f, %i0
4002ca28:	b0 06 3f ff 	add  %i0, -1, %i0
4002ca2c:	80 96 80 18 	orcc  %i2, %i0, %g0
4002ca30:	12 80 00 05 	bne  4002ca44 <__GI_pow+0x304>
4002ca34:	03 10 78 00 	sethi  %hi(0x41e00000), %g1
4002ca38:	91 a2 08 c8 	fsubd  %f8, %f8, %f8
4002ca3c:	10 80 01 cd 	b  4002d170 <__GI_pow+0xa30>
4002ca40:	91 a2 09 c8 	fdivd  %f8, %f8, %f8
4002ca44:	80 a7 00 01 	cmp  %i4, %g1
4002ca48:	04 80 00 4c 	ble  4002cb78 <__GI_pow+0x438>
4002ca4c:	05 00 03 ff 	sethi  %hi(0xffc00), %g2
4002ca50:	03 10 fc 00 	sethi  %hi(0x43f00000), %g1
4002ca54:	80 a7 00 01 	cmp  %i4, %g1
4002ca58:	04 80 00 0e 	ble  4002ca90 <__GI_pow+0x350>
4002ca5c:	03 0f fb ff 	sethi  %hi(0x3feffc00), %g1
4002ca60:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! 3fefffff <__DYNAMIC+0x3fefffff>
4002ca64:	80 a7 40 01 	cmp  %i5, %g1
4002ca68:	14 80 00 13 	bg  4002cab4 <__GI_pow+0x374>
4002ca6c:	80 a6 e0 00 	cmp  %i3, 0
4002ca70:	16 80 01 bd 	bge  4002d164 <__GI_pow+0xa24>
4002ca74:	03 00 00 00 	sethi  %hi(0), %g1
4002ca78:	03 00 00 00 	sethi  %hi(0), %g1
4002ca7c:	82 18 7f 20 	xor  %g1, -224, %g1
4002ca80:	82 05 c0 01 	add  %l7, %g1, %g1
4002ca84:	d1 18 40 00 	ldd  [ %g1 ], %f8
4002ca88:	10 80 01 ba 	b  4002d170 <__GI_pow+0xa30>
4002ca8c:	91 a2 09 48 	fmuld  %f8, %f8, %f8
4002ca90:	82 10 63 fe 	or  %g1, 0x3fe, %g1
4002ca94:	80 a7 40 01 	cmp  %i5, %g1
4002ca98:	04 bf ff f6 	ble  4002ca70 <__GI_pow+0x330>
4002ca9c:	80 a6 e0 00 	cmp  %i3, 0
4002caa0:	03 0f fc 00 	sethi  %hi(0x3ff00000), %g1
4002caa4:	80 a7 40 01 	cmp  %i5, %g1
4002caa8:	04 80 00 07 	ble  4002cac4 <__GI_pow+0x384>
4002caac:	03 00 00 00 	sethi  %hi(0), %g1
4002cab0:	80 a6 e0 00 	cmp  %i3, 0
4002cab4:	34 bf ff f2 	bg,a   4002ca7c <__GI_pow+0x33c>
4002cab8:	03 00 00 00 	sethi  %hi(0), %g1
4002cabc:	10 80 01 aa 	b  4002d164 <__GI_pow+0xa24>
4002cac0:	03 00 00 00 	sethi  %hi(0), %g1
4002cac4:	82 18 7e b0 	xor  %g1, -336, %g1
4002cac8:	82 05 c0 01 	add  %l7, %g1, %g1
4002cacc:	d9 18 40 00 	ldd  [ %g1 ], %f12
4002cad0:	03 00 00 00 	sethi  %hi(0), %g1
4002cad4:	82 18 7f 28 	xor  %g1, -216, %g1
4002cad8:	82 05 c0 01 	add  %l7, %g1, %g1
4002cadc:	e5 18 40 00 	ldd  [ %g1 ], %f18
4002cae0:	03 00 00 00 	sethi  %hi(0), %g1
4002cae4:	82 18 7f 30 	xor  %g1, -208, %g1
4002cae8:	82 05 c0 01 	add  %l7, %g1, %g1
4002caec:	e1 18 40 00 	ldd  [ %g1 ], %f16
4002caf0:	03 00 00 00 	sethi  %hi(0), %g1
4002caf4:	82 18 7f 38 	xor  %g1, -200, %g1
4002caf8:	82 05 c0 01 	add  %l7, %g1, %g1
4002cafc:	91 a2 08 cc 	fsubd  %f8, %f12, %f8
4002cb00:	d9 18 40 00 	ldd  [ %g1 ], %f12
4002cb04:	03 00 00 00 	sethi  %hi(0), %g1
4002cb08:	99 a2 09 4c 	fmuld  %f8, %f12, %f12
4002cb0c:	82 18 7e c0 	xor  %g1, -320, %g1
4002cb10:	82 05 c0 01 	add  %l7, %g1, %g1
4002cb14:	e9 18 40 00 	ldd  [ %g1 ], %f20
4002cb18:	99 a5 08 cc 	fsubd  %f20, %f12, %f12
4002cb1c:	a5 a2 09 52 	fmuld  %f8, %f18, %f18
4002cb20:	a1 a2 09 50 	fmuld  %f8, %f16, %f16
4002cb24:	9d a2 09 48 	fmuld  %f8, %f8, %f14
4002cb28:	03 00 00 00 	sethi  %hi(0), %g1
4002cb2c:	91 a2 09 4c 	fmuld  %f8, %f12, %f8
4002cb30:	82 18 7e c8 	xor  %g1, -312, %g1
4002cb34:	82 05 c0 01 	add  %l7, %g1, %g1
4002cb38:	d9 18 40 00 	ldd  [ %g1 ], %f12
4002cb3c:	91 a3 08 c8 	fsubd  %f12, %f8, %f8
4002cb40:	03 00 00 00 	sethi  %hi(0), %g1
4002cb44:	9d a3 89 48 	fmuld  %f14, %f8, %f14
4002cb48:	82 18 7f 40 	xor  %g1, -192, %g1
4002cb4c:	82 05 c0 01 	add  %l7, %g1, %g1
4002cb50:	d9 18 40 00 	ldd  [ %g1 ], %f12
4002cb54:	9d a3 89 4c 	fmuld  %f14, %f12, %f14
4002cb58:	9d a4 08 ce 	fsubd  %f16, %f14, %f14
4002cb5c:	91 a4 88 4e 	faddd  %f18, %f14, %f8
4002cb60:	3b 00 00 00 	sethi  %hi(0), %i5
4002cb64:	ba 1f 7f e8 	xor  %i5, -24, %i5
4002cb68:	ba 05 c0 1d 	add  %l7, %i5, %i5
4002cb6c:	d3 07 40 00 	ld  [ %i5 ], %f9
4002cb70:	10 80 00 ac 	b  4002ce20 <__GI_pow+0x6e0>
4002cb74:	a1 a2 08 d2 	fsubd  %f8, %f18, %f16
4002cb78:	84 10 a3 ff 	or  %g2, 0x3ff, %g2
4002cb7c:	80 a7 40 02 	cmp  %i5, %g2
4002cb80:	14 80 00 0c 	bg  4002cbb0 <__GI_pow+0x470>
4002cb84:	82 10 20 00 	clr  %g1
4002cb88:	03 00 00 00 	sethi  %hi(0), %g1
4002cb8c:	82 18 7f 48 	xor  %g1, -184, %g1
4002cb90:	82 05 c0 01 	add  %l7, %g1, %g1
4002cb94:	d1 18 40 00 	ldd  [ %g1 ], %f8
4002cb98:	81 a0 09 48 	fmuld  %f0, %f8, %f0
4002cb9c:	c1 3f bf e0 	std  %f0, [ %fp + -32 ]
4002cba0:	f8 1f bf e0 	ldd  [ %fp + -32 ], %i4
4002cba4:	82 10 3f cb 	mov  -53, %g1
4002cba8:	84 10 00 1c 	mov  %i4, %g2
4002cbac:	ba 10 00 02 	mov  %g2, %i5
4002cbb0:	05 3f fc 00 	sethi  %hi(0xfff00000), %g2
4002cbb4:	89 3f 60 14 	sra  %i5, 0x14, %g4
4002cbb8:	07 0f fc 00 	sethi  %hi(0x3ff00000), %g3
4002cbbc:	ba 2f 40 02 	andn  %i5, %g2, %i5
4002cbc0:	88 01 3c 01 	add  %g4, -1023, %g4
4002cbc4:	05 00 00 e6 	sethi  %hi(0x39800), %g2
4002cbc8:	88 00 40 04 	add  %g1, %g4, %g4
4002cbcc:	84 10 a0 8e 	or  %g2, 0x8e, %g2
4002cbd0:	86 17 40 03 	or  %i5, %g3, %g3
4002cbd4:	80 a7 40 02 	cmp  %i5, %g2
4002cbd8:	04 80 00 0b 	ble  4002cc04 <__GI_pow+0x4c4>
4002cbdc:	82 10 20 00 	clr  %g1
4002cbe0:	05 00 02 ed 	sethi  %hi(0xbb400), %g2
4002cbe4:	84 10 a2 79 	or  %g2, 0x279, %g2	! bb679 <__DYNAMIC+0xbb679>
4002cbe8:	80 a7 40 02 	cmp  %i5, %g2
4002cbec:	04 80 00 06 	ble  4002cc04 <__GI_pow+0x4c4>
4002cbf0:	82 10 20 01 	mov  1, %g1
4002cbf4:	03 3f fc 00 	sethi  %hi(0xfff00000), %g1
4002cbf8:	88 01 20 01 	inc  %g4
4002cbfc:	86 00 c0 01 	add  %g3, %g1, %g3
4002cc00:	82 10 20 00 	clr  %g1
4002cc04:	c6 27 bf dc 	st  %g3, [ %fp + -36 ]
4002cc08:	05 00 00 00 	sethi  %hi(0), %g2
4002cc0c:	d1 07 bf dc 	ld  [ %fp + -36 ], %f8
4002cc10:	84 18 be 70 	xor  %g2, -400, %g2
4002cc14:	ba 05 c0 02 	add  %l7, %g2, %i5
4002cc18:	81 a0 00 28 	fmovs  %f8, %f0
4002cc1c:	85 28 60 03 	sll  %g1, 3, %g2
4002cc20:	d1 1f 40 02 	ldd  [ %i5 + %g2 ], %f8
4002cc24:	3b 00 00 00 	sethi  %hi(0), %i5
4002cc28:	ba 1f 7e b0 	xor  %i5, -336, %i5
4002cc2c:	ba 05 c0 1d 	add  %l7, %i5, %i5
4002cc30:	e1 1f 40 00 	ldd  [ %i5 ], %f16
4002cc34:	3b 00 00 00 	sethi  %hi(0), %i5
4002cc38:	ba 1f 7e b8 	xor  %i5, -328, %i5
4002cc3c:	ba 05 c0 1d 	add  %l7, %i5, %i5
4002cc40:	e5 1f 40 00 	ldd  [ %i5 ], %f18
4002cc44:	3b 08 00 00 	sethi  %hi(0x20000000), %i5
4002cc48:	99 a0 08 48 	faddd  %f0, %f8, %f12
4002cc4c:	87 38 e0 01 	sra  %g3, 1, %g3
4002cc50:	83 28 60 12 	sll  %g1, 0x12, %g1
4002cc54:	86 10 c0 1d 	or  %g3, %i5, %g3
4002cc58:	3b 00 02 00 	sethi  %hi(0x80000), %i5
4002cc5c:	86 00 c0 1d 	add  %g3, %i5, %g3
4002cc60:	82 00 c0 01 	add  %g3, %g1, %g1
4002cc64:	a1 a4 09 cc 	fdivd  %f16, %f12, %f16
4002cc68:	ad a0 08 c8 	fsubd  %f0, %f8, %f22
4002cc6c:	c2 27 bf dc 	st  %g1, [ %fp + -36 ]
4002cc70:	9d a5 89 50 	fmuld  %f22, %f16, %f14
4002cc74:	e5 07 bf dc 	ld  [ %fp + -36 ], %f18
4002cc78:	99 a0 00 2e 	fmovs  %f14, %f12
4002cc7c:	39 00 00 00 	sethi  %hi(0), %i4
4002cc80:	03 00 00 00 	sethi  %hi(0), %g1
4002cc84:	b8 1f 3f e8 	xor  %i4, -24, %i4
4002cc88:	82 18 7f 50 	xor  %g1, -176, %g1
4002cc8c:	b8 05 c0 1c 	add  %l7, %i4, %i4
4002cc90:	82 05 c0 01 	add  %l7, %g1, %g1
4002cc94:	db 07 00 00 	ld  [ %i4 ], %f13
4002cc98:	a9 a3 09 52 	fmuld  %f12, %f18, %f20
4002cc9c:	ad a5 88 d4 	fsubd  %f22, %f20, %f22
4002cca0:	91 a4 88 c8 	fsubd  %f18, %f8, %f8
4002cca4:	e5 18 40 00 	ldd  [ %g1 ], %f18
4002cca8:	81 a0 08 c8 	fsubd  %f0, %f8, %f0
4002ccac:	03 00 00 00 	sethi  %hi(0), %g1
4002ccb0:	81 a3 09 40 	fmuld  %f12, %f0, %f0
4002ccb4:	82 18 7f 58 	xor  %g1, -168, %g1
4002ccb8:	a9 a5 88 c0 	fsubd  %f22, %f0, %f20
4002ccbc:	82 05 c0 01 	add  %l7, %g1, %g1
4002ccc0:	ed 18 40 00 	ldd  [ %g1 ], %f22
4002ccc4:	91 a3 89 4e 	fmuld  %f14, %f14, %f8
4002ccc8:	03 00 00 00 	sethi  %hi(0), %g1
4002cccc:	a5 a2 09 52 	fmuld  %f8, %f18, %f18
4002ccd0:	82 18 7f 60 	xor  %g1, -160, %g1
4002ccd4:	a5 a4 88 56 	faddd  %f18, %f22, %f18
4002ccd8:	82 05 c0 01 	add  %l7, %g1, %g1
4002ccdc:	ed 18 40 00 	ldd  [ %g1 ], %f22
4002cce0:	a5 a2 09 52 	fmuld  %f8, %f18, %f18
4002cce4:	03 00 00 00 	sethi  %hi(0), %g1
4002cce8:	a5 a4 88 56 	faddd  %f18, %f22, %f18
4002ccec:	82 18 7f 68 	xor  %g1, -152, %g1
4002ccf0:	82 05 c0 01 	add  %l7, %g1, %g1
4002ccf4:	ed 18 40 00 	ldd  [ %g1 ], %f22
4002ccf8:	a9 a4 09 54 	fmuld  %f16, %f20, %f20
4002ccfc:	a5 a2 09 52 	fmuld  %f8, %f18, %f18
4002cd00:	a1 a2 09 48 	fmuld  %f8, %f8, %f16
4002cd04:	a5 a4 88 56 	faddd  %f18, %f22, %f18
4002cd08:	03 00 00 00 	sethi  %hi(0), %g1
4002cd0c:	a5 a2 09 52 	fmuld  %f8, %f18, %f18
4002cd10:	82 18 7f 70 	xor  %g1, -144, %g1
4002cd14:	82 05 c0 01 	add  %l7, %g1, %g1
4002cd18:	ed 18 40 00 	ldd  [ %g1 ], %f22
4002cd1c:	a5 a4 88 56 	faddd  %f18, %f22, %f18
4002cd20:	03 00 00 00 	sethi  %hi(0), %g1
4002cd24:	91 a2 09 52 	fmuld  %f8, %f18, %f8
4002cd28:	82 18 7f 78 	xor  %g1, -136, %g1
4002cd2c:	82 05 c0 01 	add  %l7, %g1, %g1
4002cd30:	e5 18 40 00 	ldd  [ %g1 ], %f18
4002cd34:	91 a2 08 52 	faddd  %f8, %f18, %f8
4002cd38:	91 a4 09 48 	fmuld  %f16, %f8, %f8
4002cd3c:	a1 a3 08 4e 	faddd  %f12, %f14, %f16
4002cd40:	a1 a5 09 50 	fmuld  %f20, %f16, %f16
4002cd44:	a5 a3 09 4c 	fmuld  %f12, %f12, %f18
4002cd48:	91 a2 08 50 	faddd  %f8, %f16, %f8
4002cd4c:	03 00 00 00 	sethi  %hi(0), %g1
4002cd50:	82 18 7f 80 	xor  %g1, -128, %g1
4002cd54:	82 05 c0 01 	add  %l7, %g1, %g1
4002cd58:	ed 18 40 00 	ldd  [ %g1 ], %f22
4002cd5c:	a1 a4 88 56 	faddd  %f18, %f22, %f16
4002cd60:	a1 a4 08 48 	faddd  %f16, %f8, %f16
4002cd64:	e3 07 00 00 	ld  [ %i4 ], %f17
4002cd68:	03 00 00 00 	sethi  %hi(0), %g1
4002cd6c:	99 a3 09 50 	fmuld  %f12, %f16, %f12
4002cd70:	a9 a5 09 50 	fmuld  %f20, %f16, %f20
4002cd74:	82 18 7f 88 	xor  %g1, -120, %g1
4002cd78:	a1 a4 08 d6 	fsubd  %f16, %f22, %f16
4002cd7c:	82 05 c0 01 	add  %l7, %g1, %g1
4002cd80:	a5 a4 08 d2 	fsubd  %f16, %f18, %f18
4002cd84:	91 a2 08 d2 	fsubd  %f8, %f18, %f8
4002cd88:	e5 18 40 00 	ldd  [ %g1 ], %f18
4002cd8c:	9d a2 09 4e 	fmuld  %f8, %f14, %f14
4002cd90:	03 00 00 00 	sethi  %hi(0), %g1
4002cd94:	82 18 7f 90 	xor  %g1, -112, %g1
4002cd98:	82 05 c0 01 	add  %l7, %g1, %g1
4002cd9c:	a9 a5 08 4e 	faddd  %f20, %f14, %f20
4002cda0:	dd 18 40 00 	ldd  [ %g1 ], %f14
4002cda4:	91 a3 08 54 	faddd  %f12, %f20, %f8
4002cda8:	03 00 00 00 	sethi  %hi(0), %g1
4002cdac:	82 18 7f 98 	xor  %g1, -104, %g1
4002cdb0:	82 05 c0 01 	add  %l7, %g1, %g1
4002cdb4:	d3 07 00 00 	ld  [ %i4 ], %f9
4002cdb8:	e1 18 40 00 	ldd  [ %g1 ], %f16
4002cdbc:	a5 a2 09 52 	fmuld  %f8, %f18, %f18
4002cdc0:	9d a2 09 4e 	fmuld  %f8, %f14, %f14
4002cdc4:	99 a2 08 cc 	fsubd  %f8, %f12, %f12
4002cdc8:	03 00 00 00 	sethi  %hi(0), %g1
4002cdcc:	a9 a5 08 cc 	fsubd  %f20, %f12, %f20
4002cdd0:	82 18 7e 80 	xor  %g1, -384, %g1
4002cdd4:	a9 a5 09 50 	fmuld  %f20, %f16, %f20
4002cdd8:	82 05 c0 01 	add  %l7, %g1, %g1
4002cddc:	c8 27 bf dc 	st  %g4, [ %fp + -36 ]
4002cde0:	d1 07 bf dc 	ld  [ %fp + -36 ], %f8
4002cde4:	9d a3 88 54 	faddd  %f14, %f20, %f14
4002cde8:	a1 a0 19 08 	fitod  %f8, %f16
4002cdec:	ed 18 40 02 	ldd  [ %g1 + %g2 ], %f22
4002cdf0:	03 00 00 00 	sethi  %hi(0), %g1
4002cdf4:	9d a3 88 56 	faddd  %f14, %f22, %f14
4002cdf8:	82 18 7e 90 	xor  %g1, -368, %g1
4002cdfc:	91 a4 88 4e 	faddd  %f18, %f14, %f8
4002ce00:	82 05 c0 01 	add  %l7, %g1, %g1
4002ce04:	e9 18 40 02 	ldd  [ %g1 + %g2 ], %f20
4002ce08:	91 a2 08 54 	faddd  %f8, %f20, %f8
4002ce0c:	91 a2 08 50 	faddd  %f8, %f16, %f8
4002ce10:	d3 07 00 00 	ld  [ %i4 ], %f9
4002ce14:	a1 a2 08 d0 	fsubd  %f8, %f16, %f16
4002ce18:	a1 a4 08 d4 	fsubd  %f16, %f20, %f16
4002ce1c:	a1 a4 08 d2 	fsubd  %f16, %f18, %f16
4002ce20:	b4 06 bf ff 	add  %i2, -1, %i2
4002ce24:	80 96 80 18 	orcc  %i2, %i0, %g0
4002ce28:	12 80 00 06 	bne  4002ce40 <__GI_pow+0x700>
4002ce2c:	a1 a3 88 d0 	fsubd  %f14, %f16, %f16
4002ce30:	03 00 00 00 	sethi  %hi(0), %g1
4002ce34:	82 18 7f 18 	xor  %g1, -232, %g1
4002ce38:	10 80 00 05 	b  4002ce4c <__GI_pow+0x70c>
4002ce3c:	82 05 c0 01 	add  %l7, %g1, %g1
4002ce40:	03 00 00 00 	sethi  %hi(0), %g1
4002ce44:	82 18 7e b0 	xor  %g1, -336, %g1
4002ce48:	82 05 c0 01 	add  %l7, %g1, %g1
4002ce4c:	39 00 00 00 	sethi  %hi(0), %i4
4002ce50:	b8 1f 3f e8 	xor  %i4, -24, %i4
4002ce54:	b8 05 c0 1c 	add  %l7, %i4, %i4
4002ce58:	99 a0 00 2a 	fmovs  %f10, %f12
4002ce5c:	db 07 00 00 	ld  [ %i4 ], %f13
4002ce60:	a5 a2 88 cc 	fsubd  %f10, %f12, %f18
4002ce64:	95 a2 89 50 	fmuld  %f10, %f16, %f10
4002ce68:	a5 a4 89 48 	fmuld  %f18, %f8, %f18
4002ce6c:	99 a3 09 48 	fmuld  %f12, %f8, %f12
4002ce70:	95 a4 88 4a 	faddd  %f18, %f10, %f10
4002ce74:	91 a2 88 4c 	faddd  %f10, %f12, %f8
4002ce78:	d1 3f bf e0 	std  %f8, [ %fp + -32 ]
4002ce7c:	f8 1f bf e0 	ldd  [ %fp + -32 ], %i4
4002ce80:	84 10 00 1c 	mov  %i4, %g2
4002ce84:	dd 18 40 00 	ldd  [ %g1 ], %f14
4002ce88:	88 10 00 02 	mov  %g2, %g4
4002ce8c:	82 10 00 02 	mov  %g2, %g1
4002ce90:	07 10 23 ff 	sethi  %hi(0x408ffc00), %g3
4002ce94:	86 10 e3 ff 	or  %g3, 0x3ff, %g3	! 408fffff <_GLOBAL_OFFSET_TABLE_+0x8bfbc7>
4002ce98:	80 a0 40 03 	cmp  %g1, %g3
4002ce9c:	04 80 00 16 	ble  4002cef4 <__GI_pow+0x7b4>
4002cea0:	84 10 00 1d 	mov  %i5, %g2
4002cea4:	07 2f dc 00 	sethi  %hi(0xbf700000), %g3
4002cea8:	86 00 40 03 	add  %g1, %g3, %g3
4002ceac:	80 90 c0 1d 	orcc  %g3, %i5, %g0
4002ceb0:	22 80 00 04 	be,a   4002cec0 <__GI_pow+0x780>
4002ceb4:	05 00 00 00 	sethi  %hi(0), %g2
4002ceb8:	10 80 00 0c 	b  4002cee8 <__GI_pow+0x7a8>
4002cebc:	03 00 00 00 	sethi  %hi(0), %g1
4002cec0:	91 a2 08 cc 	fsubd  %f8, %f12, %f8
4002cec4:	84 18 bf a0 	xor  %g2, -96, %g2
4002cec8:	84 05 c0 02 	add  %l7, %g2, %g2
4002cecc:	e1 18 80 00 	ldd  [ %g2 ], %f16
4002ced0:	a1 a2 88 50 	faddd  %f10, %f16, %f16
4002ced4:	81 ac 0a c8 	fcmped  %f16, %f8
4002ced8:	01 00 00 00 	nop 
4002cedc:	1d 80 00 1f 	fbule  4002cf58 <__GI_pow+0x818>
4002cee0:	01 00 00 00 	nop 
4002cee4:	03 00 00 00 	sethi  %hi(0), %g1
4002cee8:	82 18 7f 20 	xor  %g1, -224, %g1
4002ceec:	10 80 00 17 	b  4002cf48 <__GI_pow+0x808>
4002cef0:	82 05 c0 01 	add  %l7, %g1, %g1
4002cef4:	3b 20 00 00 	sethi  %hi(0x80000000), %i5
4002cef8:	07 10 24 32 	sethi  %hi(0x4090c800), %g3
4002cefc:	ba 28 40 1d 	andn  %g1, %i5, %i5
4002cf00:	86 10 e3 ff 	or  %g3, 0x3ff, %g3
4002cf04:	80 a7 40 03 	cmp  %i5, %g3
4002cf08:	04 80 00 15 	ble  4002cf5c <__GI_pow+0x81c>
4002cf0c:	07 1f ff ff 	sethi  %hi(0x7ffffc00), %g3
4002cf10:	07 0f db cd 	sethi  %hi(0x3f6f3400), %g3
4002cf14:	86 00 40 03 	add  %g1, %g3, %g3
4002cf18:	80 90 c0 02 	orcc  %g3, %g2, %g0
4002cf1c:	22 80 00 04 	be,a   4002cf2c <__GI_pow+0x7ec>
4002cf20:	91 a2 08 cc 	fsubd  %f8, %f12, %f8
4002cf24:	10 80 00 07 	b  4002cf40 <__GI_pow+0x800>
4002cf28:	03 00 00 00 	sethi  %hi(0), %g1
4002cf2c:	81 aa 8a c8 	fcmped  %f10, %f8
4002cf30:	01 00 00 00 	nop 
4002cf34:	0b 80 00 09 	fbug  4002cf58 <__GI_pow+0x818>
4002cf38:	01 00 00 00 	nop 
4002cf3c:	03 00 00 00 	sethi  %hi(0), %g1
4002cf40:	82 18 7f a8 	xor  %g1, -88, %g1
4002cf44:	82 05 c0 01 	add  %l7, %g1, %g1
4002cf48:	d5 18 40 00 	ldd  [ %g1 ], %f10
4002cf4c:	91 a3 89 4a 	fmuld  %f14, %f10, %f8
4002cf50:	10 80 00 88 	b  4002d170 <__GI_pow+0xa30>
4002cf54:	91 a2 09 4a 	fmuld  %f8, %f10, %f8
4002cf58:	07 1f ff ff 	sethi  %hi(0x7ffffc00), %g3
4002cf5c:	05 0f f8 00 	sethi  %hi(0x3fe00000), %g2
4002cf60:	86 10 e3 ff 	or  %g3, 0x3ff, %g3
4002cf64:	82 08 40 03 	and  %g1, %g3, %g1
4002cf68:	80 a0 40 02 	cmp  %g1, %g2
4002cf6c:	04 80 00 1d 	ble  4002cfe0 <__GI_pow+0x8a0>
4002cf70:	94 10 20 00 	clr  %o2
4002cf74:	05 00 00 00 	sethi  %hi(0), %g2
4002cf78:	84 18 be b8 	xor  %g2, -328, %g2
4002cf7c:	84 05 c0 02 	add  %l7, %g2, %g2
4002cf80:	3b 00 04 00 	sethi  %hi(0x100000), %i5
4002cf84:	d1 18 80 00 	ldd  [ %g2 ], %f8
4002cf88:	83 38 60 14 	sra  %g1, 0x14, %g1
4002cf8c:	15 00 03 ff 	sethi  %hi(0xffc00), %o2
4002cf90:	82 00 7c 02 	add  %g1, -1022, %g1
4002cf94:	94 12 a3 ff 	or  %o2, 0x3ff, %o2
4002cf98:	83 3f 40 01 	sra  %i5, %g1, %g1
4002cf9c:	82 01 00 01 	add  %g4, %g1, %g1
4002cfa0:	86 08 40 03 	and  %g1, %g3, %g3
4002cfa4:	87 38 e0 14 	sra  %g3, 0x14, %g3
4002cfa8:	84 00 fc 01 	add  %g3, -1023, %g2
4002cfac:	85 3a 80 02 	sra  %o2, %g2, %g2
4002cfb0:	84 28 40 02 	andn  %g1, %g2, %g2
4002cfb4:	c4 27 bf dc 	st  %g2, [ %fp + -36 ]
4002cfb8:	94 08 40 0a 	and  %g1, %o2, %o2
4002cfbc:	d1 07 bf dc 	ld  [ %fp + -36 ], %f8
4002cfc0:	94 12 80 1d 	or  %o2, %i5, %o2
4002cfc4:	82 10 24 13 	mov  0x413, %g1
4002cfc8:	80 a1 20 00 	cmp  %g4, 0
4002cfcc:	86 20 40 03 	sub  %g1, %g3, %g3
4002cfd0:	16 80 00 03 	bge  4002cfdc <__GI_pow+0x89c>
4002cfd4:	95 3a 80 03 	sra  %o2, %g3, %o2
4002cfd8:	94 20 00 0a 	neg  %o2
4002cfdc:	99 a3 08 c8 	fsubd  %f12, %f8, %f12
4002cfe0:	03 00 00 00 	sethi  %hi(0), %g1
4002cfe4:	82 18 7f b0 	xor  %g1, -80, %g1
4002cfe8:	82 05 c0 01 	add  %l7, %g1, %g1
4002cfec:	91 a2 88 4c 	faddd  %f10, %f12, %f8
4002cff0:	e1 18 40 00 	ldd  [ %g1 ], %f16
4002cff4:	03 00 00 00 	sethi  %hi(0), %g1
4002cff8:	82 18 7e d0 	xor  %g1, -304, %g1
4002cffc:	82 05 c0 01 	add  %l7, %g1, %g1
4002d000:	3b 00 00 00 	sethi  %hi(0), %i5
4002d004:	e5 18 40 00 	ldd  [ %g1 ], %f18
4002d008:	ba 1f 7f e8 	xor  %i5, -24, %i5
4002d00c:	03 00 00 00 	sethi  %hi(0), %g1
4002d010:	ba 05 c0 1d 	add  %l7, %i5, %i5
4002d014:	82 18 7f b8 	xor  %g1, -72, %g1
4002d018:	d3 07 40 00 	ld  [ %i5 ], %f9
4002d01c:	82 05 c0 01 	add  %l7, %g1, %g1
4002d020:	99 a2 08 cc 	fsubd  %f8, %f12, %f12
4002d024:	a1 a2 09 50 	fmuld  %f8, %f16, %f16
4002d028:	95 a2 88 cc 	fsubd  %f10, %f12, %f10
4002d02c:	d9 18 40 00 	ldd  [ %g1 ], %f12
4002d030:	95 a2 89 52 	fmuld  %f10, %f18, %f10
4002d034:	03 00 00 00 	sethi  %hi(0), %g1
4002d038:	82 18 7f c0 	xor  %g1, -64, %g1
4002d03c:	82 05 c0 01 	add  %l7, %g1, %g1
4002d040:	91 a2 09 4c 	fmuld  %f8, %f12, %f8
4002d044:	91 a2 88 48 	faddd  %f10, %f8, %f8
4002d048:	95 a4 08 48 	faddd  %f16, %f8, %f10
4002d04c:	99 a2 88 d0 	fsubd  %f10, %f16, %f12
4002d050:	e1 18 40 00 	ldd  [ %g1 ], %f16
4002d054:	03 00 00 00 	sethi  %hi(0), %g1
4002d058:	82 18 7f c8 	xor  %g1, -56, %g1
4002d05c:	82 05 c0 01 	add  %l7, %g1, %g1
4002d060:	e5 18 40 00 	ldd  [ %g1 ], %f18
4002d064:	99 a2 08 cc 	fsubd  %f8, %f12, %f12
4002d068:	03 00 00 00 	sethi  %hi(0), %g1
4002d06c:	91 a2 89 4a 	fmuld  %f10, %f10, %f8
4002d070:	82 18 7f d0 	xor  %g1, -48, %g1
4002d074:	a1 a2 09 50 	fmuld  %f8, %f16, %f16
4002d078:	82 05 c0 01 	add  %l7, %g1, %g1
4002d07c:	a1 a4 08 d2 	fsubd  %f16, %f18, %f16
4002d080:	e5 18 40 00 	ldd  [ %g1 ], %f18
4002d084:	a1 a2 09 50 	fmuld  %f8, %f16, %f16
4002d088:	03 00 00 00 	sethi  %hi(0), %g1
4002d08c:	a1 a4 08 52 	faddd  %f16, %f18, %f16
4002d090:	82 18 7f d8 	xor  %g1, -40, %g1
4002d094:	82 05 c0 01 	add  %l7, %g1, %g1
4002d098:	e5 18 40 00 	ldd  [ %g1 ], %f18
4002d09c:	a1 a2 09 50 	fmuld  %f8, %f16, %f16
4002d0a0:	03 00 00 00 	sethi  %hi(0), %g1
4002d0a4:	a1 a4 08 d2 	fsubd  %f16, %f18, %f16
4002d0a8:	82 18 7f e0 	xor  %g1, -32, %g1
4002d0ac:	a1 a2 09 50 	fmuld  %f8, %f16, %f16
4002d0b0:	82 05 c0 01 	add  %l7, %g1, %g1
4002d0b4:	e5 18 40 00 	ldd  [ %g1 ], %f18
4002d0b8:	a1 a4 08 52 	faddd  %f16, %f18, %f16
4002d0bc:	03 00 00 00 	sethi  %hi(0), %g1
4002d0c0:	91 a2 09 50 	fmuld  %f8, %f16, %f8
4002d0c4:	82 18 7e d8 	xor  %g1, -296, %g1
4002d0c8:	91 a2 88 c8 	fsubd  %f10, %f8, %f8
4002d0cc:	82 05 c0 01 	add  %l7, %g1, %g1
4002d0d0:	a1 a2 89 48 	fmuld  %f10, %f8, %f16
4002d0d4:	e5 18 40 00 	ldd  [ %g1 ], %f18
4002d0d8:	03 00 00 00 	sethi  %hi(0), %g1
4002d0dc:	91 a2 08 d2 	fsubd  %f8, %f18, %f8
4002d0e0:	82 18 7e b0 	xor  %g1, -336, %g1
4002d0e4:	91 a4 09 c8 	fdivd  %f16, %f8, %f8
4002d0e8:	82 05 c0 01 	add  %l7, %g1, %g1
4002d0ec:	a1 a2 89 4c 	fmuld  %f10, %f12, %f16
4002d0f0:	99 a3 08 50 	faddd  %f12, %f16, %f12
4002d0f4:	91 a2 08 cc 	fsubd  %f8, %f12, %f8
4002d0f8:	95 a2 08 ca 	fsubd  %f8, %f10, %f10
4002d0fc:	d1 18 40 00 	ldd  [ %g1 ], %f8
4002d100:	83 2a a0 14 	sll  %o2, 0x14, %g1
4002d104:	91 a2 08 ca 	fsubd  %f8, %f10, %f8
4002d108:	d1 3f bf e0 	std  %f8, [ %fp + -32 ]
4002d10c:	f8 1f bf e0 	ldd  [ %fp + -32 ], %i4
4002d110:	84 10 00 1c 	mov  %i4, %g2
4002d114:	84 00 40 02 	add  %g1, %g2, %g2
4002d118:	83 38 a0 14 	sra  %g2, 0x14, %g1
4002d11c:	80 a0 60 00 	cmp  %g1, 0
4002d120:	34 80 00 08 	bg,a   4002d140 <__GI_pow+0xa00>
4002d124:	c4 27 bf dc 	st  %g2, [ %fp + -36 ]
4002d128:	dd 3f bf e8 	std  %f14, [ %fp + -24 ]
4002d12c:	90 10 00 1c 	mov  %i4, %o0
4002d130:	40 00 01 90 	call  4002d770 <__GI_scalbln>
4002d134:	92 10 00 1d 	mov  %i5, %o1
4002d138:	10 80 00 05 	b  4002d14c <__GI_pow+0xa0c>
4002d13c:	dd 1f bf e8 	ldd  [ %fp + -24 ], %f14
4002d140:	83 a0 00 29 	fmovs  %f9, %f1
4002d144:	d5 07 bf dc 	ld  [ %fp + -36 ], %f10
4002d148:	81 a0 00 2a 	fmovs  %f10, %f0
4002d14c:	10 80 00 09 	b  4002d170 <__GI_pow+0xa30>
4002d150:	91 a3 89 40 	fmuld  %f14, %f0, %f8
4002d154:	03 00 00 00 	sethi  %hi(0), %g1
4002d158:	82 18 7e b0 	xor  %g1, -336, %g1
4002d15c:	10 80 00 04 	b  4002d16c <__GI_pow+0xa2c>
4002d160:	82 05 c0 01 	add  %l7, %g1, %g1
4002d164:	82 18 7e b8 	xor  %g1, -328, %g1
4002d168:	82 05 c0 01 	add  %l7, %g1, %g1
4002d16c:	d1 18 40 00 	ldd  [ %g1 ], %f8
4002d170:	81 a0 00 28 	fmovs  %f8, %f0
4002d174:	83 a0 00 29 	fmovs  %f9, %f1
4002d178:	81 c7 e0 08 	ret 
4002d17c:	81 e8 00 00 	restore 

4002d180 <__GI_sqrt>:
4002d180:	9d e3 bf 98 	save  %sp, -104, %sp
4002d184:	f0 3f bf f8 	std  %i0, [ %fp + -8 ]
4002d188:	07 1f fc 00 	sethi  %hi(0x7ff00000), %g3
4002d18c:	c1 1f bf f8 	ldd  [ %fp + -8 ], %f0
4002d190:	ba 0e 00 03 	and  %i0, %g3, %i5
4002d194:	82 10 00 18 	mov  %i0, %g1
4002d198:	80 a7 40 03 	cmp  %i5, %g3
4002d19c:	12 80 00 06 	bne  4002d1b4 <__GI_sqrt+0x34>
4002d1a0:	84 10 00 19 	mov  %i1, %g2
4002d1a4:	91 a0 09 40 	fmuld  %f0, %f0, %f8
4002d1a8:	81 a0 08 48 	faddd  %f0, %f8, %f0
4002d1ac:	81 c7 e0 08 	ret 
4002d1b0:	81 e8 00 00 	restore 
4002d1b4:	80 a6 20 00 	cmp  %i0, 0
4002d1b8:	14 80 00 0d 	bg  4002d1ec <__GI_sqrt+0x6c>
4002d1bc:	89 38 60 14 	sra  %g1, 0x14, %g4
4002d1c0:	07 20 00 00 	sethi  %hi(0x80000000), %g3
4002d1c4:	86 2e 00 03 	andn  %i0, %g3, %g3
4002d1c8:	80 90 c0 19 	orcc  %g3, %i1, %g0
4002d1cc:	02 bf ff f8 	be  4002d1ac <__GI_sqrt+0x2c>
4002d1d0:	80 a6 20 00 	cmp  %i0, 0
4002d1d4:	22 80 00 07 	be,a   4002d1f0 <__GI_sqrt+0x70>
4002d1d8:	80 a1 20 00 	cmp  %g4, 0
4002d1dc:	81 a0 08 c0 	fsubd  %f0, %f0, %f0
4002d1e0:	81 a0 09 c0 	fdivd  %f0, %f0, %f0
4002d1e4:	81 c7 e0 08 	ret 
4002d1e8:	81 e8 00 00 	restore 
4002d1ec:	80 a1 20 00 	cmp  %g4, 0
4002d1f0:	32 80 00 17 	bne,a   4002d24c <__GI_sqrt+0xcc>
4002d1f4:	07 3f fc 00 	sethi  %hi(0xfff00000), %g3
4002d1f8:	10 80 00 05 	b  4002d20c <__GI_sqrt+0x8c>
4002d1fc:	80 a0 60 00 	cmp  %g1, 0
4002d200:	88 01 3f eb 	add  %g4, -21, %g4
4002d204:	85 28 a0 15 	sll  %g2, 0x15, %g2
4002d208:	80 a0 60 00 	cmp  %g1, 0
4002d20c:	22 bf ff fd 	be,a   4002d200 <__GI_sqrt+0x80>
4002d210:	83 30 a0 0b 	srl  %g2, 0xb, %g1
4002d214:	86 10 20 00 	clr  %g3
4002d218:	10 80 00 03 	b  4002d224 <__GI_sqrt+0xa4>
4002d21c:	3b 00 04 00 	sethi  %hi(0x100000), %i5
4002d220:	86 00 e0 01 	inc  %g3
4002d224:	80 88 40 1d 	btst  %g1, %i5
4002d228:	22 bf ff fe 	be,a   4002d220 <__GI_sqrt+0xa0>
4002d22c:	82 00 40 01 	add  %g1, %g1, %g1
4002d230:	88 21 00 03 	sub  %g4, %g3, %g4
4002d234:	ba 20 00 03 	neg  %g3, %i5
4002d238:	88 01 20 01 	inc  %g4
4002d23c:	bb 30 80 1d 	srl  %g2, %i5, %i5
4002d240:	85 28 80 03 	sll  %g2, %g3, %g2
4002d244:	82 17 40 01 	or  %i5, %g1, %g1
4002d248:	07 3f fc 00 	sethi  %hi(0xfff00000), %g3
4002d24c:	88 01 3c 01 	add  %g4, -1023, %g4
4002d250:	82 28 40 03 	andn  %g1, %g3, %g1
4002d254:	80 89 20 01 	btst  1, %g4
4002d258:	07 00 04 00 	sethi  %hi(0x100000), %g3
4002d25c:	02 80 00 06 	be  4002d274 <__GI_sqrt+0xf4>
4002d260:	82 10 40 03 	or  %g1, %g3, %g1
4002d264:	87 30 a0 1f 	srl  %g2, 0x1f, %g3
4002d268:	82 00 40 01 	add  %g1, %g1, %g1
4002d26c:	84 00 80 02 	add  %g2, %g2, %g2
4002d270:	82 00 40 03 	add  %g1, %g3, %g1
4002d274:	87 30 a0 1f 	srl  %g2, 0x1f, %g3
4002d278:	9f 39 20 01 	sra  %g4, 1, %o7
4002d27c:	82 00 40 01 	add  %g1, %g1, %g1
4002d280:	84 00 80 02 	add  %g2, %g2, %g2
4002d284:	82 00 40 03 	add  %g1, %g3, %g1
4002d288:	b8 10 20 00 	clr  %i4
4002d28c:	07 00 08 00 	sethi  %hi(0x200000), %g3
4002d290:	88 10 20 00 	clr  %g4
4002d294:	ba 01 00 03 	add  %g4, %g3, %i5
4002d298:	80 a7 40 01 	cmp  %i5, %g1
4002d29c:	34 80 00 06 	bg,a   4002d2b4 <__GI_sqrt+0x134>
4002d2a0:	bb 30 a0 1f 	srl  %g2, 0x1f, %i5
4002d2a4:	88 07 40 03 	add  %i5, %g3, %g4
4002d2a8:	82 20 40 1d 	sub  %g1, %i5, %g1
4002d2ac:	b8 07 00 03 	add  %i4, %g3, %i4
4002d2b0:	bb 30 a0 1f 	srl  %g2, 0x1f, %i5
4002d2b4:	82 00 40 01 	add  %g1, %g1, %g1
4002d2b8:	87 30 e0 01 	srl  %g3, 1, %g3
4002d2bc:	82 00 40 1d 	add  %g1, %i5, %g1
4002d2c0:	80 a0 e0 00 	cmp  %g3, 0
4002d2c4:	12 bf ff f4 	bne  4002d294 <__GI_sqrt+0x114>
4002d2c8:	84 00 80 02 	add  %g2, %g2, %g2
4002d2cc:	3b 20 00 00 	sethi  %hi(0x80000000), %i5
4002d2d0:	b4 10 20 00 	clr  %i2
4002d2d4:	b2 10 00 1d 	mov  %i5, %i1
4002d2d8:	80 a1 00 01 	cmp  %g4, %g1
4002d2dc:	06 80 00 08 	bl  4002d2fc <__GI_sqrt+0x17c>
4002d2e0:	b6 07 40 1a 	add  %i5, %i2, %i3
4002d2e4:	80 a0 80 1b 	cmp  %g2, %i3
4002d2e8:	2a 80 00 14 	bcs,a   4002d338 <__GI_sqrt+0x1b8>
4002d2ec:	b7 30 a0 1f 	srl  %g2, 0x1f, %i3
4002d2f0:	80 a1 00 01 	cmp  %g4, %g1
4002d2f4:	32 80 00 11 	bne,a   4002d338 <__GI_sqrt+0x1b8>
4002d2f8:	b7 30 a0 1f 	srl  %g2, 0x1f, %i3
4002d2fc:	9a 0e c0 19 	and  %i3, %i1, %o5
4002d300:	b4 06 c0 1d 	add  %i3, %i5, %i2
4002d304:	80 a3 40 19 	cmp  %o5, %i1
4002d308:	12 80 00 05 	bne  4002d31c <__GI_sqrt+0x19c>
4002d30c:	b0 10 00 04 	mov  %g4, %i0
4002d310:	b0 0e 80 19 	and  %i2, %i1, %i0
4002d314:	80 a0 00 18 	cmp  %g0, %i0
4002d318:	b0 61 3f ff 	subx  %g4, -1, %i0
4002d31c:	82 20 40 04 	sub  %g1, %g4, %g1
4002d320:	80 a0 80 1b 	cmp  %g2, %i3
4002d324:	86 00 c0 1d 	add  %g3, %i5, %g3
4002d328:	82 60 60 00 	subx  %g1, 0, %g1
4002d32c:	84 20 80 1b 	sub  %g2, %i3, %g2
4002d330:	88 10 00 18 	mov  %i0, %g4
4002d334:	b7 30 a0 1f 	srl  %g2, 0x1f, %i3
4002d338:	82 00 40 01 	add  %g1, %g1, %g1
4002d33c:	bb 37 60 01 	srl  %i5, 1, %i5
4002d340:	82 00 40 1b 	add  %g1, %i3, %g1
4002d344:	80 a7 60 00 	cmp  %i5, 0
4002d348:	12 bf ff e4 	bne  4002d2d8 <__GI_sqrt+0x158>
4002d34c:	84 00 80 02 	add  %g2, %g2, %g2
4002d350:	80 90 40 02 	orcc  %g1, %g2, %g0
4002d354:	22 80 00 0a 	be,a   4002d37c <__GI_sqrt+0x1fc>
4002d358:	03 0f f8 00 	sethi  %hi(0x3fe00000), %g1
4002d35c:	80 a0 ff ff 	cmp  %g3, -1
4002d360:	32 80 00 05 	bne,a   4002d374 <__GI_sqrt+0x1f4>
4002d364:	82 08 e0 01 	and  %g3, 1, %g1
4002d368:	b8 07 20 01 	inc  %i4
4002d36c:	10 80 00 03 	b  4002d378 <__GI_sqrt+0x1f8>
4002d370:	86 10 20 00 	clr  %g3
4002d374:	86 00 c0 01 	add  %g3, %g1, %g3
4002d378:	03 0f f8 00 	sethi  %hi(0x3fe00000), %g1
4002d37c:	bb 3f 20 01 	sra  %i4, 1, %i5
4002d380:	80 8f 20 01 	btst  1, %i4
4002d384:	ba 07 40 01 	add  %i5, %g1, %i5
4002d388:	02 80 00 04 	be  4002d398 <__GI_sqrt+0x218>
4002d38c:	83 30 e0 01 	srl  %g3, 1, %g1
4002d390:	05 20 00 00 	sethi  %hi(0x80000000), %g2
4002d394:	82 10 40 02 	or  %g1, %g2, %g1
4002d398:	89 2b e0 14 	sll  %o7, 0x14, %g4
4002d39c:	86 10 00 01 	mov  %g1, %g3
4002d3a0:	84 07 40 04 	add  %i5, %g4, %g2
4002d3a4:	c4 3f bf f8 	std  %g2, [ %fp + -8 ]
4002d3a8:	c1 1f bf f8 	ldd  [ %fp + -8 ], %f0
4002d3ac:	81 c7 e0 08 	ret 
4002d3b0:	81 e8 00 00 	restore 

4002d3b4 <__GI_ceil>:
4002d3b4:	9d e3 bf 98 	save  %sp, -104, %sp
4002d3b8:	f0 3f bf f8 	std  %i0, [ %fp + -8 ]
4002d3bc:	2f 00 00 4c 	sethi  %hi(0x13000), %l7
4002d3c0:	40 00 01 51 	call  4002d904 <__sparc_get_pc_thunk.l7>
4002d3c4:	ae 05 e0 78 	add  %l7, 0x78, %l7	! 13078 <__DYNAMIC+0x13078>
4002d3c8:	87 3e 20 14 	sra  %i0, 0x14, %g3
4002d3cc:	86 08 e7 ff 	and  %g3, 0x7ff, %g3
4002d3d0:	c1 1f bf f8 	ldd  [ %fp + -8 ], %f0
4002d3d4:	84 00 fc 01 	add  %g3, -1023, %g2
4002d3d8:	82 10 00 18 	mov  %i0, %g1
4002d3dc:	80 a0 a0 13 	cmp  %g2, 0x13
4002d3e0:	14 80 00 33 	bg  4002d4ac <__GI_ceil+0xf8>
4002d3e4:	88 10 00 19 	mov  %i1, %g4
4002d3e8:	80 a0 a0 00 	cmp  %g2, 0
4002d3ec:	16 80 00 16 	bge  4002d444 <__GI_ceil+0x90>
4002d3f0:	3b 00 03 ff 	sethi  %hi(0xffc00), %i5
4002d3f4:	05 00 00 00 	sethi  %hi(0), %g2
4002d3f8:	84 18 bf 20 	xor  %g2, -224, %g2
4002d3fc:	84 05 c0 02 	add  %l7, %g2, %g2
4002d400:	d1 18 80 00 	ldd  [ %g2 ], %f8
4002d404:	05 00 00 00 	sethi  %hi(0), %g2
4002d408:	81 a0 08 48 	faddd  %f0, %f8, %f0
4002d40c:	84 18 be b8 	xor  %g2, -328, %g2
4002d410:	84 05 c0 02 	add  %l7, %g2, %g2
4002d414:	d1 18 80 00 	ldd  [ %g2 ], %f8
4002d418:	81 a8 0a c8 	fcmped  %f0, %f8
4002d41c:	01 00 00 00 	nop 
4002d420:	1d 80 00 50 	fbule  4002d560 <__GI_ceil+0x1ac>
4002d424:	01 00 00 00 	nop 
4002d428:	80 a6 20 00 	cmp  %i0, 0
4002d42c:	06 80 00 49 	bl  4002d550 <__GI_ceil+0x19c>
4002d430:	80 96 40 18 	orcc  %i1, %i0, %g0
4002d434:	32 80 00 4a 	bne,a   4002d55c <__GI_ceil+0x1a8>
4002d438:	88 10 20 00 	clr  %g4
4002d43c:	10 80 00 4a 	b  4002d564 <__GI_ceil+0x1b0>
4002d440:	84 10 00 01 	mov  %g1, %g2
4002d444:	ba 17 63 ff 	or  %i5, 0x3ff, %i5
4002d448:	bb 3f 40 02 	sra  %i5, %g2, %i5
4002d44c:	86 0f 40 18 	and  %i5, %i0, %g3
4002d450:	80 90 c0 19 	orcc  %g3, %i1, %g0
4002d454:	02 80 00 1d 	be  4002d4c8 <__GI_ceil+0x114>
4002d458:	07 00 00 00 	sethi  %hi(0), %g3
4002d45c:	86 18 ff 20 	xor  %g3, -224, %g3
4002d460:	86 05 c0 03 	add  %l7, %g3, %g3
4002d464:	d1 18 c0 00 	ldd  [ %g3 ], %f8
4002d468:	07 00 00 00 	sethi  %hi(0), %g3
4002d46c:	81 a0 08 48 	faddd  %f0, %f8, %f0
4002d470:	86 18 fe b8 	xor  %g3, -328, %g3
4002d474:	86 05 c0 03 	add  %l7, %g3, %g3
4002d478:	d1 18 c0 00 	ldd  [ %g3 ], %f8
4002d47c:	81 a8 0a c8 	fcmped  %f0, %f8
4002d480:	01 00 00 00 	nop 
4002d484:	1d 80 00 37 	fbule  4002d560 <__GI_ceil+0x1ac>
4002d488:	01 00 00 00 	nop 
4002d48c:	80 a6 20 00 	cmp  %i0, 0
4002d490:	04 80 00 04 	ble  4002d4a0 <__GI_ceil+0xec>
4002d494:	07 00 04 00 	sethi  %hi(0x100000), %g3
4002d498:	85 38 c0 02 	sra  %g3, %g2, %g2
4002d49c:	82 06 00 02 	add  %i0, %g2, %g1
4002d4a0:	82 28 40 1d 	andn  %g1, %i5, %g1
4002d4a4:	10 80 00 2f 	b  4002d560 <__GI_ceil+0x1ac>
4002d4a8:	88 10 20 00 	clr  %g4
4002d4ac:	80 a0 a0 33 	cmp  %g2, 0x33
4002d4b0:	04 80 00 08 	ble  4002d4d0 <__GI_ceil+0x11c>
4002d4b4:	ba 00 fb ed 	add  %g3, -1043, %i5
4002d4b8:	80 a0 a4 00 	cmp  %g2, 0x400
4002d4bc:	12 80 00 2d 	bne  4002d570 <__GI_ceil+0x1bc>
4002d4c0:	01 00 00 00 	nop 
4002d4c4:	81 a0 08 40 	faddd  %f0, %f0, %f0
4002d4c8:	81 c7 e0 08 	ret 
4002d4cc:	81 e8 00 00 	restore 
4002d4d0:	b8 10 3f ff 	mov  -1, %i4
4002d4d4:	b9 37 00 1d 	srl  %i4, %i5, %i4
4002d4d8:	80 8f 00 19 	btst  %i4, %i1
4002d4dc:	02 bf ff fb 	be  4002d4c8 <__GI_ceil+0x114>
4002d4e0:	3b 00 00 00 	sethi  %hi(0), %i5
4002d4e4:	ba 1f 7f 20 	xor  %i5, -224, %i5
4002d4e8:	ba 05 c0 1d 	add  %l7, %i5, %i5
4002d4ec:	d1 1f 40 00 	ldd  [ %i5 ], %f8
4002d4f0:	3b 00 00 00 	sethi  %hi(0), %i5
4002d4f4:	81 a0 08 48 	faddd  %f0, %f8, %f0
4002d4f8:	ba 1f 7e b8 	xor  %i5, -328, %i5
4002d4fc:	ba 05 c0 1d 	add  %l7, %i5, %i5
4002d500:	d1 1f 40 00 	ldd  [ %i5 ], %f8
4002d504:	81 a8 0a c8 	fcmped  %f0, %f8
4002d508:	01 00 00 00 	nop 
4002d50c:	1d 80 00 15 	fbule  4002d560 <__GI_ceil+0x1ac>
4002d510:	01 00 00 00 	nop 
4002d514:	80 a6 20 00 	cmp  %i0, 0
4002d518:	04 80 00 0c 	ble  4002d548 <__GI_ceil+0x194>
4002d51c:	80 a0 a0 14 	cmp  %g2, 0x14
4002d520:	12 80 00 04 	bne  4002d530 <__GI_ceil+0x17c>
4002d524:	84 10 24 33 	mov  0x433, %g2
4002d528:	10 80 00 08 	b  4002d548 <__GI_ceil+0x194>
4002d52c:	82 06 20 01 	add  %i0, 1, %g1
4002d530:	86 20 80 03 	sub  %g2, %g3, %g3
4002d534:	84 10 20 01 	mov  1, %g2
4002d538:	87 28 80 03 	sll  %g2, %g3, %g3
4002d53c:	88 06 40 03 	add  %i1, %g3, %g4
4002d540:	80 a1 00 19 	cmp  %g4, %i1
4002d544:	82 40 00 18 	addx  %g0, %i0, %g1
4002d548:	10 80 00 06 	b  4002d560 <__GI_ceil+0x1ac>
4002d54c:	88 29 00 1c 	andn  %g4, %i4, %g4
4002d550:	88 10 20 00 	clr  %g4
4002d554:	10 80 00 03 	b  4002d560 <__GI_ceil+0x1ac>
4002d558:	03 20 00 00 	sethi  %hi(0x80000000), %g1
4002d55c:	03 0f fc 00 	sethi  %hi(0x3ff00000), %g1
4002d560:	84 10 00 01 	mov  %g1, %g2
4002d564:	86 10 00 04 	mov  %g4, %g3
4002d568:	c4 3f bf f8 	std  %g2, [ %fp + -8 ]
4002d56c:	c1 1f bf f8 	ldd  [ %fp + -8 ], %f0
4002d570:	81 c7 e0 08 	ret 
4002d574:	81 e8 00 00 	restore 

4002d578 <__GI_fabs>:
4002d578:	9c 03 bf a8 	add  %sp, -88, %sp
4002d57c:	d0 3b a0 50 	std  %o0, [ %sp + 0x50 ]
4002d580:	c1 1b a0 50 	ldd  [ %sp + 0x50 ], %f0
4002d584:	03 20 00 00 	sethi  %hi(0x80000000), %g1
4002d588:	82 2a 00 01 	andn  %o0, %g1, %g1
4002d58c:	c2 23 a0 4c 	st  %g1, [ %sp + 0x4c ]
4002d590:	c1 03 a0 4c 	ld  [ %sp + 0x4c ], %f0
4002d594:	81 c3 e0 08 	retl 
4002d598:	9c 23 bf a8 	sub  %sp, -88, %sp

4002d59c <__GI_floor>:
4002d59c:	9d e3 bf 98 	save  %sp, -104, %sp
4002d5a0:	f0 3f bf f8 	std  %i0, [ %fp + -8 ]
4002d5a4:	2f 00 00 4b 	sethi  %hi(0x12c00), %l7
4002d5a8:	40 00 00 d7 	call  4002d904 <__sparc_get_pc_thunk.l7>
4002d5ac:	ae 05 e2 90 	add  %l7, 0x290, %l7	! 12e90 <__DYNAMIC+0x12e90>
4002d5b0:	87 3e 20 14 	sra  %i0, 0x14, %g3
4002d5b4:	86 08 e7 ff 	and  %g3, 0x7ff, %g3
4002d5b8:	c1 1f bf f8 	ldd  [ %fp + -8 ], %f0
4002d5bc:	84 00 fc 01 	add  %g3, -1023, %g2
4002d5c0:	82 10 00 18 	mov  %i0, %g1
4002d5c4:	80 a0 a0 13 	cmp  %g2, 0x13
4002d5c8:	14 80 00 37 	bg  4002d6a4 <__GI_floor+0x108>
4002d5cc:	88 10 00 19 	mov  %i1, %g4
4002d5d0:	80 a0 a0 00 	cmp  %g2, 0
4002d5d4:	16 80 00 19 	bge  4002d638 <__GI_floor+0x9c>
4002d5d8:	3b 00 03 ff 	sethi  %hi(0xffc00), %i5
4002d5dc:	05 00 00 00 	sethi  %hi(0), %g2
4002d5e0:	84 18 bf 20 	xor  %g2, -224, %g2
4002d5e4:	84 05 c0 02 	add  %l7, %g2, %g2
4002d5e8:	d1 18 80 00 	ldd  [ %g2 ], %f8
4002d5ec:	05 00 00 00 	sethi  %hi(0), %g2
4002d5f0:	81 a0 08 48 	faddd  %f0, %f8, %f0
4002d5f4:	84 18 be b8 	xor  %g2, -328, %g2
4002d5f8:	84 05 c0 02 	add  %l7, %g2, %g2
4002d5fc:	d1 18 80 00 	ldd  [ %g2 ], %f8
4002d600:	81 a8 0a c8 	fcmped  %f0, %f8
4002d604:	01 00 00 00 	nop 
4002d608:	1d 80 00 54 	fbule  4002d758 <__GI_floor+0x1bc>
4002d60c:	01 00 00 00 	nop 
4002d610:	80 a6 20 00 	cmp  %i0, 0
4002d614:	36 80 00 4e 	bge,a   4002d74c <__GI_floor+0x1b0>
4002d618:	88 10 20 00 	clr  %g4
4002d61c:	05 20 00 00 	sethi  %hi(0x80000000), %g2
4002d620:	84 2e 00 02 	andn  %i0, %g2, %g2
4002d624:	80 90 80 19 	orcc  %g2, %i1, %g0
4002d628:	32 80 00 4b 	bne,a   4002d754 <__GI_floor+0x1b8>
4002d62c:	88 10 20 00 	clr  %g4
4002d630:	10 80 00 4b 	b  4002d75c <__GI_floor+0x1c0>
4002d634:	84 10 00 01 	mov  %g1, %g2
4002d638:	ba 17 63 ff 	or  %i5, 0x3ff, %i5
4002d63c:	bb 3f 40 02 	sra  %i5, %g2, %i5
4002d640:	86 0f 40 18 	and  %i5, %i0, %g3
4002d644:	80 90 c0 19 	orcc  %g3, %i1, %g0
4002d648:	02 80 00 1e 	be  4002d6c0 <__GI_floor+0x124>
4002d64c:	07 00 00 00 	sethi  %hi(0), %g3
4002d650:	86 18 ff 20 	xor  %g3, -224, %g3
4002d654:	86 05 c0 03 	add  %l7, %g3, %g3
4002d658:	d1 18 c0 00 	ldd  [ %g3 ], %f8
4002d65c:	07 00 00 00 	sethi  %hi(0), %g3
4002d660:	81 a0 08 48 	faddd  %f0, %f8, %f0
4002d664:	86 18 fe b8 	xor  %g3, -328, %g3
4002d668:	86 05 c0 03 	add  %l7, %g3, %g3
4002d66c:	d1 18 c0 00 	ldd  [ %g3 ], %f8
4002d670:	81 a8 0a c8 	fcmped  %f0, %f8
4002d674:	01 00 00 00 	nop 
4002d678:	1d 80 00 38 	fbule  4002d758 <__GI_floor+0x1bc>
4002d67c:	01 00 00 00 	nop 
4002d680:	80 a6 20 00 	cmp  %i0, 0
4002d684:	36 80 00 06 	bge,a   4002d69c <__GI_floor+0x100>
4002d688:	82 28 40 1d 	andn  %g1, %i5, %g1
4002d68c:	07 00 04 00 	sethi  %hi(0x100000), %g3
4002d690:	85 38 c0 02 	sra  %g3, %g2, %g2
4002d694:	82 06 00 02 	add  %i0, %g2, %g1
4002d698:	82 28 40 1d 	andn  %g1, %i5, %g1
4002d69c:	10 80 00 2f 	b  4002d758 <__GI_floor+0x1bc>
4002d6a0:	88 10 20 00 	clr  %g4
4002d6a4:	80 a0 a0 33 	cmp  %g2, 0x33
4002d6a8:	04 80 00 08 	ble  4002d6c8 <__GI_floor+0x12c>
4002d6ac:	ba 00 fb ed 	add  %g3, -1043, %i5
4002d6b0:	80 a0 a4 00 	cmp  %g2, 0x400
4002d6b4:	12 80 00 2d 	bne  4002d768 <__GI_floor+0x1cc>
4002d6b8:	01 00 00 00 	nop 
4002d6bc:	81 a0 08 40 	faddd  %f0, %f0, %f0
4002d6c0:	81 c7 e0 08 	ret 
4002d6c4:	81 e8 00 00 	restore 
4002d6c8:	b8 10 3f ff 	mov  -1, %i4
4002d6cc:	b9 37 00 1d 	srl  %i4, %i5, %i4
4002d6d0:	80 8f 00 19 	btst  %i4, %i1
4002d6d4:	02 bf ff fb 	be  4002d6c0 <__GI_floor+0x124>
4002d6d8:	3b 00 00 00 	sethi  %hi(0), %i5
4002d6dc:	ba 1f 7f 20 	xor  %i5, -224, %i5
4002d6e0:	ba 05 c0 1d 	add  %l7, %i5, %i5
4002d6e4:	d1 1f 40 00 	ldd  [ %i5 ], %f8
4002d6e8:	3b 00 00 00 	sethi  %hi(0), %i5
4002d6ec:	81 a0 08 48 	faddd  %f0, %f8, %f0
4002d6f0:	ba 1f 7e b8 	xor  %i5, -328, %i5
4002d6f4:	ba 05 c0 1d 	add  %l7, %i5, %i5
4002d6f8:	d1 1f 40 00 	ldd  [ %i5 ], %f8
4002d6fc:	81 a8 0a c8 	fcmped  %f0, %f8
4002d700:	01 00 00 00 	nop 
4002d704:	1d 80 00 15 	fbule  4002d758 <__GI_floor+0x1bc>
4002d708:	01 00 00 00 	nop 
4002d70c:	80 a6 20 00 	cmp  %i0, 0
4002d710:	36 80 00 12 	bge,a   4002d758 <__GI_floor+0x1bc>
4002d714:	88 29 00 1c 	andn  %g4, %i4, %g4
4002d718:	80 a0 a0 14 	cmp  %g2, 0x14
4002d71c:	12 80 00 04 	bne  4002d72c <__GI_floor+0x190>
4002d720:	84 10 24 33 	mov  0x433, %g2
4002d724:	10 80 00 08 	b  4002d744 <__GI_floor+0x1a8>
4002d728:	82 06 20 01 	add  %i0, 1, %g1
4002d72c:	86 20 80 03 	sub  %g2, %g3, %g3
4002d730:	84 10 20 01 	mov  1, %g2
4002d734:	87 28 80 03 	sll  %g2, %g3, %g3
4002d738:	88 06 40 03 	add  %i1, %g3, %g4
4002d73c:	80 a1 00 19 	cmp  %g4, %i1
4002d740:	82 40 00 18 	addx  %g0, %i0, %g1
4002d744:	10 80 00 05 	b  4002d758 <__GI_floor+0x1bc>
4002d748:	88 29 00 1c 	andn  %g4, %i4, %g4
4002d74c:	10 80 00 03 	b  4002d758 <__GI_floor+0x1bc>
4002d750:	82 10 20 00 	clr  %g1
4002d754:	03 2f fc 00 	sethi  %hi(0xbff00000), %g1
4002d758:	84 10 00 01 	mov  %g1, %g2
4002d75c:	86 10 00 04 	mov  %g4, %g3
4002d760:	c4 3f bf f8 	std  %g2, [ %fp + -8 ]
4002d764:	c1 1f bf f8 	ldd  [ %fp + -8 ], %f0
4002d768:	81 c7 e0 08 	ret 
4002d76c:	81 e8 00 00 	restore 

4002d770 <__GI_scalbln>:
4002d770:	9d e3 bf 88 	save  %sp, -120, %sp
4002d774:	f0 3f bf f0 	std  %i0, [ %fp + -16 ]
4002d778:	2f 00 00 4b 	sethi  %hi(0x12c00), %l7
4002d77c:	40 00 00 62 	call  4002d904 <__sparc_get_pc_thunk.l7>
4002d780:	ae 05 e0 bc 	add  %l7, 0xbc, %l7	! 12cbc <__DYNAMIC+0x12cbc>
4002d784:	09 1f fc 00 	sethi  %hi(0x7ff00000), %g4
4002d788:	82 0e 00 04 	and  %i0, %g4, %g1
4002d78c:	c1 1f bf f0 	ldd  [ %fp + -16 ], %f0
4002d790:	83 38 60 14 	sra  %g1, 0x14, %g1
4002d794:	80 a0 60 00 	cmp  %g1, 0
4002d798:	12 80 00 12 	bne  4002d7e0 <__GI_scalbln+0x70>
4002d79c:	84 10 00 18 	mov  %i0, %g2
4002d7a0:	03 20 00 00 	sethi  %hi(0x80000000), %g1
4002d7a4:	ba 2e 00 01 	andn  %i0, %g1, %i5
4002d7a8:	80 97 40 19 	orcc  %i5, %i1, %g0
4002d7ac:	02 80 00 11 	be  4002d7f0 <__GI_scalbln+0x80>
4002d7b0:	05 00 00 00 	sethi  %hi(0), %g2
4002d7b4:	84 18 be a8 	xor  %g2, -344, %g2
4002d7b8:	84 05 c0 02 	add  %l7, %g2, %g2
4002d7bc:	d1 18 80 00 	ldd  [ %g2 ], %f8
4002d7c0:	81 a0 09 48 	fmuld  %f0, %f8, %f0
4002d7c4:	c1 3f bf f0 	std  %f0, [ %fp + -16 ]
4002d7c8:	f8 1f bf f0 	ldd  [ %fp + -16 ], %i4
4002d7cc:	84 10 00 1c 	mov  %i4, %g2
4002d7d0:	82 08 80 04 	and  %g2, %g4, %g1
4002d7d4:	83 38 60 14 	sra  %g1, 0x14, %g1
4002d7d8:	10 80 00 08 	b  4002d7f8 <__GI_scalbln+0x88>
4002d7dc:	82 00 7f ca 	add  %g1, -54, %g1
4002d7e0:	80 a0 67 ff 	cmp  %g1, 0x7ff
4002d7e4:	32 80 00 06 	bne,a   4002d7fc <__GI_scalbln+0x8c>
4002d7e8:	82 00 40 1a 	add  %g1, %i2, %g1
4002d7ec:	81 a0 08 40 	faddd  %f0, %f0, %f0
4002d7f0:	81 c7 e0 08 	ret 
4002d7f4:	81 e8 00 00 	restore 
4002d7f8:	82 00 40 1a 	add  %g1, %i2, %g1
4002d7fc:	80 a0 67 fe 	cmp  %g1, 0x7fe
4002d800:	04 80 00 04 	ble  4002d810 <__GI_scalbln+0xa0>
4002d804:	07 3f ff cf 	sethi  %hi(0xffff3c00), %g3
4002d808:	10 80 00 1a 	b  4002d870 <__GI_scalbln+0x100>
4002d80c:	03 00 00 00 	sethi  %hi(0), %g1
4002d810:	86 10 e0 b0 	or  %g3, 0xb0, %g3
4002d814:	80 a6 80 03 	cmp  %i2, %g3
4002d818:	16 80 00 04 	bge  4002d828 <__GI_scalbln+0xb8>
4002d81c:	80 a0 60 00 	cmp  %g1, 0
4002d820:	10 80 00 17 	b  4002d87c <__GI_scalbln+0x10c>
4002d824:	03 00 00 00 	sethi  %hi(0), %g1
4002d828:	04 80 00 09 	ble  4002d84c <__GI_scalbln+0xdc>
4002d82c:	07 1f fc 00 	sethi  %hi(0x7ff00000), %g3
4002d830:	83 28 60 14 	sll  %g1, 0x14, %g1
4002d834:	84 28 80 03 	andn  %g2, %g3, %g2
4002d838:	84 10 40 02 	or  %g1, %g2, %g2
4002d83c:	c4 27 bf ec 	st  %g2, [ %fp + -20 ]
4002d840:	c1 07 bf ec 	ld  [ %fp + -20 ], %f0
4002d844:	81 c7 e0 08 	ret 
4002d848:	81 e8 00 00 	restore 
4002d84c:	80 a0 7f cb 	cmp  %g1, -53
4002d850:	16 80 00 15 	bge  4002d8a4 <__GI_scalbln+0x134>
4002d854:	82 00 60 36 	add  %g1, 0x36, %g1
4002d858:	03 00 00 30 	sethi  %hi(0xc000), %g1
4002d85c:	82 10 63 50 	or  %g1, 0x350, %g1	! c350 <__DYNAMIC+0xc350>
4002d860:	80 a6 80 01 	cmp  %i2, %g1
4002d864:	24 80 00 06 	ble,a   4002d87c <__GI_scalbln+0x10c>
4002d868:	03 00 00 00 	sethi  %hi(0), %g1
4002d86c:	03 00 00 00 	sethi  %hi(0), %g1
4002d870:	82 18 7f 20 	xor  %g1, -224, %g1
4002d874:	10 80 00 04 	b  4002d884 <__GI_scalbln+0x114>
4002d878:	82 05 c0 01 	add  %l7, %g1, %g1
4002d87c:	82 18 7f a8 	xor  %g1, -88, %g1
4002d880:	82 05 c0 01 	add  %l7, %g1, %g1
4002d884:	d1 18 40 00 	ldd  [ %g1 ], %f8
4002d888:	c1 3f bf f0 	std  %f0, [ %fp + -16 ]
4002d88c:	d1 3f bf f8 	std  %f8, [ %fp + -8 ]
4002d890:	d0 18 40 00 	ldd  [ %g1 ], %o0
4002d894:	40 00 00 11 	call  4002d8d8 <__GI_copysign>
4002d898:	d4 1f bf f0 	ldd  [ %fp + -16 ], %o2
4002d89c:	10 80 00 0c 	b  4002d8cc <__GI_scalbln+0x15c>
4002d8a0:	d1 1f bf f8 	ldd  [ %fp + -8 ], %f8
4002d8a4:	83 28 60 14 	sll  %g1, 0x14, %g1
4002d8a8:	07 1f fc 00 	sethi  %hi(0x7ff00000), %g3
4002d8ac:	84 28 80 03 	andn  %g2, %g3, %g2
4002d8b0:	84 10 40 02 	or  %g1, %g2, %g2
4002d8b4:	03 00 00 00 	sethi  %hi(0), %g1
4002d8b8:	c4 27 bf ec 	st  %g2, [ %fp + -20 ]
4002d8bc:	82 18 7f f0 	xor  %g1, -16, %g1
4002d8c0:	c1 07 bf ec 	ld  [ %fp + -20 ], %f0
4002d8c4:	82 05 c0 01 	add  %l7, %g1, %g1
4002d8c8:	d1 18 40 00 	ldd  [ %g1 ], %f8
4002d8cc:	81 a0 09 48 	fmuld  %f0, %f8, %f0
4002d8d0:	81 c7 e0 08 	ret 
4002d8d4:	81 e8 00 00 	restore 

4002d8d8 <__GI_copysign>:
4002d8d8:	9c 03 bf a8 	add  %sp, -88, %sp
4002d8dc:	d0 3b a0 50 	std  %o0, [ %sp + 0x50 ]
4002d8e0:	c1 1b a0 50 	ldd  [ %sp + 0x50 ], %f0
4002d8e4:	03 20 00 00 	sethi  %hi(0x80000000), %g1
4002d8e8:	94 0a 80 01 	and  %o2, %g1, %o2
4002d8ec:	84 2a 00 01 	andn  %o0, %g1, %g2
4002d8f0:	84 12 80 02 	or  %o2, %g2, %g2
4002d8f4:	c4 23 a0 4c 	st  %g2, [ %sp + 0x4c ]
4002d8f8:	c1 03 a0 4c 	ld  [ %sp + 0x4c ], %f0
4002d8fc:	81 c3 e0 08 	retl 
4002d900:	9c 23 bf a8 	sub  %sp, -88, %sp

4002d904 <__sparc_get_pc_thunk.l7>:
4002d904:	81 c3 e0 08 	retl 
4002d908:	ae 03 c0 17 	add  %o7, %l7, %l7
