{"Source Block": ["oh/src/common/hdl/oh_pwr_gate.v@15:29@HdlStmIf", "\n`ifdef TARGET_SIM\n   assign vddg = ((vdd===1'b1) && (npower===1'b0)) ? 1'b1 : 1'bX; \t\t  \n`else\n   generate\n      if(ASIC)\t\n\tbegin\n\t   asic_pwr_header i_header (.npower(npower),\n\t\t\t\t     .vdd(vdd),\n\t\t\t\t     .vddg(vddg));\n\tend\n   endgenerate   \n`endif\n   \nendmodule // oh_pwr_gate\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[21, "\tbegin\n"]], "Add": [[21, "\tbegin : asic\n"]]}}