TimeQuest Timing Analyzer report for DE2_D5M
Sun Jun 02 14:16:29 2013
Quartus II 64-Bit Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'unew|altpll_component|pll|clk[2]'
 13. Slow Model Setup: 'unew|altpll_component|pll|clk[0]'
 14. Slow Model Setup: 'unew|altpll_component|pll|clk[1]'
 15. Slow Model Setup: 'CLOCK_50'
 16. Slow Model Hold: 'CLOCK_50'
 17. Slow Model Hold: 'unew|altpll_component|pll|clk[0]'
 18. Slow Model Hold: 'unew|altpll_component|pll|clk[1]'
 19. Slow Model Hold: 'unew|altpll_component|pll|clk[2]'
 20. Slow Model Recovery: 'unew|altpll_component|pll|clk[2]'
 21. Slow Model Recovery: 'unew|altpll_component|pll|clk[1]'
 22. Slow Model Recovery: 'CLOCK_50'
 23. Slow Model Removal: 'unew|altpll_component|pll|clk[2]'
 24. Slow Model Removal: 'unew|altpll_component|pll|clk[1]'
 25. Slow Model Removal: 'CLOCK_50'
 26. Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[1]'
 27. Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[2]'
 28. Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[0]'
 29. Slow Model Minimum Pulse Width: 'CLOCK_50'
 30. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Output Enable Times
 36. Minimum Output Enable Times
 37. Output Disable Times
 38. Minimum Output Disable Times
 39. Fast Model Setup Summary
 40. Fast Model Hold Summary
 41. Fast Model Recovery Summary
 42. Fast Model Removal Summary
 43. Fast Model Minimum Pulse Width Summary
 44. Fast Model Setup: 'unew|altpll_component|pll|clk[2]'
 45. Fast Model Setup: 'unew|altpll_component|pll|clk[0]'
 46. Fast Model Setup: 'unew|altpll_component|pll|clk[1]'
 47. Fast Model Setup: 'CLOCK_50'
 48. Fast Model Hold: 'CLOCK_50'
 49. Fast Model Hold: 'unew|altpll_component|pll|clk[0]'
 50. Fast Model Hold: 'unew|altpll_component|pll|clk[1]'
 51. Fast Model Hold: 'unew|altpll_component|pll|clk[2]'
 52. Fast Model Recovery: 'unew|altpll_component|pll|clk[2]'
 53. Fast Model Recovery: 'unew|altpll_component|pll|clk[1]'
 54. Fast Model Recovery: 'CLOCK_50'
 55. Fast Model Removal: 'unew|altpll_component|pll|clk[2]'
 56. Fast Model Removal: 'unew|altpll_component|pll|clk[1]'
 57. Fast Model Removal: 'CLOCK_50'
 58. Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[1]'
 59. Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[2]'
 60. Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[0]'
 61. Fast Model Minimum Pulse Width: 'CLOCK_50'
 62. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 63. Setup Times
 64. Hold Times
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Output Enable Times
 68. Minimum Output Enable Times
 69. Output Disable Times
 70. Minimum Output Disable Times
 71. Multicorner Timing Analysis Summary
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. Setup Transfers
 77. Hold Transfers
 78. Recovery Transfers
 79. Removal Transfers
 80. Report TCCS
 81. Report RSKM
 82. Unconstrained Paths
 83. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version ;
; Revision Name      ; DE2_D5M                                                          ;
; Device Family      ; Cyclone II                                                       ;
; Device Name        ; EP2C35F672C6                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Unavailable                                                      ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.17        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   9.5%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DE2_D5M.sdc   ; OK     ; Sun Jun 02 14:16:18 2013 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                  ;
+----------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+
; Clock Name                       ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                             ; Targets                              ;
+----------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+
; altera_reserved_tck              ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                    ; { altera_reserved_tck }              ;
; CLOCK_50                         ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                    ; { CLOCK_50 }                         ;
; unew|altpll_component|pll|clk[0] ; Generated ; 11.111  ; 90.0 MHz  ; -3.055 ; 2.500  ; 50.00      ; 5         ; 9           ; -99.0 ;        ;           ;            ; false    ; CLOCK_50 ; unew|altpll_component|pll|inclk[0] ; { unew|altpll_component|pll|clk[0] } ;
; unew|altpll_component|pll|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; unew|altpll_component|pll|inclk[0] ; { unew|altpll_component|pll|clk[1] } ;
; unew|altpll_component|pll|clk[2] ; Generated ; 11.111  ; 90.0 MHz  ; 0.000  ; 5.555  ; 50.00      ; 5         ; 9           ;       ;        ;           ;            ; false    ; CLOCK_50 ; unew|altpll_component|pll|inclk[0] ; { unew|altpll_component|pll|clk[2] } ;
+----------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+


+------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                ;
+------------+-----------------+----------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                       ; Note ;
+------------+-----------------+----------------------------------+------+
; 108.96 MHz ; 108.96 MHz      ; unew|altpll_component|pll|clk[1] ;      ;
; 126.79 MHz ; 126.79 MHz      ; unew|altpll_component|pll|clk[2] ;      ;
; 188.79 MHz ; 188.79 MHz      ; CLOCK_50                         ;      ;
; 257.67 MHz ; 257.67 MHz      ; unew|altpll_component|pll|clk[0] ;      ;
+------------+-----------------+----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------+
; Slow Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[2] ; -2.135 ; -114.370      ;
; unew|altpll_component|pll|clk[0] ; -0.627 ; -5.759        ;
; unew|altpll_component|pll|clk[1] ; 0.028  ; 0.000         ;
; CLOCK_50                         ; 14.703 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Hold Summary                                  ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; CLOCK_50                         ; 0.391 ; 0.000         ;
; unew|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 0.391 ; 0.000         ;
; unew|altpll_component|pll|clk[2] ; 0.391 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow Model Recovery Summary                               ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[2] ; -4.098 ; -774.700      ;
; unew|altpll_component|pll|clk[1] ; 1.105  ; 0.000         ;
; CLOCK_50                         ; 14.414 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Removal Summary                               ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; unew|altpll_component|pll|clk[2] ; 1.426 ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 1.858 ; 0.000         ;
; CLOCK_50                         ; 2.323 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[1] ; 2.873  ; 0.000         ;
; unew|altpll_component|pll|clk[2] ; 3.175  ; 0.000         ;
; unew|altpll_component|pll|clk[0] ; 4.555  ; 0.000         ;
; CLOCK_50                         ; 9.000  ; 0.000         ;
; altera_reserved_tck              ; 97.778 ; 0.000         ;
+----------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -2.135 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[10]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.379     ; 2.014      ;
; -2.132 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[11]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.379     ; 2.011      ;
; -2.132 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[9]                                                                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.379     ; 2.011      ;
; -2.115 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[20]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.379     ; 1.994      ;
; -2.114 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[20]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.380     ; 1.992      ;
; -1.929 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[18]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.411     ; 1.776      ;
; -1.929 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[13]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.411     ; 1.776      ;
; -1.928 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[10]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.411     ; 1.775      ;
; -1.925 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.411     ; 1.772      ;
; -1.923 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[11]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.411     ; 1.770      ;
; -1.921 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[16]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.411     ; 1.768      ;
; -1.921 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[15]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.411     ; 1.768      ;
; -1.909 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[17]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.390     ; 1.777      ;
; -1.907 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[14]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.390     ; 1.775      ;
; -1.878 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[19]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.380     ; 1.756      ;
; -1.878 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[12]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.380     ; 1.756      ;
; -1.867 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[16]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.379     ; 1.746      ;
; -1.866 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[21]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.379     ; 1.745      ;
; -1.865 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[18]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.379     ; 1.744      ;
; -1.860 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[18]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.386     ; 1.732      ;
; -1.851 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.380     ; 1.729      ;
; -1.842 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[18]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.717      ;
; -1.841 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[10]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.716      ;
; -1.838 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[15]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.713      ;
; -1.828 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[14]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.382     ; 1.704      ;
; -1.824 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[21]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.382     ; 1.700      ;
; -1.708 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[12]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.382     ; 1.584      ;
; -1.708 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.382     ; 1.584      ;
; -1.705 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[9]                                                                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.382     ; 1.581      ;
; -1.704 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[16]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.382     ; 1.580      ;
; -1.703 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.382     ; 1.579      ;
; -1.697 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.572      ;
; -1.695 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[14]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.570      ;
; -1.695 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.570      ;
; -1.694 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[17]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.569      ;
; -1.694 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[13]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.569      ;
; -1.690 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[21]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.565      ;
; -1.688 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.563      ;
; -1.687 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[12]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.562      ;
; -1.685 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.560      ;
; -1.684 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[15]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.559      ;
; -1.683 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[16]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.558      ;
; -1.661 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.382     ; 1.537      ;
; -1.660 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[19]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.382     ; 1.536      ;
; -1.659 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[14]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.382     ; 1.535      ;
; -1.656 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[13]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.382     ; 1.532      ;
; -1.654 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[17]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.382     ; 1.530      ;
; -1.653 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.382     ; 1.529      ;
; -1.628 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[19]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.382     ; 1.504      ;
; -1.627 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[12]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.382     ; 1.503      ;
; -1.623 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[13]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.382     ; 1.499      ;
; -1.613 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                 ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.488      ;
; -1.613 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|mWR                                                                                                        ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.488      ;
; -1.612 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[8]                                                                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.382     ; 1.488      ;
; -1.610 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                 ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.485      ;
; -1.610 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|mRD_OTERM1313                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.485      ;
; -1.610 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[17]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.382     ; 1.486      ;
; -1.592 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[8]                                                                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.467      ;
; -1.573 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                 ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.448      ;
; -1.422 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[20]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.297      ;
; -1.422 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[19]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.297      ;
; -1.421 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[21]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.296      ;
; -1.402 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[15]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.277      ;
; -1.400 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.275      ;
; -1.385 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[20]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.260      ;
; -0.986 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|mADDR[18]_OTERM1319_OTERM1529                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 0.861      ;
; 0.045  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_writedata_d1[15] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_writedata[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 1.104      ;
; 0.055  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[3]    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[3]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 1.094      ;
; 0.079  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_writedata_d1[1]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_writedata[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 1.070      ;
; 0.189  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[4]    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[4]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.003      ; 0.961      ;
; 0.197  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_address_d1[1]    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[1]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.952      ;
; 0.213  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_address_d1[7]    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[7]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.935      ;
; 0.218  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_address_d1[10]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[10]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.931      ;
; 0.218  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_byteenable_d1[1] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_byteenable[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.931      ;
; 0.221  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_byteenable_d1[0] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_byteenable[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.928      ;
; 0.223  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_address_d1[19]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[19]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.926      ;
; 0.224  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_address_d1[20]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[20]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.925      ;
; 0.225  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[15]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[15]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.924      ;
; 0.225  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_writedata_d1[12] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_writedata[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.924      ;
; 0.225  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[5]    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[5]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.924      ;
; 0.226  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_writedata_d1[5]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_writedata[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.923      ;
; 0.226  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_address_d1[17]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[17]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.923      ;
; 0.226  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[19]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[19]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.923      ;
; 0.226  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[20]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[20]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.923      ;
; 0.226  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[9]    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[9]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.923      ;
; 0.226  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[7]    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[7]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.923      ;
; 0.226  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[8]    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[8]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.923      ;
; 0.227  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_writedata_d1[4]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_writedata[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.922      ;
; 0.227  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[13]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[13]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.922      ;
; 0.227  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[14]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[14]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.922      ;
; 0.227  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_writedata_d1[0]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_writedata[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.922      ;
; 0.227  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[2]    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[2]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.922      ;
; 0.230  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_writedata_d1[2]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_writedata[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.919      ;
; 0.349  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[1]    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[1]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.800      ;
; 0.354  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_address_d1[2]    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[2]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.795      ;
; 0.358  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_address_d1[12]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[12]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.791      ;
; 0.361  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_writedata_d1[9]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_writedata[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.788      ;
; 0.362  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_writedata_d1[4]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_writedata[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.787      ;
; 0.362  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_writedata_d1[12] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_writedata[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.787      ;
; 0.362  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_writedata_d1[0]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_writedata[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.787      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'unew|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -0.627 ; Decoder0~0_OTERM1237                                                                      ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1307           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 0.278        ; 0.003      ; 0.944      ;
; -0.627 ; niosSystemCamControl:niosSystemCamControl_inst|fp_op_type:the_fp_op_type|data_out[6]      ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1533 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 0.278        ; 0.003      ; 0.944      ;
; -0.513 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1233             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 0.278        ; 0.003      ; 0.830      ;
; -0.513 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 0.278        ; 0.003      ; 0.830      ;
; -0.513 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 0.278        ; 0.003      ; 0.830      ;
; -0.511 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 0.278        ; 0.003      ; 0.828      ;
; -0.510 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 0.278        ; 0.003      ; 0.827      ;
; -0.510 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 0.278        ; 0.003      ; 0.827      ;
; -0.481 ; niosSystemCamControl:niosSystemCamControl_inst|fp_op_type:the_fp_op_type|data_out[2]      ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1535 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 0.278        ; 0.003      ; 0.798      ;
; -0.479 ; Equal4~0_OTERM1541                                                                        ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1235             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 0.278        ; 0.003      ; 0.796      ;
; -0.475 ; Equal3~0_OTERM1241                                                                        ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1309           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 0.278        ; 0.003      ; 0.792      ;
; 7.230  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1539       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 3.917      ;
; 7.458  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 3.689      ;
; 7.790  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1233                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.001      ; 3.358      ;
; 7.917  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1539       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; -0.001     ; 3.229      ;
; 7.967  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1535       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.029      ; 3.209      ;
; 8.103  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1533       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.029      ; 3.073      ;
; 8.105  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1307                 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.029      ; 3.071      ;
; 8.145  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; -0.001     ; 3.001      ;
; 8.149  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1231                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 2.998      ;
; 8.281  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1309                 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.029      ; 2.895      ;
; 8.285  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1235                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.029      ; 2.891      ;
; 8.580  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1233                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 2.567      ;
; 8.584  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 2.563      ;
; 8.644  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1539       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 2.503      ;
; 8.654  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1535       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.028      ; 2.521      ;
; 8.790  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1533       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.028      ; 2.385      ;
; 8.792  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1307                 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.028      ; 2.383      ;
; 8.872  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 2.275      ;
; 8.968  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1309                 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.028      ; 2.207      ;
; 9.080  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1231                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; -0.001     ; 2.066      ;
; 9.160  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1233                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1539 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.001      ; 1.988      ;
; 9.216  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1235                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.028      ; 1.959      ;
; 9.307  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1233                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.001      ; 1.841      ;
; 9.381  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1535       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.029      ; 1.795      ;
; 9.515  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; -0.001     ; 1.631      ;
; 9.517  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1533       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.029      ; 1.659      ;
; 9.519  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1307                 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.029      ; 1.657      ;
; 9.519  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1231                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1539 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 1.628      ;
; 9.655  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1235                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1539 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.029      ; 1.521      ;
; 9.695  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1309                 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.029      ; 1.481      ;
; 9.810  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                            ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 1.337      ;
; 9.849  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode                               ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 1.298      ;
; 9.942  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1231             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.001      ; 1.206      ;
; 9.954  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1539 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 1.193      ;
; 10.020 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 1.127      ;
; 10.021 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode                         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 1.126      ;
; 10.188 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode                        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.959      ;
; 10.261 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode                              ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.886      ;
; 10.490 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                            ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.657      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.028 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[4]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[4]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 1.118      ;
; 0.037 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[6]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[6]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 1.109      ;
; 0.042 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[5]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[5]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 1.105      ;
; 0.117 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[8]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[8]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 1.030      ;
; 0.117 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[9]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[9]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 1.030      ;
; 0.131 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[1]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[1]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 1.016      ;
; 0.136 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[1]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[1]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.003     ; 1.009      ;
; 0.163 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[4]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[4]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.983      ;
; 0.165 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[14]                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[14] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.981      ;
; 0.172 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[12]                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[12] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.974      ;
; 0.174 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[7]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[7]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.972      ;
; 0.174 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[10]                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[10] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.972      ;
; 0.174 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[11]                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[11] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.972      ;
; 0.176 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[0]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[0]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.971      ;
; 0.177 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[15]                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[15] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.969      ;
; 0.177 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[10]                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[10] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.003     ; 0.968      ;
; 0.177 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[6]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[6]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.003     ; 0.968      ;
; 0.207 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[2]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[2]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.940      ;
; 0.213 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[14]                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[14] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.933      ;
; 0.217 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[13]                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[13] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.929      ;
; 0.219 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[3]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[3]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.927      ;
; 0.219 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[9]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[9]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.927      ;
; 0.220 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[15]                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[15] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.926      ;
; 0.223 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[0]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[0]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.923      ;
; 0.223 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[13]                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[13] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.923      ;
; 0.359 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[12]                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[12] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.787      ;
; 0.360 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[11]                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[11] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.786      ;
; 0.361 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[2]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[2]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.785      ;
; 0.362 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[5]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[5]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.784      ;
; 0.364 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[3]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[3]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.782      ;
; 0.365 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[8]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[8]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.781      ;
; 0.365 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[7]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[7]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.781      ;
; 0.822 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4            ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 9.106      ;
; 0.828 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT4   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 9.100      ;
; 0.870 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4            ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[26]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 9.058      ;
; 0.876 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT4   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[26]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 9.052      ;
; 0.878 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4            ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[29]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 9.050      ;
; 0.881 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT1   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 9.047      ;
; 0.884 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT4   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[29]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 9.044      ;
; 0.895 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT5   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 9.033      ;
; 0.929 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT1   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[26]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 8.999      ;
; 0.937 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT1   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[29]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 8.991      ;
; 0.939 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6          ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[30]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.032     ; 8.982      ;
; 0.943 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT5   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[26]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 8.985      ;
; 0.951 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT2   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 8.977      ;
; 0.951 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT5   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[29]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 8.977      ;
; 0.953 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4            ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[28]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 8.975      ;
; 0.959 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT4   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[28]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 8.969      ;
; 0.985 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6          ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[26]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.032     ; 8.936      ;
; 0.993 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6          ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[29]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.032     ; 8.928      ;
; 0.994 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4            ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[24]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 8.934      ;
; 0.999 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT2   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[26]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 8.929      ;
; 1.000 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT4   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[24]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 8.928      ;
; 1.003 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT2   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.018     ; 8.932      ;
; 1.007 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT2   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[29]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 8.921      ;
; 1.012 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT1   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[28]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 8.916      ;
; 1.013 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT6   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 8.915      ;
; 1.016 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT1 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[30]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.032     ; 8.905      ;
; 1.017 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4            ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[27]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 8.911      ;
; 1.022 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT7   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 8.906      ;
; 1.022 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT3   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 8.906      ;
; 1.023 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT4   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[27]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 8.905      ;
; 1.026 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT5   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[28]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 8.902      ;
; 1.051 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT2   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[26]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.018     ; 8.884      ;
; 1.053 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT1   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[24]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 8.875      ;
; 1.058 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6            ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.018     ; 8.877      ;
; 1.059 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT2   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[29]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.018     ; 8.876      ;
; 1.061 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT6   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[26]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 8.867      ;
; 1.062 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT1 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[26]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.032     ; 8.859      ;
; 1.067 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT5   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[24]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 8.861      ;
; 1.069 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT6   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[29]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 8.859      ;
; 1.070 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT7   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[26]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 8.858      ;
; 1.070 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT3   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[26]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 8.858      ;
; 1.070 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT1 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[29]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.032     ; 8.851      ;
; 1.076 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT1   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[27]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 8.852      ;
; 1.078 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT7   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[29]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 8.850      ;
; 1.078 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT3   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[29]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 8.850      ;
; 1.082 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6          ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[28]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.032     ; 8.839      ;
; 1.082 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT2   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[28]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 8.846      ;
; 1.083 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT2 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[30]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.032     ; 8.838      ;
; 1.090 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT5   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[27]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 8.838      ;
; 1.101 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4            ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.016     ; 8.836      ;
; 1.106 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6            ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[26]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.018     ; 8.829      ;
; 1.107 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4            ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[23]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 8.821      ;
; 1.107 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT4   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.016     ; 8.830      ;
; 1.109 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6          ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[29]~_Duplicate_1          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.016     ; 8.828      ;
; 1.113 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT4   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[23]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 8.815      ;
; 1.114 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6            ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[29]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.018     ; 8.821      ;
; 1.118 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out4          ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[30]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.034     ; 8.801      ;
; 1.119 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT3 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[30]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.032     ; 8.802      ;
; 1.123 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT2   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[24]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 8.805      ;
; 1.129 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT8   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.018     ; 8.806      ;
; 1.129 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT2 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[26]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.032     ; 8.792      ;
; 1.132 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6          ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[27]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.032     ; 8.789      ;
; 1.134 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT2   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[28]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.018     ; 8.801      ;
; 1.137 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT2 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[29]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.032     ; 8.784      ;
; 1.138 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT1   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.018     ; 8.797      ;
; 1.140 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4            ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[26]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.016     ; 8.797      ;
; 1.144 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT6   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[28]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 8.784      ;
; 1.146 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT2   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[27]~_Duplicate_1            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.025     ; 8.782      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                 ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.703 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.338      ;
; 14.751 ; I2C_CCD_Config:u8|combo_cnt[12]       ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.290      ;
; 14.850 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.191      ;
; 14.879 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.165      ;
; 14.879 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.165      ;
; 14.879 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.165      ;
; 14.879 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.165      ;
; 14.879 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.165      ;
; 14.879 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.165      ;
; 14.879 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.165      ;
; 14.879 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.165      ;
; 14.879 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.165      ;
; 14.927 ; I2C_CCD_Config:u8|combo_cnt[12]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.117      ;
; 14.927 ; I2C_CCD_Config:u8|combo_cnt[12]       ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.117      ;
; 14.927 ; I2C_CCD_Config:u8|combo_cnt[12]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.117      ;
; 14.927 ; I2C_CCD_Config:u8|combo_cnt[12]       ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.117      ;
; 14.927 ; I2C_CCD_Config:u8|combo_cnt[12]       ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.117      ;
; 14.927 ; I2C_CCD_Config:u8|combo_cnt[12]       ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.117      ;
; 14.927 ; I2C_CCD_Config:u8|combo_cnt[12]       ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.117      ;
; 14.927 ; I2C_CCD_Config:u8|combo_cnt[12]       ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.117      ;
; 14.927 ; I2C_CCD_Config:u8|combo_cnt[12]       ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.117      ;
; 14.981 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.060      ;
; 15.026 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.018      ;
; 15.026 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.018      ;
; 15.026 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.018      ;
; 15.026 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.018      ;
; 15.026 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.018      ;
; 15.026 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.018      ;
; 15.026 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.018      ;
; 15.026 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.018      ;
; 15.026 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.018      ;
; 15.086 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.955      ;
; 15.086 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.955      ;
; 15.086 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.955      ;
; 15.086 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.955      ;
; 15.134 ; I2C_CCD_Config:u8|combo_cnt[12]       ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.907      ;
; 15.134 ; I2C_CCD_Config:u8|combo_cnt[12]       ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.907      ;
; 15.134 ; I2C_CCD_Config:u8|combo_cnt[12]       ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.907      ;
; 15.134 ; I2C_CCD_Config:u8|combo_cnt[12]       ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.907      ;
; 15.155 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 4.884      ;
; 15.157 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 4.887      ;
; 15.157 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 4.887      ;
; 15.157 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 4.887      ;
; 15.157 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 4.887      ;
; 15.157 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 4.887      ;
; 15.157 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 4.887      ;
; 15.157 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 4.887      ;
; 15.157 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 4.887      ;
; 15.157 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 4.887      ;
; 15.190 ; I2C_CCD_Config:u8|combo_cnt[5]        ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 4.849      ;
; 15.233 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.808      ;
; 15.233 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.808      ;
; 15.233 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.808      ;
; 15.233 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.808      ;
; 15.259 ; I2C_CCD_Config:u8|combo_cnt[9]        ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 4.780      ;
; 15.282 ; I2C_CCD_Config:u8|combo_cnt[1]        ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 4.757      ;
; 15.301 ; I2C_CCD_Config:u8|combo_cnt[4]        ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 4.738      ;
; 15.309 ; I2C_CCD_Config:u8|combo_cnt[0]        ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 4.730      ;
; 15.329 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|oRST_0                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 4.710      ;
; 15.331 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 4.711      ;
; 15.331 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 4.711      ;
; 15.331 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 4.711      ;
; 15.331 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 4.711      ;
; 15.331 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 4.711      ;
; 15.331 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 4.711      ;
; 15.331 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 4.711      ;
; 15.331 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 4.711      ;
; 15.331 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 4.711      ;
; 15.364 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.677      ;
; 15.364 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.677      ;
; 15.364 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.677      ;
; 15.364 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.677      ;
; 15.366 ; I2C_CCD_Config:u8|combo_cnt[5]        ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 4.676      ;
; 15.366 ; I2C_CCD_Config:u8|combo_cnt[5]        ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 4.676      ;
; 15.366 ; I2C_CCD_Config:u8|combo_cnt[5]        ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 4.676      ;
; 15.366 ; I2C_CCD_Config:u8|combo_cnt[5]        ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 4.676      ;
; 15.366 ; I2C_CCD_Config:u8|combo_cnt[5]        ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 4.676      ;
; 15.366 ; I2C_CCD_Config:u8|combo_cnt[5]        ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 4.676      ;
; 15.366 ; I2C_CCD_Config:u8|combo_cnt[5]        ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 4.676      ;
; 15.366 ; I2C_CCD_Config:u8|combo_cnt[5]        ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 4.676      ;
; 15.366 ; I2C_CCD_Config:u8|combo_cnt[5]        ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 4.676      ;
; 15.385 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[24]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.649      ;
; 15.385 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[21]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.649      ;
; 15.385 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[23]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.649      ;
; 15.385 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[22]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.649      ;
; 15.385 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[29]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.649      ;
; 15.385 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[31]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.649      ;
; 15.385 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[30]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.649      ;
; 15.385 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[20]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.649      ;
; 15.385 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[28]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.649      ;
; 15.385 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[27]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.649      ;
; 15.385 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[26]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.649      ;
; 15.385 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[25]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.649      ;
; 15.385 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[16]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.649      ;
; 15.385 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[18]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.649      ;
; 15.385 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[19]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.649      ;
; 15.385 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[17]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.649      ;
; 15.386 ; I2C_CCD_Config:u8|senosr_exposure[13] ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.650      ;
; 15.424 ; I2C_CCD_Config:u8|combo_cnt[3]        ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 4.615      ;
; 15.426 ; Reset_Delay:u2|Cont[28]               ; Reset_Delay:u2|Cont[24]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.610      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                       ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; I2C_CCD_Config:u8|senosr_exposure[3]     ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rClk[1]                                  ; rClk[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rClk[0]                                  ; rClk[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.524 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.526 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.531 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.667 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.933      ;
; 0.788 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.054      ;
; 0.795 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.797 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.063      ;
; 0.798 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.064      ;
; 0.805 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.808 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.074      ;
; 0.808 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.074      ;
; 0.809 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.809 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.811 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.077      ;
; 0.813 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.815 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.081      ;
; 0.828 ; rClk[0]                                  ; rClk[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.094      ;
; 0.838 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.841 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.107      ;
; 0.841 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.107      ;
; 0.841 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.107      ;
; 0.842 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.843 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.109      ;
; 0.845 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.974 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.239      ;
; 0.974 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.239      ;
; 0.974 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.239      ;
; 0.974 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.239      ;
; 0.974 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.239      ;
; 0.974 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.239      ;
; 0.974 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.239      ;
; 0.974 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.239      ;
; 0.974 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.239      ;
; 0.974 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.239      ;
; 0.974 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.239      ;
; 0.974 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.239      ;
; 1.013 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.278      ;
; 1.139 ; Reset_Delay:u2|oRST_1                    ; Reset_Delay:u2|oRST_1                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.405      ;
; 1.171 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.437      ;
; 1.178 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.444      ;
; 1.180 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.446      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'unew|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                            ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.620 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode                              ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.886      ;
; 0.693 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode                        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.959      ;
; 0.860 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode                         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.126      ;
; 0.861 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.127      ;
; 0.927 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1539 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.193      ;
; 0.939 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1231             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.206      ;
; 1.032 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode                               ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.298      ;
; 1.071 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                            ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.337      ;
; 1.186 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1309                 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.029      ; 1.481      ;
; 1.226 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1235                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1539 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.029      ; 1.521      ;
; 1.356 ; Equal3~0_OTERM1241                                                                        ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1309           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -0.833       ; 0.003      ; 0.792      ;
; 1.360 ; Equal4~0_OTERM1541                                                                        ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1235             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -0.833       ; 0.003      ; 0.796      ;
; 1.362 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1231                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1539 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.628      ;
; 1.362 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1307                 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.029      ; 1.657      ;
; 1.362 ; niosSystemCamControl:niosSystemCamControl_inst|fp_op_type:the_fp_op_type|data_out[2]      ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1535 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -0.833       ; 0.003      ; 0.798      ;
; 1.364 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1533       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.029      ; 1.659      ;
; 1.366 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.631      ;
; 1.391 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -0.833       ; 0.003      ; 0.827      ;
; 1.391 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -0.833       ; 0.003      ; 0.827      ;
; 1.392 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -0.833       ; 0.003      ; 0.828      ;
; 1.394 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1233             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -0.833       ; 0.003      ; 0.830      ;
; 1.394 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -0.833       ; 0.003      ; 0.830      ;
; 1.394 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -0.833       ; 0.003      ; 0.830      ;
; 1.500 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1535       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.029      ; 1.795      ;
; 1.508 ; Decoder0~0_OTERM1237                                                                      ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1307           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -0.833       ; 0.003      ; 0.944      ;
; 1.508 ; niosSystemCamControl:niosSystemCamControl_inst|fp_op_type:the_fp_op_type|data_out[6]      ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1533 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -0.833       ; 0.003      ; 0.944      ;
; 1.574 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1233                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.841      ;
; 1.665 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1235                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.028      ; 1.959      ;
; 1.721 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1233                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1539 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.988      ;
; 1.801 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1231                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.066      ;
; 1.913 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1309                 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.028      ; 2.207      ;
; 2.009 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.275      ;
; 2.089 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1307                 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.028      ; 2.383      ;
; 2.091 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1533       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.028      ; 2.385      ;
; 2.160 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1233                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.426      ;
; 2.227 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1535       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.028      ; 2.521      ;
; 2.237 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1539       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.503      ;
; 2.297 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.563      ;
; 2.596 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1235                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.029      ; 2.891      ;
; 2.600 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1309                 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.029      ; 2.895      ;
; 2.732 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1231                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.998      ;
; 2.736 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.001      ;
; 2.776 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1307                 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.029      ; 3.071      ;
; 2.778 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1533       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.029      ; 3.073      ;
; 2.914 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1535       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.029      ; 3.209      ;
; 2.964 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1539       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.229      ;
; 2.988 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1233                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 3.255      ;
; 3.423 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 3.689      ;
; 3.651 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1539       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 3.917      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                   ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read                                                                                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8:the_niosSystemCamControl_burst_8|transactions_remaining[2]                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8:the_niosSystemCamControl_burst_8|transactions_remaining[2]                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_write                                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_write                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_active                                                                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_active                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_wr_active                                                                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_wr_active                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|fifo_contains_ones_n     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|fifo_contains_ones_n     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11_upstream_arbitrator:the_niosSystemCamControl_burst_11_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_11_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_11_upstream|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11_upstream_arbitrator:the_niosSystemCamControl_burst_11_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_11_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_11_upstream|fifo_contains_ones_n ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream|fifo_contains_ones_n     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream|fifo_contains_ones_n     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream|fifo_contains_ones_n ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|fifo_contains_ones_n     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|fifo_contains_ones_n     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|fifo_contains_ones_n     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|fifo_contains_ones_n     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|fifo_contains_ones_n     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|fifo_contains_ones_n     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|fifo_contains_ones_n     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|fifo_contains_ones_n     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream|fifo_contains_ones_n     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream|fifo_contains_ones_n     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_data_first                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_data_first                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_has_started                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_has_started                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_active                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_active                                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_stall                                                                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_stall                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_stall                                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_stall                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_stall                                                                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_stall                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_read                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_read                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ld_bypass_delayed_started                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ld_bypass_delayed_started                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_cnt                                                                                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_cnt                                                                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_reset_and_exception_s1_arbitrator:the_onchip_reset_and_exception_s1|onchip_reset_and_exception_s1_arb_addend[1]                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|onchip_reset_and_exception_s1_arbitrator:the_onchip_reset_and_exception_s1|onchip_reset_and_exception_s1_arb_addend[1]                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|downstream_write_reg                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|downstream_write_reg                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_offset[0]                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_offset[0]                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_read                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_read                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8_upstream_arbitrator:the_niosSystemCamControl_burst_8_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_8_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_8_upstream|fifo_contains_ones_n     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8_upstream_arbitrator:the_niosSystemCamControl_burst_8_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_8_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_8_upstream|fifo_contains_ones_n     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining[2]                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining[2]                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|transactions_remaining[2]                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|transactions_remaining[2]                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3:the_niosSystemCamControl_burst_3|transactions_remaining[2]                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3:the_niosSystemCamControl_burst_3|transactions_remaining[2]                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|downstream_read                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|downstream_read                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|state_busy_OTERM85                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|state_busy_OTERM85                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_non_bursting_master_requests~1_OTERM63                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_non_bursting_master_requests~1_OTERM63                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_st_bypass_delayed_started                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_st_bypass_delayed_started                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11_upstream_arbitrator:the_niosSystemCamControl_burst_11_upstream|niosSystemCamControl_burst_11_upstream_load_fifo                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11_upstream_arbitrator:the_niosSystemCamControl_burst_11_upstream|niosSystemCamControl_burst_11_upstream_load_fifo                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|niosSystemCamControl_burst_1_upstream_load_fifo                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|niosSystemCamControl_burst_1_upstream_load_fifo                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|niosSystemCamControl_burst_10_upstream_load_fifo                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|niosSystemCamControl_burst_10_upstream_load_fifo                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|niosSystemCamControl_burst_3_upstream_load_fifo                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|niosSystemCamControl_burst_3_upstream_load_fifo                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|niosSystemCamControl_burst_5_upstream_load_fifo                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|niosSystemCamControl_burst_5_upstream_load_fifo                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream|how_many_ones[2]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream|how_many_ones[0]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream|how_many_ones[0]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream|how_many_ones[1]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream|how_many_ones[1]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream|how_many_ones[2]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|niosSystemCamControl_burst_7_upstream_load_fifo                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|niosSystemCamControl_burst_7_upstream_load_fifo                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream|how_many_ones[2]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|niosSystemCamControl_burst_6_upstream_load_fifo                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|niosSystemCamControl_burst_6_upstream_load_fifo                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[0]                                                                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[0]                                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[1]                                                                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[1]                                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[2]                                                                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[2]                                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[1]_OTERM421                                                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[1]_OTERM421                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[2]_OTERM449                                                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[2]_OTERM449                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|downstream_read                                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|downstream_read                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|state_busy_OTERM137                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|state_busy_OTERM137                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_cache_s1_arbitrator:the_onchip_cache_s1|onchip_cache_s1_arb_addend[1]                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|onchip_cache_s1_arbitrator:the_onchip_cache_s1|onchip_cache_s1_arb_addend[1]                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_write_reg                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_write_reg                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11:the_niosSystemCamControl_burst_11|downstream_write_reg                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11:the_niosSystemCamControl_burst_11|downstream_write_reg                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11:the_niosSystemCamControl_burst_11|downstream_read                                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11:the_niosSystemCamControl_burst_11|downstream_read                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11:the_niosSystemCamControl_burst_11|state_busy                                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11:the_niosSystemCamControl_burst_11|state_busy                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|downstream_write_reg                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|downstream_write_reg                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_wait_counter[0]                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_wait_counter[0]                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[1]                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[1]                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[0]                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[0]                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_write_reg_OTERM119                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_write_reg_OTERM119                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|niosSystemCamControl_burst_0_upstream_load_fifo                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|niosSystemCamControl_burst_0_upstream_load_fifo                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|how_many_ones[0]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|how_many_ones[0]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|how_many_ones[1]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|how_many_ones[1]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|how_many_ones[2]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11_upstream_arbitrator:the_niosSystemCamControl_burst_11_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_11_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_11_upstream|how_many_ones[2]     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11_upstream_arbitrator:the_niosSystemCamControl_burst_11_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_11_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_11_upstream|how_many_ones[2]     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11_upstream_arbitrator:the_niosSystemCamControl_burst_11_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_11_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_11_upstream|how_many_ones[3]     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11_upstream_arbitrator:the_niosSystemCamControl_burst_11_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_11_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_11_upstream|how_many_ones[3]     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream|how_many_ones[2]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream|how_many_ones[0]     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream|how_many_ones[0]     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream|how_many_ones[2]     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream|how_many_ones[2]     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream|how_many_ones[1]     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream|how_many_ones[1]     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|niosSystemCamControl_burst_2_upstream_load_fifo                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|niosSystemCamControl_burst_2_upstream_load_fifo                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|stage_0                  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|stage_0                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|how_many_ones[0]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|how_many_ones[0]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|how_many_ones[1]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|how_many_ones[1]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|how_many_ones[2]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|how_many_ones[0]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|how_many_ones[0]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|how_many_ones[2]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|how_many_ones[1]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|how_many_ones[1]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|niosSystemCamControl_burst_9_upstream_load_fifo                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|niosSystemCamControl_burst_9_upstream_load_fifo                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|how_many_ones[1]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|how_many_ones[1]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|how_many_ones[2]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|how_many_ones[0]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|how_many_ones[0]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|stage_0                  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|stage_0                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|how_many_ones[2]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|niosSystemCamControl_burst_4_upstream_load_fifo                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|niosSystemCamControl_burst_4_upstream_load_fifo                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4:the_niosSystemCamControl_burst_4|transactions_remaining[2]                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4:the_niosSystemCamControl_burst_4|transactions_remaining[2]                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream|stage_0                  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream|stage_0                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read_done                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read_done                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write_done                                                   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write_done                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.010                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.010                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.100                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.100                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write                                                        ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.001                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.001                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mWR                                                                                                                                                                               ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mWR                                                                                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                                                                                   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read_done                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read_done                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[2] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[2] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[3] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[3] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[0] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[0] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[1] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[1] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                                                              ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[5]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[5]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_write                                                        ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_write                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.010                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.010                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[3]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[3]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[4]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[4]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                                            ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                                          ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                                                                       ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                                                                                                   ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                                                                     ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[6]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[6]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[7]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[7]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[10]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[10]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[11]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[11]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[12]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[12]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[13]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[13]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[14]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[14]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[15]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[15]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[1] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[1] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[3] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[3] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.001                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.001                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[0]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[0]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[1]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[1]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[2]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[2]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                                                                                                   ; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                                                                ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_cs_n                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_cs_n                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000010000                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000010000                                                                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[2]                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[2]                                                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                                                                        ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                                                                        ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[8]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[8]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[9]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[9]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector[0]                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector[0]                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.100                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.100                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                                                                                                  ; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                                                                                                    ; Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[12]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[12]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[13]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[13]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                    ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; -4.098 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 1.110        ; -2.393     ; 2.851      ;
; -4.098 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 1.110        ; -2.383     ; 2.861      ;
; -3.391 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.363     ; 3.215      ;
; -3.391 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.363     ; 3.215      ;
; -3.391 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.363     ; 3.215      ;
; -3.391 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.363     ; 3.215      ;
; -3.391 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.363     ; 3.215      ;
; -3.391 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.363     ; 3.215      ;
; -3.391 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.363     ; 3.215      ;
; -3.391 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.363     ; 3.215      ;
; -3.391 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.363     ; 3.215      ;
; -3.391 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.359     ; 3.219      ;
; -3.391 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.359     ; 3.219      ;
; -3.391 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.359     ; 3.219      ;
; -3.391 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.359     ; 3.219      ;
; -3.391 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.359     ; 3.219      ;
; -3.391 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.359     ; 3.219      ;
; -3.391 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.359     ; 3.219      ;
; -3.390 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.353     ; 3.224      ;
; -3.390 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.353     ; 3.224      ;
; -3.390 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.353     ; 3.224      ;
; -3.390 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.353     ; 3.224      ;
; -3.390 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.353     ; 3.224      ;
; -3.390 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.353     ; 3.224      ;
; -3.390 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.353     ; 3.224      ;
; -3.390 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.353     ; 3.224      ;
; -3.390 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.353     ; 3.224      ;
; -3.390 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.355     ; 3.222      ;
; -3.390 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.355     ; 3.222      ;
; -3.390 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.355     ; 3.222      ;
; -3.390 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.355     ; 3.222      ;
; -3.390 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.355     ; 3.222      ;
; -3.390 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.355     ; 3.222      ;
; -3.390 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.355     ; 3.222      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.388     ; 2.856      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.391     ; 2.853      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.388     ; 2.856      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.393     ; 2.851      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.387     ; 2.857      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.387     ; 2.857      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.387     ; 2.857      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.387     ; 2.857      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.403     ; 2.841      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.402     ; 2.842      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.389     ; 2.855      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.402     ; 2.842      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.388     ; 2.856      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.402     ; 2.842      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.391     ; 2.853      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.388     ; 2.856      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.402     ; 2.842      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.402     ; 2.842      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.402     ; 2.842      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.400     ; 2.844      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.388     ; 2.856      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.388     ; 2.856      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.388     ; 2.856      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.388     ; 2.856      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.387     ; 2.857      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.387     ; 2.857      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.387     ; 2.857      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.386     ; 2.858      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.385     ; 2.859      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.385     ; 2.859      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.385     ; 2.859      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.385     ; 2.859      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.387     ; 2.857      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.387     ; 2.857      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.387     ; 2.857      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.386     ; 2.858      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.385     ; 2.859      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.388     ; 2.856      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.388     ; 2.856      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.385     ; 2.859      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.403     ; 2.841      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.402     ; 2.842      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.391     ; 2.853      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.402     ; 2.842      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.402     ; 2.842      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.391     ; 2.853      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.393     ; 2.851      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.389     ; 2.855      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.389     ; 2.855      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.387     ; 2.857      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.385     ; 2.859      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.386     ; 2.858      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.388     ; 2.856      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.402     ; 2.842      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.402     ; 2.842      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[8]                                  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.398     ; 2.846      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[8]                                  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.395     ; 2.849      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.388     ; 2.856      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.385     ; 2.859      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[8]                                  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.390     ; 2.854      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[8]                                  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.391     ; 2.853      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.402     ; 2.842      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.391     ; 2.853      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.400     ; 2.844      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.393     ; 2.851      ;
; -2.986 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.393     ; 2.851      ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[2]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 3.919      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[18]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 3.919      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[3]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 3.919      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[19]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 3.919      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[4]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.007     ; 3.924      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[20]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.007     ; 3.924      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[16]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.007     ; 3.924      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[0]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.007     ; 3.924      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[1]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.007     ; 3.924      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[17]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.007     ; 3.924      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[21]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.007     ; 3.924      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[5]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.007     ; 3.924      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[22]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 3.919      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[6]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 3.919      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[23]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 3.919      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[7]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 3.919      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[24]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.007     ; 3.924      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[8]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.007     ; 3.924      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[9]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.007     ; 3.924      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[25]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.007     ; 3.924      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[26]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 3.919      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[10]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 3.919      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[27]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 3.919      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[11]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 3.919      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[12]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.007     ; 3.924      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[28]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.007     ; 3.924      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[13]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.007     ; 3.924      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[29]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.007     ; 3.924      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[30]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 3.919      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[14]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 3.919      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[15]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 3.919      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[31]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 3.919      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT27 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 4.582      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT24 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 4.582      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT23 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 4.582      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT26 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 4.582      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT25 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 4.582      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT22 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 4.582      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT35 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 4.582      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT28 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 4.582      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT29 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 4.582      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT21 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 4.582      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT16 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 4.582      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT15 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 4.582      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT6  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 4.582      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT30 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 4.582      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT31 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 4.582      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT33 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 4.582      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT34 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 4.582      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT18 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 4.582      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT20 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 4.582      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT19 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 4.582      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT17 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 4.582      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT2  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 4.582      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT8  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 4.582      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT32 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 4.582      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT14 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 4.582      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 4.582      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT1  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 4.582      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT3  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 4.582      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT4  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 4.582      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT12 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 4.582      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT10 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 4.582      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT13 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 4.582      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT9  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 4.582      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT5  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 4.582      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT11 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 4.582      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT7  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 4.582      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT11 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.047      ; 4.578      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT9  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.047      ; 4.578      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT10 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.047      ; 4.578      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT5  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.047      ; 4.578      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT4  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.047      ; 4.578      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT3  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.047      ; 4.578      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT6  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.047      ; 4.578      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT7  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.047      ; 4.578      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT8  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.047      ; 4.578      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.047      ; 4.578      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT1  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.047      ; 4.578      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT2  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.047      ; 4.578      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT6  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.580      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT8  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.580      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT9  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.580      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT7  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.580      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT5  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.580      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT22 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.580      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT23 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.580      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT4  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.580      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT12 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.580      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT15 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.580      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT17 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.580      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT16 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.580      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT20 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.580      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT21 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.580      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT10 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.580      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT11 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.580      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT3  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.580      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT1  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.580      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT13 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.580      ;
; 5.422 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT14 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.580      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK_50'                                                                                                                     ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.414 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.594     ; 5.028      ;
; 14.444 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.584      ;
; 14.444 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.584      ;
; 14.444 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.584      ;
; 14.444 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.584      ;
; 14.444 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.584      ;
; 14.444 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.584      ;
; 14.444 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.584      ;
; 14.444 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.584      ;
; 14.444 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.584      ;
; 14.444 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.584      ;
; 14.444 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.584      ;
; 14.444 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.584      ;
; 14.444 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.584      ;
; 14.444 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.584      ;
; 14.444 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.584      ;
; 14.444 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.584      ;
; 14.462 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.594     ; 4.980      ;
; 14.492 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.536      ;
; 14.492 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.536      ;
; 14.492 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.536      ;
; 14.492 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.536      ;
; 14.492 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.536      ;
; 14.492 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.536      ;
; 14.492 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.536      ;
; 14.492 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.536      ;
; 14.492 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.536      ;
; 14.492 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.536      ;
; 14.492 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.536      ;
; 14.492 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.536      ;
; 14.492 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.536      ;
; 14.492 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.536      ;
; 14.492 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.536      ;
; 14.492 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.536      ;
; 14.561 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.594     ; 4.881      ;
; 14.591 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.437      ;
; 14.591 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.437      ;
; 14.591 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.437      ;
; 14.591 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.437      ;
; 14.591 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.437      ;
; 14.591 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.437      ;
; 14.591 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.437      ;
; 14.591 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.437      ;
; 14.591 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.437      ;
; 14.591 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.437      ;
; 14.591 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.437      ;
; 14.591 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.437      ;
; 14.591 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.437      ;
; 14.591 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.437      ;
; 14.591 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.437      ;
; 14.591 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.437      ;
; 14.692 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.594     ; 4.750      ;
; 14.722 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.306      ;
; 14.722 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.306      ;
; 14.722 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.306      ;
; 14.722 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.306      ;
; 14.722 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.306      ;
; 14.722 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.306      ;
; 14.722 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.306      ;
; 14.722 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.306      ;
; 14.722 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.306      ;
; 14.722 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.306      ;
; 14.722 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.306      ;
; 14.722 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.306      ;
; 14.722 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.306      ;
; 14.722 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.306      ;
; 14.722 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.306      ;
; 14.722 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.306      ;
; 14.866 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.596     ; 4.574      ;
; 14.896 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.130      ;
; 14.896 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.130      ;
; 14.896 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.130      ;
; 14.896 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.130      ;
; 14.896 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.130      ;
; 14.896 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.130      ;
; 14.896 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.130      ;
; 14.896 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.130      ;
; 14.896 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.130      ;
; 14.896 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.130      ;
; 14.896 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.130      ;
; 14.896 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.130      ;
; 14.896 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.130      ;
; 14.896 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.130      ;
; 14.896 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.130      ;
; 14.896 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.130      ;
; 14.901 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.596     ; 4.539      ;
; 14.931 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.095      ;
; 14.931 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.095      ;
; 14.931 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.095      ;
; 14.931 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.095      ;
; 14.931 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.095      ;
; 14.931 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.095      ;
; 14.931 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.095      ;
; 14.931 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.095      ;
; 14.931 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.095      ;
; 14.931 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.095      ;
; 14.931 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.095      ;
; 14.931 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.095      ;
; 14.931 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.095      ;
; 14.931 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 5.095      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                                                                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.426 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; -0.001       ; 0.002      ; 1.693      ;
; 1.426 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_in_d1                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; -0.001       ; 0.002      ; 1.693      ;
; 3.306 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[0]                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 3.584      ;
; 3.306 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[1]                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 3.584      ;
; 3.306 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector[0]                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 3.584      ;
; 3.306 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|wr_address                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 3.583      ;
; 3.306 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[13]                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 3.581      ;
; 3.306 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[11]                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 3.581      ;
; 3.306 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[21]                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 3.581      ;
; 3.306 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_byteenable[0]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 3.584      ;
; 3.306 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_byteenable[1]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 3.584      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[4]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.059      ; 3.632      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[5]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.059      ; 3.632      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[6]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.059      ; 3.632      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[13]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 3.618      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[0]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.059      ; 3.632      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[1]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.059      ; 3.632      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[2]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.059      ; 3.632      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[3]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.059      ; 3.632      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[7]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.059      ; 3.632      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[8]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.059      ; 3.632      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[9]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.059      ; 3.632      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[10]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.059      ; 3.632      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[11]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.059      ; 3.632      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[12]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.059      ; 3.632      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[14]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.059      ; 3.632      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[15]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.059      ; 3.632      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[15]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.055      ; 3.628      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|fifo_contains_ones_n ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.034      ; 3.607      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 3.610      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[4]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.055      ; 3.628      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[5]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.055      ; 3.628      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|stage_1              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.038      ; 3.611      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|full_1               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.038      ; 3.611      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|full_0               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.038      ; 3.611      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[11]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.055      ; 3.628      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read_done                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 3.610      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[2]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.034      ; 3.607      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[0]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.034      ; 3.607      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[1]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.034      ; 3.607      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|stage_1              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.038      ; 3.611      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.010                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 3.610      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|stage_2              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 3.609      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|full_2               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.038      ; 3.611      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 3.610      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.001                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 3.610      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 3.610      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.100                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 3.610      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|stage_2              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 3.609      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|full_3               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.038      ; 3.611      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|stage_3              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 3.609      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 3.610      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 3.610      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|stage_3              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 3.609      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|full_4               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.038      ; 3.611      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|stage_4              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 3.613      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[10]                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 3.612      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[4]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.029      ; 3.602      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[3]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.025      ; 3.598      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[2]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.029      ; 3.602      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[5]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.029      ; 3.602      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[9]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.025      ; 3.598      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[8]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.025      ; 3.598      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[6]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.029      ; 3.602      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[7]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.025      ; 3.598      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[0]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.025      ; 3.598      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[1]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.029      ; 3.602      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[11]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.025      ; 3.598      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[13]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.025      ; 3.598      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[12]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.025      ; 3.598      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[10]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.029      ; 3.602      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|stage_4              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 3.613      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|full_5               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.038      ; 3.611      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|stage_5              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 3.613      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|stage_5              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 3.613      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|full_6               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.038      ; 3.611      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|stage_6              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.034      ; 3.607      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|stage_6              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.034      ; 3.607      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[1]                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 3.616      ;
; 3.307 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[7]                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 3.610      ;
; 3.308 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read_done                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 3.606      ;
; 3.308 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write_done                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 3.606      ;
; 3.308 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.010                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 3.606      ;
; 3.308 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.100                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 3.606      ;
; 3.308 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|stage_0              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 3.606      ;
; 3.308 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 3.606      ;
; 3.308 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_valid                                                                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.035      ; 3.609      ;
; 3.308 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|rd_valid[2]                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.035      ; 3.609      ;
; 3.308 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 3.606      ;
; 3.308 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.001                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 3.606      ;
; 3.308 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|stage_0              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 3.606      ;
; 3.308 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.035      ; 3.609      ;
; 3.308 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 3.606      ;
; 3.308 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 3.606      ;
; 3.308 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 3.606      ;
; 3.308 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[3]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.035      ; 3.609      ;
; 3.308 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_write                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.035      ; 3.609      ;
; 3.308 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[1]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.035      ; 3.609      ;
; 3.308 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[2]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.035      ; 3.609      ;
; 3.308 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[0]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.035      ; 3.609      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                   ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.858 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.029      ; 2.153      ;
; 1.858 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_in_d1                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.029      ; 2.153      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8:the_niosSystemCamControl_burst_8|reg_downstream_write                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 3.924      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8:the_niosSystemCamControl_burst_8|reg_downstream_nativeaddress[0]                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 3.924      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8:the_niosSystemCamControl_burst_8|reg_downstream_nativeaddress[1]                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 3.924      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|fp_op_type_s1_arbitrator:the_fp_op_type_s1|d1_reasons_to_wait                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 3.924      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8:the_niosSystemCamControl_burst_8|reg_downstream_read                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 3.924      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8:the_niosSystemCamControl_burst_8|transactions_remaining[2]                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 3.924      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8:the_niosSystemCamControl_burst_8|transactions_remaining[1]                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 3.924      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8:the_niosSystemCamControl_burst_8|transactions_remaining[0]                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 3.924      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|fifo_contains_ones_n     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 3.919      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11_upstream_arbitrator:the_niosSystemCamControl_burst_11_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_11_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_11_upstream|fifo_contains_ones_n ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 3.919      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream|fifo_contains_ones_n     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 3.919      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream|fifo_contains_ones_n ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 3.919      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|fifo_contains_ones_n     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 3.919      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream|fifo_contains_ones_n     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.021      ; 3.951      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mem_stall_OTERM17                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 3.916      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 3.916      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 3.916      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 3.916      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11:the_niosSystemCamControl_burst_11|registered_upstream_read                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 3.916      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_read                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.020      ; 3.950      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|onchip_reset_and_exception_s1_arbitrator:the_onchip_reset_and_exception_s1|Equal0~0_OTERM25                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.930      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|reg_downstream_read                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.026      ; 3.956      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|fp_result_s1_arbitrator:the_fp_result_s1|d1_reasons_to_wait                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.026      ; 3.956      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|transactions_remaining[2]                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.026      ; 3.956      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|cpu_0_instruction_master_arbiterlock~0_OTERM535                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.930      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 3.954      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|niosSystemCamControl_burst_7_upstream_load_fifo                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.025      ; 3.955      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.021      ; 3.951      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|i_read                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.930      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|transactions_remaining[1]                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.026      ; 3.956      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|transactions_remaining[0]                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.026      ; 3.956      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11:the_niosSystemCamControl_burst_11|registered_upstream_write                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 3.916      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|pending_upstream_write_reg                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.020      ; 3.950      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11_upstream_arbitrator:the_niosSystemCamControl_burst_11_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_11_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_11_upstream|how_many_ones[1]     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.013     ; 3.917      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11_upstream_arbitrator:the_niosSystemCamControl_burst_11_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_11_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_11_upstream|how_many_ones[2]     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.013     ; 3.917      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11_upstream_arbitrator:the_niosSystemCamControl_burst_11_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_11_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_11_upstream|how_many_ones[0]     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.013     ; 3.917      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11_upstream_arbitrator:the_niosSystemCamControl_burst_11_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_11_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_11_upstream|how_many_ones[3]     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.013     ; 3.917      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2:the_niosSystemCamControl_burst_2|reg_downstream_read                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 3.963      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2:the_niosSystemCamControl_burst_2|reg_downstream_write                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 3.963      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 3.963      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2:the_niosSystemCamControl_burst_2|upstream_readdatavalid                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 3.963      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|niosSystemCamControl_burst_2_upstream_load_fifo                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 3.919      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|niosSystemCamControl_burst_2_upstream_current_burst[0]                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.013     ; 3.917      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|how_many_ones[0]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 3.919      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|how_many_ones[1]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 3.919      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 3.919      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|niosSystemCamControl_burst_9_upstream_current_burst[0]                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 3.954      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|niosSystemCamControl_burst_9_upstream_load_fifo                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.028      ; 3.958      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|stage_0                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 3.946      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|how_many_ones[0]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 3.946      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 3.946      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|how_many_ones[1]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 3.946      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream|how_many_ones[0]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 3.954      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream|how_many_ones[1]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 3.954      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream|stage_0                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.025      ; 3.955      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|upstream_readdatavalid                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.026      ; 3.956      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|niosSystemCamControl_burst_7_upstream_current_burst[0]                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 3.954      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream|how_many_ones[1]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.021      ; 3.951      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream|how_many_ones[0]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.021      ; 3.951      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_readdata_d1[2]                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 3.933      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_readdata_d1[11]                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 3.932      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_readdata_d1[12]                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 3.933      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_readdata_d1[22]                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 3.932      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_readdata_d1[23]                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 3.960      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_readdata_d1[26]                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 3.960      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_readdata_d1[30]                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 3.960      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_active                                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 3.921      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11:the_niosSystemCamControl_burst_11|pending_upstream_write_reg_OTERM405                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 3.916      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_non_bursting_master_requests~0_OTERM379                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.930      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|cpu_0_instruction_master_qualified_request_sram_16bit_512k_0_avalon_slave_0~0_OTERM65                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.930      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|niosSystemCamControl_burst_2_upstream_current_burst[3]                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.013     ; 3.917      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|niosSystemCamControl_burst_9_upstream_current_burst[2]                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 3.954      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|niosSystemCamControl_burst_9_upstream_current_burst[1]                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 3.954      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|niosSystemCamControl_burst_9_upstream_current_burst[3]                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 3.954      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|stage_0                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.028      ; 3.958      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|niosSystemCamControl_burst_5_upstream_current_burst[4]                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 3.949      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|niosSystemCamControl_burst_5_upstream_current_burst[3]                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 3.949      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|niosSystemCamControl_burst_7_upstream_current_burst[1]                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 3.954      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|niosSystemCamControl_burst_7_upstream_current_burst[2]                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 3.954      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|niosSystemCamControl_burst_7_upstream_current_burst[3]                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 3.954      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|burstcount_fifo_for_niosSystemCamControl_burst_7_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_7_upstream|full_0                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.025      ; 3.955      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|data_counter[4]                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 3.947      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11:the_niosSystemCamControl_burst_11|transactions_remaining_reg[1]                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 3.927      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|pending_upstream_read_reg_OTERM33                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.020      ; 3.950      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|burstcount_fifo_for_niosSystemCamControl_burst_2_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_2_upstream|full_0                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 3.919      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|burstcount_fifo_for_niosSystemCamControl_burst_9_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_9_upstream|full_0                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.028      ; 3.958      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|niosSystemCamControl_burst_5_upstream_current_burst[1]                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 3.949      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|niosSystemCamControl_burst_5_upstream_current_burst[2]                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 3.949      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|niosSystemCamControl_burst_5_upstream_current_burst[0]                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 3.949      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_read_but_no_slave_selected_OTERM55                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.016     ; 3.914      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_read_but_no_slave_selected_OTERM59                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.013     ; 3.917      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8:the_niosSystemCamControl_burst_8|upstream_readdatavalid                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 3.924      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_dp_offset[0]                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 3.921      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_dp_offset[1]                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 3.921      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_dp_offset[2]                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 3.921      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ipending_reg_irq0                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 3.923      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 3.923      ;
; 3.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|transactions_remaining_reg[3]_OTERM445                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 3.925      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK_50'                                                                                                                                    ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.323 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 2.578      ;
; 2.323 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 2.578      ;
; 2.323 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 2.578      ;
; 2.323 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 2.578      ;
; 2.323 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 2.578      ;
; 2.323 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 2.578      ;
; 2.323 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 2.578      ;
; 2.323 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 2.578      ;
; 2.323 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 2.578      ;
; 2.323 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 2.578      ;
; 2.323 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 2.578      ;
; 2.323 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 2.578      ;
; 2.323 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 2.578      ;
; 2.323 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 2.578      ;
; 2.323 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 2.578      ;
; 2.323 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 2.578      ;
; 2.353 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.597     ; 2.022      ;
; 2.503 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 2.758      ;
; 2.503 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 2.758      ;
; 2.503 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 2.758      ;
; 2.503 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 2.758      ;
; 2.503 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 2.758      ;
; 2.503 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 2.758      ;
; 2.503 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 2.758      ;
; 2.503 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 2.758      ;
; 2.503 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 2.758      ;
; 2.503 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 2.758      ;
; 2.503 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 2.758      ;
; 2.503 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 2.758      ;
; 2.503 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 2.758      ;
; 2.503 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 2.758      ;
; 2.503 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 2.758      ;
; 2.503 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 2.758      ;
; 2.533 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.597     ; 2.202      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 3.272      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 3.272      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 3.269      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 3.269      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 3.269      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 3.269      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 3.269      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 3.269      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 3.269      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 3.269      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 3.269      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 3.272      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 3.269      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 3.269      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 3.269      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 3.269      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 3.271      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 3.271      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 3.271      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 3.271      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 3.271      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 3.271      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 3.271      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 3.271      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 3.271      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 3.271      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 3.271      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 3.271      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 3.272      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.277      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 3.274      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 3.274      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.277      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.277      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.277      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 3.274      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.277      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 3.274      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.277      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.277      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.277      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 3.274      ;
; 3.015 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.277      ;
; 3.471 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 3.729      ;
; 3.471 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 3.729      ;
; 3.471 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 3.729      ;
; 3.471 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 3.729      ;
; 3.471 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 3.729      ;
; 3.471 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 3.729      ;
; 3.471 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 3.729      ;
; 3.471 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 3.729      ;
; 3.471 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 3.729      ;
; 3.471 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 3.729      ;
; 3.471 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 3.729      ;
; 3.471 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 3.729      ;
; 3.471 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 3.729      ;
; 3.471 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 3.729      ;
; 3.471 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 3.729      ;
; 3.471 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 3.729      ;
; 3.501 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.594     ; 3.173      ;
; 3.894 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 4.152      ;
; 3.894 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 4.152      ;
; 3.894 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 4.152      ;
; 3.894 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 4.152      ;
; 3.894 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 4.152      ;
; 3.894 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 4.152      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+----------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_bht_data[0]                                                                                                                ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_bht_data[0]                                                                                                                ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_bht_data[1]                                                                                                                ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_bht_data[1]                                                                                                                ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg0          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg0          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg1          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg1          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg2          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg2          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg3          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg3          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg4          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg4          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg5          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg5          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg6          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg6          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg7          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg7          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_datain_reg0           ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_datain_reg0           ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_datain_reg1           ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_datain_reg1           ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_memory_reg0           ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_memory_reg0           ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_we_reg                ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_we_reg                ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg0          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg0          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg1          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg1          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg2          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg2          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg3          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg3          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg4          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg4          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg5          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg5          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg6          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg6          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg7          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg7          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_re_reg                ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_re_reg                ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a1~porta_memory_reg0           ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a1~porta_memory_reg0           ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg8  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0   ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1   ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2   ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3   ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4   ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5   ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6   ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0   ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg        ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0   ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1   ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2   ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3   ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4   ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5   ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6   ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0   ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg        ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                                                      ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                                                      ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                                                      ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                                                      ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                                                      ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                                                      ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                                                      ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                                                      ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                                                      ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0                            ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1                            ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2                            ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3                            ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4                            ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5                            ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6                            ;
+-------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[0]'                                                                                                                             ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------+
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1533 ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1535 ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537 ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1539 ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1307           ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1309           ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1231             ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1233             ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1235             ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode                         ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode                        ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                      ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                             ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1533 ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1535 ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537 ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1539 ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1307           ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1309           ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1231             ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1233             ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1235             ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode                         ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode                        ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                      ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                             ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_AccelHasControl_NEW_REG1306|clk                   ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_AccelHasControl_NEW_REG1308|clk                   ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_NEW_REG1532|clk         ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_NEW_REG1534|clk         ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_NEW_REG1536|clk         ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_NEW_REG1538|clk         ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamHasControl_NEW_REG1228|clk                     ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamHasControl_NEW_REG1230|clk                     ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamHasControl_NEW_REG1232|clk                     ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamHasControl_NEW_REG1234|clk                     ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamNOP|clk                                        ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadCamMode|clk                                   ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadNiosMode|clk                                  ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosHasControl|clk                                ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosNOP|clk                                       ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|inclk[0]                                        ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|outclk                                          ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_AccelHasControl_NEW_REG1306|clk                   ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_AccelHasControl_NEW_REG1308|clk                   ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_NEW_REG1532|clk         ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_NEW_REG1534|clk         ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_NEW_REG1536|clk         ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_NEW_REG1538|clk         ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamHasControl_NEW_REG1228|clk                     ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamHasControl_NEW_REG1230|clk                     ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamHasControl_NEW_REG1232|clk                     ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamHasControl_NEW_REG1234|clk                     ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamNOP|clk                                        ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadCamMode|clk                                   ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadNiosMode|clk                                  ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosHasControl|clk                                ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosNOP|clk                                       ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|inclk[0]                                        ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|outclk                                          ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]    ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+-------+------------+----------------------------------+
; KEY[*]       ; CLOCK_50   ; 6.116 ; 6.116 ; Rise       ; CLOCK_50                         ;
;  KEY[1]      ; CLOCK_50   ; 6.116 ; 6.116 ; Rise       ; CLOCK_50                         ;
; SW[*]        ; CLOCK_50   ; 1.417 ; 1.417 ; Rise       ; CLOCK_50                         ;
;  SW[0]       ; CLOCK_50   ; 1.417 ; 1.417 ; Rise       ; CLOCK_50                         ;
; SRAM_DQ[*]   ; CLOCK_50   ; 8.131 ; 8.131 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 7.051 ; 7.051 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 7.564 ; 7.564 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 7.866 ; 7.866 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 7.754 ; 7.754 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 7.200 ; 7.200 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 7.858 ; 7.858 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 7.380 ; 7.380 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 7.176 ; 7.176 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 7.250 ; 7.250 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 7.422 ; 7.422 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 7.349 ; 7.349 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 7.165 ; 7.165 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 8.131 ; 8.131 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 7.548 ; 7.548 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 7.155 ; 7.155 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 7.025 ; 7.025 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SW[*]        ; CLOCK_50   ; 7.297 ; 7.297 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SW[17]      ; CLOCK_50   ; 7.297 ; 7.297 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 4.334 ; 4.334 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.969 ; 3.969 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.225 ; 4.225 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.039 ; 4.039 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.607 ; 3.607 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.900 ; 3.900 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.716 ; 3.716 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.859 ; 3.859 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.060 ; 4.060 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.839 ; 3.839 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.334 ; 4.334 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.228 ; 4.228 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.195 ; 4.195 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.015 ; 4.015 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.861 ; 3.861 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.949 ; 3.949 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.215 ; 4.215 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+-------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; KEY[*]       ; CLOCK_50   ; -4.484 ; -4.484 ; Rise       ; CLOCK_50                         ;
;  KEY[1]      ; CLOCK_50   ; -4.484 ; -4.484 ; Rise       ; CLOCK_50                         ;
; SW[*]        ; CLOCK_50   ; -0.286 ; -0.286 ; Rise       ; CLOCK_50                         ;
;  SW[0]       ; CLOCK_50   ; -0.286 ; -0.286 ; Rise       ; CLOCK_50                         ;
; SRAM_DQ[*]   ; CLOCK_50   ; -6.003 ; -6.003 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -6.210 ; -6.210 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -6.531 ; -6.531 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -6.936 ; -6.936 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -6.481 ; -6.481 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -6.321 ; -6.321 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -6.344 ; -6.344 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -6.900 ; -6.900 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -6.003 ; -6.003 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -6.146 ; -6.146 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -6.352 ; -6.352 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -6.355 ; -6.355 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -6.356 ; -6.356 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -6.694 ; -6.694 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -6.602 ; -6.602 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -6.118 ; -6.118 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -6.428 ; -6.428 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SW[*]        ; CLOCK_50   ; -7.067 ; -7.067 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SW[17]      ; CLOCK_50   ; -7.067 ; -7.067 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; -0.983 ; -0.983 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -0.996 ; -0.996 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -1.026 ; -1.026 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.026 ; -1.026 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -0.998 ; -0.998 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -0.998 ; -0.998 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -0.998 ; -0.998 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -0.998 ; -0.998 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -1.022 ; -1.022 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -0.992 ; -0.992 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -1.022 ; -1.022 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -1.022 ; -1.022 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -1.007 ; -1.007 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -1.007 ; -1.007 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -1.017 ; -1.017 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -1.017 ; -1.017 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -0.983 ; -0.983 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; GPIO_1[*]      ; CLOCK_50   ; 10.389 ; 10.389 ; Rise       ; CLOCK_50                         ;
;  GPIO_1[16]    ; CLOCK_50   ; 9.629  ; 9.629  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[17]    ; CLOCK_50   ; 9.827  ; 9.827  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[24]    ; CLOCK_50   ; 10.389 ; 10.389 ; Rise       ; CLOCK_50                         ;
; VGA_CLK        ; CLOCK_50   ; 10.169 ; 10.169 ; Rise       ; CLOCK_50                         ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 9.693  ; 9.693  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 7.646  ; 7.646  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 8.759  ; 8.759  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 8.884  ; 8.884  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 8.764  ; 8.764  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 8.662  ; 8.662  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 8.809  ; 8.809  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 9.587  ; 9.587  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 8.324  ; 8.324  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 8.856  ; 8.856  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 9.693  ; 9.693  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 9.524  ; 9.524  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 9.198  ; 9.198  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 9.689  ; 9.689  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 9.018  ; 9.018  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 10.474 ; 10.474 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.187 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 9.598  ; 9.598  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 9.153  ; 9.153  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 9.105  ; 9.105  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 9.097  ; 9.097  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 9.790  ; 9.790  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.187 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 8.966  ; 8.966  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 8.317  ; 8.317  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 8.966  ; 8.966  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 8.458  ; 8.458  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 8.658  ; 8.658  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 7.853  ; 7.853  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 8.299  ; 8.299  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 8.457  ; 8.457  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 8.334  ; 8.334  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 7.579  ; 7.579  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 8.074  ; 8.074  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 7.664  ; 7.664  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 7.902  ; 7.902  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 8.152  ; 8.152  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 8.205  ; 8.205  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 8.140  ; 8.140  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 8.243  ; 8.243  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 8.397  ; 8.397  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 7.794  ; 7.794  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 7.180  ; 7.180  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.867  ; 4.867  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 4.864  ; 4.864  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 4.832  ; 4.832  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 4.787  ; 4.787  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 4.867  ; 4.867  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 4.566  ; 4.566  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.533  ; 4.533  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.517  ; 4.517  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 4.549  ; 4.549  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 4.307  ; 4.307  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 4.369  ; 4.369  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.308  ; 4.308  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.337  ; 4.337  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.304  ; 4.304  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.300  ; 4.300  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 4.294  ; 4.294  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.297  ; 4.297  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 7.340  ; 7.340  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 8.343  ; 8.343  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 7.387  ; 7.387  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 8.423  ; 8.423  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; UART_TXD       ; CLOCK_50   ; 6.117  ; 6.117  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 10.103 ; 10.103 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 9.218  ; 9.218  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 10.103 ; 10.103 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 8.806  ; 8.806  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 7.839  ; 7.839  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 7.892  ; 7.892  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 7.955  ; 7.955  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 8.780  ; 8.780  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 7.822  ; 7.822  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 8.212  ; 8.212  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 9.061  ; 9.061  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 8.646  ; 8.646  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 8.394  ; 8.394  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_50   ; 8.515  ; 8.515  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_50   ; 7.809  ; 7.809  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_50   ; 9.789  ; 9.789  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_50   ; 9.146  ; 9.146  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 10.078 ; 10.078 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 8.574  ; 8.574  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 10.078 ; 10.078 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 8.199  ; 8.199  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 8.475  ; 8.475  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 8.799  ; 8.799  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 8.820  ; 8.820  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 8.443  ; 8.443  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 9.946  ; 9.946  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 8.560  ; 8.560  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 9.002  ; 9.002  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 9.240  ; 9.240  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 8.617  ; 8.617  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 9.483  ; 9.483  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 8.899  ; 8.899  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 9.450  ; 9.450  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 9.034  ; 9.034  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_50   ; 8.309  ; 8.309  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_50   ; 9.197  ; 9.197  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_50   ; 8.253  ; 8.253  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_50   ; 8.948  ; 8.948  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; GPIO_1[*]      ; CLOCK_50   ; 9.629  ; 9.629  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[16]    ; CLOCK_50   ; 9.629  ; 9.629  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[17]    ; CLOCK_50   ; 9.827  ; 9.827  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[24]    ; CLOCK_50   ; 10.389 ; 10.389 ; Rise       ; CLOCK_50                         ;
; VGA_CLK        ; CLOCK_50   ; 10.169 ; 10.169 ; Rise       ; CLOCK_50                         ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 3.412  ; 3.412  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 5.085  ; 5.085  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 6.155  ; 6.155  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.531  ; 3.531  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 3.470  ; 3.470  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.412  ; 3.412  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.543  ; 3.543  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.721  ; 3.721  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 3.987  ; 3.987  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.903  ; 3.903  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.890  ; 3.890  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 4.055  ; 4.055  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.885  ; 3.885  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 4.110  ; 4.110  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 4.100  ; 4.100  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 4.108  ; 4.108  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.187 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 4.623  ; 4.623  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 4.204  ; 4.204  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.477  ; 3.477  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 4.150  ; 4.150  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.008  ; 3.008  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.187 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 5.219  ; 5.219  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 5.823  ; 5.823  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 5.730  ; 5.730  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 5.219  ; 5.219  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 5.409  ; 5.409  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 5.658  ; 5.658  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 5.633  ; 5.633  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 5.668  ; 5.668  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 5.947  ; 5.947  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 5.789  ; 5.789  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 5.793  ; 5.793  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 5.641  ; 5.641  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 5.469  ; 5.469  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 5.798  ; 5.798  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 5.794  ; 5.794  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 5.627  ; 5.627  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 6.036  ; 6.036  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 5.763  ; 5.763  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 5.414  ; 5.414  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 5.408  ; 5.408  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.294  ; 4.294  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 4.864  ; 4.864  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 4.832  ; 4.832  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 4.787  ; 4.787  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 4.867  ; 4.867  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 4.566  ; 4.566  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.533  ; 4.533  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.517  ; 4.517  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 4.549  ; 4.549  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 4.307  ; 4.307  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 4.369  ; 4.369  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.308  ; 4.308  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.337  ; 4.337  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.304  ; 4.304  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.300  ; 4.300  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 4.294  ; 4.294  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.297  ; 4.297  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 5.453  ; 5.453  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 4.939  ; 4.939  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 5.528  ; 5.528  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 5.219  ; 5.219  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; UART_TXD       ; CLOCK_50   ; 6.117  ; 6.117  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 4.414  ; 4.414  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 7.372  ; 7.372  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 8.474  ; 8.474  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 8.614  ; 8.614  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 5.150  ; 5.150  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 5.318  ; 5.318  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 5.016  ; 5.016  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 5.422  ; 5.422  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 5.031  ; 5.031  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 4.685  ; 4.685  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 4.414  ; 4.414  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 4.432  ; 4.432  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 4.671  ; 4.671  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_50   ; 5.558  ; 5.558  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_50   ; 5.576  ; 5.576  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_50   ; 9.404  ; 9.404  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_50   ; 6.213  ; 6.213  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 6.458  ; 6.458  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 6.927  ; 6.927  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 8.456  ; 8.456  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 6.458  ; 6.458  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 6.766  ; 6.766  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 7.309  ; 7.309  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 7.225  ; 7.225  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 6.961  ; 6.961  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 8.382  ; 8.382  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 6.906  ; 6.906  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 7.350  ; 7.350  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 7.645  ; 7.645  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 7.017  ; 7.017  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 8.093  ; 8.093  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 7.043  ; 7.043  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 8.224  ; 8.224  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 7.578  ; 7.578  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_50   ; 6.040  ; 6.040  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_50   ; 8.998  ; 8.998  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_50   ; 5.989  ; 5.989  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_50   ; 7.723  ; 7.723  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Output Enable Times                                                                      ;
+--------------+------------+-------+------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 7.684 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 8.180 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 7.979 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 7.979 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 7.959 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 7.915 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 7.915 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 7.915 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 7.684 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 7.937 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 7.937 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 7.937 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 7.937 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 7.920 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 7.920 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 8.142 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 8.142 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 8.667 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 8.667 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 8.697 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 8.697 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 8.987 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 8.987 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 8.987 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 8.987 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 9.029 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 8.999 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 9.029 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 9.029 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 9.025 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 9.025 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 9.035 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 9.035 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 9.302 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                              ;
+--------------+------------+-------+------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 4.480 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 4.976 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 4.775 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.775 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.755 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.711 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.711 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.711 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.480 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.733 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.733 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.733 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.733 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.716 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.716 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.938 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 4.938 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 7.452 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 7.452 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 7.482 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 7.482 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 7.772 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 7.772 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 7.772 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 7.772 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 7.814 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 7.784 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 7.814 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 7.814 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 7.810 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 7.810 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 7.820 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 7.820 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 8.087 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 7.684     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 8.180     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 7.979     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 7.979     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 7.959     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 7.915     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 7.915     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 7.915     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 7.684     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 7.937     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 7.937     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 7.937     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 7.937     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 7.920     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 7.920     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 8.142     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 8.142     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 8.667     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 8.667     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 8.697     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 8.697     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 8.987     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 8.987     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 8.987     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 8.987     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 9.029     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 8.999     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 9.029     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 9.029     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 9.025     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 9.025     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 9.035     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 9.035     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 9.302     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 4.480     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 4.976     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 4.775     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.775     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.755     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.711     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.711     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.711     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.480     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.733     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.733     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.733     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.733     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.716     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.716     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.938     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 4.938     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 7.452     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 7.452     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 7.482     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 7.482     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 7.772     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 7.772     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 7.772     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 7.772     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 7.814     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 7.784     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 7.814     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 7.814     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 7.810     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 7.810     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 7.820     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 7.820     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 8.087     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


+-----------------------------------------------------------+
; Fast Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[2] ; -0.327 ; -8.889        ;
; unew|altpll_component|pll|clk[0] ; -0.177 ; -1.248        ;
; unew|altpll_component|pll|clk[1] ; 0.577  ; 0.000         ;
; CLOCK_50                         ; 17.634 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Hold Summary                                  ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; CLOCK_50                         ; 0.215 ; 0.000         ;
; unew|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 0.215 ; 0.000         ;
; unew|altpll_component|pll|clk[2] ; 0.215 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast Model Recovery Summary                               ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[2] ; -2.181 ; -282.806      ;
; unew|altpll_component|pll|clk[1] ; 2.822  ; 0.000         ;
; CLOCK_50                         ; 17.151 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Removal Summary                               ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; unew|altpll_component|pll|clk[2] ; 0.745 ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 0.934 ; 0.000         ;
; CLOCK_50                         ; 1.196 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[1] ; 2.873  ; 0.000         ;
; unew|altpll_component|pll|clk[2] ; 3.175  ; 0.000         ;
; unew|altpll_component|pll|clk[0] ; 4.555  ; 0.000         ;
; CLOCK_50                         ; 9.000  ; 0.000         ;
; altera_reserved_tck              ; 97.778 ; 0.000         ;
+----------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -0.327 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[10]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.601     ; 0.980      ;
; -0.324 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[11]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.601     ; 0.977      ;
; -0.324 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[9]                                                                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.601     ; 0.977      ;
; -0.288 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[20]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.600     ; 0.942      ;
; -0.283 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[20]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.602     ; 0.935      ;
; -0.240 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[13]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.628     ; 0.866      ;
; -0.239 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[18]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.628     ; 0.865      ;
; -0.239 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[10]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.628     ; 0.865      ;
; -0.237 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.628     ; 0.863      ;
; -0.235 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[15]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.628     ; 0.861      ;
; -0.235 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[11]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.628     ; 0.861      ;
; -0.232 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[16]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.628     ; 0.858      ;
; -0.209 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[17]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.611     ; 0.852      ;
; -0.207 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[14]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.611     ; 0.850      ;
; -0.194 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[21]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.600     ; 0.848      ;
; -0.192 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[19]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.602     ; 0.844      ;
; -0.192 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[12]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.602     ; 0.844      ;
; -0.182 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[16]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.600     ; 0.836      ;
; -0.180 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[18]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.600     ; 0.834      ;
; -0.176 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[18]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.607     ; 0.823      ;
; -0.174 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[18]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.824      ;
; -0.173 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[10]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.823      ;
; -0.171 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.602     ; 0.823      ;
; -0.170 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[15]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.820      ;
; -0.168 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[14]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.818      ;
; -0.164 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[21]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.814      ;
; -0.125 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[14]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.775      ;
; -0.125 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.775      ;
; -0.124 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[17]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.774      ;
; -0.124 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.774      ;
; -0.122 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[13]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.772      ;
; -0.120 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[21]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.770      ;
; -0.118 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.768      ;
; -0.118 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[12]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.768      ;
; -0.116 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.766      ;
; -0.112 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[16]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.762      ;
; -0.112 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[15]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.762      ;
; -0.106 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.756      ;
; -0.105 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.755      ;
; -0.105 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[12]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.755      ;
; -0.104 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[19]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.754      ;
; -0.104 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[14]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.754      ;
; -0.103 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[16]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.753      ;
; -0.103 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[9]                                                                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.753      ;
; -0.101 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[13]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.751      ;
; -0.101 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.751      ;
; -0.099 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.749      ;
; -0.099 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[17]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.749      ;
; -0.080 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[19]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.730      ;
; -0.079 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[12]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.729      ;
; -0.076 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[8]                                                                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.726      ;
; -0.076 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[13]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.726      ;
; -0.074 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[17]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.724      ;
; -0.057 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[8]                                                                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.707      ;
; -0.055 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                 ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.705      ;
; -0.055 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|mWR                                                                                                        ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.705      ;
; -0.053 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                 ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.703      ;
; -0.052 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|mRD_OTERM1313                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.702      ;
; -0.031 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                 ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.681      ;
; 0.017  ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[21]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.633      ;
; 0.017  ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[20]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.633      ;
; 0.026  ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[15]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.624      ;
; 0.027  ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.623      ;
; 0.027  ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[19]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.623      ;
; 0.033  ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[20]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.617      ;
; 0.218  ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|mADDR[18]_OTERM1319_OTERM1529                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.432      ;
; 0.580  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[3]    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[3]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.564      ;
; 0.588  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_writedata_d1[15] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_writedata[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.556      ;
; 0.595  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_writedata_d1[1]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_writedata[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.549      ;
; 0.651  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_address_d1[1]    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[1]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.493      ;
; 0.663  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_address_d1[10]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[10]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.481      ;
; 0.664  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_byteenable_d1[1] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_byteenable[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.480      ;
; 0.665  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_byteenable_d1[0] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_byteenable[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.479      ;
; 0.667  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[15]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[15]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.477      ;
; 0.667  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_address_d1[19]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[19]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.477      ;
; 0.667  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[5]    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[5]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.477      ;
; 0.668  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_address_d1[20]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[20]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.476      ;
; 0.668  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_writedata_d1[12] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_writedata[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.476      ;
; 0.669  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_writedata_d1[5]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_writedata[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.475      ;
; 0.669  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[13]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[13]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.475      ;
; 0.669  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_address_d1[17]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[17]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.475      ;
; 0.669  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[19]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[19]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.475      ;
; 0.669  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[20]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[20]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.475      ;
; 0.669  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[9]    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[9]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.475      ;
; 0.669  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[7]    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[7]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.475      ;
; 0.669  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[8]    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[8]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.475      ;
; 0.670  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_writedata_d1[4]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_writedata[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.474      ;
; 0.670  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[14]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[14]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.474      ;
; 0.670  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_writedata_d1[0]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_writedata[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.474      ;
; 0.670  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_writedata_d1[2]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_writedata[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.474      ;
; 0.670  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[2]    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[2]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.474      ;
; 0.676  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[4]    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[4]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.468      ;
; 0.677  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_address_d1[7]    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[7]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.000      ; 0.466      ;
; 0.744  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[1]    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[1]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.400      ;
; 0.744  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_address_d1[2]    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[2]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.400      ;
; 0.749  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_address_d1[12]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[12]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.395      ;
; 0.749  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_writedata_d1[9]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_writedata[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.395      ;
; 0.750  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_writedata_d1[4]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_writedata[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.394      ;
; 0.750  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_writedata_d1[0]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_writedata[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.394      ;
; 0.751  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_address_d1[21]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[21]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.393      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'unew|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -0.177 ; Decoder0~0_OTERM1237                                                                      ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1307           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 0.278        ; 0.001      ; 0.488      ;
; -0.176 ; niosSystemCamControl:niosSystemCamControl_inst|fp_op_type:the_fp_op_type|data_out[6]      ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1533 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 0.278        ; 0.001      ; 0.487      ;
; -0.123 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 0.278        ; 0.001      ; 0.434      ;
; -0.106 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1233             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 0.278        ; 0.001      ; 0.417      ;
; -0.105 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 0.278        ; 0.001      ; 0.416      ;
; -0.105 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 0.278        ; 0.001      ; 0.416      ;
; -0.103 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 0.278        ; 0.001      ; 0.414      ;
; -0.102 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 0.278        ; 0.001      ; 0.413      ;
; -0.086 ; niosSystemCamControl:niosSystemCamControl_inst|fp_op_type:the_fp_op_type|data_out[2]      ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1535 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 0.278        ; 0.001      ; 0.397      ;
; -0.084 ; Equal4~0_OTERM1541                                                                        ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1235             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 0.278        ; 0.001      ; 0.395      ;
; -0.081 ; Equal3~0_OTERM1241                                                                        ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1309           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 0.278        ; 0.001      ; 0.392      ;
; 9.356  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1539       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 1.787      ;
; 9.452  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 1.691      ;
; 9.576  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1233                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.001      ; 1.568      ;
; 9.677  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1539       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; -0.001     ; 1.465      ;
; 9.703  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1535       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.025      ; 1.465      ;
; 9.730  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1533       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.025      ; 1.438      ;
; 9.742  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1307                 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.025      ; 1.426      ;
; 9.756  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1231                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 1.387      ;
; 9.773  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; -0.001     ; 1.369      ;
; 9.805  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1309                 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.025      ; 1.363      ;
; 9.825  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1235                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.025      ; 1.343      ;
; 9.915  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 1.228      ;
; 9.951  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1233                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 1.192      ;
; 10.002 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1539       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 1.141      ;
; 10.024 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1535       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.024      ; 1.143      ;
; 10.051 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1533       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.024      ; 1.116      ;
; 10.063 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1307                 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.024      ; 1.104      ;
; 10.098 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 1.045      ;
; 10.126 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1309                 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.024      ; 1.041      ;
; 10.188 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1233                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1539 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.001      ; 0.956      ;
; 10.196 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1231                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; -0.001     ; 0.946      ;
; 10.265 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1235                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.024      ; 0.902      ;
; 10.276 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1233                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.001      ; 0.868      ;
; 10.349 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1535       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.025      ; 0.819      ;
; 10.355 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; -0.001     ; 0.787      ;
; 10.368 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1231                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1539 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.775      ;
; 10.376 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1533       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.025      ; 0.792      ;
; 10.388 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1307                 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.025      ; 0.780      ;
; 10.437 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1235                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1539 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.025      ; 0.731      ;
; 10.451 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1309                 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.025      ; 0.717      ;
; 10.492 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                            ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.651      ;
; 10.527 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1539 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.616      ;
; 10.532 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode                               ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.611      ;
; 10.553 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1231             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.001      ; 0.591      ;
; 10.598 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode                         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.545      ;
; 10.604 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.539      ;
; 10.652 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode                        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.491      ;
; 10.700 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode                              ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.443      ;
; 10.776 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                            ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.367      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.577 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[4]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[4]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.565      ;
; 0.582 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[6]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[6]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.560      ;
; 0.585 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[5]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[5]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.558      ;
; 0.632 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[8]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[8]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.511      ;
; 0.633 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[9]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[9]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.510      ;
; 0.646 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[1]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[1]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.497      ;
; 0.646 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[1]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[1]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.497      ;
; 0.663 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[14] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[14] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.480      ;
; 0.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[4]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[4]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; 0.000      ; 0.480      ;
; 0.665 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[13] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[13] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.478      ;
; 0.665 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[3]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[3]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.478      ;
; 0.665 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[9]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[9]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.478      ;
; 0.666 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[10] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[10] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.476      ;
; 0.666 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[12] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[12] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.476      ;
; 0.666 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[15] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[15] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.477      ;
; 0.667 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[7]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[7]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.475      ;
; 0.667 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[11] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[11] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.475      ;
; 0.668 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[0]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[0]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.475      ;
; 0.668 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[13] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[13] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.475      ;
; 0.669 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[0]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[0]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.474      ;
; 0.669 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[15] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[15] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.473      ;
; 0.670 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[6]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[6]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.473      ;
; 0.671 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[10] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[10] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.472      ;
; 0.672 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[2]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[2]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.471      ;
; 0.678 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[14] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[14] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.464      ;
; 0.751 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[11] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[11] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.392      ;
; 0.752 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[5]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[5]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.391      ;
; 0.752 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[12] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[12] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.391      ;
; 0.753 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[2]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[2]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.390      ;
; 0.754 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[3]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[3]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.389      ;
; 0.754 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[8]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[8]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.389      ;
; 0.755 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[7]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[7]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.388      ;
; 3.571 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[6]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.009     ; 1.452      ;
; 3.588 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[18]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.009     ; 1.435      ;
; 3.688 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[10]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.009     ; 1.335      ;
; 3.691 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[2]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.009     ; 1.332      ;
; 3.746 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[19]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.010     ; 1.276      ;
; 3.756 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[27]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.010     ; 1.266      ;
; 3.761 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[13]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.005     ; 1.266      ;
; 3.765 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[14]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.009     ; 1.258      ;
; 3.802 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[26]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.009     ; 1.221      ;
; 3.817 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[21]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.005     ; 1.210      ;
; 3.841 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[15]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.010     ; 1.181      ;
; 3.844 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[30]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.009     ; 1.179      ;
; 3.875 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[3]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.010     ; 1.147      ;
; 3.875 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[19]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.010     ; 1.147      ;
; 3.875 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[23]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.010     ; 1.147      ;
; 3.875 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[7]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.010     ; 1.147      ;
; 3.875 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[27]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.010     ; 1.147      ;
; 3.875 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[11]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.010     ; 1.147      ;
; 3.875 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[15]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.010     ; 1.147      ;
; 3.875 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[31]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.010     ; 1.147      ;
; 3.880 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[3]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.010     ; 1.142      ;
; 3.880 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[24]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.005     ; 1.147      ;
; 3.883 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[20]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.005     ; 1.144      ;
; 3.888 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[31]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.010     ; 1.134      ;
; 3.889 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[4]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.005     ; 1.138      ;
; 3.895 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[22]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.009     ; 1.128      ;
; 3.900 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[1]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.005     ; 1.127      ;
; 3.919 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[17]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.005     ; 1.108      ;
; 3.926 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[21]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[21]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 1.109      ;
; 3.940 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[29]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.005     ; 1.087      ;
; 3.958 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[25]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.005     ; 1.069      ;
; 3.960 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[11]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.010     ; 1.062      ;
; 3.962 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[23]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.010     ; 1.060      ;
; 3.965 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[16]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.005     ; 1.062      ;
; 3.965 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[16]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[28]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.006      ; 1.073      ;
; 3.966 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[7]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.010     ; 1.056      ;
; 3.966 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[12]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.005     ; 1.061      ;
; 3.967 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[16]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[24]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.006      ; 1.071      ;
; 3.967 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[8]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[20]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.006      ; 1.071      ;
; 3.973 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[8]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.005     ; 1.054      ;
; 3.976 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[28]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[4]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.006      ; 1.062      ;
; 3.976 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[21]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[29]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 1.059      ;
; 3.984 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[29]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[9]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 1.051      ;
; 3.992 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[30]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[6]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.002      ; 1.042      ;
; 3.992 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[21]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[1]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 1.043      ;
; 3.994 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[14]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[26]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.002      ; 1.040      ;
; 3.995 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[1]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[9]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 1.040      ;
; 3.997 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[29]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[5]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 1.038      ;
; 4.000 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[25]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[5]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 1.035      ;
; 4.001 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[6]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[18]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.002      ; 1.033      ;
; 4.004 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[28]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.005     ; 1.023      ;
; 4.007 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[9]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[13]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 1.028      ;
; 4.012 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[22]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[2]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.002      ; 1.022      ;
; 4.012 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[9]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.005     ; 1.015      ;
; 4.023 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[5]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.005     ; 1.004      ;
; 4.027 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[31]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[11]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 1.003      ;
; 4.050 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[4]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[12]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.006      ; 0.988      ;
; 4.051 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[24]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[0]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.006      ; 0.987      ;
; 4.056 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[4]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[16]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.006      ; 0.982      ;
; 4.056 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[28]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[8]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.006      ; 0.982      ;
; 4.059 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[13]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[17]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 0.976      ;
; 4.063 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[9]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[21]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 0.972      ;
; 4.066 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[5]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[17]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 0.969      ;
; 4.075 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[5]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[13]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 0.960      ;
; 4.075 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[9]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[17]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 0.960      ;
; 4.078 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[18]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[26]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.002      ; 0.956      ;
; 4.081 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[23]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[3]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 0.949      ;
; 4.082 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[1]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[13]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 0.953      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                           ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.634 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.405      ;
; 17.634 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.405      ;
; 17.634 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.405      ;
; 17.634 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.405      ;
; 17.634 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.405      ;
; 17.634 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.405      ;
; 17.634 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.405      ;
; 17.634 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.405      ;
; 17.634 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.405      ;
; 17.657 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.382      ;
; 17.657 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.382      ;
; 17.657 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.382      ;
; 17.657 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.382      ;
; 17.657 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.382      ;
; 17.657 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.382      ;
; 17.657 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.382      ;
; 17.657 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.382      ;
; 17.657 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.382      ;
; 17.664 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.373      ;
; 17.687 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.350      ;
; 17.693 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.346      ;
; 17.693 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.346      ;
; 17.693 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.346      ;
; 17.693 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.346      ;
; 17.693 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.346      ;
; 17.693 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.346      ;
; 17.693 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.346      ;
; 17.693 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.346      ;
; 17.693 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.346      ;
; 17.723 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.314      ;
; 17.724 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.313      ;
; 17.724 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.313      ;
; 17.724 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.313      ;
; 17.724 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.313      ;
; 17.747 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.290      ;
; 17.747 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.290      ;
; 17.747 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.290      ;
; 17.747 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.290      ;
; 17.769 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.270      ;
; 17.769 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.270      ;
; 17.769 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.270      ;
; 17.769 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.270      ;
; 17.769 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.270      ;
; 17.769 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.270      ;
; 17.769 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.270      ;
; 17.769 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.270      ;
; 17.769 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.270      ;
; 17.783 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.254      ;
; 17.783 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.254      ;
; 17.783 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.254      ;
; 17.783 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.254      ;
; 17.799 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.238      ;
; 17.825 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.212      ;
; 17.825 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.212      ;
; 17.825 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.212      ;
; 17.825 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.212      ;
; 17.825 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.212      ;
; 17.825 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.212      ;
; 17.825 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.212      ;
; 17.825 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.212      ;
; 17.825 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.212      ;
; 17.833 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[24]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.197      ;
; 17.833 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[21]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.197      ;
; 17.833 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[23]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.197      ;
; 17.833 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[22]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.197      ;
; 17.833 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[29]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.197      ;
; 17.833 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[31]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.197      ;
; 17.833 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[30]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.197      ;
; 17.833 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[20]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.197      ;
; 17.833 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[28]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.197      ;
; 17.833 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[27]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.197      ;
; 17.833 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[26]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.197      ;
; 17.833 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[25]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.197      ;
; 17.833 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[16]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.197      ;
; 17.833 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[18]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.197      ;
; 17.833 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[19]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.197      ;
; 17.833 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[17]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.197      ;
; 17.841 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.196      ;
; 17.841 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.196      ;
; 17.841 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.196      ;
; 17.841 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.196      ;
; 17.841 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.196      ;
; 17.841 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.196      ;
; 17.841 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.196      ;
; 17.841 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.196      ;
; 17.841 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.196      ;
; 17.855 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.180      ;
; 17.859 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.178      ;
; 17.859 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.178      ;
; 17.859 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.178      ;
; 17.859 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.178      ;
; 17.871 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.164      ;
; 17.874 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[24]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.156      ;
; 17.874 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[21]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.156      ;
; 17.874 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[23]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.156      ;
; 17.874 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[22]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.156      ;
; 17.874 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[29]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.156      ;
; 17.874 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[31]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.156      ;
; 17.874 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[30]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.156      ;
; 17.874 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[20]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.156      ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                       ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|senosr_exposure[3]     ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rClk[1]                                  ; rClk[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rClk[0]                                  ; rClk[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.243 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.329 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.481      ;
; 0.353 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.505      ;
; 0.355 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.357 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.359 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; rClk[0]                                  ; rClk[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.371 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.450 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.601      ;
; 0.491 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.643      ;
; 0.493 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.645      ;
; 0.495 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.495 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.497 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.649      ;
; 0.498 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'unew|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                            ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.291 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode                              ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.443      ;
; 0.339 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode                        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.491      ;
; 0.387 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.539      ;
; 0.393 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode                         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.545      ;
; 0.438 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1231             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.591      ;
; 0.459 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode                               ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.611      ;
; 0.464 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1539 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.616      ;
; 0.499 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                            ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.540 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1309                 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 0.717      ;
; 0.554 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1235                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1539 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 0.731      ;
; 0.603 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1307                 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 0.780      ;
; 0.615 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1533       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 0.792      ;
; 0.623 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1231                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1539 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.775      ;
; 0.636 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.787      ;
; 0.642 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1535       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 0.819      ;
; 0.715 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1233                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.868      ;
; 0.726 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1235                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 0.902      ;
; 0.795 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1231                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.946      ;
; 0.803 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1233                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1539 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.956      ;
; 0.865 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1309                 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 1.041      ;
; 0.893 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.045      ;
; 0.928 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1307                 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 1.104      ;
; 0.940 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1533       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 1.116      ;
; 0.967 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1535       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 1.143      ;
; 0.975 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1233                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.127      ;
; 0.989 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1539       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.141      ;
; 1.072 ; Equal3~0_OTERM1241                                                                        ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1309           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -0.833       ; 0.001      ; 0.392      ;
; 1.075 ; Equal4~0_OTERM1541                                                                        ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1235             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -0.833       ; 0.001      ; 0.395      ;
; 1.076 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.228      ;
; 1.077 ; niosSystemCamControl:niosSystemCamControl_inst|fp_op_type:the_fp_op_type|data_out[2]      ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1535 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -0.833       ; 0.001      ; 0.397      ;
; 1.093 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -0.833       ; 0.001      ; 0.413      ;
; 1.094 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -0.833       ; 0.001      ; 0.414      ;
; 1.096 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -0.833       ; 0.001      ; 0.416      ;
; 1.096 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -0.833       ; 0.001      ; 0.416      ;
; 1.097 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1233             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -0.833       ; 0.001      ; 0.417      ;
; 1.114 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -0.833       ; 0.001      ; 0.434      ;
; 1.166 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1235                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 1.343      ;
; 1.167 ; niosSystemCamControl:niosSystemCamControl_inst|fp_op_type:the_fp_op_type|data_out[6]      ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1533 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -0.833       ; 0.001      ; 0.487      ;
; 1.168 ; Decoder0~0_OTERM1237                                                                      ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1307           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -0.833       ; 0.001      ; 0.488      ;
; 1.186 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1309                 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 1.363      ;
; 1.218 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.369      ;
; 1.235 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1231                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.387      ;
; 1.249 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1307                 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 1.426      ;
; 1.261 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1533       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 1.438      ;
; 1.288 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1535       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 1.465      ;
; 1.314 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1539       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.465      ;
; 1.361 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1233                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.514      ;
; 1.539 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.691      ;
; 1.635 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1539       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.787      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                   ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read                                                                                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8:the_niosSystemCamControl_burst_8|transactions_remaining[2]                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8:the_niosSystemCamControl_burst_8|transactions_remaining[2]                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_write                                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_write                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_active                                                                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_active                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_wr_active                                                                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_wr_active                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|fifo_contains_ones_n     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|fifo_contains_ones_n     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11_upstream_arbitrator:the_niosSystemCamControl_burst_11_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_11_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_11_upstream|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11_upstream_arbitrator:the_niosSystemCamControl_burst_11_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_11_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_11_upstream|fifo_contains_ones_n ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream|fifo_contains_ones_n     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream|fifo_contains_ones_n     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream|fifo_contains_ones_n ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|fifo_contains_ones_n     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|fifo_contains_ones_n     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|fifo_contains_ones_n     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|fifo_contains_ones_n     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|fifo_contains_ones_n     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|fifo_contains_ones_n     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|fifo_contains_ones_n     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|fifo_contains_ones_n     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream|fifo_contains_ones_n     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream|fifo_contains_ones_n     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_data_first                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_data_first                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_has_started                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_has_started                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_active                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_active                                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_stall                                                                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_stall                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_stall                                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_stall                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_stall                                                                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_stall                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_read                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_read                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ld_bypass_delayed_started                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ld_bypass_delayed_started                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_cnt                                                                                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_cnt                                                                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_reset_and_exception_s1_arbitrator:the_onchip_reset_and_exception_s1|onchip_reset_and_exception_s1_arb_addend[1]                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|onchip_reset_and_exception_s1_arbitrator:the_onchip_reset_and_exception_s1|onchip_reset_and_exception_s1_arb_addend[1]                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|downstream_write_reg                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|downstream_write_reg                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_offset[0]                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_offset[0]                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_read                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_read                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8_upstream_arbitrator:the_niosSystemCamControl_burst_8_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_8_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_8_upstream|fifo_contains_ones_n     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8_upstream_arbitrator:the_niosSystemCamControl_burst_8_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_8_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_8_upstream|fifo_contains_ones_n     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining[2]                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining[2]                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|transactions_remaining[2]                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|transactions_remaining[2]                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3:the_niosSystemCamControl_burst_3|transactions_remaining[2]                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3:the_niosSystemCamControl_burst_3|transactions_remaining[2]                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|downstream_read                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|downstream_read                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|state_busy_OTERM85                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|state_busy_OTERM85                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_non_bursting_master_requests~1_OTERM63                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_non_bursting_master_requests~1_OTERM63                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_st_bypass_delayed_started                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_st_bypass_delayed_started                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11_upstream_arbitrator:the_niosSystemCamControl_burst_11_upstream|niosSystemCamControl_burst_11_upstream_load_fifo                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11_upstream_arbitrator:the_niosSystemCamControl_burst_11_upstream|niosSystemCamControl_burst_11_upstream_load_fifo                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|niosSystemCamControl_burst_1_upstream_load_fifo                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|niosSystemCamControl_burst_1_upstream_load_fifo                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|niosSystemCamControl_burst_10_upstream_load_fifo                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|niosSystemCamControl_burst_10_upstream_load_fifo                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|niosSystemCamControl_burst_3_upstream_load_fifo                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|niosSystemCamControl_burst_3_upstream_load_fifo                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|niosSystemCamControl_burst_5_upstream_load_fifo                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|niosSystemCamControl_burst_5_upstream_load_fifo                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream|how_many_ones[2]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream|how_many_ones[0]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream|how_many_ones[0]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream|how_many_ones[1]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream|how_many_ones[1]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream|how_many_ones[2]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|niosSystemCamControl_burst_7_upstream_load_fifo                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|niosSystemCamControl_burst_7_upstream_load_fifo                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream|how_many_ones[2]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|niosSystemCamControl_burst_6_upstream_load_fifo                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|niosSystemCamControl_burst_6_upstream_load_fifo                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[0]                                                                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[0]                                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[1]                                                                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[1]                                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[2]                                                                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[2]                                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[1]_OTERM421                                                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[1]_OTERM421                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[2]_OTERM449                                                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[2]_OTERM449                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|downstream_read                                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|downstream_read                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|state_busy_OTERM137                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|state_busy_OTERM137                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_cache_s1_arbitrator:the_onchip_cache_s1|onchip_cache_s1_arb_addend[1]                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|onchip_cache_s1_arbitrator:the_onchip_cache_s1|onchip_cache_s1_arb_addend[1]                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_write_reg                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_write_reg                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11:the_niosSystemCamControl_burst_11|downstream_write_reg                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11:the_niosSystemCamControl_burst_11|downstream_write_reg                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11:the_niosSystemCamControl_burst_11|downstream_read                                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11:the_niosSystemCamControl_burst_11|downstream_read                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11:the_niosSystemCamControl_burst_11|state_busy                                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11:the_niosSystemCamControl_burst_11|state_busy                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|downstream_write_reg                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|downstream_write_reg                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_wait_counter[0]                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_wait_counter[0]                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[1]                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[1]                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[0]                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[0]                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_write_reg_OTERM119                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_write_reg_OTERM119                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|niosSystemCamControl_burst_0_upstream_load_fifo                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|niosSystemCamControl_burst_0_upstream_load_fifo                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|how_many_ones[0]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|how_many_ones[0]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|how_many_ones[1]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|how_many_ones[1]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|how_many_ones[2]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11_upstream_arbitrator:the_niosSystemCamControl_burst_11_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_11_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_11_upstream|how_many_ones[2]     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11_upstream_arbitrator:the_niosSystemCamControl_burst_11_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_11_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_11_upstream|how_many_ones[2]     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11_upstream_arbitrator:the_niosSystemCamControl_burst_11_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_11_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_11_upstream|how_many_ones[3]     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11_upstream_arbitrator:the_niosSystemCamControl_burst_11_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_11_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_11_upstream|how_many_ones[3]     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream|how_many_ones[2]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream|how_many_ones[0]     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream|how_many_ones[0]     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream|how_many_ones[2]     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream|how_many_ones[2]     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream|how_many_ones[1]     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream|how_many_ones[1]     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|niosSystemCamControl_burst_2_upstream_load_fifo                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|niosSystemCamControl_burst_2_upstream_load_fifo                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|stage_0                  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|stage_0                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|how_many_ones[0]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|how_many_ones[0]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|how_many_ones[1]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|how_many_ones[1]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|how_many_ones[2]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|how_many_ones[0]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|how_many_ones[0]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|how_many_ones[2]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|how_many_ones[1]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|how_many_ones[1]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|niosSystemCamControl_burst_9_upstream_load_fifo                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|niosSystemCamControl_burst_9_upstream_load_fifo                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|how_many_ones[1]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|how_many_ones[1]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|how_many_ones[2]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|how_many_ones[0]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|how_many_ones[0]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|stage_0                  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|stage_0                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|how_many_ones[2]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|niosSystemCamControl_burst_4_upstream_load_fifo                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|niosSystemCamControl_burst_4_upstream_load_fifo                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4:the_niosSystemCamControl_burst_4|transactions_remaining[2]                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4:the_niosSystemCamControl_burst_4|transactions_remaining[2]                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream|stage_0                  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream|stage_0                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read_done                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read_done                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write_done                                                   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write_done                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.010                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.010                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.100                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.100                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write                                                        ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.001                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.001                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mWR                                                                                                                                                                               ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mWR                                                                                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                                                                                   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read_done                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read_done                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[2] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[2] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[3] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[3] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[0] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[0] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[1] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[1] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                                                              ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[5]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[5]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_write                                                        ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_write                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.010                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.010                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[3]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[3]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[4]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[4]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                                            ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                                          ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                                                                       ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                                                                                                   ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                                                                     ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[6]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[6]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[7]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[7]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[10]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[10]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[11]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[11]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[12]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[12]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[13]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[13]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[14]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[14]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[15]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[15]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[1] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[1] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[3] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[3] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.001                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.001                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[0]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[0]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[1]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[1]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[2]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[2]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                                                                                                   ; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                                                                ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_cs_n                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_cs_n                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000010000                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000010000                                                                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[2]                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[2]                                                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                                                                        ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                                                                        ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[8]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[8]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[9]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[9]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector[0]                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector[0]                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.100                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.100                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                                                                                                  ; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                                                                                                    ; Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[12]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[12]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[13]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[13]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                    ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; -2.181 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 1.110        ; -1.613     ; 1.710      ;
; -2.181 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 1.110        ; -1.604     ; 1.719      ;
; -1.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.570     ; 2.003      ;
; -1.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.570     ; 2.003      ;
; -1.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.570     ; 2.003      ;
; -1.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.570     ; 2.003      ;
; -1.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.570     ; 2.003      ;
; -1.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.570     ; 2.003      ;
; -1.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.570     ; 2.003      ;
; -1.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.570     ; 2.003      ;
; -1.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.570     ; 2.003      ;
; -1.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.561     ; 2.012      ;
; -1.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.561     ; 2.012      ;
; -1.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.561     ; 2.012      ;
; -1.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.561     ; 2.012      ;
; -1.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.561     ; 2.012      ;
; -1.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.561     ; 2.012      ;
; -1.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.561     ; 2.012      ;
; -1.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.561     ; 2.012      ;
; -1.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.561     ; 2.012      ;
; -1.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.563     ; 2.010      ;
; -1.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.563     ; 2.010      ;
; -1.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.563     ; 2.010      ;
; -1.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.563     ; 2.010      ;
; -1.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.563     ; 2.010      ;
; -1.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.563     ; 2.010      ;
; -1.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.563     ; 2.010      ;
; -1.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.566     ; 2.007      ;
; -1.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.566     ; 2.007      ;
; -1.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.566     ; 2.007      ;
; -1.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.566     ; 2.007      ;
; -1.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.566     ; 2.007      ;
; -1.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.566     ; 2.007      ;
; -1.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.566     ; 2.007      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.609     ; 1.714      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.612     ; 1.711      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.609     ; 1.714      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.613     ; 1.710      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.608     ; 1.715      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.608     ; 1.715      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.608     ; 1.715      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.608     ; 1.715      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.625     ; 1.698      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.623     ; 1.700      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.609     ; 1.714      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.623     ; 1.700      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.609     ; 1.714      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.623     ; 1.700      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.612     ; 1.711      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.609     ; 1.714      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.623     ; 1.700      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.623     ; 1.700      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.623     ; 1.700      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.621     ; 1.702      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.609     ; 1.714      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.609     ; 1.714      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.609     ; 1.714      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.609     ; 1.714      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.608     ; 1.715      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.608     ; 1.715      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.608     ; 1.715      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.607     ; 1.716      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.606     ; 1.717      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.606     ; 1.717      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.606     ; 1.717      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.606     ; 1.717      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.608     ; 1.715      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.608     ; 1.715      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.608     ; 1.715      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.607     ; 1.716      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.606     ; 1.717      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.609     ; 1.714      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.609     ; 1.714      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.606     ; 1.717      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.625     ; 1.698      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.623     ; 1.700      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.612     ; 1.711      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.623     ; 1.700      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.623     ; 1.700      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.612     ; 1.711      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.613     ; 1.710      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.610     ; 1.713      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.610     ; 1.713      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.608     ; 1.715      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.606     ; 1.717      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.607     ; 1.716      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.609     ; 1.714      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.623     ; 1.700      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.623     ; 1.700      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[8]                                  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.616     ; 1.707      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[8]                                  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.613     ; 1.710      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.609     ; 1.714      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.606     ; 1.717      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[8]                                  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.611     ; 1.712      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[8]                                  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.612     ; 1.711      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.623     ; 1.700      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.612     ; 1.711      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.621     ; 1.702      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.613     ; 1.710      ;
; -1.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.613     ; 1.710      ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.822 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[3]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.013     ; 2.197      ;
; 2.822 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[19]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.013     ; 2.197      ;
; 2.822 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[4]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.008     ; 2.202      ;
; 2.822 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[20]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.008     ; 2.202      ;
; 2.822 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[16]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.008     ; 2.202      ;
; 2.822 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[0]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.008     ; 2.202      ;
; 2.822 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[1]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.008     ; 2.202      ;
; 2.822 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[17]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.008     ; 2.202      ;
; 2.822 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[21]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.008     ; 2.202      ;
; 2.822 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[5]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.008     ; 2.202      ;
; 2.822 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[23]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.013     ; 2.197      ;
; 2.822 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[7]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.013     ; 2.197      ;
; 2.822 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[24]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.008     ; 2.202      ;
; 2.822 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[8]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.008     ; 2.202      ;
; 2.822 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[9]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.008     ; 2.202      ;
; 2.822 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[25]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.008     ; 2.202      ;
; 2.822 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[27]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.013     ; 2.197      ;
; 2.822 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[11]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.013     ; 2.197      ;
; 2.822 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[12]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.008     ; 2.202      ;
; 2.822 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[28]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.008     ; 2.202      ;
; 2.822 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[13]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.008     ; 2.202      ;
; 2.822 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[29]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.008     ; 2.202      ;
; 2.822 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[15]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.013     ; 2.197      ;
; 2.822 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[31]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.013     ; 2.197      ;
; 2.823 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[2]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 2.197      ;
; 2.823 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[18]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 2.197      ;
; 2.823 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[22]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 2.197      ;
; 2.823 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[6]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 2.197      ;
; 2.823 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[26]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 2.197      ;
; 2.823 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[10]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 2.197      ;
; 2.823 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[30]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 2.197      ;
; 2.823 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[14]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 2.197      ;
; 7.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_bht_data[0]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.059      ; 2.506      ;
; 7.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_bht_data[1]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.059      ; 2.506      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.454      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.454      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.454      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.454      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.454      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.454      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.454      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.454      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.454      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.454      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.454      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.454      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.454      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.454      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT14 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.454      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT15 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.454      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT16 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.454      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT17 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.454      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT0  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.050      ; 2.451      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT1  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.050      ; 2.451      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT2  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.050      ; 2.451      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT3  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.050      ; 2.451      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT4  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.050      ; 2.451      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT5  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.050      ; 2.451      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT0  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.052      ; 2.453      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT1  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.052      ; 2.453      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT2  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.052      ; 2.453      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT3  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.052      ; 2.453      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT4  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.052      ; 2.453      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT5  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.052      ; 2.453      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT6  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.052      ; 2.453      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT7  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.052      ; 2.453      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT8  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.052      ; 2.453      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT9  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.052      ; 2.453      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT10 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.052      ; 2.453      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT11 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.052      ; 2.453      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT12 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.052      ; 2.453      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT13 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.052      ; 2.453      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT14 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.052      ; 2.453      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT15 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.052      ; 2.453      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT16 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.052      ; 2.453      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT17 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.052      ; 2.453      ;
; 7.581 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT27                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.447      ;
; 7.581 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT24                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.447      ;
; 7.581 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT23                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.447      ;
; 7.581 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT26                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.447      ;
; 7.581 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT25                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.447      ;
; 7.581 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT22                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.447      ;
; 7.581 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT35                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.447      ;
; 7.581 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT28                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.447      ;
; 7.581 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT29                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.447      ;
; 7.581 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT21                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.447      ;
; 7.581 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT16                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.447      ;
; 7.581 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT15                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.447      ;
; 7.581 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT6                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.447      ;
; 7.581 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT30                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.447      ;
; 7.581 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT31                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.447      ;
; 7.581 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT33                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.447      ;
; 7.581 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT34                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.447      ;
; 7.581 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT18                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.447      ;
; 7.581 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT20                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.447      ;
; 7.581 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT19                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.447      ;
; 7.581 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT17                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.447      ;
; 7.581 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT2                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.447      ;
; 7.581 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT8                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.447      ;
; 7.581 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT32                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.447      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK_50'                                                                                                                     ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.151 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.509     ; 2.372      ;
; 17.174 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.509     ; 2.349      ;
; 17.210 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.509     ; 2.313      ;
; 17.269 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.520     ; 2.243      ;
; 17.286 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.509     ; 2.237      ;
; 17.342 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.511     ; 2.179      ;
; 17.354 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.670      ;
; 17.354 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.670      ;
; 17.354 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.670      ;
; 17.354 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.670      ;
; 17.354 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.670      ;
; 17.354 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.670      ;
; 17.354 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.670      ;
; 17.354 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.670      ;
; 17.354 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.670      ;
; 17.354 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.670      ;
; 17.354 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.670      ;
; 17.354 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.670      ;
; 17.354 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.670      ;
; 17.354 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.670      ;
; 17.354 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.670      ;
; 17.354 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.670      ;
; 17.358 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.511     ; 2.163      ;
; 17.377 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.647      ;
; 17.377 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.647      ;
; 17.377 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.647      ;
; 17.377 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.647      ;
; 17.377 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.647      ;
; 17.377 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.647      ;
; 17.377 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.647      ;
; 17.377 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.647      ;
; 17.377 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.647      ;
; 17.377 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.647      ;
; 17.377 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.647      ;
; 17.377 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.647      ;
; 17.377 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.647      ;
; 17.377 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.647      ;
; 17.377 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.647      ;
; 17.377 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.647      ;
; 17.400 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.511     ; 2.121      ;
; 17.401 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.511     ; 2.120      ;
; 17.409 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.511     ; 2.112      ;
; 17.410 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.511     ; 2.111      ;
; 17.413 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.611      ;
; 17.413 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.611      ;
; 17.413 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.611      ;
; 17.413 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.611      ;
; 17.413 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.611      ;
; 17.413 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.611      ;
; 17.413 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.611      ;
; 17.413 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.611      ;
; 17.413 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.611      ;
; 17.413 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.611      ;
; 17.413 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.611      ;
; 17.413 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.611      ;
; 17.413 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.611      ;
; 17.413 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.611      ;
; 17.413 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.611      ;
; 17.413 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.611      ;
; 17.456 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.511     ; 2.065      ;
; 17.472 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.541      ;
; 17.472 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.541      ;
; 17.472 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.541      ;
; 17.472 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.541      ;
; 17.472 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.541      ;
; 17.472 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.541      ;
; 17.472 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.541      ;
; 17.472 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.541      ;
; 17.472 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.541      ;
; 17.472 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.541      ;
; 17.472 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.541      ;
; 17.472 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.541      ;
; 17.472 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.541      ;
; 17.472 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.541      ;
; 17.472 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.541      ;
; 17.472 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.541      ;
; 17.481 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.511     ; 2.040      ;
; 17.489 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.535      ;
; 17.489 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.535      ;
; 17.489 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.535      ;
; 17.489 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.535      ;
; 17.489 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.535      ;
; 17.489 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.535      ;
; 17.489 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.535      ;
; 17.489 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.535      ;
; 17.489 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.535      ;
; 17.489 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.535      ;
; 17.489 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.535      ;
; 17.489 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.535      ;
; 17.489 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.535      ;
; 17.489 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.535      ;
; 17.489 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.535      ;
; 17.489 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 2.535      ;
; 17.493 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.511     ; 2.028      ;
; 17.535 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.511     ; 1.986      ;
; 17.535 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.511     ; 1.986      ;
; 17.545 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 2.477      ;
; 17.545 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 2.477      ;
; 17.545 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 2.477      ;
; 17.545 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 2.477      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                                                                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.745 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; -0.001       ; 0.001      ; 0.897      ;
; 0.745 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_in_d1                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; -0.001       ; 0.001      ; 0.897      ;
; 1.933 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[13]                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.090      ;
; 1.933 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[11]                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.090      ;
; 1.933 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[21]                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.090      ;
; 1.934 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[4]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.053      ; 2.139      ;
; 1.934 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[5]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.053      ; 2.139      ;
; 1.934 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[6]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.053      ; 2.139      ;
; 1.934 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[0]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.053      ; 2.139      ;
; 1.934 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[1]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.053      ; 2.139      ;
; 1.934 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[2]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.053      ; 2.139      ;
; 1.934 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[3]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.053      ; 2.139      ;
; 1.934 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[7]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.053      ; 2.139      ;
; 1.934 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[8]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.053      ; 2.139      ;
; 1.934 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[9]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.053      ; 2.139      ;
; 1.934 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[10]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.053      ; 2.139      ;
; 1.934 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[11]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.053      ; 2.139      ;
; 1.934 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[12]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.053      ; 2.139      ;
; 1.934 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[14]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.053      ; 2.139      ;
; 1.934 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[15]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.053      ; 2.139      ;
; 1.934 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[0]                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.007      ; 2.093      ;
; 1.934 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[1]                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.007      ; 2.093      ;
; 1.934 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector[0]                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.007      ; 2.093      ;
; 1.934 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|wr_address                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.006      ; 2.092      ;
; 1.934 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_byteenable[0]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.007      ; 2.093      ;
; 1.934 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_byteenable[1]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.007      ; 2.093      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read_done                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 2.114      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write_done                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 2.114      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[13]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 2.127      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.010                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 2.114      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.100                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 2.114      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|stage_0              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 2.114      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 2.114      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|fifo_contains_ones_n ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 2.115      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 2.114      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.001                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 2.114      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|stage_0              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 2.114      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.031      ; 2.118      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|stage_1              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 2.119      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|full_1               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 2.119      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|full_0               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 2.119      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 2.114      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 2.114      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 2.114      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read_done                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.031      ; 2.118      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[2]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 2.115      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[0]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 2.115      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[1]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 2.115      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|stage_1              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 2.119      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.010                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.031      ; 2.118      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|stage_2              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.030      ; 2.117      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|full_2               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 2.119      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.031      ; 2.118      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.001                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.031      ; 2.118      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.031      ; 2.118      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.100                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.031      ; 2.118      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|stage_2              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.030      ; 2.117      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|full_3               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 2.119      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|stage_3              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.030      ; 2.117      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.031      ; 2.118      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.031      ; 2.118      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|stage_3              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.030      ; 2.117      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|full_4               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 2.119      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|stage_4              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.033      ; 2.120      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[10]                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.034      ; 2.121      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[4]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.023      ; 2.110      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[3]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.022      ; 2.109      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[2]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.023      ; 2.110      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[5]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.023      ; 2.110      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[9]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.022      ; 2.109      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[8]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.022      ; 2.109      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[6]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.023      ; 2.110      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[7]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.022      ; 2.109      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[0]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.022      ; 2.109      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[1]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.023      ; 2.110      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[11]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.022      ; 2.109      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[13]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.022      ; 2.109      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[12]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.022      ; 2.109      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[10]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.023      ; 2.110      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|stage_4              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.033      ; 2.120      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|full_5               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 2.119      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|stage_5              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.033      ; 2.120      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|stage_5              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.033      ; 2.120      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|full_6               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 2.119      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|stage_6              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 2.115      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|stage_6              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 2.115      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[1]                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.038      ; 2.125      ;
; 1.935 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[7]                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.031      ; 2.118      ;
; 1.936 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[15]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.048      ; 2.136      ;
; 1.936 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_valid                                                                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.029      ; 2.117      ;
; 1.936 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|rd_valid[2]                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.029      ; 2.117      ;
; 1.936 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.029      ; 2.117      ;
; 1.936 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[4]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.048      ; 2.136      ;
; 1.936 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[5]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.048      ; 2.136      ;
; 1.936 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[11]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.048      ; 2.136      ;
; 1.936 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[3]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.029      ; 2.117      ;
; 1.936 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_write                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.029      ; 2.117      ;
; 1.936 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[1]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.029      ; 2.117      ;
; 1.936 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[2]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.029      ; 2.117      ;
; 1.936 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[0]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.029      ; 2.117      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.934 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 1.110      ;
; 0.934 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_in_d1                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 1.110      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_active                                                                                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 2.200      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_dp_offset[0]                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 2.200      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 2.200      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_dp_offset[2]                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 2.200      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ipending_reg_irq0                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 2.202      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 2.202      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[0]                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 2.202      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[30]                                                                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 2.202      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_ic_fill_starting_d1                                                                                                                                                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 2.200      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[1]                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 2.202      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[12]                                                                                                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.193      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_address_d1[15]                                                                                                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 2.196      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_writedata_d1[11]                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 2.197      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|rom_reg_dffe5c[41]                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.193      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|rom_reg_dffe5c[38]                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.193      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|rom_reg_dffe5c[35]                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.193      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|rom_reg_dffe5c[32]                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.193      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|rom_reg_dffe7c[20]                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.013     ; 2.195      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|rom_reg_dffe5c[29]                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.193      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|rom_reg_dffe5c[26]                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.193      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|rom_reg_dffe5c[23]                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.193      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|rom_reg_dffe5c[20]                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.193      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|rom_reg_dffe5c[17]                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.193      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|Rk_adder_padded_dffe[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.013     ; 2.195      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|rom_reg_dffe5c[14]                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.193      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|divider_dffe_1a[22]      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.013     ; 2.195      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|rom_reg_dffe5c[11]                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.193      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|divider_dffe_1a[18]      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.013     ; 2.195      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|rom_reg_dffe5c[8]                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.193      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|divider_dffe_1a[17]      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.013     ; 2.195      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|rom_reg_dffe5c[5]                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.193      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|divider_dffe[17]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.193      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|neg_qk1d_dffe[14]        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.028     ; 2.180      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|neg_qk1d_dffe[18]        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.028     ; 2.180      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|neg_qk1d_dffe[20]        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.028     ; 2.180      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|neg_qk1d_dffe[22]        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.028     ; 2.180      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|neg_qk1d_dffe[23]        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.028     ; 2.180      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|neg_qk1d_dffe[24]        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.028     ; 2.180      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|neg_qk1d_dffe[21]        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.028     ; 2.180      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|neg_qk1d_dffe[19]        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.028     ; 2.180      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|neg_qk1d_dffe[17]        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.028     ; 2.180      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|neg_qk1d_dffe[15]        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.028     ; 2.180      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|neg_qk1d_dffe[16]        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.028     ; 2.180      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|divider_dffe[22]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.193      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|divider_dffe_1a[16]      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.193      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|rom_reg_dffe5c[2]                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.193      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|divider_dffe_1a[17]      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.193      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|divider_dffe[18]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.193      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|divider_dffe_1a[14]      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.193      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|divider_dffe_1a[22]      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.193      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|rom_out_dffe[2]          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.193      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|divider_dffe_1a[15]      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.193      ;
; 2.056 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|divider_dffe_1a[18]      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.193      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8:the_niosSystemCamControl_burst_8|reg_downstream_write                                                                                                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 2.203      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8:the_niosSystemCamControl_burst_8|reg_downstream_nativeaddress[0]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 2.203      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8:the_niosSystemCamControl_burst_8|reg_downstream_nativeaddress[1]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 2.203      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|fp_op_type_s1_arbitrator:the_fp_op_type_s1|d1_reasons_to_wait                                                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 2.203      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8:the_niosSystemCamControl_burst_8|reg_downstream_read                                                                                                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 2.203      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8:the_niosSystemCamControl_burst_8|transactions_remaining[2]                                                                                                                                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 2.203      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8:the_niosSystemCamControl_burst_8|transactions_remaining[1]                                                                                                                                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 2.203      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8:the_niosSystemCamControl_burst_8|transactions_remaining[0]                                                                                                                                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 2.203      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|fifo_contains_ones_n                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 2.198      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11_upstream_arbitrator:the_niosSystemCamControl_burst_11_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_11_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_11_upstream|fifo_contains_ones_n                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 2.198      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream|fifo_contains_ones_n                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 2.198      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream|fifo_contains_ones_n                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 2.198      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|fifo_contains_ones_n                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 2.198      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|fifo_contains_ones_n                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 2.200      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|fifo_contains_ones_n                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 2.200      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|fifo_contains_ones_n                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 2.200      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream|fifo_contains_ones_n                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 2.200      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream|fifo_contains_ones_n                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 2.200      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mem_stall_OTERM17                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 2.195      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 2.195      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 2.195      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 2.195      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11:the_niosSystemCamControl_burst_11|registered_upstream_read                                                                                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.194      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|registered_upstream_read                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 2.201      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|onchip_reset_and_exception_s1_arbitrator:the_onchip_reset_and_exception_s1|Equal0~0_OTERM25                                                                                                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 2.210      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8_upstream_arbitrator:the_niosSystemCamControl_burst_8_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_8_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_8_upstream|fifo_contains_ones_n                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 2.200      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|reg_downstream_read                                                                                                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 2.233      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|fp_result_s1_arbitrator:the_fp_result_s1|d1_reasons_to_wait                                                                                                                                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 2.233      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|transactions_remaining[2]                                                                                                                                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 2.233      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11:the_niosSystemCamControl_burst_11|state_idle_OTERM439                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.207      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11:the_niosSystemCamControl_burst_11|state_idle_OTERM437                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.207      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11:the_niosSystemCamControl_burst_11|state_idle_OTERM433                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.207      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_11:the_niosSystemCamControl_burst_11|state_idle_OTERM435                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.207      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|cpu_0_instruction_master_arbiterlock~0_OTERM535                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 2.210      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|state_busy_OTERM91                                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 2.225      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|state_busy_OTERM89                                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 2.225      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|state_busy_OTERM85                                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 2.225      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|state_busy_OTERM87                                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 2.225      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|niosSystemCamControl_burst_7_upstream_load_fifo                                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.023      ; 2.232      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|niosSystemCamControl_burst_6_upstream_load_fifo                                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 2.233      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|i_read                                                                                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 2.210      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|transactions_remaining[1]                                                                                                                                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 2.233      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|transactions_remaining[0]                                                                                                                                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 2.233      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9:the_niosSystemCamControl_burst_9|transactions_remaining[0]                                                                                                                                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.212      ;
; 2.057 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9:the_niosSystemCamControl_burst_9|transactions_remaining[2]                                                                                                                                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.212      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK_50'                                                                                                                                    ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.196 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.337      ;
; 1.196 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.337      ;
; 1.196 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.337      ;
; 1.196 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.337      ;
; 1.196 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.337      ;
; 1.196 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.337      ;
; 1.196 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.337      ;
; 1.196 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.337      ;
; 1.196 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.337      ;
; 1.196 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.337      ;
; 1.196 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.337      ;
; 1.196 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.337      ;
; 1.196 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.337      ;
; 1.196 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.337      ;
; 1.196 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.337      ;
; 1.196 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.337      ;
; 1.276 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.417      ;
; 1.276 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.417      ;
; 1.276 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.417      ;
; 1.276 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.417      ;
; 1.276 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.417      ;
; 1.276 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.417      ;
; 1.276 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.417      ;
; 1.276 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.417      ;
; 1.276 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.417      ;
; 1.276 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.417      ;
; 1.276 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.417      ;
; 1.276 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.417      ;
; 1.276 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.417      ;
; 1.276 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.417      ;
; 1.276 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.417      ;
; 1.276 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.417      ;
; 1.399 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.512     ; 1.039      ;
; 1.479 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.512     ; 1.119      ;
; 1.723 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.867      ;
; 1.723 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.867      ;
; 1.723 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.867      ;
; 1.723 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.867      ;
; 1.723 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.867      ;
; 1.723 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.867      ;
; 1.723 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.867      ;
; 1.723 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.867      ;
; 1.723 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.867      ;
; 1.723 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.867      ;
; 1.723 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.867      ;
; 1.723 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.867      ;
; 1.723 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.867      ;
; 1.723 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.867      ;
; 1.723 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.867      ;
; 1.723 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.867      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.896      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.896      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.893      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.893      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.893      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.893      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.893      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.893      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.893      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.893      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.893      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.896      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.893      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.893      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.893      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.893      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.895      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.895      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.895      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.895      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.895      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.895      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.895      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.895      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.895      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.895      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.895      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.895      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.896      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.900      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.898      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.898      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.900      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.900      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.900      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.898      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.900      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.898      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.900      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.900      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.900      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.898      ;
; 1.752 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.900      ;
; 1.900 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.044      ;
; 1.900 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.044      ;
; 1.900 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.044      ;
; 1.900 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.044      ;
; 1.900 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.044      ;
; 1.900 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.044      ;
; 1.900 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.044      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+----------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_bht_data[0]                                                                                                                ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_bht_data[0]                                                                                                                ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_bht_data[1]                                                                                                                ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_bht_data[1]                                                                                                                ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg0          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg0          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg1          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg1          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg2          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg2          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg3          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg3          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg4          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg4          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg5          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg5          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg6          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg6          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg7          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg7          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_datain_reg0           ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_datain_reg0           ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_datain_reg1           ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_datain_reg1           ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_memory_reg0           ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_memory_reg0           ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_we_reg                ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_we_reg                ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg0          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg0          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg1          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg1          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg2          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg2          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg3          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg3          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg4          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg4          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg5          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg5          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg6          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg6          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg7          ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg7          ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_re_reg                ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_re_reg                ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a1~porta_memory_reg0           ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a1~porta_memory_reg0           ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg8  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0   ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1   ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2   ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3   ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4   ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5   ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6   ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0   ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg        ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8  ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0   ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1   ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2   ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3   ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4   ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5   ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6   ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0   ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg        ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                                                      ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                                                      ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                                                      ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                                                      ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                                                      ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                                                      ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                                                      ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                                                      ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                                                      ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0                            ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1                            ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2                            ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3                            ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4                            ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5                            ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6                            ;
+-------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[0]'                                                                                                                             ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------+
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1533 ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1535 ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537 ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1539 ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1307           ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1309           ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1231             ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1233             ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1235             ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode                         ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode                        ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                      ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                             ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1533 ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1535 ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1537 ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_OTERM1539 ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1307           ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl_OTERM1309           ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1229             ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1231             ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1233             ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl_OTERM1235             ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                              ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode                         ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode                        ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                      ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                             ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_AccelHasControl_NEW_REG1306|clk                   ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_AccelHasControl_NEW_REG1308|clk                   ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_NEW_REG1532|clk         ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_NEW_REG1534|clk         ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_NEW_REG1536|clk         ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_NEW_REG1538|clk         ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamHasControl_NEW_REG1228|clk                     ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamHasControl_NEW_REG1230|clk                     ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamHasControl_NEW_REG1232|clk                     ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamHasControl_NEW_REG1234|clk                     ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamNOP|clk                                        ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadCamMode|clk                                   ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadNiosMode|clk                                  ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosHasControl|clk                                ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosNOP|clk                                       ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|inclk[0]                                        ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|outclk                                          ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_AccelHasControl_NEW_REG1306|clk                   ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_AccelHasControl_NEW_REG1308|clk                   ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_NEW_REG1532|clk         ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_NEW_REG1534|clk         ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_NEW_REG1536|clk         ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_AccelHasControl_OTERM1305_NEW_REG1538|clk         ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamHasControl_NEW_REG1228|clk                     ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamHasControl_NEW_REG1230|clk                     ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamHasControl_NEW_REG1232|clk                     ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamHasControl_NEW_REG1234|clk                     ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamNOP|clk                                        ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadCamMode|clk                                   ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadNiosMode|clk                                  ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosHasControl|clk                                ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosNOP|clk                                       ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|inclk[0]                                        ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|outclk                                          ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]    ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+-------+------------+----------------------------------+
; KEY[*]       ; CLOCK_50   ; 3.164 ; 3.164 ; Rise       ; CLOCK_50                         ;
;  KEY[1]      ; CLOCK_50   ; 3.164 ; 3.164 ; Rise       ; CLOCK_50                         ;
; SW[*]        ; CLOCK_50   ; 0.384 ; 0.384 ; Rise       ; CLOCK_50                         ;
;  SW[0]       ; CLOCK_50   ; 0.384 ; 0.384 ; Rise       ; CLOCK_50                         ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.587 ; 4.587 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 4.044 ; 4.044 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 4.321 ; 4.321 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.410 ; 4.410 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.418 ; 4.418 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.104 ; 4.104 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.424 ; 4.424 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.223 ; 4.223 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.067 ; 4.067 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.119 ; 4.119 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.224 ; 4.224 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.168 ; 4.168 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.104 ; 4.104 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.587 ; 4.587 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.296 ; 4.296 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.027 ; 4.027 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.997 ; 3.997 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SW[*]        ; CLOCK_50   ; 4.191 ; 4.191 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SW[17]      ; CLOCK_50   ; 4.191 ; 4.191 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 2.426 ; 2.426 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.177 ; 2.177 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.349 ; 2.349 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.226 ; 2.226 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.005 ; 2.005 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.128 ; 2.128 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.026 ; 2.026 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.105 ; 2.105 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.254 ; 2.254 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.162 ; 2.162 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.426 ; 2.426 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.366 ; 2.366 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.357 ; 2.357 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.261 ; 2.261 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.144 ; 2.144 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.226 ; 2.226 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.340 ; 2.340 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+-------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; KEY[*]       ; CLOCK_50   ; -2.425 ; -2.425 ; Rise       ; CLOCK_50                         ;
;  KEY[1]      ; CLOCK_50   ; -2.425 ; -2.425 ; Rise       ; CLOCK_50                         ;
; SW[*]        ; CLOCK_50   ; 0.113  ; 0.113  ; Rise       ; CLOCK_50                         ;
;  SW[0]       ; CLOCK_50   ; 0.113  ; 0.113  ; Rise       ; CLOCK_50                         ;
; SRAM_DQ[*]   ; CLOCK_50   ; -3.534 ; -3.534 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -3.667 ; -3.667 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -3.804 ; -3.804 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -3.990 ; -3.990 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -3.790 ; -3.790 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -3.689 ; -3.689 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -3.695 ; -3.695 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -3.963 ; -3.963 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -3.534 ; -3.534 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -3.606 ; -3.606 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -3.739 ; -3.739 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -3.711 ; -3.711 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -3.710 ; -3.710 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -3.857 ; -3.857 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -3.852 ; -3.852 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -3.559 ; -3.559 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -3.715 ; -3.715 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SW[*]        ; CLOCK_50   ; -4.071 ; -4.071 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SW[17]      ; CLOCK_50   ; -4.071 ; -4.071 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; -0.731 ; -0.731 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -0.743 ; -0.743 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -0.773 ; -0.773 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -0.773 ; -0.773 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -0.770 ; -0.770 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -0.740 ; -0.740 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -0.770 ; -0.770 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -0.770 ; -0.770 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -0.755 ; -0.755 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -0.755 ; -0.755 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -0.765 ; -0.765 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -0.765 ; -0.765 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -0.731 ; -0.731 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; GPIO_1[*]      ; CLOCK_50   ; 5.360  ; 5.360  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[16]    ; CLOCK_50   ; 5.054  ; 5.054  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[17]    ; CLOCK_50   ; 5.284  ; 5.284  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[24]    ; CLOCK_50   ; 5.360  ; 5.360  ; Rise       ; CLOCK_50                         ;
; VGA_CLK        ; CLOCK_50   ; 5.403  ; 5.403  ; Rise       ; CLOCK_50                         ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 3.038  ; 3.038  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.072  ; 2.072  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.573  ; 2.573  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.750  ; 2.750  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.611  ; 2.611  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.596  ; 2.596  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.623  ; 2.623  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.394  ; 2.394  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.679  ; 2.679  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.038  ; 3.038  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.932  ; 2.932  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.768  ; 2.768  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 3.082  ; 3.082  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 2.742  ; 2.742  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.421  ; 3.421  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.901 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 2.986  ; 2.986  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 2.795  ; 2.795  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.761  ; 2.761  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 2.754  ; 2.754  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.103  ; 3.103  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.901 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 4.297  ; 4.297  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.986  ; 3.986  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 4.297  ; 4.297  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 4.083  ; 4.083  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 4.164  ; 4.164  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 3.763  ; 3.763  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.979  ; 3.979  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 4.058  ; 4.058  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 4.007  ; 4.007  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.642  ; 3.642  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.869  ; 3.869  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 3.663  ; 3.663  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.785  ; 3.785  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.911  ; 3.911  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.965  ; 3.965  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.877  ; 3.877  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 3.955  ; 3.955  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 4.032  ; 4.032  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.734  ; 3.734  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 3.447  ; 3.447  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.472  ; 2.472  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 2.469  ; 2.469  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 2.453  ; 2.453  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 2.423  ; 2.423  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 2.472  ; 2.472  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 2.314  ; 2.314  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 2.289  ; 2.289  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 2.279  ; 2.279  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.296  ; 2.296  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.205  ; 2.205  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.233  ; 2.233  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.208  ; 2.208  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.223  ; 2.223  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 2.200  ; 2.200  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 2.199  ; 2.199  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 2.191  ; 2.191  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.193  ; 2.193  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 3.559  ; 3.559  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 3.969  ; 3.969  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 3.586  ; 3.586  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 4.050  ; 4.050  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; UART_TXD       ; CLOCK_50   ; 3.065  ; 3.065  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 4.887  ; 4.887  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 4.471  ; 4.471  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 4.887  ; 4.887  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 4.337  ; 4.337  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 3.813  ; 3.813  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.854  ; 3.854  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.877  ; 3.877  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 4.208  ; 4.208  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 3.789  ; 3.789  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 4.006  ; 4.006  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 4.372  ; 4.372  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 4.177  ; 4.177  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 4.039  ; 4.039  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_50   ; 4.167  ; 4.167  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_50   ; 3.817  ; 3.817  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_50   ; 4.715  ; 4.715  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_50   ; 4.413  ; 4.413  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 5.033  ; 5.033  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 4.238  ; 4.238  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.033  ; 5.033  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 4.095  ; 4.095  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 4.191  ; 4.191  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 4.302  ; 4.302  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 4.362  ; 4.362  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 4.164  ; 4.164  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 4.944  ; 4.944  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 4.212  ; 4.212  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 4.427  ; 4.427  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 4.585  ; 4.585  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 4.321  ; 4.321  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 4.619  ; 4.619  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 4.374  ; 4.374  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 4.627  ; 4.627  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 4.430  ; 4.430  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_50   ; 4.056  ; 4.056  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_50   ; 4.513  ; 4.513  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_50   ; 4.015  ; 4.015  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_50   ; 4.355  ; 4.355  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; GPIO_1[*]      ; CLOCK_50   ; 5.054  ; 5.054  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[16]    ; CLOCK_50   ; 5.054  ; 5.054  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[17]    ; CLOCK_50   ; 5.284  ; 5.284  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[24]    ; CLOCK_50   ; 5.360  ; 5.360  ; Rise       ; CLOCK_50                         ;
; VGA_CLK        ; CLOCK_50   ; 5.403  ; 5.403  ; Rise       ; CLOCK_50                         ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 0.067  ; 0.067  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 0.943  ; 0.943  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 1.430  ; 1.430  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 0.255  ; 0.255  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 0.106  ; 0.106  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 0.067  ; 0.067  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 0.113  ; 0.113  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 0.201  ; 0.201  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 0.319  ; 0.319  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 0.280  ; 0.280  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 0.272  ; 0.272  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 0.359  ; 0.359  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 0.264  ; 0.264  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 0.424  ; 0.424  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 0.418  ; 0.418  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 0.503  ; 0.503  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.901 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 0.653  ; 0.653  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 0.451  ; 0.451  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 0.175  ; 0.175  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 0.409  ; 0.409  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; -0.024 ; -0.024 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.901 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 2.631  ; 2.631  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 2.876  ; 2.876  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 2.848  ; 2.848  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 2.631  ; 2.631  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 2.705  ; 2.705  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 2.806  ; 2.806  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 2.793  ; 2.793  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 2.821  ; 2.821  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 2.940  ; 2.940  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 2.866  ; 2.866  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 2.864  ; 2.864  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 2.790  ; 2.790  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 2.732  ; 2.732  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 2.848  ; 2.848  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 2.884  ; 2.884  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 2.775  ; 2.775  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 2.973  ; 2.973  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 2.870  ; 2.870  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 2.680  ; 2.680  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 2.679  ; 2.679  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.191  ; 2.191  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 2.469  ; 2.469  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 2.453  ; 2.453  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 2.423  ; 2.423  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 2.472  ; 2.472  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 2.314  ; 2.314  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 2.289  ; 2.289  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 2.279  ; 2.279  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.296  ; 2.296  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.205  ; 2.205  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.233  ; 2.233  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.208  ; 2.208  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.223  ; 2.223  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 2.200  ; 2.200  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 2.199  ; 2.199  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 2.191  ; 2.191  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.193  ; 2.193  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 2.728  ; 2.728  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 2.476  ; 2.476  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 2.759  ; 2.759  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 2.612  ; 2.612  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; UART_TXD       ; CLOCK_50   ; 3.065  ; 3.065  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.175  ; 2.175  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.572  ; 3.572  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 4.068  ; 4.068  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 4.253  ; 4.253  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.507  ; 2.507  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.585  ; 2.585  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.439  ; 2.439  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.611  ; 2.611  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.447  ; 2.447  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.291  ; 2.291  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.175  ; 2.175  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.187  ; 2.187  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.279  ; 2.279  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_50   ; 2.733  ; 2.733  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_50   ; 2.733  ; 2.733  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_50   ; 4.577  ; 4.577  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_50   ; 3.024  ; 3.024  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 3.191  ; 3.191  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.387  ; 3.387  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 4.221  ; 4.221  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 3.191  ; 3.191  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.311  ; 3.311  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 3.537  ; 3.537  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.538  ; 3.538  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 3.432  ; 3.432  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 4.142  ; 4.142  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 3.383  ; 3.383  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.623  ; 3.623  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.774  ; 3.774  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 3.506  ; 3.506  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.948  ; 3.948  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.475  ; 3.475  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 4.002  ; 4.002  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 3.722  ; 3.722  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_50   ; 2.939  ; 2.939  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_50   ; 4.344  ; 4.344  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_50   ; 2.899  ; 2.899  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.778  ; 3.778  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Output Enable Times                                                                      ;
+--------------+------------+-------+------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 3.685 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.933 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.852 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.852 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.832 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.790 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.790 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.790 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.685 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 3.822 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.822 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.822 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.822 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.809 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.809 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.902 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.902 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 4.209 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.209 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.239 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.239 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.369 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.369 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.369 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.369 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.410 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.380 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.410 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.410 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.405 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.405 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.415 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.415 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.521 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                              ;
+--------------+------------+-------+------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 2.247 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 2.495 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 2.414 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 2.414 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 2.394 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 2.352 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 2.352 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 2.352 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 2.247 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 2.384 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 2.384 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 2.384 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 2.384 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 2.371 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 2.371 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 2.464 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 2.464 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 3.597 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.597 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.627 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.627 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.757 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.757 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.757 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.757 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.798 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.768 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.798 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.798 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.793 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.793 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.803 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.803 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.909 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 3.685     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.933     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.852     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.852     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.832     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.790     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.790     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.790     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.685     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 3.822     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.822     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.822     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.822     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.809     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.809     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.902     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.902     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 4.209     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.209     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.239     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.239     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.369     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.369     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.369     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.369     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.410     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.380     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.410     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.410     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.405     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.405     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.415     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.415     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.521     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 2.247     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 2.495     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 2.414     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 2.414     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 2.394     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 2.352     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 2.352     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 2.352     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 2.247     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 2.384     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 2.384     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 2.384     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 2.384     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 2.371     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 2.371     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 2.464     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 2.464     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 3.597     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.597     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.627     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.627     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.757     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.757     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.757     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.757     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.798     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.768     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.798     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.798     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.793     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.793     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.803     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.803     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.909     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+-----------------------------------+----------+-------+----------+---------+---------------------+
; Clock                             ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                  ; -2.135   ; 0.215 ; -4.098   ; 0.745   ; 2.873               ;
;  CLOCK_50                         ; 14.703   ; 0.215 ; 14.414   ; 1.196   ; 9.000               ;
;  altera_reserved_tck              ; N/A      ; N/A   ; N/A      ; N/A     ; 97.778              ;
;  unew|altpll_component|pll|clk[0] ; -0.627   ; 0.215 ; N/A      ; N/A     ; 4.555               ;
;  unew|altpll_component|pll|clk[1] ; 0.028    ; 0.215 ; 1.105    ; 0.934   ; 2.873               ;
;  unew|altpll_component|pll|clk[2] ; -2.135   ; 0.215 ; -4.098   ; 0.745   ; 3.175               ;
; Design-wide TNS                   ; -120.129 ; 0.0   ; -774.7   ; 0.0     ; 0.0                 ;
;  CLOCK_50                         ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck              ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  unew|altpll_component|pll|clk[0] ; -5.759   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  unew|altpll_component|pll|clk[1] ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  unew|altpll_component|pll|clk[2] ; -114.370 ; 0.000 ; -774.700 ; 0.000   ; 0.000               ;
+-----------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+-------+------------+----------------------------------+
; KEY[*]       ; CLOCK_50   ; 6.116 ; 6.116 ; Rise       ; CLOCK_50                         ;
;  KEY[1]      ; CLOCK_50   ; 6.116 ; 6.116 ; Rise       ; CLOCK_50                         ;
; SW[*]        ; CLOCK_50   ; 1.417 ; 1.417 ; Rise       ; CLOCK_50                         ;
;  SW[0]       ; CLOCK_50   ; 1.417 ; 1.417 ; Rise       ; CLOCK_50                         ;
; SRAM_DQ[*]   ; CLOCK_50   ; 8.131 ; 8.131 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 7.051 ; 7.051 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 7.564 ; 7.564 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 7.866 ; 7.866 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 7.754 ; 7.754 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 7.200 ; 7.200 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 7.858 ; 7.858 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 7.380 ; 7.380 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 7.176 ; 7.176 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 7.250 ; 7.250 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 7.422 ; 7.422 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 7.349 ; 7.349 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 7.165 ; 7.165 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 8.131 ; 8.131 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 7.548 ; 7.548 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 7.155 ; 7.155 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 7.025 ; 7.025 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SW[*]        ; CLOCK_50   ; 7.297 ; 7.297 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SW[17]      ; CLOCK_50   ; 7.297 ; 7.297 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 4.334 ; 4.334 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.969 ; 3.969 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.225 ; 4.225 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.039 ; 4.039 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.607 ; 3.607 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.900 ; 3.900 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.716 ; 3.716 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.859 ; 3.859 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.060 ; 4.060 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.839 ; 3.839 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.334 ; 4.334 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.228 ; 4.228 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.195 ; 4.195 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.015 ; 4.015 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.861 ; 3.861 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.949 ; 3.949 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.215 ; 4.215 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+-------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; KEY[*]       ; CLOCK_50   ; -2.425 ; -2.425 ; Rise       ; CLOCK_50                         ;
;  KEY[1]      ; CLOCK_50   ; -2.425 ; -2.425 ; Rise       ; CLOCK_50                         ;
; SW[*]        ; CLOCK_50   ; 0.113  ; 0.113  ; Rise       ; CLOCK_50                         ;
;  SW[0]       ; CLOCK_50   ; 0.113  ; 0.113  ; Rise       ; CLOCK_50                         ;
; SRAM_DQ[*]   ; CLOCK_50   ; -3.534 ; -3.534 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -3.667 ; -3.667 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -3.804 ; -3.804 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -3.990 ; -3.990 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -3.790 ; -3.790 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -3.689 ; -3.689 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -3.695 ; -3.695 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -3.963 ; -3.963 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -3.534 ; -3.534 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -3.606 ; -3.606 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -3.739 ; -3.739 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -3.711 ; -3.711 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -3.710 ; -3.710 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -3.857 ; -3.857 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -3.852 ; -3.852 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -3.559 ; -3.559 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -3.715 ; -3.715 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SW[*]        ; CLOCK_50   ; -4.071 ; -4.071 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SW[17]      ; CLOCK_50   ; -4.071 ; -4.071 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; -0.731 ; -0.731 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -0.743 ; -0.743 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -0.773 ; -0.773 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -0.773 ; -0.773 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -0.770 ; -0.770 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -0.740 ; -0.740 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -0.770 ; -0.770 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -0.770 ; -0.770 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -0.755 ; -0.755 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -0.755 ; -0.755 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -0.765 ; -0.765 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -0.765 ; -0.765 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -0.731 ; -0.731 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; GPIO_1[*]      ; CLOCK_50   ; 10.389 ; 10.389 ; Rise       ; CLOCK_50                         ;
;  GPIO_1[16]    ; CLOCK_50   ; 9.629  ; 9.629  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[17]    ; CLOCK_50   ; 9.827  ; 9.827  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[24]    ; CLOCK_50   ; 10.389 ; 10.389 ; Rise       ; CLOCK_50                         ;
; VGA_CLK        ; CLOCK_50   ; 10.169 ; 10.169 ; Rise       ; CLOCK_50                         ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 9.693  ; 9.693  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 7.646  ; 7.646  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 8.759  ; 8.759  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 8.884  ; 8.884  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 8.764  ; 8.764  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 8.662  ; 8.662  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 8.809  ; 8.809  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 9.587  ; 9.587  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 8.324  ; 8.324  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 8.856  ; 8.856  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 9.693  ; 9.693  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 9.524  ; 9.524  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 9.198  ; 9.198  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 9.689  ; 9.689  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 9.018  ; 9.018  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 10.474 ; 10.474 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.187 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 9.598  ; 9.598  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 9.153  ; 9.153  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 9.105  ; 9.105  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 9.097  ; 9.097  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 9.790  ; 9.790  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.187 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 8.966  ; 8.966  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 8.317  ; 8.317  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 8.966  ; 8.966  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 8.458  ; 8.458  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 8.658  ; 8.658  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 7.853  ; 7.853  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 8.299  ; 8.299  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 8.457  ; 8.457  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 8.334  ; 8.334  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 7.579  ; 7.579  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 8.074  ; 8.074  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 7.664  ; 7.664  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 7.902  ; 7.902  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 8.152  ; 8.152  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 8.205  ; 8.205  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 8.140  ; 8.140  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 8.243  ; 8.243  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 8.397  ; 8.397  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 7.794  ; 7.794  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 7.180  ; 7.180  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.867  ; 4.867  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 4.864  ; 4.864  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 4.832  ; 4.832  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 4.787  ; 4.787  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 4.867  ; 4.867  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 4.566  ; 4.566  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.533  ; 4.533  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.517  ; 4.517  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 4.549  ; 4.549  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 4.307  ; 4.307  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 4.369  ; 4.369  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.308  ; 4.308  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.337  ; 4.337  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.304  ; 4.304  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.300  ; 4.300  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 4.294  ; 4.294  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.297  ; 4.297  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 7.340  ; 7.340  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 8.343  ; 8.343  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 7.387  ; 7.387  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 8.423  ; 8.423  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; UART_TXD       ; CLOCK_50   ; 6.117  ; 6.117  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 10.103 ; 10.103 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 9.218  ; 9.218  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 10.103 ; 10.103 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 8.806  ; 8.806  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 7.839  ; 7.839  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 7.892  ; 7.892  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 7.955  ; 7.955  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 8.780  ; 8.780  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 7.822  ; 7.822  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 8.212  ; 8.212  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 9.061  ; 9.061  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 8.646  ; 8.646  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 8.394  ; 8.394  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_50   ; 8.515  ; 8.515  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_50   ; 7.809  ; 7.809  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_50   ; 9.789  ; 9.789  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_50   ; 9.146  ; 9.146  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 10.078 ; 10.078 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 8.574  ; 8.574  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 10.078 ; 10.078 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 8.199  ; 8.199  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 8.475  ; 8.475  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 8.799  ; 8.799  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 8.820  ; 8.820  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 8.443  ; 8.443  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 9.946  ; 9.946  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 8.560  ; 8.560  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 9.002  ; 9.002  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 9.240  ; 9.240  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 8.617  ; 8.617  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 9.483  ; 9.483  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 8.899  ; 8.899  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 9.450  ; 9.450  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 9.034  ; 9.034  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_50   ; 8.309  ; 8.309  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_50   ; 9.197  ; 9.197  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_50   ; 8.253  ; 8.253  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_50   ; 8.948  ; 8.948  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; GPIO_1[*]      ; CLOCK_50   ; 5.054  ; 5.054  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[16]    ; CLOCK_50   ; 5.054  ; 5.054  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[17]    ; CLOCK_50   ; 5.284  ; 5.284  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[24]    ; CLOCK_50   ; 5.360  ; 5.360  ; Rise       ; CLOCK_50                         ;
; VGA_CLK        ; CLOCK_50   ; 5.403  ; 5.403  ; Rise       ; CLOCK_50                         ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 0.067  ; 0.067  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 0.943  ; 0.943  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 1.430  ; 1.430  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 0.255  ; 0.255  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 0.106  ; 0.106  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 0.067  ; 0.067  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 0.113  ; 0.113  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 0.201  ; 0.201  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 0.319  ; 0.319  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 0.280  ; 0.280  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 0.272  ; 0.272  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 0.359  ; 0.359  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 0.264  ; 0.264  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 0.424  ; 0.424  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 0.418  ; 0.418  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 0.503  ; 0.503  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.901 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 0.653  ; 0.653  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 0.451  ; 0.451  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 0.175  ; 0.175  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 0.409  ; 0.409  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; -0.024 ; -0.024 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.901 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 2.631  ; 2.631  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 2.876  ; 2.876  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 2.848  ; 2.848  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 2.631  ; 2.631  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 2.705  ; 2.705  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 2.806  ; 2.806  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 2.793  ; 2.793  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 2.821  ; 2.821  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 2.940  ; 2.940  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 2.866  ; 2.866  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 2.864  ; 2.864  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 2.790  ; 2.790  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 2.732  ; 2.732  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 2.848  ; 2.848  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 2.884  ; 2.884  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 2.775  ; 2.775  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 2.973  ; 2.973  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 2.870  ; 2.870  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 2.680  ; 2.680  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 2.679  ; 2.679  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.191  ; 2.191  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 2.469  ; 2.469  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 2.453  ; 2.453  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 2.423  ; 2.423  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 2.472  ; 2.472  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 2.314  ; 2.314  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 2.289  ; 2.289  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 2.279  ; 2.279  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.296  ; 2.296  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.205  ; 2.205  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.233  ; 2.233  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.208  ; 2.208  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.223  ; 2.223  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 2.200  ; 2.200  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 2.199  ; 2.199  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 2.191  ; 2.191  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.193  ; 2.193  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 2.728  ; 2.728  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 2.476  ; 2.476  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 2.759  ; 2.759  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 2.612  ; 2.612  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; UART_TXD       ; CLOCK_50   ; 3.065  ; 3.065  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.175  ; 2.175  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.572  ; 3.572  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 4.068  ; 4.068  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 4.253  ; 4.253  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.507  ; 2.507  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.585  ; 2.585  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.439  ; 2.439  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.611  ; 2.611  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.447  ; 2.447  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.291  ; 2.291  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.175  ; 2.175  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.187  ; 2.187  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.279  ; 2.279  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_50   ; 2.733  ; 2.733  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_50   ; 2.733  ; 2.733  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_50   ; 4.577  ; 4.577  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_50   ; 3.024  ; 3.024  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 3.191  ; 3.191  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.387  ; 3.387  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 4.221  ; 4.221  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 3.191  ; 3.191  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.311  ; 3.311  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 3.537  ; 3.537  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.538  ; 3.538  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 3.432  ; 3.432  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 4.142  ; 4.142  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 3.383  ; 3.383  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.623  ; 3.623  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.774  ; 3.774  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 3.506  ; 3.506  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.948  ; 3.948  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.475  ; 3.475  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 4.002  ; 4.002  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 3.722  ; 3.722  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_50   ; 2.939  ; 2.939  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_50   ; 4.344  ; 4.344  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_50   ; 2.899  ; 2.899  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.778  ; 3.778  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                 ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; CLOCK_50                         ; CLOCK_50                         ; 3318     ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 41       ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 11       ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 603275   ; 64       ; 224      ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 35       ; 0        ; 0        ; 0        ;
; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 126      ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 83       ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 40962    ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                  ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; CLOCK_50                         ; CLOCK_50                         ; 3318     ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 41       ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 11       ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 603275   ; 64       ; 224      ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 35       ; 0        ; 0        ; 0        ;
; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 126      ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 83       ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 40962    ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                              ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; CLOCK_50                         ; CLOCK_50                         ; 519      ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8057     ; 0        ; 32       ; 0        ;
; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 252      ; 0        ; 2        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 2        ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 284      ; 60       ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                               ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; CLOCK_50                         ; CLOCK_50                         ; 519      ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8057     ; 0        ; 32       ; 0        ;
; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 252      ; 0        ; 2        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 2        ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 284      ; 60       ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 4     ; 4    ;
; Unconstrained Input Ports       ; 53    ; 53   ;
; Unconstrained Input Port Paths  ; 200   ; 200  ;
; Unconstrained Output Ports      ; 180   ; 180  ;
; Unconstrained Output Port Paths ; 1142  ; 1142 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Sun Jun 02 14:16:07 2013
Info: Command: quartus_sta niosControl3CamOnly -c DE2_D5M
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Evaluating HDL-embedded SDC commands
    Info: Entity alt_jtag_atlantic
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_write}] -to [get_registers {*|alt_jtag_atlantic:*|read_write1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info: Entity altera_std_synchronizer
        Info: set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info: Entity dcfifo_m2o1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a* 
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info: set_clock_groups -asynchronous -group {altera_reserved_tck}
Info: Reading SDC File: 'DE2_D5M.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {unew|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 9 -phase -99.00 -duty_cycle 50.00 -name {unew|altpll_component|pll|clk[0]} {unew|altpll_component|pll|clk[0]}
    Info: create_generated_clock -source {unew|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {unew|altpll_component|pll|clk[1]} {unew|altpll_component|pll|clk[1]}
    Info: create_generated_clock -source {unew|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 9 -duty_cycle 50.00 -name {unew|altpll_component|pll|clk[2]} {unew|altpll_component|pll|clk[2]}
Warning: Node: GPIO_1[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: rClk[1] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: rClk[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Info: Analyzing Slow Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -2.135
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.135      -114.370 unew|altpll_component|pll|clk[2] 
    Info:    -0.627        -5.759 unew|altpll_component|pll|clk[0] 
    Info:     0.028         0.000 unew|altpll_component|pll|clk[1] 
    Info:    14.703         0.000 CLOCK_50 
Info: Worst-case hold slack is 0.391
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.391         0.000 CLOCK_50 
    Info:     0.391         0.000 unew|altpll_component|pll|clk[0] 
    Info:     0.391         0.000 unew|altpll_component|pll|clk[1] 
    Info:     0.391         0.000 unew|altpll_component|pll|clk[2] 
Info: Worst-case recovery slack is -4.098
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -4.098      -774.700 unew|altpll_component|pll|clk[2] 
    Info:     1.105         0.000 unew|altpll_component|pll|clk[1] 
    Info:    14.414         0.000 CLOCK_50 
Info: Worst-case removal slack is 1.426
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.426         0.000 unew|altpll_component|pll|clk[2] 
    Info:     1.858         0.000 unew|altpll_component|pll|clk[1] 
    Info:     2.323         0.000 CLOCK_50 
Info: Worst-case minimum pulse width slack is 2.873
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.873         0.000 unew|altpll_component|pll|clk[1] 
    Info:     3.175         0.000 unew|altpll_component|pll|clk[2] 
    Info:     4.555         0.000 unew|altpll_component|pll|clk[0] 
    Info:     9.000         0.000 CLOCK_50 
    Info:    97.778         0.000 altera_reserved_tck 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning: Node: GPIO_1[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: rClk[1] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: rClk[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -0.327
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.327        -8.889 unew|altpll_component|pll|clk[2] 
    Info:    -0.177        -1.248 unew|altpll_component|pll|clk[0] 
    Info:     0.577         0.000 unew|altpll_component|pll|clk[1] 
    Info:    17.634         0.000 CLOCK_50 
Info: Worst-case hold slack is 0.215
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.215         0.000 CLOCK_50 
    Info:     0.215         0.000 unew|altpll_component|pll|clk[0] 
    Info:     0.215         0.000 unew|altpll_component|pll|clk[1] 
    Info:     0.215         0.000 unew|altpll_component|pll|clk[2] 
Info: Worst-case recovery slack is -2.181
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.181      -282.806 unew|altpll_component|pll|clk[2] 
    Info:     2.822         0.000 unew|altpll_component|pll|clk[1] 
    Info:    17.151         0.000 CLOCK_50 
Info: Worst-case removal slack is 0.745
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.745         0.000 unew|altpll_component|pll|clk[2] 
    Info:     0.934         0.000 unew|altpll_component|pll|clk[1] 
    Info:     1.196         0.000 CLOCK_50 
Info: Worst-case minimum pulse width slack is 2.873
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.873         0.000 unew|altpll_component|pll|clk[1] 
    Info:     3.175         0.000 unew|altpll_component|pll|clk[2] 
    Info:     4.555         0.000 unew|altpll_component|pll|clk[0] 
    Info:     9.000         0.000 CLOCK_50 
    Info:    97.778         0.000 altera_reserved_tck 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 604 megabytes
    Info: Processing ended: Sun Jun 02 14:16:29 2013
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:16


