// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module write_adcs4 (
        bAxis_m_cur,
        bAxis_m_cur_read,
        bAxis_m_idx,
        bAxis_m_idx_read,
        mAxis_TDATA,
        mAxis_TKEEP,
        mAxis_TSTRB,
        mAxis_TUSER,
        mAxis_TLAST,
        mAxis_TID,
        mAxis_TDEST,
        offsets_address0,
        offsets_ce0,
        offsets_d0,
        offsets_q0,
        offsets_we0,
        offsets_address1,
        offsets_ce1,
        offsets_d1,
        offsets_q1,
        offsets_we1,
        adcs0_0_V_address0,
        adcs0_0_V_ce0,
        adcs0_0_V_d0,
        adcs0_0_V_q0,
        adcs0_0_V_we0,
        adcs0_0_V_address1,
        adcs0_0_V_ce1,
        adcs0_0_V_d1,
        adcs0_0_V_q1,
        adcs0_0_V_we1,
        adcs0_1_V_address0,
        adcs0_1_V_ce0,
        adcs0_1_V_d0,
        adcs0_1_V_q0,
        adcs0_1_V_we0,
        adcs0_1_V_address1,
        adcs0_1_V_ce1,
        adcs0_1_V_d1,
        adcs0_1_V_q1,
        adcs0_1_V_we1,
        adcs0_2_V_address0,
        adcs0_2_V_ce0,
        adcs0_2_V_d0,
        adcs0_2_V_q0,
        adcs0_2_V_we0,
        adcs0_2_V_address1,
        adcs0_2_V_ce1,
        adcs0_2_V_d1,
        adcs0_2_V_q1,
        adcs0_2_V_we1,
        adcs0_3_V_address0,
        adcs0_3_V_ce0,
        adcs0_3_V_d0,
        adcs0_3_V_q0,
        adcs0_3_V_we0,
        adcs0_3_V_address1,
        adcs0_3_V_ce1,
        adcs0_3_V_d1,
        adcs0_3_V_q1,
        adcs0_3_V_we1,
        adcs0_V_offset,
        adcs1_0_V_address0,
        adcs1_0_V_ce0,
        adcs1_0_V_d0,
        adcs1_0_V_q0,
        adcs1_0_V_we0,
        adcs1_0_V_address1,
        adcs1_0_V_ce1,
        adcs1_0_V_d1,
        adcs1_0_V_q1,
        adcs1_0_V_we1,
        adcs1_1_V_address0,
        adcs1_1_V_ce0,
        adcs1_1_V_d0,
        adcs1_1_V_q0,
        adcs1_1_V_we0,
        adcs1_1_V_address1,
        adcs1_1_V_ce1,
        adcs1_1_V_d1,
        adcs1_1_V_q1,
        adcs1_1_V_we1,
        adcs1_2_V_address0,
        adcs1_2_V_ce0,
        adcs1_2_V_d0,
        adcs1_2_V_q0,
        adcs1_2_V_we0,
        adcs1_2_V_address1,
        adcs1_2_V_ce1,
        adcs1_2_V_d1,
        adcs1_2_V_q1,
        adcs1_2_V_we1,
        adcs1_3_V_address0,
        adcs1_3_V_ce0,
        adcs1_3_V_d0,
        adcs1_3_V_q0,
        adcs1_3_V_we0,
        adcs1_3_V_address1,
        adcs1_3_V_ce1,
        adcs1_3_V_d1,
        adcs1_3_V_q1,
        adcs1_3_V_we1,
        adcs2_0_V_address0,
        adcs2_0_V_ce0,
        adcs2_0_V_d0,
        adcs2_0_V_q0,
        adcs2_0_V_we0,
        adcs2_0_V_address1,
        adcs2_0_V_ce1,
        adcs2_0_V_d1,
        adcs2_0_V_q1,
        adcs2_0_V_we1,
        adcs2_1_V_address0,
        adcs2_1_V_ce0,
        adcs2_1_V_d0,
        adcs2_1_V_q0,
        adcs2_1_V_we0,
        adcs2_1_V_address1,
        adcs2_1_V_ce1,
        adcs2_1_V_d1,
        adcs2_1_V_q1,
        adcs2_1_V_we1,
        adcs2_2_V_address0,
        adcs2_2_V_ce0,
        adcs2_2_V_d0,
        adcs2_2_V_q0,
        adcs2_2_V_we0,
        adcs2_2_V_address1,
        adcs2_2_V_ce1,
        adcs2_2_V_d1,
        adcs2_2_V_q1,
        adcs2_2_V_we1,
        adcs2_3_V_address0,
        adcs2_3_V_ce0,
        adcs2_3_V_d0,
        adcs2_3_V_q0,
        adcs2_3_V_we0,
        adcs2_3_V_address1,
        adcs2_3_V_ce1,
        adcs2_3_V_d1,
        adcs2_3_V_q1,
        adcs2_3_V_we1,
        adcs3_0_V_address0,
        adcs3_0_V_ce0,
        adcs3_0_V_d0,
        adcs3_0_V_q0,
        adcs3_0_V_we0,
        adcs3_0_V_address1,
        adcs3_0_V_ce1,
        adcs3_0_V_d1,
        adcs3_0_V_q1,
        adcs3_0_V_we1,
        adcs3_1_V_address0,
        adcs3_1_V_ce0,
        adcs3_1_V_d0,
        adcs3_1_V_q0,
        adcs3_1_V_we0,
        adcs3_1_V_address1,
        adcs3_1_V_ce1,
        adcs3_1_V_d1,
        adcs3_1_V_q1,
        adcs3_1_V_we1,
        adcs3_2_V_address0,
        adcs3_2_V_ce0,
        adcs3_2_V_d0,
        adcs3_2_V_q0,
        adcs3_2_V_we0,
        adcs3_2_V_address1,
        adcs3_2_V_ce1,
        adcs3_2_V_d1,
        adcs3_2_V_q1,
        adcs3_2_V_we1,
        adcs3_3_V_address0,
        adcs3_3_V_ce0,
        adcs3_3_V_d0,
        adcs3_3_V_q0,
        adcs3_3_V_we0,
        adcs3_3_V_address1,
        adcs3_3_V_ce1,
        adcs3_3_V_d1,
        adcs3_3_V_q1,
        adcs3_3_V_we1,
        hist0_0_m_omask_V_address0,
        hist0_0_m_omask_V_ce0,
        hist0_0_m_omask_V_d0,
        hist0_0_m_omask_V_q0,
        hist0_0_m_omask_V_we0,
        hist0_0_m_omask_V_address1,
        hist0_0_m_omask_V_ce1,
        hist0_0_m_omask_V_d1,
        hist0_0_m_omask_V_q1,
        hist0_0_m_omask_V_we1,
        hist0_1_m_omask_V_address0,
        hist0_1_m_omask_V_ce0,
        hist0_1_m_omask_V_d0,
        hist0_1_m_omask_V_q0,
        hist0_1_m_omask_V_we0,
        hist0_1_m_omask_V_address1,
        hist0_1_m_omask_V_ce1,
        hist0_1_m_omask_V_d1,
        hist0_1_m_omask_V_q1,
        hist0_1_m_omask_V_we1,
        hist0_2_m_omask_V_address0,
        hist0_2_m_omask_V_ce0,
        hist0_2_m_omask_V_d0,
        hist0_2_m_omask_V_q0,
        hist0_2_m_omask_V_we0,
        hist0_2_m_omask_V_address1,
        hist0_2_m_omask_V_ce1,
        hist0_2_m_omask_V_d1,
        hist0_2_m_omask_V_q1,
        hist0_2_m_omask_V_we1,
        hist0_3_m_omask_V_address0,
        hist0_3_m_omask_V_ce0,
        hist0_3_m_omask_V_d0,
        hist0_3_m_omask_V_q0,
        hist0_3_m_omask_V_we0,
        hist0_3_m_omask_V_address1,
        hist0_3_m_omask_V_ce1,
        hist0_3_m_omask_V_d1,
        hist0_3_m_omask_V_q1,
        hist0_3_m_omask_V_we1,
        hist0_4_m_omask_V_address0,
        hist0_4_m_omask_V_ce0,
        hist0_4_m_omask_V_d0,
        hist0_4_m_omask_V_q0,
        hist0_4_m_omask_V_we0,
        hist0_4_m_omask_V_address1,
        hist0_4_m_omask_V_ce1,
        hist0_4_m_omask_V_d1,
        hist0_4_m_omask_V_q1,
        hist0_4_m_omask_V_we1,
        hist0_5_m_omask_V_address0,
        hist0_5_m_omask_V_ce0,
        hist0_5_m_omask_V_d0,
        hist0_5_m_omask_V_q0,
        hist0_5_m_omask_V_we0,
        hist0_5_m_omask_V_address1,
        hist0_5_m_omask_V_ce1,
        hist0_5_m_omask_V_d1,
        hist0_5_m_omask_V_q1,
        hist0_5_m_omask_V_we1,
        hist0_6_m_omask_V_address0,
        hist0_6_m_omask_V_ce0,
        hist0_6_m_omask_V_d0,
        hist0_6_m_omask_V_q0,
        hist0_6_m_omask_V_we0,
        hist0_6_m_omask_V_address1,
        hist0_6_m_omask_V_ce1,
        hist0_6_m_omask_V_d1,
        hist0_6_m_omask_V_q1,
        hist0_6_m_omask_V_we1,
        hist0_7_m_omask_V_address0,
        hist0_7_m_omask_V_ce0,
        hist0_7_m_omask_V_d0,
        hist0_7_m_omask_V_q0,
        hist0_7_m_omask_V_we0,
        hist0_7_m_omask_V_address1,
        hist0_7_m_omask_V_ce1,
        hist0_7_m_omask_V_d1,
        hist0_7_m_omask_V_q1,
        hist0_7_m_omask_V_we1,
        hist0_0_m_maxcnt_V_address0,
        hist0_0_m_maxcnt_V_ce0,
        hist0_0_m_maxcnt_V_d0,
        hist0_0_m_maxcnt_V_q0,
        hist0_0_m_maxcnt_V_we0,
        hist0_0_m_maxcnt_V_address1,
        hist0_0_m_maxcnt_V_ce1,
        hist0_0_m_maxcnt_V_d1,
        hist0_0_m_maxcnt_V_q1,
        hist0_0_m_maxcnt_V_we1,
        hist0_1_m_maxcnt_V_address0,
        hist0_1_m_maxcnt_V_ce0,
        hist0_1_m_maxcnt_V_d0,
        hist0_1_m_maxcnt_V_q0,
        hist0_1_m_maxcnt_V_we0,
        hist0_1_m_maxcnt_V_address1,
        hist0_1_m_maxcnt_V_ce1,
        hist0_1_m_maxcnt_V_d1,
        hist0_1_m_maxcnt_V_q1,
        hist0_1_m_maxcnt_V_we1,
        hist0_2_m_maxcnt_V_address0,
        hist0_2_m_maxcnt_V_ce0,
        hist0_2_m_maxcnt_V_d0,
        hist0_2_m_maxcnt_V_q0,
        hist0_2_m_maxcnt_V_we0,
        hist0_2_m_maxcnt_V_address1,
        hist0_2_m_maxcnt_V_ce1,
        hist0_2_m_maxcnt_V_d1,
        hist0_2_m_maxcnt_V_q1,
        hist0_2_m_maxcnt_V_we1,
        hist0_3_m_maxcnt_V_address0,
        hist0_3_m_maxcnt_V_ce0,
        hist0_3_m_maxcnt_V_d0,
        hist0_3_m_maxcnt_V_q0,
        hist0_3_m_maxcnt_V_we0,
        hist0_3_m_maxcnt_V_address1,
        hist0_3_m_maxcnt_V_ce1,
        hist0_3_m_maxcnt_V_d1,
        hist0_3_m_maxcnt_V_q1,
        hist0_3_m_maxcnt_V_we1,
        hist0_4_m_maxcnt_V_address0,
        hist0_4_m_maxcnt_V_ce0,
        hist0_4_m_maxcnt_V_d0,
        hist0_4_m_maxcnt_V_q0,
        hist0_4_m_maxcnt_V_we0,
        hist0_4_m_maxcnt_V_address1,
        hist0_4_m_maxcnt_V_ce1,
        hist0_4_m_maxcnt_V_d1,
        hist0_4_m_maxcnt_V_q1,
        hist0_4_m_maxcnt_V_we1,
        hist0_5_m_maxcnt_V_address0,
        hist0_5_m_maxcnt_V_ce0,
        hist0_5_m_maxcnt_V_d0,
        hist0_5_m_maxcnt_V_q0,
        hist0_5_m_maxcnt_V_we0,
        hist0_5_m_maxcnt_V_address1,
        hist0_5_m_maxcnt_V_ce1,
        hist0_5_m_maxcnt_V_d1,
        hist0_5_m_maxcnt_V_q1,
        hist0_5_m_maxcnt_V_we1,
        hist0_6_m_maxcnt_V_address0,
        hist0_6_m_maxcnt_V_ce0,
        hist0_6_m_maxcnt_V_d0,
        hist0_6_m_maxcnt_V_q0,
        hist0_6_m_maxcnt_V_we0,
        hist0_6_m_maxcnt_V_address1,
        hist0_6_m_maxcnt_V_ce1,
        hist0_6_m_maxcnt_V_d1,
        hist0_6_m_maxcnt_V_q1,
        hist0_6_m_maxcnt_V_we1,
        hist0_7_m_maxcnt_V_address0,
        hist0_7_m_maxcnt_V_ce0,
        hist0_7_m_maxcnt_V_d0,
        hist0_7_m_maxcnt_V_q0,
        hist0_7_m_maxcnt_V_we0,
        hist0_7_m_maxcnt_V_address1,
        hist0_7_m_maxcnt_V_ce1,
        hist0_7_m_maxcnt_V_d1,
        hist0_7_m_maxcnt_V_q1,
        hist0_7_m_maxcnt_V_we1,
        hist0_0_m_nobits_V_address0,
        hist0_0_m_nobits_V_ce0,
        hist0_0_m_nobits_V_d0,
        hist0_0_m_nobits_V_q0,
        hist0_0_m_nobits_V_we0,
        hist0_0_m_nobits_V_address1,
        hist0_0_m_nobits_V_ce1,
        hist0_0_m_nobits_V_d1,
        hist0_0_m_nobits_V_q1,
        hist0_0_m_nobits_V_we1,
        hist0_1_m_nobits_V_address0,
        hist0_1_m_nobits_V_ce0,
        hist0_1_m_nobits_V_d0,
        hist0_1_m_nobits_V_q0,
        hist0_1_m_nobits_V_we0,
        hist0_1_m_nobits_V_address1,
        hist0_1_m_nobits_V_ce1,
        hist0_1_m_nobits_V_d1,
        hist0_1_m_nobits_V_q1,
        hist0_1_m_nobits_V_we1,
        hist0_2_m_nobits_V_address0,
        hist0_2_m_nobits_V_ce0,
        hist0_2_m_nobits_V_d0,
        hist0_2_m_nobits_V_q0,
        hist0_2_m_nobits_V_we0,
        hist0_2_m_nobits_V_address1,
        hist0_2_m_nobits_V_ce1,
        hist0_2_m_nobits_V_d1,
        hist0_2_m_nobits_V_q1,
        hist0_2_m_nobits_V_we1,
        hist0_3_m_nobits_V_address0,
        hist0_3_m_nobits_V_ce0,
        hist0_3_m_nobits_V_d0,
        hist0_3_m_nobits_V_q0,
        hist0_3_m_nobits_V_we0,
        hist0_3_m_nobits_V_address1,
        hist0_3_m_nobits_V_ce1,
        hist0_3_m_nobits_V_d1,
        hist0_3_m_nobits_V_q1,
        hist0_3_m_nobits_V_we1,
        hist0_4_m_nobits_V_address0,
        hist0_4_m_nobits_V_ce0,
        hist0_4_m_nobits_V_d0,
        hist0_4_m_nobits_V_q0,
        hist0_4_m_nobits_V_we0,
        hist0_4_m_nobits_V_address1,
        hist0_4_m_nobits_V_ce1,
        hist0_4_m_nobits_V_d1,
        hist0_4_m_nobits_V_q1,
        hist0_4_m_nobits_V_we1,
        hist0_5_m_nobits_V_address0,
        hist0_5_m_nobits_V_ce0,
        hist0_5_m_nobits_V_d0,
        hist0_5_m_nobits_V_q0,
        hist0_5_m_nobits_V_we0,
        hist0_5_m_nobits_V_address1,
        hist0_5_m_nobits_V_ce1,
        hist0_5_m_nobits_V_d1,
        hist0_5_m_nobits_V_q1,
        hist0_5_m_nobits_V_we1,
        hist0_6_m_nobits_V_address0,
        hist0_6_m_nobits_V_ce0,
        hist0_6_m_nobits_V_d0,
        hist0_6_m_nobits_V_q0,
        hist0_6_m_nobits_V_we0,
        hist0_6_m_nobits_V_address1,
        hist0_6_m_nobits_V_ce1,
        hist0_6_m_nobits_V_d1,
        hist0_6_m_nobits_V_q1,
        hist0_6_m_nobits_V_we1,
        hist0_7_m_nobits_V_address0,
        hist0_7_m_nobits_V_ce0,
        hist0_7_m_nobits_V_d0,
        hist0_7_m_nobits_V_q0,
        hist0_7_m_nobits_V_we0,
        hist0_7_m_nobits_V_address1,
        hist0_7_m_nobits_V_ce1,
        hist0_7_m_nobits_V_d1,
        hist0_7_m_nobits_V_q1,
        hist0_7_m_nobits_V_we1,
        hist0_0_m_bins_0_V_address0,
        hist0_0_m_bins_0_V_ce0,
        hist0_0_m_bins_0_V_d0,
        hist0_0_m_bins_0_V_q0,
        hist0_0_m_bins_0_V_we0,
        hist0_0_m_bins_0_V_address1,
        hist0_0_m_bins_0_V_ce1,
        hist0_0_m_bins_0_V_d1,
        hist0_0_m_bins_0_V_q1,
        hist0_0_m_bins_0_V_we1,
        hist0_0_m_bins_1_V_address0,
        hist0_0_m_bins_1_V_ce0,
        hist0_0_m_bins_1_V_d0,
        hist0_0_m_bins_1_V_q0,
        hist0_0_m_bins_1_V_we0,
        hist0_0_m_bins_1_V_address1,
        hist0_0_m_bins_1_V_ce1,
        hist0_0_m_bins_1_V_d1,
        hist0_0_m_bins_1_V_q1,
        hist0_0_m_bins_1_V_we1,
        hist0_1_m_bins_0_V_address0,
        hist0_1_m_bins_0_V_ce0,
        hist0_1_m_bins_0_V_d0,
        hist0_1_m_bins_0_V_q0,
        hist0_1_m_bins_0_V_we0,
        hist0_1_m_bins_0_V_address1,
        hist0_1_m_bins_0_V_ce1,
        hist0_1_m_bins_0_V_d1,
        hist0_1_m_bins_0_V_q1,
        hist0_1_m_bins_0_V_we1,
        hist0_1_m_bins_1_V_address0,
        hist0_1_m_bins_1_V_ce0,
        hist0_1_m_bins_1_V_d0,
        hist0_1_m_bins_1_V_q0,
        hist0_1_m_bins_1_V_we0,
        hist0_1_m_bins_1_V_address1,
        hist0_1_m_bins_1_V_ce1,
        hist0_1_m_bins_1_V_d1,
        hist0_1_m_bins_1_V_q1,
        hist0_1_m_bins_1_V_we1,
        hist0_2_m_bins_0_V_address0,
        hist0_2_m_bins_0_V_ce0,
        hist0_2_m_bins_0_V_d0,
        hist0_2_m_bins_0_V_q0,
        hist0_2_m_bins_0_V_we0,
        hist0_2_m_bins_0_V_address1,
        hist0_2_m_bins_0_V_ce1,
        hist0_2_m_bins_0_V_d1,
        hist0_2_m_bins_0_V_q1,
        hist0_2_m_bins_0_V_we1,
        hist0_2_m_bins_1_V_address0,
        hist0_2_m_bins_1_V_ce0,
        hist0_2_m_bins_1_V_d0,
        hist0_2_m_bins_1_V_q0,
        hist0_2_m_bins_1_V_we0,
        hist0_2_m_bins_1_V_address1,
        hist0_2_m_bins_1_V_ce1,
        hist0_2_m_bins_1_V_d1,
        hist0_2_m_bins_1_V_q1,
        hist0_2_m_bins_1_V_we1,
        hist0_3_m_bins_0_V_address0,
        hist0_3_m_bins_0_V_ce0,
        hist0_3_m_bins_0_V_d0,
        hist0_3_m_bins_0_V_q0,
        hist0_3_m_bins_0_V_we0,
        hist0_3_m_bins_0_V_address1,
        hist0_3_m_bins_0_V_ce1,
        hist0_3_m_bins_0_V_d1,
        hist0_3_m_bins_0_V_q1,
        hist0_3_m_bins_0_V_we1,
        hist0_3_m_bins_1_V_address0,
        hist0_3_m_bins_1_V_ce0,
        hist0_3_m_bins_1_V_d0,
        hist0_3_m_bins_1_V_q0,
        hist0_3_m_bins_1_V_we0,
        hist0_3_m_bins_1_V_address1,
        hist0_3_m_bins_1_V_ce1,
        hist0_3_m_bins_1_V_d1,
        hist0_3_m_bins_1_V_q1,
        hist0_3_m_bins_1_V_we1,
        hist0_4_m_bins_0_V_address0,
        hist0_4_m_bins_0_V_ce0,
        hist0_4_m_bins_0_V_d0,
        hist0_4_m_bins_0_V_q0,
        hist0_4_m_bins_0_V_we0,
        hist0_4_m_bins_0_V_address1,
        hist0_4_m_bins_0_V_ce1,
        hist0_4_m_bins_0_V_d1,
        hist0_4_m_bins_0_V_q1,
        hist0_4_m_bins_0_V_we1,
        hist0_4_m_bins_1_V_address0,
        hist0_4_m_bins_1_V_ce0,
        hist0_4_m_bins_1_V_d0,
        hist0_4_m_bins_1_V_q0,
        hist0_4_m_bins_1_V_we0,
        hist0_4_m_bins_1_V_address1,
        hist0_4_m_bins_1_V_ce1,
        hist0_4_m_bins_1_V_d1,
        hist0_4_m_bins_1_V_q1,
        hist0_4_m_bins_1_V_we1,
        hist0_5_m_bins_0_V_address0,
        hist0_5_m_bins_0_V_ce0,
        hist0_5_m_bins_0_V_d0,
        hist0_5_m_bins_0_V_q0,
        hist0_5_m_bins_0_V_we0,
        hist0_5_m_bins_0_V_address1,
        hist0_5_m_bins_0_V_ce1,
        hist0_5_m_bins_0_V_d1,
        hist0_5_m_bins_0_V_q1,
        hist0_5_m_bins_0_V_we1,
        hist0_5_m_bins_1_V_address0,
        hist0_5_m_bins_1_V_ce0,
        hist0_5_m_bins_1_V_d0,
        hist0_5_m_bins_1_V_q0,
        hist0_5_m_bins_1_V_we0,
        hist0_5_m_bins_1_V_address1,
        hist0_5_m_bins_1_V_ce1,
        hist0_5_m_bins_1_V_d1,
        hist0_5_m_bins_1_V_q1,
        hist0_5_m_bins_1_V_we1,
        hist0_6_m_bins_0_V_address0,
        hist0_6_m_bins_0_V_ce0,
        hist0_6_m_bins_0_V_d0,
        hist0_6_m_bins_0_V_q0,
        hist0_6_m_bins_0_V_we0,
        hist0_6_m_bins_0_V_address1,
        hist0_6_m_bins_0_V_ce1,
        hist0_6_m_bins_0_V_d1,
        hist0_6_m_bins_0_V_q1,
        hist0_6_m_bins_0_V_we1,
        hist0_6_m_bins_1_V_address0,
        hist0_6_m_bins_1_V_ce0,
        hist0_6_m_bins_1_V_d0,
        hist0_6_m_bins_1_V_q0,
        hist0_6_m_bins_1_V_we0,
        hist0_6_m_bins_1_V_address1,
        hist0_6_m_bins_1_V_ce1,
        hist0_6_m_bins_1_V_d1,
        hist0_6_m_bins_1_V_q1,
        hist0_6_m_bins_1_V_we1,
        hist0_7_m_bins_0_V_address0,
        hist0_7_m_bins_0_V_ce0,
        hist0_7_m_bins_0_V_d0,
        hist0_7_m_bins_0_V_q0,
        hist0_7_m_bins_0_V_we0,
        hist0_7_m_bins_0_V_address1,
        hist0_7_m_bins_0_V_ce1,
        hist0_7_m_bins_0_V_d1,
        hist0_7_m_bins_0_V_q1,
        hist0_7_m_bins_0_V_we1,
        hist0_7_m_bins_1_V_address0,
        hist0_7_m_bins_1_V_ce0,
        hist0_7_m_bins_1_V_d0,
        hist0_7_m_bins_1_V_q0,
        hist0_7_m_bins_1_V_we0,
        hist0_7_m_bins_1_V_address1,
        hist0_7_m_bins_1_V_ce1,
        hist0_7_m_bins_1_V_d1,
        hist0_7_m_bins_1_V_q1,
        hist0_7_m_bins_1_V_we1,
        hist1_0_m_omask_V_address0,
        hist1_0_m_omask_V_ce0,
        hist1_0_m_omask_V_d0,
        hist1_0_m_omask_V_q0,
        hist1_0_m_omask_V_we0,
        hist1_0_m_omask_V_address1,
        hist1_0_m_omask_V_ce1,
        hist1_0_m_omask_V_d1,
        hist1_0_m_omask_V_q1,
        hist1_0_m_omask_V_we1,
        hist1_1_m_omask_V_address0,
        hist1_1_m_omask_V_ce0,
        hist1_1_m_omask_V_d0,
        hist1_1_m_omask_V_q0,
        hist1_1_m_omask_V_we0,
        hist1_1_m_omask_V_address1,
        hist1_1_m_omask_V_ce1,
        hist1_1_m_omask_V_d1,
        hist1_1_m_omask_V_q1,
        hist1_1_m_omask_V_we1,
        hist1_2_m_omask_V_address0,
        hist1_2_m_omask_V_ce0,
        hist1_2_m_omask_V_d0,
        hist1_2_m_omask_V_q0,
        hist1_2_m_omask_V_we0,
        hist1_2_m_omask_V_address1,
        hist1_2_m_omask_V_ce1,
        hist1_2_m_omask_V_d1,
        hist1_2_m_omask_V_q1,
        hist1_2_m_omask_V_we1,
        hist1_3_m_omask_V_address0,
        hist1_3_m_omask_V_ce0,
        hist1_3_m_omask_V_d0,
        hist1_3_m_omask_V_q0,
        hist1_3_m_omask_V_we0,
        hist1_3_m_omask_V_address1,
        hist1_3_m_omask_V_ce1,
        hist1_3_m_omask_V_d1,
        hist1_3_m_omask_V_q1,
        hist1_3_m_omask_V_we1,
        hist1_4_m_omask_V_address0,
        hist1_4_m_omask_V_ce0,
        hist1_4_m_omask_V_d0,
        hist1_4_m_omask_V_q0,
        hist1_4_m_omask_V_we0,
        hist1_4_m_omask_V_address1,
        hist1_4_m_omask_V_ce1,
        hist1_4_m_omask_V_d1,
        hist1_4_m_omask_V_q1,
        hist1_4_m_omask_V_we1,
        hist1_5_m_omask_V_address0,
        hist1_5_m_omask_V_ce0,
        hist1_5_m_omask_V_d0,
        hist1_5_m_omask_V_q0,
        hist1_5_m_omask_V_we0,
        hist1_5_m_omask_V_address1,
        hist1_5_m_omask_V_ce1,
        hist1_5_m_omask_V_d1,
        hist1_5_m_omask_V_q1,
        hist1_5_m_omask_V_we1,
        hist1_6_m_omask_V_address0,
        hist1_6_m_omask_V_ce0,
        hist1_6_m_omask_V_d0,
        hist1_6_m_omask_V_q0,
        hist1_6_m_omask_V_we0,
        hist1_6_m_omask_V_address1,
        hist1_6_m_omask_V_ce1,
        hist1_6_m_omask_V_d1,
        hist1_6_m_omask_V_q1,
        hist1_6_m_omask_V_we1,
        hist1_7_m_omask_V_address0,
        hist1_7_m_omask_V_ce0,
        hist1_7_m_omask_V_d0,
        hist1_7_m_omask_V_q0,
        hist1_7_m_omask_V_we0,
        hist1_7_m_omask_V_address1,
        hist1_7_m_omask_V_ce1,
        hist1_7_m_omask_V_d1,
        hist1_7_m_omask_V_q1,
        hist1_7_m_omask_V_we1,
        hist1_0_m_maxcnt_V_address0,
        hist1_0_m_maxcnt_V_ce0,
        hist1_0_m_maxcnt_V_d0,
        hist1_0_m_maxcnt_V_q0,
        hist1_0_m_maxcnt_V_we0,
        hist1_0_m_maxcnt_V_address1,
        hist1_0_m_maxcnt_V_ce1,
        hist1_0_m_maxcnt_V_d1,
        hist1_0_m_maxcnt_V_q1,
        hist1_0_m_maxcnt_V_we1,
        hist1_1_m_maxcnt_V_address0,
        hist1_1_m_maxcnt_V_ce0,
        hist1_1_m_maxcnt_V_d0,
        hist1_1_m_maxcnt_V_q0,
        hist1_1_m_maxcnt_V_we0,
        hist1_1_m_maxcnt_V_address1,
        hist1_1_m_maxcnt_V_ce1,
        hist1_1_m_maxcnt_V_d1,
        hist1_1_m_maxcnt_V_q1,
        hist1_1_m_maxcnt_V_we1,
        hist1_2_m_maxcnt_V_address0,
        hist1_2_m_maxcnt_V_ce0,
        hist1_2_m_maxcnt_V_d0,
        hist1_2_m_maxcnt_V_q0,
        hist1_2_m_maxcnt_V_we0,
        hist1_2_m_maxcnt_V_address1,
        hist1_2_m_maxcnt_V_ce1,
        hist1_2_m_maxcnt_V_d1,
        hist1_2_m_maxcnt_V_q1,
        hist1_2_m_maxcnt_V_we1,
        hist1_3_m_maxcnt_V_address0,
        hist1_3_m_maxcnt_V_ce0,
        hist1_3_m_maxcnt_V_d0,
        hist1_3_m_maxcnt_V_q0,
        hist1_3_m_maxcnt_V_we0,
        hist1_3_m_maxcnt_V_address1,
        hist1_3_m_maxcnt_V_ce1,
        hist1_3_m_maxcnt_V_d1,
        hist1_3_m_maxcnt_V_q1,
        hist1_3_m_maxcnt_V_we1,
        hist1_4_m_maxcnt_V_address0,
        hist1_4_m_maxcnt_V_ce0,
        hist1_4_m_maxcnt_V_d0,
        hist1_4_m_maxcnt_V_q0,
        hist1_4_m_maxcnt_V_we0,
        hist1_4_m_maxcnt_V_address1,
        hist1_4_m_maxcnt_V_ce1,
        hist1_4_m_maxcnt_V_d1,
        hist1_4_m_maxcnt_V_q1,
        hist1_4_m_maxcnt_V_we1,
        hist1_5_m_maxcnt_V_address0,
        hist1_5_m_maxcnt_V_ce0,
        hist1_5_m_maxcnt_V_d0,
        hist1_5_m_maxcnt_V_q0,
        hist1_5_m_maxcnt_V_we0,
        hist1_5_m_maxcnt_V_address1,
        hist1_5_m_maxcnt_V_ce1,
        hist1_5_m_maxcnt_V_d1,
        hist1_5_m_maxcnt_V_q1,
        hist1_5_m_maxcnt_V_we1,
        hist1_6_m_maxcnt_V_address0,
        hist1_6_m_maxcnt_V_ce0,
        hist1_6_m_maxcnt_V_d0,
        hist1_6_m_maxcnt_V_q0,
        hist1_6_m_maxcnt_V_we0,
        hist1_6_m_maxcnt_V_address1,
        hist1_6_m_maxcnt_V_ce1,
        hist1_6_m_maxcnt_V_d1,
        hist1_6_m_maxcnt_V_q1,
        hist1_6_m_maxcnt_V_we1,
        hist1_7_m_maxcnt_V_address0,
        hist1_7_m_maxcnt_V_ce0,
        hist1_7_m_maxcnt_V_d0,
        hist1_7_m_maxcnt_V_q0,
        hist1_7_m_maxcnt_V_we0,
        hist1_7_m_maxcnt_V_address1,
        hist1_7_m_maxcnt_V_ce1,
        hist1_7_m_maxcnt_V_d1,
        hist1_7_m_maxcnt_V_q1,
        hist1_7_m_maxcnt_V_we1,
        hist1_0_m_nobits_V_address0,
        hist1_0_m_nobits_V_ce0,
        hist1_0_m_nobits_V_d0,
        hist1_0_m_nobits_V_q0,
        hist1_0_m_nobits_V_we0,
        hist1_0_m_nobits_V_address1,
        hist1_0_m_nobits_V_ce1,
        hist1_0_m_nobits_V_d1,
        hist1_0_m_nobits_V_q1,
        hist1_0_m_nobits_V_we1,
        hist1_1_m_nobits_V_address0,
        hist1_1_m_nobits_V_ce0,
        hist1_1_m_nobits_V_d0,
        hist1_1_m_nobits_V_q0,
        hist1_1_m_nobits_V_we0,
        hist1_1_m_nobits_V_address1,
        hist1_1_m_nobits_V_ce1,
        hist1_1_m_nobits_V_d1,
        hist1_1_m_nobits_V_q1,
        hist1_1_m_nobits_V_we1,
        hist1_2_m_nobits_V_address0,
        hist1_2_m_nobits_V_ce0,
        hist1_2_m_nobits_V_d0,
        hist1_2_m_nobits_V_q0,
        hist1_2_m_nobits_V_we0,
        hist1_2_m_nobits_V_address1,
        hist1_2_m_nobits_V_ce1,
        hist1_2_m_nobits_V_d1,
        hist1_2_m_nobits_V_q1,
        hist1_2_m_nobits_V_we1,
        hist1_3_m_nobits_V_address0,
        hist1_3_m_nobits_V_ce0,
        hist1_3_m_nobits_V_d0,
        hist1_3_m_nobits_V_q0,
        hist1_3_m_nobits_V_we0,
        hist1_3_m_nobits_V_address1,
        hist1_3_m_nobits_V_ce1,
        hist1_3_m_nobits_V_d1,
        hist1_3_m_nobits_V_q1,
        hist1_3_m_nobits_V_we1,
        hist1_4_m_nobits_V_address0,
        hist1_4_m_nobits_V_ce0,
        hist1_4_m_nobits_V_d0,
        hist1_4_m_nobits_V_q0,
        hist1_4_m_nobits_V_we0,
        hist1_4_m_nobits_V_address1,
        hist1_4_m_nobits_V_ce1,
        hist1_4_m_nobits_V_d1,
        hist1_4_m_nobits_V_q1,
        hist1_4_m_nobits_V_we1,
        hist1_5_m_nobits_V_address0,
        hist1_5_m_nobits_V_ce0,
        hist1_5_m_nobits_V_d0,
        hist1_5_m_nobits_V_q0,
        hist1_5_m_nobits_V_we0,
        hist1_5_m_nobits_V_address1,
        hist1_5_m_nobits_V_ce1,
        hist1_5_m_nobits_V_d1,
        hist1_5_m_nobits_V_q1,
        hist1_5_m_nobits_V_we1,
        hist1_6_m_nobits_V_address0,
        hist1_6_m_nobits_V_ce0,
        hist1_6_m_nobits_V_d0,
        hist1_6_m_nobits_V_q0,
        hist1_6_m_nobits_V_we0,
        hist1_6_m_nobits_V_address1,
        hist1_6_m_nobits_V_ce1,
        hist1_6_m_nobits_V_d1,
        hist1_6_m_nobits_V_q1,
        hist1_6_m_nobits_V_we1,
        hist1_7_m_nobits_V_address0,
        hist1_7_m_nobits_V_ce0,
        hist1_7_m_nobits_V_d0,
        hist1_7_m_nobits_V_q0,
        hist1_7_m_nobits_V_we0,
        hist1_7_m_nobits_V_address1,
        hist1_7_m_nobits_V_ce1,
        hist1_7_m_nobits_V_d1,
        hist1_7_m_nobits_V_q1,
        hist1_7_m_nobits_V_we1,
        hist1_0_m_bins_0_V_address0,
        hist1_0_m_bins_0_V_ce0,
        hist1_0_m_bins_0_V_d0,
        hist1_0_m_bins_0_V_q0,
        hist1_0_m_bins_0_V_we0,
        hist1_0_m_bins_0_V_address1,
        hist1_0_m_bins_0_V_ce1,
        hist1_0_m_bins_0_V_d1,
        hist1_0_m_bins_0_V_q1,
        hist1_0_m_bins_0_V_we1,
        hist1_0_m_bins_1_V_address0,
        hist1_0_m_bins_1_V_ce0,
        hist1_0_m_bins_1_V_d0,
        hist1_0_m_bins_1_V_q0,
        hist1_0_m_bins_1_V_we0,
        hist1_0_m_bins_1_V_address1,
        hist1_0_m_bins_1_V_ce1,
        hist1_0_m_bins_1_V_d1,
        hist1_0_m_bins_1_V_q1,
        hist1_0_m_bins_1_V_we1,
        hist1_1_m_bins_0_V_address0,
        hist1_1_m_bins_0_V_ce0,
        hist1_1_m_bins_0_V_d0,
        hist1_1_m_bins_0_V_q0,
        hist1_1_m_bins_0_V_we0,
        hist1_1_m_bins_0_V_address1,
        hist1_1_m_bins_0_V_ce1,
        hist1_1_m_bins_0_V_d1,
        hist1_1_m_bins_0_V_q1,
        hist1_1_m_bins_0_V_we1,
        hist1_1_m_bins_1_V_address0,
        hist1_1_m_bins_1_V_ce0,
        hist1_1_m_bins_1_V_d0,
        hist1_1_m_bins_1_V_q0,
        hist1_1_m_bins_1_V_we0,
        hist1_1_m_bins_1_V_address1,
        hist1_1_m_bins_1_V_ce1,
        hist1_1_m_bins_1_V_d1,
        hist1_1_m_bins_1_V_q1,
        hist1_1_m_bins_1_V_we1,
        hist1_2_m_bins_0_V_address0,
        hist1_2_m_bins_0_V_ce0,
        hist1_2_m_bins_0_V_d0,
        hist1_2_m_bins_0_V_q0,
        hist1_2_m_bins_0_V_we0,
        hist1_2_m_bins_0_V_address1,
        hist1_2_m_bins_0_V_ce1,
        hist1_2_m_bins_0_V_d1,
        hist1_2_m_bins_0_V_q1,
        hist1_2_m_bins_0_V_we1,
        hist1_2_m_bins_1_V_address0,
        hist1_2_m_bins_1_V_ce0,
        hist1_2_m_bins_1_V_d0,
        hist1_2_m_bins_1_V_q0,
        hist1_2_m_bins_1_V_we0,
        hist1_2_m_bins_1_V_address1,
        hist1_2_m_bins_1_V_ce1,
        hist1_2_m_bins_1_V_d1,
        hist1_2_m_bins_1_V_q1,
        hist1_2_m_bins_1_V_we1,
        hist1_3_m_bins_0_V_address0,
        hist1_3_m_bins_0_V_ce0,
        hist1_3_m_bins_0_V_d0,
        hist1_3_m_bins_0_V_q0,
        hist1_3_m_bins_0_V_we0,
        hist1_3_m_bins_0_V_address1,
        hist1_3_m_bins_0_V_ce1,
        hist1_3_m_bins_0_V_d1,
        hist1_3_m_bins_0_V_q1,
        hist1_3_m_bins_0_V_we1,
        hist1_3_m_bins_1_V_address0,
        hist1_3_m_bins_1_V_ce0,
        hist1_3_m_bins_1_V_d0,
        hist1_3_m_bins_1_V_q0,
        hist1_3_m_bins_1_V_we0,
        hist1_3_m_bins_1_V_address1,
        hist1_3_m_bins_1_V_ce1,
        hist1_3_m_bins_1_V_d1,
        hist1_3_m_bins_1_V_q1,
        hist1_3_m_bins_1_V_we1,
        hist1_4_m_bins_0_V_address0,
        hist1_4_m_bins_0_V_ce0,
        hist1_4_m_bins_0_V_d0,
        hist1_4_m_bins_0_V_q0,
        hist1_4_m_bins_0_V_we0,
        hist1_4_m_bins_0_V_address1,
        hist1_4_m_bins_0_V_ce1,
        hist1_4_m_bins_0_V_d1,
        hist1_4_m_bins_0_V_q1,
        hist1_4_m_bins_0_V_we1,
        hist1_4_m_bins_1_V_address0,
        hist1_4_m_bins_1_V_ce0,
        hist1_4_m_bins_1_V_d0,
        hist1_4_m_bins_1_V_q0,
        hist1_4_m_bins_1_V_we0,
        hist1_4_m_bins_1_V_address1,
        hist1_4_m_bins_1_V_ce1,
        hist1_4_m_bins_1_V_d1,
        hist1_4_m_bins_1_V_q1,
        hist1_4_m_bins_1_V_we1,
        hist1_5_m_bins_0_V_address0,
        hist1_5_m_bins_0_V_ce0,
        hist1_5_m_bins_0_V_d0,
        hist1_5_m_bins_0_V_q0,
        hist1_5_m_bins_0_V_we0,
        hist1_5_m_bins_0_V_address1,
        hist1_5_m_bins_0_V_ce1,
        hist1_5_m_bins_0_V_d1,
        hist1_5_m_bins_0_V_q1,
        hist1_5_m_bins_0_V_we1,
        hist1_5_m_bins_1_V_address0,
        hist1_5_m_bins_1_V_ce0,
        hist1_5_m_bins_1_V_d0,
        hist1_5_m_bins_1_V_q0,
        hist1_5_m_bins_1_V_we0,
        hist1_5_m_bins_1_V_address1,
        hist1_5_m_bins_1_V_ce1,
        hist1_5_m_bins_1_V_d1,
        hist1_5_m_bins_1_V_q1,
        hist1_5_m_bins_1_V_we1,
        hist1_6_m_bins_0_V_address0,
        hist1_6_m_bins_0_V_ce0,
        hist1_6_m_bins_0_V_d0,
        hist1_6_m_bins_0_V_q0,
        hist1_6_m_bins_0_V_we0,
        hist1_6_m_bins_0_V_address1,
        hist1_6_m_bins_0_V_ce1,
        hist1_6_m_bins_0_V_d1,
        hist1_6_m_bins_0_V_q1,
        hist1_6_m_bins_0_V_we1,
        hist1_6_m_bins_1_V_address0,
        hist1_6_m_bins_1_V_ce0,
        hist1_6_m_bins_1_V_d0,
        hist1_6_m_bins_1_V_q0,
        hist1_6_m_bins_1_V_we0,
        hist1_6_m_bins_1_V_address1,
        hist1_6_m_bins_1_V_ce1,
        hist1_6_m_bins_1_V_d1,
        hist1_6_m_bins_1_V_q1,
        hist1_6_m_bins_1_V_we1,
        hist1_7_m_bins_0_V_address0,
        hist1_7_m_bins_0_V_ce0,
        hist1_7_m_bins_0_V_d0,
        hist1_7_m_bins_0_V_q0,
        hist1_7_m_bins_0_V_we0,
        hist1_7_m_bins_0_V_address1,
        hist1_7_m_bins_0_V_ce1,
        hist1_7_m_bins_0_V_d1,
        hist1_7_m_bins_0_V_q1,
        hist1_7_m_bins_0_V_we1,
        hist1_7_m_bins_1_V_address0,
        hist1_7_m_bins_1_V_ce0,
        hist1_7_m_bins_1_V_d0,
        hist1_7_m_bins_1_V_q0,
        hist1_7_m_bins_1_V_we0,
        hist1_7_m_bins_1_V_address1,
        hist1_7_m_bins_1_V_ce1,
        hist1_7_m_bins_1_V_d1,
        hist1_7_m_bins_1_V_q1,
        hist1_7_m_bins_1_V_we1,
        hist2_0_m_omask_V_address0,
        hist2_0_m_omask_V_ce0,
        hist2_0_m_omask_V_d0,
        hist2_0_m_omask_V_q0,
        hist2_0_m_omask_V_we0,
        hist2_0_m_omask_V_address1,
        hist2_0_m_omask_V_ce1,
        hist2_0_m_omask_V_d1,
        hist2_0_m_omask_V_q1,
        hist2_0_m_omask_V_we1,
        hist2_1_m_omask_V_address0,
        hist2_1_m_omask_V_ce0,
        hist2_1_m_omask_V_d0,
        hist2_1_m_omask_V_q0,
        hist2_1_m_omask_V_we0,
        hist2_1_m_omask_V_address1,
        hist2_1_m_omask_V_ce1,
        hist2_1_m_omask_V_d1,
        hist2_1_m_omask_V_q1,
        hist2_1_m_omask_V_we1,
        hist2_2_m_omask_V_address0,
        hist2_2_m_omask_V_ce0,
        hist2_2_m_omask_V_d0,
        hist2_2_m_omask_V_q0,
        hist2_2_m_omask_V_we0,
        hist2_2_m_omask_V_address1,
        hist2_2_m_omask_V_ce1,
        hist2_2_m_omask_V_d1,
        hist2_2_m_omask_V_q1,
        hist2_2_m_omask_V_we1,
        hist2_3_m_omask_V_address0,
        hist2_3_m_omask_V_ce0,
        hist2_3_m_omask_V_d0,
        hist2_3_m_omask_V_q0,
        hist2_3_m_omask_V_we0,
        hist2_3_m_omask_V_address1,
        hist2_3_m_omask_V_ce1,
        hist2_3_m_omask_V_d1,
        hist2_3_m_omask_V_q1,
        hist2_3_m_omask_V_we1,
        hist2_4_m_omask_V_address0,
        hist2_4_m_omask_V_ce0,
        hist2_4_m_omask_V_d0,
        hist2_4_m_omask_V_q0,
        hist2_4_m_omask_V_we0,
        hist2_4_m_omask_V_address1,
        hist2_4_m_omask_V_ce1,
        hist2_4_m_omask_V_d1,
        hist2_4_m_omask_V_q1,
        hist2_4_m_omask_V_we1,
        hist2_5_m_omask_V_address0,
        hist2_5_m_omask_V_ce0,
        hist2_5_m_omask_V_d0,
        hist2_5_m_omask_V_q0,
        hist2_5_m_omask_V_we0,
        hist2_5_m_omask_V_address1,
        hist2_5_m_omask_V_ce1,
        hist2_5_m_omask_V_d1,
        hist2_5_m_omask_V_q1,
        hist2_5_m_omask_V_we1,
        hist2_6_m_omask_V_address0,
        hist2_6_m_omask_V_ce0,
        hist2_6_m_omask_V_d0,
        hist2_6_m_omask_V_q0,
        hist2_6_m_omask_V_we0,
        hist2_6_m_omask_V_address1,
        hist2_6_m_omask_V_ce1,
        hist2_6_m_omask_V_d1,
        hist2_6_m_omask_V_q1,
        hist2_6_m_omask_V_we1,
        hist2_7_m_omask_V_address0,
        hist2_7_m_omask_V_ce0,
        hist2_7_m_omask_V_d0,
        hist2_7_m_omask_V_q0,
        hist2_7_m_omask_V_we0,
        hist2_7_m_omask_V_address1,
        hist2_7_m_omask_V_ce1,
        hist2_7_m_omask_V_d1,
        hist2_7_m_omask_V_q1,
        hist2_7_m_omask_V_we1,
        hist2_0_m_maxcnt_V_address0,
        hist2_0_m_maxcnt_V_ce0,
        hist2_0_m_maxcnt_V_d0,
        hist2_0_m_maxcnt_V_q0,
        hist2_0_m_maxcnt_V_we0,
        hist2_0_m_maxcnt_V_address1,
        hist2_0_m_maxcnt_V_ce1,
        hist2_0_m_maxcnt_V_d1,
        hist2_0_m_maxcnt_V_q1,
        hist2_0_m_maxcnt_V_we1,
        hist2_1_m_maxcnt_V_address0,
        hist2_1_m_maxcnt_V_ce0,
        hist2_1_m_maxcnt_V_d0,
        hist2_1_m_maxcnt_V_q0,
        hist2_1_m_maxcnt_V_we0,
        hist2_1_m_maxcnt_V_address1,
        hist2_1_m_maxcnt_V_ce1,
        hist2_1_m_maxcnt_V_d1,
        hist2_1_m_maxcnt_V_q1,
        hist2_1_m_maxcnt_V_we1,
        hist2_2_m_maxcnt_V_address0,
        hist2_2_m_maxcnt_V_ce0,
        hist2_2_m_maxcnt_V_d0,
        hist2_2_m_maxcnt_V_q0,
        hist2_2_m_maxcnt_V_we0,
        hist2_2_m_maxcnt_V_address1,
        hist2_2_m_maxcnt_V_ce1,
        hist2_2_m_maxcnt_V_d1,
        hist2_2_m_maxcnt_V_q1,
        hist2_2_m_maxcnt_V_we1,
        hist2_3_m_maxcnt_V_address0,
        hist2_3_m_maxcnt_V_ce0,
        hist2_3_m_maxcnt_V_d0,
        hist2_3_m_maxcnt_V_q0,
        hist2_3_m_maxcnt_V_we0,
        hist2_3_m_maxcnt_V_address1,
        hist2_3_m_maxcnt_V_ce1,
        hist2_3_m_maxcnt_V_d1,
        hist2_3_m_maxcnt_V_q1,
        hist2_3_m_maxcnt_V_we1,
        hist2_4_m_maxcnt_V_address0,
        hist2_4_m_maxcnt_V_ce0,
        hist2_4_m_maxcnt_V_d0,
        hist2_4_m_maxcnt_V_q0,
        hist2_4_m_maxcnt_V_we0,
        hist2_4_m_maxcnt_V_address1,
        hist2_4_m_maxcnt_V_ce1,
        hist2_4_m_maxcnt_V_d1,
        hist2_4_m_maxcnt_V_q1,
        hist2_4_m_maxcnt_V_we1,
        hist2_5_m_maxcnt_V_address0,
        hist2_5_m_maxcnt_V_ce0,
        hist2_5_m_maxcnt_V_d0,
        hist2_5_m_maxcnt_V_q0,
        hist2_5_m_maxcnt_V_we0,
        hist2_5_m_maxcnt_V_address1,
        hist2_5_m_maxcnt_V_ce1,
        hist2_5_m_maxcnt_V_d1,
        hist2_5_m_maxcnt_V_q1,
        hist2_5_m_maxcnt_V_we1,
        hist2_6_m_maxcnt_V_address0,
        hist2_6_m_maxcnt_V_ce0,
        hist2_6_m_maxcnt_V_d0,
        hist2_6_m_maxcnt_V_q0,
        hist2_6_m_maxcnt_V_we0,
        hist2_6_m_maxcnt_V_address1,
        hist2_6_m_maxcnt_V_ce1,
        hist2_6_m_maxcnt_V_d1,
        hist2_6_m_maxcnt_V_q1,
        hist2_6_m_maxcnt_V_we1,
        hist2_7_m_maxcnt_V_address0,
        hist2_7_m_maxcnt_V_ce0,
        hist2_7_m_maxcnt_V_d0,
        hist2_7_m_maxcnt_V_q0,
        hist2_7_m_maxcnt_V_we0,
        hist2_7_m_maxcnt_V_address1,
        hist2_7_m_maxcnt_V_ce1,
        hist2_7_m_maxcnt_V_d1,
        hist2_7_m_maxcnt_V_q1,
        hist2_7_m_maxcnt_V_we1,
        hist2_0_m_nobits_V_address0,
        hist2_0_m_nobits_V_ce0,
        hist2_0_m_nobits_V_d0,
        hist2_0_m_nobits_V_q0,
        hist2_0_m_nobits_V_we0,
        hist2_0_m_nobits_V_address1,
        hist2_0_m_nobits_V_ce1,
        hist2_0_m_nobits_V_d1,
        hist2_0_m_nobits_V_q1,
        hist2_0_m_nobits_V_we1,
        hist2_1_m_nobits_V_address0,
        hist2_1_m_nobits_V_ce0,
        hist2_1_m_nobits_V_d0,
        hist2_1_m_nobits_V_q0,
        hist2_1_m_nobits_V_we0,
        hist2_1_m_nobits_V_address1,
        hist2_1_m_nobits_V_ce1,
        hist2_1_m_nobits_V_d1,
        hist2_1_m_nobits_V_q1,
        hist2_1_m_nobits_V_we1,
        hist2_2_m_nobits_V_address0,
        hist2_2_m_nobits_V_ce0,
        hist2_2_m_nobits_V_d0,
        hist2_2_m_nobits_V_q0,
        hist2_2_m_nobits_V_we0,
        hist2_2_m_nobits_V_address1,
        hist2_2_m_nobits_V_ce1,
        hist2_2_m_nobits_V_d1,
        hist2_2_m_nobits_V_q1,
        hist2_2_m_nobits_V_we1,
        hist2_3_m_nobits_V_address0,
        hist2_3_m_nobits_V_ce0,
        hist2_3_m_nobits_V_d0,
        hist2_3_m_nobits_V_q0,
        hist2_3_m_nobits_V_we0,
        hist2_3_m_nobits_V_address1,
        hist2_3_m_nobits_V_ce1,
        hist2_3_m_nobits_V_d1,
        hist2_3_m_nobits_V_q1,
        hist2_3_m_nobits_V_we1,
        hist2_4_m_nobits_V_address0,
        hist2_4_m_nobits_V_ce0,
        hist2_4_m_nobits_V_d0,
        hist2_4_m_nobits_V_q0,
        hist2_4_m_nobits_V_we0,
        hist2_4_m_nobits_V_address1,
        hist2_4_m_nobits_V_ce1,
        hist2_4_m_nobits_V_d1,
        hist2_4_m_nobits_V_q1,
        hist2_4_m_nobits_V_we1,
        hist2_5_m_nobits_V_address0,
        hist2_5_m_nobits_V_ce0,
        hist2_5_m_nobits_V_d0,
        hist2_5_m_nobits_V_q0,
        hist2_5_m_nobits_V_we0,
        hist2_5_m_nobits_V_address1,
        hist2_5_m_nobits_V_ce1,
        hist2_5_m_nobits_V_d1,
        hist2_5_m_nobits_V_q1,
        hist2_5_m_nobits_V_we1,
        hist2_6_m_nobits_V_address0,
        hist2_6_m_nobits_V_ce0,
        hist2_6_m_nobits_V_d0,
        hist2_6_m_nobits_V_q0,
        hist2_6_m_nobits_V_we0,
        hist2_6_m_nobits_V_address1,
        hist2_6_m_nobits_V_ce1,
        hist2_6_m_nobits_V_d1,
        hist2_6_m_nobits_V_q1,
        hist2_6_m_nobits_V_we1,
        hist2_7_m_nobits_V_address0,
        hist2_7_m_nobits_V_ce0,
        hist2_7_m_nobits_V_d0,
        hist2_7_m_nobits_V_q0,
        hist2_7_m_nobits_V_we0,
        hist2_7_m_nobits_V_address1,
        hist2_7_m_nobits_V_ce1,
        hist2_7_m_nobits_V_d1,
        hist2_7_m_nobits_V_q1,
        hist2_7_m_nobits_V_we1,
        hist2_0_m_bins_0_V_address0,
        hist2_0_m_bins_0_V_ce0,
        hist2_0_m_bins_0_V_d0,
        hist2_0_m_bins_0_V_q0,
        hist2_0_m_bins_0_V_we0,
        hist2_0_m_bins_0_V_address1,
        hist2_0_m_bins_0_V_ce1,
        hist2_0_m_bins_0_V_d1,
        hist2_0_m_bins_0_V_q1,
        hist2_0_m_bins_0_V_we1,
        hist2_0_m_bins_1_V_address0,
        hist2_0_m_bins_1_V_ce0,
        hist2_0_m_bins_1_V_d0,
        hist2_0_m_bins_1_V_q0,
        hist2_0_m_bins_1_V_we0,
        hist2_0_m_bins_1_V_address1,
        hist2_0_m_bins_1_V_ce1,
        hist2_0_m_bins_1_V_d1,
        hist2_0_m_bins_1_V_q1,
        hist2_0_m_bins_1_V_we1,
        hist2_1_m_bins_0_V_address0,
        hist2_1_m_bins_0_V_ce0,
        hist2_1_m_bins_0_V_d0,
        hist2_1_m_bins_0_V_q0,
        hist2_1_m_bins_0_V_we0,
        hist2_1_m_bins_0_V_address1,
        hist2_1_m_bins_0_V_ce1,
        hist2_1_m_bins_0_V_d1,
        hist2_1_m_bins_0_V_q1,
        hist2_1_m_bins_0_V_we1,
        hist2_1_m_bins_1_V_address0,
        hist2_1_m_bins_1_V_ce0,
        hist2_1_m_bins_1_V_d0,
        hist2_1_m_bins_1_V_q0,
        hist2_1_m_bins_1_V_we0,
        hist2_1_m_bins_1_V_address1,
        hist2_1_m_bins_1_V_ce1,
        hist2_1_m_bins_1_V_d1,
        hist2_1_m_bins_1_V_q1,
        hist2_1_m_bins_1_V_we1,
        hist2_2_m_bins_0_V_address0,
        hist2_2_m_bins_0_V_ce0,
        hist2_2_m_bins_0_V_d0,
        hist2_2_m_bins_0_V_q0,
        hist2_2_m_bins_0_V_we0,
        hist2_2_m_bins_0_V_address1,
        hist2_2_m_bins_0_V_ce1,
        hist2_2_m_bins_0_V_d1,
        hist2_2_m_bins_0_V_q1,
        hist2_2_m_bins_0_V_we1,
        hist2_2_m_bins_1_V_address0,
        hist2_2_m_bins_1_V_ce0,
        hist2_2_m_bins_1_V_d0,
        hist2_2_m_bins_1_V_q0,
        hist2_2_m_bins_1_V_we0,
        hist2_2_m_bins_1_V_address1,
        hist2_2_m_bins_1_V_ce1,
        hist2_2_m_bins_1_V_d1,
        hist2_2_m_bins_1_V_q1,
        hist2_2_m_bins_1_V_we1,
        hist2_3_m_bins_0_V_address0,
        hist2_3_m_bins_0_V_ce0,
        hist2_3_m_bins_0_V_d0,
        hist2_3_m_bins_0_V_q0,
        hist2_3_m_bins_0_V_we0,
        hist2_3_m_bins_0_V_address1,
        hist2_3_m_bins_0_V_ce1,
        hist2_3_m_bins_0_V_d1,
        hist2_3_m_bins_0_V_q1,
        hist2_3_m_bins_0_V_we1,
        hist2_3_m_bins_1_V_address0,
        hist2_3_m_bins_1_V_ce0,
        hist2_3_m_bins_1_V_d0,
        hist2_3_m_bins_1_V_q0,
        hist2_3_m_bins_1_V_we0,
        hist2_3_m_bins_1_V_address1,
        hist2_3_m_bins_1_V_ce1,
        hist2_3_m_bins_1_V_d1,
        hist2_3_m_bins_1_V_q1,
        hist2_3_m_bins_1_V_we1,
        hist2_4_m_bins_0_V_address0,
        hist2_4_m_bins_0_V_ce0,
        hist2_4_m_bins_0_V_d0,
        hist2_4_m_bins_0_V_q0,
        hist2_4_m_bins_0_V_we0,
        hist2_4_m_bins_0_V_address1,
        hist2_4_m_bins_0_V_ce1,
        hist2_4_m_bins_0_V_d1,
        hist2_4_m_bins_0_V_q1,
        hist2_4_m_bins_0_V_we1,
        hist2_4_m_bins_1_V_address0,
        hist2_4_m_bins_1_V_ce0,
        hist2_4_m_bins_1_V_d0,
        hist2_4_m_bins_1_V_q0,
        hist2_4_m_bins_1_V_we0,
        hist2_4_m_bins_1_V_address1,
        hist2_4_m_bins_1_V_ce1,
        hist2_4_m_bins_1_V_d1,
        hist2_4_m_bins_1_V_q1,
        hist2_4_m_bins_1_V_we1,
        hist2_5_m_bins_0_V_address0,
        hist2_5_m_bins_0_V_ce0,
        hist2_5_m_bins_0_V_d0,
        hist2_5_m_bins_0_V_q0,
        hist2_5_m_bins_0_V_we0,
        hist2_5_m_bins_0_V_address1,
        hist2_5_m_bins_0_V_ce1,
        hist2_5_m_bins_0_V_d1,
        hist2_5_m_bins_0_V_q1,
        hist2_5_m_bins_0_V_we1,
        hist2_5_m_bins_1_V_address0,
        hist2_5_m_bins_1_V_ce0,
        hist2_5_m_bins_1_V_d0,
        hist2_5_m_bins_1_V_q0,
        hist2_5_m_bins_1_V_we0,
        hist2_5_m_bins_1_V_address1,
        hist2_5_m_bins_1_V_ce1,
        hist2_5_m_bins_1_V_d1,
        hist2_5_m_bins_1_V_q1,
        hist2_5_m_bins_1_V_we1,
        hist2_6_m_bins_0_V_address0,
        hist2_6_m_bins_0_V_ce0,
        hist2_6_m_bins_0_V_d0,
        hist2_6_m_bins_0_V_q0,
        hist2_6_m_bins_0_V_we0,
        hist2_6_m_bins_0_V_address1,
        hist2_6_m_bins_0_V_ce1,
        hist2_6_m_bins_0_V_d1,
        hist2_6_m_bins_0_V_q1,
        hist2_6_m_bins_0_V_we1,
        hist2_6_m_bins_1_V_address0,
        hist2_6_m_bins_1_V_ce0,
        hist2_6_m_bins_1_V_d0,
        hist2_6_m_bins_1_V_q0,
        hist2_6_m_bins_1_V_we0,
        hist2_6_m_bins_1_V_address1,
        hist2_6_m_bins_1_V_ce1,
        hist2_6_m_bins_1_V_d1,
        hist2_6_m_bins_1_V_q1,
        hist2_6_m_bins_1_V_we1,
        hist2_7_m_bins_0_V_address0,
        hist2_7_m_bins_0_V_ce0,
        hist2_7_m_bins_0_V_d0,
        hist2_7_m_bins_0_V_q0,
        hist2_7_m_bins_0_V_we0,
        hist2_7_m_bins_0_V_address1,
        hist2_7_m_bins_0_V_ce1,
        hist2_7_m_bins_0_V_d1,
        hist2_7_m_bins_0_V_q1,
        hist2_7_m_bins_0_V_we1,
        hist2_7_m_bins_1_V_address0,
        hist2_7_m_bins_1_V_ce0,
        hist2_7_m_bins_1_V_d0,
        hist2_7_m_bins_1_V_q0,
        hist2_7_m_bins_1_V_we0,
        hist2_7_m_bins_1_V_address1,
        hist2_7_m_bins_1_V_ce1,
        hist2_7_m_bins_1_V_d1,
        hist2_7_m_bins_1_V_q1,
        hist2_7_m_bins_1_V_we1,
        hist3_0_m_omask_V_address0,
        hist3_0_m_omask_V_ce0,
        hist3_0_m_omask_V_d0,
        hist3_0_m_omask_V_q0,
        hist3_0_m_omask_V_we0,
        hist3_0_m_omask_V_address1,
        hist3_0_m_omask_V_ce1,
        hist3_0_m_omask_V_d1,
        hist3_0_m_omask_V_q1,
        hist3_0_m_omask_V_we1,
        hist3_1_m_omask_V_address0,
        hist3_1_m_omask_V_ce0,
        hist3_1_m_omask_V_d0,
        hist3_1_m_omask_V_q0,
        hist3_1_m_omask_V_we0,
        hist3_1_m_omask_V_address1,
        hist3_1_m_omask_V_ce1,
        hist3_1_m_omask_V_d1,
        hist3_1_m_omask_V_q1,
        hist3_1_m_omask_V_we1,
        hist3_2_m_omask_V_address0,
        hist3_2_m_omask_V_ce0,
        hist3_2_m_omask_V_d0,
        hist3_2_m_omask_V_q0,
        hist3_2_m_omask_V_we0,
        hist3_2_m_omask_V_address1,
        hist3_2_m_omask_V_ce1,
        hist3_2_m_omask_V_d1,
        hist3_2_m_omask_V_q1,
        hist3_2_m_omask_V_we1,
        hist3_3_m_omask_V_address0,
        hist3_3_m_omask_V_ce0,
        hist3_3_m_omask_V_d0,
        hist3_3_m_omask_V_q0,
        hist3_3_m_omask_V_we0,
        hist3_3_m_omask_V_address1,
        hist3_3_m_omask_V_ce1,
        hist3_3_m_omask_V_d1,
        hist3_3_m_omask_V_q1,
        hist3_3_m_omask_V_we1,
        hist3_4_m_omask_V_address0,
        hist3_4_m_omask_V_ce0,
        hist3_4_m_omask_V_d0,
        hist3_4_m_omask_V_q0,
        hist3_4_m_omask_V_we0,
        hist3_4_m_omask_V_address1,
        hist3_4_m_omask_V_ce1,
        hist3_4_m_omask_V_d1,
        hist3_4_m_omask_V_q1,
        hist3_4_m_omask_V_we1,
        hist3_5_m_omask_V_address0,
        hist3_5_m_omask_V_ce0,
        hist3_5_m_omask_V_d0,
        hist3_5_m_omask_V_q0,
        hist3_5_m_omask_V_we0,
        hist3_5_m_omask_V_address1,
        hist3_5_m_omask_V_ce1,
        hist3_5_m_omask_V_d1,
        hist3_5_m_omask_V_q1,
        hist3_5_m_omask_V_we1,
        hist3_6_m_omask_V_address0,
        hist3_6_m_omask_V_ce0,
        hist3_6_m_omask_V_d0,
        hist3_6_m_omask_V_q0,
        hist3_6_m_omask_V_we0,
        hist3_6_m_omask_V_address1,
        hist3_6_m_omask_V_ce1,
        hist3_6_m_omask_V_d1,
        hist3_6_m_omask_V_q1,
        hist3_6_m_omask_V_we1,
        hist3_7_m_omask_V_address0,
        hist3_7_m_omask_V_ce0,
        hist3_7_m_omask_V_d0,
        hist3_7_m_omask_V_q0,
        hist3_7_m_omask_V_we0,
        hist3_7_m_omask_V_address1,
        hist3_7_m_omask_V_ce1,
        hist3_7_m_omask_V_d1,
        hist3_7_m_omask_V_q1,
        hist3_7_m_omask_V_we1,
        hist3_0_m_maxcnt_V_address0,
        hist3_0_m_maxcnt_V_ce0,
        hist3_0_m_maxcnt_V_d0,
        hist3_0_m_maxcnt_V_q0,
        hist3_0_m_maxcnt_V_we0,
        hist3_0_m_maxcnt_V_address1,
        hist3_0_m_maxcnt_V_ce1,
        hist3_0_m_maxcnt_V_d1,
        hist3_0_m_maxcnt_V_q1,
        hist3_0_m_maxcnt_V_we1,
        hist3_1_m_maxcnt_V_address0,
        hist3_1_m_maxcnt_V_ce0,
        hist3_1_m_maxcnt_V_d0,
        hist3_1_m_maxcnt_V_q0,
        hist3_1_m_maxcnt_V_we0,
        hist3_1_m_maxcnt_V_address1,
        hist3_1_m_maxcnt_V_ce1,
        hist3_1_m_maxcnt_V_d1,
        hist3_1_m_maxcnt_V_q1,
        hist3_1_m_maxcnt_V_we1,
        hist3_2_m_maxcnt_V_address0,
        hist3_2_m_maxcnt_V_ce0,
        hist3_2_m_maxcnt_V_d0,
        hist3_2_m_maxcnt_V_q0,
        hist3_2_m_maxcnt_V_we0,
        hist3_2_m_maxcnt_V_address1,
        hist3_2_m_maxcnt_V_ce1,
        hist3_2_m_maxcnt_V_d1,
        hist3_2_m_maxcnt_V_q1,
        hist3_2_m_maxcnt_V_we1,
        hist3_3_m_maxcnt_V_address0,
        hist3_3_m_maxcnt_V_ce0,
        hist3_3_m_maxcnt_V_d0,
        hist3_3_m_maxcnt_V_q0,
        hist3_3_m_maxcnt_V_we0,
        hist3_3_m_maxcnt_V_address1,
        hist3_3_m_maxcnt_V_ce1,
        hist3_3_m_maxcnt_V_d1,
        hist3_3_m_maxcnt_V_q1,
        hist3_3_m_maxcnt_V_we1,
        hist3_4_m_maxcnt_V_address0,
        hist3_4_m_maxcnt_V_ce0,
        hist3_4_m_maxcnt_V_d0,
        hist3_4_m_maxcnt_V_q0,
        hist3_4_m_maxcnt_V_we0,
        hist3_4_m_maxcnt_V_address1,
        hist3_4_m_maxcnt_V_ce1,
        hist3_4_m_maxcnt_V_d1,
        hist3_4_m_maxcnt_V_q1,
        hist3_4_m_maxcnt_V_we1,
        hist3_5_m_maxcnt_V_address0,
        hist3_5_m_maxcnt_V_ce0,
        hist3_5_m_maxcnt_V_d0,
        hist3_5_m_maxcnt_V_q0,
        hist3_5_m_maxcnt_V_we0,
        hist3_5_m_maxcnt_V_address1,
        hist3_5_m_maxcnt_V_ce1,
        hist3_5_m_maxcnt_V_d1,
        hist3_5_m_maxcnt_V_q1,
        hist3_5_m_maxcnt_V_we1,
        hist3_6_m_maxcnt_V_address0,
        hist3_6_m_maxcnt_V_ce0,
        hist3_6_m_maxcnt_V_d0,
        hist3_6_m_maxcnt_V_q0,
        hist3_6_m_maxcnt_V_we0,
        hist3_6_m_maxcnt_V_address1,
        hist3_6_m_maxcnt_V_ce1,
        hist3_6_m_maxcnt_V_d1,
        hist3_6_m_maxcnt_V_q1,
        hist3_6_m_maxcnt_V_we1,
        hist3_7_m_maxcnt_V_address0,
        hist3_7_m_maxcnt_V_ce0,
        hist3_7_m_maxcnt_V_d0,
        hist3_7_m_maxcnt_V_q0,
        hist3_7_m_maxcnt_V_we0,
        hist3_7_m_maxcnt_V_address1,
        hist3_7_m_maxcnt_V_ce1,
        hist3_7_m_maxcnt_V_d1,
        hist3_7_m_maxcnt_V_q1,
        hist3_7_m_maxcnt_V_we1,
        hist3_0_m_nobits_V_address0,
        hist3_0_m_nobits_V_ce0,
        hist3_0_m_nobits_V_d0,
        hist3_0_m_nobits_V_q0,
        hist3_0_m_nobits_V_we0,
        hist3_0_m_nobits_V_address1,
        hist3_0_m_nobits_V_ce1,
        hist3_0_m_nobits_V_d1,
        hist3_0_m_nobits_V_q1,
        hist3_0_m_nobits_V_we1,
        hist3_1_m_nobits_V_address0,
        hist3_1_m_nobits_V_ce0,
        hist3_1_m_nobits_V_d0,
        hist3_1_m_nobits_V_q0,
        hist3_1_m_nobits_V_we0,
        hist3_1_m_nobits_V_address1,
        hist3_1_m_nobits_V_ce1,
        hist3_1_m_nobits_V_d1,
        hist3_1_m_nobits_V_q1,
        hist3_1_m_nobits_V_we1,
        hist3_2_m_nobits_V_address0,
        hist3_2_m_nobits_V_ce0,
        hist3_2_m_nobits_V_d0,
        hist3_2_m_nobits_V_q0,
        hist3_2_m_nobits_V_we0,
        hist3_2_m_nobits_V_address1,
        hist3_2_m_nobits_V_ce1,
        hist3_2_m_nobits_V_d1,
        hist3_2_m_nobits_V_q1,
        hist3_2_m_nobits_V_we1,
        hist3_3_m_nobits_V_address0,
        hist3_3_m_nobits_V_ce0,
        hist3_3_m_nobits_V_d0,
        hist3_3_m_nobits_V_q0,
        hist3_3_m_nobits_V_we0,
        hist3_3_m_nobits_V_address1,
        hist3_3_m_nobits_V_ce1,
        hist3_3_m_nobits_V_d1,
        hist3_3_m_nobits_V_q1,
        hist3_3_m_nobits_V_we1,
        hist3_4_m_nobits_V_address0,
        hist3_4_m_nobits_V_ce0,
        hist3_4_m_nobits_V_d0,
        hist3_4_m_nobits_V_q0,
        hist3_4_m_nobits_V_we0,
        hist3_4_m_nobits_V_address1,
        hist3_4_m_nobits_V_ce1,
        hist3_4_m_nobits_V_d1,
        hist3_4_m_nobits_V_q1,
        hist3_4_m_nobits_V_we1,
        hist3_5_m_nobits_V_address0,
        hist3_5_m_nobits_V_ce0,
        hist3_5_m_nobits_V_d0,
        hist3_5_m_nobits_V_q0,
        hist3_5_m_nobits_V_we0,
        hist3_5_m_nobits_V_address1,
        hist3_5_m_nobits_V_ce1,
        hist3_5_m_nobits_V_d1,
        hist3_5_m_nobits_V_q1,
        hist3_5_m_nobits_V_we1,
        hist3_6_m_nobits_V_address0,
        hist3_6_m_nobits_V_ce0,
        hist3_6_m_nobits_V_d0,
        hist3_6_m_nobits_V_q0,
        hist3_6_m_nobits_V_we0,
        hist3_6_m_nobits_V_address1,
        hist3_6_m_nobits_V_ce1,
        hist3_6_m_nobits_V_d1,
        hist3_6_m_nobits_V_q1,
        hist3_6_m_nobits_V_we1,
        hist3_7_m_nobits_V_address0,
        hist3_7_m_nobits_V_ce0,
        hist3_7_m_nobits_V_d0,
        hist3_7_m_nobits_V_q0,
        hist3_7_m_nobits_V_we0,
        hist3_7_m_nobits_V_address1,
        hist3_7_m_nobits_V_ce1,
        hist3_7_m_nobits_V_d1,
        hist3_7_m_nobits_V_q1,
        hist3_7_m_nobits_V_we1,
        hist3_0_m_bins_0_V_address0,
        hist3_0_m_bins_0_V_ce0,
        hist3_0_m_bins_0_V_d0,
        hist3_0_m_bins_0_V_q0,
        hist3_0_m_bins_0_V_we0,
        hist3_0_m_bins_0_V_address1,
        hist3_0_m_bins_0_V_ce1,
        hist3_0_m_bins_0_V_d1,
        hist3_0_m_bins_0_V_q1,
        hist3_0_m_bins_0_V_we1,
        hist3_0_m_bins_1_V_address0,
        hist3_0_m_bins_1_V_ce0,
        hist3_0_m_bins_1_V_d0,
        hist3_0_m_bins_1_V_q0,
        hist3_0_m_bins_1_V_we0,
        hist3_0_m_bins_1_V_address1,
        hist3_0_m_bins_1_V_ce1,
        hist3_0_m_bins_1_V_d1,
        hist3_0_m_bins_1_V_q1,
        hist3_0_m_bins_1_V_we1,
        hist3_1_m_bins_0_V_address0,
        hist3_1_m_bins_0_V_ce0,
        hist3_1_m_bins_0_V_d0,
        hist3_1_m_bins_0_V_q0,
        hist3_1_m_bins_0_V_we0,
        hist3_1_m_bins_0_V_address1,
        hist3_1_m_bins_0_V_ce1,
        hist3_1_m_bins_0_V_d1,
        hist3_1_m_bins_0_V_q1,
        hist3_1_m_bins_0_V_we1,
        hist3_1_m_bins_1_V_address0,
        hist3_1_m_bins_1_V_ce0,
        hist3_1_m_bins_1_V_d0,
        hist3_1_m_bins_1_V_q0,
        hist3_1_m_bins_1_V_we0,
        hist3_1_m_bins_1_V_address1,
        hist3_1_m_bins_1_V_ce1,
        hist3_1_m_bins_1_V_d1,
        hist3_1_m_bins_1_V_q1,
        hist3_1_m_bins_1_V_we1,
        hist3_2_m_bins_0_V_address0,
        hist3_2_m_bins_0_V_ce0,
        hist3_2_m_bins_0_V_d0,
        hist3_2_m_bins_0_V_q0,
        hist3_2_m_bins_0_V_we0,
        hist3_2_m_bins_0_V_address1,
        hist3_2_m_bins_0_V_ce1,
        hist3_2_m_bins_0_V_d1,
        hist3_2_m_bins_0_V_q1,
        hist3_2_m_bins_0_V_we1,
        hist3_2_m_bins_1_V_address0,
        hist3_2_m_bins_1_V_ce0,
        hist3_2_m_bins_1_V_d0,
        hist3_2_m_bins_1_V_q0,
        hist3_2_m_bins_1_V_we0,
        hist3_2_m_bins_1_V_address1,
        hist3_2_m_bins_1_V_ce1,
        hist3_2_m_bins_1_V_d1,
        hist3_2_m_bins_1_V_q1,
        hist3_2_m_bins_1_V_we1,
        hist3_3_m_bins_0_V_address0,
        hist3_3_m_bins_0_V_ce0,
        hist3_3_m_bins_0_V_d0,
        hist3_3_m_bins_0_V_q0,
        hist3_3_m_bins_0_V_we0,
        hist3_3_m_bins_0_V_address1,
        hist3_3_m_bins_0_V_ce1,
        hist3_3_m_bins_0_V_d1,
        hist3_3_m_bins_0_V_q1,
        hist3_3_m_bins_0_V_we1,
        hist3_3_m_bins_1_V_address0,
        hist3_3_m_bins_1_V_ce0,
        hist3_3_m_bins_1_V_d0,
        hist3_3_m_bins_1_V_q0,
        hist3_3_m_bins_1_V_we0,
        hist3_3_m_bins_1_V_address1,
        hist3_3_m_bins_1_V_ce1,
        hist3_3_m_bins_1_V_d1,
        hist3_3_m_bins_1_V_q1,
        hist3_3_m_bins_1_V_we1,
        hist3_4_m_bins_0_V_address0,
        hist3_4_m_bins_0_V_ce0,
        hist3_4_m_bins_0_V_d0,
        hist3_4_m_bins_0_V_q0,
        hist3_4_m_bins_0_V_we0,
        hist3_4_m_bins_0_V_address1,
        hist3_4_m_bins_0_V_ce1,
        hist3_4_m_bins_0_V_d1,
        hist3_4_m_bins_0_V_q1,
        hist3_4_m_bins_0_V_we1,
        hist3_4_m_bins_1_V_address0,
        hist3_4_m_bins_1_V_ce0,
        hist3_4_m_bins_1_V_d0,
        hist3_4_m_bins_1_V_q0,
        hist3_4_m_bins_1_V_we0,
        hist3_4_m_bins_1_V_address1,
        hist3_4_m_bins_1_V_ce1,
        hist3_4_m_bins_1_V_d1,
        hist3_4_m_bins_1_V_q1,
        hist3_4_m_bins_1_V_we1,
        hist3_5_m_bins_0_V_address0,
        hist3_5_m_bins_0_V_ce0,
        hist3_5_m_bins_0_V_d0,
        hist3_5_m_bins_0_V_q0,
        hist3_5_m_bins_0_V_we0,
        hist3_5_m_bins_0_V_address1,
        hist3_5_m_bins_0_V_ce1,
        hist3_5_m_bins_0_V_d1,
        hist3_5_m_bins_0_V_q1,
        hist3_5_m_bins_0_V_we1,
        hist3_5_m_bins_1_V_address0,
        hist3_5_m_bins_1_V_ce0,
        hist3_5_m_bins_1_V_d0,
        hist3_5_m_bins_1_V_q0,
        hist3_5_m_bins_1_V_we0,
        hist3_5_m_bins_1_V_address1,
        hist3_5_m_bins_1_V_ce1,
        hist3_5_m_bins_1_V_d1,
        hist3_5_m_bins_1_V_q1,
        hist3_5_m_bins_1_V_we1,
        hist3_6_m_bins_0_V_address0,
        hist3_6_m_bins_0_V_ce0,
        hist3_6_m_bins_0_V_d0,
        hist3_6_m_bins_0_V_q0,
        hist3_6_m_bins_0_V_we0,
        hist3_6_m_bins_0_V_address1,
        hist3_6_m_bins_0_V_ce1,
        hist3_6_m_bins_0_V_d1,
        hist3_6_m_bins_0_V_q1,
        hist3_6_m_bins_0_V_we1,
        hist3_6_m_bins_1_V_address0,
        hist3_6_m_bins_1_V_ce0,
        hist3_6_m_bins_1_V_d0,
        hist3_6_m_bins_1_V_q0,
        hist3_6_m_bins_1_V_we0,
        hist3_6_m_bins_1_V_address1,
        hist3_6_m_bins_1_V_ce1,
        hist3_6_m_bins_1_V_d1,
        hist3_6_m_bins_1_V_q1,
        hist3_6_m_bins_1_V_we1,
        hist3_7_m_bins_0_V_address0,
        hist3_7_m_bins_0_V_ce0,
        hist3_7_m_bins_0_V_d0,
        hist3_7_m_bins_0_V_q0,
        hist3_7_m_bins_0_V_we0,
        hist3_7_m_bins_0_V_address1,
        hist3_7_m_bins_0_V_ce1,
        hist3_7_m_bins_0_V_d1,
        hist3_7_m_bins_0_V_q1,
        hist3_7_m_bins_0_V_we1,
        hist3_7_m_bins_1_V_address0,
        hist3_7_m_bins_1_V_ce0,
        hist3_7_m_bins_1_V_d0,
        hist3_7_m_bins_1_V_q0,
        hist3_7_m_bins_1_V_we0,
        hist3_7_m_bins_1_V_address1,
        hist3_7_m_bins_1_V_ce1,
        hist3_7_m_bins_1_V_d1,
        hist3_7_m_bins_1_V_q1,
        hist3_7_m_bins_1_V_we1,
        ichan,
        ap_clk,
        ap_rst,
        adcs0_V_offset_ap_vld,
        ichan_ap_vld,
        bAxis_m_cur_read_ap_vld,
        bAxis_m_idx_read_ap_vld,
        hist0_0_m_omask_V_empty_n,
        hist0_0_m_omask_V_read,
        hist0_1_m_omask_V_empty_n,
        hist0_1_m_omask_V_read,
        hist0_2_m_omask_V_empty_n,
        hist0_2_m_omask_V_read,
        hist0_3_m_omask_V_empty_n,
        hist0_3_m_omask_V_read,
        hist0_4_m_omask_V_empty_n,
        hist0_4_m_omask_V_read,
        hist0_5_m_omask_V_empty_n,
        hist0_5_m_omask_V_read,
        hist0_6_m_omask_V_empty_n,
        hist0_6_m_omask_V_read,
        hist0_7_m_omask_V_empty_n,
        hist0_7_m_omask_V_read,
        hist0_0_m_maxcnt_V_empty_n,
        hist0_0_m_maxcnt_V_read,
        hist0_1_m_maxcnt_V_empty_n,
        hist0_1_m_maxcnt_V_read,
        hist0_2_m_maxcnt_V_empty_n,
        hist0_2_m_maxcnt_V_read,
        hist0_3_m_maxcnt_V_empty_n,
        hist0_3_m_maxcnt_V_read,
        hist0_4_m_maxcnt_V_empty_n,
        hist0_4_m_maxcnt_V_read,
        hist0_5_m_maxcnt_V_empty_n,
        hist0_5_m_maxcnt_V_read,
        hist0_6_m_maxcnt_V_empty_n,
        hist0_6_m_maxcnt_V_read,
        hist0_7_m_maxcnt_V_empty_n,
        hist0_7_m_maxcnt_V_read,
        hist0_0_m_nobits_V_empty_n,
        hist0_0_m_nobits_V_read,
        hist0_1_m_nobits_V_empty_n,
        hist0_1_m_nobits_V_read,
        hist0_2_m_nobits_V_empty_n,
        hist0_2_m_nobits_V_read,
        hist0_3_m_nobits_V_empty_n,
        hist0_3_m_nobits_V_read,
        hist0_4_m_nobits_V_empty_n,
        hist0_4_m_nobits_V_read,
        hist0_5_m_nobits_V_empty_n,
        hist0_5_m_nobits_V_read,
        hist0_6_m_nobits_V_empty_n,
        hist0_6_m_nobits_V_read,
        hist0_7_m_nobits_V_empty_n,
        hist0_7_m_nobits_V_read,
        hist0_0_m_bins_0_V_empty_n,
        hist0_0_m_bins_0_V_read,
        hist0_0_m_bins_1_V_empty_n,
        hist0_0_m_bins_1_V_read,
        hist0_1_m_bins_0_V_empty_n,
        hist0_1_m_bins_0_V_read,
        hist0_1_m_bins_1_V_empty_n,
        hist0_1_m_bins_1_V_read,
        hist0_2_m_bins_0_V_empty_n,
        hist0_2_m_bins_0_V_read,
        hist0_2_m_bins_1_V_empty_n,
        hist0_2_m_bins_1_V_read,
        hist0_3_m_bins_0_V_empty_n,
        hist0_3_m_bins_0_V_read,
        hist0_3_m_bins_1_V_empty_n,
        hist0_3_m_bins_1_V_read,
        hist0_4_m_bins_0_V_empty_n,
        hist0_4_m_bins_0_V_read,
        hist0_4_m_bins_1_V_empty_n,
        hist0_4_m_bins_1_V_read,
        hist0_5_m_bins_0_V_empty_n,
        hist0_5_m_bins_0_V_read,
        hist0_5_m_bins_1_V_empty_n,
        hist0_5_m_bins_1_V_read,
        hist0_6_m_bins_0_V_empty_n,
        hist0_6_m_bins_0_V_read,
        hist0_6_m_bins_1_V_empty_n,
        hist0_6_m_bins_1_V_read,
        hist0_7_m_bins_0_V_empty_n,
        hist0_7_m_bins_0_V_read,
        hist0_7_m_bins_1_V_empty_n,
        hist0_7_m_bins_1_V_read,
        hist1_0_m_omask_V_empty_n,
        hist1_0_m_omask_V_read,
        hist1_1_m_omask_V_empty_n,
        hist1_1_m_omask_V_read,
        hist1_2_m_omask_V_empty_n,
        hist1_2_m_omask_V_read,
        hist1_3_m_omask_V_empty_n,
        hist1_3_m_omask_V_read,
        hist1_4_m_omask_V_empty_n,
        hist1_4_m_omask_V_read,
        hist1_5_m_omask_V_empty_n,
        hist1_5_m_omask_V_read,
        hist1_6_m_omask_V_empty_n,
        hist1_6_m_omask_V_read,
        hist1_7_m_omask_V_empty_n,
        hist1_7_m_omask_V_read,
        hist1_0_m_maxcnt_V_empty_n,
        hist1_0_m_maxcnt_V_read,
        hist1_1_m_maxcnt_V_empty_n,
        hist1_1_m_maxcnt_V_read,
        hist1_2_m_maxcnt_V_empty_n,
        hist1_2_m_maxcnt_V_read,
        hist1_3_m_maxcnt_V_empty_n,
        hist1_3_m_maxcnt_V_read,
        hist1_4_m_maxcnt_V_empty_n,
        hist1_4_m_maxcnt_V_read,
        hist1_5_m_maxcnt_V_empty_n,
        hist1_5_m_maxcnt_V_read,
        hist1_6_m_maxcnt_V_empty_n,
        hist1_6_m_maxcnt_V_read,
        hist1_7_m_maxcnt_V_empty_n,
        hist1_7_m_maxcnt_V_read,
        hist1_0_m_nobits_V_empty_n,
        hist1_0_m_nobits_V_read,
        hist1_1_m_nobits_V_empty_n,
        hist1_1_m_nobits_V_read,
        hist1_2_m_nobits_V_empty_n,
        hist1_2_m_nobits_V_read,
        hist1_3_m_nobits_V_empty_n,
        hist1_3_m_nobits_V_read,
        hist1_4_m_nobits_V_empty_n,
        hist1_4_m_nobits_V_read,
        hist1_5_m_nobits_V_empty_n,
        hist1_5_m_nobits_V_read,
        hist1_6_m_nobits_V_empty_n,
        hist1_6_m_nobits_V_read,
        hist1_7_m_nobits_V_empty_n,
        hist1_7_m_nobits_V_read,
        hist1_0_m_bins_0_V_empty_n,
        hist1_0_m_bins_0_V_read,
        hist1_0_m_bins_1_V_empty_n,
        hist1_0_m_bins_1_V_read,
        hist1_1_m_bins_0_V_empty_n,
        hist1_1_m_bins_0_V_read,
        hist1_1_m_bins_1_V_empty_n,
        hist1_1_m_bins_1_V_read,
        hist1_2_m_bins_0_V_empty_n,
        hist1_2_m_bins_0_V_read,
        hist1_2_m_bins_1_V_empty_n,
        hist1_2_m_bins_1_V_read,
        hist1_3_m_bins_0_V_empty_n,
        hist1_3_m_bins_0_V_read,
        hist1_3_m_bins_1_V_empty_n,
        hist1_3_m_bins_1_V_read,
        hist1_4_m_bins_0_V_empty_n,
        hist1_4_m_bins_0_V_read,
        hist1_4_m_bins_1_V_empty_n,
        hist1_4_m_bins_1_V_read,
        hist1_5_m_bins_0_V_empty_n,
        hist1_5_m_bins_0_V_read,
        hist1_5_m_bins_1_V_empty_n,
        hist1_5_m_bins_1_V_read,
        hist1_6_m_bins_0_V_empty_n,
        hist1_6_m_bins_0_V_read,
        hist1_6_m_bins_1_V_empty_n,
        hist1_6_m_bins_1_V_read,
        hist1_7_m_bins_0_V_empty_n,
        hist1_7_m_bins_0_V_read,
        hist1_7_m_bins_1_V_empty_n,
        hist1_7_m_bins_1_V_read,
        hist2_0_m_omask_V_empty_n,
        hist2_0_m_omask_V_read,
        hist2_1_m_omask_V_empty_n,
        hist2_1_m_omask_V_read,
        hist2_2_m_omask_V_empty_n,
        hist2_2_m_omask_V_read,
        hist2_3_m_omask_V_empty_n,
        hist2_3_m_omask_V_read,
        hist2_4_m_omask_V_empty_n,
        hist2_4_m_omask_V_read,
        hist2_5_m_omask_V_empty_n,
        hist2_5_m_omask_V_read,
        hist2_6_m_omask_V_empty_n,
        hist2_6_m_omask_V_read,
        hist2_7_m_omask_V_empty_n,
        hist2_7_m_omask_V_read,
        hist2_0_m_maxcnt_V_empty_n,
        hist2_0_m_maxcnt_V_read,
        hist2_1_m_maxcnt_V_empty_n,
        hist2_1_m_maxcnt_V_read,
        hist2_2_m_maxcnt_V_empty_n,
        hist2_2_m_maxcnt_V_read,
        hist2_3_m_maxcnt_V_empty_n,
        hist2_3_m_maxcnt_V_read,
        hist2_4_m_maxcnt_V_empty_n,
        hist2_4_m_maxcnt_V_read,
        hist2_5_m_maxcnt_V_empty_n,
        hist2_5_m_maxcnt_V_read,
        hist2_6_m_maxcnt_V_empty_n,
        hist2_6_m_maxcnt_V_read,
        hist2_7_m_maxcnt_V_empty_n,
        hist2_7_m_maxcnt_V_read,
        hist2_0_m_nobits_V_empty_n,
        hist2_0_m_nobits_V_read,
        hist2_1_m_nobits_V_empty_n,
        hist2_1_m_nobits_V_read,
        hist2_2_m_nobits_V_empty_n,
        hist2_2_m_nobits_V_read,
        hist2_3_m_nobits_V_empty_n,
        hist2_3_m_nobits_V_read,
        hist2_4_m_nobits_V_empty_n,
        hist2_4_m_nobits_V_read,
        hist2_5_m_nobits_V_empty_n,
        hist2_5_m_nobits_V_read,
        hist2_6_m_nobits_V_empty_n,
        hist2_6_m_nobits_V_read,
        hist2_7_m_nobits_V_empty_n,
        hist2_7_m_nobits_V_read,
        hist2_0_m_bins_0_V_empty_n,
        hist2_0_m_bins_0_V_read,
        hist2_0_m_bins_1_V_empty_n,
        hist2_0_m_bins_1_V_read,
        hist2_1_m_bins_0_V_empty_n,
        hist2_1_m_bins_0_V_read,
        hist2_1_m_bins_1_V_empty_n,
        hist2_1_m_bins_1_V_read,
        hist2_2_m_bins_0_V_empty_n,
        hist2_2_m_bins_0_V_read,
        hist2_2_m_bins_1_V_empty_n,
        hist2_2_m_bins_1_V_read,
        hist2_3_m_bins_0_V_empty_n,
        hist2_3_m_bins_0_V_read,
        hist2_3_m_bins_1_V_empty_n,
        hist2_3_m_bins_1_V_read,
        hist2_4_m_bins_0_V_empty_n,
        hist2_4_m_bins_0_V_read,
        hist2_4_m_bins_1_V_empty_n,
        hist2_4_m_bins_1_V_read,
        hist2_5_m_bins_0_V_empty_n,
        hist2_5_m_bins_0_V_read,
        hist2_5_m_bins_1_V_empty_n,
        hist2_5_m_bins_1_V_read,
        hist2_6_m_bins_0_V_empty_n,
        hist2_6_m_bins_0_V_read,
        hist2_6_m_bins_1_V_empty_n,
        hist2_6_m_bins_1_V_read,
        hist2_7_m_bins_0_V_empty_n,
        hist2_7_m_bins_0_V_read,
        hist2_7_m_bins_1_V_empty_n,
        hist2_7_m_bins_1_V_read,
        hist3_0_m_omask_V_empty_n,
        hist3_0_m_omask_V_read,
        hist3_1_m_omask_V_empty_n,
        hist3_1_m_omask_V_read,
        hist3_2_m_omask_V_empty_n,
        hist3_2_m_omask_V_read,
        hist3_3_m_omask_V_empty_n,
        hist3_3_m_omask_V_read,
        hist3_4_m_omask_V_empty_n,
        hist3_4_m_omask_V_read,
        hist3_5_m_omask_V_empty_n,
        hist3_5_m_omask_V_read,
        hist3_6_m_omask_V_empty_n,
        hist3_6_m_omask_V_read,
        hist3_7_m_omask_V_empty_n,
        hist3_7_m_omask_V_read,
        hist3_0_m_maxcnt_V_empty_n,
        hist3_0_m_maxcnt_V_read,
        hist3_1_m_maxcnt_V_empty_n,
        hist3_1_m_maxcnt_V_read,
        hist3_2_m_maxcnt_V_empty_n,
        hist3_2_m_maxcnt_V_read,
        hist3_3_m_maxcnt_V_empty_n,
        hist3_3_m_maxcnt_V_read,
        hist3_4_m_maxcnt_V_empty_n,
        hist3_4_m_maxcnt_V_read,
        hist3_5_m_maxcnt_V_empty_n,
        hist3_5_m_maxcnt_V_read,
        hist3_6_m_maxcnt_V_empty_n,
        hist3_6_m_maxcnt_V_read,
        hist3_7_m_maxcnt_V_empty_n,
        hist3_7_m_maxcnt_V_read,
        hist3_0_m_nobits_V_empty_n,
        hist3_0_m_nobits_V_read,
        hist3_1_m_nobits_V_empty_n,
        hist3_1_m_nobits_V_read,
        hist3_2_m_nobits_V_empty_n,
        hist3_2_m_nobits_V_read,
        hist3_3_m_nobits_V_empty_n,
        hist3_3_m_nobits_V_read,
        hist3_4_m_nobits_V_empty_n,
        hist3_4_m_nobits_V_read,
        hist3_5_m_nobits_V_empty_n,
        hist3_5_m_nobits_V_read,
        hist3_6_m_nobits_V_empty_n,
        hist3_6_m_nobits_V_read,
        hist3_7_m_nobits_V_empty_n,
        hist3_7_m_nobits_V_read,
        hist3_0_m_bins_0_V_empty_n,
        hist3_0_m_bins_0_V_read,
        hist3_0_m_bins_1_V_empty_n,
        hist3_0_m_bins_1_V_read,
        hist3_1_m_bins_0_V_empty_n,
        hist3_1_m_bins_0_V_read,
        hist3_1_m_bins_1_V_empty_n,
        hist3_1_m_bins_1_V_read,
        hist3_2_m_bins_0_V_empty_n,
        hist3_2_m_bins_0_V_read,
        hist3_2_m_bins_1_V_empty_n,
        hist3_2_m_bins_1_V_read,
        hist3_3_m_bins_0_V_empty_n,
        hist3_3_m_bins_0_V_read,
        hist3_3_m_bins_1_V_empty_n,
        hist3_3_m_bins_1_V_read,
        hist3_4_m_bins_0_V_empty_n,
        hist3_4_m_bins_0_V_read,
        hist3_4_m_bins_1_V_empty_n,
        hist3_4_m_bins_1_V_read,
        hist3_5_m_bins_0_V_empty_n,
        hist3_5_m_bins_0_V_read,
        hist3_5_m_bins_1_V_empty_n,
        hist3_5_m_bins_1_V_read,
        hist3_6_m_bins_0_V_empty_n,
        hist3_6_m_bins_0_V_read,
        hist3_6_m_bins_1_V_empty_n,
        hist3_6_m_bins_1_V_read,
        hist3_7_m_bins_0_V_empty_n,
        hist3_7_m_bins_0_V_read,
        hist3_7_m_bins_1_V_empty_n,
        hist3_7_m_bins_1_V_read,
        adcs0_0_V_empty_n,
        adcs0_0_V_read,
        adcs0_1_V_empty_n,
        adcs0_1_V_read,
        adcs0_2_V_empty_n,
        adcs0_2_V_read,
        adcs0_3_V_empty_n,
        adcs0_3_V_read,
        adcs1_0_V_empty_n,
        adcs1_0_V_read,
        adcs1_1_V_empty_n,
        adcs1_1_V_read,
        adcs1_2_V_empty_n,
        adcs1_2_V_read,
        adcs1_3_V_empty_n,
        adcs1_3_V_read,
        adcs2_0_V_empty_n,
        adcs2_0_V_read,
        adcs2_1_V_empty_n,
        adcs2_1_V_read,
        adcs2_2_V_empty_n,
        adcs2_2_V_read,
        adcs2_3_V_empty_n,
        adcs2_3_V_read,
        adcs3_0_V_empty_n,
        adcs3_0_V_read,
        adcs3_1_V_empty_n,
        adcs3_1_V_read,
        adcs3_2_V_empty_n,
        adcs3_2_V_read,
        adcs3_3_V_empty_n,
        adcs3_3_V_read,
        mAxis_TVALID,
        mAxis_TREADY,
        ap_done,
        ap_start,
        ap_ready,
        ap_idle,
        ap_continue
);


output  [63:0] bAxis_m_cur;
input  [63:0] bAxis_m_cur_read;
output  [31:0] bAxis_m_idx;
input  [31:0] bAxis_m_idx_read;
output  [63:0] mAxis_TDATA;
output  [7:0] mAxis_TKEEP;
output  [7:0] mAxis_TSTRB;
output  [3:0] mAxis_TUSER;
output  [0:0] mAxis_TLAST;
output  [0:0] mAxis_TID;
output  [0:0] mAxis_TDEST;
output  [7:0] offsets_address0;
output   offsets_ce0;
output  [31:0] offsets_d0;
input  [31:0] offsets_q0;
output   offsets_we0;
output  [7:0] offsets_address1;
output   offsets_ce1;
output  [31:0] offsets_d1;
input  [31:0] offsets_q1;
output   offsets_we1;
output  [12:0] adcs0_0_V_address0;
output   adcs0_0_V_ce0;
output  [11:0] adcs0_0_V_d0;
input  [11:0] adcs0_0_V_q0;
output   adcs0_0_V_we0;
output  [12:0] adcs0_0_V_address1;
output   adcs0_0_V_ce1;
output  [11:0] adcs0_0_V_d1;
input  [11:0] adcs0_0_V_q1;
output   adcs0_0_V_we1;
output  [12:0] adcs0_1_V_address0;
output   adcs0_1_V_ce0;
output  [11:0] adcs0_1_V_d0;
input  [11:0] adcs0_1_V_q0;
output   adcs0_1_V_we0;
output  [12:0] adcs0_1_V_address1;
output   adcs0_1_V_ce1;
output  [11:0] adcs0_1_V_d1;
input  [11:0] adcs0_1_V_q1;
output   adcs0_1_V_we1;
output  [12:0] adcs0_2_V_address0;
output   adcs0_2_V_ce0;
output  [11:0] adcs0_2_V_d0;
input  [11:0] adcs0_2_V_q0;
output   adcs0_2_V_we0;
output  [12:0] adcs0_2_V_address1;
output   adcs0_2_V_ce1;
output  [11:0] adcs0_2_V_d1;
input  [11:0] adcs0_2_V_q1;
output   adcs0_2_V_we1;
output  [12:0] adcs0_3_V_address0;
output   adcs0_3_V_ce0;
output  [11:0] adcs0_3_V_d0;
input  [11:0] adcs0_3_V_q0;
output   adcs0_3_V_we0;
output  [12:0] adcs0_3_V_address1;
output   adcs0_3_V_ce1;
output  [11:0] adcs0_3_V_d1;
input  [11:0] adcs0_3_V_q1;
output   adcs0_3_V_we1;
input  [5:0] adcs0_V_offset;
output  [12:0] adcs1_0_V_address0;
output   adcs1_0_V_ce0;
output  [11:0] adcs1_0_V_d0;
input  [11:0] adcs1_0_V_q0;
output   adcs1_0_V_we0;
output  [12:0] adcs1_0_V_address1;
output   adcs1_0_V_ce1;
output  [11:0] adcs1_0_V_d1;
input  [11:0] adcs1_0_V_q1;
output   adcs1_0_V_we1;
output  [12:0] adcs1_1_V_address0;
output   adcs1_1_V_ce0;
output  [11:0] adcs1_1_V_d0;
input  [11:0] adcs1_1_V_q0;
output   adcs1_1_V_we0;
output  [12:0] adcs1_1_V_address1;
output   adcs1_1_V_ce1;
output  [11:0] adcs1_1_V_d1;
input  [11:0] adcs1_1_V_q1;
output   adcs1_1_V_we1;
output  [12:0] adcs1_2_V_address0;
output   adcs1_2_V_ce0;
output  [11:0] adcs1_2_V_d0;
input  [11:0] adcs1_2_V_q0;
output   adcs1_2_V_we0;
output  [12:0] adcs1_2_V_address1;
output   adcs1_2_V_ce1;
output  [11:0] adcs1_2_V_d1;
input  [11:0] adcs1_2_V_q1;
output   adcs1_2_V_we1;
output  [12:0] adcs1_3_V_address0;
output   adcs1_3_V_ce0;
output  [11:0] adcs1_3_V_d0;
input  [11:0] adcs1_3_V_q0;
output   adcs1_3_V_we0;
output  [12:0] adcs1_3_V_address1;
output   adcs1_3_V_ce1;
output  [11:0] adcs1_3_V_d1;
input  [11:0] adcs1_3_V_q1;
output   adcs1_3_V_we1;
output  [12:0] adcs2_0_V_address0;
output   adcs2_0_V_ce0;
output  [11:0] adcs2_0_V_d0;
input  [11:0] adcs2_0_V_q0;
output   adcs2_0_V_we0;
output  [12:0] adcs2_0_V_address1;
output   adcs2_0_V_ce1;
output  [11:0] adcs2_0_V_d1;
input  [11:0] adcs2_0_V_q1;
output   adcs2_0_V_we1;
output  [12:0] adcs2_1_V_address0;
output   adcs2_1_V_ce0;
output  [11:0] adcs2_1_V_d0;
input  [11:0] adcs2_1_V_q0;
output   adcs2_1_V_we0;
output  [12:0] adcs2_1_V_address1;
output   adcs2_1_V_ce1;
output  [11:0] adcs2_1_V_d1;
input  [11:0] adcs2_1_V_q1;
output   adcs2_1_V_we1;
output  [12:0] adcs2_2_V_address0;
output   adcs2_2_V_ce0;
output  [11:0] adcs2_2_V_d0;
input  [11:0] adcs2_2_V_q0;
output   adcs2_2_V_we0;
output  [12:0] adcs2_2_V_address1;
output   adcs2_2_V_ce1;
output  [11:0] adcs2_2_V_d1;
input  [11:0] adcs2_2_V_q1;
output   adcs2_2_V_we1;
output  [12:0] adcs2_3_V_address0;
output   adcs2_3_V_ce0;
output  [11:0] adcs2_3_V_d0;
input  [11:0] adcs2_3_V_q0;
output   adcs2_3_V_we0;
output  [12:0] adcs2_3_V_address1;
output   adcs2_3_V_ce1;
output  [11:0] adcs2_3_V_d1;
input  [11:0] adcs2_3_V_q1;
output   adcs2_3_V_we1;
output  [12:0] adcs3_0_V_address0;
output   adcs3_0_V_ce0;
output  [11:0] adcs3_0_V_d0;
input  [11:0] adcs3_0_V_q0;
output   adcs3_0_V_we0;
output  [12:0] adcs3_0_V_address1;
output   adcs3_0_V_ce1;
output  [11:0] adcs3_0_V_d1;
input  [11:0] adcs3_0_V_q1;
output   adcs3_0_V_we1;
output  [12:0] adcs3_1_V_address0;
output   adcs3_1_V_ce0;
output  [11:0] adcs3_1_V_d0;
input  [11:0] adcs3_1_V_q0;
output   adcs3_1_V_we0;
output  [12:0] adcs3_1_V_address1;
output   adcs3_1_V_ce1;
output  [11:0] adcs3_1_V_d1;
input  [11:0] adcs3_1_V_q1;
output   adcs3_1_V_we1;
output  [12:0] adcs3_2_V_address0;
output   adcs3_2_V_ce0;
output  [11:0] adcs3_2_V_d0;
input  [11:0] adcs3_2_V_q0;
output   adcs3_2_V_we0;
output  [12:0] adcs3_2_V_address1;
output   adcs3_2_V_ce1;
output  [11:0] adcs3_2_V_d1;
input  [11:0] adcs3_2_V_q1;
output   adcs3_2_V_we1;
output  [12:0] adcs3_3_V_address0;
output   adcs3_3_V_ce0;
output  [11:0] adcs3_3_V_d0;
input  [11:0] adcs3_3_V_q0;
output   adcs3_3_V_we0;
output  [12:0] adcs3_3_V_address1;
output   adcs3_3_V_ce1;
output  [11:0] adcs3_3_V_d1;
input  [11:0] adcs3_3_V_q1;
output   adcs3_3_V_we1;
output  [1:0] hist0_0_m_omask_V_address0;
output   hist0_0_m_omask_V_ce0;
output  [31:0] hist0_0_m_omask_V_d0;
input  [31:0] hist0_0_m_omask_V_q0;
output   hist0_0_m_omask_V_we0;
output  [1:0] hist0_0_m_omask_V_address1;
output   hist0_0_m_omask_V_ce1;
output  [31:0] hist0_0_m_omask_V_d1;
input  [31:0] hist0_0_m_omask_V_q1;
output   hist0_0_m_omask_V_we1;
output  [1:0] hist0_1_m_omask_V_address0;
output   hist0_1_m_omask_V_ce0;
output  [31:0] hist0_1_m_omask_V_d0;
input  [31:0] hist0_1_m_omask_V_q0;
output   hist0_1_m_omask_V_we0;
output  [1:0] hist0_1_m_omask_V_address1;
output   hist0_1_m_omask_V_ce1;
output  [31:0] hist0_1_m_omask_V_d1;
input  [31:0] hist0_1_m_omask_V_q1;
output   hist0_1_m_omask_V_we1;
output  [1:0] hist0_2_m_omask_V_address0;
output   hist0_2_m_omask_V_ce0;
output  [31:0] hist0_2_m_omask_V_d0;
input  [31:0] hist0_2_m_omask_V_q0;
output   hist0_2_m_omask_V_we0;
output  [1:0] hist0_2_m_omask_V_address1;
output   hist0_2_m_omask_V_ce1;
output  [31:0] hist0_2_m_omask_V_d1;
input  [31:0] hist0_2_m_omask_V_q1;
output   hist0_2_m_omask_V_we1;
output  [1:0] hist0_3_m_omask_V_address0;
output   hist0_3_m_omask_V_ce0;
output  [31:0] hist0_3_m_omask_V_d0;
input  [31:0] hist0_3_m_omask_V_q0;
output   hist0_3_m_omask_V_we0;
output  [1:0] hist0_3_m_omask_V_address1;
output   hist0_3_m_omask_V_ce1;
output  [31:0] hist0_3_m_omask_V_d1;
input  [31:0] hist0_3_m_omask_V_q1;
output   hist0_3_m_omask_V_we1;
output  [1:0] hist0_4_m_omask_V_address0;
output   hist0_4_m_omask_V_ce0;
output  [31:0] hist0_4_m_omask_V_d0;
input  [31:0] hist0_4_m_omask_V_q0;
output   hist0_4_m_omask_V_we0;
output  [1:0] hist0_4_m_omask_V_address1;
output   hist0_4_m_omask_V_ce1;
output  [31:0] hist0_4_m_omask_V_d1;
input  [31:0] hist0_4_m_omask_V_q1;
output   hist0_4_m_omask_V_we1;
output  [1:0] hist0_5_m_omask_V_address0;
output   hist0_5_m_omask_V_ce0;
output  [31:0] hist0_5_m_omask_V_d0;
input  [31:0] hist0_5_m_omask_V_q0;
output   hist0_5_m_omask_V_we0;
output  [1:0] hist0_5_m_omask_V_address1;
output   hist0_5_m_omask_V_ce1;
output  [31:0] hist0_5_m_omask_V_d1;
input  [31:0] hist0_5_m_omask_V_q1;
output   hist0_5_m_omask_V_we1;
output  [1:0] hist0_6_m_omask_V_address0;
output   hist0_6_m_omask_V_ce0;
output  [31:0] hist0_6_m_omask_V_d0;
input  [31:0] hist0_6_m_omask_V_q0;
output   hist0_6_m_omask_V_we0;
output  [1:0] hist0_6_m_omask_V_address1;
output   hist0_6_m_omask_V_ce1;
output  [31:0] hist0_6_m_omask_V_d1;
input  [31:0] hist0_6_m_omask_V_q1;
output   hist0_6_m_omask_V_we1;
output  [1:0] hist0_7_m_omask_V_address0;
output   hist0_7_m_omask_V_ce0;
output  [31:0] hist0_7_m_omask_V_d0;
input  [31:0] hist0_7_m_omask_V_q0;
output   hist0_7_m_omask_V_we0;
output  [1:0] hist0_7_m_omask_V_address1;
output   hist0_7_m_omask_V_ce1;
output  [31:0] hist0_7_m_omask_V_d1;
input  [31:0] hist0_7_m_omask_V_q1;
output   hist0_7_m_omask_V_we1;
output  [1:0] hist0_0_m_maxcnt_V_address0;
output   hist0_0_m_maxcnt_V_ce0;
output  [9:0] hist0_0_m_maxcnt_V_d0;
input  [9:0] hist0_0_m_maxcnt_V_q0;
output   hist0_0_m_maxcnt_V_we0;
output  [1:0] hist0_0_m_maxcnt_V_address1;
output   hist0_0_m_maxcnt_V_ce1;
output  [9:0] hist0_0_m_maxcnt_V_d1;
input  [9:0] hist0_0_m_maxcnt_V_q1;
output   hist0_0_m_maxcnt_V_we1;
output  [1:0] hist0_1_m_maxcnt_V_address0;
output   hist0_1_m_maxcnt_V_ce0;
output  [9:0] hist0_1_m_maxcnt_V_d0;
input  [9:0] hist0_1_m_maxcnt_V_q0;
output   hist0_1_m_maxcnt_V_we0;
output  [1:0] hist0_1_m_maxcnt_V_address1;
output   hist0_1_m_maxcnt_V_ce1;
output  [9:0] hist0_1_m_maxcnt_V_d1;
input  [9:0] hist0_1_m_maxcnt_V_q1;
output   hist0_1_m_maxcnt_V_we1;
output  [1:0] hist0_2_m_maxcnt_V_address0;
output   hist0_2_m_maxcnt_V_ce0;
output  [9:0] hist0_2_m_maxcnt_V_d0;
input  [9:0] hist0_2_m_maxcnt_V_q0;
output   hist0_2_m_maxcnt_V_we0;
output  [1:0] hist0_2_m_maxcnt_V_address1;
output   hist0_2_m_maxcnt_V_ce1;
output  [9:0] hist0_2_m_maxcnt_V_d1;
input  [9:0] hist0_2_m_maxcnt_V_q1;
output   hist0_2_m_maxcnt_V_we1;
output  [1:0] hist0_3_m_maxcnt_V_address0;
output   hist0_3_m_maxcnt_V_ce0;
output  [9:0] hist0_3_m_maxcnt_V_d0;
input  [9:0] hist0_3_m_maxcnt_V_q0;
output   hist0_3_m_maxcnt_V_we0;
output  [1:0] hist0_3_m_maxcnt_V_address1;
output   hist0_3_m_maxcnt_V_ce1;
output  [9:0] hist0_3_m_maxcnt_V_d1;
input  [9:0] hist0_3_m_maxcnt_V_q1;
output   hist0_3_m_maxcnt_V_we1;
output  [1:0] hist0_4_m_maxcnt_V_address0;
output   hist0_4_m_maxcnt_V_ce0;
output  [9:0] hist0_4_m_maxcnt_V_d0;
input  [9:0] hist0_4_m_maxcnt_V_q0;
output   hist0_4_m_maxcnt_V_we0;
output  [1:0] hist0_4_m_maxcnt_V_address1;
output   hist0_4_m_maxcnt_V_ce1;
output  [9:0] hist0_4_m_maxcnt_V_d1;
input  [9:0] hist0_4_m_maxcnt_V_q1;
output   hist0_4_m_maxcnt_V_we1;
output  [1:0] hist0_5_m_maxcnt_V_address0;
output   hist0_5_m_maxcnt_V_ce0;
output  [9:0] hist0_5_m_maxcnt_V_d0;
input  [9:0] hist0_5_m_maxcnt_V_q0;
output   hist0_5_m_maxcnt_V_we0;
output  [1:0] hist0_5_m_maxcnt_V_address1;
output   hist0_5_m_maxcnt_V_ce1;
output  [9:0] hist0_5_m_maxcnt_V_d1;
input  [9:0] hist0_5_m_maxcnt_V_q1;
output   hist0_5_m_maxcnt_V_we1;
output  [1:0] hist0_6_m_maxcnt_V_address0;
output   hist0_6_m_maxcnt_V_ce0;
output  [9:0] hist0_6_m_maxcnt_V_d0;
input  [9:0] hist0_6_m_maxcnt_V_q0;
output   hist0_6_m_maxcnt_V_we0;
output  [1:0] hist0_6_m_maxcnt_V_address1;
output   hist0_6_m_maxcnt_V_ce1;
output  [9:0] hist0_6_m_maxcnt_V_d1;
input  [9:0] hist0_6_m_maxcnt_V_q1;
output   hist0_6_m_maxcnt_V_we1;
output  [1:0] hist0_7_m_maxcnt_V_address0;
output   hist0_7_m_maxcnt_V_ce0;
output  [9:0] hist0_7_m_maxcnt_V_d0;
input  [9:0] hist0_7_m_maxcnt_V_q0;
output   hist0_7_m_maxcnt_V_we0;
output  [1:0] hist0_7_m_maxcnt_V_address1;
output   hist0_7_m_maxcnt_V_ce1;
output  [9:0] hist0_7_m_maxcnt_V_d1;
input  [9:0] hist0_7_m_maxcnt_V_q1;
output   hist0_7_m_maxcnt_V_we1;
output  [1:0] hist0_0_m_nobits_V_address0;
output   hist0_0_m_nobits_V_ce0;
output  [3:0] hist0_0_m_nobits_V_d0;
input  [3:0] hist0_0_m_nobits_V_q0;
output   hist0_0_m_nobits_V_we0;
output  [1:0] hist0_0_m_nobits_V_address1;
output   hist0_0_m_nobits_V_ce1;
output  [3:0] hist0_0_m_nobits_V_d1;
input  [3:0] hist0_0_m_nobits_V_q1;
output   hist0_0_m_nobits_V_we1;
output  [1:0] hist0_1_m_nobits_V_address0;
output   hist0_1_m_nobits_V_ce0;
output  [3:0] hist0_1_m_nobits_V_d0;
input  [3:0] hist0_1_m_nobits_V_q0;
output   hist0_1_m_nobits_V_we0;
output  [1:0] hist0_1_m_nobits_V_address1;
output   hist0_1_m_nobits_V_ce1;
output  [3:0] hist0_1_m_nobits_V_d1;
input  [3:0] hist0_1_m_nobits_V_q1;
output   hist0_1_m_nobits_V_we1;
output  [1:0] hist0_2_m_nobits_V_address0;
output   hist0_2_m_nobits_V_ce0;
output  [3:0] hist0_2_m_nobits_V_d0;
input  [3:0] hist0_2_m_nobits_V_q0;
output   hist0_2_m_nobits_V_we0;
output  [1:0] hist0_2_m_nobits_V_address1;
output   hist0_2_m_nobits_V_ce1;
output  [3:0] hist0_2_m_nobits_V_d1;
input  [3:0] hist0_2_m_nobits_V_q1;
output   hist0_2_m_nobits_V_we1;
output  [1:0] hist0_3_m_nobits_V_address0;
output   hist0_3_m_nobits_V_ce0;
output  [3:0] hist0_3_m_nobits_V_d0;
input  [3:0] hist0_3_m_nobits_V_q0;
output   hist0_3_m_nobits_V_we0;
output  [1:0] hist0_3_m_nobits_V_address1;
output   hist0_3_m_nobits_V_ce1;
output  [3:0] hist0_3_m_nobits_V_d1;
input  [3:0] hist0_3_m_nobits_V_q1;
output   hist0_3_m_nobits_V_we1;
output  [1:0] hist0_4_m_nobits_V_address0;
output   hist0_4_m_nobits_V_ce0;
output  [3:0] hist0_4_m_nobits_V_d0;
input  [3:0] hist0_4_m_nobits_V_q0;
output   hist0_4_m_nobits_V_we0;
output  [1:0] hist0_4_m_nobits_V_address1;
output   hist0_4_m_nobits_V_ce1;
output  [3:0] hist0_4_m_nobits_V_d1;
input  [3:0] hist0_4_m_nobits_V_q1;
output   hist0_4_m_nobits_V_we1;
output  [1:0] hist0_5_m_nobits_V_address0;
output   hist0_5_m_nobits_V_ce0;
output  [3:0] hist0_5_m_nobits_V_d0;
input  [3:0] hist0_5_m_nobits_V_q0;
output   hist0_5_m_nobits_V_we0;
output  [1:0] hist0_5_m_nobits_V_address1;
output   hist0_5_m_nobits_V_ce1;
output  [3:0] hist0_5_m_nobits_V_d1;
input  [3:0] hist0_5_m_nobits_V_q1;
output   hist0_5_m_nobits_V_we1;
output  [1:0] hist0_6_m_nobits_V_address0;
output   hist0_6_m_nobits_V_ce0;
output  [3:0] hist0_6_m_nobits_V_d0;
input  [3:0] hist0_6_m_nobits_V_q0;
output   hist0_6_m_nobits_V_we0;
output  [1:0] hist0_6_m_nobits_V_address1;
output   hist0_6_m_nobits_V_ce1;
output  [3:0] hist0_6_m_nobits_V_d1;
input  [3:0] hist0_6_m_nobits_V_q1;
output   hist0_6_m_nobits_V_we1;
output  [1:0] hist0_7_m_nobits_V_address0;
output   hist0_7_m_nobits_V_ce0;
output  [3:0] hist0_7_m_nobits_V_d0;
input  [3:0] hist0_7_m_nobits_V_q0;
output   hist0_7_m_nobits_V_we0;
output  [1:0] hist0_7_m_nobits_V_address1;
output   hist0_7_m_nobits_V_ce1;
output  [3:0] hist0_7_m_nobits_V_d1;
input  [3:0] hist0_7_m_nobits_V_q1;
output   hist0_7_m_nobits_V_we1;
output  [6:0] hist0_0_m_bins_0_V_address0;
output   hist0_0_m_bins_0_V_ce0;
output  [9:0] hist0_0_m_bins_0_V_d0;
input  [9:0] hist0_0_m_bins_0_V_q0;
output   hist0_0_m_bins_0_V_we0;
output  [6:0] hist0_0_m_bins_0_V_address1;
output   hist0_0_m_bins_0_V_ce1;
output  [9:0] hist0_0_m_bins_0_V_d1;
input  [9:0] hist0_0_m_bins_0_V_q1;
output   hist0_0_m_bins_0_V_we1;
output  [5:0] hist0_0_m_bins_1_V_address0;
output   hist0_0_m_bins_1_V_ce0;
output  [9:0] hist0_0_m_bins_1_V_d0;
input  [9:0] hist0_0_m_bins_1_V_q0;
output   hist0_0_m_bins_1_V_we0;
output  [5:0] hist0_0_m_bins_1_V_address1;
output   hist0_0_m_bins_1_V_ce1;
output  [9:0] hist0_0_m_bins_1_V_d1;
input  [9:0] hist0_0_m_bins_1_V_q1;
output   hist0_0_m_bins_1_V_we1;
output  [6:0] hist0_1_m_bins_0_V_address0;
output   hist0_1_m_bins_0_V_ce0;
output  [9:0] hist0_1_m_bins_0_V_d0;
input  [9:0] hist0_1_m_bins_0_V_q0;
output   hist0_1_m_bins_0_V_we0;
output  [6:0] hist0_1_m_bins_0_V_address1;
output   hist0_1_m_bins_0_V_ce1;
output  [9:0] hist0_1_m_bins_0_V_d1;
input  [9:0] hist0_1_m_bins_0_V_q1;
output   hist0_1_m_bins_0_V_we1;
output  [5:0] hist0_1_m_bins_1_V_address0;
output   hist0_1_m_bins_1_V_ce0;
output  [9:0] hist0_1_m_bins_1_V_d0;
input  [9:0] hist0_1_m_bins_1_V_q0;
output   hist0_1_m_bins_1_V_we0;
output  [5:0] hist0_1_m_bins_1_V_address1;
output   hist0_1_m_bins_1_V_ce1;
output  [9:0] hist0_1_m_bins_1_V_d1;
input  [9:0] hist0_1_m_bins_1_V_q1;
output   hist0_1_m_bins_1_V_we1;
output  [6:0] hist0_2_m_bins_0_V_address0;
output   hist0_2_m_bins_0_V_ce0;
output  [9:0] hist0_2_m_bins_0_V_d0;
input  [9:0] hist0_2_m_bins_0_V_q0;
output   hist0_2_m_bins_0_V_we0;
output  [6:0] hist0_2_m_bins_0_V_address1;
output   hist0_2_m_bins_0_V_ce1;
output  [9:0] hist0_2_m_bins_0_V_d1;
input  [9:0] hist0_2_m_bins_0_V_q1;
output   hist0_2_m_bins_0_V_we1;
output  [5:0] hist0_2_m_bins_1_V_address0;
output   hist0_2_m_bins_1_V_ce0;
output  [9:0] hist0_2_m_bins_1_V_d0;
input  [9:0] hist0_2_m_bins_1_V_q0;
output   hist0_2_m_bins_1_V_we0;
output  [5:0] hist0_2_m_bins_1_V_address1;
output   hist0_2_m_bins_1_V_ce1;
output  [9:0] hist0_2_m_bins_1_V_d1;
input  [9:0] hist0_2_m_bins_1_V_q1;
output   hist0_2_m_bins_1_V_we1;
output  [6:0] hist0_3_m_bins_0_V_address0;
output   hist0_3_m_bins_0_V_ce0;
output  [9:0] hist0_3_m_bins_0_V_d0;
input  [9:0] hist0_3_m_bins_0_V_q0;
output   hist0_3_m_bins_0_V_we0;
output  [6:0] hist0_3_m_bins_0_V_address1;
output   hist0_3_m_bins_0_V_ce1;
output  [9:0] hist0_3_m_bins_0_V_d1;
input  [9:0] hist0_3_m_bins_0_V_q1;
output   hist0_3_m_bins_0_V_we1;
output  [5:0] hist0_3_m_bins_1_V_address0;
output   hist0_3_m_bins_1_V_ce0;
output  [9:0] hist0_3_m_bins_1_V_d0;
input  [9:0] hist0_3_m_bins_1_V_q0;
output   hist0_3_m_bins_1_V_we0;
output  [5:0] hist0_3_m_bins_1_V_address1;
output   hist0_3_m_bins_1_V_ce1;
output  [9:0] hist0_3_m_bins_1_V_d1;
input  [9:0] hist0_3_m_bins_1_V_q1;
output   hist0_3_m_bins_1_V_we1;
output  [6:0] hist0_4_m_bins_0_V_address0;
output   hist0_4_m_bins_0_V_ce0;
output  [9:0] hist0_4_m_bins_0_V_d0;
input  [9:0] hist0_4_m_bins_0_V_q0;
output   hist0_4_m_bins_0_V_we0;
output  [6:0] hist0_4_m_bins_0_V_address1;
output   hist0_4_m_bins_0_V_ce1;
output  [9:0] hist0_4_m_bins_0_V_d1;
input  [9:0] hist0_4_m_bins_0_V_q1;
output   hist0_4_m_bins_0_V_we1;
output  [5:0] hist0_4_m_bins_1_V_address0;
output   hist0_4_m_bins_1_V_ce0;
output  [9:0] hist0_4_m_bins_1_V_d0;
input  [9:0] hist0_4_m_bins_1_V_q0;
output   hist0_4_m_bins_1_V_we0;
output  [5:0] hist0_4_m_bins_1_V_address1;
output   hist0_4_m_bins_1_V_ce1;
output  [9:0] hist0_4_m_bins_1_V_d1;
input  [9:0] hist0_4_m_bins_1_V_q1;
output   hist0_4_m_bins_1_V_we1;
output  [6:0] hist0_5_m_bins_0_V_address0;
output   hist0_5_m_bins_0_V_ce0;
output  [9:0] hist0_5_m_bins_0_V_d0;
input  [9:0] hist0_5_m_bins_0_V_q0;
output   hist0_5_m_bins_0_V_we0;
output  [6:0] hist0_5_m_bins_0_V_address1;
output   hist0_5_m_bins_0_V_ce1;
output  [9:0] hist0_5_m_bins_0_V_d1;
input  [9:0] hist0_5_m_bins_0_V_q1;
output   hist0_5_m_bins_0_V_we1;
output  [5:0] hist0_5_m_bins_1_V_address0;
output   hist0_5_m_bins_1_V_ce0;
output  [9:0] hist0_5_m_bins_1_V_d0;
input  [9:0] hist0_5_m_bins_1_V_q0;
output   hist0_5_m_bins_1_V_we0;
output  [5:0] hist0_5_m_bins_1_V_address1;
output   hist0_5_m_bins_1_V_ce1;
output  [9:0] hist0_5_m_bins_1_V_d1;
input  [9:0] hist0_5_m_bins_1_V_q1;
output   hist0_5_m_bins_1_V_we1;
output  [6:0] hist0_6_m_bins_0_V_address0;
output   hist0_6_m_bins_0_V_ce0;
output  [9:0] hist0_6_m_bins_0_V_d0;
input  [9:0] hist0_6_m_bins_0_V_q0;
output   hist0_6_m_bins_0_V_we0;
output  [6:0] hist0_6_m_bins_0_V_address1;
output   hist0_6_m_bins_0_V_ce1;
output  [9:0] hist0_6_m_bins_0_V_d1;
input  [9:0] hist0_6_m_bins_0_V_q1;
output   hist0_6_m_bins_0_V_we1;
output  [5:0] hist0_6_m_bins_1_V_address0;
output   hist0_6_m_bins_1_V_ce0;
output  [9:0] hist0_6_m_bins_1_V_d0;
input  [9:0] hist0_6_m_bins_1_V_q0;
output   hist0_6_m_bins_1_V_we0;
output  [5:0] hist0_6_m_bins_1_V_address1;
output   hist0_6_m_bins_1_V_ce1;
output  [9:0] hist0_6_m_bins_1_V_d1;
input  [9:0] hist0_6_m_bins_1_V_q1;
output   hist0_6_m_bins_1_V_we1;
output  [6:0] hist0_7_m_bins_0_V_address0;
output   hist0_7_m_bins_0_V_ce0;
output  [9:0] hist0_7_m_bins_0_V_d0;
input  [9:0] hist0_7_m_bins_0_V_q0;
output   hist0_7_m_bins_0_V_we0;
output  [6:0] hist0_7_m_bins_0_V_address1;
output   hist0_7_m_bins_0_V_ce1;
output  [9:0] hist0_7_m_bins_0_V_d1;
input  [9:0] hist0_7_m_bins_0_V_q1;
output   hist0_7_m_bins_0_V_we1;
output  [5:0] hist0_7_m_bins_1_V_address0;
output   hist0_7_m_bins_1_V_ce0;
output  [9:0] hist0_7_m_bins_1_V_d0;
input  [9:0] hist0_7_m_bins_1_V_q0;
output   hist0_7_m_bins_1_V_we0;
output  [5:0] hist0_7_m_bins_1_V_address1;
output   hist0_7_m_bins_1_V_ce1;
output  [9:0] hist0_7_m_bins_1_V_d1;
input  [9:0] hist0_7_m_bins_1_V_q1;
output   hist0_7_m_bins_1_V_we1;
output  [1:0] hist1_0_m_omask_V_address0;
output   hist1_0_m_omask_V_ce0;
output  [31:0] hist1_0_m_omask_V_d0;
input  [31:0] hist1_0_m_omask_V_q0;
output   hist1_0_m_omask_V_we0;
output  [1:0] hist1_0_m_omask_V_address1;
output   hist1_0_m_omask_V_ce1;
output  [31:0] hist1_0_m_omask_V_d1;
input  [31:0] hist1_0_m_omask_V_q1;
output   hist1_0_m_omask_V_we1;
output  [1:0] hist1_1_m_omask_V_address0;
output   hist1_1_m_omask_V_ce0;
output  [31:0] hist1_1_m_omask_V_d0;
input  [31:0] hist1_1_m_omask_V_q0;
output   hist1_1_m_omask_V_we0;
output  [1:0] hist1_1_m_omask_V_address1;
output   hist1_1_m_omask_V_ce1;
output  [31:0] hist1_1_m_omask_V_d1;
input  [31:0] hist1_1_m_omask_V_q1;
output   hist1_1_m_omask_V_we1;
output  [1:0] hist1_2_m_omask_V_address0;
output   hist1_2_m_omask_V_ce0;
output  [31:0] hist1_2_m_omask_V_d0;
input  [31:0] hist1_2_m_omask_V_q0;
output   hist1_2_m_omask_V_we0;
output  [1:0] hist1_2_m_omask_V_address1;
output   hist1_2_m_omask_V_ce1;
output  [31:0] hist1_2_m_omask_V_d1;
input  [31:0] hist1_2_m_omask_V_q1;
output   hist1_2_m_omask_V_we1;
output  [1:0] hist1_3_m_omask_V_address0;
output   hist1_3_m_omask_V_ce0;
output  [31:0] hist1_3_m_omask_V_d0;
input  [31:0] hist1_3_m_omask_V_q0;
output   hist1_3_m_omask_V_we0;
output  [1:0] hist1_3_m_omask_V_address1;
output   hist1_3_m_omask_V_ce1;
output  [31:0] hist1_3_m_omask_V_d1;
input  [31:0] hist1_3_m_omask_V_q1;
output   hist1_3_m_omask_V_we1;
output  [1:0] hist1_4_m_omask_V_address0;
output   hist1_4_m_omask_V_ce0;
output  [31:0] hist1_4_m_omask_V_d0;
input  [31:0] hist1_4_m_omask_V_q0;
output   hist1_4_m_omask_V_we0;
output  [1:0] hist1_4_m_omask_V_address1;
output   hist1_4_m_omask_V_ce1;
output  [31:0] hist1_4_m_omask_V_d1;
input  [31:0] hist1_4_m_omask_V_q1;
output   hist1_4_m_omask_V_we1;
output  [1:0] hist1_5_m_omask_V_address0;
output   hist1_5_m_omask_V_ce0;
output  [31:0] hist1_5_m_omask_V_d0;
input  [31:0] hist1_5_m_omask_V_q0;
output   hist1_5_m_omask_V_we0;
output  [1:0] hist1_5_m_omask_V_address1;
output   hist1_5_m_omask_V_ce1;
output  [31:0] hist1_5_m_omask_V_d1;
input  [31:0] hist1_5_m_omask_V_q1;
output   hist1_5_m_omask_V_we1;
output  [1:0] hist1_6_m_omask_V_address0;
output   hist1_6_m_omask_V_ce0;
output  [31:0] hist1_6_m_omask_V_d0;
input  [31:0] hist1_6_m_omask_V_q0;
output   hist1_6_m_omask_V_we0;
output  [1:0] hist1_6_m_omask_V_address1;
output   hist1_6_m_omask_V_ce1;
output  [31:0] hist1_6_m_omask_V_d1;
input  [31:0] hist1_6_m_omask_V_q1;
output   hist1_6_m_omask_V_we1;
output  [1:0] hist1_7_m_omask_V_address0;
output   hist1_7_m_omask_V_ce0;
output  [31:0] hist1_7_m_omask_V_d0;
input  [31:0] hist1_7_m_omask_V_q0;
output   hist1_7_m_omask_V_we0;
output  [1:0] hist1_7_m_omask_V_address1;
output   hist1_7_m_omask_V_ce1;
output  [31:0] hist1_7_m_omask_V_d1;
input  [31:0] hist1_7_m_omask_V_q1;
output   hist1_7_m_omask_V_we1;
output  [1:0] hist1_0_m_maxcnt_V_address0;
output   hist1_0_m_maxcnt_V_ce0;
output  [9:0] hist1_0_m_maxcnt_V_d0;
input  [9:0] hist1_0_m_maxcnt_V_q0;
output   hist1_0_m_maxcnt_V_we0;
output  [1:0] hist1_0_m_maxcnt_V_address1;
output   hist1_0_m_maxcnt_V_ce1;
output  [9:0] hist1_0_m_maxcnt_V_d1;
input  [9:0] hist1_0_m_maxcnt_V_q1;
output   hist1_0_m_maxcnt_V_we1;
output  [1:0] hist1_1_m_maxcnt_V_address0;
output   hist1_1_m_maxcnt_V_ce0;
output  [9:0] hist1_1_m_maxcnt_V_d0;
input  [9:0] hist1_1_m_maxcnt_V_q0;
output   hist1_1_m_maxcnt_V_we0;
output  [1:0] hist1_1_m_maxcnt_V_address1;
output   hist1_1_m_maxcnt_V_ce1;
output  [9:0] hist1_1_m_maxcnt_V_d1;
input  [9:0] hist1_1_m_maxcnt_V_q1;
output   hist1_1_m_maxcnt_V_we1;
output  [1:0] hist1_2_m_maxcnt_V_address0;
output   hist1_2_m_maxcnt_V_ce0;
output  [9:0] hist1_2_m_maxcnt_V_d0;
input  [9:0] hist1_2_m_maxcnt_V_q0;
output   hist1_2_m_maxcnt_V_we0;
output  [1:0] hist1_2_m_maxcnt_V_address1;
output   hist1_2_m_maxcnt_V_ce1;
output  [9:0] hist1_2_m_maxcnt_V_d1;
input  [9:0] hist1_2_m_maxcnt_V_q1;
output   hist1_2_m_maxcnt_V_we1;
output  [1:0] hist1_3_m_maxcnt_V_address0;
output   hist1_3_m_maxcnt_V_ce0;
output  [9:0] hist1_3_m_maxcnt_V_d0;
input  [9:0] hist1_3_m_maxcnt_V_q0;
output   hist1_3_m_maxcnt_V_we0;
output  [1:0] hist1_3_m_maxcnt_V_address1;
output   hist1_3_m_maxcnt_V_ce1;
output  [9:0] hist1_3_m_maxcnt_V_d1;
input  [9:0] hist1_3_m_maxcnt_V_q1;
output   hist1_3_m_maxcnt_V_we1;
output  [1:0] hist1_4_m_maxcnt_V_address0;
output   hist1_4_m_maxcnt_V_ce0;
output  [9:0] hist1_4_m_maxcnt_V_d0;
input  [9:0] hist1_4_m_maxcnt_V_q0;
output   hist1_4_m_maxcnt_V_we0;
output  [1:0] hist1_4_m_maxcnt_V_address1;
output   hist1_4_m_maxcnt_V_ce1;
output  [9:0] hist1_4_m_maxcnt_V_d1;
input  [9:0] hist1_4_m_maxcnt_V_q1;
output   hist1_4_m_maxcnt_V_we1;
output  [1:0] hist1_5_m_maxcnt_V_address0;
output   hist1_5_m_maxcnt_V_ce0;
output  [9:0] hist1_5_m_maxcnt_V_d0;
input  [9:0] hist1_5_m_maxcnt_V_q0;
output   hist1_5_m_maxcnt_V_we0;
output  [1:0] hist1_5_m_maxcnt_V_address1;
output   hist1_5_m_maxcnt_V_ce1;
output  [9:0] hist1_5_m_maxcnt_V_d1;
input  [9:0] hist1_5_m_maxcnt_V_q1;
output   hist1_5_m_maxcnt_V_we1;
output  [1:0] hist1_6_m_maxcnt_V_address0;
output   hist1_6_m_maxcnt_V_ce0;
output  [9:0] hist1_6_m_maxcnt_V_d0;
input  [9:0] hist1_6_m_maxcnt_V_q0;
output   hist1_6_m_maxcnt_V_we0;
output  [1:0] hist1_6_m_maxcnt_V_address1;
output   hist1_6_m_maxcnt_V_ce1;
output  [9:0] hist1_6_m_maxcnt_V_d1;
input  [9:0] hist1_6_m_maxcnt_V_q1;
output   hist1_6_m_maxcnt_V_we1;
output  [1:0] hist1_7_m_maxcnt_V_address0;
output   hist1_7_m_maxcnt_V_ce0;
output  [9:0] hist1_7_m_maxcnt_V_d0;
input  [9:0] hist1_7_m_maxcnt_V_q0;
output   hist1_7_m_maxcnt_V_we0;
output  [1:0] hist1_7_m_maxcnt_V_address1;
output   hist1_7_m_maxcnt_V_ce1;
output  [9:0] hist1_7_m_maxcnt_V_d1;
input  [9:0] hist1_7_m_maxcnt_V_q1;
output   hist1_7_m_maxcnt_V_we1;
output  [1:0] hist1_0_m_nobits_V_address0;
output   hist1_0_m_nobits_V_ce0;
output  [3:0] hist1_0_m_nobits_V_d0;
input  [3:0] hist1_0_m_nobits_V_q0;
output   hist1_0_m_nobits_V_we0;
output  [1:0] hist1_0_m_nobits_V_address1;
output   hist1_0_m_nobits_V_ce1;
output  [3:0] hist1_0_m_nobits_V_d1;
input  [3:0] hist1_0_m_nobits_V_q1;
output   hist1_0_m_nobits_V_we1;
output  [1:0] hist1_1_m_nobits_V_address0;
output   hist1_1_m_nobits_V_ce0;
output  [3:0] hist1_1_m_nobits_V_d0;
input  [3:0] hist1_1_m_nobits_V_q0;
output   hist1_1_m_nobits_V_we0;
output  [1:0] hist1_1_m_nobits_V_address1;
output   hist1_1_m_nobits_V_ce1;
output  [3:0] hist1_1_m_nobits_V_d1;
input  [3:0] hist1_1_m_nobits_V_q1;
output   hist1_1_m_nobits_V_we1;
output  [1:0] hist1_2_m_nobits_V_address0;
output   hist1_2_m_nobits_V_ce0;
output  [3:0] hist1_2_m_nobits_V_d0;
input  [3:0] hist1_2_m_nobits_V_q0;
output   hist1_2_m_nobits_V_we0;
output  [1:0] hist1_2_m_nobits_V_address1;
output   hist1_2_m_nobits_V_ce1;
output  [3:0] hist1_2_m_nobits_V_d1;
input  [3:0] hist1_2_m_nobits_V_q1;
output   hist1_2_m_nobits_V_we1;
output  [1:0] hist1_3_m_nobits_V_address0;
output   hist1_3_m_nobits_V_ce0;
output  [3:0] hist1_3_m_nobits_V_d0;
input  [3:0] hist1_3_m_nobits_V_q0;
output   hist1_3_m_nobits_V_we0;
output  [1:0] hist1_3_m_nobits_V_address1;
output   hist1_3_m_nobits_V_ce1;
output  [3:0] hist1_3_m_nobits_V_d1;
input  [3:0] hist1_3_m_nobits_V_q1;
output   hist1_3_m_nobits_V_we1;
output  [1:0] hist1_4_m_nobits_V_address0;
output   hist1_4_m_nobits_V_ce0;
output  [3:0] hist1_4_m_nobits_V_d0;
input  [3:0] hist1_4_m_nobits_V_q0;
output   hist1_4_m_nobits_V_we0;
output  [1:0] hist1_4_m_nobits_V_address1;
output   hist1_4_m_nobits_V_ce1;
output  [3:0] hist1_4_m_nobits_V_d1;
input  [3:0] hist1_4_m_nobits_V_q1;
output   hist1_4_m_nobits_V_we1;
output  [1:0] hist1_5_m_nobits_V_address0;
output   hist1_5_m_nobits_V_ce0;
output  [3:0] hist1_5_m_nobits_V_d0;
input  [3:0] hist1_5_m_nobits_V_q0;
output   hist1_5_m_nobits_V_we0;
output  [1:0] hist1_5_m_nobits_V_address1;
output   hist1_5_m_nobits_V_ce1;
output  [3:0] hist1_5_m_nobits_V_d1;
input  [3:0] hist1_5_m_nobits_V_q1;
output   hist1_5_m_nobits_V_we1;
output  [1:0] hist1_6_m_nobits_V_address0;
output   hist1_6_m_nobits_V_ce0;
output  [3:0] hist1_6_m_nobits_V_d0;
input  [3:0] hist1_6_m_nobits_V_q0;
output   hist1_6_m_nobits_V_we0;
output  [1:0] hist1_6_m_nobits_V_address1;
output   hist1_6_m_nobits_V_ce1;
output  [3:0] hist1_6_m_nobits_V_d1;
input  [3:0] hist1_6_m_nobits_V_q1;
output   hist1_6_m_nobits_V_we1;
output  [1:0] hist1_7_m_nobits_V_address0;
output   hist1_7_m_nobits_V_ce0;
output  [3:0] hist1_7_m_nobits_V_d0;
input  [3:0] hist1_7_m_nobits_V_q0;
output   hist1_7_m_nobits_V_we0;
output  [1:0] hist1_7_m_nobits_V_address1;
output   hist1_7_m_nobits_V_ce1;
output  [3:0] hist1_7_m_nobits_V_d1;
input  [3:0] hist1_7_m_nobits_V_q1;
output   hist1_7_m_nobits_V_we1;
output  [6:0] hist1_0_m_bins_0_V_address0;
output   hist1_0_m_bins_0_V_ce0;
output  [9:0] hist1_0_m_bins_0_V_d0;
input  [9:0] hist1_0_m_bins_0_V_q0;
output   hist1_0_m_bins_0_V_we0;
output  [6:0] hist1_0_m_bins_0_V_address1;
output   hist1_0_m_bins_0_V_ce1;
output  [9:0] hist1_0_m_bins_0_V_d1;
input  [9:0] hist1_0_m_bins_0_V_q1;
output   hist1_0_m_bins_0_V_we1;
output  [5:0] hist1_0_m_bins_1_V_address0;
output   hist1_0_m_bins_1_V_ce0;
output  [9:0] hist1_0_m_bins_1_V_d0;
input  [9:0] hist1_0_m_bins_1_V_q0;
output   hist1_0_m_bins_1_V_we0;
output  [5:0] hist1_0_m_bins_1_V_address1;
output   hist1_0_m_bins_1_V_ce1;
output  [9:0] hist1_0_m_bins_1_V_d1;
input  [9:0] hist1_0_m_bins_1_V_q1;
output   hist1_0_m_bins_1_V_we1;
output  [6:0] hist1_1_m_bins_0_V_address0;
output   hist1_1_m_bins_0_V_ce0;
output  [9:0] hist1_1_m_bins_0_V_d0;
input  [9:0] hist1_1_m_bins_0_V_q0;
output   hist1_1_m_bins_0_V_we0;
output  [6:0] hist1_1_m_bins_0_V_address1;
output   hist1_1_m_bins_0_V_ce1;
output  [9:0] hist1_1_m_bins_0_V_d1;
input  [9:0] hist1_1_m_bins_0_V_q1;
output   hist1_1_m_bins_0_V_we1;
output  [5:0] hist1_1_m_bins_1_V_address0;
output   hist1_1_m_bins_1_V_ce0;
output  [9:0] hist1_1_m_bins_1_V_d0;
input  [9:0] hist1_1_m_bins_1_V_q0;
output   hist1_1_m_bins_1_V_we0;
output  [5:0] hist1_1_m_bins_1_V_address1;
output   hist1_1_m_bins_1_V_ce1;
output  [9:0] hist1_1_m_bins_1_V_d1;
input  [9:0] hist1_1_m_bins_1_V_q1;
output   hist1_1_m_bins_1_V_we1;
output  [6:0] hist1_2_m_bins_0_V_address0;
output   hist1_2_m_bins_0_V_ce0;
output  [9:0] hist1_2_m_bins_0_V_d0;
input  [9:0] hist1_2_m_bins_0_V_q0;
output   hist1_2_m_bins_0_V_we0;
output  [6:0] hist1_2_m_bins_0_V_address1;
output   hist1_2_m_bins_0_V_ce1;
output  [9:0] hist1_2_m_bins_0_V_d1;
input  [9:0] hist1_2_m_bins_0_V_q1;
output   hist1_2_m_bins_0_V_we1;
output  [5:0] hist1_2_m_bins_1_V_address0;
output   hist1_2_m_bins_1_V_ce0;
output  [9:0] hist1_2_m_bins_1_V_d0;
input  [9:0] hist1_2_m_bins_1_V_q0;
output   hist1_2_m_bins_1_V_we0;
output  [5:0] hist1_2_m_bins_1_V_address1;
output   hist1_2_m_bins_1_V_ce1;
output  [9:0] hist1_2_m_bins_1_V_d1;
input  [9:0] hist1_2_m_bins_1_V_q1;
output   hist1_2_m_bins_1_V_we1;
output  [6:0] hist1_3_m_bins_0_V_address0;
output   hist1_3_m_bins_0_V_ce0;
output  [9:0] hist1_3_m_bins_0_V_d0;
input  [9:0] hist1_3_m_bins_0_V_q0;
output   hist1_3_m_bins_0_V_we0;
output  [6:0] hist1_3_m_bins_0_V_address1;
output   hist1_3_m_bins_0_V_ce1;
output  [9:0] hist1_3_m_bins_0_V_d1;
input  [9:0] hist1_3_m_bins_0_V_q1;
output   hist1_3_m_bins_0_V_we1;
output  [5:0] hist1_3_m_bins_1_V_address0;
output   hist1_3_m_bins_1_V_ce0;
output  [9:0] hist1_3_m_bins_1_V_d0;
input  [9:0] hist1_3_m_bins_1_V_q0;
output   hist1_3_m_bins_1_V_we0;
output  [5:0] hist1_3_m_bins_1_V_address1;
output   hist1_3_m_bins_1_V_ce1;
output  [9:0] hist1_3_m_bins_1_V_d1;
input  [9:0] hist1_3_m_bins_1_V_q1;
output   hist1_3_m_bins_1_V_we1;
output  [6:0] hist1_4_m_bins_0_V_address0;
output   hist1_4_m_bins_0_V_ce0;
output  [9:0] hist1_4_m_bins_0_V_d0;
input  [9:0] hist1_4_m_bins_0_V_q0;
output   hist1_4_m_bins_0_V_we0;
output  [6:0] hist1_4_m_bins_0_V_address1;
output   hist1_4_m_bins_0_V_ce1;
output  [9:0] hist1_4_m_bins_0_V_d1;
input  [9:0] hist1_4_m_bins_0_V_q1;
output   hist1_4_m_bins_0_V_we1;
output  [5:0] hist1_4_m_bins_1_V_address0;
output   hist1_4_m_bins_1_V_ce0;
output  [9:0] hist1_4_m_bins_1_V_d0;
input  [9:0] hist1_4_m_bins_1_V_q0;
output   hist1_4_m_bins_1_V_we0;
output  [5:0] hist1_4_m_bins_1_V_address1;
output   hist1_4_m_bins_1_V_ce1;
output  [9:0] hist1_4_m_bins_1_V_d1;
input  [9:0] hist1_4_m_bins_1_V_q1;
output   hist1_4_m_bins_1_V_we1;
output  [6:0] hist1_5_m_bins_0_V_address0;
output   hist1_5_m_bins_0_V_ce0;
output  [9:0] hist1_5_m_bins_0_V_d0;
input  [9:0] hist1_5_m_bins_0_V_q0;
output   hist1_5_m_bins_0_V_we0;
output  [6:0] hist1_5_m_bins_0_V_address1;
output   hist1_5_m_bins_0_V_ce1;
output  [9:0] hist1_5_m_bins_0_V_d1;
input  [9:0] hist1_5_m_bins_0_V_q1;
output   hist1_5_m_bins_0_V_we1;
output  [5:0] hist1_5_m_bins_1_V_address0;
output   hist1_5_m_bins_1_V_ce0;
output  [9:0] hist1_5_m_bins_1_V_d0;
input  [9:0] hist1_5_m_bins_1_V_q0;
output   hist1_5_m_bins_1_V_we0;
output  [5:0] hist1_5_m_bins_1_V_address1;
output   hist1_5_m_bins_1_V_ce1;
output  [9:0] hist1_5_m_bins_1_V_d1;
input  [9:0] hist1_5_m_bins_1_V_q1;
output   hist1_5_m_bins_1_V_we1;
output  [6:0] hist1_6_m_bins_0_V_address0;
output   hist1_6_m_bins_0_V_ce0;
output  [9:0] hist1_6_m_bins_0_V_d0;
input  [9:0] hist1_6_m_bins_0_V_q0;
output   hist1_6_m_bins_0_V_we0;
output  [6:0] hist1_6_m_bins_0_V_address1;
output   hist1_6_m_bins_0_V_ce1;
output  [9:0] hist1_6_m_bins_0_V_d1;
input  [9:0] hist1_6_m_bins_0_V_q1;
output   hist1_6_m_bins_0_V_we1;
output  [5:0] hist1_6_m_bins_1_V_address0;
output   hist1_6_m_bins_1_V_ce0;
output  [9:0] hist1_6_m_bins_1_V_d0;
input  [9:0] hist1_6_m_bins_1_V_q0;
output   hist1_6_m_bins_1_V_we0;
output  [5:0] hist1_6_m_bins_1_V_address1;
output   hist1_6_m_bins_1_V_ce1;
output  [9:0] hist1_6_m_bins_1_V_d1;
input  [9:0] hist1_6_m_bins_1_V_q1;
output   hist1_6_m_bins_1_V_we1;
output  [6:0] hist1_7_m_bins_0_V_address0;
output   hist1_7_m_bins_0_V_ce0;
output  [9:0] hist1_7_m_bins_0_V_d0;
input  [9:0] hist1_7_m_bins_0_V_q0;
output   hist1_7_m_bins_0_V_we0;
output  [6:0] hist1_7_m_bins_0_V_address1;
output   hist1_7_m_bins_0_V_ce1;
output  [9:0] hist1_7_m_bins_0_V_d1;
input  [9:0] hist1_7_m_bins_0_V_q1;
output   hist1_7_m_bins_0_V_we1;
output  [5:0] hist1_7_m_bins_1_V_address0;
output   hist1_7_m_bins_1_V_ce0;
output  [9:0] hist1_7_m_bins_1_V_d0;
input  [9:0] hist1_7_m_bins_1_V_q0;
output   hist1_7_m_bins_1_V_we0;
output  [5:0] hist1_7_m_bins_1_V_address1;
output   hist1_7_m_bins_1_V_ce1;
output  [9:0] hist1_7_m_bins_1_V_d1;
input  [9:0] hist1_7_m_bins_1_V_q1;
output   hist1_7_m_bins_1_V_we1;
output  [1:0] hist2_0_m_omask_V_address0;
output   hist2_0_m_omask_V_ce0;
output  [31:0] hist2_0_m_omask_V_d0;
input  [31:0] hist2_0_m_omask_V_q0;
output   hist2_0_m_omask_V_we0;
output  [1:0] hist2_0_m_omask_V_address1;
output   hist2_0_m_omask_V_ce1;
output  [31:0] hist2_0_m_omask_V_d1;
input  [31:0] hist2_0_m_omask_V_q1;
output   hist2_0_m_omask_V_we1;
output  [1:0] hist2_1_m_omask_V_address0;
output   hist2_1_m_omask_V_ce0;
output  [31:0] hist2_1_m_omask_V_d0;
input  [31:0] hist2_1_m_omask_V_q0;
output   hist2_1_m_omask_V_we0;
output  [1:0] hist2_1_m_omask_V_address1;
output   hist2_1_m_omask_V_ce1;
output  [31:0] hist2_1_m_omask_V_d1;
input  [31:0] hist2_1_m_omask_V_q1;
output   hist2_1_m_omask_V_we1;
output  [1:0] hist2_2_m_omask_V_address0;
output   hist2_2_m_omask_V_ce0;
output  [31:0] hist2_2_m_omask_V_d0;
input  [31:0] hist2_2_m_omask_V_q0;
output   hist2_2_m_omask_V_we0;
output  [1:0] hist2_2_m_omask_V_address1;
output   hist2_2_m_omask_V_ce1;
output  [31:0] hist2_2_m_omask_V_d1;
input  [31:0] hist2_2_m_omask_V_q1;
output   hist2_2_m_omask_V_we1;
output  [1:0] hist2_3_m_omask_V_address0;
output   hist2_3_m_omask_V_ce0;
output  [31:0] hist2_3_m_omask_V_d0;
input  [31:0] hist2_3_m_omask_V_q0;
output   hist2_3_m_omask_V_we0;
output  [1:0] hist2_3_m_omask_V_address1;
output   hist2_3_m_omask_V_ce1;
output  [31:0] hist2_3_m_omask_V_d1;
input  [31:0] hist2_3_m_omask_V_q1;
output   hist2_3_m_omask_V_we1;
output  [1:0] hist2_4_m_omask_V_address0;
output   hist2_4_m_omask_V_ce0;
output  [31:0] hist2_4_m_omask_V_d0;
input  [31:0] hist2_4_m_omask_V_q0;
output   hist2_4_m_omask_V_we0;
output  [1:0] hist2_4_m_omask_V_address1;
output   hist2_4_m_omask_V_ce1;
output  [31:0] hist2_4_m_omask_V_d1;
input  [31:0] hist2_4_m_omask_V_q1;
output   hist2_4_m_omask_V_we1;
output  [1:0] hist2_5_m_omask_V_address0;
output   hist2_5_m_omask_V_ce0;
output  [31:0] hist2_5_m_omask_V_d0;
input  [31:0] hist2_5_m_omask_V_q0;
output   hist2_5_m_omask_V_we0;
output  [1:0] hist2_5_m_omask_V_address1;
output   hist2_5_m_omask_V_ce1;
output  [31:0] hist2_5_m_omask_V_d1;
input  [31:0] hist2_5_m_omask_V_q1;
output   hist2_5_m_omask_V_we1;
output  [1:0] hist2_6_m_omask_V_address0;
output   hist2_6_m_omask_V_ce0;
output  [31:0] hist2_6_m_omask_V_d0;
input  [31:0] hist2_6_m_omask_V_q0;
output   hist2_6_m_omask_V_we0;
output  [1:0] hist2_6_m_omask_V_address1;
output   hist2_6_m_omask_V_ce1;
output  [31:0] hist2_6_m_omask_V_d1;
input  [31:0] hist2_6_m_omask_V_q1;
output   hist2_6_m_omask_V_we1;
output  [1:0] hist2_7_m_omask_V_address0;
output   hist2_7_m_omask_V_ce0;
output  [31:0] hist2_7_m_omask_V_d0;
input  [31:0] hist2_7_m_omask_V_q0;
output   hist2_7_m_omask_V_we0;
output  [1:0] hist2_7_m_omask_V_address1;
output   hist2_7_m_omask_V_ce1;
output  [31:0] hist2_7_m_omask_V_d1;
input  [31:0] hist2_7_m_omask_V_q1;
output   hist2_7_m_omask_V_we1;
output  [1:0] hist2_0_m_maxcnt_V_address0;
output   hist2_0_m_maxcnt_V_ce0;
output  [9:0] hist2_0_m_maxcnt_V_d0;
input  [9:0] hist2_0_m_maxcnt_V_q0;
output   hist2_0_m_maxcnt_V_we0;
output  [1:0] hist2_0_m_maxcnt_V_address1;
output   hist2_0_m_maxcnt_V_ce1;
output  [9:0] hist2_0_m_maxcnt_V_d1;
input  [9:0] hist2_0_m_maxcnt_V_q1;
output   hist2_0_m_maxcnt_V_we1;
output  [1:0] hist2_1_m_maxcnt_V_address0;
output   hist2_1_m_maxcnt_V_ce0;
output  [9:0] hist2_1_m_maxcnt_V_d0;
input  [9:0] hist2_1_m_maxcnt_V_q0;
output   hist2_1_m_maxcnt_V_we0;
output  [1:0] hist2_1_m_maxcnt_V_address1;
output   hist2_1_m_maxcnt_V_ce1;
output  [9:0] hist2_1_m_maxcnt_V_d1;
input  [9:0] hist2_1_m_maxcnt_V_q1;
output   hist2_1_m_maxcnt_V_we1;
output  [1:0] hist2_2_m_maxcnt_V_address0;
output   hist2_2_m_maxcnt_V_ce0;
output  [9:0] hist2_2_m_maxcnt_V_d0;
input  [9:0] hist2_2_m_maxcnt_V_q0;
output   hist2_2_m_maxcnt_V_we0;
output  [1:0] hist2_2_m_maxcnt_V_address1;
output   hist2_2_m_maxcnt_V_ce1;
output  [9:0] hist2_2_m_maxcnt_V_d1;
input  [9:0] hist2_2_m_maxcnt_V_q1;
output   hist2_2_m_maxcnt_V_we1;
output  [1:0] hist2_3_m_maxcnt_V_address0;
output   hist2_3_m_maxcnt_V_ce0;
output  [9:0] hist2_3_m_maxcnt_V_d0;
input  [9:0] hist2_3_m_maxcnt_V_q0;
output   hist2_3_m_maxcnt_V_we0;
output  [1:0] hist2_3_m_maxcnt_V_address1;
output   hist2_3_m_maxcnt_V_ce1;
output  [9:0] hist2_3_m_maxcnt_V_d1;
input  [9:0] hist2_3_m_maxcnt_V_q1;
output   hist2_3_m_maxcnt_V_we1;
output  [1:0] hist2_4_m_maxcnt_V_address0;
output   hist2_4_m_maxcnt_V_ce0;
output  [9:0] hist2_4_m_maxcnt_V_d0;
input  [9:0] hist2_4_m_maxcnt_V_q0;
output   hist2_4_m_maxcnt_V_we0;
output  [1:0] hist2_4_m_maxcnt_V_address1;
output   hist2_4_m_maxcnt_V_ce1;
output  [9:0] hist2_4_m_maxcnt_V_d1;
input  [9:0] hist2_4_m_maxcnt_V_q1;
output   hist2_4_m_maxcnt_V_we1;
output  [1:0] hist2_5_m_maxcnt_V_address0;
output   hist2_5_m_maxcnt_V_ce0;
output  [9:0] hist2_5_m_maxcnt_V_d0;
input  [9:0] hist2_5_m_maxcnt_V_q0;
output   hist2_5_m_maxcnt_V_we0;
output  [1:0] hist2_5_m_maxcnt_V_address1;
output   hist2_5_m_maxcnt_V_ce1;
output  [9:0] hist2_5_m_maxcnt_V_d1;
input  [9:0] hist2_5_m_maxcnt_V_q1;
output   hist2_5_m_maxcnt_V_we1;
output  [1:0] hist2_6_m_maxcnt_V_address0;
output   hist2_6_m_maxcnt_V_ce0;
output  [9:0] hist2_6_m_maxcnt_V_d0;
input  [9:0] hist2_6_m_maxcnt_V_q0;
output   hist2_6_m_maxcnt_V_we0;
output  [1:0] hist2_6_m_maxcnt_V_address1;
output   hist2_6_m_maxcnt_V_ce1;
output  [9:0] hist2_6_m_maxcnt_V_d1;
input  [9:0] hist2_6_m_maxcnt_V_q1;
output   hist2_6_m_maxcnt_V_we1;
output  [1:0] hist2_7_m_maxcnt_V_address0;
output   hist2_7_m_maxcnt_V_ce0;
output  [9:0] hist2_7_m_maxcnt_V_d0;
input  [9:0] hist2_7_m_maxcnt_V_q0;
output   hist2_7_m_maxcnt_V_we0;
output  [1:0] hist2_7_m_maxcnt_V_address1;
output   hist2_7_m_maxcnt_V_ce1;
output  [9:0] hist2_7_m_maxcnt_V_d1;
input  [9:0] hist2_7_m_maxcnt_V_q1;
output   hist2_7_m_maxcnt_V_we1;
output  [1:0] hist2_0_m_nobits_V_address0;
output   hist2_0_m_nobits_V_ce0;
output  [3:0] hist2_0_m_nobits_V_d0;
input  [3:0] hist2_0_m_nobits_V_q0;
output   hist2_0_m_nobits_V_we0;
output  [1:0] hist2_0_m_nobits_V_address1;
output   hist2_0_m_nobits_V_ce1;
output  [3:0] hist2_0_m_nobits_V_d1;
input  [3:0] hist2_0_m_nobits_V_q1;
output   hist2_0_m_nobits_V_we1;
output  [1:0] hist2_1_m_nobits_V_address0;
output   hist2_1_m_nobits_V_ce0;
output  [3:0] hist2_1_m_nobits_V_d0;
input  [3:0] hist2_1_m_nobits_V_q0;
output   hist2_1_m_nobits_V_we0;
output  [1:0] hist2_1_m_nobits_V_address1;
output   hist2_1_m_nobits_V_ce1;
output  [3:0] hist2_1_m_nobits_V_d1;
input  [3:0] hist2_1_m_nobits_V_q1;
output   hist2_1_m_nobits_V_we1;
output  [1:0] hist2_2_m_nobits_V_address0;
output   hist2_2_m_nobits_V_ce0;
output  [3:0] hist2_2_m_nobits_V_d0;
input  [3:0] hist2_2_m_nobits_V_q0;
output   hist2_2_m_nobits_V_we0;
output  [1:0] hist2_2_m_nobits_V_address1;
output   hist2_2_m_nobits_V_ce1;
output  [3:0] hist2_2_m_nobits_V_d1;
input  [3:0] hist2_2_m_nobits_V_q1;
output   hist2_2_m_nobits_V_we1;
output  [1:0] hist2_3_m_nobits_V_address0;
output   hist2_3_m_nobits_V_ce0;
output  [3:0] hist2_3_m_nobits_V_d0;
input  [3:0] hist2_3_m_nobits_V_q0;
output   hist2_3_m_nobits_V_we0;
output  [1:0] hist2_3_m_nobits_V_address1;
output   hist2_3_m_nobits_V_ce1;
output  [3:0] hist2_3_m_nobits_V_d1;
input  [3:0] hist2_3_m_nobits_V_q1;
output   hist2_3_m_nobits_V_we1;
output  [1:0] hist2_4_m_nobits_V_address0;
output   hist2_4_m_nobits_V_ce0;
output  [3:0] hist2_4_m_nobits_V_d0;
input  [3:0] hist2_4_m_nobits_V_q0;
output   hist2_4_m_nobits_V_we0;
output  [1:0] hist2_4_m_nobits_V_address1;
output   hist2_4_m_nobits_V_ce1;
output  [3:0] hist2_4_m_nobits_V_d1;
input  [3:0] hist2_4_m_nobits_V_q1;
output   hist2_4_m_nobits_V_we1;
output  [1:0] hist2_5_m_nobits_V_address0;
output   hist2_5_m_nobits_V_ce0;
output  [3:0] hist2_5_m_nobits_V_d0;
input  [3:0] hist2_5_m_nobits_V_q0;
output   hist2_5_m_nobits_V_we0;
output  [1:0] hist2_5_m_nobits_V_address1;
output   hist2_5_m_nobits_V_ce1;
output  [3:0] hist2_5_m_nobits_V_d1;
input  [3:0] hist2_5_m_nobits_V_q1;
output   hist2_5_m_nobits_V_we1;
output  [1:0] hist2_6_m_nobits_V_address0;
output   hist2_6_m_nobits_V_ce0;
output  [3:0] hist2_6_m_nobits_V_d0;
input  [3:0] hist2_6_m_nobits_V_q0;
output   hist2_6_m_nobits_V_we0;
output  [1:0] hist2_6_m_nobits_V_address1;
output   hist2_6_m_nobits_V_ce1;
output  [3:0] hist2_6_m_nobits_V_d1;
input  [3:0] hist2_6_m_nobits_V_q1;
output   hist2_6_m_nobits_V_we1;
output  [1:0] hist2_7_m_nobits_V_address0;
output   hist2_7_m_nobits_V_ce0;
output  [3:0] hist2_7_m_nobits_V_d0;
input  [3:0] hist2_7_m_nobits_V_q0;
output   hist2_7_m_nobits_V_we0;
output  [1:0] hist2_7_m_nobits_V_address1;
output   hist2_7_m_nobits_V_ce1;
output  [3:0] hist2_7_m_nobits_V_d1;
input  [3:0] hist2_7_m_nobits_V_q1;
output   hist2_7_m_nobits_V_we1;
output  [6:0] hist2_0_m_bins_0_V_address0;
output   hist2_0_m_bins_0_V_ce0;
output  [9:0] hist2_0_m_bins_0_V_d0;
input  [9:0] hist2_0_m_bins_0_V_q0;
output   hist2_0_m_bins_0_V_we0;
output  [6:0] hist2_0_m_bins_0_V_address1;
output   hist2_0_m_bins_0_V_ce1;
output  [9:0] hist2_0_m_bins_0_V_d1;
input  [9:0] hist2_0_m_bins_0_V_q1;
output   hist2_0_m_bins_0_V_we1;
output  [5:0] hist2_0_m_bins_1_V_address0;
output   hist2_0_m_bins_1_V_ce0;
output  [9:0] hist2_0_m_bins_1_V_d0;
input  [9:0] hist2_0_m_bins_1_V_q0;
output   hist2_0_m_bins_1_V_we0;
output  [5:0] hist2_0_m_bins_1_V_address1;
output   hist2_0_m_bins_1_V_ce1;
output  [9:0] hist2_0_m_bins_1_V_d1;
input  [9:0] hist2_0_m_bins_1_V_q1;
output   hist2_0_m_bins_1_V_we1;
output  [6:0] hist2_1_m_bins_0_V_address0;
output   hist2_1_m_bins_0_V_ce0;
output  [9:0] hist2_1_m_bins_0_V_d0;
input  [9:0] hist2_1_m_bins_0_V_q0;
output   hist2_1_m_bins_0_V_we0;
output  [6:0] hist2_1_m_bins_0_V_address1;
output   hist2_1_m_bins_0_V_ce1;
output  [9:0] hist2_1_m_bins_0_V_d1;
input  [9:0] hist2_1_m_bins_0_V_q1;
output   hist2_1_m_bins_0_V_we1;
output  [5:0] hist2_1_m_bins_1_V_address0;
output   hist2_1_m_bins_1_V_ce0;
output  [9:0] hist2_1_m_bins_1_V_d0;
input  [9:0] hist2_1_m_bins_1_V_q0;
output   hist2_1_m_bins_1_V_we0;
output  [5:0] hist2_1_m_bins_1_V_address1;
output   hist2_1_m_bins_1_V_ce1;
output  [9:0] hist2_1_m_bins_1_V_d1;
input  [9:0] hist2_1_m_bins_1_V_q1;
output   hist2_1_m_bins_1_V_we1;
output  [6:0] hist2_2_m_bins_0_V_address0;
output   hist2_2_m_bins_0_V_ce0;
output  [9:0] hist2_2_m_bins_0_V_d0;
input  [9:0] hist2_2_m_bins_0_V_q0;
output   hist2_2_m_bins_0_V_we0;
output  [6:0] hist2_2_m_bins_0_V_address1;
output   hist2_2_m_bins_0_V_ce1;
output  [9:0] hist2_2_m_bins_0_V_d1;
input  [9:0] hist2_2_m_bins_0_V_q1;
output   hist2_2_m_bins_0_V_we1;
output  [5:0] hist2_2_m_bins_1_V_address0;
output   hist2_2_m_bins_1_V_ce0;
output  [9:0] hist2_2_m_bins_1_V_d0;
input  [9:0] hist2_2_m_bins_1_V_q0;
output   hist2_2_m_bins_1_V_we0;
output  [5:0] hist2_2_m_bins_1_V_address1;
output   hist2_2_m_bins_1_V_ce1;
output  [9:0] hist2_2_m_bins_1_V_d1;
input  [9:0] hist2_2_m_bins_1_V_q1;
output   hist2_2_m_bins_1_V_we1;
output  [6:0] hist2_3_m_bins_0_V_address0;
output   hist2_3_m_bins_0_V_ce0;
output  [9:0] hist2_3_m_bins_0_V_d0;
input  [9:0] hist2_3_m_bins_0_V_q0;
output   hist2_3_m_bins_0_V_we0;
output  [6:0] hist2_3_m_bins_0_V_address1;
output   hist2_3_m_bins_0_V_ce1;
output  [9:0] hist2_3_m_bins_0_V_d1;
input  [9:0] hist2_3_m_bins_0_V_q1;
output   hist2_3_m_bins_0_V_we1;
output  [5:0] hist2_3_m_bins_1_V_address0;
output   hist2_3_m_bins_1_V_ce0;
output  [9:0] hist2_3_m_bins_1_V_d0;
input  [9:0] hist2_3_m_bins_1_V_q0;
output   hist2_3_m_bins_1_V_we0;
output  [5:0] hist2_3_m_bins_1_V_address1;
output   hist2_3_m_bins_1_V_ce1;
output  [9:0] hist2_3_m_bins_1_V_d1;
input  [9:0] hist2_3_m_bins_1_V_q1;
output   hist2_3_m_bins_1_V_we1;
output  [6:0] hist2_4_m_bins_0_V_address0;
output   hist2_4_m_bins_0_V_ce0;
output  [9:0] hist2_4_m_bins_0_V_d0;
input  [9:0] hist2_4_m_bins_0_V_q0;
output   hist2_4_m_bins_0_V_we0;
output  [6:0] hist2_4_m_bins_0_V_address1;
output   hist2_4_m_bins_0_V_ce1;
output  [9:0] hist2_4_m_bins_0_V_d1;
input  [9:0] hist2_4_m_bins_0_V_q1;
output   hist2_4_m_bins_0_V_we1;
output  [5:0] hist2_4_m_bins_1_V_address0;
output   hist2_4_m_bins_1_V_ce0;
output  [9:0] hist2_4_m_bins_1_V_d0;
input  [9:0] hist2_4_m_bins_1_V_q0;
output   hist2_4_m_bins_1_V_we0;
output  [5:0] hist2_4_m_bins_1_V_address1;
output   hist2_4_m_bins_1_V_ce1;
output  [9:0] hist2_4_m_bins_1_V_d1;
input  [9:0] hist2_4_m_bins_1_V_q1;
output   hist2_4_m_bins_1_V_we1;
output  [6:0] hist2_5_m_bins_0_V_address0;
output   hist2_5_m_bins_0_V_ce0;
output  [9:0] hist2_5_m_bins_0_V_d0;
input  [9:0] hist2_5_m_bins_0_V_q0;
output   hist2_5_m_bins_0_V_we0;
output  [6:0] hist2_5_m_bins_0_V_address1;
output   hist2_5_m_bins_0_V_ce1;
output  [9:0] hist2_5_m_bins_0_V_d1;
input  [9:0] hist2_5_m_bins_0_V_q1;
output   hist2_5_m_bins_0_V_we1;
output  [5:0] hist2_5_m_bins_1_V_address0;
output   hist2_5_m_bins_1_V_ce0;
output  [9:0] hist2_5_m_bins_1_V_d0;
input  [9:0] hist2_5_m_bins_1_V_q0;
output   hist2_5_m_bins_1_V_we0;
output  [5:0] hist2_5_m_bins_1_V_address1;
output   hist2_5_m_bins_1_V_ce1;
output  [9:0] hist2_5_m_bins_1_V_d1;
input  [9:0] hist2_5_m_bins_1_V_q1;
output   hist2_5_m_bins_1_V_we1;
output  [6:0] hist2_6_m_bins_0_V_address0;
output   hist2_6_m_bins_0_V_ce0;
output  [9:0] hist2_6_m_bins_0_V_d0;
input  [9:0] hist2_6_m_bins_0_V_q0;
output   hist2_6_m_bins_0_V_we0;
output  [6:0] hist2_6_m_bins_0_V_address1;
output   hist2_6_m_bins_0_V_ce1;
output  [9:0] hist2_6_m_bins_0_V_d1;
input  [9:0] hist2_6_m_bins_0_V_q1;
output   hist2_6_m_bins_0_V_we1;
output  [5:0] hist2_6_m_bins_1_V_address0;
output   hist2_6_m_bins_1_V_ce0;
output  [9:0] hist2_6_m_bins_1_V_d0;
input  [9:0] hist2_6_m_bins_1_V_q0;
output   hist2_6_m_bins_1_V_we0;
output  [5:0] hist2_6_m_bins_1_V_address1;
output   hist2_6_m_bins_1_V_ce1;
output  [9:0] hist2_6_m_bins_1_V_d1;
input  [9:0] hist2_6_m_bins_1_V_q1;
output   hist2_6_m_bins_1_V_we1;
output  [6:0] hist2_7_m_bins_0_V_address0;
output   hist2_7_m_bins_0_V_ce0;
output  [9:0] hist2_7_m_bins_0_V_d0;
input  [9:0] hist2_7_m_bins_0_V_q0;
output   hist2_7_m_bins_0_V_we0;
output  [6:0] hist2_7_m_bins_0_V_address1;
output   hist2_7_m_bins_0_V_ce1;
output  [9:0] hist2_7_m_bins_0_V_d1;
input  [9:0] hist2_7_m_bins_0_V_q1;
output   hist2_7_m_bins_0_V_we1;
output  [5:0] hist2_7_m_bins_1_V_address0;
output   hist2_7_m_bins_1_V_ce0;
output  [9:0] hist2_7_m_bins_1_V_d0;
input  [9:0] hist2_7_m_bins_1_V_q0;
output   hist2_7_m_bins_1_V_we0;
output  [5:0] hist2_7_m_bins_1_V_address1;
output   hist2_7_m_bins_1_V_ce1;
output  [9:0] hist2_7_m_bins_1_V_d1;
input  [9:0] hist2_7_m_bins_1_V_q1;
output   hist2_7_m_bins_1_V_we1;
output  [1:0] hist3_0_m_omask_V_address0;
output   hist3_0_m_omask_V_ce0;
output  [31:0] hist3_0_m_omask_V_d0;
input  [31:0] hist3_0_m_omask_V_q0;
output   hist3_0_m_omask_V_we0;
output  [1:0] hist3_0_m_omask_V_address1;
output   hist3_0_m_omask_V_ce1;
output  [31:0] hist3_0_m_omask_V_d1;
input  [31:0] hist3_0_m_omask_V_q1;
output   hist3_0_m_omask_V_we1;
output  [1:0] hist3_1_m_omask_V_address0;
output   hist3_1_m_omask_V_ce0;
output  [31:0] hist3_1_m_omask_V_d0;
input  [31:0] hist3_1_m_omask_V_q0;
output   hist3_1_m_omask_V_we0;
output  [1:0] hist3_1_m_omask_V_address1;
output   hist3_1_m_omask_V_ce1;
output  [31:0] hist3_1_m_omask_V_d1;
input  [31:0] hist3_1_m_omask_V_q1;
output   hist3_1_m_omask_V_we1;
output  [1:0] hist3_2_m_omask_V_address0;
output   hist3_2_m_omask_V_ce0;
output  [31:0] hist3_2_m_omask_V_d0;
input  [31:0] hist3_2_m_omask_V_q0;
output   hist3_2_m_omask_V_we0;
output  [1:0] hist3_2_m_omask_V_address1;
output   hist3_2_m_omask_V_ce1;
output  [31:0] hist3_2_m_omask_V_d1;
input  [31:0] hist3_2_m_omask_V_q1;
output   hist3_2_m_omask_V_we1;
output  [1:0] hist3_3_m_omask_V_address0;
output   hist3_3_m_omask_V_ce0;
output  [31:0] hist3_3_m_omask_V_d0;
input  [31:0] hist3_3_m_omask_V_q0;
output   hist3_3_m_omask_V_we0;
output  [1:0] hist3_3_m_omask_V_address1;
output   hist3_3_m_omask_V_ce1;
output  [31:0] hist3_3_m_omask_V_d1;
input  [31:0] hist3_3_m_omask_V_q1;
output   hist3_3_m_omask_V_we1;
output  [1:0] hist3_4_m_omask_V_address0;
output   hist3_4_m_omask_V_ce0;
output  [31:0] hist3_4_m_omask_V_d0;
input  [31:0] hist3_4_m_omask_V_q0;
output   hist3_4_m_omask_V_we0;
output  [1:0] hist3_4_m_omask_V_address1;
output   hist3_4_m_omask_V_ce1;
output  [31:0] hist3_4_m_omask_V_d1;
input  [31:0] hist3_4_m_omask_V_q1;
output   hist3_4_m_omask_V_we1;
output  [1:0] hist3_5_m_omask_V_address0;
output   hist3_5_m_omask_V_ce0;
output  [31:0] hist3_5_m_omask_V_d0;
input  [31:0] hist3_5_m_omask_V_q0;
output   hist3_5_m_omask_V_we0;
output  [1:0] hist3_5_m_omask_V_address1;
output   hist3_5_m_omask_V_ce1;
output  [31:0] hist3_5_m_omask_V_d1;
input  [31:0] hist3_5_m_omask_V_q1;
output   hist3_5_m_omask_V_we1;
output  [1:0] hist3_6_m_omask_V_address0;
output   hist3_6_m_omask_V_ce0;
output  [31:0] hist3_6_m_omask_V_d0;
input  [31:0] hist3_6_m_omask_V_q0;
output   hist3_6_m_omask_V_we0;
output  [1:0] hist3_6_m_omask_V_address1;
output   hist3_6_m_omask_V_ce1;
output  [31:0] hist3_6_m_omask_V_d1;
input  [31:0] hist3_6_m_omask_V_q1;
output   hist3_6_m_omask_V_we1;
output  [1:0] hist3_7_m_omask_V_address0;
output   hist3_7_m_omask_V_ce0;
output  [31:0] hist3_7_m_omask_V_d0;
input  [31:0] hist3_7_m_omask_V_q0;
output   hist3_7_m_omask_V_we0;
output  [1:0] hist3_7_m_omask_V_address1;
output   hist3_7_m_omask_V_ce1;
output  [31:0] hist3_7_m_omask_V_d1;
input  [31:0] hist3_7_m_omask_V_q1;
output   hist3_7_m_omask_V_we1;
output  [1:0] hist3_0_m_maxcnt_V_address0;
output   hist3_0_m_maxcnt_V_ce0;
output  [9:0] hist3_0_m_maxcnt_V_d0;
input  [9:0] hist3_0_m_maxcnt_V_q0;
output   hist3_0_m_maxcnt_V_we0;
output  [1:0] hist3_0_m_maxcnt_V_address1;
output   hist3_0_m_maxcnt_V_ce1;
output  [9:0] hist3_0_m_maxcnt_V_d1;
input  [9:0] hist3_0_m_maxcnt_V_q1;
output   hist3_0_m_maxcnt_V_we1;
output  [1:0] hist3_1_m_maxcnt_V_address0;
output   hist3_1_m_maxcnt_V_ce0;
output  [9:0] hist3_1_m_maxcnt_V_d0;
input  [9:0] hist3_1_m_maxcnt_V_q0;
output   hist3_1_m_maxcnt_V_we0;
output  [1:0] hist3_1_m_maxcnt_V_address1;
output   hist3_1_m_maxcnt_V_ce1;
output  [9:0] hist3_1_m_maxcnt_V_d1;
input  [9:0] hist3_1_m_maxcnt_V_q1;
output   hist3_1_m_maxcnt_V_we1;
output  [1:0] hist3_2_m_maxcnt_V_address0;
output   hist3_2_m_maxcnt_V_ce0;
output  [9:0] hist3_2_m_maxcnt_V_d0;
input  [9:0] hist3_2_m_maxcnt_V_q0;
output   hist3_2_m_maxcnt_V_we0;
output  [1:0] hist3_2_m_maxcnt_V_address1;
output   hist3_2_m_maxcnt_V_ce1;
output  [9:0] hist3_2_m_maxcnt_V_d1;
input  [9:0] hist3_2_m_maxcnt_V_q1;
output   hist3_2_m_maxcnt_V_we1;
output  [1:0] hist3_3_m_maxcnt_V_address0;
output   hist3_3_m_maxcnt_V_ce0;
output  [9:0] hist3_3_m_maxcnt_V_d0;
input  [9:0] hist3_3_m_maxcnt_V_q0;
output   hist3_3_m_maxcnt_V_we0;
output  [1:0] hist3_3_m_maxcnt_V_address1;
output   hist3_3_m_maxcnt_V_ce1;
output  [9:0] hist3_3_m_maxcnt_V_d1;
input  [9:0] hist3_3_m_maxcnt_V_q1;
output   hist3_3_m_maxcnt_V_we1;
output  [1:0] hist3_4_m_maxcnt_V_address0;
output   hist3_4_m_maxcnt_V_ce0;
output  [9:0] hist3_4_m_maxcnt_V_d0;
input  [9:0] hist3_4_m_maxcnt_V_q0;
output   hist3_4_m_maxcnt_V_we0;
output  [1:0] hist3_4_m_maxcnt_V_address1;
output   hist3_4_m_maxcnt_V_ce1;
output  [9:0] hist3_4_m_maxcnt_V_d1;
input  [9:0] hist3_4_m_maxcnt_V_q1;
output   hist3_4_m_maxcnt_V_we1;
output  [1:0] hist3_5_m_maxcnt_V_address0;
output   hist3_5_m_maxcnt_V_ce0;
output  [9:0] hist3_5_m_maxcnt_V_d0;
input  [9:0] hist3_5_m_maxcnt_V_q0;
output   hist3_5_m_maxcnt_V_we0;
output  [1:0] hist3_5_m_maxcnt_V_address1;
output   hist3_5_m_maxcnt_V_ce1;
output  [9:0] hist3_5_m_maxcnt_V_d1;
input  [9:0] hist3_5_m_maxcnt_V_q1;
output   hist3_5_m_maxcnt_V_we1;
output  [1:0] hist3_6_m_maxcnt_V_address0;
output   hist3_6_m_maxcnt_V_ce0;
output  [9:0] hist3_6_m_maxcnt_V_d0;
input  [9:0] hist3_6_m_maxcnt_V_q0;
output   hist3_6_m_maxcnt_V_we0;
output  [1:0] hist3_6_m_maxcnt_V_address1;
output   hist3_6_m_maxcnt_V_ce1;
output  [9:0] hist3_6_m_maxcnt_V_d1;
input  [9:0] hist3_6_m_maxcnt_V_q1;
output   hist3_6_m_maxcnt_V_we1;
output  [1:0] hist3_7_m_maxcnt_V_address0;
output   hist3_7_m_maxcnt_V_ce0;
output  [9:0] hist3_7_m_maxcnt_V_d0;
input  [9:0] hist3_7_m_maxcnt_V_q0;
output   hist3_7_m_maxcnt_V_we0;
output  [1:0] hist3_7_m_maxcnt_V_address1;
output   hist3_7_m_maxcnt_V_ce1;
output  [9:0] hist3_7_m_maxcnt_V_d1;
input  [9:0] hist3_7_m_maxcnt_V_q1;
output   hist3_7_m_maxcnt_V_we1;
output  [1:0] hist3_0_m_nobits_V_address0;
output   hist3_0_m_nobits_V_ce0;
output  [3:0] hist3_0_m_nobits_V_d0;
input  [3:0] hist3_0_m_nobits_V_q0;
output   hist3_0_m_nobits_V_we0;
output  [1:0] hist3_0_m_nobits_V_address1;
output   hist3_0_m_nobits_V_ce1;
output  [3:0] hist3_0_m_nobits_V_d1;
input  [3:0] hist3_0_m_nobits_V_q1;
output   hist3_0_m_nobits_V_we1;
output  [1:0] hist3_1_m_nobits_V_address0;
output   hist3_1_m_nobits_V_ce0;
output  [3:0] hist3_1_m_nobits_V_d0;
input  [3:0] hist3_1_m_nobits_V_q0;
output   hist3_1_m_nobits_V_we0;
output  [1:0] hist3_1_m_nobits_V_address1;
output   hist3_1_m_nobits_V_ce1;
output  [3:0] hist3_1_m_nobits_V_d1;
input  [3:0] hist3_1_m_nobits_V_q1;
output   hist3_1_m_nobits_V_we1;
output  [1:0] hist3_2_m_nobits_V_address0;
output   hist3_2_m_nobits_V_ce0;
output  [3:0] hist3_2_m_nobits_V_d0;
input  [3:0] hist3_2_m_nobits_V_q0;
output   hist3_2_m_nobits_V_we0;
output  [1:0] hist3_2_m_nobits_V_address1;
output   hist3_2_m_nobits_V_ce1;
output  [3:0] hist3_2_m_nobits_V_d1;
input  [3:0] hist3_2_m_nobits_V_q1;
output   hist3_2_m_nobits_V_we1;
output  [1:0] hist3_3_m_nobits_V_address0;
output   hist3_3_m_nobits_V_ce0;
output  [3:0] hist3_3_m_nobits_V_d0;
input  [3:0] hist3_3_m_nobits_V_q0;
output   hist3_3_m_nobits_V_we0;
output  [1:0] hist3_3_m_nobits_V_address1;
output   hist3_3_m_nobits_V_ce1;
output  [3:0] hist3_3_m_nobits_V_d1;
input  [3:0] hist3_3_m_nobits_V_q1;
output   hist3_3_m_nobits_V_we1;
output  [1:0] hist3_4_m_nobits_V_address0;
output   hist3_4_m_nobits_V_ce0;
output  [3:0] hist3_4_m_nobits_V_d0;
input  [3:0] hist3_4_m_nobits_V_q0;
output   hist3_4_m_nobits_V_we0;
output  [1:0] hist3_4_m_nobits_V_address1;
output   hist3_4_m_nobits_V_ce1;
output  [3:0] hist3_4_m_nobits_V_d1;
input  [3:0] hist3_4_m_nobits_V_q1;
output   hist3_4_m_nobits_V_we1;
output  [1:0] hist3_5_m_nobits_V_address0;
output   hist3_5_m_nobits_V_ce0;
output  [3:0] hist3_5_m_nobits_V_d0;
input  [3:0] hist3_5_m_nobits_V_q0;
output   hist3_5_m_nobits_V_we0;
output  [1:0] hist3_5_m_nobits_V_address1;
output   hist3_5_m_nobits_V_ce1;
output  [3:0] hist3_5_m_nobits_V_d1;
input  [3:0] hist3_5_m_nobits_V_q1;
output   hist3_5_m_nobits_V_we1;
output  [1:0] hist3_6_m_nobits_V_address0;
output   hist3_6_m_nobits_V_ce0;
output  [3:0] hist3_6_m_nobits_V_d0;
input  [3:0] hist3_6_m_nobits_V_q0;
output   hist3_6_m_nobits_V_we0;
output  [1:0] hist3_6_m_nobits_V_address1;
output   hist3_6_m_nobits_V_ce1;
output  [3:0] hist3_6_m_nobits_V_d1;
input  [3:0] hist3_6_m_nobits_V_q1;
output   hist3_6_m_nobits_V_we1;
output  [1:0] hist3_7_m_nobits_V_address0;
output   hist3_7_m_nobits_V_ce0;
output  [3:0] hist3_7_m_nobits_V_d0;
input  [3:0] hist3_7_m_nobits_V_q0;
output   hist3_7_m_nobits_V_we0;
output  [1:0] hist3_7_m_nobits_V_address1;
output   hist3_7_m_nobits_V_ce1;
output  [3:0] hist3_7_m_nobits_V_d1;
input  [3:0] hist3_7_m_nobits_V_q1;
output   hist3_7_m_nobits_V_we1;
output  [6:0] hist3_0_m_bins_0_V_address0;
output   hist3_0_m_bins_0_V_ce0;
output  [9:0] hist3_0_m_bins_0_V_d0;
input  [9:0] hist3_0_m_bins_0_V_q0;
output   hist3_0_m_bins_0_V_we0;
output  [6:0] hist3_0_m_bins_0_V_address1;
output   hist3_0_m_bins_0_V_ce1;
output  [9:0] hist3_0_m_bins_0_V_d1;
input  [9:0] hist3_0_m_bins_0_V_q1;
output   hist3_0_m_bins_0_V_we1;
output  [5:0] hist3_0_m_bins_1_V_address0;
output   hist3_0_m_bins_1_V_ce0;
output  [9:0] hist3_0_m_bins_1_V_d0;
input  [9:0] hist3_0_m_bins_1_V_q0;
output   hist3_0_m_bins_1_V_we0;
output  [5:0] hist3_0_m_bins_1_V_address1;
output   hist3_0_m_bins_1_V_ce1;
output  [9:0] hist3_0_m_bins_1_V_d1;
input  [9:0] hist3_0_m_bins_1_V_q1;
output   hist3_0_m_bins_1_V_we1;
output  [6:0] hist3_1_m_bins_0_V_address0;
output   hist3_1_m_bins_0_V_ce0;
output  [9:0] hist3_1_m_bins_0_V_d0;
input  [9:0] hist3_1_m_bins_0_V_q0;
output   hist3_1_m_bins_0_V_we0;
output  [6:0] hist3_1_m_bins_0_V_address1;
output   hist3_1_m_bins_0_V_ce1;
output  [9:0] hist3_1_m_bins_0_V_d1;
input  [9:0] hist3_1_m_bins_0_V_q1;
output   hist3_1_m_bins_0_V_we1;
output  [5:0] hist3_1_m_bins_1_V_address0;
output   hist3_1_m_bins_1_V_ce0;
output  [9:0] hist3_1_m_bins_1_V_d0;
input  [9:0] hist3_1_m_bins_1_V_q0;
output   hist3_1_m_bins_1_V_we0;
output  [5:0] hist3_1_m_bins_1_V_address1;
output   hist3_1_m_bins_1_V_ce1;
output  [9:0] hist3_1_m_bins_1_V_d1;
input  [9:0] hist3_1_m_bins_1_V_q1;
output   hist3_1_m_bins_1_V_we1;
output  [6:0] hist3_2_m_bins_0_V_address0;
output   hist3_2_m_bins_0_V_ce0;
output  [9:0] hist3_2_m_bins_0_V_d0;
input  [9:0] hist3_2_m_bins_0_V_q0;
output   hist3_2_m_bins_0_V_we0;
output  [6:0] hist3_2_m_bins_0_V_address1;
output   hist3_2_m_bins_0_V_ce1;
output  [9:0] hist3_2_m_bins_0_V_d1;
input  [9:0] hist3_2_m_bins_0_V_q1;
output   hist3_2_m_bins_0_V_we1;
output  [5:0] hist3_2_m_bins_1_V_address0;
output   hist3_2_m_bins_1_V_ce0;
output  [9:0] hist3_2_m_bins_1_V_d0;
input  [9:0] hist3_2_m_bins_1_V_q0;
output   hist3_2_m_bins_1_V_we0;
output  [5:0] hist3_2_m_bins_1_V_address1;
output   hist3_2_m_bins_1_V_ce1;
output  [9:0] hist3_2_m_bins_1_V_d1;
input  [9:0] hist3_2_m_bins_1_V_q1;
output   hist3_2_m_bins_1_V_we1;
output  [6:0] hist3_3_m_bins_0_V_address0;
output   hist3_3_m_bins_0_V_ce0;
output  [9:0] hist3_3_m_bins_0_V_d0;
input  [9:0] hist3_3_m_bins_0_V_q0;
output   hist3_3_m_bins_0_V_we0;
output  [6:0] hist3_3_m_bins_0_V_address1;
output   hist3_3_m_bins_0_V_ce1;
output  [9:0] hist3_3_m_bins_0_V_d1;
input  [9:0] hist3_3_m_bins_0_V_q1;
output   hist3_3_m_bins_0_V_we1;
output  [5:0] hist3_3_m_bins_1_V_address0;
output   hist3_3_m_bins_1_V_ce0;
output  [9:0] hist3_3_m_bins_1_V_d0;
input  [9:0] hist3_3_m_bins_1_V_q0;
output   hist3_3_m_bins_1_V_we0;
output  [5:0] hist3_3_m_bins_1_V_address1;
output   hist3_3_m_bins_1_V_ce1;
output  [9:0] hist3_3_m_bins_1_V_d1;
input  [9:0] hist3_3_m_bins_1_V_q1;
output   hist3_3_m_bins_1_V_we1;
output  [6:0] hist3_4_m_bins_0_V_address0;
output   hist3_4_m_bins_0_V_ce0;
output  [9:0] hist3_4_m_bins_0_V_d0;
input  [9:0] hist3_4_m_bins_0_V_q0;
output   hist3_4_m_bins_0_V_we0;
output  [6:0] hist3_4_m_bins_0_V_address1;
output   hist3_4_m_bins_0_V_ce1;
output  [9:0] hist3_4_m_bins_0_V_d1;
input  [9:0] hist3_4_m_bins_0_V_q1;
output   hist3_4_m_bins_0_V_we1;
output  [5:0] hist3_4_m_bins_1_V_address0;
output   hist3_4_m_bins_1_V_ce0;
output  [9:0] hist3_4_m_bins_1_V_d0;
input  [9:0] hist3_4_m_bins_1_V_q0;
output   hist3_4_m_bins_1_V_we0;
output  [5:0] hist3_4_m_bins_1_V_address1;
output   hist3_4_m_bins_1_V_ce1;
output  [9:0] hist3_4_m_bins_1_V_d1;
input  [9:0] hist3_4_m_bins_1_V_q1;
output   hist3_4_m_bins_1_V_we1;
output  [6:0] hist3_5_m_bins_0_V_address0;
output   hist3_5_m_bins_0_V_ce0;
output  [9:0] hist3_5_m_bins_0_V_d0;
input  [9:0] hist3_5_m_bins_0_V_q0;
output   hist3_5_m_bins_0_V_we0;
output  [6:0] hist3_5_m_bins_0_V_address1;
output   hist3_5_m_bins_0_V_ce1;
output  [9:0] hist3_5_m_bins_0_V_d1;
input  [9:0] hist3_5_m_bins_0_V_q1;
output   hist3_5_m_bins_0_V_we1;
output  [5:0] hist3_5_m_bins_1_V_address0;
output   hist3_5_m_bins_1_V_ce0;
output  [9:0] hist3_5_m_bins_1_V_d0;
input  [9:0] hist3_5_m_bins_1_V_q0;
output   hist3_5_m_bins_1_V_we0;
output  [5:0] hist3_5_m_bins_1_V_address1;
output   hist3_5_m_bins_1_V_ce1;
output  [9:0] hist3_5_m_bins_1_V_d1;
input  [9:0] hist3_5_m_bins_1_V_q1;
output   hist3_5_m_bins_1_V_we1;
output  [6:0] hist3_6_m_bins_0_V_address0;
output   hist3_6_m_bins_0_V_ce0;
output  [9:0] hist3_6_m_bins_0_V_d0;
input  [9:0] hist3_6_m_bins_0_V_q0;
output   hist3_6_m_bins_0_V_we0;
output  [6:0] hist3_6_m_bins_0_V_address1;
output   hist3_6_m_bins_0_V_ce1;
output  [9:0] hist3_6_m_bins_0_V_d1;
input  [9:0] hist3_6_m_bins_0_V_q1;
output   hist3_6_m_bins_0_V_we1;
output  [5:0] hist3_6_m_bins_1_V_address0;
output   hist3_6_m_bins_1_V_ce0;
output  [9:0] hist3_6_m_bins_1_V_d0;
input  [9:0] hist3_6_m_bins_1_V_q0;
output   hist3_6_m_bins_1_V_we0;
output  [5:0] hist3_6_m_bins_1_V_address1;
output   hist3_6_m_bins_1_V_ce1;
output  [9:0] hist3_6_m_bins_1_V_d1;
input  [9:0] hist3_6_m_bins_1_V_q1;
output   hist3_6_m_bins_1_V_we1;
output  [6:0] hist3_7_m_bins_0_V_address0;
output   hist3_7_m_bins_0_V_ce0;
output  [9:0] hist3_7_m_bins_0_V_d0;
input  [9:0] hist3_7_m_bins_0_V_q0;
output   hist3_7_m_bins_0_V_we0;
output  [6:0] hist3_7_m_bins_0_V_address1;
output   hist3_7_m_bins_0_V_ce1;
output  [9:0] hist3_7_m_bins_0_V_d1;
input  [9:0] hist3_7_m_bins_0_V_q1;
output   hist3_7_m_bins_0_V_we1;
output  [5:0] hist3_7_m_bins_1_V_address0;
output   hist3_7_m_bins_1_V_ce0;
output  [9:0] hist3_7_m_bins_1_V_d0;
input  [9:0] hist3_7_m_bins_1_V_q0;
output   hist3_7_m_bins_1_V_we0;
output  [5:0] hist3_7_m_bins_1_V_address1;
output   hist3_7_m_bins_1_V_ce1;
output  [9:0] hist3_7_m_bins_1_V_d1;
input  [9:0] hist3_7_m_bins_1_V_q1;
output   hist3_7_m_bins_1_V_we1;
input  [6:0] ichan;
input   ap_clk;
input   ap_rst;
input   adcs0_V_offset_ap_vld;
input   ichan_ap_vld;
input   bAxis_m_cur_read_ap_vld;
input   bAxis_m_idx_read_ap_vld;
input   hist0_0_m_omask_V_empty_n;
output   hist0_0_m_omask_V_read;
input   hist0_1_m_omask_V_empty_n;
output   hist0_1_m_omask_V_read;
input   hist0_2_m_omask_V_empty_n;
output   hist0_2_m_omask_V_read;
input   hist0_3_m_omask_V_empty_n;
output   hist0_3_m_omask_V_read;
input   hist0_4_m_omask_V_empty_n;
output   hist0_4_m_omask_V_read;
input   hist0_5_m_omask_V_empty_n;
output   hist0_5_m_omask_V_read;
input   hist0_6_m_omask_V_empty_n;
output   hist0_6_m_omask_V_read;
input   hist0_7_m_omask_V_empty_n;
output   hist0_7_m_omask_V_read;
input   hist0_0_m_maxcnt_V_empty_n;
output   hist0_0_m_maxcnt_V_read;
input   hist0_1_m_maxcnt_V_empty_n;
output   hist0_1_m_maxcnt_V_read;
input   hist0_2_m_maxcnt_V_empty_n;
output   hist0_2_m_maxcnt_V_read;
input   hist0_3_m_maxcnt_V_empty_n;
output   hist0_3_m_maxcnt_V_read;
input   hist0_4_m_maxcnt_V_empty_n;
output   hist0_4_m_maxcnt_V_read;
input   hist0_5_m_maxcnt_V_empty_n;
output   hist0_5_m_maxcnt_V_read;
input   hist0_6_m_maxcnt_V_empty_n;
output   hist0_6_m_maxcnt_V_read;
input   hist0_7_m_maxcnt_V_empty_n;
output   hist0_7_m_maxcnt_V_read;
input   hist0_0_m_nobits_V_empty_n;
output   hist0_0_m_nobits_V_read;
input   hist0_1_m_nobits_V_empty_n;
output   hist0_1_m_nobits_V_read;
input   hist0_2_m_nobits_V_empty_n;
output   hist0_2_m_nobits_V_read;
input   hist0_3_m_nobits_V_empty_n;
output   hist0_3_m_nobits_V_read;
input   hist0_4_m_nobits_V_empty_n;
output   hist0_4_m_nobits_V_read;
input   hist0_5_m_nobits_V_empty_n;
output   hist0_5_m_nobits_V_read;
input   hist0_6_m_nobits_V_empty_n;
output   hist0_6_m_nobits_V_read;
input   hist0_7_m_nobits_V_empty_n;
output   hist0_7_m_nobits_V_read;
input   hist0_0_m_bins_0_V_empty_n;
output   hist0_0_m_bins_0_V_read;
input   hist0_0_m_bins_1_V_empty_n;
output   hist0_0_m_bins_1_V_read;
input   hist0_1_m_bins_0_V_empty_n;
output   hist0_1_m_bins_0_V_read;
input   hist0_1_m_bins_1_V_empty_n;
output   hist0_1_m_bins_1_V_read;
input   hist0_2_m_bins_0_V_empty_n;
output   hist0_2_m_bins_0_V_read;
input   hist0_2_m_bins_1_V_empty_n;
output   hist0_2_m_bins_1_V_read;
input   hist0_3_m_bins_0_V_empty_n;
output   hist0_3_m_bins_0_V_read;
input   hist0_3_m_bins_1_V_empty_n;
output   hist0_3_m_bins_1_V_read;
input   hist0_4_m_bins_0_V_empty_n;
output   hist0_4_m_bins_0_V_read;
input   hist0_4_m_bins_1_V_empty_n;
output   hist0_4_m_bins_1_V_read;
input   hist0_5_m_bins_0_V_empty_n;
output   hist0_5_m_bins_0_V_read;
input   hist0_5_m_bins_1_V_empty_n;
output   hist0_5_m_bins_1_V_read;
input   hist0_6_m_bins_0_V_empty_n;
output   hist0_6_m_bins_0_V_read;
input   hist0_6_m_bins_1_V_empty_n;
output   hist0_6_m_bins_1_V_read;
input   hist0_7_m_bins_0_V_empty_n;
output   hist0_7_m_bins_0_V_read;
input   hist0_7_m_bins_1_V_empty_n;
output   hist0_7_m_bins_1_V_read;
input   hist1_0_m_omask_V_empty_n;
output   hist1_0_m_omask_V_read;
input   hist1_1_m_omask_V_empty_n;
output   hist1_1_m_omask_V_read;
input   hist1_2_m_omask_V_empty_n;
output   hist1_2_m_omask_V_read;
input   hist1_3_m_omask_V_empty_n;
output   hist1_3_m_omask_V_read;
input   hist1_4_m_omask_V_empty_n;
output   hist1_4_m_omask_V_read;
input   hist1_5_m_omask_V_empty_n;
output   hist1_5_m_omask_V_read;
input   hist1_6_m_omask_V_empty_n;
output   hist1_6_m_omask_V_read;
input   hist1_7_m_omask_V_empty_n;
output   hist1_7_m_omask_V_read;
input   hist1_0_m_maxcnt_V_empty_n;
output   hist1_0_m_maxcnt_V_read;
input   hist1_1_m_maxcnt_V_empty_n;
output   hist1_1_m_maxcnt_V_read;
input   hist1_2_m_maxcnt_V_empty_n;
output   hist1_2_m_maxcnt_V_read;
input   hist1_3_m_maxcnt_V_empty_n;
output   hist1_3_m_maxcnt_V_read;
input   hist1_4_m_maxcnt_V_empty_n;
output   hist1_4_m_maxcnt_V_read;
input   hist1_5_m_maxcnt_V_empty_n;
output   hist1_5_m_maxcnt_V_read;
input   hist1_6_m_maxcnt_V_empty_n;
output   hist1_6_m_maxcnt_V_read;
input   hist1_7_m_maxcnt_V_empty_n;
output   hist1_7_m_maxcnt_V_read;
input   hist1_0_m_nobits_V_empty_n;
output   hist1_0_m_nobits_V_read;
input   hist1_1_m_nobits_V_empty_n;
output   hist1_1_m_nobits_V_read;
input   hist1_2_m_nobits_V_empty_n;
output   hist1_2_m_nobits_V_read;
input   hist1_3_m_nobits_V_empty_n;
output   hist1_3_m_nobits_V_read;
input   hist1_4_m_nobits_V_empty_n;
output   hist1_4_m_nobits_V_read;
input   hist1_5_m_nobits_V_empty_n;
output   hist1_5_m_nobits_V_read;
input   hist1_6_m_nobits_V_empty_n;
output   hist1_6_m_nobits_V_read;
input   hist1_7_m_nobits_V_empty_n;
output   hist1_7_m_nobits_V_read;
input   hist1_0_m_bins_0_V_empty_n;
output   hist1_0_m_bins_0_V_read;
input   hist1_0_m_bins_1_V_empty_n;
output   hist1_0_m_bins_1_V_read;
input   hist1_1_m_bins_0_V_empty_n;
output   hist1_1_m_bins_0_V_read;
input   hist1_1_m_bins_1_V_empty_n;
output   hist1_1_m_bins_1_V_read;
input   hist1_2_m_bins_0_V_empty_n;
output   hist1_2_m_bins_0_V_read;
input   hist1_2_m_bins_1_V_empty_n;
output   hist1_2_m_bins_1_V_read;
input   hist1_3_m_bins_0_V_empty_n;
output   hist1_3_m_bins_0_V_read;
input   hist1_3_m_bins_1_V_empty_n;
output   hist1_3_m_bins_1_V_read;
input   hist1_4_m_bins_0_V_empty_n;
output   hist1_4_m_bins_0_V_read;
input   hist1_4_m_bins_1_V_empty_n;
output   hist1_4_m_bins_1_V_read;
input   hist1_5_m_bins_0_V_empty_n;
output   hist1_5_m_bins_0_V_read;
input   hist1_5_m_bins_1_V_empty_n;
output   hist1_5_m_bins_1_V_read;
input   hist1_6_m_bins_0_V_empty_n;
output   hist1_6_m_bins_0_V_read;
input   hist1_6_m_bins_1_V_empty_n;
output   hist1_6_m_bins_1_V_read;
input   hist1_7_m_bins_0_V_empty_n;
output   hist1_7_m_bins_0_V_read;
input   hist1_7_m_bins_1_V_empty_n;
output   hist1_7_m_bins_1_V_read;
input   hist2_0_m_omask_V_empty_n;
output   hist2_0_m_omask_V_read;
input   hist2_1_m_omask_V_empty_n;
output   hist2_1_m_omask_V_read;
input   hist2_2_m_omask_V_empty_n;
output   hist2_2_m_omask_V_read;
input   hist2_3_m_omask_V_empty_n;
output   hist2_3_m_omask_V_read;
input   hist2_4_m_omask_V_empty_n;
output   hist2_4_m_omask_V_read;
input   hist2_5_m_omask_V_empty_n;
output   hist2_5_m_omask_V_read;
input   hist2_6_m_omask_V_empty_n;
output   hist2_6_m_omask_V_read;
input   hist2_7_m_omask_V_empty_n;
output   hist2_7_m_omask_V_read;
input   hist2_0_m_maxcnt_V_empty_n;
output   hist2_0_m_maxcnt_V_read;
input   hist2_1_m_maxcnt_V_empty_n;
output   hist2_1_m_maxcnt_V_read;
input   hist2_2_m_maxcnt_V_empty_n;
output   hist2_2_m_maxcnt_V_read;
input   hist2_3_m_maxcnt_V_empty_n;
output   hist2_3_m_maxcnt_V_read;
input   hist2_4_m_maxcnt_V_empty_n;
output   hist2_4_m_maxcnt_V_read;
input   hist2_5_m_maxcnt_V_empty_n;
output   hist2_5_m_maxcnt_V_read;
input   hist2_6_m_maxcnt_V_empty_n;
output   hist2_6_m_maxcnt_V_read;
input   hist2_7_m_maxcnt_V_empty_n;
output   hist2_7_m_maxcnt_V_read;
input   hist2_0_m_nobits_V_empty_n;
output   hist2_0_m_nobits_V_read;
input   hist2_1_m_nobits_V_empty_n;
output   hist2_1_m_nobits_V_read;
input   hist2_2_m_nobits_V_empty_n;
output   hist2_2_m_nobits_V_read;
input   hist2_3_m_nobits_V_empty_n;
output   hist2_3_m_nobits_V_read;
input   hist2_4_m_nobits_V_empty_n;
output   hist2_4_m_nobits_V_read;
input   hist2_5_m_nobits_V_empty_n;
output   hist2_5_m_nobits_V_read;
input   hist2_6_m_nobits_V_empty_n;
output   hist2_6_m_nobits_V_read;
input   hist2_7_m_nobits_V_empty_n;
output   hist2_7_m_nobits_V_read;
input   hist2_0_m_bins_0_V_empty_n;
output   hist2_0_m_bins_0_V_read;
input   hist2_0_m_bins_1_V_empty_n;
output   hist2_0_m_bins_1_V_read;
input   hist2_1_m_bins_0_V_empty_n;
output   hist2_1_m_bins_0_V_read;
input   hist2_1_m_bins_1_V_empty_n;
output   hist2_1_m_bins_1_V_read;
input   hist2_2_m_bins_0_V_empty_n;
output   hist2_2_m_bins_0_V_read;
input   hist2_2_m_bins_1_V_empty_n;
output   hist2_2_m_bins_1_V_read;
input   hist2_3_m_bins_0_V_empty_n;
output   hist2_3_m_bins_0_V_read;
input   hist2_3_m_bins_1_V_empty_n;
output   hist2_3_m_bins_1_V_read;
input   hist2_4_m_bins_0_V_empty_n;
output   hist2_4_m_bins_0_V_read;
input   hist2_4_m_bins_1_V_empty_n;
output   hist2_4_m_bins_1_V_read;
input   hist2_5_m_bins_0_V_empty_n;
output   hist2_5_m_bins_0_V_read;
input   hist2_5_m_bins_1_V_empty_n;
output   hist2_5_m_bins_1_V_read;
input   hist2_6_m_bins_0_V_empty_n;
output   hist2_6_m_bins_0_V_read;
input   hist2_6_m_bins_1_V_empty_n;
output   hist2_6_m_bins_1_V_read;
input   hist2_7_m_bins_0_V_empty_n;
output   hist2_7_m_bins_0_V_read;
input   hist2_7_m_bins_1_V_empty_n;
output   hist2_7_m_bins_1_V_read;
input   hist3_0_m_omask_V_empty_n;
output   hist3_0_m_omask_V_read;
input   hist3_1_m_omask_V_empty_n;
output   hist3_1_m_omask_V_read;
input   hist3_2_m_omask_V_empty_n;
output   hist3_2_m_omask_V_read;
input   hist3_3_m_omask_V_empty_n;
output   hist3_3_m_omask_V_read;
input   hist3_4_m_omask_V_empty_n;
output   hist3_4_m_omask_V_read;
input   hist3_5_m_omask_V_empty_n;
output   hist3_5_m_omask_V_read;
input   hist3_6_m_omask_V_empty_n;
output   hist3_6_m_omask_V_read;
input   hist3_7_m_omask_V_empty_n;
output   hist3_7_m_omask_V_read;
input   hist3_0_m_maxcnt_V_empty_n;
output   hist3_0_m_maxcnt_V_read;
input   hist3_1_m_maxcnt_V_empty_n;
output   hist3_1_m_maxcnt_V_read;
input   hist3_2_m_maxcnt_V_empty_n;
output   hist3_2_m_maxcnt_V_read;
input   hist3_3_m_maxcnt_V_empty_n;
output   hist3_3_m_maxcnt_V_read;
input   hist3_4_m_maxcnt_V_empty_n;
output   hist3_4_m_maxcnt_V_read;
input   hist3_5_m_maxcnt_V_empty_n;
output   hist3_5_m_maxcnt_V_read;
input   hist3_6_m_maxcnt_V_empty_n;
output   hist3_6_m_maxcnt_V_read;
input   hist3_7_m_maxcnt_V_empty_n;
output   hist3_7_m_maxcnt_V_read;
input   hist3_0_m_nobits_V_empty_n;
output   hist3_0_m_nobits_V_read;
input   hist3_1_m_nobits_V_empty_n;
output   hist3_1_m_nobits_V_read;
input   hist3_2_m_nobits_V_empty_n;
output   hist3_2_m_nobits_V_read;
input   hist3_3_m_nobits_V_empty_n;
output   hist3_3_m_nobits_V_read;
input   hist3_4_m_nobits_V_empty_n;
output   hist3_4_m_nobits_V_read;
input   hist3_5_m_nobits_V_empty_n;
output   hist3_5_m_nobits_V_read;
input   hist3_6_m_nobits_V_empty_n;
output   hist3_6_m_nobits_V_read;
input   hist3_7_m_nobits_V_empty_n;
output   hist3_7_m_nobits_V_read;
input   hist3_0_m_bins_0_V_empty_n;
output   hist3_0_m_bins_0_V_read;
input   hist3_0_m_bins_1_V_empty_n;
output   hist3_0_m_bins_1_V_read;
input   hist3_1_m_bins_0_V_empty_n;
output   hist3_1_m_bins_0_V_read;
input   hist3_1_m_bins_1_V_empty_n;
output   hist3_1_m_bins_1_V_read;
input   hist3_2_m_bins_0_V_empty_n;
output   hist3_2_m_bins_0_V_read;
input   hist3_2_m_bins_1_V_empty_n;
output   hist3_2_m_bins_1_V_read;
input   hist3_3_m_bins_0_V_empty_n;
output   hist3_3_m_bins_0_V_read;
input   hist3_3_m_bins_1_V_empty_n;
output   hist3_3_m_bins_1_V_read;
input   hist3_4_m_bins_0_V_empty_n;
output   hist3_4_m_bins_0_V_read;
input   hist3_4_m_bins_1_V_empty_n;
output   hist3_4_m_bins_1_V_read;
input   hist3_5_m_bins_0_V_empty_n;
output   hist3_5_m_bins_0_V_read;
input   hist3_5_m_bins_1_V_empty_n;
output   hist3_5_m_bins_1_V_read;
input   hist3_6_m_bins_0_V_empty_n;
output   hist3_6_m_bins_0_V_read;
input   hist3_6_m_bins_1_V_empty_n;
output   hist3_6_m_bins_1_V_read;
input   hist3_7_m_bins_0_V_empty_n;
output   hist3_7_m_bins_0_V_read;
input   hist3_7_m_bins_1_V_empty_n;
output   hist3_7_m_bins_1_V_read;
input   adcs0_0_V_empty_n;
output   adcs0_0_V_read;
input   adcs0_1_V_empty_n;
output   adcs0_1_V_read;
input   adcs0_2_V_empty_n;
output   adcs0_2_V_read;
input   adcs0_3_V_empty_n;
output   adcs0_3_V_read;
input   adcs1_0_V_empty_n;
output   adcs1_0_V_read;
input   adcs1_1_V_empty_n;
output   adcs1_1_V_read;
input   adcs1_2_V_empty_n;
output   adcs1_2_V_read;
input   adcs1_3_V_empty_n;
output   adcs1_3_V_read;
input   adcs2_0_V_empty_n;
output   adcs2_0_V_read;
input   adcs2_1_V_empty_n;
output   adcs2_1_V_read;
input   adcs2_2_V_empty_n;
output   adcs2_2_V_read;
input   adcs2_3_V_empty_n;
output   adcs2_3_V_read;
input   adcs3_0_V_empty_n;
output   adcs3_0_V_read;
input   adcs3_1_V_empty_n;
output   adcs3_1_V_read;
input   adcs3_2_V_empty_n;
output   adcs3_2_V_read;
input   adcs3_3_V_empty_n;
output   adcs3_3_V_read;
output   mAxis_TVALID;
input   mAxis_TREADY;
output   ap_done;
input   ap_start;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    write_adcs4_entry220_U0_ap_start;
wire    write_adcs4_entry220_U0_ap_done;
wire    write_adcs4_entry220_U0_ap_continue;
wire    write_adcs4_entry220_U0_ap_idle;
wire    write_adcs4_entry220_U0_ap_ready;
wire   [4:0] write_adcs4_entry220_U0_adcs0_V_offset_c_din;
wire    write_adcs4_entry220_U0_adcs0_V_offset_c_write;
wire   [6:0] write_adcs4_entry220_U0_ichan_c_din;
wire    write_adcs4_entry220_U0_ichan_c_write;
wire   [63:0] write_adcs4_entry220_U0_bAxis_m_cur_read_out_din;
wire    write_adcs4_entry220_U0_bAxis_m_cur_read_out_write;
wire   [31:0] write_adcs4_entry220_U0_bAxis_m_idx_read_out_din;
wire    write_adcs4_entry220_U0_bAxis_m_idx_read_out_write;
wire   [63:0] encode4_U0_etx_0_ha_m_ccur;
wire   [63:0] encode4_U0_etx_1_ha_m_ccur;
wire   [63:0] encode4_U0_etx_2_ha_m_ccur;
wire   [63:0] encode4_U0_etx_3_ha_m_ccur;
wire   [31:0] encode4_U0_etx_0_ha_m_cidx;
wire   [31:0] encode4_U0_etx_1_ha_m_cidx;
wire   [31:0] encode4_U0_etx_2_ha_m_cidx;
wire   [31:0] encode4_U0_etx_3_ha_m_cidx;
wire   [63:0] encode4_U0_etx_0_ha_m_buf_din;
wire    encode4_U0_etx_0_ha_m_buf_write;
wire   [63:0] encode4_U0_etx_1_ha_m_buf_din;
wire    encode4_U0_etx_1_ha_m_buf_write;
wire   [63:0] encode4_U0_etx_2_ha_m_buf_din;
wire    encode4_U0_etx_2_ha_m_buf_write;
wire   [63:0] encode4_U0_etx_3_ha_m_buf_din;
wire    encode4_U0_etx_3_ha_m_buf_write;
wire   [63:0] encode4_U0_etx_0_ba_m_ccur;
wire   [63:0] encode4_U0_etx_1_ba_m_ccur;
wire   [63:0] encode4_U0_etx_2_ba_m_ccur;
wire   [63:0] encode4_U0_etx_3_ba_m_ccur;
wire   [31:0] encode4_U0_etx_0_ba_m_cidx;
wire   [31:0] encode4_U0_etx_1_ba_m_cidx;
wire   [31:0] encode4_U0_etx_2_ba_m_cidx;
wire   [31:0] encode4_U0_etx_3_ba_m_cidx;
wire   [63:0] encode4_U0_etx_0_ba_m_buf_din;
wire    encode4_U0_etx_0_ba_m_buf_write;
wire   [63:0] encode4_U0_etx_1_ba_m_buf_din;
wire    encode4_U0_etx_1_ba_m_buf_write;
wire   [63:0] encode4_U0_etx_2_ba_m_buf_din;
wire    encode4_U0_etx_2_ba_m_buf_write;
wire   [63:0] encode4_U0_etx_3_ba_m_buf_din;
wire    encode4_U0_etx_3_ba_m_buf_write;
wire   [1:0] encode4_U0_hists0_0_m_omask_V_address0;
wire    encode4_U0_hists0_0_m_omask_V_ce0;
wire   [31:0] encode4_U0_hists0_0_m_omask_V_d0;
wire    encode4_U0_hists0_0_m_omask_V_we0;
wire   [1:0] encode4_U0_hists0_0_m_omask_V_address1;
wire    encode4_U0_hists0_0_m_omask_V_ce1;
wire   [31:0] encode4_U0_hists0_0_m_omask_V_d1;
wire    encode4_U0_hists0_0_m_omask_V_we1;
wire   [1:0] encode4_U0_hists0_1_m_omask_V_address0;
wire    encode4_U0_hists0_1_m_omask_V_ce0;
wire   [31:0] encode4_U0_hists0_1_m_omask_V_d0;
wire    encode4_U0_hists0_1_m_omask_V_we0;
wire   [1:0] encode4_U0_hists0_1_m_omask_V_address1;
wire    encode4_U0_hists0_1_m_omask_V_ce1;
wire   [31:0] encode4_U0_hists0_1_m_omask_V_d1;
wire    encode4_U0_hists0_1_m_omask_V_we1;
wire   [1:0] encode4_U0_hists0_2_m_omask_V_address0;
wire    encode4_U0_hists0_2_m_omask_V_ce0;
wire   [31:0] encode4_U0_hists0_2_m_omask_V_d0;
wire    encode4_U0_hists0_2_m_omask_V_we0;
wire   [1:0] encode4_U0_hists0_2_m_omask_V_address1;
wire    encode4_U0_hists0_2_m_omask_V_ce1;
wire   [31:0] encode4_U0_hists0_2_m_omask_V_d1;
wire    encode4_U0_hists0_2_m_omask_V_we1;
wire   [1:0] encode4_U0_hists0_3_m_omask_V_address0;
wire    encode4_U0_hists0_3_m_omask_V_ce0;
wire   [31:0] encode4_U0_hists0_3_m_omask_V_d0;
wire    encode4_U0_hists0_3_m_omask_V_we0;
wire   [1:0] encode4_U0_hists0_3_m_omask_V_address1;
wire    encode4_U0_hists0_3_m_omask_V_ce1;
wire   [31:0] encode4_U0_hists0_3_m_omask_V_d1;
wire    encode4_U0_hists0_3_m_omask_V_we1;
wire   [1:0] encode4_U0_hists0_4_m_omask_V_address0;
wire    encode4_U0_hists0_4_m_omask_V_ce0;
wire   [31:0] encode4_U0_hists0_4_m_omask_V_d0;
wire    encode4_U0_hists0_4_m_omask_V_we0;
wire   [1:0] encode4_U0_hists0_4_m_omask_V_address1;
wire    encode4_U0_hists0_4_m_omask_V_ce1;
wire   [31:0] encode4_U0_hists0_4_m_omask_V_d1;
wire    encode4_U0_hists0_4_m_omask_V_we1;
wire   [1:0] encode4_U0_hists0_5_m_omask_V_address0;
wire    encode4_U0_hists0_5_m_omask_V_ce0;
wire   [31:0] encode4_U0_hists0_5_m_omask_V_d0;
wire    encode4_U0_hists0_5_m_omask_V_we0;
wire   [1:0] encode4_U0_hists0_5_m_omask_V_address1;
wire    encode4_U0_hists0_5_m_omask_V_ce1;
wire   [31:0] encode4_U0_hists0_5_m_omask_V_d1;
wire    encode4_U0_hists0_5_m_omask_V_we1;
wire   [1:0] encode4_U0_hists0_6_m_omask_V_address0;
wire    encode4_U0_hists0_6_m_omask_V_ce0;
wire   [31:0] encode4_U0_hists0_6_m_omask_V_d0;
wire    encode4_U0_hists0_6_m_omask_V_we0;
wire   [1:0] encode4_U0_hists0_6_m_omask_V_address1;
wire    encode4_U0_hists0_6_m_omask_V_ce1;
wire   [31:0] encode4_U0_hists0_6_m_omask_V_d1;
wire    encode4_U0_hists0_6_m_omask_V_we1;
wire   [1:0] encode4_U0_hists0_7_m_omask_V_address0;
wire    encode4_U0_hists0_7_m_omask_V_ce0;
wire   [31:0] encode4_U0_hists0_7_m_omask_V_d0;
wire    encode4_U0_hists0_7_m_omask_V_we0;
wire   [1:0] encode4_U0_hists0_7_m_omask_V_address1;
wire    encode4_U0_hists0_7_m_omask_V_ce1;
wire   [31:0] encode4_U0_hists0_7_m_omask_V_d1;
wire    encode4_U0_hists0_7_m_omask_V_we1;
wire    encode4_U0_hists0_m_omask_V_offset_read;
wire   [1:0] encode4_U0_hists0_0_m_maxcnt_V_address0;
wire    encode4_U0_hists0_0_m_maxcnt_V_ce0;
wire   [9:0] encode4_U0_hists0_0_m_maxcnt_V_d0;
wire    encode4_U0_hists0_0_m_maxcnt_V_we0;
wire   [1:0] encode4_U0_hists0_0_m_maxcnt_V_address1;
wire    encode4_U0_hists0_0_m_maxcnt_V_ce1;
wire   [9:0] encode4_U0_hists0_0_m_maxcnt_V_d1;
wire    encode4_U0_hists0_0_m_maxcnt_V_we1;
wire   [1:0] encode4_U0_hists0_1_m_maxcnt_V_address0;
wire    encode4_U0_hists0_1_m_maxcnt_V_ce0;
wire   [9:0] encode4_U0_hists0_1_m_maxcnt_V_d0;
wire    encode4_U0_hists0_1_m_maxcnt_V_we0;
wire   [1:0] encode4_U0_hists0_1_m_maxcnt_V_address1;
wire    encode4_U0_hists0_1_m_maxcnt_V_ce1;
wire   [9:0] encode4_U0_hists0_1_m_maxcnt_V_d1;
wire    encode4_U0_hists0_1_m_maxcnt_V_we1;
wire   [1:0] encode4_U0_hists0_2_m_maxcnt_V_address0;
wire    encode4_U0_hists0_2_m_maxcnt_V_ce0;
wire   [9:0] encode4_U0_hists0_2_m_maxcnt_V_d0;
wire    encode4_U0_hists0_2_m_maxcnt_V_we0;
wire   [1:0] encode4_U0_hists0_2_m_maxcnt_V_address1;
wire    encode4_U0_hists0_2_m_maxcnt_V_ce1;
wire   [9:0] encode4_U0_hists0_2_m_maxcnt_V_d1;
wire    encode4_U0_hists0_2_m_maxcnt_V_we1;
wire   [1:0] encode4_U0_hists0_3_m_maxcnt_V_address0;
wire    encode4_U0_hists0_3_m_maxcnt_V_ce0;
wire   [9:0] encode4_U0_hists0_3_m_maxcnt_V_d0;
wire    encode4_U0_hists0_3_m_maxcnt_V_we0;
wire   [1:0] encode4_U0_hists0_3_m_maxcnt_V_address1;
wire    encode4_U0_hists0_3_m_maxcnt_V_ce1;
wire   [9:0] encode4_U0_hists0_3_m_maxcnt_V_d1;
wire    encode4_U0_hists0_3_m_maxcnt_V_we1;
wire   [1:0] encode4_U0_hists0_4_m_maxcnt_V_address0;
wire    encode4_U0_hists0_4_m_maxcnt_V_ce0;
wire   [9:0] encode4_U0_hists0_4_m_maxcnt_V_d0;
wire    encode4_U0_hists0_4_m_maxcnt_V_we0;
wire   [1:0] encode4_U0_hists0_4_m_maxcnt_V_address1;
wire    encode4_U0_hists0_4_m_maxcnt_V_ce1;
wire   [9:0] encode4_U0_hists0_4_m_maxcnt_V_d1;
wire    encode4_U0_hists0_4_m_maxcnt_V_we1;
wire   [1:0] encode4_U0_hists0_5_m_maxcnt_V_address0;
wire    encode4_U0_hists0_5_m_maxcnt_V_ce0;
wire   [9:0] encode4_U0_hists0_5_m_maxcnt_V_d0;
wire    encode4_U0_hists0_5_m_maxcnt_V_we0;
wire   [1:0] encode4_U0_hists0_5_m_maxcnt_V_address1;
wire    encode4_U0_hists0_5_m_maxcnt_V_ce1;
wire   [9:0] encode4_U0_hists0_5_m_maxcnt_V_d1;
wire    encode4_U0_hists0_5_m_maxcnt_V_we1;
wire   [1:0] encode4_U0_hists0_6_m_maxcnt_V_address0;
wire    encode4_U0_hists0_6_m_maxcnt_V_ce0;
wire   [9:0] encode4_U0_hists0_6_m_maxcnt_V_d0;
wire    encode4_U0_hists0_6_m_maxcnt_V_we0;
wire   [1:0] encode4_U0_hists0_6_m_maxcnt_V_address1;
wire    encode4_U0_hists0_6_m_maxcnt_V_ce1;
wire   [9:0] encode4_U0_hists0_6_m_maxcnt_V_d1;
wire    encode4_U0_hists0_6_m_maxcnt_V_we1;
wire   [1:0] encode4_U0_hists0_7_m_maxcnt_V_address0;
wire    encode4_U0_hists0_7_m_maxcnt_V_ce0;
wire   [9:0] encode4_U0_hists0_7_m_maxcnt_V_d0;
wire    encode4_U0_hists0_7_m_maxcnt_V_we0;
wire   [1:0] encode4_U0_hists0_7_m_maxcnt_V_address1;
wire    encode4_U0_hists0_7_m_maxcnt_V_ce1;
wire   [9:0] encode4_U0_hists0_7_m_maxcnt_V_d1;
wire    encode4_U0_hists0_7_m_maxcnt_V_we1;
wire   [1:0] encode4_U0_hists0_0_m_nobits_V_address0;
wire    encode4_U0_hists0_0_m_nobits_V_ce0;
wire   [3:0] encode4_U0_hists0_0_m_nobits_V_d0;
wire    encode4_U0_hists0_0_m_nobits_V_we0;
wire   [1:0] encode4_U0_hists0_0_m_nobits_V_address1;
wire    encode4_U0_hists0_0_m_nobits_V_ce1;
wire   [3:0] encode4_U0_hists0_0_m_nobits_V_d1;
wire    encode4_U0_hists0_0_m_nobits_V_we1;
wire   [1:0] encode4_U0_hists0_1_m_nobits_V_address0;
wire    encode4_U0_hists0_1_m_nobits_V_ce0;
wire   [3:0] encode4_U0_hists0_1_m_nobits_V_d0;
wire    encode4_U0_hists0_1_m_nobits_V_we0;
wire   [1:0] encode4_U0_hists0_1_m_nobits_V_address1;
wire    encode4_U0_hists0_1_m_nobits_V_ce1;
wire   [3:0] encode4_U0_hists0_1_m_nobits_V_d1;
wire    encode4_U0_hists0_1_m_nobits_V_we1;
wire   [1:0] encode4_U0_hists0_2_m_nobits_V_address0;
wire    encode4_U0_hists0_2_m_nobits_V_ce0;
wire   [3:0] encode4_U0_hists0_2_m_nobits_V_d0;
wire    encode4_U0_hists0_2_m_nobits_V_we0;
wire   [1:0] encode4_U0_hists0_2_m_nobits_V_address1;
wire    encode4_U0_hists0_2_m_nobits_V_ce1;
wire   [3:0] encode4_U0_hists0_2_m_nobits_V_d1;
wire    encode4_U0_hists0_2_m_nobits_V_we1;
wire   [1:0] encode4_U0_hists0_3_m_nobits_V_address0;
wire    encode4_U0_hists0_3_m_nobits_V_ce0;
wire   [3:0] encode4_U0_hists0_3_m_nobits_V_d0;
wire    encode4_U0_hists0_3_m_nobits_V_we0;
wire   [1:0] encode4_U0_hists0_3_m_nobits_V_address1;
wire    encode4_U0_hists0_3_m_nobits_V_ce1;
wire   [3:0] encode4_U0_hists0_3_m_nobits_V_d1;
wire    encode4_U0_hists0_3_m_nobits_V_we1;
wire   [1:0] encode4_U0_hists0_4_m_nobits_V_address0;
wire    encode4_U0_hists0_4_m_nobits_V_ce0;
wire   [3:0] encode4_U0_hists0_4_m_nobits_V_d0;
wire    encode4_U0_hists0_4_m_nobits_V_we0;
wire   [1:0] encode4_U0_hists0_4_m_nobits_V_address1;
wire    encode4_U0_hists0_4_m_nobits_V_ce1;
wire   [3:0] encode4_U0_hists0_4_m_nobits_V_d1;
wire    encode4_U0_hists0_4_m_nobits_V_we1;
wire   [1:0] encode4_U0_hists0_5_m_nobits_V_address0;
wire    encode4_U0_hists0_5_m_nobits_V_ce0;
wire   [3:0] encode4_U0_hists0_5_m_nobits_V_d0;
wire    encode4_U0_hists0_5_m_nobits_V_we0;
wire   [1:0] encode4_U0_hists0_5_m_nobits_V_address1;
wire    encode4_U0_hists0_5_m_nobits_V_ce1;
wire   [3:0] encode4_U0_hists0_5_m_nobits_V_d1;
wire    encode4_U0_hists0_5_m_nobits_V_we1;
wire   [1:0] encode4_U0_hists0_6_m_nobits_V_address0;
wire    encode4_U0_hists0_6_m_nobits_V_ce0;
wire   [3:0] encode4_U0_hists0_6_m_nobits_V_d0;
wire    encode4_U0_hists0_6_m_nobits_V_we0;
wire   [1:0] encode4_U0_hists0_6_m_nobits_V_address1;
wire    encode4_U0_hists0_6_m_nobits_V_ce1;
wire   [3:0] encode4_U0_hists0_6_m_nobits_V_d1;
wire    encode4_U0_hists0_6_m_nobits_V_we1;
wire   [1:0] encode4_U0_hists0_7_m_nobits_V_address0;
wire    encode4_U0_hists0_7_m_nobits_V_ce0;
wire   [3:0] encode4_U0_hists0_7_m_nobits_V_d0;
wire    encode4_U0_hists0_7_m_nobits_V_we0;
wire   [1:0] encode4_U0_hists0_7_m_nobits_V_address1;
wire    encode4_U0_hists0_7_m_nobits_V_ce1;
wire   [3:0] encode4_U0_hists0_7_m_nobits_V_d1;
wire    encode4_U0_hists0_7_m_nobits_V_we1;
wire   [6:0] encode4_U0_hists0_0_m_bins_0_s_address0;
wire    encode4_U0_hists0_0_m_bins_0_s_ce0;
wire   [9:0] encode4_U0_hists0_0_m_bins_0_s_d0;
wire    encode4_U0_hists0_0_m_bins_0_s_we0;
wire   [6:0] encode4_U0_hists0_0_m_bins_0_s_address1;
wire    encode4_U0_hists0_0_m_bins_0_s_ce1;
wire   [9:0] encode4_U0_hists0_0_m_bins_0_s_d1;
wire    encode4_U0_hists0_0_m_bins_0_s_we1;
wire   [5:0] encode4_U0_hists0_0_m_bins_1_s_address0;
wire    encode4_U0_hists0_0_m_bins_1_s_ce0;
wire   [9:0] encode4_U0_hists0_0_m_bins_1_s_d0;
wire    encode4_U0_hists0_0_m_bins_1_s_we0;
wire   [5:0] encode4_U0_hists0_0_m_bins_1_s_address1;
wire    encode4_U0_hists0_0_m_bins_1_s_ce1;
wire   [9:0] encode4_U0_hists0_0_m_bins_1_s_d1;
wire    encode4_U0_hists0_0_m_bins_1_s_we1;
wire   [6:0] encode4_U0_hists0_1_m_bins_0_s_address0;
wire    encode4_U0_hists0_1_m_bins_0_s_ce0;
wire   [9:0] encode4_U0_hists0_1_m_bins_0_s_d0;
wire    encode4_U0_hists0_1_m_bins_0_s_we0;
wire   [6:0] encode4_U0_hists0_1_m_bins_0_s_address1;
wire    encode4_U0_hists0_1_m_bins_0_s_ce1;
wire   [9:0] encode4_U0_hists0_1_m_bins_0_s_d1;
wire    encode4_U0_hists0_1_m_bins_0_s_we1;
wire   [5:0] encode4_U0_hists0_1_m_bins_1_s_address0;
wire    encode4_U0_hists0_1_m_bins_1_s_ce0;
wire   [9:0] encode4_U0_hists0_1_m_bins_1_s_d0;
wire    encode4_U0_hists0_1_m_bins_1_s_we0;
wire   [5:0] encode4_U0_hists0_1_m_bins_1_s_address1;
wire    encode4_U0_hists0_1_m_bins_1_s_ce1;
wire   [9:0] encode4_U0_hists0_1_m_bins_1_s_d1;
wire    encode4_U0_hists0_1_m_bins_1_s_we1;
wire   [6:0] encode4_U0_hists0_2_m_bins_0_s_address0;
wire    encode4_U0_hists0_2_m_bins_0_s_ce0;
wire   [9:0] encode4_U0_hists0_2_m_bins_0_s_d0;
wire    encode4_U0_hists0_2_m_bins_0_s_we0;
wire   [6:0] encode4_U0_hists0_2_m_bins_0_s_address1;
wire    encode4_U0_hists0_2_m_bins_0_s_ce1;
wire   [9:0] encode4_U0_hists0_2_m_bins_0_s_d1;
wire    encode4_U0_hists0_2_m_bins_0_s_we1;
wire   [5:0] encode4_U0_hists0_2_m_bins_1_s_address0;
wire    encode4_U0_hists0_2_m_bins_1_s_ce0;
wire   [9:0] encode4_U0_hists0_2_m_bins_1_s_d0;
wire    encode4_U0_hists0_2_m_bins_1_s_we0;
wire   [5:0] encode4_U0_hists0_2_m_bins_1_s_address1;
wire    encode4_U0_hists0_2_m_bins_1_s_ce1;
wire   [9:0] encode4_U0_hists0_2_m_bins_1_s_d1;
wire    encode4_U0_hists0_2_m_bins_1_s_we1;
wire   [6:0] encode4_U0_hists0_3_m_bins_0_s_address0;
wire    encode4_U0_hists0_3_m_bins_0_s_ce0;
wire   [9:0] encode4_U0_hists0_3_m_bins_0_s_d0;
wire    encode4_U0_hists0_3_m_bins_0_s_we0;
wire   [6:0] encode4_U0_hists0_3_m_bins_0_s_address1;
wire    encode4_U0_hists0_3_m_bins_0_s_ce1;
wire   [9:0] encode4_U0_hists0_3_m_bins_0_s_d1;
wire    encode4_U0_hists0_3_m_bins_0_s_we1;
wire   [5:0] encode4_U0_hists0_3_m_bins_1_s_address0;
wire    encode4_U0_hists0_3_m_bins_1_s_ce0;
wire   [9:0] encode4_U0_hists0_3_m_bins_1_s_d0;
wire    encode4_U0_hists0_3_m_bins_1_s_we0;
wire   [5:0] encode4_U0_hists0_3_m_bins_1_s_address1;
wire    encode4_U0_hists0_3_m_bins_1_s_ce1;
wire   [9:0] encode4_U0_hists0_3_m_bins_1_s_d1;
wire    encode4_U0_hists0_3_m_bins_1_s_we1;
wire   [6:0] encode4_U0_hists0_4_m_bins_0_s_address0;
wire    encode4_U0_hists0_4_m_bins_0_s_ce0;
wire   [9:0] encode4_U0_hists0_4_m_bins_0_s_d0;
wire    encode4_U0_hists0_4_m_bins_0_s_we0;
wire   [6:0] encode4_U0_hists0_4_m_bins_0_s_address1;
wire    encode4_U0_hists0_4_m_bins_0_s_ce1;
wire   [9:0] encode4_U0_hists0_4_m_bins_0_s_d1;
wire    encode4_U0_hists0_4_m_bins_0_s_we1;
wire   [5:0] encode4_U0_hists0_4_m_bins_1_s_address0;
wire    encode4_U0_hists0_4_m_bins_1_s_ce0;
wire   [9:0] encode4_U0_hists0_4_m_bins_1_s_d0;
wire    encode4_U0_hists0_4_m_bins_1_s_we0;
wire   [5:0] encode4_U0_hists0_4_m_bins_1_s_address1;
wire    encode4_U0_hists0_4_m_bins_1_s_ce1;
wire   [9:0] encode4_U0_hists0_4_m_bins_1_s_d1;
wire    encode4_U0_hists0_4_m_bins_1_s_we1;
wire   [6:0] encode4_U0_hists0_5_m_bins_0_s_address0;
wire    encode4_U0_hists0_5_m_bins_0_s_ce0;
wire   [9:0] encode4_U0_hists0_5_m_bins_0_s_d0;
wire    encode4_U0_hists0_5_m_bins_0_s_we0;
wire   [6:0] encode4_U0_hists0_5_m_bins_0_s_address1;
wire    encode4_U0_hists0_5_m_bins_0_s_ce1;
wire   [9:0] encode4_U0_hists0_5_m_bins_0_s_d1;
wire    encode4_U0_hists0_5_m_bins_0_s_we1;
wire   [5:0] encode4_U0_hists0_5_m_bins_1_s_address0;
wire    encode4_U0_hists0_5_m_bins_1_s_ce0;
wire   [9:0] encode4_U0_hists0_5_m_bins_1_s_d0;
wire    encode4_U0_hists0_5_m_bins_1_s_we0;
wire   [5:0] encode4_U0_hists0_5_m_bins_1_s_address1;
wire    encode4_U0_hists0_5_m_bins_1_s_ce1;
wire   [9:0] encode4_U0_hists0_5_m_bins_1_s_d1;
wire    encode4_U0_hists0_5_m_bins_1_s_we1;
wire   [6:0] encode4_U0_hists0_6_m_bins_0_s_address0;
wire    encode4_U0_hists0_6_m_bins_0_s_ce0;
wire   [9:0] encode4_U0_hists0_6_m_bins_0_s_d0;
wire    encode4_U0_hists0_6_m_bins_0_s_we0;
wire   [6:0] encode4_U0_hists0_6_m_bins_0_s_address1;
wire    encode4_U0_hists0_6_m_bins_0_s_ce1;
wire   [9:0] encode4_U0_hists0_6_m_bins_0_s_d1;
wire    encode4_U0_hists0_6_m_bins_0_s_we1;
wire   [5:0] encode4_U0_hists0_6_m_bins_1_s_address0;
wire    encode4_U0_hists0_6_m_bins_1_s_ce0;
wire   [9:0] encode4_U0_hists0_6_m_bins_1_s_d0;
wire    encode4_U0_hists0_6_m_bins_1_s_we0;
wire   [5:0] encode4_U0_hists0_6_m_bins_1_s_address1;
wire    encode4_U0_hists0_6_m_bins_1_s_ce1;
wire   [9:0] encode4_U0_hists0_6_m_bins_1_s_d1;
wire    encode4_U0_hists0_6_m_bins_1_s_we1;
wire   [6:0] encode4_U0_hists0_7_m_bins_0_s_address0;
wire    encode4_U0_hists0_7_m_bins_0_s_ce0;
wire   [9:0] encode4_U0_hists0_7_m_bins_0_s_d0;
wire    encode4_U0_hists0_7_m_bins_0_s_we0;
wire   [6:0] encode4_U0_hists0_7_m_bins_0_s_address1;
wire    encode4_U0_hists0_7_m_bins_0_s_ce1;
wire   [9:0] encode4_U0_hists0_7_m_bins_0_s_d1;
wire    encode4_U0_hists0_7_m_bins_0_s_we1;
wire   [5:0] encode4_U0_hists0_7_m_bins_1_s_address0;
wire    encode4_U0_hists0_7_m_bins_1_s_ce0;
wire   [9:0] encode4_U0_hists0_7_m_bins_1_s_d0;
wire    encode4_U0_hists0_7_m_bins_1_s_we0;
wire   [5:0] encode4_U0_hists0_7_m_bins_1_s_address1;
wire    encode4_U0_hists0_7_m_bins_1_s_ce1;
wire   [9:0] encode4_U0_hists0_7_m_bins_1_s_d1;
wire    encode4_U0_hists0_7_m_bins_1_s_we1;
wire   [1:0] encode4_U0_hists1_0_m_omask_V_address0;
wire    encode4_U0_hists1_0_m_omask_V_ce0;
wire   [31:0] encode4_U0_hists1_0_m_omask_V_d0;
wire    encode4_U0_hists1_0_m_omask_V_we0;
wire   [1:0] encode4_U0_hists1_0_m_omask_V_address1;
wire    encode4_U0_hists1_0_m_omask_V_ce1;
wire   [31:0] encode4_U0_hists1_0_m_omask_V_d1;
wire    encode4_U0_hists1_0_m_omask_V_we1;
wire   [1:0] encode4_U0_hists1_1_m_omask_V_address0;
wire    encode4_U0_hists1_1_m_omask_V_ce0;
wire   [31:0] encode4_U0_hists1_1_m_omask_V_d0;
wire    encode4_U0_hists1_1_m_omask_V_we0;
wire   [1:0] encode4_U0_hists1_1_m_omask_V_address1;
wire    encode4_U0_hists1_1_m_omask_V_ce1;
wire   [31:0] encode4_U0_hists1_1_m_omask_V_d1;
wire    encode4_U0_hists1_1_m_omask_V_we1;
wire   [1:0] encode4_U0_hists1_2_m_omask_V_address0;
wire    encode4_U0_hists1_2_m_omask_V_ce0;
wire   [31:0] encode4_U0_hists1_2_m_omask_V_d0;
wire    encode4_U0_hists1_2_m_omask_V_we0;
wire   [1:0] encode4_U0_hists1_2_m_omask_V_address1;
wire    encode4_U0_hists1_2_m_omask_V_ce1;
wire   [31:0] encode4_U0_hists1_2_m_omask_V_d1;
wire    encode4_U0_hists1_2_m_omask_V_we1;
wire   [1:0] encode4_U0_hists1_3_m_omask_V_address0;
wire    encode4_U0_hists1_3_m_omask_V_ce0;
wire   [31:0] encode4_U0_hists1_3_m_omask_V_d0;
wire    encode4_U0_hists1_3_m_omask_V_we0;
wire   [1:0] encode4_U0_hists1_3_m_omask_V_address1;
wire    encode4_U0_hists1_3_m_omask_V_ce1;
wire   [31:0] encode4_U0_hists1_3_m_omask_V_d1;
wire    encode4_U0_hists1_3_m_omask_V_we1;
wire   [1:0] encode4_U0_hists1_4_m_omask_V_address0;
wire    encode4_U0_hists1_4_m_omask_V_ce0;
wire   [31:0] encode4_U0_hists1_4_m_omask_V_d0;
wire    encode4_U0_hists1_4_m_omask_V_we0;
wire   [1:0] encode4_U0_hists1_4_m_omask_V_address1;
wire    encode4_U0_hists1_4_m_omask_V_ce1;
wire   [31:0] encode4_U0_hists1_4_m_omask_V_d1;
wire    encode4_U0_hists1_4_m_omask_V_we1;
wire   [1:0] encode4_U0_hists1_5_m_omask_V_address0;
wire    encode4_U0_hists1_5_m_omask_V_ce0;
wire   [31:0] encode4_U0_hists1_5_m_omask_V_d0;
wire    encode4_U0_hists1_5_m_omask_V_we0;
wire   [1:0] encode4_U0_hists1_5_m_omask_V_address1;
wire    encode4_U0_hists1_5_m_omask_V_ce1;
wire   [31:0] encode4_U0_hists1_5_m_omask_V_d1;
wire    encode4_U0_hists1_5_m_omask_V_we1;
wire   [1:0] encode4_U0_hists1_6_m_omask_V_address0;
wire    encode4_U0_hists1_6_m_omask_V_ce0;
wire   [31:0] encode4_U0_hists1_6_m_omask_V_d0;
wire    encode4_U0_hists1_6_m_omask_V_we0;
wire   [1:0] encode4_U0_hists1_6_m_omask_V_address1;
wire    encode4_U0_hists1_6_m_omask_V_ce1;
wire   [31:0] encode4_U0_hists1_6_m_omask_V_d1;
wire    encode4_U0_hists1_6_m_omask_V_we1;
wire   [1:0] encode4_U0_hists1_7_m_omask_V_address0;
wire    encode4_U0_hists1_7_m_omask_V_ce0;
wire   [31:0] encode4_U0_hists1_7_m_omask_V_d0;
wire    encode4_U0_hists1_7_m_omask_V_we0;
wire   [1:0] encode4_U0_hists1_7_m_omask_V_address1;
wire    encode4_U0_hists1_7_m_omask_V_ce1;
wire   [31:0] encode4_U0_hists1_7_m_omask_V_d1;
wire    encode4_U0_hists1_7_m_omask_V_we1;
wire   [1:0] encode4_U0_hists1_0_m_maxcnt_V_address0;
wire    encode4_U0_hists1_0_m_maxcnt_V_ce0;
wire   [9:0] encode4_U0_hists1_0_m_maxcnt_V_d0;
wire    encode4_U0_hists1_0_m_maxcnt_V_we0;
wire   [1:0] encode4_U0_hists1_0_m_maxcnt_V_address1;
wire    encode4_U0_hists1_0_m_maxcnt_V_ce1;
wire   [9:0] encode4_U0_hists1_0_m_maxcnt_V_d1;
wire    encode4_U0_hists1_0_m_maxcnt_V_we1;
wire   [1:0] encode4_U0_hists1_1_m_maxcnt_V_address0;
wire    encode4_U0_hists1_1_m_maxcnt_V_ce0;
wire   [9:0] encode4_U0_hists1_1_m_maxcnt_V_d0;
wire    encode4_U0_hists1_1_m_maxcnt_V_we0;
wire   [1:0] encode4_U0_hists1_1_m_maxcnt_V_address1;
wire    encode4_U0_hists1_1_m_maxcnt_V_ce1;
wire   [9:0] encode4_U0_hists1_1_m_maxcnt_V_d1;
wire    encode4_U0_hists1_1_m_maxcnt_V_we1;
wire   [1:0] encode4_U0_hists1_2_m_maxcnt_V_address0;
wire    encode4_U0_hists1_2_m_maxcnt_V_ce0;
wire   [9:0] encode4_U0_hists1_2_m_maxcnt_V_d0;
wire    encode4_U0_hists1_2_m_maxcnt_V_we0;
wire   [1:0] encode4_U0_hists1_2_m_maxcnt_V_address1;
wire    encode4_U0_hists1_2_m_maxcnt_V_ce1;
wire   [9:0] encode4_U0_hists1_2_m_maxcnt_V_d1;
wire    encode4_U0_hists1_2_m_maxcnt_V_we1;
wire   [1:0] encode4_U0_hists1_3_m_maxcnt_V_address0;
wire    encode4_U0_hists1_3_m_maxcnt_V_ce0;
wire   [9:0] encode4_U0_hists1_3_m_maxcnt_V_d0;
wire    encode4_U0_hists1_3_m_maxcnt_V_we0;
wire   [1:0] encode4_U0_hists1_3_m_maxcnt_V_address1;
wire    encode4_U0_hists1_3_m_maxcnt_V_ce1;
wire   [9:0] encode4_U0_hists1_3_m_maxcnt_V_d1;
wire    encode4_U0_hists1_3_m_maxcnt_V_we1;
wire   [1:0] encode4_U0_hists1_4_m_maxcnt_V_address0;
wire    encode4_U0_hists1_4_m_maxcnt_V_ce0;
wire   [9:0] encode4_U0_hists1_4_m_maxcnt_V_d0;
wire    encode4_U0_hists1_4_m_maxcnt_V_we0;
wire   [1:0] encode4_U0_hists1_4_m_maxcnt_V_address1;
wire    encode4_U0_hists1_4_m_maxcnt_V_ce1;
wire   [9:0] encode4_U0_hists1_4_m_maxcnt_V_d1;
wire    encode4_U0_hists1_4_m_maxcnt_V_we1;
wire   [1:0] encode4_U0_hists1_5_m_maxcnt_V_address0;
wire    encode4_U0_hists1_5_m_maxcnt_V_ce0;
wire   [9:0] encode4_U0_hists1_5_m_maxcnt_V_d0;
wire    encode4_U0_hists1_5_m_maxcnt_V_we0;
wire   [1:0] encode4_U0_hists1_5_m_maxcnt_V_address1;
wire    encode4_U0_hists1_5_m_maxcnt_V_ce1;
wire   [9:0] encode4_U0_hists1_5_m_maxcnt_V_d1;
wire    encode4_U0_hists1_5_m_maxcnt_V_we1;
wire   [1:0] encode4_U0_hists1_6_m_maxcnt_V_address0;
wire    encode4_U0_hists1_6_m_maxcnt_V_ce0;
wire   [9:0] encode4_U0_hists1_6_m_maxcnt_V_d0;
wire    encode4_U0_hists1_6_m_maxcnt_V_we0;
wire   [1:0] encode4_U0_hists1_6_m_maxcnt_V_address1;
wire    encode4_U0_hists1_6_m_maxcnt_V_ce1;
wire   [9:0] encode4_U0_hists1_6_m_maxcnt_V_d1;
wire    encode4_U0_hists1_6_m_maxcnt_V_we1;
wire   [1:0] encode4_U0_hists1_7_m_maxcnt_V_address0;
wire    encode4_U0_hists1_7_m_maxcnt_V_ce0;
wire   [9:0] encode4_U0_hists1_7_m_maxcnt_V_d0;
wire    encode4_U0_hists1_7_m_maxcnt_V_we0;
wire   [1:0] encode4_U0_hists1_7_m_maxcnt_V_address1;
wire    encode4_U0_hists1_7_m_maxcnt_V_ce1;
wire   [9:0] encode4_U0_hists1_7_m_maxcnt_V_d1;
wire    encode4_U0_hists1_7_m_maxcnt_V_we1;
wire   [1:0] encode4_U0_hists1_0_m_nobits_V_address0;
wire    encode4_U0_hists1_0_m_nobits_V_ce0;
wire   [3:0] encode4_U0_hists1_0_m_nobits_V_d0;
wire    encode4_U0_hists1_0_m_nobits_V_we0;
wire   [1:0] encode4_U0_hists1_0_m_nobits_V_address1;
wire    encode4_U0_hists1_0_m_nobits_V_ce1;
wire   [3:0] encode4_U0_hists1_0_m_nobits_V_d1;
wire    encode4_U0_hists1_0_m_nobits_V_we1;
wire   [1:0] encode4_U0_hists1_1_m_nobits_V_address0;
wire    encode4_U0_hists1_1_m_nobits_V_ce0;
wire   [3:0] encode4_U0_hists1_1_m_nobits_V_d0;
wire    encode4_U0_hists1_1_m_nobits_V_we0;
wire   [1:0] encode4_U0_hists1_1_m_nobits_V_address1;
wire    encode4_U0_hists1_1_m_nobits_V_ce1;
wire   [3:0] encode4_U0_hists1_1_m_nobits_V_d1;
wire    encode4_U0_hists1_1_m_nobits_V_we1;
wire   [1:0] encode4_U0_hists1_2_m_nobits_V_address0;
wire    encode4_U0_hists1_2_m_nobits_V_ce0;
wire   [3:0] encode4_U0_hists1_2_m_nobits_V_d0;
wire    encode4_U0_hists1_2_m_nobits_V_we0;
wire   [1:0] encode4_U0_hists1_2_m_nobits_V_address1;
wire    encode4_U0_hists1_2_m_nobits_V_ce1;
wire   [3:0] encode4_U0_hists1_2_m_nobits_V_d1;
wire    encode4_U0_hists1_2_m_nobits_V_we1;
wire   [1:0] encode4_U0_hists1_3_m_nobits_V_address0;
wire    encode4_U0_hists1_3_m_nobits_V_ce0;
wire   [3:0] encode4_U0_hists1_3_m_nobits_V_d0;
wire    encode4_U0_hists1_3_m_nobits_V_we0;
wire   [1:0] encode4_U0_hists1_3_m_nobits_V_address1;
wire    encode4_U0_hists1_3_m_nobits_V_ce1;
wire   [3:0] encode4_U0_hists1_3_m_nobits_V_d1;
wire    encode4_U0_hists1_3_m_nobits_V_we1;
wire   [1:0] encode4_U0_hists1_4_m_nobits_V_address0;
wire    encode4_U0_hists1_4_m_nobits_V_ce0;
wire   [3:0] encode4_U0_hists1_4_m_nobits_V_d0;
wire    encode4_U0_hists1_4_m_nobits_V_we0;
wire   [1:0] encode4_U0_hists1_4_m_nobits_V_address1;
wire    encode4_U0_hists1_4_m_nobits_V_ce1;
wire   [3:0] encode4_U0_hists1_4_m_nobits_V_d1;
wire    encode4_U0_hists1_4_m_nobits_V_we1;
wire   [1:0] encode4_U0_hists1_5_m_nobits_V_address0;
wire    encode4_U0_hists1_5_m_nobits_V_ce0;
wire   [3:0] encode4_U0_hists1_5_m_nobits_V_d0;
wire    encode4_U0_hists1_5_m_nobits_V_we0;
wire   [1:0] encode4_U0_hists1_5_m_nobits_V_address1;
wire    encode4_U0_hists1_5_m_nobits_V_ce1;
wire   [3:0] encode4_U0_hists1_5_m_nobits_V_d1;
wire    encode4_U0_hists1_5_m_nobits_V_we1;
wire   [1:0] encode4_U0_hists1_6_m_nobits_V_address0;
wire    encode4_U0_hists1_6_m_nobits_V_ce0;
wire   [3:0] encode4_U0_hists1_6_m_nobits_V_d0;
wire    encode4_U0_hists1_6_m_nobits_V_we0;
wire   [1:0] encode4_U0_hists1_6_m_nobits_V_address1;
wire    encode4_U0_hists1_6_m_nobits_V_ce1;
wire   [3:0] encode4_U0_hists1_6_m_nobits_V_d1;
wire    encode4_U0_hists1_6_m_nobits_V_we1;
wire   [1:0] encode4_U0_hists1_7_m_nobits_V_address0;
wire    encode4_U0_hists1_7_m_nobits_V_ce0;
wire   [3:0] encode4_U0_hists1_7_m_nobits_V_d0;
wire    encode4_U0_hists1_7_m_nobits_V_we0;
wire   [1:0] encode4_U0_hists1_7_m_nobits_V_address1;
wire    encode4_U0_hists1_7_m_nobits_V_ce1;
wire   [3:0] encode4_U0_hists1_7_m_nobits_V_d1;
wire    encode4_U0_hists1_7_m_nobits_V_we1;
wire   [6:0] encode4_U0_hists1_0_m_bins_0_s_address0;
wire    encode4_U0_hists1_0_m_bins_0_s_ce0;
wire   [9:0] encode4_U0_hists1_0_m_bins_0_s_d0;
wire    encode4_U0_hists1_0_m_bins_0_s_we0;
wire   [6:0] encode4_U0_hists1_0_m_bins_0_s_address1;
wire    encode4_U0_hists1_0_m_bins_0_s_ce1;
wire   [9:0] encode4_U0_hists1_0_m_bins_0_s_d1;
wire    encode4_U0_hists1_0_m_bins_0_s_we1;
wire   [5:0] encode4_U0_hists1_0_m_bins_1_s_address0;
wire    encode4_U0_hists1_0_m_bins_1_s_ce0;
wire   [9:0] encode4_U0_hists1_0_m_bins_1_s_d0;
wire    encode4_U0_hists1_0_m_bins_1_s_we0;
wire   [5:0] encode4_U0_hists1_0_m_bins_1_s_address1;
wire    encode4_U0_hists1_0_m_bins_1_s_ce1;
wire   [9:0] encode4_U0_hists1_0_m_bins_1_s_d1;
wire    encode4_U0_hists1_0_m_bins_1_s_we1;
wire   [6:0] encode4_U0_hists1_1_m_bins_0_s_address0;
wire    encode4_U0_hists1_1_m_bins_0_s_ce0;
wire   [9:0] encode4_U0_hists1_1_m_bins_0_s_d0;
wire    encode4_U0_hists1_1_m_bins_0_s_we0;
wire   [6:0] encode4_U0_hists1_1_m_bins_0_s_address1;
wire    encode4_U0_hists1_1_m_bins_0_s_ce1;
wire   [9:0] encode4_U0_hists1_1_m_bins_0_s_d1;
wire    encode4_U0_hists1_1_m_bins_0_s_we1;
wire   [5:0] encode4_U0_hists1_1_m_bins_1_s_address0;
wire    encode4_U0_hists1_1_m_bins_1_s_ce0;
wire   [9:0] encode4_U0_hists1_1_m_bins_1_s_d0;
wire    encode4_U0_hists1_1_m_bins_1_s_we0;
wire   [5:0] encode4_U0_hists1_1_m_bins_1_s_address1;
wire    encode4_U0_hists1_1_m_bins_1_s_ce1;
wire   [9:0] encode4_U0_hists1_1_m_bins_1_s_d1;
wire    encode4_U0_hists1_1_m_bins_1_s_we1;
wire   [6:0] encode4_U0_hists1_2_m_bins_0_s_address0;
wire    encode4_U0_hists1_2_m_bins_0_s_ce0;
wire   [9:0] encode4_U0_hists1_2_m_bins_0_s_d0;
wire    encode4_U0_hists1_2_m_bins_0_s_we0;
wire   [6:0] encode4_U0_hists1_2_m_bins_0_s_address1;
wire    encode4_U0_hists1_2_m_bins_0_s_ce1;
wire   [9:0] encode4_U0_hists1_2_m_bins_0_s_d1;
wire    encode4_U0_hists1_2_m_bins_0_s_we1;
wire   [5:0] encode4_U0_hists1_2_m_bins_1_s_address0;
wire    encode4_U0_hists1_2_m_bins_1_s_ce0;
wire   [9:0] encode4_U0_hists1_2_m_bins_1_s_d0;
wire    encode4_U0_hists1_2_m_bins_1_s_we0;
wire   [5:0] encode4_U0_hists1_2_m_bins_1_s_address1;
wire    encode4_U0_hists1_2_m_bins_1_s_ce1;
wire   [9:0] encode4_U0_hists1_2_m_bins_1_s_d1;
wire    encode4_U0_hists1_2_m_bins_1_s_we1;
wire   [6:0] encode4_U0_hists1_3_m_bins_0_s_address0;
wire    encode4_U0_hists1_3_m_bins_0_s_ce0;
wire   [9:0] encode4_U0_hists1_3_m_bins_0_s_d0;
wire    encode4_U0_hists1_3_m_bins_0_s_we0;
wire   [6:0] encode4_U0_hists1_3_m_bins_0_s_address1;
wire    encode4_U0_hists1_3_m_bins_0_s_ce1;
wire   [9:0] encode4_U0_hists1_3_m_bins_0_s_d1;
wire    encode4_U0_hists1_3_m_bins_0_s_we1;
wire   [5:0] encode4_U0_hists1_3_m_bins_1_s_address0;
wire    encode4_U0_hists1_3_m_bins_1_s_ce0;
wire   [9:0] encode4_U0_hists1_3_m_bins_1_s_d0;
wire    encode4_U0_hists1_3_m_bins_1_s_we0;
wire   [5:0] encode4_U0_hists1_3_m_bins_1_s_address1;
wire    encode4_U0_hists1_3_m_bins_1_s_ce1;
wire   [9:0] encode4_U0_hists1_3_m_bins_1_s_d1;
wire    encode4_U0_hists1_3_m_bins_1_s_we1;
wire   [6:0] encode4_U0_hists1_4_m_bins_0_s_address0;
wire    encode4_U0_hists1_4_m_bins_0_s_ce0;
wire   [9:0] encode4_U0_hists1_4_m_bins_0_s_d0;
wire    encode4_U0_hists1_4_m_bins_0_s_we0;
wire   [6:0] encode4_U0_hists1_4_m_bins_0_s_address1;
wire    encode4_U0_hists1_4_m_bins_0_s_ce1;
wire   [9:0] encode4_U0_hists1_4_m_bins_0_s_d1;
wire    encode4_U0_hists1_4_m_bins_0_s_we1;
wire   [5:0] encode4_U0_hists1_4_m_bins_1_s_address0;
wire    encode4_U0_hists1_4_m_bins_1_s_ce0;
wire   [9:0] encode4_U0_hists1_4_m_bins_1_s_d0;
wire    encode4_U0_hists1_4_m_bins_1_s_we0;
wire   [5:0] encode4_U0_hists1_4_m_bins_1_s_address1;
wire    encode4_U0_hists1_4_m_bins_1_s_ce1;
wire   [9:0] encode4_U0_hists1_4_m_bins_1_s_d1;
wire    encode4_U0_hists1_4_m_bins_1_s_we1;
wire   [6:0] encode4_U0_hists1_5_m_bins_0_s_address0;
wire    encode4_U0_hists1_5_m_bins_0_s_ce0;
wire   [9:0] encode4_U0_hists1_5_m_bins_0_s_d0;
wire    encode4_U0_hists1_5_m_bins_0_s_we0;
wire   [6:0] encode4_U0_hists1_5_m_bins_0_s_address1;
wire    encode4_U0_hists1_5_m_bins_0_s_ce1;
wire   [9:0] encode4_U0_hists1_5_m_bins_0_s_d1;
wire    encode4_U0_hists1_5_m_bins_0_s_we1;
wire   [5:0] encode4_U0_hists1_5_m_bins_1_s_address0;
wire    encode4_U0_hists1_5_m_bins_1_s_ce0;
wire   [9:0] encode4_U0_hists1_5_m_bins_1_s_d0;
wire    encode4_U0_hists1_5_m_bins_1_s_we0;
wire   [5:0] encode4_U0_hists1_5_m_bins_1_s_address1;
wire    encode4_U0_hists1_5_m_bins_1_s_ce1;
wire   [9:0] encode4_U0_hists1_5_m_bins_1_s_d1;
wire    encode4_U0_hists1_5_m_bins_1_s_we1;
wire   [6:0] encode4_U0_hists1_6_m_bins_0_s_address0;
wire    encode4_U0_hists1_6_m_bins_0_s_ce0;
wire   [9:0] encode4_U0_hists1_6_m_bins_0_s_d0;
wire    encode4_U0_hists1_6_m_bins_0_s_we0;
wire   [6:0] encode4_U0_hists1_6_m_bins_0_s_address1;
wire    encode4_U0_hists1_6_m_bins_0_s_ce1;
wire   [9:0] encode4_U0_hists1_6_m_bins_0_s_d1;
wire    encode4_U0_hists1_6_m_bins_0_s_we1;
wire   [5:0] encode4_U0_hists1_6_m_bins_1_s_address0;
wire    encode4_U0_hists1_6_m_bins_1_s_ce0;
wire   [9:0] encode4_U0_hists1_6_m_bins_1_s_d0;
wire    encode4_U0_hists1_6_m_bins_1_s_we0;
wire   [5:0] encode4_U0_hists1_6_m_bins_1_s_address1;
wire    encode4_U0_hists1_6_m_bins_1_s_ce1;
wire   [9:0] encode4_U0_hists1_6_m_bins_1_s_d1;
wire    encode4_U0_hists1_6_m_bins_1_s_we1;
wire   [6:0] encode4_U0_hists1_7_m_bins_0_s_address0;
wire    encode4_U0_hists1_7_m_bins_0_s_ce0;
wire   [9:0] encode4_U0_hists1_7_m_bins_0_s_d0;
wire    encode4_U0_hists1_7_m_bins_0_s_we0;
wire   [6:0] encode4_U0_hists1_7_m_bins_0_s_address1;
wire    encode4_U0_hists1_7_m_bins_0_s_ce1;
wire   [9:0] encode4_U0_hists1_7_m_bins_0_s_d1;
wire    encode4_U0_hists1_7_m_bins_0_s_we1;
wire   [5:0] encode4_U0_hists1_7_m_bins_1_s_address0;
wire    encode4_U0_hists1_7_m_bins_1_s_ce0;
wire   [9:0] encode4_U0_hists1_7_m_bins_1_s_d0;
wire    encode4_U0_hists1_7_m_bins_1_s_we0;
wire   [5:0] encode4_U0_hists1_7_m_bins_1_s_address1;
wire    encode4_U0_hists1_7_m_bins_1_s_ce1;
wire   [9:0] encode4_U0_hists1_7_m_bins_1_s_d1;
wire    encode4_U0_hists1_7_m_bins_1_s_we1;
wire   [1:0] encode4_U0_hists2_0_m_omask_V_address0;
wire    encode4_U0_hists2_0_m_omask_V_ce0;
wire   [31:0] encode4_U0_hists2_0_m_omask_V_d0;
wire    encode4_U0_hists2_0_m_omask_V_we0;
wire   [1:0] encode4_U0_hists2_0_m_omask_V_address1;
wire    encode4_U0_hists2_0_m_omask_V_ce1;
wire   [31:0] encode4_U0_hists2_0_m_omask_V_d1;
wire    encode4_U0_hists2_0_m_omask_V_we1;
wire   [1:0] encode4_U0_hists2_1_m_omask_V_address0;
wire    encode4_U0_hists2_1_m_omask_V_ce0;
wire   [31:0] encode4_U0_hists2_1_m_omask_V_d0;
wire    encode4_U0_hists2_1_m_omask_V_we0;
wire   [1:0] encode4_U0_hists2_1_m_omask_V_address1;
wire    encode4_U0_hists2_1_m_omask_V_ce1;
wire   [31:0] encode4_U0_hists2_1_m_omask_V_d1;
wire    encode4_U0_hists2_1_m_omask_V_we1;
wire   [1:0] encode4_U0_hists2_2_m_omask_V_address0;
wire    encode4_U0_hists2_2_m_omask_V_ce0;
wire   [31:0] encode4_U0_hists2_2_m_omask_V_d0;
wire    encode4_U0_hists2_2_m_omask_V_we0;
wire   [1:0] encode4_U0_hists2_2_m_omask_V_address1;
wire    encode4_U0_hists2_2_m_omask_V_ce1;
wire   [31:0] encode4_U0_hists2_2_m_omask_V_d1;
wire    encode4_U0_hists2_2_m_omask_V_we1;
wire   [1:0] encode4_U0_hists2_3_m_omask_V_address0;
wire    encode4_U0_hists2_3_m_omask_V_ce0;
wire   [31:0] encode4_U0_hists2_3_m_omask_V_d0;
wire    encode4_U0_hists2_3_m_omask_V_we0;
wire   [1:0] encode4_U0_hists2_3_m_omask_V_address1;
wire    encode4_U0_hists2_3_m_omask_V_ce1;
wire   [31:0] encode4_U0_hists2_3_m_omask_V_d1;
wire    encode4_U0_hists2_3_m_omask_V_we1;
wire   [1:0] encode4_U0_hists2_4_m_omask_V_address0;
wire    encode4_U0_hists2_4_m_omask_V_ce0;
wire   [31:0] encode4_U0_hists2_4_m_omask_V_d0;
wire    encode4_U0_hists2_4_m_omask_V_we0;
wire   [1:0] encode4_U0_hists2_4_m_omask_V_address1;
wire    encode4_U0_hists2_4_m_omask_V_ce1;
wire   [31:0] encode4_U0_hists2_4_m_omask_V_d1;
wire    encode4_U0_hists2_4_m_omask_V_we1;
wire   [1:0] encode4_U0_hists2_5_m_omask_V_address0;
wire    encode4_U0_hists2_5_m_omask_V_ce0;
wire   [31:0] encode4_U0_hists2_5_m_omask_V_d0;
wire    encode4_U0_hists2_5_m_omask_V_we0;
wire   [1:0] encode4_U0_hists2_5_m_omask_V_address1;
wire    encode4_U0_hists2_5_m_omask_V_ce1;
wire   [31:0] encode4_U0_hists2_5_m_omask_V_d1;
wire    encode4_U0_hists2_5_m_omask_V_we1;
wire   [1:0] encode4_U0_hists2_6_m_omask_V_address0;
wire    encode4_U0_hists2_6_m_omask_V_ce0;
wire   [31:0] encode4_U0_hists2_6_m_omask_V_d0;
wire    encode4_U0_hists2_6_m_omask_V_we0;
wire   [1:0] encode4_U0_hists2_6_m_omask_V_address1;
wire    encode4_U0_hists2_6_m_omask_V_ce1;
wire   [31:0] encode4_U0_hists2_6_m_omask_V_d1;
wire    encode4_U0_hists2_6_m_omask_V_we1;
wire   [1:0] encode4_U0_hists2_7_m_omask_V_address0;
wire    encode4_U0_hists2_7_m_omask_V_ce0;
wire   [31:0] encode4_U0_hists2_7_m_omask_V_d0;
wire    encode4_U0_hists2_7_m_omask_V_we0;
wire   [1:0] encode4_U0_hists2_7_m_omask_V_address1;
wire    encode4_U0_hists2_7_m_omask_V_ce1;
wire   [31:0] encode4_U0_hists2_7_m_omask_V_d1;
wire    encode4_U0_hists2_7_m_omask_V_we1;
wire   [1:0] encode4_U0_hists2_0_m_maxcnt_V_address0;
wire    encode4_U0_hists2_0_m_maxcnt_V_ce0;
wire   [9:0] encode4_U0_hists2_0_m_maxcnt_V_d0;
wire    encode4_U0_hists2_0_m_maxcnt_V_we0;
wire   [1:0] encode4_U0_hists2_0_m_maxcnt_V_address1;
wire    encode4_U0_hists2_0_m_maxcnt_V_ce1;
wire   [9:0] encode4_U0_hists2_0_m_maxcnt_V_d1;
wire    encode4_U0_hists2_0_m_maxcnt_V_we1;
wire   [1:0] encode4_U0_hists2_1_m_maxcnt_V_address0;
wire    encode4_U0_hists2_1_m_maxcnt_V_ce0;
wire   [9:0] encode4_U0_hists2_1_m_maxcnt_V_d0;
wire    encode4_U0_hists2_1_m_maxcnt_V_we0;
wire   [1:0] encode4_U0_hists2_1_m_maxcnt_V_address1;
wire    encode4_U0_hists2_1_m_maxcnt_V_ce1;
wire   [9:0] encode4_U0_hists2_1_m_maxcnt_V_d1;
wire    encode4_U0_hists2_1_m_maxcnt_V_we1;
wire   [1:0] encode4_U0_hists2_2_m_maxcnt_V_address0;
wire    encode4_U0_hists2_2_m_maxcnt_V_ce0;
wire   [9:0] encode4_U0_hists2_2_m_maxcnt_V_d0;
wire    encode4_U0_hists2_2_m_maxcnt_V_we0;
wire   [1:0] encode4_U0_hists2_2_m_maxcnt_V_address1;
wire    encode4_U0_hists2_2_m_maxcnt_V_ce1;
wire   [9:0] encode4_U0_hists2_2_m_maxcnt_V_d1;
wire    encode4_U0_hists2_2_m_maxcnt_V_we1;
wire   [1:0] encode4_U0_hists2_3_m_maxcnt_V_address0;
wire    encode4_U0_hists2_3_m_maxcnt_V_ce0;
wire   [9:0] encode4_U0_hists2_3_m_maxcnt_V_d0;
wire    encode4_U0_hists2_3_m_maxcnt_V_we0;
wire   [1:0] encode4_U0_hists2_3_m_maxcnt_V_address1;
wire    encode4_U0_hists2_3_m_maxcnt_V_ce1;
wire   [9:0] encode4_U0_hists2_3_m_maxcnt_V_d1;
wire    encode4_U0_hists2_3_m_maxcnt_V_we1;
wire   [1:0] encode4_U0_hists2_4_m_maxcnt_V_address0;
wire    encode4_U0_hists2_4_m_maxcnt_V_ce0;
wire   [9:0] encode4_U0_hists2_4_m_maxcnt_V_d0;
wire    encode4_U0_hists2_4_m_maxcnt_V_we0;
wire   [1:0] encode4_U0_hists2_4_m_maxcnt_V_address1;
wire    encode4_U0_hists2_4_m_maxcnt_V_ce1;
wire   [9:0] encode4_U0_hists2_4_m_maxcnt_V_d1;
wire    encode4_U0_hists2_4_m_maxcnt_V_we1;
wire   [1:0] encode4_U0_hists2_5_m_maxcnt_V_address0;
wire    encode4_U0_hists2_5_m_maxcnt_V_ce0;
wire   [9:0] encode4_U0_hists2_5_m_maxcnt_V_d0;
wire    encode4_U0_hists2_5_m_maxcnt_V_we0;
wire   [1:0] encode4_U0_hists2_5_m_maxcnt_V_address1;
wire    encode4_U0_hists2_5_m_maxcnt_V_ce1;
wire   [9:0] encode4_U0_hists2_5_m_maxcnt_V_d1;
wire    encode4_U0_hists2_5_m_maxcnt_V_we1;
wire   [1:0] encode4_U0_hists2_6_m_maxcnt_V_address0;
wire    encode4_U0_hists2_6_m_maxcnt_V_ce0;
wire   [9:0] encode4_U0_hists2_6_m_maxcnt_V_d0;
wire    encode4_U0_hists2_6_m_maxcnt_V_we0;
wire   [1:0] encode4_U0_hists2_6_m_maxcnt_V_address1;
wire    encode4_U0_hists2_6_m_maxcnt_V_ce1;
wire   [9:0] encode4_U0_hists2_6_m_maxcnt_V_d1;
wire    encode4_U0_hists2_6_m_maxcnt_V_we1;
wire   [1:0] encode4_U0_hists2_7_m_maxcnt_V_address0;
wire    encode4_U0_hists2_7_m_maxcnt_V_ce0;
wire   [9:0] encode4_U0_hists2_7_m_maxcnt_V_d0;
wire    encode4_U0_hists2_7_m_maxcnt_V_we0;
wire   [1:0] encode4_U0_hists2_7_m_maxcnt_V_address1;
wire    encode4_U0_hists2_7_m_maxcnt_V_ce1;
wire   [9:0] encode4_U0_hists2_7_m_maxcnt_V_d1;
wire    encode4_U0_hists2_7_m_maxcnt_V_we1;
wire   [1:0] encode4_U0_hists2_0_m_nobits_V_address0;
wire    encode4_U0_hists2_0_m_nobits_V_ce0;
wire   [3:0] encode4_U0_hists2_0_m_nobits_V_d0;
wire    encode4_U0_hists2_0_m_nobits_V_we0;
wire   [1:0] encode4_U0_hists2_0_m_nobits_V_address1;
wire    encode4_U0_hists2_0_m_nobits_V_ce1;
wire   [3:0] encode4_U0_hists2_0_m_nobits_V_d1;
wire    encode4_U0_hists2_0_m_nobits_V_we1;
wire   [1:0] encode4_U0_hists2_1_m_nobits_V_address0;
wire    encode4_U0_hists2_1_m_nobits_V_ce0;
wire   [3:0] encode4_U0_hists2_1_m_nobits_V_d0;
wire    encode4_U0_hists2_1_m_nobits_V_we0;
wire   [1:0] encode4_U0_hists2_1_m_nobits_V_address1;
wire    encode4_U0_hists2_1_m_nobits_V_ce1;
wire   [3:0] encode4_U0_hists2_1_m_nobits_V_d1;
wire    encode4_U0_hists2_1_m_nobits_V_we1;
wire   [1:0] encode4_U0_hists2_2_m_nobits_V_address0;
wire    encode4_U0_hists2_2_m_nobits_V_ce0;
wire   [3:0] encode4_U0_hists2_2_m_nobits_V_d0;
wire    encode4_U0_hists2_2_m_nobits_V_we0;
wire   [1:0] encode4_U0_hists2_2_m_nobits_V_address1;
wire    encode4_U0_hists2_2_m_nobits_V_ce1;
wire   [3:0] encode4_U0_hists2_2_m_nobits_V_d1;
wire    encode4_U0_hists2_2_m_nobits_V_we1;
wire   [1:0] encode4_U0_hists2_3_m_nobits_V_address0;
wire    encode4_U0_hists2_3_m_nobits_V_ce0;
wire   [3:0] encode4_U0_hists2_3_m_nobits_V_d0;
wire    encode4_U0_hists2_3_m_nobits_V_we0;
wire   [1:0] encode4_U0_hists2_3_m_nobits_V_address1;
wire    encode4_U0_hists2_3_m_nobits_V_ce1;
wire   [3:0] encode4_U0_hists2_3_m_nobits_V_d1;
wire    encode4_U0_hists2_3_m_nobits_V_we1;
wire   [1:0] encode4_U0_hists2_4_m_nobits_V_address0;
wire    encode4_U0_hists2_4_m_nobits_V_ce0;
wire   [3:0] encode4_U0_hists2_4_m_nobits_V_d0;
wire    encode4_U0_hists2_4_m_nobits_V_we0;
wire   [1:0] encode4_U0_hists2_4_m_nobits_V_address1;
wire    encode4_U0_hists2_4_m_nobits_V_ce1;
wire   [3:0] encode4_U0_hists2_4_m_nobits_V_d1;
wire    encode4_U0_hists2_4_m_nobits_V_we1;
wire   [1:0] encode4_U0_hists2_5_m_nobits_V_address0;
wire    encode4_U0_hists2_5_m_nobits_V_ce0;
wire   [3:0] encode4_U0_hists2_5_m_nobits_V_d0;
wire    encode4_U0_hists2_5_m_nobits_V_we0;
wire   [1:0] encode4_U0_hists2_5_m_nobits_V_address1;
wire    encode4_U0_hists2_5_m_nobits_V_ce1;
wire   [3:0] encode4_U0_hists2_5_m_nobits_V_d1;
wire    encode4_U0_hists2_5_m_nobits_V_we1;
wire   [1:0] encode4_U0_hists2_6_m_nobits_V_address0;
wire    encode4_U0_hists2_6_m_nobits_V_ce0;
wire   [3:0] encode4_U0_hists2_6_m_nobits_V_d0;
wire    encode4_U0_hists2_6_m_nobits_V_we0;
wire   [1:0] encode4_U0_hists2_6_m_nobits_V_address1;
wire    encode4_U0_hists2_6_m_nobits_V_ce1;
wire   [3:0] encode4_U0_hists2_6_m_nobits_V_d1;
wire    encode4_U0_hists2_6_m_nobits_V_we1;
wire   [1:0] encode4_U0_hists2_7_m_nobits_V_address0;
wire    encode4_U0_hists2_7_m_nobits_V_ce0;
wire   [3:0] encode4_U0_hists2_7_m_nobits_V_d0;
wire    encode4_U0_hists2_7_m_nobits_V_we0;
wire   [1:0] encode4_U0_hists2_7_m_nobits_V_address1;
wire    encode4_U0_hists2_7_m_nobits_V_ce1;
wire   [3:0] encode4_U0_hists2_7_m_nobits_V_d1;
wire    encode4_U0_hists2_7_m_nobits_V_we1;
wire   [6:0] encode4_U0_hists2_0_m_bins_0_s_address0;
wire    encode4_U0_hists2_0_m_bins_0_s_ce0;
wire   [9:0] encode4_U0_hists2_0_m_bins_0_s_d0;
wire    encode4_U0_hists2_0_m_bins_0_s_we0;
wire   [6:0] encode4_U0_hists2_0_m_bins_0_s_address1;
wire    encode4_U0_hists2_0_m_bins_0_s_ce1;
wire   [9:0] encode4_U0_hists2_0_m_bins_0_s_d1;
wire    encode4_U0_hists2_0_m_bins_0_s_we1;
wire   [5:0] encode4_U0_hists2_0_m_bins_1_s_address0;
wire    encode4_U0_hists2_0_m_bins_1_s_ce0;
wire   [9:0] encode4_U0_hists2_0_m_bins_1_s_d0;
wire    encode4_U0_hists2_0_m_bins_1_s_we0;
wire   [5:0] encode4_U0_hists2_0_m_bins_1_s_address1;
wire    encode4_U0_hists2_0_m_bins_1_s_ce1;
wire   [9:0] encode4_U0_hists2_0_m_bins_1_s_d1;
wire    encode4_U0_hists2_0_m_bins_1_s_we1;
wire   [6:0] encode4_U0_hists2_1_m_bins_0_s_address0;
wire    encode4_U0_hists2_1_m_bins_0_s_ce0;
wire   [9:0] encode4_U0_hists2_1_m_bins_0_s_d0;
wire    encode4_U0_hists2_1_m_bins_0_s_we0;
wire   [6:0] encode4_U0_hists2_1_m_bins_0_s_address1;
wire    encode4_U0_hists2_1_m_bins_0_s_ce1;
wire   [9:0] encode4_U0_hists2_1_m_bins_0_s_d1;
wire    encode4_U0_hists2_1_m_bins_0_s_we1;
wire   [5:0] encode4_U0_hists2_1_m_bins_1_s_address0;
wire    encode4_U0_hists2_1_m_bins_1_s_ce0;
wire   [9:0] encode4_U0_hists2_1_m_bins_1_s_d0;
wire    encode4_U0_hists2_1_m_bins_1_s_we0;
wire   [5:0] encode4_U0_hists2_1_m_bins_1_s_address1;
wire    encode4_U0_hists2_1_m_bins_1_s_ce1;
wire   [9:0] encode4_U0_hists2_1_m_bins_1_s_d1;
wire    encode4_U0_hists2_1_m_bins_1_s_we1;
wire   [6:0] encode4_U0_hists2_2_m_bins_0_s_address0;
wire    encode4_U0_hists2_2_m_bins_0_s_ce0;
wire   [9:0] encode4_U0_hists2_2_m_bins_0_s_d0;
wire    encode4_U0_hists2_2_m_bins_0_s_we0;
wire   [6:0] encode4_U0_hists2_2_m_bins_0_s_address1;
wire    encode4_U0_hists2_2_m_bins_0_s_ce1;
wire   [9:0] encode4_U0_hists2_2_m_bins_0_s_d1;
wire    encode4_U0_hists2_2_m_bins_0_s_we1;
wire   [5:0] encode4_U0_hists2_2_m_bins_1_s_address0;
wire    encode4_U0_hists2_2_m_bins_1_s_ce0;
wire   [9:0] encode4_U0_hists2_2_m_bins_1_s_d0;
wire    encode4_U0_hists2_2_m_bins_1_s_we0;
wire   [5:0] encode4_U0_hists2_2_m_bins_1_s_address1;
wire    encode4_U0_hists2_2_m_bins_1_s_ce1;
wire   [9:0] encode4_U0_hists2_2_m_bins_1_s_d1;
wire    encode4_U0_hists2_2_m_bins_1_s_we1;
wire   [6:0] encode4_U0_hists2_3_m_bins_0_s_address0;
wire    encode4_U0_hists2_3_m_bins_0_s_ce0;
wire   [9:0] encode4_U0_hists2_3_m_bins_0_s_d0;
wire    encode4_U0_hists2_3_m_bins_0_s_we0;
wire   [6:0] encode4_U0_hists2_3_m_bins_0_s_address1;
wire    encode4_U0_hists2_3_m_bins_0_s_ce1;
wire   [9:0] encode4_U0_hists2_3_m_bins_0_s_d1;
wire    encode4_U0_hists2_3_m_bins_0_s_we1;
wire   [5:0] encode4_U0_hists2_3_m_bins_1_s_address0;
wire    encode4_U0_hists2_3_m_bins_1_s_ce0;
wire   [9:0] encode4_U0_hists2_3_m_bins_1_s_d0;
wire    encode4_U0_hists2_3_m_bins_1_s_we0;
wire   [5:0] encode4_U0_hists2_3_m_bins_1_s_address1;
wire    encode4_U0_hists2_3_m_bins_1_s_ce1;
wire   [9:0] encode4_U0_hists2_3_m_bins_1_s_d1;
wire    encode4_U0_hists2_3_m_bins_1_s_we1;
wire   [6:0] encode4_U0_hists2_4_m_bins_0_s_address0;
wire    encode4_U0_hists2_4_m_bins_0_s_ce0;
wire   [9:0] encode4_U0_hists2_4_m_bins_0_s_d0;
wire    encode4_U0_hists2_4_m_bins_0_s_we0;
wire   [6:0] encode4_U0_hists2_4_m_bins_0_s_address1;
wire    encode4_U0_hists2_4_m_bins_0_s_ce1;
wire   [9:0] encode4_U0_hists2_4_m_bins_0_s_d1;
wire    encode4_U0_hists2_4_m_bins_0_s_we1;
wire   [5:0] encode4_U0_hists2_4_m_bins_1_s_address0;
wire    encode4_U0_hists2_4_m_bins_1_s_ce0;
wire   [9:0] encode4_U0_hists2_4_m_bins_1_s_d0;
wire    encode4_U0_hists2_4_m_bins_1_s_we0;
wire   [5:0] encode4_U0_hists2_4_m_bins_1_s_address1;
wire    encode4_U0_hists2_4_m_bins_1_s_ce1;
wire   [9:0] encode4_U0_hists2_4_m_bins_1_s_d1;
wire    encode4_U0_hists2_4_m_bins_1_s_we1;
wire   [6:0] encode4_U0_hists2_5_m_bins_0_s_address0;
wire    encode4_U0_hists2_5_m_bins_0_s_ce0;
wire   [9:0] encode4_U0_hists2_5_m_bins_0_s_d0;
wire    encode4_U0_hists2_5_m_bins_0_s_we0;
wire   [6:0] encode4_U0_hists2_5_m_bins_0_s_address1;
wire    encode4_U0_hists2_5_m_bins_0_s_ce1;
wire   [9:0] encode4_U0_hists2_5_m_bins_0_s_d1;
wire    encode4_U0_hists2_5_m_bins_0_s_we1;
wire   [5:0] encode4_U0_hists2_5_m_bins_1_s_address0;
wire    encode4_U0_hists2_5_m_bins_1_s_ce0;
wire   [9:0] encode4_U0_hists2_5_m_bins_1_s_d0;
wire    encode4_U0_hists2_5_m_bins_1_s_we0;
wire   [5:0] encode4_U0_hists2_5_m_bins_1_s_address1;
wire    encode4_U0_hists2_5_m_bins_1_s_ce1;
wire   [9:0] encode4_U0_hists2_5_m_bins_1_s_d1;
wire    encode4_U0_hists2_5_m_bins_1_s_we1;
wire   [6:0] encode4_U0_hists2_6_m_bins_0_s_address0;
wire    encode4_U0_hists2_6_m_bins_0_s_ce0;
wire   [9:0] encode4_U0_hists2_6_m_bins_0_s_d0;
wire    encode4_U0_hists2_6_m_bins_0_s_we0;
wire   [6:0] encode4_U0_hists2_6_m_bins_0_s_address1;
wire    encode4_U0_hists2_6_m_bins_0_s_ce1;
wire   [9:0] encode4_U0_hists2_6_m_bins_0_s_d1;
wire    encode4_U0_hists2_6_m_bins_0_s_we1;
wire   [5:0] encode4_U0_hists2_6_m_bins_1_s_address0;
wire    encode4_U0_hists2_6_m_bins_1_s_ce0;
wire   [9:0] encode4_U0_hists2_6_m_bins_1_s_d0;
wire    encode4_U0_hists2_6_m_bins_1_s_we0;
wire   [5:0] encode4_U0_hists2_6_m_bins_1_s_address1;
wire    encode4_U0_hists2_6_m_bins_1_s_ce1;
wire   [9:0] encode4_U0_hists2_6_m_bins_1_s_d1;
wire    encode4_U0_hists2_6_m_bins_1_s_we1;
wire   [6:0] encode4_U0_hists2_7_m_bins_0_s_address0;
wire    encode4_U0_hists2_7_m_bins_0_s_ce0;
wire   [9:0] encode4_U0_hists2_7_m_bins_0_s_d0;
wire    encode4_U0_hists2_7_m_bins_0_s_we0;
wire   [6:0] encode4_U0_hists2_7_m_bins_0_s_address1;
wire    encode4_U0_hists2_7_m_bins_0_s_ce1;
wire   [9:0] encode4_U0_hists2_7_m_bins_0_s_d1;
wire    encode4_U0_hists2_7_m_bins_0_s_we1;
wire   [5:0] encode4_U0_hists2_7_m_bins_1_s_address0;
wire    encode4_U0_hists2_7_m_bins_1_s_ce0;
wire   [9:0] encode4_U0_hists2_7_m_bins_1_s_d0;
wire    encode4_U0_hists2_7_m_bins_1_s_we0;
wire   [5:0] encode4_U0_hists2_7_m_bins_1_s_address1;
wire    encode4_U0_hists2_7_m_bins_1_s_ce1;
wire   [9:0] encode4_U0_hists2_7_m_bins_1_s_d1;
wire    encode4_U0_hists2_7_m_bins_1_s_we1;
wire   [1:0] encode4_U0_hists3_0_m_omask_V_address0;
wire    encode4_U0_hists3_0_m_omask_V_ce0;
wire   [31:0] encode4_U0_hists3_0_m_omask_V_d0;
wire    encode4_U0_hists3_0_m_omask_V_we0;
wire   [1:0] encode4_U0_hists3_0_m_omask_V_address1;
wire    encode4_U0_hists3_0_m_omask_V_ce1;
wire   [31:0] encode4_U0_hists3_0_m_omask_V_d1;
wire    encode4_U0_hists3_0_m_omask_V_we1;
wire   [1:0] encode4_U0_hists3_1_m_omask_V_address0;
wire    encode4_U0_hists3_1_m_omask_V_ce0;
wire   [31:0] encode4_U0_hists3_1_m_omask_V_d0;
wire    encode4_U0_hists3_1_m_omask_V_we0;
wire   [1:0] encode4_U0_hists3_1_m_omask_V_address1;
wire    encode4_U0_hists3_1_m_omask_V_ce1;
wire   [31:0] encode4_U0_hists3_1_m_omask_V_d1;
wire    encode4_U0_hists3_1_m_omask_V_we1;
wire   [1:0] encode4_U0_hists3_2_m_omask_V_address0;
wire    encode4_U0_hists3_2_m_omask_V_ce0;
wire   [31:0] encode4_U0_hists3_2_m_omask_V_d0;
wire    encode4_U0_hists3_2_m_omask_V_we0;
wire   [1:0] encode4_U0_hists3_2_m_omask_V_address1;
wire    encode4_U0_hists3_2_m_omask_V_ce1;
wire   [31:0] encode4_U0_hists3_2_m_omask_V_d1;
wire    encode4_U0_hists3_2_m_omask_V_we1;
wire   [1:0] encode4_U0_hists3_3_m_omask_V_address0;
wire    encode4_U0_hists3_3_m_omask_V_ce0;
wire   [31:0] encode4_U0_hists3_3_m_omask_V_d0;
wire    encode4_U0_hists3_3_m_omask_V_we0;
wire   [1:0] encode4_U0_hists3_3_m_omask_V_address1;
wire    encode4_U0_hists3_3_m_omask_V_ce1;
wire   [31:0] encode4_U0_hists3_3_m_omask_V_d1;
wire    encode4_U0_hists3_3_m_omask_V_we1;
wire   [1:0] encode4_U0_hists3_4_m_omask_V_address0;
wire    encode4_U0_hists3_4_m_omask_V_ce0;
wire   [31:0] encode4_U0_hists3_4_m_omask_V_d0;
wire    encode4_U0_hists3_4_m_omask_V_we0;
wire   [1:0] encode4_U0_hists3_4_m_omask_V_address1;
wire    encode4_U0_hists3_4_m_omask_V_ce1;
wire   [31:0] encode4_U0_hists3_4_m_omask_V_d1;
wire    encode4_U0_hists3_4_m_omask_V_we1;
wire   [1:0] encode4_U0_hists3_5_m_omask_V_address0;
wire    encode4_U0_hists3_5_m_omask_V_ce0;
wire   [31:0] encode4_U0_hists3_5_m_omask_V_d0;
wire    encode4_U0_hists3_5_m_omask_V_we0;
wire   [1:0] encode4_U0_hists3_5_m_omask_V_address1;
wire    encode4_U0_hists3_5_m_omask_V_ce1;
wire   [31:0] encode4_U0_hists3_5_m_omask_V_d1;
wire    encode4_U0_hists3_5_m_omask_V_we1;
wire   [1:0] encode4_U0_hists3_6_m_omask_V_address0;
wire    encode4_U0_hists3_6_m_omask_V_ce0;
wire   [31:0] encode4_U0_hists3_6_m_omask_V_d0;
wire    encode4_U0_hists3_6_m_omask_V_we0;
wire   [1:0] encode4_U0_hists3_6_m_omask_V_address1;
wire    encode4_U0_hists3_6_m_omask_V_ce1;
wire   [31:0] encode4_U0_hists3_6_m_omask_V_d1;
wire    encode4_U0_hists3_6_m_omask_V_we1;
wire   [1:0] encode4_U0_hists3_7_m_omask_V_address0;
wire    encode4_U0_hists3_7_m_omask_V_ce0;
wire   [31:0] encode4_U0_hists3_7_m_omask_V_d0;
wire    encode4_U0_hists3_7_m_omask_V_we0;
wire   [1:0] encode4_U0_hists3_7_m_omask_V_address1;
wire    encode4_U0_hists3_7_m_omask_V_ce1;
wire   [31:0] encode4_U0_hists3_7_m_omask_V_d1;
wire    encode4_U0_hists3_7_m_omask_V_we1;
wire   [1:0] encode4_U0_hists3_0_m_maxcnt_V_address0;
wire    encode4_U0_hists3_0_m_maxcnt_V_ce0;
wire   [9:0] encode4_U0_hists3_0_m_maxcnt_V_d0;
wire    encode4_U0_hists3_0_m_maxcnt_V_we0;
wire   [1:0] encode4_U0_hists3_0_m_maxcnt_V_address1;
wire    encode4_U0_hists3_0_m_maxcnt_V_ce1;
wire   [9:0] encode4_U0_hists3_0_m_maxcnt_V_d1;
wire    encode4_U0_hists3_0_m_maxcnt_V_we1;
wire   [1:0] encode4_U0_hists3_1_m_maxcnt_V_address0;
wire    encode4_U0_hists3_1_m_maxcnt_V_ce0;
wire   [9:0] encode4_U0_hists3_1_m_maxcnt_V_d0;
wire    encode4_U0_hists3_1_m_maxcnt_V_we0;
wire   [1:0] encode4_U0_hists3_1_m_maxcnt_V_address1;
wire    encode4_U0_hists3_1_m_maxcnt_V_ce1;
wire   [9:0] encode4_U0_hists3_1_m_maxcnt_V_d1;
wire    encode4_U0_hists3_1_m_maxcnt_V_we1;
wire   [1:0] encode4_U0_hists3_2_m_maxcnt_V_address0;
wire    encode4_U0_hists3_2_m_maxcnt_V_ce0;
wire   [9:0] encode4_U0_hists3_2_m_maxcnt_V_d0;
wire    encode4_U0_hists3_2_m_maxcnt_V_we0;
wire   [1:0] encode4_U0_hists3_2_m_maxcnt_V_address1;
wire    encode4_U0_hists3_2_m_maxcnt_V_ce1;
wire   [9:0] encode4_U0_hists3_2_m_maxcnt_V_d1;
wire    encode4_U0_hists3_2_m_maxcnt_V_we1;
wire   [1:0] encode4_U0_hists3_3_m_maxcnt_V_address0;
wire    encode4_U0_hists3_3_m_maxcnt_V_ce0;
wire   [9:0] encode4_U0_hists3_3_m_maxcnt_V_d0;
wire    encode4_U0_hists3_3_m_maxcnt_V_we0;
wire   [1:0] encode4_U0_hists3_3_m_maxcnt_V_address1;
wire    encode4_U0_hists3_3_m_maxcnt_V_ce1;
wire   [9:0] encode4_U0_hists3_3_m_maxcnt_V_d1;
wire    encode4_U0_hists3_3_m_maxcnt_V_we1;
wire   [1:0] encode4_U0_hists3_4_m_maxcnt_V_address0;
wire    encode4_U0_hists3_4_m_maxcnt_V_ce0;
wire   [9:0] encode4_U0_hists3_4_m_maxcnt_V_d0;
wire    encode4_U0_hists3_4_m_maxcnt_V_we0;
wire   [1:0] encode4_U0_hists3_4_m_maxcnt_V_address1;
wire    encode4_U0_hists3_4_m_maxcnt_V_ce1;
wire   [9:0] encode4_U0_hists3_4_m_maxcnt_V_d1;
wire    encode4_U0_hists3_4_m_maxcnt_V_we1;
wire   [1:0] encode4_U0_hists3_5_m_maxcnt_V_address0;
wire    encode4_U0_hists3_5_m_maxcnt_V_ce0;
wire   [9:0] encode4_U0_hists3_5_m_maxcnt_V_d0;
wire    encode4_U0_hists3_5_m_maxcnt_V_we0;
wire   [1:0] encode4_U0_hists3_5_m_maxcnt_V_address1;
wire    encode4_U0_hists3_5_m_maxcnt_V_ce1;
wire   [9:0] encode4_U0_hists3_5_m_maxcnt_V_d1;
wire    encode4_U0_hists3_5_m_maxcnt_V_we1;
wire   [1:0] encode4_U0_hists3_6_m_maxcnt_V_address0;
wire    encode4_U0_hists3_6_m_maxcnt_V_ce0;
wire   [9:0] encode4_U0_hists3_6_m_maxcnt_V_d0;
wire    encode4_U0_hists3_6_m_maxcnt_V_we0;
wire   [1:0] encode4_U0_hists3_6_m_maxcnt_V_address1;
wire    encode4_U0_hists3_6_m_maxcnt_V_ce1;
wire   [9:0] encode4_U0_hists3_6_m_maxcnt_V_d1;
wire    encode4_U0_hists3_6_m_maxcnt_V_we1;
wire   [1:0] encode4_U0_hists3_7_m_maxcnt_V_address0;
wire    encode4_U0_hists3_7_m_maxcnt_V_ce0;
wire   [9:0] encode4_U0_hists3_7_m_maxcnt_V_d0;
wire    encode4_U0_hists3_7_m_maxcnt_V_we0;
wire   [1:0] encode4_U0_hists3_7_m_maxcnt_V_address1;
wire    encode4_U0_hists3_7_m_maxcnt_V_ce1;
wire   [9:0] encode4_U0_hists3_7_m_maxcnt_V_d1;
wire    encode4_U0_hists3_7_m_maxcnt_V_we1;
wire   [1:0] encode4_U0_hists3_0_m_nobits_V_address0;
wire    encode4_U0_hists3_0_m_nobits_V_ce0;
wire   [3:0] encode4_U0_hists3_0_m_nobits_V_d0;
wire    encode4_U0_hists3_0_m_nobits_V_we0;
wire   [1:0] encode4_U0_hists3_0_m_nobits_V_address1;
wire    encode4_U0_hists3_0_m_nobits_V_ce1;
wire   [3:0] encode4_U0_hists3_0_m_nobits_V_d1;
wire    encode4_U0_hists3_0_m_nobits_V_we1;
wire   [1:0] encode4_U0_hists3_1_m_nobits_V_address0;
wire    encode4_U0_hists3_1_m_nobits_V_ce0;
wire   [3:0] encode4_U0_hists3_1_m_nobits_V_d0;
wire    encode4_U0_hists3_1_m_nobits_V_we0;
wire   [1:0] encode4_U0_hists3_1_m_nobits_V_address1;
wire    encode4_U0_hists3_1_m_nobits_V_ce1;
wire   [3:0] encode4_U0_hists3_1_m_nobits_V_d1;
wire    encode4_U0_hists3_1_m_nobits_V_we1;
wire   [1:0] encode4_U0_hists3_2_m_nobits_V_address0;
wire    encode4_U0_hists3_2_m_nobits_V_ce0;
wire   [3:0] encode4_U0_hists3_2_m_nobits_V_d0;
wire    encode4_U0_hists3_2_m_nobits_V_we0;
wire   [1:0] encode4_U0_hists3_2_m_nobits_V_address1;
wire    encode4_U0_hists3_2_m_nobits_V_ce1;
wire   [3:0] encode4_U0_hists3_2_m_nobits_V_d1;
wire    encode4_U0_hists3_2_m_nobits_V_we1;
wire   [1:0] encode4_U0_hists3_3_m_nobits_V_address0;
wire    encode4_U0_hists3_3_m_nobits_V_ce0;
wire   [3:0] encode4_U0_hists3_3_m_nobits_V_d0;
wire    encode4_U0_hists3_3_m_nobits_V_we0;
wire   [1:0] encode4_U0_hists3_3_m_nobits_V_address1;
wire    encode4_U0_hists3_3_m_nobits_V_ce1;
wire   [3:0] encode4_U0_hists3_3_m_nobits_V_d1;
wire    encode4_U0_hists3_3_m_nobits_V_we1;
wire   [1:0] encode4_U0_hists3_4_m_nobits_V_address0;
wire    encode4_U0_hists3_4_m_nobits_V_ce0;
wire   [3:0] encode4_U0_hists3_4_m_nobits_V_d0;
wire    encode4_U0_hists3_4_m_nobits_V_we0;
wire   [1:0] encode4_U0_hists3_4_m_nobits_V_address1;
wire    encode4_U0_hists3_4_m_nobits_V_ce1;
wire   [3:0] encode4_U0_hists3_4_m_nobits_V_d1;
wire    encode4_U0_hists3_4_m_nobits_V_we1;
wire   [1:0] encode4_U0_hists3_5_m_nobits_V_address0;
wire    encode4_U0_hists3_5_m_nobits_V_ce0;
wire   [3:0] encode4_U0_hists3_5_m_nobits_V_d0;
wire    encode4_U0_hists3_5_m_nobits_V_we0;
wire   [1:0] encode4_U0_hists3_5_m_nobits_V_address1;
wire    encode4_U0_hists3_5_m_nobits_V_ce1;
wire   [3:0] encode4_U0_hists3_5_m_nobits_V_d1;
wire    encode4_U0_hists3_5_m_nobits_V_we1;
wire   [1:0] encode4_U0_hists3_6_m_nobits_V_address0;
wire    encode4_U0_hists3_6_m_nobits_V_ce0;
wire   [3:0] encode4_U0_hists3_6_m_nobits_V_d0;
wire    encode4_U0_hists3_6_m_nobits_V_we0;
wire   [1:0] encode4_U0_hists3_6_m_nobits_V_address1;
wire    encode4_U0_hists3_6_m_nobits_V_ce1;
wire   [3:0] encode4_U0_hists3_6_m_nobits_V_d1;
wire    encode4_U0_hists3_6_m_nobits_V_we1;
wire   [1:0] encode4_U0_hists3_7_m_nobits_V_address0;
wire    encode4_U0_hists3_7_m_nobits_V_ce0;
wire   [3:0] encode4_U0_hists3_7_m_nobits_V_d0;
wire    encode4_U0_hists3_7_m_nobits_V_we0;
wire   [1:0] encode4_U0_hists3_7_m_nobits_V_address1;
wire    encode4_U0_hists3_7_m_nobits_V_ce1;
wire   [3:0] encode4_U0_hists3_7_m_nobits_V_d1;
wire    encode4_U0_hists3_7_m_nobits_V_we1;
wire   [6:0] encode4_U0_hists3_0_m_bins_0_s_address0;
wire    encode4_U0_hists3_0_m_bins_0_s_ce0;
wire   [9:0] encode4_U0_hists3_0_m_bins_0_s_d0;
wire    encode4_U0_hists3_0_m_bins_0_s_we0;
wire   [6:0] encode4_U0_hists3_0_m_bins_0_s_address1;
wire    encode4_U0_hists3_0_m_bins_0_s_ce1;
wire   [9:0] encode4_U0_hists3_0_m_bins_0_s_d1;
wire    encode4_U0_hists3_0_m_bins_0_s_we1;
wire   [5:0] encode4_U0_hists3_0_m_bins_1_s_address0;
wire    encode4_U0_hists3_0_m_bins_1_s_ce0;
wire   [9:0] encode4_U0_hists3_0_m_bins_1_s_d0;
wire    encode4_U0_hists3_0_m_bins_1_s_we0;
wire   [5:0] encode4_U0_hists3_0_m_bins_1_s_address1;
wire    encode4_U0_hists3_0_m_bins_1_s_ce1;
wire   [9:0] encode4_U0_hists3_0_m_bins_1_s_d1;
wire    encode4_U0_hists3_0_m_bins_1_s_we1;
wire   [6:0] encode4_U0_hists3_1_m_bins_0_s_address0;
wire    encode4_U0_hists3_1_m_bins_0_s_ce0;
wire   [9:0] encode4_U0_hists3_1_m_bins_0_s_d0;
wire    encode4_U0_hists3_1_m_bins_0_s_we0;
wire   [6:0] encode4_U0_hists3_1_m_bins_0_s_address1;
wire    encode4_U0_hists3_1_m_bins_0_s_ce1;
wire   [9:0] encode4_U0_hists3_1_m_bins_0_s_d1;
wire    encode4_U0_hists3_1_m_bins_0_s_we1;
wire   [5:0] encode4_U0_hists3_1_m_bins_1_s_address0;
wire    encode4_U0_hists3_1_m_bins_1_s_ce0;
wire   [9:0] encode4_U0_hists3_1_m_bins_1_s_d0;
wire    encode4_U0_hists3_1_m_bins_1_s_we0;
wire   [5:0] encode4_U0_hists3_1_m_bins_1_s_address1;
wire    encode4_U0_hists3_1_m_bins_1_s_ce1;
wire   [9:0] encode4_U0_hists3_1_m_bins_1_s_d1;
wire    encode4_U0_hists3_1_m_bins_1_s_we1;
wire   [6:0] encode4_U0_hists3_2_m_bins_0_s_address0;
wire    encode4_U0_hists3_2_m_bins_0_s_ce0;
wire   [9:0] encode4_U0_hists3_2_m_bins_0_s_d0;
wire    encode4_U0_hists3_2_m_bins_0_s_we0;
wire   [6:0] encode4_U0_hists3_2_m_bins_0_s_address1;
wire    encode4_U0_hists3_2_m_bins_0_s_ce1;
wire   [9:0] encode4_U0_hists3_2_m_bins_0_s_d1;
wire    encode4_U0_hists3_2_m_bins_0_s_we1;
wire   [5:0] encode4_U0_hists3_2_m_bins_1_s_address0;
wire    encode4_U0_hists3_2_m_bins_1_s_ce0;
wire   [9:0] encode4_U0_hists3_2_m_bins_1_s_d0;
wire    encode4_U0_hists3_2_m_bins_1_s_we0;
wire   [5:0] encode4_U0_hists3_2_m_bins_1_s_address1;
wire    encode4_U0_hists3_2_m_bins_1_s_ce1;
wire   [9:0] encode4_U0_hists3_2_m_bins_1_s_d1;
wire    encode4_U0_hists3_2_m_bins_1_s_we1;
wire   [6:0] encode4_U0_hists3_3_m_bins_0_s_address0;
wire    encode4_U0_hists3_3_m_bins_0_s_ce0;
wire   [9:0] encode4_U0_hists3_3_m_bins_0_s_d0;
wire    encode4_U0_hists3_3_m_bins_0_s_we0;
wire   [6:0] encode4_U0_hists3_3_m_bins_0_s_address1;
wire    encode4_U0_hists3_3_m_bins_0_s_ce1;
wire   [9:0] encode4_U0_hists3_3_m_bins_0_s_d1;
wire    encode4_U0_hists3_3_m_bins_0_s_we1;
wire   [5:0] encode4_U0_hists3_3_m_bins_1_s_address0;
wire    encode4_U0_hists3_3_m_bins_1_s_ce0;
wire   [9:0] encode4_U0_hists3_3_m_bins_1_s_d0;
wire    encode4_U0_hists3_3_m_bins_1_s_we0;
wire   [5:0] encode4_U0_hists3_3_m_bins_1_s_address1;
wire    encode4_U0_hists3_3_m_bins_1_s_ce1;
wire   [9:0] encode4_U0_hists3_3_m_bins_1_s_d1;
wire    encode4_U0_hists3_3_m_bins_1_s_we1;
wire   [6:0] encode4_U0_hists3_4_m_bins_0_s_address0;
wire    encode4_U0_hists3_4_m_bins_0_s_ce0;
wire   [9:0] encode4_U0_hists3_4_m_bins_0_s_d0;
wire    encode4_U0_hists3_4_m_bins_0_s_we0;
wire   [6:0] encode4_U0_hists3_4_m_bins_0_s_address1;
wire    encode4_U0_hists3_4_m_bins_0_s_ce1;
wire   [9:0] encode4_U0_hists3_4_m_bins_0_s_d1;
wire    encode4_U0_hists3_4_m_bins_0_s_we1;
wire   [5:0] encode4_U0_hists3_4_m_bins_1_s_address0;
wire    encode4_U0_hists3_4_m_bins_1_s_ce0;
wire   [9:0] encode4_U0_hists3_4_m_bins_1_s_d0;
wire    encode4_U0_hists3_4_m_bins_1_s_we0;
wire   [5:0] encode4_U0_hists3_4_m_bins_1_s_address1;
wire    encode4_U0_hists3_4_m_bins_1_s_ce1;
wire   [9:0] encode4_U0_hists3_4_m_bins_1_s_d1;
wire    encode4_U0_hists3_4_m_bins_1_s_we1;
wire   [6:0] encode4_U0_hists3_5_m_bins_0_s_address0;
wire    encode4_U0_hists3_5_m_bins_0_s_ce0;
wire   [9:0] encode4_U0_hists3_5_m_bins_0_s_d0;
wire    encode4_U0_hists3_5_m_bins_0_s_we0;
wire   [6:0] encode4_U0_hists3_5_m_bins_0_s_address1;
wire    encode4_U0_hists3_5_m_bins_0_s_ce1;
wire   [9:0] encode4_U0_hists3_5_m_bins_0_s_d1;
wire    encode4_U0_hists3_5_m_bins_0_s_we1;
wire   [5:0] encode4_U0_hists3_5_m_bins_1_s_address0;
wire    encode4_U0_hists3_5_m_bins_1_s_ce0;
wire   [9:0] encode4_U0_hists3_5_m_bins_1_s_d0;
wire    encode4_U0_hists3_5_m_bins_1_s_we0;
wire   [5:0] encode4_U0_hists3_5_m_bins_1_s_address1;
wire    encode4_U0_hists3_5_m_bins_1_s_ce1;
wire   [9:0] encode4_U0_hists3_5_m_bins_1_s_d1;
wire    encode4_U0_hists3_5_m_bins_1_s_we1;
wire   [6:0] encode4_U0_hists3_6_m_bins_0_s_address0;
wire    encode4_U0_hists3_6_m_bins_0_s_ce0;
wire   [9:0] encode4_U0_hists3_6_m_bins_0_s_d0;
wire    encode4_U0_hists3_6_m_bins_0_s_we0;
wire   [6:0] encode4_U0_hists3_6_m_bins_0_s_address1;
wire    encode4_U0_hists3_6_m_bins_0_s_ce1;
wire   [9:0] encode4_U0_hists3_6_m_bins_0_s_d1;
wire    encode4_U0_hists3_6_m_bins_0_s_we1;
wire   [5:0] encode4_U0_hists3_6_m_bins_1_s_address0;
wire    encode4_U0_hists3_6_m_bins_1_s_ce0;
wire   [9:0] encode4_U0_hists3_6_m_bins_1_s_d0;
wire    encode4_U0_hists3_6_m_bins_1_s_we0;
wire   [5:0] encode4_U0_hists3_6_m_bins_1_s_address1;
wire    encode4_U0_hists3_6_m_bins_1_s_ce1;
wire   [9:0] encode4_U0_hists3_6_m_bins_1_s_d1;
wire    encode4_U0_hists3_6_m_bins_1_s_we1;
wire   [6:0] encode4_U0_hists3_7_m_bins_0_s_address0;
wire    encode4_U0_hists3_7_m_bins_0_s_ce0;
wire   [9:0] encode4_U0_hists3_7_m_bins_0_s_d0;
wire    encode4_U0_hists3_7_m_bins_0_s_we0;
wire   [6:0] encode4_U0_hists3_7_m_bins_0_s_address1;
wire    encode4_U0_hists3_7_m_bins_0_s_ce1;
wire   [9:0] encode4_U0_hists3_7_m_bins_0_s_d1;
wire    encode4_U0_hists3_7_m_bins_0_s_we1;
wire   [5:0] encode4_U0_hists3_7_m_bins_1_s_address0;
wire    encode4_U0_hists3_7_m_bins_1_s_ce0;
wire   [9:0] encode4_U0_hists3_7_m_bins_1_s_d0;
wire    encode4_U0_hists3_7_m_bins_1_s_we0;
wire   [5:0] encode4_U0_hists3_7_m_bins_1_s_address1;
wire    encode4_U0_hists3_7_m_bins_1_s_ce1;
wire   [9:0] encode4_U0_hists3_7_m_bins_1_s_d1;
wire    encode4_U0_hists3_7_m_bins_1_s_we1;
wire   [12:0] encode4_U0_adcs0_0_V_address0;
wire    encode4_U0_adcs0_0_V_ce0;
wire   [11:0] encode4_U0_adcs0_0_V_d0;
wire    encode4_U0_adcs0_0_V_we0;
wire   [12:0] encode4_U0_adcs0_0_V_address1;
wire    encode4_U0_adcs0_0_V_ce1;
wire   [11:0] encode4_U0_adcs0_0_V_d1;
wire    encode4_U0_adcs0_0_V_we1;
wire   [12:0] encode4_U0_adcs0_1_V_address0;
wire    encode4_U0_adcs0_1_V_ce0;
wire   [11:0] encode4_U0_adcs0_1_V_d0;
wire    encode4_U0_adcs0_1_V_we0;
wire   [12:0] encode4_U0_adcs0_1_V_address1;
wire    encode4_U0_adcs0_1_V_ce1;
wire   [11:0] encode4_U0_adcs0_1_V_d1;
wire    encode4_U0_adcs0_1_V_we1;
wire   [12:0] encode4_U0_adcs0_2_V_address0;
wire    encode4_U0_adcs0_2_V_ce0;
wire   [11:0] encode4_U0_adcs0_2_V_d0;
wire    encode4_U0_adcs0_2_V_we0;
wire   [12:0] encode4_U0_adcs0_2_V_address1;
wire    encode4_U0_adcs0_2_V_ce1;
wire   [11:0] encode4_U0_adcs0_2_V_d1;
wire    encode4_U0_adcs0_2_V_we1;
wire   [12:0] encode4_U0_adcs0_3_V_address0;
wire    encode4_U0_adcs0_3_V_ce0;
wire   [11:0] encode4_U0_adcs0_3_V_d0;
wire    encode4_U0_adcs0_3_V_we0;
wire   [12:0] encode4_U0_adcs0_3_V_address1;
wire    encode4_U0_adcs0_3_V_ce1;
wire   [11:0] encode4_U0_adcs0_3_V_d1;
wire    encode4_U0_adcs0_3_V_we1;
wire   [12:0] encode4_U0_adcs1_0_V_address0;
wire    encode4_U0_adcs1_0_V_ce0;
wire   [11:0] encode4_U0_adcs1_0_V_d0;
wire    encode4_U0_adcs1_0_V_we0;
wire   [12:0] encode4_U0_adcs1_0_V_address1;
wire    encode4_U0_adcs1_0_V_ce1;
wire   [11:0] encode4_U0_adcs1_0_V_d1;
wire    encode4_U0_adcs1_0_V_we1;
wire   [12:0] encode4_U0_adcs1_1_V_address0;
wire    encode4_U0_adcs1_1_V_ce0;
wire   [11:0] encode4_U0_adcs1_1_V_d0;
wire    encode4_U0_adcs1_1_V_we0;
wire   [12:0] encode4_U0_adcs1_1_V_address1;
wire    encode4_U0_adcs1_1_V_ce1;
wire   [11:0] encode4_U0_adcs1_1_V_d1;
wire    encode4_U0_adcs1_1_V_we1;
wire   [12:0] encode4_U0_adcs1_2_V_address0;
wire    encode4_U0_adcs1_2_V_ce0;
wire   [11:0] encode4_U0_adcs1_2_V_d0;
wire    encode4_U0_adcs1_2_V_we0;
wire   [12:0] encode4_U0_adcs1_2_V_address1;
wire    encode4_U0_adcs1_2_V_ce1;
wire   [11:0] encode4_U0_adcs1_2_V_d1;
wire    encode4_U0_adcs1_2_V_we1;
wire   [12:0] encode4_U0_adcs1_3_V_address0;
wire    encode4_U0_adcs1_3_V_ce0;
wire   [11:0] encode4_U0_adcs1_3_V_d0;
wire    encode4_U0_adcs1_3_V_we0;
wire   [12:0] encode4_U0_adcs1_3_V_address1;
wire    encode4_U0_adcs1_3_V_ce1;
wire   [11:0] encode4_U0_adcs1_3_V_d1;
wire    encode4_U0_adcs1_3_V_we1;
wire   [12:0] encode4_U0_adcs2_0_V_address0;
wire    encode4_U0_adcs2_0_V_ce0;
wire   [11:0] encode4_U0_adcs2_0_V_d0;
wire    encode4_U0_adcs2_0_V_we0;
wire   [12:0] encode4_U0_adcs2_0_V_address1;
wire    encode4_U0_adcs2_0_V_ce1;
wire   [11:0] encode4_U0_adcs2_0_V_d1;
wire    encode4_U0_adcs2_0_V_we1;
wire   [12:0] encode4_U0_adcs2_1_V_address0;
wire    encode4_U0_adcs2_1_V_ce0;
wire   [11:0] encode4_U0_adcs2_1_V_d0;
wire    encode4_U0_adcs2_1_V_we0;
wire   [12:0] encode4_U0_adcs2_1_V_address1;
wire    encode4_U0_adcs2_1_V_ce1;
wire   [11:0] encode4_U0_adcs2_1_V_d1;
wire    encode4_U0_adcs2_1_V_we1;
wire   [12:0] encode4_U0_adcs2_2_V_address0;
wire    encode4_U0_adcs2_2_V_ce0;
wire   [11:0] encode4_U0_adcs2_2_V_d0;
wire    encode4_U0_adcs2_2_V_we0;
wire   [12:0] encode4_U0_adcs2_2_V_address1;
wire    encode4_U0_adcs2_2_V_ce1;
wire   [11:0] encode4_U0_adcs2_2_V_d1;
wire    encode4_U0_adcs2_2_V_we1;
wire   [12:0] encode4_U0_adcs2_3_V_address0;
wire    encode4_U0_adcs2_3_V_ce0;
wire   [11:0] encode4_U0_adcs2_3_V_d0;
wire    encode4_U0_adcs2_3_V_we0;
wire   [12:0] encode4_U0_adcs2_3_V_address1;
wire    encode4_U0_adcs2_3_V_ce1;
wire   [11:0] encode4_U0_adcs2_3_V_d1;
wire    encode4_U0_adcs2_3_V_we1;
wire   [12:0] encode4_U0_adcs3_0_V_address0;
wire    encode4_U0_adcs3_0_V_ce0;
wire   [11:0] encode4_U0_adcs3_0_V_d0;
wire    encode4_U0_adcs3_0_V_we0;
wire   [12:0] encode4_U0_adcs3_0_V_address1;
wire    encode4_U0_adcs3_0_V_ce1;
wire   [11:0] encode4_U0_adcs3_0_V_d1;
wire    encode4_U0_adcs3_0_V_we1;
wire   [12:0] encode4_U0_adcs3_1_V_address0;
wire    encode4_U0_adcs3_1_V_ce0;
wire   [11:0] encode4_U0_adcs3_1_V_d0;
wire    encode4_U0_adcs3_1_V_we0;
wire   [12:0] encode4_U0_adcs3_1_V_address1;
wire    encode4_U0_adcs3_1_V_ce1;
wire   [11:0] encode4_U0_adcs3_1_V_d1;
wire    encode4_U0_adcs3_1_V_we1;
wire   [12:0] encode4_U0_adcs3_2_V_address0;
wire    encode4_U0_adcs3_2_V_ce0;
wire   [11:0] encode4_U0_adcs3_2_V_d0;
wire    encode4_U0_adcs3_2_V_we0;
wire   [12:0] encode4_U0_adcs3_2_V_address1;
wire    encode4_U0_adcs3_2_V_ce1;
wire   [11:0] encode4_U0_adcs3_2_V_d1;
wire    encode4_U0_adcs3_2_V_we1;
wire   [12:0] encode4_U0_adcs3_3_V_address0;
wire    encode4_U0_adcs3_3_V_ce0;
wire   [11:0] encode4_U0_adcs3_3_V_d0;
wire    encode4_U0_adcs3_3_V_we0;
wire   [12:0] encode4_U0_adcs3_3_V_address1;
wire    encode4_U0_adcs3_3_V_ce1;
wire   [11:0] encode4_U0_adcs3_3_V_d1;
wire    encode4_U0_adcs3_3_V_we1;
wire    encode4_U0_etx_0_ha_m_ccur_ap_vld;
wire    encode4_U0_etx_0_ha_m_cidx_ap_vld;
wire    encode4_U0_etx_0_ba_m_ccur_ap_vld;
wire    encode4_U0_etx_0_ba_m_cidx_ap_vld;
wire    encode4_U0_hists0_0_m_omask_V_read;
wire    encode4_U0_hists0_1_m_omask_V_read;
wire    encode4_U0_hists0_2_m_omask_V_read;
wire    encode4_U0_hists0_3_m_omask_V_read;
wire    encode4_U0_hists0_4_m_omask_V_read;
wire    encode4_U0_hists0_5_m_omask_V_read;
wire    encode4_U0_hists0_6_m_omask_V_read;
wire    encode4_U0_hists0_7_m_omask_V_read;
wire    encode4_U0_hists0_0_m_maxcnt_V_read;
wire    encode4_U0_hists0_1_m_maxcnt_V_read;
wire    encode4_U0_hists0_2_m_maxcnt_V_read;
wire    encode4_U0_hists0_3_m_maxcnt_V_read;
wire    encode4_U0_hists0_4_m_maxcnt_V_read;
wire    encode4_U0_hists0_5_m_maxcnt_V_read;
wire    encode4_U0_hists0_6_m_maxcnt_V_read;
wire    encode4_U0_hists0_7_m_maxcnt_V_read;
wire    encode4_U0_hists0_0_m_nobits_V_read;
wire    encode4_U0_hists0_1_m_nobits_V_read;
wire    encode4_U0_hists0_2_m_nobits_V_read;
wire    encode4_U0_hists0_3_m_nobits_V_read;
wire    encode4_U0_hists0_4_m_nobits_V_read;
wire    encode4_U0_hists0_5_m_nobits_V_read;
wire    encode4_U0_hists0_6_m_nobits_V_read;
wire    encode4_U0_hists0_7_m_nobits_V_read;
wire    encode4_U0_hists0_0_m_bins_0_s_read;
wire    encode4_U0_hists0_0_m_bins_1_s_read;
wire    encode4_U0_hists0_1_m_bins_0_s_read;
wire    encode4_U0_hists0_1_m_bins_1_s_read;
wire    encode4_U0_hists0_2_m_bins_0_s_read;
wire    encode4_U0_hists0_2_m_bins_1_s_read;
wire    encode4_U0_hists0_3_m_bins_0_s_read;
wire    encode4_U0_hists0_3_m_bins_1_s_read;
wire    encode4_U0_hists0_4_m_bins_0_s_read;
wire    encode4_U0_hists0_4_m_bins_1_s_read;
wire    encode4_U0_hists0_5_m_bins_0_s_read;
wire    encode4_U0_hists0_5_m_bins_1_s_read;
wire    encode4_U0_hists0_6_m_bins_0_s_read;
wire    encode4_U0_hists0_6_m_bins_1_s_read;
wire    encode4_U0_hists0_7_m_bins_0_s_read;
wire    encode4_U0_hists0_7_m_bins_1_s_read;
wire    encode4_U0_adcs0_0_V_read;
wire    encode4_U0_adcs0_1_V_read;
wire    encode4_U0_adcs0_2_V_read;
wire    encode4_U0_adcs0_3_V_read;
wire    encode4_U0_ap_done;
wire    encode4_U0_etx_1_ha_m_ccur_ap_vld;
wire    encode4_U0_etx_1_ha_m_cidx_ap_vld;
wire    encode4_U0_etx_1_ba_m_ccur_ap_vld;
wire    encode4_U0_etx_1_ba_m_cidx_ap_vld;
wire    encode4_U0_hists1_0_m_omask_V_read;
wire    encode4_U0_hists1_1_m_omask_V_read;
wire    encode4_U0_hists1_2_m_omask_V_read;
wire    encode4_U0_hists1_3_m_omask_V_read;
wire    encode4_U0_hists1_4_m_omask_V_read;
wire    encode4_U0_hists1_5_m_omask_V_read;
wire    encode4_U0_hists1_6_m_omask_V_read;
wire    encode4_U0_hists1_7_m_omask_V_read;
wire    encode4_U0_hists1_0_m_maxcnt_V_read;
wire    encode4_U0_hists1_1_m_maxcnt_V_read;
wire    encode4_U0_hists1_2_m_maxcnt_V_read;
wire    encode4_U0_hists1_3_m_maxcnt_V_read;
wire    encode4_U0_hists1_4_m_maxcnt_V_read;
wire    encode4_U0_hists1_5_m_maxcnt_V_read;
wire    encode4_U0_hists1_6_m_maxcnt_V_read;
wire    encode4_U0_hists1_7_m_maxcnt_V_read;
wire    encode4_U0_hists1_0_m_nobits_V_read;
wire    encode4_U0_hists1_1_m_nobits_V_read;
wire    encode4_U0_hists1_2_m_nobits_V_read;
wire    encode4_U0_hists1_3_m_nobits_V_read;
wire    encode4_U0_hists1_4_m_nobits_V_read;
wire    encode4_U0_hists1_5_m_nobits_V_read;
wire    encode4_U0_hists1_6_m_nobits_V_read;
wire    encode4_U0_hists1_7_m_nobits_V_read;
wire    encode4_U0_hists1_0_m_bins_0_s_read;
wire    encode4_U0_hists1_0_m_bins_1_s_read;
wire    encode4_U0_hists1_1_m_bins_0_s_read;
wire    encode4_U0_hists1_1_m_bins_1_s_read;
wire    encode4_U0_hists1_2_m_bins_0_s_read;
wire    encode4_U0_hists1_2_m_bins_1_s_read;
wire    encode4_U0_hists1_3_m_bins_0_s_read;
wire    encode4_U0_hists1_3_m_bins_1_s_read;
wire    encode4_U0_hists1_4_m_bins_0_s_read;
wire    encode4_U0_hists1_4_m_bins_1_s_read;
wire    encode4_U0_hists1_5_m_bins_0_s_read;
wire    encode4_U0_hists1_5_m_bins_1_s_read;
wire    encode4_U0_hists1_6_m_bins_0_s_read;
wire    encode4_U0_hists1_6_m_bins_1_s_read;
wire    encode4_U0_hists1_7_m_bins_0_s_read;
wire    encode4_U0_hists1_7_m_bins_1_s_read;
wire    encode4_U0_adcs1_0_V_read;
wire    encode4_U0_adcs1_1_V_read;
wire    encode4_U0_adcs1_2_V_read;
wire    encode4_U0_adcs1_3_V_read;
wire    encode4_U0_etx_2_ha_m_ccur_ap_vld;
wire    encode4_U0_etx_2_ha_m_cidx_ap_vld;
wire    encode4_U0_etx_2_ba_m_ccur_ap_vld;
wire    encode4_U0_etx_2_ba_m_cidx_ap_vld;
wire    encode4_U0_hists2_0_m_omask_V_read;
wire    encode4_U0_hists2_1_m_omask_V_read;
wire    encode4_U0_hists2_2_m_omask_V_read;
wire    encode4_U0_hists2_3_m_omask_V_read;
wire    encode4_U0_hists2_4_m_omask_V_read;
wire    encode4_U0_hists2_5_m_omask_V_read;
wire    encode4_U0_hists2_6_m_omask_V_read;
wire    encode4_U0_hists2_7_m_omask_V_read;
wire    encode4_U0_hists2_0_m_maxcnt_V_read;
wire    encode4_U0_hists2_1_m_maxcnt_V_read;
wire    encode4_U0_hists2_2_m_maxcnt_V_read;
wire    encode4_U0_hists2_3_m_maxcnt_V_read;
wire    encode4_U0_hists2_4_m_maxcnt_V_read;
wire    encode4_U0_hists2_5_m_maxcnt_V_read;
wire    encode4_U0_hists2_6_m_maxcnt_V_read;
wire    encode4_U0_hists2_7_m_maxcnt_V_read;
wire    encode4_U0_hists2_0_m_nobits_V_read;
wire    encode4_U0_hists2_1_m_nobits_V_read;
wire    encode4_U0_hists2_2_m_nobits_V_read;
wire    encode4_U0_hists2_3_m_nobits_V_read;
wire    encode4_U0_hists2_4_m_nobits_V_read;
wire    encode4_U0_hists2_5_m_nobits_V_read;
wire    encode4_U0_hists2_6_m_nobits_V_read;
wire    encode4_U0_hists2_7_m_nobits_V_read;
wire    encode4_U0_hists2_0_m_bins_0_s_read;
wire    encode4_U0_hists2_0_m_bins_1_s_read;
wire    encode4_U0_hists2_1_m_bins_0_s_read;
wire    encode4_U0_hists2_1_m_bins_1_s_read;
wire    encode4_U0_hists2_2_m_bins_0_s_read;
wire    encode4_U0_hists2_2_m_bins_1_s_read;
wire    encode4_U0_hists2_3_m_bins_0_s_read;
wire    encode4_U0_hists2_3_m_bins_1_s_read;
wire    encode4_U0_hists2_4_m_bins_0_s_read;
wire    encode4_U0_hists2_4_m_bins_1_s_read;
wire    encode4_U0_hists2_5_m_bins_0_s_read;
wire    encode4_U0_hists2_5_m_bins_1_s_read;
wire    encode4_U0_hists2_6_m_bins_0_s_read;
wire    encode4_U0_hists2_6_m_bins_1_s_read;
wire    encode4_U0_hists2_7_m_bins_0_s_read;
wire    encode4_U0_hists2_7_m_bins_1_s_read;
wire    encode4_U0_adcs2_0_V_read;
wire    encode4_U0_adcs2_1_V_read;
wire    encode4_U0_adcs2_2_V_read;
wire    encode4_U0_adcs2_3_V_read;
wire    encode4_U0_etx_3_ha_m_ccur_ap_vld;
wire    encode4_U0_etx_3_ha_m_cidx_ap_vld;
wire    encode4_U0_etx_3_ba_m_ccur_ap_vld;
wire    encode4_U0_etx_3_ba_m_cidx_ap_vld;
wire    encode4_U0_hists3_0_m_omask_V_read;
wire    encode4_U0_hists3_1_m_omask_V_read;
wire    encode4_U0_hists3_2_m_omask_V_read;
wire    encode4_U0_hists3_3_m_omask_V_read;
wire    encode4_U0_hists3_4_m_omask_V_read;
wire    encode4_U0_hists3_5_m_omask_V_read;
wire    encode4_U0_hists3_6_m_omask_V_read;
wire    encode4_U0_hists3_7_m_omask_V_read;
wire    encode4_U0_hists3_0_m_maxcnt_V_read;
wire    encode4_U0_hists3_1_m_maxcnt_V_read;
wire    encode4_U0_hists3_2_m_maxcnt_V_read;
wire    encode4_U0_hists3_3_m_maxcnt_V_read;
wire    encode4_U0_hists3_4_m_maxcnt_V_read;
wire    encode4_U0_hists3_5_m_maxcnt_V_read;
wire    encode4_U0_hists3_6_m_maxcnt_V_read;
wire    encode4_U0_hists3_7_m_maxcnt_V_read;
wire    encode4_U0_hists3_0_m_nobits_V_read;
wire    encode4_U0_hists3_1_m_nobits_V_read;
wire    encode4_U0_hists3_2_m_nobits_V_read;
wire    encode4_U0_hists3_3_m_nobits_V_read;
wire    encode4_U0_hists3_4_m_nobits_V_read;
wire    encode4_U0_hists3_5_m_nobits_V_read;
wire    encode4_U0_hists3_6_m_nobits_V_read;
wire    encode4_U0_hists3_7_m_nobits_V_read;
wire    encode4_U0_hists3_0_m_bins_0_s_read;
wire    encode4_U0_hists3_0_m_bins_1_s_read;
wire    encode4_U0_hists3_1_m_bins_0_s_read;
wire    encode4_U0_hists3_1_m_bins_1_s_read;
wire    encode4_U0_hists3_2_m_bins_0_s_read;
wire    encode4_U0_hists3_2_m_bins_1_s_read;
wire    encode4_U0_hists3_3_m_bins_0_s_read;
wire    encode4_U0_hists3_3_m_bins_1_s_read;
wire    encode4_U0_hists3_4_m_bins_0_s_read;
wire    encode4_U0_hists3_4_m_bins_1_s_read;
wire    encode4_U0_hists3_5_m_bins_0_s_read;
wire    encode4_U0_hists3_5_m_bins_1_s_read;
wire    encode4_U0_hists3_6_m_bins_0_s_read;
wire    encode4_U0_hists3_6_m_bins_1_s_read;
wire    encode4_U0_hists3_7_m_bins_0_s_read;
wire    encode4_U0_hists3_7_m_bins_1_s_read;
wire    encode4_U0_adcs3_0_V_read;
wire    encode4_U0_adcs3_1_V_read;
wire    encode4_U0_adcs3_2_V_read;
wire    encode4_U0_adcs3_3_V_read;
wire    encode4_U0_ap_start;
wire    encode4_U0_ap_ready;
wire    encode4_U0_ap_idle;
wire    encode4_U0_ap_continue;
wire    encode4_U0_hists0_0_m_omask_V_full_n;
wire    encode4_U0_hists0_0_m_omask_V_write;
wire    encode4_U0_hists0_1_m_omask_V_full_n;
wire    encode4_U0_hists0_1_m_omask_V_write;
wire    encode4_U0_hists0_2_m_omask_V_full_n;
wire    encode4_U0_hists0_2_m_omask_V_write;
wire    encode4_U0_hists0_3_m_omask_V_full_n;
wire    encode4_U0_hists0_3_m_omask_V_write;
wire    encode4_U0_hists0_4_m_omask_V_full_n;
wire    encode4_U0_hists0_4_m_omask_V_write;
wire    encode4_U0_hists0_5_m_omask_V_full_n;
wire    encode4_U0_hists0_5_m_omask_V_write;
wire    encode4_U0_hists0_6_m_omask_V_full_n;
wire    encode4_U0_hists0_6_m_omask_V_write;
wire    encode4_U0_hists0_7_m_omask_V_full_n;
wire    encode4_U0_hists0_7_m_omask_V_write;
wire    encode4_U0_hists0_0_m_maxcnt_V_full_n;
wire    encode4_U0_hists0_0_m_maxcnt_V_write;
wire    encode4_U0_hists0_1_m_maxcnt_V_full_n;
wire    encode4_U0_hists0_1_m_maxcnt_V_write;
wire    encode4_U0_hists0_2_m_maxcnt_V_full_n;
wire    encode4_U0_hists0_2_m_maxcnt_V_write;
wire    encode4_U0_hists0_3_m_maxcnt_V_full_n;
wire    encode4_U0_hists0_3_m_maxcnt_V_write;
wire    encode4_U0_hists0_4_m_maxcnt_V_full_n;
wire    encode4_U0_hists0_4_m_maxcnt_V_write;
wire    encode4_U0_hists0_5_m_maxcnt_V_full_n;
wire    encode4_U0_hists0_5_m_maxcnt_V_write;
wire    encode4_U0_hists0_6_m_maxcnt_V_full_n;
wire    encode4_U0_hists0_6_m_maxcnt_V_write;
wire    encode4_U0_hists0_7_m_maxcnt_V_full_n;
wire    encode4_U0_hists0_7_m_maxcnt_V_write;
wire    encode4_U0_hists0_0_m_nobits_V_full_n;
wire    encode4_U0_hists0_0_m_nobits_V_write;
wire    encode4_U0_hists0_1_m_nobits_V_full_n;
wire    encode4_U0_hists0_1_m_nobits_V_write;
wire    encode4_U0_hists0_2_m_nobits_V_full_n;
wire    encode4_U0_hists0_2_m_nobits_V_write;
wire    encode4_U0_hists0_3_m_nobits_V_full_n;
wire    encode4_U0_hists0_3_m_nobits_V_write;
wire    encode4_U0_hists0_4_m_nobits_V_full_n;
wire    encode4_U0_hists0_4_m_nobits_V_write;
wire    encode4_U0_hists0_5_m_nobits_V_full_n;
wire    encode4_U0_hists0_5_m_nobits_V_write;
wire    encode4_U0_hists0_6_m_nobits_V_full_n;
wire    encode4_U0_hists0_6_m_nobits_V_write;
wire    encode4_U0_hists0_7_m_nobits_V_full_n;
wire    encode4_U0_hists0_7_m_nobits_V_write;
wire    encode4_U0_hists0_0_m_bins_0_s_full_n;
wire    encode4_U0_hists0_0_m_bins_0_s_write;
wire    encode4_U0_hists0_0_m_bins_1_s_full_n;
wire    encode4_U0_hists0_0_m_bins_1_s_write;
wire    encode4_U0_hists0_1_m_bins_0_s_full_n;
wire    encode4_U0_hists0_1_m_bins_0_s_write;
wire    encode4_U0_hists0_1_m_bins_1_s_full_n;
wire    encode4_U0_hists0_1_m_bins_1_s_write;
wire    encode4_U0_hists0_2_m_bins_0_s_full_n;
wire    encode4_U0_hists0_2_m_bins_0_s_write;
wire    encode4_U0_hists0_2_m_bins_1_s_full_n;
wire    encode4_U0_hists0_2_m_bins_1_s_write;
wire    encode4_U0_hists0_3_m_bins_0_s_full_n;
wire    encode4_U0_hists0_3_m_bins_0_s_write;
wire    encode4_U0_hists0_3_m_bins_1_s_full_n;
wire    encode4_U0_hists0_3_m_bins_1_s_write;
wire    encode4_U0_hists0_4_m_bins_0_s_full_n;
wire    encode4_U0_hists0_4_m_bins_0_s_write;
wire    encode4_U0_hists0_4_m_bins_1_s_full_n;
wire    encode4_U0_hists0_4_m_bins_1_s_write;
wire    encode4_U0_hists0_5_m_bins_0_s_full_n;
wire    encode4_U0_hists0_5_m_bins_0_s_write;
wire    encode4_U0_hists0_5_m_bins_1_s_full_n;
wire    encode4_U0_hists0_5_m_bins_1_s_write;
wire    encode4_U0_hists0_6_m_bins_0_s_full_n;
wire    encode4_U0_hists0_6_m_bins_0_s_write;
wire    encode4_U0_hists0_6_m_bins_1_s_full_n;
wire    encode4_U0_hists0_6_m_bins_1_s_write;
wire    encode4_U0_hists0_7_m_bins_0_s_full_n;
wire    encode4_U0_hists0_7_m_bins_0_s_write;
wire    encode4_U0_hists0_7_m_bins_1_s_full_n;
wire    encode4_U0_hists0_7_m_bins_1_s_write;
wire    encode4_U0_hists1_0_m_omask_V_full_n;
wire    encode4_U0_hists1_0_m_omask_V_write;
wire    encode4_U0_hists1_1_m_omask_V_full_n;
wire    encode4_U0_hists1_1_m_omask_V_write;
wire    encode4_U0_hists1_2_m_omask_V_full_n;
wire    encode4_U0_hists1_2_m_omask_V_write;
wire    encode4_U0_hists1_3_m_omask_V_full_n;
wire    encode4_U0_hists1_3_m_omask_V_write;
wire    encode4_U0_hists1_4_m_omask_V_full_n;
wire    encode4_U0_hists1_4_m_omask_V_write;
wire    encode4_U0_hists1_5_m_omask_V_full_n;
wire    encode4_U0_hists1_5_m_omask_V_write;
wire    encode4_U0_hists1_6_m_omask_V_full_n;
wire    encode4_U0_hists1_6_m_omask_V_write;
wire    encode4_U0_hists1_7_m_omask_V_full_n;
wire    encode4_U0_hists1_7_m_omask_V_write;
wire    encode4_U0_hists1_0_m_maxcnt_V_full_n;
wire    encode4_U0_hists1_0_m_maxcnt_V_write;
wire    encode4_U0_hists1_1_m_maxcnt_V_full_n;
wire    encode4_U0_hists1_1_m_maxcnt_V_write;
wire    encode4_U0_hists1_2_m_maxcnt_V_full_n;
wire    encode4_U0_hists1_2_m_maxcnt_V_write;
wire    encode4_U0_hists1_3_m_maxcnt_V_full_n;
wire    encode4_U0_hists1_3_m_maxcnt_V_write;
wire    encode4_U0_hists1_4_m_maxcnt_V_full_n;
wire    encode4_U0_hists1_4_m_maxcnt_V_write;
wire    encode4_U0_hists1_5_m_maxcnt_V_full_n;
wire    encode4_U0_hists1_5_m_maxcnt_V_write;
wire    encode4_U0_hists1_6_m_maxcnt_V_full_n;
wire    encode4_U0_hists1_6_m_maxcnt_V_write;
wire    encode4_U0_hists1_7_m_maxcnt_V_full_n;
wire    encode4_U0_hists1_7_m_maxcnt_V_write;
wire    encode4_U0_hists1_0_m_nobits_V_full_n;
wire    encode4_U0_hists1_0_m_nobits_V_write;
wire    encode4_U0_hists1_1_m_nobits_V_full_n;
wire    encode4_U0_hists1_1_m_nobits_V_write;
wire    encode4_U0_hists1_2_m_nobits_V_full_n;
wire    encode4_U0_hists1_2_m_nobits_V_write;
wire    encode4_U0_hists1_3_m_nobits_V_full_n;
wire    encode4_U0_hists1_3_m_nobits_V_write;
wire    encode4_U0_hists1_4_m_nobits_V_full_n;
wire    encode4_U0_hists1_4_m_nobits_V_write;
wire    encode4_U0_hists1_5_m_nobits_V_full_n;
wire    encode4_U0_hists1_5_m_nobits_V_write;
wire    encode4_U0_hists1_6_m_nobits_V_full_n;
wire    encode4_U0_hists1_6_m_nobits_V_write;
wire    encode4_U0_hists1_7_m_nobits_V_full_n;
wire    encode4_U0_hists1_7_m_nobits_V_write;
wire    encode4_U0_hists1_0_m_bins_0_s_full_n;
wire    encode4_U0_hists1_0_m_bins_0_s_write;
wire    encode4_U0_hists1_0_m_bins_1_s_full_n;
wire    encode4_U0_hists1_0_m_bins_1_s_write;
wire    encode4_U0_hists1_1_m_bins_0_s_full_n;
wire    encode4_U0_hists1_1_m_bins_0_s_write;
wire    encode4_U0_hists1_1_m_bins_1_s_full_n;
wire    encode4_U0_hists1_1_m_bins_1_s_write;
wire    encode4_U0_hists1_2_m_bins_0_s_full_n;
wire    encode4_U0_hists1_2_m_bins_0_s_write;
wire    encode4_U0_hists1_2_m_bins_1_s_full_n;
wire    encode4_U0_hists1_2_m_bins_1_s_write;
wire    encode4_U0_hists1_3_m_bins_0_s_full_n;
wire    encode4_U0_hists1_3_m_bins_0_s_write;
wire    encode4_U0_hists1_3_m_bins_1_s_full_n;
wire    encode4_U0_hists1_3_m_bins_1_s_write;
wire    encode4_U0_hists1_4_m_bins_0_s_full_n;
wire    encode4_U0_hists1_4_m_bins_0_s_write;
wire    encode4_U0_hists1_4_m_bins_1_s_full_n;
wire    encode4_U0_hists1_4_m_bins_1_s_write;
wire    encode4_U0_hists1_5_m_bins_0_s_full_n;
wire    encode4_U0_hists1_5_m_bins_0_s_write;
wire    encode4_U0_hists1_5_m_bins_1_s_full_n;
wire    encode4_U0_hists1_5_m_bins_1_s_write;
wire    encode4_U0_hists1_6_m_bins_0_s_full_n;
wire    encode4_U0_hists1_6_m_bins_0_s_write;
wire    encode4_U0_hists1_6_m_bins_1_s_full_n;
wire    encode4_U0_hists1_6_m_bins_1_s_write;
wire    encode4_U0_hists1_7_m_bins_0_s_full_n;
wire    encode4_U0_hists1_7_m_bins_0_s_write;
wire    encode4_U0_hists1_7_m_bins_1_s_full_n;
wire    encode4_U0_hists1_7_m_bins_1_s_write;
wire    encode4_U0_hists2_0_m_omask_V_full_n;
wire    encode4_U0_hists2_0_m_omask_V_write;
wire    encode4_U0_hists2_1_m_omask_V_full_n;
wire    encode4_U0_hists2_1_m_omask_V_write;
wire    encode4_U0_hists2_2_m_omask_V_full_n;
wire    encode4_U0_hists2_2_m_omask_V_write;
wire    encode4_U0_hists2_3_m_omask_V_full_n;
wire    encode4_U0_hists2_3_m_omask_V_write;
wire    encode4_U0_hists2_4_m_omask_V_full_n;
wire    encode4_U0_hists2_4_m_omask_V_write;
wire    encode4_U0_hists2_5_m_omask_V_full_n;
wire    encode4_U0_hists2_5_m_omask_V_write;
wire    encode4_U0_hists2_6_m_omask_V_full_n;
wire    encode4_U0_hists2_6_m_omask_V_write;
wire    encode4_U0_hists2_7_m_omask_V_full_n;
wire    encode4_U0_hists2_7_m_omask_V_write;
wire    encode4_U0_hists2_0_m_maxcnt_V_full_n;
wire    encode4_U0_hists2_0_m_maxcnt_V_write;
wire    encode4_U0_hists2_1_m_maxcnt_V_full_n;
wire    encode4_U0_hists2_1_m_maxcnt_V_write;
wire    encode4_U0_hists2_2_m_maxcnt_V_full_n;
wire    encode4_U0_hists2_2_m_maxcnt_V_write;
wire    encode4_U0_hists2_3_m_maxcnt_V_full_n;
wire    encode4_U0_hists2_3_m_maxcnt_V_write;
wire    encode4_U0_hists2_4_m_maxcnt_V_full_n;
wire    encode4_U0_hists2_4_m_maxcnt_V_write;
wire    encode4_U0_hists2_5_m_maxcnt_V_full_n;
wire    encode4_U0_hists2_5_m_maxcnt_V_write;
wire    encode4_U0_hists2_6_m_maxcnt_V_full_n;
wire    encode4_U0_hists2_6_m_maxcnt_V_write;
wire    encode4_U0_hists2_7_m_maxcnt_V_full_n;
wire    encode4_U0_hists2_7_m_maxcnt_V_write;
wire    encode4_U0_hists2_0_m_nobits_V_full_n;
wire    encode4_U0_hists2_0_m_nobits_V_write;
wire    encode4_U0_hists2_1_m_nobits_V_full_n;
wire    encode4_U0_hists2_1_m_nobits_V_write;
wire    encode4_U0_hists2_2_m_nobits_V_full_n;
wire    encode4_U0_hists2_2_m_nobits_V_write;
wire    encode4_U0_hists2_3_m_nobits_V_full_n;
wire    encode4_U0_hists2_3_m_nobits_V_write;
wire    encode4_U0_hists2_4_m_nobits_V_full_n;
wire    encode4_U0_hists2_4_m_nobits_V_write;
wire    encode4_U0_hists2_5_m_nobits_V_full_n;
wire    encode4_U0_hists2_5_m_nobits_V_write;
wire    encode4_U0_hists2_6_m_nobits_V_full_n;
wire    encode4_U0_hists2_6_m_nobits_V_write;
wire    encode4_U0_hists2_7_m_nobits_V_full_n;
wire    encode4_U0_hists2_7_m_nobits_V_write;
wire    encode4_U0_hists2_0_m_bins_0_s_full_n;
wire    encode4_U0_hists2_0_m_bins_0_s_write;
wire    encode4_U0_hists2_0_m_bins_1_s_full_n;
wire    encode4_U0_hists2_0_m_bins_1_s_write;
wire    encode4_U0_hists2_1_m_bins_0_s_full_n;
wire    encode4_U0_hists2_1_m_bins_0_s_write;
wire    encode4_U0_hists2_1_m_bins_1_s_full_n;
wire    encode4_U0_hists2_1_m_bins_1_s_write;
wire    encode4_U0_hists2_2_m_bins_0_s_full_n;
wire    encode4_U0_hists2_2_m_bins_0_s_write;
wire    encode4_U0_hists2_2_m_bins_1_s_full_n;
wire    encode4_U0_hists2_2_m_bins_1_s_write;
wire    encode4_U0_hists2_3_m_bins_0_s_full_n;
wire    encode4_U0_hists2_3_m_bins_0_s_write;
wire    encode4_U0_hists2_3_m_bins_1_s_full_n;
wire    encode4_U0_hists2_3_m_bins_1_s_write;
wire    encode4_U0_hists2_4_m_bins_0_s_full_n;
wire    encode4_U0_hists2_4_m_bins_0_s_write;
wire    encode4_U0_hists2_4_m_bins_1_s_full_n;
wire    encode4_U0_hists2_4_m_bins_1_s_write;
wire    encode4_U0_hists2_5_m_bins_0_s_full_n;
wire    encode4_U0_hists2_5_m_bins_0_s_write;
wire    encode4_U0_hists2_5_m_bins_1_s_full_n;
wire    encode4_U0_hists2_5_m_bins_1_s_write;
wire    encode4_U0_hists2_6_m_bins_0_s_full_n;
wire    encode4_U0_hists2_6_m_bins_0_s_write;
wire    encode4_U0_hists2_6_m_bins_1_s_full_n;
wire    encode4_U0_hists2_6_m_bins_1_s_write;
wire    encode4_U0_hists2_7_m_bins_0_s_full_n;
wire    encode4_U0_hists2_7_m_bins_0_s_write;
wire    encode4_U0_hists2_7_m_bins_1_s_full_n;
wire    encode4_U0_hists2_7_m_bins_1_s_write;
wire    encode4_U0_hists3_0_m_omask_V_full_n;
wire    encode4_U0_hists3_0_m_omask_V_write;
wire    encode4_U0_hists3_1_m_omask_V_full_n;
wire    encode4_U0_hists3_1_m_omask_V_write;
wire    encode4_U0_hists3_2_m_omask_V_full_n;
wire    encode4_U0_hists3_2_m_omask_V_write;
wire    encode4_U0_hists3_3_m_omask_V_full_n;
wire    encode4_U0_hists3_3_m_omask_V_write;
wire    encode4_U0_hists3_4_m_omask_V_full_n;
wire    encode4_U0_hists3_4_m_omask_V_write;
wire    encode4_U0_hists3_5_m_omask_V_full_n;
wire    encode4_U0_hists3_5_m_omask_V_write;
wire    encode4_U0_hists3_6_m_omask_V_full_n;
wire    encode4_U0_hists3_6_m_omask_V_write;
wire    encode4_U0_hists3_7_m_omask_V_full_n;
wire    encode4_U0_hists3_7_m_omask_V_write;
wire    encode4_U0_hists3_0_m_maxcnt_V_full_n;
wire    encode4_U0_hists3_0_m_maxcnt_V_write;
wire    encode4_U0_hists3_1_m_maxcnt_V_full_n;
wire    encode4_U0_hists3_1_m_maxcnt_V_write;
wire    encode4_U0_hists3_2_m_maxcnt_V_full_n;
wire    encode4_U0_hists3_2_m_maxcnt_V_write;
wire    encode4_U0_hists3_3_m_maxcnt_V_full_n;
wire    encode4_U0_hists3_3_m_maxcnt_V_write;
wire    encode4_U0_hists3_4_m_maxcnt_V_full_n;
wire    encode4_U0_hists3_4_m_maxcnt_V_write;
wire    encode4_U0_hists3_5_m_maxcnt_V_full_n;
wire    encode4_U0_hists3_5_m_maxcnt_V_write;
wire    encode4_U0_hists3_6_m_maxcnt_V_full_n;
wire    encode4_U0_hists3_6_m_maxcnt_V_write;
wire    encode4_U0_hists3_7_m_maxcnt_V_full_n;
wire    encode4_U0_hists3_7_m_maxcnt_V_write;
wire    encode4_U0_hists3_0_m_nobits_V_full_n;
wire    encode4_U0_hists3_0_m_nobits_V_write;
wire    encode4_U0_hists3_1_m_nobits_V_full_n;
wire    encode4_U0_hists3_1_m_nobits_V_write;
wire    encode4_U0_hists3_2_m_nobits_V_full_n;
wire    encode4_U0_hists3_2_m_nobits_V_write;
wire    encode4_U0_hists3_3_m_nobits_V_full_n;
wire    encode4_U0_hists3_3_m_nobits_V_write;
wire    encode4_U0_hists3_4_m_nobits_V_full_n;
wire    encode4_U0_hists3_4_m_nobits_V_write;
wire    encode4_U0_hists3_5_m_nobits_V_full_n;
wire    encode4_U0_hists3_5_m_nobits_V_write;
wire    encode4_U0_hists3_6_m_nobits_V_full_n;
wire    encode4_U0_hists3_6_m_nobits_V_write;
wire    encode4_U0_hists3_7_m_nobits_V_full_n;
wire    encode4_U0_hists3_7_m_nobits_V_write;
wire    encode4_U0_hists3_0_m_bins_0_s_full_n;
wire    encode4_U0_hists3_0_m_bins_0_s_write;
wire    encode4_U0_hists3_0_m_bins_1_s_full_n;
wire    encode4_U0_hists3_0_m_bins_1_s_write;
wire    encode4_U0_hists3_1_m_bins_0_s_full_n;
wire    encode4_U0_hists3_1_m_bins_0_s_write;
wire    encode4_U0_hists3_1_m_bins_1_s_full_n;
wire    encode4_U0_hists3_1_m_bins_1_s_write;
wire    encode4_U0_hists3_2_m_bins_0_s_full_n;
wire    encode4_U0_hists3_2_m_bins_0_s_write;
wire    encode4_U0_hists3_2_m_bins_1_s_full_n;
wire    encode4_U0_hists3_2_m_bins_1_s_write;
wire    encode4_U0_hists3_3_m_bins_0_s_full_n;
wire    encode4_U0_hists3_3_m_bins_0_s_write;
wire    encode4_U0_hists3_3_m_bins_1_s_full_n;
wire    encode4_U0_hists3_3_m_bins_1_s_write;
wire    encode4_U0_hists3_4_m_bins_0_s_full_n;
wire    encode4_U0_hists3_4_m_bins_0_s_write;
wire    encode4_U0_hists3_4_m_bins_1_s_full_n;
wire    encode4_U0_hists3_4_m_bins_1_s_write;
wire    encode4_U0_hists3_5_m_bins_0_s_full_n;
wire    encode4_U0_hists3_5_m_bins_0_s_write;
wire    encode4_U0_hists3_5_m_bins_1_s_full_n;
wire    encode4_U0_hists3_5_m_bins_1_s_write;
wire    encode4_U0_hists3_6_m_bins_0_s_full_n;
wire    encode4_U0_hists3_6_m_bins_0_s_write;
wire    encode4_U0_hists3_6_m_bins_1_s_full_n;
wire    encode4_U0_hists3_6_m_bins_1_s_write;
wire    encode4_U0_hists3_7_m_bins_0_s_full_n;
wire    encode4_U0_hists3_7_m_bins_0_s_write;
wire    encode4_U0_hists3_7_m_bins_1_s_full_n;
wire    encode4_U0_hists3_7_m_bins_1_s_write;
wire    encode4_U0_adcs0_0_V_full_n;
wire    encode4_U0_adcs0_0_V_write;
wire    encode4_U0_adcs0_1_V_full_n;
wire    encode4_U0_adcs0_1_V_write;
wire    encode4_U0_adcs0_2_V_full_n;
wire    encode4_U0_adcs0_2_V_write;
wire    encode4_U0_adcs0_3_V_full_n;
wire    encode4_U0_adcs0_3_V_write;
wire    encode4_U0_adcs1_0_V_full_n;
wire    encode4_U0_adcs1_0_V_write;
wire    encode4_U0_adcs1_1_V_full_n;
wire    encode4_U0_adcs1_1_V_write;
wire    encode4_U0_adcs1_2_V_full_n;
wire    encode4_U0_adcs1_2_V_write;
wire    encode4_U0_adcs1_3_V_full_n;
wire    encode4_U0_adcs1_3_V_write;
wire    encode4_U0_adcs2_0_V_full_n;
wire    encode4_U0_adcs2_0_V_write;
wire    encode4_U0_adcs2_1_V_full_n;
wire    encode4_U0_adcs2_1_V_write;
wire    encode4_U0_adcs2_2_V_full_n;
wire    encode4_U0_adcs2_2_V_write;
wire    encode4_U0_adcs2_3_V_full_n;
wire    encode4_U0_adcs2_3_V_write;
wire    encode4_U0_adcs3_0_V_full_n;
wire    encode4_U0_adcs3_0_V_write;
wire    encode4_U0_adcs3_1_V_full_n;
wire    encode4_U0_adcs3_1_V_write;
wire    encode4_U0_adcs3_2_V_full_n;
wire    encode4_U0_adcs3_2_V_write;
wire    encode4_U0_adcs3_3_V_full_n;
wire    encode4_U0_adcs3_3_V_write;
wire    ap_channel_done_container_etxOut_3_s;
wire    container_etxOut_3_s_full_n;
reg    ap_sync_reg_channel_write_container_etxOut_3_s;
wire    ap_sync_channel_write_container_etxOut_3_s;
wire    ap_channel_done_container_etxOut_2_s;
wire    container_etxOut_2_s_full_n;
reg    ap_sync_reg_channel_write_container_etxOut_2_s;
wire    ap_sync_channel_write_container_etxOut_2_s;
wire    ap_channel_done_container_etxOut_1_s;
wire    container_etxOut_1_s_full_n;
reg    ap_sync_reg_channel_write_container_etxOut_1_s;
wire    ap_sync_channel_write_container_etxOut_1_s;
wire    ap_channel_done_container_etxOut_0_s;
wire    container_etxOut_0_s_full_n;
reg    ap_sync_reg_channel_write_container_etxOut_0_s;
wire    ap_sync_channel_write_container_etxOut_0_s;
wire    ap_channel_done_container_etxOut_3_1;
wire    container_etxOut_3_1_full_n;
reg    ap_sync_reg_channel_write_container_etxOut_3_1;
wire    ap_sync_channel_write_container_etxOut_3_1;
wire    ap_channel_done_container_etxOut_2_1;
wire    container_etxOut_2_1_full_n;
reg    ap_sync_reg_channel_write_container_etxOut_2_1;
wire    ap_sync_channel_write_container_etxOut_2_1;
wire    ap_channel_done_container_etxOut_1_1;
wire    container_etxOut_1_1_full_n;
reg    ap_sync_reg_channel_write_container_etxOut_1_1;
wire    ap_sync_channel_write_container_etxOut_1_1;
wire    ap_channel_done_container_etxOut_0_1;
wire    container_etxOut_0_1_full_n;
reg    ap_sync_reg_channel_write_container_etxOut_0_1;
wire    ap_sync_channel_write_container_etxOut_0_1;
wire    ap_channel_done_container_etxOut_3_2;
wire    container_etxOut_3_2_full_n;
reg    ap_sync_reg_channel_write_container_etxOut_3_2;
wire    ap_sync_channel_write_container_etxOut_3_2;
wire    ap_channel_done_container_etxOut_2_2;
wire    container_etxOut_2_2_full_n;
reg    ap_sync_reg_channel_write_container_etxOut_2_2;
wire    ap_sync_channel_write_container_etxOut_2_2;
wire    ap_channel_done_container_etxOut_1_2;
wire    container_etxOut_1_2_full_n;
reg    ap_sync_reg_channel_write_container_etxOut_1_2;
wire    ap_sync_channel_write_container_etxOut_1_2;
wire    ap_channel_done_container_etxOut_0_2;
wire    container_etxOut_0_2_full_n;
reg    ap_sync_reg_channel_write_container_etxOut_0_2;
wire    ap_sync_channel_write_container_etxOut_0_2;
wire    ap_channel_done_container_etxOut_3_3;
wire    container_etxOut_3_3_full_n;
reg    ap_sync_reg_channel_write_container_etxOut_3_3;
wire    ap_sync_channel_write_container_etxOut_3_3;
wire    ap_channel_done_container_etxOut_2_3;
wire    container_etxOut_2_3_full_n;
reg    ap_sync_reg_channel_write_container_etxOut_2_3;
wire    ap_sync_channel_write_container_etxOut_2_3;
wire    ap_channel_done_container_etxOut_1_3;
wire    container_etxOut_1_3_full_n;
reg    ap_sync_reg_channel_write_container_etxOut_1_3;
wire    ap_sync_channel_write_container_etxOut_1_3;
wire    ap_channel_done_container_etxOut_0_3;
wire    container_etxOut_0_3_full_n;
reg    ap_sync_reg_channel_write_container_etxOut_0_3;
wire    ap_sync_channel_write_container_etxOut_0_3;
wire    writeN_U0_ap_start;
wire    writeN_U0_ap_done;
wire    writeN_U0_ap_continue;
wire    writeN_U0_ap_idle;
wire    writeN_U0_ap_ready;
wire    writeN_U0_bAxis_m_cur_read_read;
wire    writeN_U0_bAxis_m_idx_read_read;
wire   [63:0] writeN_U0_mAxis_TDATA;
wire    writeN_U0_mAxis_TVALID;
wire   [7:0] writeN_U0_mAxis_TKEEP;
wire   [7:0] writeN_U0_mAxis_TSTRB;
wire   [3:0] writeN_U0_mAxis_TUSER;
wire   [0:0] writeN_U0_mAxis_TLAST;
wire   [0:0] writeN_U0_mAxis_TID;
wire   [0:0] writeN_U0_mAxis_TDEST;
wire   [7:0] writeN_U0_offsets_address0;
wire    writeN_U0_offsets_ce0;
wire    writeN_U0_offsets_we0;
wire   [31:0] writeN_U0_offsets_d0;
wire    writeN_U0_ichan_read;
wire    writeN_U0_etx_0_ha_m_buf_read;
wire    writeN_U0_etx_1_ha_m_buf_read;
wire    writeN_U0_etx_2_ha_m_buf_read;
wire    writeN_U0_etx_3_ha_m_buf_read;
wire    writeN_U0_etx_0_ba_m_buf_read;
wire    writeN_U0_etx_1_ba_m_buf_read;
wire    writeN_U0_etx_2_ba_m_buf_read;
wire    writeN_U0_etx_3_ba_m_buf_read;
wire   [63:0] writeN_U0_ap_return_0;
wire   [31:0] writeN_U0_ap_return_1;
wire    ap_sync_continue;
wire    adcs0_V_offset_c_full_n;
wire   [4:0] adcs0_V_offset_c_dout;
wire    adcs0_V_offset_c_empty_n;
wire    ichan_c_full_n;
wire   [6:0] ichan_c_dout;
wire    ichan_c_empty_n;
wire    bAxis_m_cur_read_c_full_n;
wire   [63:0] bAxis_m_cur_read_c_dout;
wire    bAxis_m_cur_read_c_empty_n;
wire    bAxis_m_idx_read_c_full_n;
wire   [31:0] bAxis_m_idx_read_c_dout;
wire    bAxis_m_idx_read_c_empty_n;
wire   [63:0] container_etxOut_0_3_dout;
wire    container_etxOut_0_3_empty_n;
wire   [63:0] container_etxOut_1_3_dout;
wire    container_etxOut_1_3_empty_n;
wire   [63:0] container_etxOut_2_3_dout;
wire    container_etxOut_2_3_empty_n;
wire   [63:0] container_etxOut_3_3_dout;
wire    container_etxOut_3_3_empty_n;
wire   [31:0] container_etxOut_0_2_dout;
wire    container_etxOut_0_2_empty_n;
wire   [31:0] container_etxOut_1_2_dout;
wire    container_etxOut_1_2_empty_n;
wire   [31:0] container_etxOut_2_2_dout;
wire    container_etxOut_2_2_empty_n;
wire   [31:0] container_etxOut_3_2_dout;
wire    container_etxOut_3_2_empty_n;
wire    container_etxOut_ha_s_full_n;
wire   [63:0] container_etxOut_ha_s_dout;
wire    container_etxOut_ha_s_empty_n;
wire    container_etxOut_ha_1_full_n;
wire   [63:0] container_etxOut_ha_1_dout;
wire    container_etxOut_ha_1_empty_n;
wire    container_etxOut_ha_2_full_n;
wire   [63:0] container_etxOut_ha_2_dout;
wire    container_etxOut_ha_2_empty_n;
wire    container_etxOut_ha_3_full_n;
wire   [63:0] container_etxOut_ha_3_dout;
wire    container_etxOut_ha_3_empty_n;
wire   [63:0] container_etxOut_0_1_dout;
wire    container_etxOut_0_1_empty_n;
wire   [63:0] container_etxOut_1_1_dout;
wire    container_etxOut_1_1_empty_n;
wire   [63:0] container_etxOut_2_1_dout;
wire    container_etxOut_2_1_empty_n;
wire   [63:0] container_etxOut_3_1_dout;
wire    container_etxOut_3_1_empty_n;
wire   [31:0] container_etxOut_0_s_dout;
wire    container_etxOut_0_s_empty_n;
wire   [31:0] container_etxOut_1_s_dout;
wire    container_etxOut_1_s_empty_n;
wire   [31:0] container_etxOut_2_s_dout;
wire    container_etxOut_2_s_empty_n;
wire   [31:0] container_etxOut_3_s_dout;
wire    container_etxOut_3_s_empty_n;
wire    container_etxOut_ba_s_full_n;
wire   [63:0] container_etxOut_ba_s_dout;
wire    container_etxOut_ba_s_empty_n;
wire    container_etxOut_ba_1_full_n;
wire   [63:0] container_etxOut_ba_1_dout;
wire    container_etxOut_ba_1_empty_n;
wire    container_etxOut_ba_2_full_n;
wire   [63:0] container_etxOut_ba_2_dout;
wire    container_etxOut_ba_2_empty_n;
wire    container_etxOut_ba_3_full_n;
wire   [63:0] container_etxOut_ba_3_dout;
wire    container_etxOut_ba_3_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_write_adcs4_entry220_U0_ap_ready;
wire    ap_sync_write_adcs4_entry220_U0_ap_ready;
reg   [1:0] write_adcs4_entry220_U0_ap_ready_count;
reg    ap_sync_reg_encode4_U0_ap_ready;
wire    ap_sync_encode4_U0_ap_ready;
reg   [1:0] encode4_U0_ap_ready_count;
wire    write_adcs4_entry220_U0_start_full_n;
wire    write_adcs4_entry220_U0_start_write;
wire    encode4_U0_start_full_n;
wire    encode4_U0_start_write;
wire    writeN_U0_start_full_n;
wire    writeN_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_container_etxOut_3_s = 1'b0;
#0 ap_sync_reg_channel_write_container_etxOut_2_s = 1'b0;
#0 ap_sync_reg_channel_write_container_etxOut_1_s = 1'b0;
#0 ap_sync_reg_channel_write_container_etxOut_0_s = 1'b0;
#0 ap_sync_reg_channel_write_container_etxOut_3_1 = 1'b0;
#0 ap_sync_reg_channel_write_container_etxOut_2_1 = 1'b0;
#0 ap_sync_reg_channel_write_container_etxOut_1_1 = 1'b0;
#0 ap_sync_reg_channel_write_container_etxOut_0_1 = 1'b0;
#0 ap_sync_reg_channel_write_container_etxOut_3_2 = 1'b0;
#0 ap_sync_reg_channel_write_container_etxOut_2_2 = 1'b0;
#0 ap_sync_reg_channel_write_container_etxOut_1_2 = 1'b0;
#0 ap_sync_reg_channel_write_container_etxOut_0_2 = 1'b0;
#0 ap_sync_reg_channel_write_container_etxOut_3_3 = 1'b0;
#0 ap_sync_reg_channel_write_container_etxOut_2_3 = 1'b0;
#0 ap_sync_reg_channel_write_container_etxOut_1_3 = 1'b0;
#0 ap_sync_reg_channel_write_container_etxOut_0_3 = 1'b0;
#0 ap_sync_reg_write_adcs4_entry220_U0_ap_ready = 1'b0;
#0 write_adcs4_entry220_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_encode4_U0_ap_ready = 1'b0;
#0 encode4_U0_ap_ready_count = 2'd0;
end

write_adcs4_entry220 write_adcs4_entry220_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(write_adcs4_entry220_U0_ap_start),
    .ap_done(write_adcs4_entry220_U0_ap_done),
    .ap_continue(write_adcs4_entry220_U0_ap_continue),
    .ap_idle(write_adcs4_entry220_U0_ap_idle),
    .ap_ready(write_adcs4_entry220_U0_ap_ready),
    .adcs0_V_offset(adcs0_V_offset),
    .ichan(ichan),
    .adcs0_V_offset_c_din(write_adcs4_entry220_U0_adcs0_V_offset_c_din),
    .adcs0_V_offset_c_full_n(adcs0_V_offset_c_full_n),
    .adcs0_V_offset_c_write(write_adcs4_entry220_U0_adcs0_V_offset_c_write),
    .ichan_c_din(write_adcs4_entry220_U0_ichan_c_din),
    .ichan_c_full_n(ichan_c_full_n),
    .ichan_c_write(write_adcs4_entry220_U0_ichan_c_write),
    .bAxis_m_cur_read(bAxis_m_cur_read),
    .bAxis_m_idx_read(bAxis_m_idx_read),
    .bAxis_m_cur_read_out_din(write_adcs4_entry220_U0_bAxis_m_cur_read_out_din),
    .bAxis_m_cur_read_out_full_n(bAxis_m_cur_read_c_full_n),
    .bAxis_m_cur_read_out_write(write_adcs4_entry220_U0_bAxis_m_cur_read_out_write),
    .bAxis_m_idx_read_out_din(write_adcs4_entry220_U0_bAxis_m_idx_read_out_din),
    .bAxis_m_idx_read_out_full_n(bAxis_m_idx_read_c_full_n),
    .bAxis_m_idx_read_out_write(write_adcs4_entry220_U0_bAxis_m_idx_read_out_write)
);

encode4 encode4_U0(
    .etx_0_ha_m_ccur(encode4_U0_etx_0_ha_m_ccur),
    .etx_1_ha_m_ccur(encode4_U0_etx_1_ha_m_ccur),
    .etx_2_ha_m_ccur(encode4_U0_etx_2_ha_m_ccur),
    .etx_3_ha_m_ccur(encode4_U0_etx_3_ha_m_ccur),
    .etx_0_ha_m_cidx(encode4_U0_etx_0_ha_m_cidx),
    .etx_1_ha_m_cidx(encode4_U0_etx_1_ha_m_cidx),
    .etx_2_ha_m_cidx(encode4_U0_etx_2_ha_m_cidx),
    .etx_3_ha_m_cidx(encode4_U0_etx_3_ha_m_cidx),
    .etx_0_ha_m_buf_din(encode4_U0_etx_0_ha_m_buf_din),
    .etx_0_ha_m_buf_full_n(container_etxOut_ha_s_full_n),
    .etx_0_ha_m_buf_write(encode4_U0_etx_0_ha_m_buf_write),
    .etx_1_ha_m_buf_din(encode4_U0_etx_1_ha_m_buf_din),
    .etx_1_ha_m_buf_full_n(container_etxOut_ha_1_full_n),
    .etx_1_ha_m_buf_write(encode4_U0_etx_1_ha_m_buf_write),
    .etx_2_ha_m_buf_din(encode4_U0_etx_2_ha_m_buf_din),
    .etx_2_ha_m_buf_full_n(container_etxOut_ha_2_full_n),
    .etx_2_ha_m_buf_write(encode4_U0_etx_2_ha_m_buf_write),
    .etx_3_ha_m_buf_din(encode4_U0_etx_3_ha_m_buf_din),
    .etx_3_ha_m_buf_full_n(container_etxOut_ha_3_full_n),
    .etx_3_ha_m_buf_write(encode4_U0_etx_3_ha_m_buf_write),
    .etx_0_ba_m_ccur(encode4_U0_etx_0_ba_m_ccur),
    .etx_1_ba_m_ccur(encode4_U0_etx_1_ba_m_ccur),
    .etx_2_ba_m_ccur(encode4_U0_etx_2_ba_m_ccur),
    .etx_3_ba_m_ccur(encode4_U0_etx_3_ba_m_ccur),
    .etx_0_ba_m_cidx(encode4_U0_etx_0_ba_m_cidx),
    .etx_1_ba_m_cidx(encode4_U0_etx_1_ba_m_cidx),
    .etx_2_ba_m_cidx(encode4_U0_etx_2_ba_m_cidx),
    .etx_3_ba_m_cidx(encode4_U0_etx_3_ba_m_cidx),
    .etx_0_ba_m_buf_din(encode4_U0_etx_0_ba_m_buf_din),
    .etx_0_ba_m_buf_full_n(container_etxOut_ba_s_full_n),
    .etx_0_ba_m_buf_write(encode4_U0_etx_0_ba_m_buf_write),
    .etx_1_ba_m_buf_din(encode4_U0_etx_1_ba_m_buf_din),
    .etx_1_ba_m_buf_full_n(container_etxOut_ba_1_full_n),
    .etx_1_ba_m_buf_write(encode4_U0_etx_1_ba_m_buf_write),
    .etx_2_ba_m_buf_din(encode4_U0_etx_2_ba_m_buf_din),
    .etx_2_ba_m_buf_full_n(container_etxOut_ba_2_full_n),
    .etx_2_ba_m_buf_write(encode4_U0_etx_2_ba_m_buf_write),
    .etx_3_ba_m_buf_din(encode4_U0_etx_3_ba_m_buf_din),
    .etx_3_ba_m_buf_full_n(container_etxOut_ba_3_full_n),
    .etx_3_ba_m_buf_write(encode4_U0_etx_3_ba_m_buf_write),
    .hists0_0_m_omask_V_address0(encode4_U0_hists0_0_m_omask_V_address0),
    .hists0_0_m_omask_V_ce0(encode4_U0_hists0_0_m_omask_V_ce0),
    .hists0_0_m_omask_V_d0(encode4_U0_hists0_0_m_omask_V_d0),
    .hists0_0_m_omask_V_q0(hist0_0_m_omask_V_q0),
    .hists0_0_m_omask_V_we0(encode4_U0_hists0_0_m_omask_V_we0),
    .hists0_0_m_omask_V_address1(encode4_U0_hists0_0_m_omask_V_address1),
    .hists0_0_m_omask_V_ce1(encode4_U0_hists0_0_m_omask_V_ce1),
    .hists0_0_m_omask_V_d1(encode4_U0_hists0_0_m_omask_V_d1),
    .hists0_0_m_omask_V_q1(32'd0),
    .hists0_0_m_omask_V_we1(encode4_U0_hists0_0_m_omask_V_we1),
    .hists0_1_m_omask_V_address0(encode4_U0_hists0_1_m_omask_V_address0),
    .hists0_1_m_omask_V_ce0(encode4_U0_hists0_1_m_omask_V_ce0),
    .hists0_1_m_omask_V_d0(encode4_U0_hists0_1_m_omask_V_d0),
    .hists0_1_m_omask_V_q0(hist0_1_m_omask_V_q0),
    .hists0_1_m_omask_V_we0(encode4_U0_hists0_1_m_omask_V_we0),
    .hists0_1_m_omask_V_address1(encode4_U0_hists0_1_m_omask_V_address1),
    .hists0_1_m_omask_V_ce1(encode4_U0_hists0_1_m_omask_V_ce1),
    .hists0_1_m_omask_V_d1(encode4_U0_hists0_1_m_omask_V_d1),
    .hists0_1_m_omask_V_q1(32'd0),
    .hists0_1_m_omask_V_we1(encode4_U0_hists0_1_m_omask_V_we1),
    .hists0_2_m_omask_V_address0(encode4_U0_hists0_2_m_omask_V_address0),
    .hists0_2_m_omask_V_ce0(encode4_U0_hists0_2_m_omask_V_ce0),
    .hists0_2_m_omask_V_d0(encode4_U0_hists0_2_m_omask_V_d0),
    .hists0_2_m_omask_V_q0(hist0_2_m_omask_V_q0),
    .hists0_2_m_omask_V_we0(encode4_U0_hists0_2_m_omask_V_we0),
    .hists0_2_m_omask_V_address1(encode4_U0_hists0_2_m_omask_V_address1),
    .hists0_2_m_omask_V_ce1(encode4_U0_hists0_2_m_omask_V_ce1),
    .hists0_2_m_omask_V_d1(encode4_U0_hists0_2_m_omask_V_d1),
    .hists0_2_m_omask_V_q1(32'd0),
    .hists0_2_m_omask_V_we1(encode4_U0_hists0_2_m_omask_V_we1),
    .hists0_3_m_omask_V_address0(encode4_U0_hists0_3_m_omask_V_address0),
    .hists0_3_m_omask_V_ce0(encode4_U0_hists0_3_m_omask_V_ce0),
    .hists0_3_m_omask_V_d0(encode4_U0_hists0_3_m_omask_V_d0),
    .hists0_3_m_omask_V_q0(hist0_3_m_omask_V_q0),
    .hists0_3_m_omask_V_we0(encode4_U0_hists0_3_m_omask_V_we0),
    .hists0_3_m_omask_V_address1(encode4_U0_hists0_3_m_omask_V_address1),
    .hists0_3_m_omask_V_ce1(encode4_U0_hists0_3_m_omask_V_ce1),
    .hists0_3_m_omask_V_d1(encode4_U0_hists0_3_m_omask_V_d1),
    .hists0_3_m_omask_V_q1(32'd0),
    .hists0_3_m_omask_V_we1(encode4_U0_hists0_3_m_omask_V_we1),
    .hists0_4_m_omask_V_address0(encode4_U0_hists0_4_m_omask_V_address0),
    .hists0_4_m_omask_V_ce0(encode4_U0_hists0_4_m_omask_V_ce0),
    .hists0_4_m_omask_V_d0(encode4_U0_hists0_4_m_omask_V_d0),
    .hists0_4_m_omask_V_q0(hist0_4_m_omask_V_q0),
    .hists0_4_m_omask_V_we0(encode4_U0_hists0_4_m_omask_V_we0),
    .hists0_4_m_omask_V_address1(encode4_U0_hists0_4_m_omask_V_address1),
    .hists0_4_m_omask_V_ce1(encode4_U0_hists0_4_m_omask_V_ce1),
    .hists0_4_m_omask_V_d1(encode4_U0_hists0_4_m_omask_V_d1),
    .hists0_4_m_omask_V_q1(32'd0),
    .hists0_4_m_omask_V_we1(encode4_U0_hists0_4_m_omask_V_we1),
    .hists0_5_m_omask_V_address0(encode4_U0_hists0_5_m_omask_V_address0),
    .hists0_5_m_omask_V_ce0(encode4_U0_hists0_5_m_omask_V_ce0),
    .hists0_5_m_omask_V_d0(encode4_U0_hists0_5_m_omask_V_d0),
    .hists0_5_m_omask_V_q0(hist0_5_m_omask_V_q0),
    .hists0_5_m_omask_V_we0(encode4_U0_hists0_5_m_omask_V_we0),
    .hists0_5_m_omask_V_address1(encode4_U0_hists0_5_m_omask_V_address1),
    .hists0_5_m_omask_V_ce1(encode4_U0_hists0_5_m_omask_V_ce1),
    .hists0_5_m_omask_V_d1(encode4_U0_hists0_5_m_omask_V_d1),
    .hists0_5_m_omask_V_q1(32'd0),
    .hists0_5_m_omask_V_we1(encode4_U0_hists0_5_m_omask_V_we1),
    .hists0_6_m_omask_V_address0(encode4_U0_hists0_6_m_omask_V_address0),
    .hists0_6_m_omask_V_ce0(encode4_U0_hists0_6_m_omask_V_ce0),
    .hists0_6_m_omask_V_d0(encode4_U0_hists0_6_m_omask_V_d0),
    .hists0_6_m_omask_V_q0(hist0_6_m_omask_V_q0),
    .hists0_6_m_omask_V_we0(encode4_U0_hists0_6_m_omask_V_we0),
    .hists0_6_m_omask_V_address1(encode4_U0_hists0_6_m_omask_V_address1),
    .hists0_6_m_omask_V_ce1(encode4_U0_hists0_6_m_omask_V_ce1),
    .hists0_6_m_omask_V_d1(encode4_U0_hists0_6_m_omask_V_d1),
    .hists0_6_m_omask_V_q1(32'd0),
    .hists0_6_m_omask_V_we1(encode4_U0_hists0_6_m_omask_V_we1),
    .hists0_7_m_omask_V_address0(encode4_U0_hists0_7_m_omask_V_address0),
    .hists0_7_m_omask_V_ce0(encode4_U0_hists0_7_m_omask_V_ce0),
    .hists0_7_m_omask_V_d0(encode4_U0_hists0_7_m_omask_V_d0),
    .hists0_7_m_omask_V_q0(hist0_7_m_omask_V_q0),
    .hists0_7_m_omask_V_we0(encode4_U0_hists0_7_m_omask_V_we0),
    .hists0_7_m_omask_V_address1(encode4_U0_hists0_7_m_omask_V_address1),
    .hists0_7_m_omask_V_ce1(encode4_U0_hists0_7_m_omask_V_ce1),
    .hists0_7_m_omask_V_d1(encode4_U0_hists0_7_m_omask_V_d1),
    .hists0_7_m_omask_V_q1(32'd0),
    .hists0_7_m_omask_V_we1(encode4_U0_hists0_7_m_omask_V_we1),
    .hists0_m_omask_V_offset_dout(adcs0_V_offset_c_dout),
    .hists0_m_omask_V_offset_empty_n(adcs0_V_offset_c_empty_n),
    .hists0_m_omask_V_offset_read(encode4_U0_hists0_m_omask_V_offset_read),
    .hists0_0_m_maxcnt_V_address0(encode4_U0_hists0_0_m_maxcnt_V_address0),
    .hists0_0_m_maxcnt_V_ce0(encode4_U0_hists0_0_m_maxcnt_V_ce0),
    .hists0_0_m_maxcnt_V_d0(encode4_U0_hists0_0_m_maxcnt_V_d0),
    .hists0_0_m_maxcnt_V_q0(hist0_0_m_maxcnt_V_q0),
    .hists0_0_m_maxcnt_V_we0(encode4_U0_hists0_0_m_maxcnt_V_we0),
    .hists0_0_m_maxcnt_V_address1(encode4_U0_hists0_0_m_maxcnt_V_address1),
    .hists0_0_m_maxcnt_V_ce1(encode4_U0_hists0_0_m_maxcnt_V_ce1),
    .hists0_0_m_maxcnt_V_d1(encode4_U0_hists0_0_m_maxcnt_V_d1),
    .hists0_0_m_maxcnt_V_q1(10'd0),
    .hists0_0_m_maxcnt_V_we1(encode4_U0_hists0_0_m_maxcnt_V_we1),
    .hists0_1_m_maxcnt_V_address0(encode4_U0_hists0_1_m_maxcnt_V_address0),
    .hists0_1_m_maxcnt_V_ce0(encode4_U0_hists0_1_m_maxcnt_V_ce0),
    .hists0_1_m_maxcnt_V_d0(encode4_U0_hists0_1_m_maxcnt_V_d0),
    .hists0_1_m_maxcnt_V_q0(hist0_1_m_maxcnt_V_q0),
    .hists0_1_m_maxcnt_V_we0(encode4_U0_hists0_1_m_maxcnt_V_we0),
    .hists0_1_m_maxcnt_V_address1(encode4_U0_hists0_1_m_maxcnt_V_address1),
    .hists0_1_m_maxcnt_V_ce1(encode4_U0_hists0_1_m_maxcnt_V_ce1),
    .hists0_1_m_maxcnt_V_d1(encode4_U0_hists0_1_m_maxcnt_V_d1),
    .hists0_1_m_maxcnt_V_q1(10'd0),
    .hists0_1_m_maxcnt_V_we1(encode4_U0_hists0_1_m_maxcnt_V_we1),
    .hists0_2_m_maxcnt_V_address0(encode4_U0_hists0_2_m_maxcnt_V_address0),
    .hists0_2_m_maxcnt_V_ce0(encode4_U0_hists0_2_m_maxcnt_V_ce0),
    .hists0_2_m_maxcnt_V_d0(encode4_U0_hists0_2_m_maxcnt_V_d0),
    .hists0_2_m_maxcnt_V_q0(hist0_2_m_maxcnt_V_q0),
    .hists0_2_m_maxcnt_V_we0(encode4_U0_hists0_2_m_maxcnt_V_we0),
    .hists0_2_m_maxcnt_V_address1(encode4_U0_hists0_2_m_maxcnt_V_address1),
    .hists0_2_m_maxcnt_V_ce1(encode4_U0_hists0_2_m_maxcnt_V_ce1),
    .hists0_2_m_maxcnt_V_d1(encode4_U0_hists0_2_m_maxcnt_V_d1),
    .hists0_2_m_maxcnt_V_q1(10'd0),
    .hists0_2_m_maxcnt_V_we1(encode4_U0_hists0_2_m_maxcnt_V_we1),
    .hists0_3_m_maxcnt_V_address0(encode4_U0_hists0_3_m_maxcnt_V_address0),
    .hists0_3_m_maxcnt_V_ce0(encode4_U0_hists0_3_m_maxcnt_V_ce0),
    .hists0_3_m_maxcnt_V_d0(encode4_U0_hists0_3_m_maxcnt_V_d0),
    .hists0_3_m_maxcnt_V_q0(hist0_3_m_maxcnt_V_q0),
    .hists0_3_m_maxcnt_V_we0(encode4_U0_hists0_3_m_maxcnt_V_we0),
    .hists0_3_m_maxcnt_V_address1(encode4_U0_hists0_3_m_maxcnt_V_address1),
    .hists0_3_m_maxcnt_V_ce1(encode4_U0_hists0_3_m_maxcnt_V_ce1),
    .hists0_3_m_maxcnt_V_d1(encode4_U0_hists0_3_m_maxcnt_V_d1),
    .hists0_3_m_maxcnt_V_q1(10'd0),
    .hists0_3_m_maxcnt_V_we1(encode4_U0_hists0_3_m_maxcnt_V_we1),
    .hists0_4_m_maxcnt_V_address0(encode4_U0_hists0_4_m_maxcnt_V_address0),
    .hists0_4_m_maxcnt_V_ce0(encode4_U0_hists0_4_m_maxcnt_V_ce0),
    .hists0_4_m_maxcnt_V_d0(encode4_U0_hists0_4_m_maxcnt_V_d0),
    .hists0_4_m_maxcnt_V_q0(hist0_4_m_maxcnt_V_q0),
    .hists0_4_m_maxcnt_V_we0(encode4_U0_hists0_4_m_maxcnt_V_we0),
    .hists0_4_m_maxcnt_V_address1(encode4_U0_hists0_4_m_maxcnt_V_address1),
    .hists0_4_m_maxcnt_V_ce1(encode4_U0_hists0_4_m_maxcnt_V_ce1),
    .hists0_4_m_maxcnt_V_d1(encode4_U0_hists0_4_m_maxcnt_V_d1),
    .hists0_4_m_maxcnt_V_q1(10'd0),
    .hists0_4_m_maxcnt_V_we1(encode4_U0_hists0_4_m_maxcnt_V_we1),
    .hists0_5_m_maxcnt_V_address0(encode4_U0_hists0_5_m_maxcnt_V_address0),
    .hists0_5_m_maxcnt_V_ce0(encode4_U0_hists0_5_m_maxcnt_V_ce0),
    .hists0_5_m_maxcnt_V_d0(encode4_U0_hists0_5_m_maxcnt_V_d0),
    .hists0_5_m_maxcnt_V_q0(hist0_5_m_maxcnt_V_q0),
    .hists0_5_m_maxcnt_V_we0(encode4_U0_hists0_5_m_maxcnt_V_we0),
    .hists0_5_m_maxcnt_V_address1(encode4_U0_hists0_5_m_maxcnt_V_address1),
    .hists0_5_m_maxcnt_V_ce1(encode4_U0_hists0_5_m_maxcnt_V_ce1),
    .hists0_5_m_maxcnt_V_d1(encode4_U0_hists0_5_m_maxcnt_V_d1),
    .hists0_5_m_maxcnt_V_q1(10'd0),
    .hists0_5_m_maxcnt_V_we1(encode4_U0_hists0_5_m_maxcnt_V_we1),
    .hists0_6_m_maxcnt_V_address0(encode4_U0_hists0_6_m_maxcnt_V_address0),
    .hists0_6_m_maxcnt_V_ce0(encode4_U0_hists0_6_m_maxcnt_V_ce0),
    .hists0_6_m_maxcnt_V_d0(encode4_U0_hists0_6_m_maxcnt_V_d0),
    .hists0_6_m_maxcnt_V_q0(hist0_6_m_maxcnt_V_q0),
    .hists0_6_m_maxcnt_V_we0(encode4_U0_hists0_6_m_maxcnt_V_we0),
    .hists0_6_m_maxcnt_V_address1(encode4_U0_hists0_6_m_maxcnt_V_address1),
    .hists0_6_m_maxcnt_V_ce1(encode4_U0_hists0_6_m_maxcnt_V_ce1),
    .hists0_6_m_maxcnt_V_d1(encode4_U0_hists0_6_m_maxcnt_V_d1),
    .hists0_6_m_maxcnt_V_q1(10'd0),
    .hists0_6_m_maxcnt_V_we1(encode4_U0_hists0_6_m_maxcnt_V_we1),
    .hists0_7_m_maxcnt_V_address0(encode4_U0_hists0_7_m_maxcnt_V_address0),
    .hists0_7_m_maxcnt_V_ce0(encode4_U0_hists0_7_m_maxcnt_V_ce0),
    .hists0_7_m_maxcnt_V_d0(encode4_U0_hists0_7_m_maxcnt_V_d0),
    .hists0_7_m_maxcnt_V_q0(hist0_7_m_maxcnt_V_q0),
    .hists0_7_m_maxcnt_V_we0(encode4_U0_hists0_7_m_maxcnt_V_we0),
    .hists0_7_m_maxcnt_V_address1(encode4_U0_hists0_7_m_maxcnt_V_address1),
    .hists0_7_m_maxcnt_V_ce1(encode4_U0_hists0_7_m_maxcnt_V_ce1),
    .hists0_7_m_maxcnt_V_d1(encode4_U0_hists0_7_m_maxcnt_V_d1),
    .hists0_7_m_maxcnt_V_q1(10'd0),
    .hists0_7_m_maxcnt_V_we1(encode4_U0_hists0_7_m_maxcnt_V_we1),
    .hists0_0_m_nobits_V_address0(encode4_U0_hists0_0_m_nobits_V_address0),
    .hists0_0_m_nobits_V_ce0(encode4_U0_hists0_0_m_nobits_V_ce0),
    .hists0_0_m_nobits_V_d0(encode4_U0_hists0_0_m_nobits_V_d0),
    .hists0_0_m_nobits_V_q0(hist0_0_m_nobits_V_q0),
    .hists0_0_m_nobits_V_we0(encode4_U0_hists0_0_m_nobits_V_we0),
    .hists0_0_m_nobits_V_address1(encode4_U0_hists0_0_m_nobits_V_address1),
    .hists0_0_m_nobits_V_ce1(encode4_U0_hists0_0_m_nobits_V_ce1),
    .hists0_0_m_nobits_V_d1(encode4_U0_hists0_0_m_nobits_V_d1),
    .hists0_0_m_nobits_V_q1(4'd0),
    .hists0_0_m_nobits_V_we1(encode4_U0_hists0_0_m_nobits_V_we1),
    .hists0_1_m_nobits_V_address0(encode4_U0_hists0_1_m_nobits_V_address0),
    .hists0_1_m_nobits_V_ce0(encode4_U0_hists0_1_m_nobits_V_ce0),
    .hists0_1_m_nobits_V_d0(encode4_U0_hists0_1_m_nobits_V_d0),
    .hists0_1_m_nobits_V_q0(hist0_1_m_nobits_V_q0),
    .hists0_1_m_nobits_V_we0(encode4_U0_hists0_1_m_nobits_V_we0),
    .hists0_1_m_nobits_V_address1(encode4_U0_hists0_1_m_nobits_V_address1),
    .hists0_1_m_nobits_V_ce1(encode4_U0_hists0_1_m_nobits_V_ce1),
    .hists0_1_m_nobits_V_d1(encode4_U0_hists0_1_m_nobits_V_d1),
    .hists0_1_m_nobits_V_q1(4'd0),
    .hists0_1_m_nobits_V_we1(encode4_U0_hists0_1_m_nobits_V_we1),
    .hists0_2_m_nobits_V_address0(encode4_U0_hists0_2_m_nobits_V_address0),
    .hists0_2_m_nobits_V_ce0(encode4_U0_hists0_2_m_nobits_V_ce0),
    .hists0_2_m_nobits_V_d0(encode4_U0_hists0_2_m_nobits_V_d0),
    .hists0_2_m_nobits_V_q0(hist0_2_m_nobits_V_q0),
    .hists0_2_m_nobits_V_we0(encode4_U0_hists0_2_m_nobits_V_we0),
    .hists0_2_m_nobits_V_address1(encode4_U0_hists0_2_m_nobits_V_address1),
    .hists0_2_m_nobits_V_ce1(encode4_U0_hists0_2_m_nobits_V_ce1),
    .hists0_2_m_nobits_V_d1(encode4_U0_hists0_2_m_nobits_V_d1),
    .hists0_2_m_nobits_V_q1(4'd0),
    .hists0_2_m_nobits_V_we1(encode4_U0_hists0_2_m_nobits_V_we1),
    .hists0_3_m_nobits_V_address0(encode4_U0_hists0_3_m_nobits_V_address0),
    .hists0_3_m_nobits_V_ce0(encode4_U0_hists0_3_m_nobits_V_ce0),
    .hists0_3_m_nobits_V_d0(encode4_U0_hists0_3_m_nobits_V_d0),
    .hists0_3_m_nobits_V_q0(hist0_3_m_nobits_V_q0),
    .hists0_3_m_nobits_V_we0(encode4_U0_hists0_3_m_nobits_V_we0),
    .hists0_3_m_nobits_V_address1(encode4_U0_hists0_3_m_nobits_V_address1),
    .hists0_3_m_nobits_V_ce1(encode4_U0_hists0_3_m_nobits_V_ce1),
    .hists0_3_m_nobits_V_d1(encode4_U0_hists0_3_m_nobits_V_d1),
    .hists0_3_m_nobits_V_q1(4'd0),
    .hists0_3_m_nobits_V_we1(encode4_U0_hists0_3_m_nobits_V_we1),
    .hists0_4_m_nobits_V_address0(encode4_U0_hists0_4_m_nobits_V_address0),
    .hists0_4_m_nobits_V_ce0(encode4_U0_hists0_4_m_nobits_V_ce0),
    .hists0_4_m_nobits_V_d0(encode4_U0_hists0_4_m_nobits_V_d0),
    .hists0_4_m_nobits_V_q0(hist0_4_m_nobits_V_q0),
    .hists0_4_m_nobits_V_we0(encode4_U0_hists0_4_m_nobits_V_we0),
    .hists0_4_m_nobits_V_address1(encode4_U0_hists0_4_m_nobits_V_address1),
    .hists0_4_m_nobits_V_ce1(encode4_U0_hists0_4_m_nobits_V_ce1),
    .hists0_4_m_nobits_V_d1(encode4_U0_hists0_4_m_nobits_V_d1),
    .hists0_4_m_nobits_V_q1(4'd0),
    .hists0_4_m_nobits_V_we1(encode4_U0_hists0_4_m_nobits_V_we1),
    .hists0_5_m_nobits_V_address0(encode4_U0_hists0_5_m_nobits_V_address0),
    .hists0_5_m_nobits_V_ce0(encode4_U0_hists0_5_m_nobits_V_ce0),
    .hists0_5_m_nobits_V_d0(encode4_U0_hists0_5_m_nobits_V_d0),
    .hists0_5_m_nobits_V_q0(hist0_5_m_nobits_V_q0),
    .hists0_5_m_nobits_V_we0(encode4_U0_hists0_5_m_nobits_V_we0),
    .hists0_5_m_nobits_V_address1(encode4_U0_hists0_5_m_nobits_V_address1),
    .hists0_5_m_nobits_V_ce1(encode4_U0_hists0_5_m_nobits_V_ce1),
    .hists0_5_m_nobits_V_d1(encode4_U0_hists0_5_m_nobits_V_d1),
    .hists0_5_m_nobits_V_q1(4'd0),
    .hists0_5_m_nobits_V_we1(encode4_U0_hists0_5_m_nobits_V_we1),
    .hists0_6_m_nobits_V_address0(encode4_U0_hists0_6_m_nobits_V_address0),
    .hists0_6_m_nobits_V_ce0(encode4_U0_hists0_6_m_nobits_V_ce0),
    .hists0_6_m_nobits_V_d0(encode4_U0_hists0_6_m_nobits_V_d0),
    .hists0_6_m_nobits_V_q0(hist0_6_m_nobits_V_q0),
    .hists0_6_m_nobits_V_we0(encode4_U0_hists0_6_m_nobits_V_we0),
    .hists0_6_m_nobits_V_address1(encode4_U0_hists0_6_m_nobits_V_address1),
    .hists0_6_m_nobits_V_ce1(encode4_U0_hists0_6_m_nobits_V_ce1),
    .hists0_6_m_nobits_V_d1(encode4_U0_hists0_6_m_nobits_V_d1),
    .hists0_6_m_nobits_V_q1(4'd0),
    .hists0_6_m_nobits_V_we1(encode4_U0_hists0_6_m_nobits_V_we1),
    .hists0_7_m_nobits_V_address0(encode4_U0_hists0_7_m_nobits_V_address0),
    .hists0_7_m_nobits_V_ce0(encode4_U0_hists0_7_m_nobits_V_ce0),
    .hists0_7_m_nobits_V_d0(encode4_U0_hists0_7_m_nobits_V_d0),
    .hists0_7_m_nobits_V_q0(hist0_7_m_nobits_V_q0),
    .hists0_7_m_nobits_V_we0(encode4_U0_hists0_7_m_nobits_V_we0),
    .hists0_7_m_nobits_V_address1(encode4_U0_hists0_7_m_nobits_V_address1),
    .hists0_7_m_nobits_V_ce1(encode4_U0_hists0_7_m_nobits_V_ce1),
    .hists0_7_m_nobits_V_d1(encode4_U0_hists0_7_m_nobits_V_d1),
    .hists0_7_m_nobits_V_q1(4'd0),
    .hists0_7_m_nobits_V_we1(encode4_U0_hists0_7_m_nobits_V_we1),
    .hists0_0_m_bins_0_s_address0(encode4_U0_hists0_0_m_bins_0_s_address0),
    .hists0_0_m_bins_0_s_ce0(encode4_U0_hists0_0_m_bins_0_s_ce0),
    .hists0_0_m_bins_0_s_d0(encode4_U0_hists0_0_m_bins_0_s_d0),
    .hists0_0_m_bins_0_s_q0(hist0_0_m_bins_0_V_q0),
    .hists0_0_m_bins_0_s_we0(encode4_U0_hists0_0_m_bins_0_s_we0),
    .hists0_0_m_bins_0_s_address1(encode4_U0_hists0_0_m_bins_0_s_address1),
    .hists0_0_m_bins_0_s_ce1(encode4_U0_hists0_0_m_bins_0_s_ce1),
    .hists0_0_m_bins_0_s_d1(encode4_U0_hists0_0_m_bins_0_s_d1),
    .hists0_0_m_bins_0_s_q1(10'd0),
    .hists0_0_m_bins_0_s_we1(encode4_U0_hists0_0_m_bins_0_s_we1),
    .hists0_0_m_bins_1_s_address0(encode4_U0_hists0_0_m_bins_1_s_address0),
    .hists0_0_m_bins_1_s_ce0(encode4_U0_hists0_0_m_bins_1_s_ce0),
    .hists0_0_m_bins_1_s_d0(encode4_U0_hists0_0_m_bins_1_s_d0),
    .hists0_0_m_bins_1_s_q0(hist0_0_m_bins_1_V_q0),
    .hists0_0_m_bins_1_s_we0(encode4_U0_hists0_0_m_bins_1_s_we0),
    .hists0_0_m_bins_1_s_address1(encode4_U0_hists0_0_m_bins_1_s_address1),
    .hists0_0_m_bins_1_s_ce1(encode4_U0_hists0_0_m_bins_1_s_ce1),
    .hists0_0_m_bins_1_s_d1(encode4_U0_hists0_0_m_bins_1_s_d1),
    .hists0_0_m_bins_1_s_q1(10'd0),
    .hists0_0_m_bins_1_s_we1(encode4_U0_hists0_0_m_bins_1_s_we1),
    .hists0_1_m_bins_0_s_address0(encode4_U0_hists0_1_m_bins_0_s_address0),
    .hists0_1_m_bins_0_s_ce0(encode4_U0_hists0_1_m_bins_0_s_ce0),
    .hists0_1_m_bins_0_s_d0(encode4_U0_hists0_1_m_bins_0_s_d0),
    .hists0_1_m_bins_0_s_q0(hist0_1_m_bins_0_V_q0),
    .hists0_1_m_bins_0_s_we0(encode4_U0_hists0_1_m_bins_0_s_we0),
    .hists0_1_m_bins_0_s_address1(encode4_U0_hists0_1_m_bins_0_s_address1),
    .hists0_1_m_bins_0_s_ce1(encode4_U0_hists0_1_m_bins_0_s_ce1),
    .hists0_1_m_bins_0_s_d1(encode4_U0_hists0_1_m_bins_0_s_d1),
    .hists0_1_m_bins_0_s_q1(10'd0),
    .hists0_1_m_bins_0_s_we1(encode4_U0_hists0_1_m_bins_0_s_we1),
    .hists0_1_m_bins_1_s_address0(encode4_U0_hists0_1_m_bins_1_s_address0),
    .hists0_1_m_bins_1_s_ce0(encode4_U0_hists0_1_m_bins_1_s_ce0),
    .hists0_1_m_bins_1_s_d0(encode4_U0_hists0_1_m_bins_1_s_d0),
    .hists0_1_m_bins_1_s_q0(hist0_1_m_bins_1_V_q0),
    .hists0_1_m_bins_1_s_we0(encode4_U0_hists0_1_m_bins_1_s_we0),
    .hists0_1_m_bins_1_s_address1(encode4_U0_hists0_1_m_bins_1_s_address1),
    .hists0_1_m_bins_1_s_ce1(encode4_U0_hists0_1_m_bins_1_s_ce1),
    .hists0_1_m_bins_1_s_d1(encode4_U0_hists0_1_m_bins_1_s_d1),
    .hists0_1_m_bins_1_s_q1(10'd0),
    .hists0_1_m_bins_1_s_we1(encode4_U0_hists0_1_m_bins_1_s_we1),
    .hists0_2_m_bins_0_s_address0(encode4_U0_hists0_2_m_bins_0_s_address0),
    .hists0_2_m_bins_0_s_ce0(encode4_U0_hists0_2_m_bins_0_s_ce0),
    .hists0_2_m_bins_0_s_d0(encode4_U0_hists0_2_m_bins_0_s_d0),
    .hists0_2_m_bins_0_s_q0(hist0_2_m_bins_0_V_q0),
    .hists0_2_m_bins_0_s_we0(encode4_U0_hists0_2_m_bins_0_s_we0),
    .hists0_2_m_bins_0_s_address1(encode4_U0_hists0_2_m_bins_0_s_address1),
    .hists0_2_m_bins_0_s_ce1(encode4_U0_hists0_2_m_bins_0_s_ce1),
    .hists0_2_m_bins_0_s_d1(encode4_U0_hists0_2_m_bins_0_s_d1),
    .hists0_2_m_bins_0_s_q1(10'd0),
    .hists0_2_m_bins_0_s_we1(encode4_U0_hists0_2_m_bins_0_s_we1),
    .hists0_2_m_bins_1_s_address0(encode4_U0_hists0_2_m_bins_1_s_address0),
    .hists0_2_m_bins_1_s_ce0(encode4_U0_hists0_2_m_bins_1_s_ce0),
    .hists0_2_m_bins_1_s_d0(encode4_U0_hists0_2_m_bins_1_s_d0),
    .hists0_2_m_bins_1_s_q0(hist0_2_m_bins_1_V_q0),
    .hists0_2_m_bins_1_s_we0(encode4_U0_hists0_2_m_bins_1_s_we0),
    .hists0_2_m_bins_1_s_address1(encode4_U0_hists0_2_m_bins_1_s_address1),
    .hists0_2_m_bins_1_s_ce1(encode4_U0_hists0_2_m_bins_1_s_ce1),
    .hists0_2_m_bins_1_s_d1(encode4_U0_hists0_2_m_bins_1_s_d1),
    .hists0_2_m_bins_1_s_q1(10'd0),
    .hists0_2_m_bins_1_s_we1(encode4_U0_hists0_2_m_bins_1_s_we1),
    .hists0_3_m_bins_0_s_address0(encode4_U0_hists0_3_m_bins_0_s_address0),
    .hists0_3_m_bins_0_s_ce0(encode4_U0_hists0_3_m_bins_0_s_ce0),
    .hists0_3_m_bins_0_s_d0(encode4_U0_hists0_3_m_bins_0_s_d0),
    .hists0_3_m_bins_0_s_q0(hist0_3_m_bins_0_V_q0),
    .hists0_3_m_bins_0_s_we0(encode4_U0_hists0_3_m_bins_0_s_we0),
    .hists0_3_m_bins_0_s_address1(encode4_U0_hists0_3_m_bins_0_s_address1),
    .hists0_3_m_bins_0_s_ce1(encode4_U0_hists0_3_m_bins_0_s_ce1),
    .hists0_3_m_bins_0_s_d1(encode4_U0_hists0_3_m_bins_0_s_d1),
    .hists0_3_m_bins_0_s_q1(10'd0),
    .hists0_3_m_bins_0_s_we1(encode4_U0_hists0_3_m_bins_0_s_we1),
    .hists0_3_m_bins_1_s_address0(encode4_U0_hists0_3_m_bins_1_s_address0),
    .hists0_3_m_bins_1_s_ce0(encode4_U0_hists0_3_m_bins_1_s_ce0),
    .hists0_3_m_bins_1_s_d0(encode4_U0_hists0_3_m_bins_1_s_d0),
    .hists0_3_m_bins_1_s_q0(hist0_3_m_bins_1_V_q0),
    .hists0_3_m_bins_1_s_we0(encode4_U0_hists0_3_m_bins_1_s_we0),
    .hists0_3_m_bins_1_s_address1(encode4_U0_hists0_3_m_bins_1_s_address1),
    .hists0_3_m_bins_1_s_ce1(encode4_U0_hists0_3_m_bins_1_s_ce1),
    .hists0_3_m_bins_1_s_d1(encode4_U0_hists0_3_m_bins_1_s_d1),
    .hists0_3_m_bins_1_s_q1(10'd0),
    .hists0_3_m_bins_1_s_we1(encode4_U0_hists0_3_m_bins_1_s_we1),
    .hists0_4_m_bins_0_s_address0(encode4_U0_hists0_4_m_bins_0_s_address0),
    .hists0_4_m_bins_0_s_ce0(encode4_U0_hists0_4_m_bins_0_s_ce0),
    .hists0_4_m_bins_0_s_d0(encode4_U0_hists0_4_m_bins_0_s_d0),
    .hists0_4_m_bins_0_s_q0(hist0_4_m_bins_0_V_q0),
    .hists0_4_m_bins_0_s_we0(encode4_U0_hists0_4_m_bins_0_s_we0),
    .hists0_4_m_bins_0_s_address1(encode4_U0_hists0_4_m_bins_0_s_address1),
    .hists0_4_m_bins_0_s_ce1(encode4_U0_hists0_4_m_bins_0_s_ce1),
    .hists0_4_m_bins_0_s_d1(encode4_U0_hists0_4_m_bins_0_s_d1),
    .hists0_4_m_bins_0_s_q1(10'd0),
    .hists0_4_m_bins_0_s_we1(encode4_U0_hists0_4_m_bins_0_s_we1),
    .hists0_4_m_bins_1_s_address0(encode4_U0_hists0_4_m_bins_1_s_address0),
    .hists0_4_m_bins_1_s_ce0(encode4_U0_hists0_4_m_bins_1_s_ce0),
    .hists0_4_m_bins_1_s_d0(encode4_U0_hists0_4_m_bins_1_s_d0),
    .hists0_4_m_bins_1_s_q0(hist0_4_m_bins_1_V_q0),
    .hists0_4_m_bins_1_s_we0(encode4_U0_hists0_4_m_bins_1_s_we0),
    .hists0_4_m_bins_1_s_address1(encode4_U0_hists0_4_m_bins_1_s_address1),
    .hists0_4_m_bins_1_s_ce1(encode4_U0_hists0_4_m_bins_1_s_ce1),
    .hists0_4_m_bins_1_s_d1(encode4_U0_hists0_4_m_bins_1_s_d1),
    .hists0_4_m_bins_1_s_q1(10'd0),
    .hists0_4_m_bins_1_s_we1(encode4_U0_hists0_4_m_bins_1_s_we1),
    .hists0_5_m_bins_0_s_address0(encode4_U0_hists0_5_m_bins_0_s_address0),
    .hists0_5_m_bins_0_s_ce0(encode4_U0_hists0_5_m_bins_0_s_ce0),
    .hists0_5_m_bins_0_s_d0(encode4_U0_hists0_5_m_bins_0_s_d0),
    .hists0_5_m_bins_0_s_q0(hist0_5_m_bins_0_V_q0),
    .hists0_5_m_bins_0_s_we0(encode4_U0_hists0_5_m_bins_0_s_we0),
    .hists0_5_m_bins_0_s_address1(encode4_U0_hists0_5_m_bins_0_s_address1),
    .hists0_5_m_bins_0_s_ce1(encode4_U0_hists0_5_m_bins_0_s_ce1),
    .hists0_5_m_bins_0_s_d1(encode4_U0_hists0_5_m_bins_0_s_d1),
    .hists0_5_m_bins_0_s_q1(10'd0),
    .hists0_5_m_bins_0_s_we1(encode4_U0_hists0_5_m_bins_0_s_we1),
    .hists0_5_m_bins_1_s_address0(encode4_U0_hists0_5_m_bins_1_s_address0),
    .hists0_5_m_bins_1_s_ce0(encode4_U0_hists0_5_m_bins_1_s_ce0),
    .hists0_5_m_bins_1_s_d0(encode4_U0_hists0_5_m_bins_1_s_d0),
    .hists0_5_m_bins_1_s_q0(hist0_5_m_bins_1_V_q0),
    .hists0_5_m_bins_1_s_we0(encode4_U0_hists0_5_m_bins_1_s_we0),
    .hists0_5_m_bins_1_s_address1(encode4_U0_hists0_5_m_bins_1_s_address1),
    .hists0_5_m_bins_1_s_ce1(encode4_U0_hists0_5_m_bins_1_s_ce1),
    .hists0_5_m_bins_1_s_d1(encode4_U0_hists0_5_m_bins_1_s_d1),
    .hists0_5_m_bins_1_s_q1(10'd0),
    .hists0_5_m_bins_1_s_we1(encode4_U0_hists0_5_m_bins_1_s_we1),
    .hists0_6_m_bins_0_s_address0(encode4_U0_hists0_6_m_bins_0_s_address0),
    .hists0_6_m_bins_0_s_ce0(encode4_U0_hists0_6_m_bins_0_s_ce0),
    .hists0_6_m_bins_0_s_d0(encode4_U0_hists0_6_m_bins_0_s_d0),
    .hists0_6_m_bins_0_s_q0(hist0_6_m_bins_0_V_q0),
    .hists0_6_m_bins_0_s_we0(encode4_U0_hists0_6_m_bins_0_s_we0),
    .hists0_6_m_bins_0_s_address1(encode4_U0_hists0_6_m_bins_0_s_address1),
    .hists0_6_m_bins_0_s_ce1(encode4_U0_hists0_6_m_bins_0_s_ce1),
    .hists0_6_m_bins_0_s_d1(encode4_U0_hists0_6_m_bins_0_s_d1),
    .hists0_6_m_bins_0_s_q1(10'd0),
    .hists0_6_m_bins_0_s_we1(encode4_U0_hists0_6_m_bins_0_s_we1),
    .hists0_6_m_bins_1_s_address0(encode4_U0_hists0_6_m_bins_1_s_address0),
    .hists0_6_m_bins_1_s_ce0(encode4_U0_hists0_6_m_bins_1_s_ce0),
    .hists0_6_m_bins_1_s_d0(encode4_U0_hists0_6_m_bins_1_s_d0),
    .hists0_6_m_bins_1_s_q0(hist0_6_m_bins_1_V_q0),
    .hists0_6_m_bins_1_s_we0(encode4_U0_hists0_6_m_bins_1_s_we0),
    .hists0_6_m_bins_1_s_address1(encode4_U0_hists0_6_m_bins_1_s_address1),
    .hists0_6_m_bins_1_s_ce1(encode4_U0_hists0_6_m_bins_1_s_ce1),
    .hists0_6_m_bins_1_s_d1(encode4_U0_hists0_6_m_bins_1_s_d1),
    .hists0_6_m_bins_1_s_q1(10'd0),
    .hists0_6_m_bins_1_s_we1(encode4_U0_hists0_6_m_bins_1_s_we1),
    .hists0_7_m_bins_0_s_address0(encode4_U0_hists0_7_m_bins_0_s_address0),
    .hists0_7_m_bins_0_s_ce0(encode4_U0_hists0_7_m_bins_0_s_ce0),
    .hists0_7_m_bins_0_s_d0(encode4_U0_hists0_7_m_bins_0_s_d0),
    .hists0_7_m_bins_0_s_q0(hist0_7_m_bins_0_V_q0),
    .hists0_7_m_bins_0_s_we0(encode4_U0_hists0_7_m_bins_0_s_we0),
    .hists0_7_m_bins_0_s_address1(encode4_U0_hists0_7_m_bins_0_s_address1),
    .hists0_7_m_bins_0_s_ce1(encode4_U0_hists0_7_m_bins_0_s_ce1),
    .hists0_7_m_bins_0_s_d1(encode4_U0_hists0_7_m_bins_0_s_d1),
    .hists0_7_m_bins_0_s_q1(10'd0),
    .hists0_7_m_bins_0_s_we1(encode4_U0_hists0_7_m_bins_0_s_we1),
    .hists0_7_m_bins_1_s_address0(encode4_U0_hists0_7_m_bins_1_s_address0),
    .hists0_7_m_bins_1_s_ce0(encode4_U0_hists0_7_m_bins_1_s_ce0),
    .hists0_7_m_bins_1_s_d0(encode4_U0_hists0_7_m_bins_1_s_d0),
    .hists0_7_m_bins_1_s_q0(hist0_7_m_bins_1_V_q0),
    .hists0_7_m_bins_1_s_we0(encode4_U0_hists0_7_m_bins_1_s_we0),
    .hists0_7_m_bins_1_s_address1(encode4_U0_hists0_7_m_bins_1_s_address1),
    .hists0_7_m_bins_1_s_ce1(encode4_U0_hists0_7_m_bins_1_s_ce1),
    .hists0_7_m_bins_1_s_d1(encode4_U0_hists0_7_m_bins_1_s_d1),
    .hists0_7_m_bins_1_s_q1(10'd0),
    .hists0_7_m_bins_1_s_we1(encode4_U0_hists0_7_m_bins_1_s_we1),
    .hists1_0_m_omask_V_address0(encode4_U0_hists1_0_m_omask_V_address0),
    .hists1_0_m_omask_V_ce0(encode4_U0_hists1_0_m_omask_V_ce0),
    .hists1_0_m_omask_V_d0(encode4_U0_hists1_0_m_omask_V_d0),
    .hists1_0_m_omask_V_q0(hist1_0_m_omask_V_q0),
    .hists1_0_m_omask_V_we0(encode4_U0_hists1_0_m_omask_V_we0),
    .hists1_0_m_omask_V_address1(encode4_U0_hists1_0_m_omask_V_address1),
    .hists1_0_m_omask_V_ce1(encode4_U0_hists1_0_m_omask_V_ce1),
    .hists1_0_m_omask_V_d1(encode4_U0_hists1_0_m_omask_V_d1),
    .hists1_0_m_omask_V_q1(32'd0),
    .hists1_0_m_omask_V_we1(encode4_U0_hists1_0_m_omask_V_we1),
    .hists1_1_m_omask_V_address0(encode4_U0_hists1_1_m_omask_V_address0),
    .hists1_1_m_omask_V_ce0(encode4_U0_hists1_1_m_omask_V_ce0),
    .hists1_1_m_omask_V_d0(encode4_U0_hists1_1_m_omask_V_d0),
    .hists1_1_m_omask_V_q0(hist1_1_m_omask_V_q0),
    .hists1_1_m_omask_V_we0(encode4_U0_hists1_1_m_omask_V_we0),
    .hists1_1_m_omask_V_address1(encode4_U0_hists1_1_m_omask_V_address1),
    .hists1_1_m_omask_V_ce1(encode4_U0_hists1_1_m_omask_V_ce1),
    .hists1_1_m_omask_V_d1(encode4_U0_hists1_1_m_omask_V_d1),
    .hists1_1_m_omask_V_q1(32'd0),
    .hists1_1_m_omask_V_we1(encode4_U0_hists1_1_m_omask_V_we1),
    .hists1_2_m_omask_V_address0(encode4_U0_hists1_2_m_omask_V_address0),
    .hists1_2_m_omask_V_ce0(encode4_U0_hists1_2_m_omask_V_ce0),
    .hists1_2_m_omask_V_d0(encode4_U0_hists1_2_m_omask_V_d0),
    .hists1_2_m_omask_V_q0(hist1_2_m_omask_V_q0),
    .hists1_2_m_omask_V_we0(encode4_U0_hists1_2_m_omask_V_we0),
    .hists1_2_m_omask_V_address1(encode4_U0_hists1_2_m_omask_V_address1),
    .hists1_2_m_omask_V_ce1(encode4_U0_hists1_2_m_omask_V_ce1),
    .hists1_2_m_omask_V_d1(encode4_U0_hists1_2_m_omask_V_d1),
    .hists1_2_m_omask_V_q1(32'd0),
    .hists1_2_m_omask_V_we1(encode4_U0_hists1_2_m_omask_V_we1),
    .hists1_3_m_omask_V_address0(encode4_U0_hists1_3_m_omask_V_address0),
    .hists1_3_m_omask_V_ce0(encode4_U0_hists1_3_m_omask_V_ce0),
    .hists1_3_m_omask_V_d0(encode4_U0_hists1_3_m_omask_V_d0),
    .hists1_3_m_omask_V_q0(hist1_3_m_omask_V_q0),
    .hists1_3_m_omask_V_we0(encode4_U0_hists1_3_m_omask_V_we0),
    .hists1_3_m_omask_V_address1(encode4_U0_hists1_3_m_omask_V_address1),
    .hists1_3_m_omask_V_ce1(encode4_U0_hists1_3_m_omask_V_ce1),
    .hists1_3_m_omask_V_d1(encode4_U0_hists1_3_m_omask_V_d1),
    .hists1_3_m_omask_V_q1(32'd0),
    .hists1_3_m_omask_V_we1(encode4_U0_hists1_3_m_omask_V_we1),
    .hists1_4_m_omask_V_address0(encode4_U0_hists1_4_m_omask_V_address0),
    .hists1_4_m_omask_V_ce0(encode4_U0_hists1_4_m_omask_V_ce0),
    .hists1_4_m_omask_V_d0(encode4_U0_hists1_4_m_omask_V_d0),
    .hists1_4_m_omask_V_q0(hist1_4_m_omask_V_q0),
    .hists1_4_m_omask_V_we0(encode4_U0_hists1_4_m_omask_V_we0),
    .hists1_4_m_omask_V_address1(encode4_U0_hists1_4_m_omask_V_address1),
    .hists1_4_m_omask_V_ce1(encode4_U0_hists1_4_m_omask_V_ce1),
    .hists1_4_m_omask_V_d1(encode4_U0_hists1_4_m_omask_V_d1),
    .hists1_4_m_omask_V_q1(32'd0),
    .hists1_4_m_omask_V_we1(encode4_U0_hists1_4_m_omask_V_we1),
    .hists1_5_m_omask_V_address0(encode4_U0_hists1_5_m_omask_V_address0),
    .hists1_5_m_omask_V_ce0(encode4_U0_hists1_5_m_omask_V_ce0),
    .hists1_5_m_omask_V_d0(encode4_U0_hists1_5_m_omask_V_d0),
    .hists1_5_m_omask_V_q0(hist1_5_m_omask_V_q0),
    .hists1_5_m_omask_V_we0(encode4_U0_hists1_5_m_omask_V_we0),
    .hists1_5_m_omask_V_address1(encode4_U0_hists1_5_m_omask_V_address1),
    .hists1_5_m_omask_V_ce1(encode4_U0_hists1_5_m_omask_V_ce1),
    .hists1_5_m_omask_V_d1(encode4_U0_hists1_5_m_omask_V_d1),
    .hists1_5_m_omask_V_q1(32'd0),
    .hists1_5_m_omask_V_we1(encode4_U0_hists1_5_m_omask_V_we1),
    .hists1_6_m_omask_V_address0(encode4_U0_hists1_6_m_omask_V_address0),
    .hists1_6_m_omask_V_ce0(encode4_U0_hists1_6_m_omask_V_ce0),
    .hists1_6_m_omask_V_d0(encode4_U0_hists1_6_m_omask_V_d0),
    .hists1_6_m_omask_V_q0(hist1_6_m_omask_V_q0),
    .hists1_6_m_omask_V_we0(encode4_U0_hists1_6_m_omask_V_we0),
    .hists1_6_m_omask_V_address1(encode4_U0_hists1_6_m_omask_V_address1),
    .hists1_6_m_omask_V_ce1(encode4_U0_hists1_6_m_omask_V_ce1),
    .hists1_6_m_omask_V_d1(encode4_U0_hists1_6_m_omask_V_d1),
    .hists1_6_m_omask_V_q1(32'd0),
    .hists1_6_m_omask_V_we1(encode4_U0_hists1_6_m_omask_V_we1),
    .hists1_7_m_omask_V_address0(encode4_U0_hists1_7_m_omask_V_address0),
    .hists1_7_m_omask_V_ce0(encode4_U0_hists1_7_m_omask_V_ce0),
    .hists1_7_m_omask_V_d0(encode4_U0_hists1_7_m_omask_V_d0),
    .hists1_7_m_omask_V_q0(hist1_7_m_omask_V_q0),
    .hists1_7_m_omask_V_we0(encode4_U0_hists1_7_m_omask_V_we0),
    .hists1_7_m_omask_V_address1(encode4_U0_hists1_7_m_omask_V_address1),
    .hists1_7_m_omask_V_ce1(encode4_U0_hists1_7_m_omask_V_ce1),
    .hists1_7_m_omask_V_d1(encode4_U0_hists1_7_m_omask_V_d1),
    .hists1_7_m_omask_V_q1(32'd0),
    .hists1_7_m_omask_V_we1(encode4_U0_hists1_7_m_omask_V_we1),
    .hists1_0_m_maxcnt_V_address0(encode4_U0_hists1_0_m_maxcnt_V_address0),
    .hists1_0_m_maxcnt_V_ce0(encode4_U0_hists1_0_m_maxcnt_V_ce0),
    .hists1_0_m_maxcnt_V_d0(encode4_U0_hists1_0_m_maxcnt_V_d0),
    .hists1_0_m_maxcnt_V_q0(hist1_0_m_maxcnt_V_q0),
    .hists1_0_m_maxcnt_V_we0(encode4_U0_hists1_0_m_maxcnt_V_we0),
    .hists1_0_m_maxcnt_V_address1(encode4_U0_hists1_0_m_maxcnt_V_address1),
    .hists1_0_m_maxcnt_V_ce1(encode4_U0_hists1_0_m_maxcnt_V_ce1),
    .hists1_0_m_maxcnt_V_d1(encode4_U0_hists1_0_m_maxcnt_V_d1),
    .hists1_0_m_maxcnt_V_q1(10'd0),
    .hists1_0_m_maxcnt_V_we1(encode4_U0_hists1_0_m_maxcnt_V_we1),
    .hists1_1_m_maxcnt_V_address0(encode4_U0_hists1_1_m_maxcnt_V_address0),
    .hists1_1_m_maxcnt_V_ce0(encode4_U0_hists1_1_m_maxcnt_V_ce0),
    .hists1_1_m_maxcnt_V_d0(encode4_U0_hists1_1_m_maxcnt_V_d0),
    .hists1_1_m_maxcnt_V_q0(hist1_1_m_maxcnt_V_q0),
    .hists1_1_m_maxcnt_V_we0(encode4_U0_hists1_1_m_maxcnt_V_we0),
    .hists1_1_m_maxcnt_V_address1(encode4_U0_hists1_1_m_maxcnt_V_address1),
    .hists1_1_m_maxcnt_V_ce1(encode4_U0_hists1_1_m_maxcnt_V_ce1),
    .hists1_1_m_maxcnt_V_d1(encode4_U0_hists1_1_m_maxcnt_V_d1),
    .hists1_1_m_maxcnt_V_q1(10'd0),
    .hists1_1_m_maxcnt_V_we1(encode4_U0_hists1_1_m_maxcnt_V_we1),
    .hists1_2_m_maxcnt_V_address0(encode4_U0_hists1_2_m_maxcnt_V_address0),
    .hists1_2_m_maxcnt_V_ce0(encode4_U0_hists1_2_m_maxcnt_V_ce0),
    .hists1_2_m_maxcnt_V_d0(encode4_U0_hists1_2_m_maxcnt_V_d0),
    .hists1_2_m_maxcnt_V_q0(hist1_2_m_maxcnt_V_q0),
    .hists1_2_m_maxcnt_V_we0(encode4_U0_hists1_2_m_maxcnt_V_we0),
    .hists1_2_m_maxcnt_V_address1(encode4_U0_hists1_2_m_maxcnt_V_address1),
    .hists1_2_m_maxcnt_V_ce1(encode4_U0_hists1_2_m_maxcnt_V_ce1),
    .hists1_2_m_maxcnt_V_d1(encode4_U0_hists1_2_m_maxcnt_V_d1),
    .hists1_2_m_maxcnt_V_q1(10'd0),
    .hists1_2_m_maxcnt_V_we1(encode4_U0_hists1_2_m_maxcnt_V_we1),
    .hists1_3_m_maxcnt_V_address0(encode4_U0_hists1_3_m_maxcnt_V_address0),
    .hists1_3_m_maxcnt_V_ce0(encode4_U0_hists1_3_m_maxcnt_V_ce0),
    .hists1_3_m_maxcnt_V_d0(encode4_U0_hists1_3_m_maxcnt_V_d0),
    .hists1_3_m_maxcnt_V_q0(hist1_3_m_maxcnt_V_q0),
    .hists1_3_m_maxcnt_V_we0(encode4_U0_hists1_3_m_maxcnt_V_we0),
    .hists1_3_m_maxcnt_V_address1(encode4_U0_hists1_3_m_maxcnt_V_address1),
    .hists1_3_m_maxcnt_V_ce1(encode4_U0_hists1_3_m_maxcnt_V_ce1),
    .hists1_3_m_maxcnt_V_d1(encode4_U0_hists1_3_m_maxcnt_V_d1),
    .hists1_3_m_maxcnt_V_q1(10'd0),
    .hists1_3_m_maxcnt_V_we1(encode4_U0_hists1_3_m_maxcnt_V_we1),
    .hists1_4_m_maxcnt_V_address0(encode4_U0_hists1_4_m_maxcnt_V_address0),
    .hists1_4_m_maxcnt_V_ce0(encode4_U0_hists1_4_m_maxcnt_V_ce0),
    .hists1_4_m_maxcnt_V_d0(encode4_U0_hists1_4_m_maxcnt_V_d0),
    .hists1_4_m_maxcnt_V_q0(hist1_4_m_maxcnt_V_q0),
    .hists1_4_m_maxcnt_V_we0(encode4_U0_hists1_4_m_maxcnt_V_we0),
    .hists1_4_m_maxcnt_V_address1(encode4_U0_hists1_4_m_maxcnt_V_address1),
    .hists1_4_m_maxcnt_V_ce1(encode4_U0_hists1_4_m_maxcnt_V_ce1),
    .hists1_4_m_maxcnt_V_d1(encode4_U0_hists1_4_m_maxcnt_V_d1),
    .hists1_4_m_maxcnt_V_q1(10'd0),
    .hists1_4_m_maxcnt_V_we1(encode4_U0_hists1_4_m_maxcnt_V_we1),
    .hists1_5_m_maxcnt_V_address0(encode4_U0_hists1_5_m_maxcnt_V_address0),
    .hists1_5_m_maxcnt_V_ce0(encode4_U0_hists1_5_m_maxcnt_V_ce0),
    .hists1_5_m_maxcnt_V_d0(encode4_U0_hists1_5_m_maxcnt_V_d0),
    .hists1_5_m_maxcnt_V_q0(hist1_5_m_maxcnt_V_q0),
    .hists1_5_m_maxcnt_V_we0(encode4_U0_hists1_5_m_maxcnt_V_we0),
    .hists1_5_m_maxcnt_V_address1(encode4_U0_hists1_5_m_maxcnt_V_address1),
    .hists1_5_m_maxcnt_V_ce1(encode4_U0_hists1_5_m_maxcnt_V_ce1),
    .hists1_5_m_maxcnt_V_d1(encode4_U0_hists1_5_m_maxcnt_V_d1),
    .hists1_5_m_maxcnt_V_q1(10'd0),
    .hists1_5_m_maxcnt_V_we1(encode4_U0_hists1_5_m_maxcnt_V_we1),
    .hists1_6_m_maxcnt_V_address0(encode4_U0_hists1_6_m_maxcnt_V_address0),
    .hists1_6_m_maxcnt_V_ce0(encode4_U0_hists1_6_m_maxcnt_V_ce0),
    .hists1_6_m_maxcnt_V_d0(encode4_U0_hists1_6_m_maxcnt_V_d0),
    .hists1_6_m_maxcnt_V_q0(hist1_6_m_maxcnt_V_q0),
    .hists1_6_m_maxcnt_V_we0(encode4_U0_hists1_6_m_maxcnt_V_we0),
    .hists1_6_m_maxcnt_V_address1(encode4_U0_hists1_6_m_maxcnt_V_address1),
    .hists1_6_m_maxcnt_V_ce1(encode4_U0_hists1_6_m_maxcnt_V_ce1),
    .hists1_6_m_maxcnt_V_d1(encode4_U0_hists1_6_m_maxcnt_V_d1),
    .hists1_6_m_maxcnt_V_q1(10'd0),
    .hists1_6_m_maxcnt_V_we1(encode4_U0_hists1_6_m_maxcnt_V_we1),
    .hists1_7_m_maxcnt_V_address0(encode4_U0_hists1_7_m_maxcnt_V_address0),
    .hists1_7_m_maxcnt_V_ce0(encode4_U0_hists1_7_m_maxcnt_V_ce0),
    .hists1_7_m_maxcnt_V_d0(encode4_U0_hists1_7_m_maxcnt_V_d0),
    .hists1_7_m_maxcnt_V_q0(hist1_7_m_maxcnt_V_q0),
    .hists1_7_m_maxcnt_V_we0(encode4_U0_hists1_7_m_maxcnt_V_we0),
    .hists1_7_m_maxcnt_V_address1(encode4_U0_hists1_7_m_maxcnt_V_address1),
    .hists1_7_m_maxcnt_V_ce1(encode4_U0_hists1_7_m_maxcnt_V_ce1),
    .hists1_7_m_maxcnt_V_d1(encode4_U0_hists1_7_m_maxcnt_V_d1),
    .hists1_7_m_maxcnt_V_q1(10'd0),
    .hists1_7_m_maxcnt_V_we1(encode4_U0_hists1_7_m_maxcnt_V_we1),
    .hists1_0_m_nobits_V_address0(encode4_U0_hists1_0_m_nobits_V_address0),
    .hists1_0_m_nobits_V_ce0(encode4_U0_hists1_0_m_nobits_V_ce0),
    .hists1_0_m_nobits_V_d0(encode4_U0_hists1_0_m_nobits_V_d0),
    .hists1_0_m_nobits_V_q0(hist1_0_m_nobits_V_q0),
    .hists1_0_m_nobits_V_we0(encode4_U0_hists1_0_m_nobits_V_we0),
    .hists1_0_m_nobits_V_address1(encode4_U0_hists1_0_m_nobits_V_address1),
    .hists1_0_m_nobits_V_ce1(encode4_U0_hists1_0_m_nobits_V_ce1),
    .hists1_0_m_nobits_V_d1(encode4_U0_hists1_0_m_nobits_V_d1),
    .hists1_0_m_nobits_V_q1(4'd0),
    .hists1_0_m_nobits_V_we1(encode4_U0_hists1_0_m_nobits_V_we1),
    .hists1_1_m_nobits_V_address0(encode4_U0_hists1_1_m_nobits_V_address0),
    .hists1_1_m_nobits_V_ce0(encode4_U0_hists1_1_m_nobits_V_ce0),
    .hists1_1_m_nobits_V_d0(encode4_U0_hists1_1_m_nobits_V_d0),
    .hists1_1_m_nobits_V_q0(hist1_1_m_nobits_V_q0),
    .hists1_1_m_nobits_V_we0(encode4_U0_hists1_1_m_nobits_V_we0),
    .hists1_1_m_nobits_V_address1(encode4_U0_hists1_1_m_nobits_V_address1),
    .hists1_1_m_nobits_V_ce1(encode4_U0_hists1_1_m_nobits_V_ce1),
    .hists1_1_m_nobits_V_d1(encode4_U0_hists1_1_m_nobits_V_d1),
    .hists1_1_m_nobits_V_q1(4'd0),
    .hists1_1_m_nobits_V_we1(encode4_U0_hists1_1_m_nobits_V_we1),
    .hists1_2_m_nobits_V_address0(encode4_U0_hists1_2_m_nobits_V_address0),
    .hists1_2_m_nobits_V_ce0(encode4_U0_hists1_2_m_nobits_V_ce0),
    .hists1_2_m_nobits_V_d0(encode4_U0_hists1_2_m_nobits_V_d0),
    .hists1_2_m_nobits_V_q0(hist1_2_m_nobits_V_q0),
    .hists1_2_m_nobits_V_we0(encode4_U0_hists1_2_m_nobits_V_we0),
    .hists1_2_m_nobits_V_address1(encode4_U0_hists1_2_m_nobits_V_address1),
    .hists1_2_m_nobits_V_ce1(encode4_U0_hists1_2_m_nobits_V_ce1),
    .hists1_2_m_nobits_V_d1(encode4_U0_hists1_2_m_nobits_V_d1),
    .hists1_2_m_nobits_V_q1(4'd0),
    .hists1_2_m_nobits_V_we1(encode4_U0_hists1_2_m_nobits_V_we1),
    .hists1_3_m_nobits_V_address0(encode4_U0_hists1_3_m_nobits_V_address0),
    .hists1_3_m_nobits_V_ce0(encode4_U0_hists1_3_m_nobits_V_ce0),
    .hists1_3_m_nobits_V_d0(encode4_U0_hists1_3_m_nobits_V_d0),
    .hists1_3_m_nobits_V_q0(hist1_3_m_nobits_V_q0),
    .hists1_3_m_nobits_V_we0(encode4_U0_hists1_3_m_nobits_V_we0),
    .hists1_3_m_nobits_V_address1(encode4_U0_hists1_3_m_nobits_V_address1),
    .hists1_3_m_nobits_V_ce1(encode4_U0_hists1_3_m_nobits_V_ce1),
    .hists1_3_m_nobits_V_d1(encode4_U0_hists1_3_m_nobits_V_d1),
    .hists1_3_m_nobits_V_q1(4'd0),
    .hists1_3_m_nobits_V_we1(encode4_U0_hists1_3_m_nobits_V_we1),
    .hists1_4_m_nobits_V_address0(encode4_U0_hists1_4_m_nobits_V_address0),
    .hists1_4_m_nobits_V_ce0(encode4_U0_hists1_4_m_nobits_V_ce0),
    .hists1_4_m_nobits_V_d0(encode4_U0_hists1_4_m_nobits_V_d0),
    .hists1_4_m_nobits_V_q0(hist1_4_m_nobits_V_q0),
    .hists1_4_m_nobits_V_we0(encode4_U0_hists1_4_m_nobits_V_we0),
    .hists1_4_m_nobits_V_address1(encode4_U0_hists1_4_m_nobits_V_address1),
    .hists1_4_m_nobits_V_ce1(encode4_U0_hists1_4_m_nobits_V_ce1),
    .hists1_4_m_nobits_V_d1(encode4_U0_hists1_4_m_nobits_V_d1),
    .hists1_4_m_nobits_V_q1(4'd0),
    .hists1_4_m_nobits_V_we1(encode4_U0_hists1_4_m_nobits_V_we1),
    .hists1_5_m_nobits_V_address0(encode4_U0_hists1_5_m_nobits_V_address0),
    .hists1_5_m_nobits_V_ce0(encode4_U0_hists1_5_m_nobits_V_ce0),
    .hists1_5_m_nobits_V_d0(encode4_U0_hists1_5_m_nobits_V_d0),
    .hists1_5_m_nobits_V_q0(hist1_5_m_nobits_V_q0),
    .hists1_5_m_nobits_V_we0(encode4_U0_hists1_5_m_nobits_V_we0),
    .hists1_5_m_nobits_V_address1(encode4_U0_hists1_5_m_nobits_V_address1),
    .hists1_5_m_nobits_V_ce1(encode4_U0_hists1_5_m_nobits_V_ce1),
    .hists1_5_m_nobits_V_d1(encode4_U0_hists1_5_m_nobits_V_d1),
    .hists1_5_m_nobits_V_q1(4'd0),
    .hists1_5_m_nobits_V_we1(encode4_U0_hists1_5_m_nobits_V_we1),
    .hists1_6_m_nobits_V_address0(encode4_U0_hists1_6_m_nobits_V_address0),
    .hists1_6_m_nobits_V_ce0(encode4_U0_hists1_6_m_nobits_V_ce0),
    .hists1_6_m_nobits_V_d0(encode4_U0_hists1_6_m_nobits_V_d0),
    .hists1_6_m_nobits_V_q0(hist1_6_m_nobits_V_q0),
    .hists1_6_m_nobits_V_we0(encode4_U0_hists1_6_m_nobits_V_we0),
    .hists1_6_m_nobits_V_address1(encode4_U0_hists1_6_m_nobits_V_address1),
    .hists1_6_m_nobits_V_ce1(encode4_U0_hists1_6_m_nobits_V_ce1),
    .hists1_6_m_nobits_V_d1(encode4_U0_hists1_6_m_nobits_V_d1),
    .hists1_6_m_nobits_V_q1(4'd0),
    .hists1_6_m_nobits_V_we1(encode4_U0_hists1_6_m_nobits_V_we1),
    .hists1_7_m_nobits_V_address0(encode4_U0_hists1_7_m_nobits_V_address0),
    .hists1_7_m_nobits_V_ce0(encode4_U0_hists1_7_m_nobits_V_ce0),
    .hists1_7_m_nobits_V_d0(encode4_U0_hists1_7_m_nobits_V_d0),
    .hists1_7_m_nobits_V_q0(hist1_7_m_nobits_V_q0),
    .hists1_7_m_nobits_V_we0(encode4_U0_hists1_7_m_nobits_V_we0),
    .hists1_7_m_nobits_V_address1(encode4_U0_hists1_7_m_nobits_V_address1),
    .hists1_7_m_nobits_V_ce1(encode4_U0_hists1_7_m_nobits_V_ce1),
    .hists1_7_m_nobits_V_d1(encode4_U0_hists1_7_m_nobits_V_d1),
    .hists1_7_m_nobits_V_q1(4'd0),
    .hists1_7_m_nobits_V_we1(encode4_U0_hists1_7_m_nobits_V_we1),
    .hists1_0_m_bins_0_s_address0(encode4_U0_hists1_0_m_bins_0_s_address0),
    .hists1_0_m_bins_0_s_ce0(encode4_U0_hists1_0_m_bins_0_s_ce0),
    .hists1_0_m_bins_0_s_d0(encode4_U0_hists1_0_m_bins_0_s_d0),
    .hists1_0_m_bins_0_s_q0(hist1_0_m_bins_0_V_q0),
    .hists1_0_m_bins_0_s_we0(encode4_U0_hists1_0_m_bins_0_s_we0),
    .hists1_0_m_bins_0_s_address1(encode4_U0_hists1_0_m_bins_0_s_address1),
    .hists1_0_m_bins_0_s_ce1(encode4_U0_hists1_0_m_bins_0_s_ce1),
    .hists1_0_m_bins_0_s_d1(encode4_U0_hists1_0_m_bins_0_s_d1),
    .hists1_0_m_bins_0_s_q1(10'd0),
    .hists1_0_m_bins_0_s_we1(encode4_U0_hists1_0_m_bins_0_s_we1),
    .hists1_0_m_bins_1_s_address0(encode4_U0_hists1_0_m_bins_1_s_address0),
    .hists1_0_m_bins_1_s_ce0(encode4_U0_hists1_0_m_bins_1_s_ce0),
    .hists1_0_m_bins_1_s_d0(encode4_U0_hists1_0_m_bins_1_s_d0),
    .hists1_0_m_bins_1_s_q0(hist1_0_m_bins_1_V_q0),
    .hists1_0_m_bins_1_s_we0(encode4_U0_hists1_0_m_bins_1_s_we0),
    .hists1_0_m_bins_1_s_address1(encode4_U0_hists1_0_m_bins_1_s_address1),
    .hists1_0_m_bins_1_s_ce1(encode4_U0_hists1_0_m_bins_1_s_ce1),
    .hists1_0_m_bins_1_s_d1(encode4_U0_hists1_0_m_bins_1_s_d1),
    .hists1_0_m_bins_1_s_q1(10'd0),
    .hists1_0_m_bins_1_s_we1(encode4_U0_hists1_0_m_bins_1_s_we1),
    .hists1_1_m_bins_0_s_address0(encode4_U0_hists1_1_m_bins_0_s_address0),
    .hists1_1_m_bins_0_s_ce0(encode4_U0_hists1_1_m_bins_0_s_ce0),
    .hists1_1_m_bins_0_s_d0(encode4_U0_hists1_1_m_bins_0_s_d0),
    .hists1_1_m_bins_0_s_q0(hist1_1_m_bins_0_V_q0),
    .hists1_1_m_bins_0_s_we0(encode4_U0_hists1_1_m_bins_0_s_we0),
    .hists1_1_m_bins_0_s_address1(encode4_U0_hists1_1_m_bins_0_s_address1),
    .hists1_1_m_bins_0_s_ce1(encode4_U0_hists1_1_m_bins_0_s_ce1),
    .hists1_1_m_bins_0_s_d1(encode4_U0_hists1_1_m_bins_0_s_d1),
    .hists1_1_m_bins_0_s_q1(10'd0),
    .hists1_1_m_bins_0_s_we1(encode4_U0_hists1_1_m_bins_0_s_we1),
    .hists1_1_m_bins_1_s_address0(encode4_U0_hists1_1_m_bins_1_s_address0),
    .hists1_1_m_bins_1_s_ce0(encode4_U0_hists1_1_m_bins_1_s_ce0),
    .hists1_1_m_bins_1_s_d0(encode4_U0_hists1_1_m_bins_1_s_d0),
    .hists1_1_m_bins_1_s_q0(hist1_1_m_bins_1_V_q0),
    .hists1_1_m_bins_1_s_we0(encode4_U0_hists1_1_m_bins_1_s_we0),
    .hists1_1_m_bins_1_s_address1(encode4_U0_hists1_1_m_bins_1_s_address1),
    .hists1_1_m_bins_1_s_ce1(encode4_U0_hists1_1_m_bins_1_s_ce1),
    .hists1_1_m_bins_1_s_d1(encode4_U0_hists1_1_m_bins_1_s_d1),
    .hists1_1_m_bins_1_s_q1(10'd0),
    .hists1_1_m_bins_1_s_we1(encode4_U0_hists1_1_m_bins_1_s_we1),
    .hists1_2_m_bins_0_s_address0(encode4_U0_hists1_2_m_bins_0_s_address0),
    .hists1_2_m_bins_0_s_ce0(encode4_U0_hists1_2_m_bins_0_s_ce0),
    .hists1_2_m_bins_0_s_d0(encode4_U0_hists1_2_m_bins_0_s_d0),
    .hists1_2_m_bins_0_s_q0(hist1_2_m_bins_0_V_q0),
    .hists1_2_m_bins_0_s_we0(encode4_U0_hists1_2_m_bins_0_s_we0),
    .hists1_2_m_bins_0_s_address1(encode4_U0_hists1_2_m_bins_0_s_address1),
    .hists1_2_m_bins_0_s_ce1(encode4_U0_hists1_2_m_bins_0_s_ce1),
    .hists1_2_m_bins_0_s_d1(encode4_U0_hists1_2_m_bins_0_s_d1),
    .hists1_2_m_bins_0_s_q1(10'd0),
    .hists1_2_m_bins_0_s_we1(encode4_U0_hists1_2_m_bins_0_s_we1),
    .hists1_2_m_bins_1_s_address0(encode4_U0_hists1_2_m_bins_1_s_address0),
    .hists1_2_m_bins_1_s_ce0(encode4_U0_hists1_2_m_bins_1_s_ce0),
    .hists1_2_m_bins_1_s_d0(encode4_U0_hists1_2_m_bins_1_s_d0),
    .hists1_2_m_bins_1_s_q0(hist1_2_m_bins_1_V_q0),
    .hists1_2_m_bins_1_s_we0(encode4_U0_hists1_2_m_bins_1_s_we0),
    .hists1_2_m_bins_1_s_address1(encode4_U0_hists1_2_m_bins_1_s_address1),
    .hists1_2_m_bins_1_s_ce1(encode4_U0_hists1_2_m_bins_1_s_ce1),
    .hists1_2_m_bins_1_s_d1(encode4_U0_hists1_2_m_bins_1_s_d1),
    .hists1_2_m_bins_1_s_q1(10'd0),
    .hists1_2_m_bins_1_s_we1(encode4_U0_hists1_2_m_bins_1_s_we1),
    .hists1_3_m_bins_0_s_address0(encode4_U0_hists1_3_m_bins_0_s_address0),
    .hists1_3_m_bins_0_s_ce0(encode4_U0_hists1_3_m_bins_0_s_ce0),
    .hists1_3_m_bins_0_s_d0(encode4_U0_hists1_3_m_bins_0_s_d0),
    .hists1_3_m_bins_0_s_q0(hist1_3_m_bins_0_V_q0),
    .hists1_3_m_bins_0_s_we0(encode4_U0_hists1_3_m_bins_0_s_we0),
    .hists1_3_m_bins_0_s_address1(encode4_U0_hists1_3_m_bins_0_s_address1),
    .hists1_3_m_bins_0_s_ce1(encode4_U0_hists1_3_m_bins_0_s_ce1),
    .hists1_3_m_bins_0_s_d1(encode4_U0_hists1_3_m_bins_0_s_d1),
    .hists1_3_m_bins_0_s_q1(10'd0),
    .hists1_3_m_bins_0_s_we1(encode4_U0_hists1_3_m_bins_0_s_we1),
    .hists1_3_m_bins_1_s_address0(encode4_U0_hists1_3_m_bins_1_s_address0),
    .hists1_3_m_bins_1_s_ce0(encode4_U0_hists1_3_m_bins_1_s_ce0),
    .hists1_3_m_bins_1_s_d0(encode4_U0_hists1_3_m_bins_1_s_d0),
    .hists1_3_m_bins_1_s_q0(hist1_3_m_bins_1_V_q0),
    .hists1_3_m_bins_1_s_we0(encode4_U0_hists1_3_m_bins_1_s_we0),
    .hists1_3_m_bins_1_s_address1(encode4_U0_hists1_3_m_bins_1_s_address1),
    .hists1_3_m_bins_1_s_ce1(encode4_U0_hists1_3_m_bins_1_s_ce1),
    .hists1_3_m_bins_1_s_d1(encode4_U0_hists1_3_m_bins_1_s_d1),
    .hists1_3_m_bins_1_s_q1(10'd0),
    .hists1_3_m_bins_1_s_we1(encode4_U0_hists1_3_m_bins_1_s_we1),
    .hists1_4_m_bins_0_s_address0(encode4_U0_hists1_4_m_bins_0_s_address0),
    .hists1_4_m_bins_0_s_ce0(encode4_U0_hists1_4_m_bins_0_s_ce0),
    .hists1_4_m_bins_0_s_d0(encode4_U0_hists1_4_m_bins_0_s_d0),
    .hists1_4_m_bins_0_s_q0(hist1_4_m_bins_0_V_q0),
    .hists1_4_m_bins_0_s_we0(encode4_U0_hists1_4_m_bins_0_s_we0),
    .hists1_4_m_bins_0_s_address1(encode4_U0_hists1_4_m_bins_0_s_address1),
    .hists1_4_m_bins_0_s_ce1(encode4_U0_hists1_4_m_bins_0_s_ce1),
    .hists1_4_m_bins_0_s_d1(encode4_U0_hists1_4_m_bins_0_s_d1),
    .hists1_4_m_bins_0_s_q1(10'd0),
    .hists1_4_m_bins_0_s_we1(encode4_U0_hists1_4_m_bins_0_s_we1),
    .hists1_4_m_bins_1_s_address0(encode4_U0_hists1_4_m_bins_1_s_address0),
    .hists1_4_m_bins_1_s_ce0(encode4_U0_hists1_4_m_bins_1_s_ce0),
    .hists1_4_m_bins_1_s_d0(encode4_U0_hists1_4_m_bins_1_s_d0),
    .hists1_4_m_bins_1_s_q0(hist1_4_m_bins_1_V_q0),
    .hists1_4_m_bins_1_s_we0(encode4_U0_hists1_4_m_bins_1_s_we0),
    .hists1_4_m_bins_1_s_address1(encode4_U0_hists1_4_m_bins_1_s_address1),
    .hists1_4_m_bins_1_s_ce1(encode4_U0_hists1_4_m_bins_1_s_ce1),
    .hists1_4_m_bins_1_s_d1(encode4_U0_hists1_4_m_bins_1_s_d1),
    .hists1_4_m_bins_1_s_q1(10'd0),
    .hists1_4_m_bins_1_s_we1(encode4_U0_hists1_4_m_bins_1_s_we1),
    .hists1_5_m_bins_0_s_address0(encode4_U0_hists1_5_m_bins_0_s_address0),
    .hists1_5_m_bins_0_s_ce0(encode4_U0_hists1_5_m_bins_0_s_ce0),
    .hists1_5_m_bins_0_s_d0(encode4_U0_hists1_5_m_bins_0_s_d0),
    .hists1_5_m_bins_0_s_q0(hist1_5_m_bins_0_V_q0),
    .hists1_5_m_bins_0_s_we0(encode4_U0_hists1_5_m_bins_0_s_we0),
    .hists1_5_m_bins_0_s_address1(encode4_U0_hists1_5_m_bins_0_s_address1),
    .hists1_5_m_bins_0_s_ce1(encode4_U0_hists1_5_m_bins_0_s_ce1),
    .hists1_5_m_bins_0_s_d1(encode4_U0_hists1_5_m_bins_0_s_d1),
    .hists1_5_m_bins_0_s_q1(10'd0),
    .hists1_5_m_bins_0_s_we1(encode4_U0_hists1_5_m_bins_0_s_we1),
    .hists1_5_m_bins_1_s_address0(encode4_U0_hists1_5_m_bins_1_s_address0),
    .hists1_5_m_bins_1_s_ce0(encode4_U0_hists1_5_m_bins_1_s_ce0),
    .hists1_5_m_bins_1_s_d0(encode4_U0_hists1_5_m_bins_1_s_d0),
    .hists1_5_m_bins_1_s_q0(hist1_5_m_bins_1_V_q0),
    .hists1_5_m_bins_1_s_we0(encode4_U0_hists1_5_m_bins_1_s_we0),
    .hists1_5_m_bins_1_s_address1(encode4_U0_hists1_5_m_bins_1_s_address1),
    .hists1_5_m_bins_1_s_ce1(encode4_U0_hists1_5_m_bins_1_s_ce1),
    .hists1_5_m_bins_1_s_d1(encode4_U0_hists1_5_m_bins_1_s_d1),
    .hists1_5_m_bins_1_s_q1(10'd0),
    .hists1_5_m_bins_1_s_we1(encode4_U0_hists1_5_m_bins_1_s_we1),
    .hists1_6_m_bins_0_s_address0(encode4_U0_hists1_6_m_bins_0_s_address0),
    .hists1_6_m_bins_0_s_ce0(encode4_U0_hists1_6_m_bins_0_s_ce0),
    .hists1_6_m_bins_0_s_d0(encode4_U0_hists1_6_m_bins_0_s_d0),
    .hists1_6_m_bins_0_s_q0(hist1_6_m_bins_0_V_q0),
    .hists1_6_m_bins_0_s_we0(encode4_U0_hists1_6_m_bins_0_s_we0),
    .hists1_6_m_bins_0_s_address1(encode4_U0_hists1_6_m_bins_0_s_address1),
    .hists1_6_m_bins_0_s_ce1(encode4_U0_hists1_6_m_bins_0_s_ce1),
    .hists1_6_m_bins_0_s_d1(encode4_U0_hists1_6_m_bins_0_s_d1),
    .hists1_6_m_bins_0_s_q1(10'd0),
    .hists1_6_m_bins_0_s_we1(encode4_U0_hists1_6_m_bins_0_s_we1),
    .hists1_6_m_bins_1_s_address0(encode4_U0_hists1_6_m_bins_1_s_address0),
    .hists1_6_m_bins_1_s_ce0(encode4_U0_hists1_6_m_bins_1_s_ce0),
    .hists1_6_m_bins_1_s_d0(encode4_U0_hists1_6_m_bins_1_s_d0),
    .hists1_6_m_bins_1_s_q0(hist1_6_m_bins_1_V_q0),
    .hists1_6_m_bins_1_s_we0(encode4_U0_hists1_6_m_bins_1_s_we0),
    .hists1_6_m_bins_1_s_address1(encode4_U0_hists1_6_m_bins_1_s_address1),
    .hists1_6_m_bins_1_s_ce1(encode4_U0_hists1_6_m_bins_1_s_ce1),
    .hists1_6_m_bins_1_s_d1(encode4_U0_hists1_6_m_bins_1_s_d1),
    .hists1_6_m_bins_1_s_q1(10'd0),
    .hists1_6_m_bins_1_s_we1(encode4_U0_hists1_6_m_bins_1_s_we1),
    .hists1_7_m_bins_0_s_address0(encode4_U0_hists1_7_m_bins_0_s_address0),
    .hists1_7_m_bins_0_s_ce0(encode4_U0_hists1_7_m_bins_0_s_ce0),
    .hists1_7_m_bins_0_s_d0(encode4_U0_hists1_7_m_bins_0_s_d0),
    .hists1_7_m_bins_0_s_q0(hist1_7_m_bins_0_V_q0),
    .hists1_7_m_bins_0_s_we0(encode4_U0_hists1_7_m_bins_0_s_we0),
    .hists1_7_m_bins_0_s_address1(encode4_U0_hists1_7_m_bins_0_s_address1),
    .hists1_7_m_bins_0_s_ce1(encode4_U0_hists1_7_m_bins_0_s_ce1),
    .hists1_7_m_bins_0_s_d1(encode4_U0_hists1_7_m_bins_0_s_d1),
    .hists1_7_m_bins_0_s_q1(10'd0),
    .hists1_7_m_bins_0_s_we1(encode4_U0_hists1_7_m_bins_0_s_we1),
    .hists1_7_m_bins_1_s_address0(encode4_U0_hists1_7_m_bins_1_s_address0),
    .hists1_7_m_bins_1_s_ce0(encode4_U0_hists1_7_m_bins_1_s_ce0),
    .hists1_7_m_bins_1_s_d0(encode4_U0_hists1_7_m_bins_1_s_d0),
    .hists1_7_m_bins_1_s_q0(hist1_7_m_bins_1_V_q0),
    .hists1_7_m_bins_1_s_we0(encode4_U0_hists1_7_m_bins_1_s_we0),
    .hists1_7_m_bins_1_s_address1(encode4_U0_hists1_7_m_bins_1_s_address1),
    .hists1_7_m_bins_1_s_ce1(encode4_U0_hists1_7_m_bins_1_s_ce1),
    .hists1_7_m_bins_1_s_d1(encode4_U0_hists1_7_m_bins_1_s_d1),
    .hists1_7_m_bins_1_s_q1(10'd0),
    .hists1_7_m_bins_1_s_we1(encode4_U0_hists1_7_m_bins_1_s_we1),
    .hists2_0_m_omask_V_address0(encode4_U0_hists2_0_m_omask_V_address0),
    .hists2_0_m_omask_V_ce0(encode4_U0_hists2_0_m_omask_V_ce0),
    .hists2_0_m_omask_V_d0(encode4_U0_hists2_0_m_omask_V_d0),
    .hists2_0_m_omask_V_q0(hist2_0_m_omask_V_q0),
    .hists2_0_m_omask_V_we0(encode4_U0_hists2_0_m_omask_V_we0),
    .hists2_0_m_omask_V_address1(encode4_U0_hists2_0_m_omask_V_address1),
    .hists2_0_m_omask_V_ce1(encode4_U0_hists2_0_m_omask_V_ce1),
    .hists2_0_m_omask_V_d1(encode4_U0_hists2_0_m_omask_V_d1),
    .hists2_0_m_omask_V_q1(32'd0),
    .hists2_0_m_omask_V_we1(encode4_U0_hists2_0_m_omask_V_we1),
    .hists2_1_m_omask_V_address0(encode4_U0_hists2_1_m_omask_V_address0),
    .hists2_1_m_omask_V_ce0(encode4_U0_hists2_1_m_omask_V_ce0),
    .hists2_1_m_omask_V_d0(encode4_U0_hists2_1_m_omask_V_d0),
    .hists2_1_m_omask_V_q0(hist2_1_m_omask_V_q0),
    .hists2_1_m_omask_V_we0(encode4_U0_hists2_1_m_omask_V_we0),
    .hists2_1_m_omask_V_address1(encode4_U0_hists2_1_m_omask_V_address1),
    .hists2_1_m_omask_V_ce1(encode4_U0_hists2_1_m_omask_V_ce1),
    .hists2_1_m_omask_V_d1(encode4_U0_hists2_1_m_omask_V_d1),
    .hists2_1_m_omask_V_q1(32'd0),
    .hists2_1_m_omask_V_we1(encode4_U0_hists2_1_m_omask_V_we1),
    .hists2_2_m_omask_V_address0(encode4_U0_hists2_2_m_omask_V_address0),
    .hists2_2_m_omask_V_ce0(encode4_U0_hists2_2_m_omask_V_ce0),
    .hists2_2_m_omask_V_d0(encode4_U0_hists2_2_m_omask_V_d0),
    .hists2_2_m_omask_V_q0(hist2_2_m_omask_V_q0),
    .hists2_2_m_omask_V_we0(encode4_U0_hists2_2_m_omask_V_we0),
    .hists2_2_m_omask_V_address1(encode4_U0_hists2_2_m_omask_V_address1),
    .hists2_2_m_omask_V_ce1(encode4_U0_hists2_2_m_omask_V_ce1),
    .hists2_2_m_omask_V_d1(encode4_U0_hists2_2_m_omask_V_d1),
    .hists2_2_m_omask_V_q1(32'd0),
    .hists2_2_m_omask_V_we1(encode4_U0_hists2_2_m_omask_V_we1),
    .hists2_3_m_omask_V_address0(encode4_U0_hists2_3_m_omask_V_address0),
    .hists2_3_m_omask_V_ce0(encode4_U0_hists2_3_m_omask_V_ce0),
    .hists2_3_m_omask_V_d0(encode4_U0_hists2_3_m_omask_V_d0),
    .hists2_3_m_omask_V_q0(hist2_3_m_omask_V_q0),
    .hists2_3_m_omask_V_we0(encode4_U0_hists2_3_m_omask_V_we0),
    .hists2_3_m_omask_V_address1(encode4_U0_hists2_3_m_omask_V_address1),
    .hists2_3_m_omask_V_ce1(encode4_U0_hists2_3_m_omask_V_ce1),
    .hists2_3_m_omask_V_d1(encode4_U0_hists2_3_m_omask_V_d1),
    .hists2_3_m_omask_V_q1(32'd0),
    .hists2_3_m_omask_V_we1(encode4_U0_hists2_3_m_omask_V_we1),
    .hists2_4_m_omask_V_address0(encode4_U0_hists2_4_m_omask_V_address0),
    .hists2_4_m_omask_V_ce0(encode4_U0_hists2_4_m_omask_V_ce0),
    .hists2_4_m_omask_V_d0(encode4_U0_hists2_4_m_omask_V_d0),
    .hists2_4_m_omask_V_q0(hist2_4_m_omask_V_q0),
    .hists2_4_m_omask_V_we0(encode4_U0_hists2_4_m_omask_V_we0),
    .hists2_4_m_omask_V_address1(encode4_U0_hists2_4_m_omask_V_address1),
    .hists2_4_m_omask_V_ce1(encode4_U0_hists2_4_m_omask_V_ce1),
    .hists2_4_m_omask_V_d1(encode4_U0_hists2_4_m_omask_V_d1),
    .hists2_4_m_omask_V_q1(32'd0),
    .hists2_4_m_omask_V_we1(encode4_U0_hists2_4_m_omask_V_we1),
    .hists2_5_m_omask_V_address0(encode4_U0_hists2_5_m_omask_V_address0),
    .hists2_5_m_omask_V_ce0(encode4_U0_hists2_5_m_omask_V_ce0),
    .hists2_5_m_omask_V_d0(encode4_U0_hists2_5_m_omask_V_d0),
    .hists2_5_m_omask_V_q0(hist2_5_m_omask_V_q0),
    .hists2_5_m_omask_V_we0(encode4_U0_hists2_5_m_omask_V_we0),
    .hists2_5_m_omask_V_address1(encode4_U0_hists2_5_m_omask_V_address1),
    .hists2_5_m_omask_V_ce1(encode4_U0_hists2_5_m_omask_V_ce1),
    .hists2_5_m_omask_V_d1(encode4_U0_hists2_5_m_omask_V_d1),
    .hists2_5_m_omask_V_q1(32'd0),
    .hists2_5_m_omask_V_we1(encode4_U0_hists2_5_m_omask_V_we1),
    .hists2_6_m_omask_V_address0(encode4_U0_hists2_6_m_omask_V_address0),
    .hists2_6_m_omask_V_ce0(encode4_U0_hists2_6_m_omask_V_ce0),
    .hists2_6_m_omask_V_d0(encode4_U0_hists2_6_m_omask_V_d0),
    .hists2_6_m_omask_V_q0(hist2_6_m_omask_V_q0),
    .hists2_6_m_omask_V_we0(encode4_U0_hists2_6_m_omask_V_we0),
    .hists2_6_m_omask_V_address1(encode4_U0_hists2_6_m_omask_V_address1),
    .hists2_6_m_omask_V_ce1(encode4_U0_hists2_6_m_omask_V_ce1),
    .hists2_6_m_omask_V_d1(encode4_U0_hists2_6_m_omask_V_d1),
    .hists2_6_m_omask_V_q1(32'd0),
    .hists2_6_m_omask_V_we1(encode4_U0_hists2_6_m_omask_V_we1),
    .hists2_7_m_omask_V_address0(encode4_U0_hists2_7_m_omask_V_address0),
    .hists2_7_m_omask_V_ce0(encode4_U0_hists2_7_m_omask_V_ce0),
    .hists2_7_m_omask_V_d0(encode4_U0_hists2_7_m_omask_V_d0),
    .hists2_7_m_omask_V_q0(hist2_7_m_omask_V_q0),
    .hists2_7_m_omask_V_we0(encode4_U0_hists2_7_m_omask_V_we0),
    .hists2_7_m_omask_V_address1(encode4_U0_hists2_7_m_omask_V_address1),
    .hists2_7_m_omask_V_ce1(encode4_U0_hists2_7_m_omask_V_ce1),
    .hists2_7_m_omask_V_d1(encode4_U0_hists2_7_m_omask_V_d1),
    .hists2_7_m_omask_V_q1(32'd0),
    .hists2_7_m_omask_V_we1(encode4_U0_hists2_7_m_omask_V_we1),
    .hists2_0_m_maxcnt_V_address0(encode4_U0_hists2_0_m_maxcnt_V_address0),
    .hists2_0_m_maxcnt_V_ce0(encode4_U0_hists2_0_m_maxcnt_V_ce0),
    .hists2_0_m_maxcnt_V_d0(encode4_U0_hists2_0_m_maxcnt_V_d0),
    .hists2_0_m_maxcnt_V_q0(hist2_0_m_maxcnt_V_q0),
    .hists2_0_m_maxcnt_V_we0(encode4_U0_hists2_0_m_maxcnt_V_we0),
    .hists2_0_m_maxcnt_V_address1(encode4_U0_hists2_0_m_maxcnt_V_address1),
    .hists2_0_m_maxcnt_V_ce1(encode4_U0_hists2_0_m_maxcnt_V_ce1),
    .hists2_0_m_maxcnt_V_d1(encode4_U0_hists2_0_m_maxcnt_V_d1),
    .hists2_0_m_maxcnt_V_q1(10'd0),
    .hists2_0_m_maxcnt_V_we1(encode4_U0_hists2_0_m_maxcnt_V_we1),
    .hists2_1_m_maxcnt_V_address0(encode4_U0_hists2_1_m_maxcnt_V_address0),
    .hists2_1_m_maxcnt_V_ce0(encode4_U0_hists2_1_m_maxcnt_V_ce0),
    .hists2_1_m_maxcnt_V_d0(encode4_U0_hists2_1_m_maxcnt_V_d0),
    .hists2_1_m_maxcnt_V_q0(hist2_1_m_maxcnt_V_q0),
    .hists2_1_m_maxcnt_V_we0(encode4_U0_hists2_1_m_maxcnt_V_we0),
    .hists2_1_m_maxcnt_V_address1(encode4_U0_hists2_1_m_maxcnt_V_address1),
    .hists2_1_m_maxcnt_V_ce1(encode4_U0_hists2_1_m_maxcnt_V_ce1),
    .hists2_1_m_maxcnt_V_d1(encode4_U0_hists2_1_m_maxcnt_V_d1),
    .hists2_1_m_maxcnt_V_q1(10'd0),
    .hists2_1_m_maxcnt_V_we1(encode4_U0_hists2_1_m_maxcnt_V_we1),
    .hists2_2_m_maxcnt_V_address0(encode4_U0_hists2_2_m_maxcnt_V_address0),
    .hists2_2_m_maxcnt_V_ce0(encode4_U0_hists2_2_m_maxcnt_V_ce0),
    .hists2_2_m_maxcnt_V_d0(encode4_U0_hists2_2_m_maxcnt_V_d0),
    .hists2_2_m_maxcnt_V_q0(hist2_2_m_maxcnt_V_q0),
    .hists2_2_m_maxcnt_V_we0(encode4_U0_hists2_2_m_maxcnt_V_we0),
    .hists2_2_m_maxcnt_V_address1(encode4_U0_hists2_2_m_maxcnt_V_address1),
    .hists2_2_m_maxcnt_V_ce1(encode4_U0_hists2_2_m_maxcnt_V_ce1),
    .hists2_2_m_maxcnt_V_d1(encode4_U0_hists2_2_m_maxcnt_V_d1),
    .hists2_2_m_maxcnt_V_q1(10'd0),
    .hists2_2_m_maxcnt_V_we1(encode4_U0_hists2_2_m_maxcnt_V_we1),
    .hists2_3_m_maxcnt_V_address0(encode4_U0_hists2_3_m_maxcnt_V_address0),
    .hists2_3_m_maxcnt_V_ce0(encode4_U0_hists2_3_m_maxcnt_V_ce0),
    .hists2_3_m_maxcnt_V_d0(encode4_U0_hists2_3_m_maxcnt_V_d0),
    .hists2_3_m_maxcnt_V_q0(hist2_3_m_maxcnt_V_q0),
    .hists2_3_m_maxcnt_V_we0(encode4_U0_hists2_3_m_maxcnt_V_we0),
    .hists2_3_m_maxcnt_V_address1(encode4_U0_hists2_3_m_maxcnt_V_address1),
    .hists2_3_m_maxcnt_V_ce1(encode4_U0_hists2_3_m_maxcnt_V_ce1),
    .hists2_3_m_maxcnt_V_d1(encode4_U0_hists2_3_m_maxcnt_V_d1),
    .hists2_3_m_maxcnt_V_q1(10'd0),
    .hists2_3_m_maxcnt_V_we1(encode4_U0_hists2_3_m_maxcnt_V_we1),
    .hists2_4_m_maxcnt_V_address0(encode4_U0_hists2_4_m_maxcnt_V_address0),
    .hists2_4_m_maxcnt_V_ce0(encode4_U0_hists2_4_m_maxcnt_V_ce0),
    .hists2_4_m_maxcnt_V_d0(encode4_U0_hists2_4_m_maxcnt_V_d0),
    .hists2_4_m_maxcnt_V_q0(hist2_4_m_maxcnt_V_q0),
    .hists2_4_m_maxcnt_V_we0(encode4_U0_hists2_4_m_maxcnt_V_we0),
    .hists2_4_m_maxcnt_V_address1(encode4_U0_hists2_4_m_maxcnt_V_address1),
    .hists2_4_m_maxcnt_V_ce1(encode4_U0_hists2_4_m_maxcnt_V_ce1),
    .hists2_4_m_maxcnt_V_d1(encode4_U0_hists2_4_m_maxcnt_V_d1),
    .hists2_4_m_maxcnt_V_q1(10'd0),
    .hists2_4_m_maxcnt_V_we1(encode4_U0_hists2_4_m_maxcnt_V_we1),
    .hists2_5_m_maxcnt_V_address0(encode4_U0_hists2_5_m_maxcnt_V_address0),
    .hists2_5_m_maxcnt_V_ce0(encode4_U0_hists2_5_m_maxcnt_V_ce0),
    .hists2_5_m_maxcnt_V_d0(encode4_U0_hists2_5_m_maxcnt_V_d0),
    .hists2_5_m_maxcnt_V_q0(hist2_5_m_maxcnt_V_q0),
    .hists2_5_m_maxcnt_V_we0(encode4_U0_hists2_5_m_maxcnt_V_we0),
    .hists2_5_m_maxcnt_V_address1(encode4_U0_hists2_5_m_maxcnt_V_address1),
    .hists2_5_m_maxcnt_V_ce1(encode4_U0_hists2_5_m_maxcnt_V_ce1),
    .hists2_5_m_maxcnt_V_d1(encode4_U0_hists2_5_m_maxcnt_V_d1),
    .hists2_5_m_maxcnt_V_q1(10'd0),
    .hists2_5_m_maxcnt_V_we1(encode4_U0_hists2_5_m_maxcnt_V_we1),
    .hists2_6_m_maxcnt_V_address0(encode4_U0_hists2_6_m_maxcnt_V_address0),
    .hists2_6_m_maxcnt_V_ce0(encode4_U0_hists2_6_m_maxcnt_V_ce0),
    .hists2_6_m_maxcnt_V_d0(encode4_U0_hists2_6_m_maxcnt_V_d0),
    .hists2_6_m_maxcnt_V_q0(hist2_6_m_maxcnt_V_q0),
    .hists2_6_m_maxcnt_V_we0(encode4_U0_hists2_6_m_maxcnt_V_we0),
    .hists2_6_m_maxcnt_V_address1(encode4_U0_hists2_6_m_maxcnt_V_address1),
    .hists2_6_m_maxcnt_V_ce1(encode4_U0_hists2_6_m_maxcnt_V_ce1),
    .hists2_6_m_maxcnt_V_d1(encode4_U0_hists2_6_m_maxcnt_V_d1),
    .hists2_6_m_maxcnt_V_q1(10'd0),
    .hists2_6_m_maxcnt_V_we1(encode4_U0_hists2_6_m_maxcnt_V_we1),
    .hists2_7_m_maxcnt_V_address0(encode4_U0_hists2_7_m_maxcnt_V_address0),
    .hists2_7_m_maxcnt_V_ce0(encode4_U0_hists2_7_m_maxcnt_V_ce0),
    .hists2_7_m_maxcnt_V_d0(encode4_U0_hists2_7_m_maxcnt_V_d0),
    .hists2_7_m_maxcnt_V_q0(hist2_7_m_maxcnt_V_q0),
    .hists2_7_m_maxcnt_V_we0(encode4_U0_hists2_7_m_maxcnt_V_we0),
    .hists2_7_m_maxcnt_V_address1(encode4_U0_hists2_7_m_maxcnt_V_address1),
    .hists2_7_m_maxcnt_V_ce1(encode4_U0_hists2_7_m_maxcnt_V_ce1),
    .hists2_7_m_maxcnt_V_d1(encode4_U0_hists2_7_m_maxcnt_V_d1),
    .hists2_7_m_maxcnt_V_q1(10'd0),
    .hists2_7_m_maxcnt_V_we1(encode4_U0_hists2_7_m_maxcnt_V_we1),
    .hists2_0_m_nobits_V_address0(encode4_U0_hists2_0_m_nobits_V_address0),
    .hists2_0_m_nobits_V_ce0(encode4_U0_hists2_0_m_nobits_V_ce0),
    .hists2_0_m_nobits_V_d0(encode4_U0_hists2_0_m_nobits_V_d0),
    .hists2_0_m_nobits_V_q0(hist2_0_m_nobits_V_q0),
    .hists2_0_m_nobits_V_we0(encode4_U0_hists2_0_m_nobits_V_we0),
    .hists2_0_m_nobits_V_address1(encode4_U0_hists2_0_m_nobits_V_address1),
    .hists2_0_m_nobits_V_ce1(encode4_U0_hists2_0_m_nobits_V_ce1),
    .hists2_0_m_nobits_V_d1(encode4_U0_hists2_0_m_nobits_V_d1),
    .hists2_0_m_nobits_V_q1(4'd0),
    .hists2_0_m_nobits_V_we1(encode4_U0_hists2_0_m_nobits_V_we1),
    .hists2_1_m_nobits_V_address0(encode4_U0_hists2_1_m_nobits_V_address0),
    .hists2_1_m_nobits_V_ce0(encode4_U0_hists2_1_m_nobits_V_ce0),
    .hists2_1_m_nobits_V_d0(encode4_U0_hists2_1_m_nobits_V_d0),
    .hists2_1_m_nobits_V_q0(hist2_1_m_nobits_V_q0),
    .hists2_1_m_nobits_V_we0(encode4_U0_hists2_1_m_nobits_V_we0),
    .hists2_1_m_nobits_V_address1(encode4_U0_hists2_1_m_nobits_V_address1),
    .hists2_1_m_nobits_V_ce1(encode4_U0_hists2_1_m_nobits_V_ce1),
    .hists2_1_m_nobits_V_d1(encode4_U0_hists2_1_m_nobits_V_d1),
    .hists2_1_m_nobits_V_q1(4'd0),
    .hists2_1_m_nobits_V_we1(encode4_U0_hists2_1_m_nobits_V_we1),
    .hists2_2_m_nobits_V_address0(encode4_U0_hists2_2_m_nobits_V_address0),
    .hists2_2_m_nobits_V_ce0(encode4_U0_hists2_2_m_nobits_V_ce0),
    .hists2_2_m_nobits_V_d0(encode4_U0_hists2_2_m_nobits_V_d0),
    .hists2_2_m_nobits_V_q0(hist2_2_m_nobits_V_q0),
    .hists2_2_m_nobits_V_we0(encode4_U0_hists2_2_m_nobits_V_we0),
    .hists2_2_m_nobits_V_address1(encode4_U0_hists2_2_m_nobits_V_address1),
    .hists2_2_m_nobits_V_ce1(encode4_U0_hists2_2_m_nobits_V_ce1),
    .hists2_2_m_nobits_V_d1(encode4_U0_hists2_2_m_nobits_V_d1),
    .hists2_2_m_nobits_V_q1(4'd0),
    .hists2_2_m_nobits_V_we1(encode4_U0_hists2_2_m_nobits_V_we1),
    .hists2_3_m_nobits_V_address0(encode4_U0_hists2_3_m_nobits_V_address0),
    .hists2_3_m_nobits_V_ce0(encode4_U0_hists2_3_m_nobits_V_ce0),
    .hists2_3_m_nobits_V_d0(encode4_U0_hists2_3_m_nobits_V_d0),
    .hists2_3_m_nobits_V_q0(hist2_3_m_nobits_V_q0),
    .hists2_3_m_nobits_V_we0(encode4_U0_hists2_3_m_nobits_V_we0),
    .hists2_3_m_nobits_V_address1(encode4_U0_hists2_3_m_nobits_V_address1),
    .hists2_3_m_nobits_V_ce1(encode4_U0_hists2_3_m_nobits_V_ce1),
    .hists2_3_m_nobits_V_d1(encode4_U0_hists2_3_m_nobits_V_d1),
    .hists2_3_m_nobits_V_q1(4'd0),
    .hists2_3_m_nobits_V_we1(encode4_U0_hists2_3_m_nobits_V_we1),
    .hists2_4_m_nobits_V_address0(encode4_U0_hists2_4_m_nobits_V_address0),
    .hists2_4_m_nobits_V_ce0(encode4_U0_hists2_4_m_nobits_V_ce0),
    .hists2_4_m_nobits_V_d0(encode4_U0_hists2_4_m_nobits_V_d0),
    .hists2_4_m_nobits_V_q0(hist2_4_m_nobits_V_q0),
    .hists2_4_m_nobits_V_we0(encode4_U0_hists2_4_m_nobits_V_we0),
    .hists2_4_m_nobits_V_address1(encode4_U0_hists2_4_m_nobits_V_address1),
    .hists2_4_m_nobits_V_ce1(encode4_U0_hists2_4_m_nobits_V_ce1),
    .hists2_4_m_nobits_V_d1(encode4_U0_hists2_4_m_nobits_V_d1),
    .hists2_4_m_nobits_V_q1(4'd0),
    .hists2_4_m_nobits_V_we1(encode4_U0_hists2_4_m_nobits_V_we1),
    .hists2_5_m_nobits_V_address0(encode4_U0_hists2_5_m_nobits_V_address0),
    .hists2_5_m_nobits_V_ce0(encode4_U0_hists2_5_m_nobits_V_ce0),
    .hists2_5_m_nobits_V_d0(encode4_U0_hists2_5_m_nobits_V_d0),
    .hists2_5_m_nobits_V_q0(hist2_5_m_nobits_V_q0),
    .hists2_5_m_nobits_V_we0(encode4_U0_hists2_5_m_nobits_V_we0),
    .hists2_5_m_nobits_V_address1(encode4_U0_hists2_5_m_nobits_V_address1),
    .hists2_5_m_nobits_V_ce1(encode4_U0_hists2_5_m_nobits_V_ce1),
    .hists2_5_m_nobits_V_d1(encode4_U0_hists2_5_m_nobits_V_d1),
    .hists2_5_m_nobits_V_q1(4'd0),
    .hists2_5_m_nobits_V_we1(encode4_U0_hists2_5_m_nobits_V_we1),
    .hists2_6_m_nobits_V_address0(encode4_U0_hists2_6_m_nobits_V_address0),
    .hists2_6_m_nobits_V_ce0(encode4_U0_hists2_6_m_nobits_V_ce0),
    .hists2_6_m_nobits_V_d0(encode4_U0_hists2_6_m_nobits_V_d0),
    .hists2_6_m_nobits_V_q0(hist2_6_m_nobits_V_q0),
    .hists2_6_m_nobits_V_we0(encode4_U0_hists2_6_m_nobits_V_we0),
    .hists2_6_m_nobits_V_address1(encode4_U0_hists2_6_m_nobits_V_address1),
    .hists2_6_m_nobits_V_ce1(encode4_U0_hists2_6_m_nobits_V_ce1),
    .hists2_6_m_nobits_V_d1(encode4_U0_hists2_6_m_nobits_V_d1),
    .hists2_6_m_nobits_V_q1(4'd0),
    .hists2_6_m_nobits_V_we1(encode4_U0_hists2_6_m_nobits_V_we1),
    .hists2_7_m_nobits_V_address0(encode4_U0_hists2_7_m_nobits_V_address0),
    .hists2_7_m_nobits_V_ce0(encode4_U0_hists2_7_m_nobits_V_ce0),
    .hists2_7_m_nobits_V_d0(encode4_U0_hists2_7_m_nobits_V_d0),
    .hists2_7_m_nobits_V_q0(hist2_7_m_nobits_V_q0),
    .hists2_7_m_nobits_V_we0(encode4_U0_hists2_7_m_nobits_V_we0),
    .hists2_7_m_nobits_V_address1(encode4_U0_hists2_7_m_nobits_V_address1),
    .hists2_7_m_nobits_V_ce1(encode4_U0_hists2_7_m_nobits_V_ce1),
    .hists2_7_m_nobits_V_d1(encode4_U0_hists2_7_m_nobits_V_d1),
    .hists2_7_m_nobits_V_q1(4'd0),
    .hists2_7_m_nobits_V_we1(encode4_U0_hists2_7_m_nobits_V_we1),
    .hists2_0_m_bins_0_s_address0(encode4_U0_hists2_0_m_bins_0_s_address0),
    .hists2_0_m_bins_0_s_ce0(encode4_U0_hists2_0_m_bins_0_s_ce0),
    .hists2_0_m_bins_0_s_d0(encode4_U0_hists2_0_m_bins_0_s_d0),
    .hists2_0_m_bins_0_s_q0(hist2_0_m_bins_0_V_q0),
    .hists2_0_m_bins_0_s_we0(encode4_U0_hists2_0_m_bins_0_s_we0),
    .hists2_0_m_bins_0_s_address1(encode4_U0_hists2_0_m_bins_0_s_address1),
    .hists2_0_m_bins_0_s_ce1(encode4_U0_hists2_0_m_bins_0_s_ce1),
    .hists2_0_m_bins_0_s_d1(encode4_U0_hists2_0_m_bins_0_s_d1),
    .hists2_0_m_bins_0_s_q1(10'd0),
    .hists2_0_m_bins_0_s_we1(encode4_U0_hists2_0_m_bins_0_s_we1),
    .hists2_0_m_bins_1_s_address0(encode4_U0_hists2_0_m_bins_1_s_address0),
    .hists2_0_m_bins_1_s_ce0(encode4_U0_hists2_0_m_bins_1_s_ce0),
    .hists2_0_m_bins_1_s_d0(encode4_U0_hists2_0_m_bins_1_s_d0),
    .hists2_0_m_bins_1_s_q0(hist2_0_m_bins_1_V_q0),
    .hists2_0_m_bins_1_s_we0(encode4_U0_hists2_0_m_bins_1_s_we0),
    .hists2_0_m_bins_1_s_address1(encode4_U0_hists2_0_m_bins_1_s_address1),
    .hists2_0_m_bins_1_s_ce1(encode4_U0_hists2_0_m_bins_1_s_ce1),
    .hists2_0_m_bins_1_s_d1(encode4_U0_hists2_0_m_bins_1_s_d1),
    .hists2_0_m_bins_1_s_q1(10'd0),
    .hists2_0_m_bins_1_s_we1(encode4_U0_hists2_0_m_bins_1_s_we1),
    .hists2_1_m_bins_0_s_address0(encode4_U0_hists2_1_m_bins_0_s_address0),
    .hists2_1_m_bins_0_s_ce0(encode4_U0_hists2_1_m_bins_0_s_ce0),
    .hists2_1_m_bins_0_s_d0(encode4_U0_hists2_1_m_bins_0_s_d0),
    .hists2_1_m_bins_0_s_q0(hist2_1_m_bins_0_V_q0),
    .hists2_1_m_bins_0_s_we0(encode4_U0_hists2_1_m_bins_0_s_we0),
    .hists2_1_m_bins_0_s_address1(encode4_U0_hists2_1_m_bins_0_s_address1),
    .hists2_1_m_bins_0_s_ce1(encode4_U0_hists2_1_m_bins_0_s_ce1),
    .hists2_1_m_bins_0_s_d1(encode4_U0_hists2_1_m_bins_0_s_d1),
    .hists2_1_m_bins_0_s_q1(10'd0),
    .hists2_1_m_bins_0_s_we1(encode4_U0_hists2_1_m_bins_0_s_we1),
    .hists2_1_m_bins_1_s_address0(encode4_U0_hists2_1_m_bins_1_s_address0),
    .hists2_1_m_bins_1_s_ce0(encode4_U0_hists2_1_m_bins_1_s_ce0),
    .hists2_1_m_bins_1_s_d0(encode4_U0_hists2_1_m_bins_1_s_d0),
    .hists2_1_m_bins_1_s_q0(hist2_1_m_bins_1_V_q0),
    .hists2_1_m_bins_1_s_we0(encode4_U0_hists2_1_m_bins_1_s_we0),
    .hists2_1_m_bins_1_s_address1(encode4_U0_hists2_1_m_bins_1_s_address1),
    .hists2_1_m_bins_1_s_ce1(encode4_U0_hists2_1_m_bins_1_s_ce1),
    .hists2_1_m_bins_1_s_d1(encode4_U0_hists2_1_m_bins_1_s_d1),
    .hists2_1_m_bins_1_s_q1(10'd0),
    .hists2_1_m_bins_1_s_we1(encode4_U0_hists2_1_m_bins_1_s_we1),
    .hists2_2_m_bins_0_s_address0(encode4_U0_hists2_2_m_bins_0_s_address0),
    .hists2_2_m_bins_0_s_ce0(encode4_U0_hists2_2_m_bins_0_s_ce0),
    .hists2_2_m_bins_0_s_d0(encode4_U0_hists2_2_m_bins_0_s_d0),
    .hists2_2_m_bins_0_s_q0(hist2_2_m_bins_0_V_q0),
    .hists2_2_m_bins_0_s_we0(encode4_U0_hists2_2_m_bins_0_s_we0),
    .hists2_2_m_bins_0_s_address1(encode4_U0_hists2_2_m_bins_0_s_address1),
    .hists2_2_m_bins_0_s_ce1(encode4_U0_hists2_2_m_bins_0_s_ce1),
    .hists2_2_m_bins_0_s_d1(encode4_U0_hists2_2_m_bins_0_s_d1),
    .hists2_2_m_bins_0_s_q1(10'd0),
    .hists2_2_m_bins_0_s_we1(encode4_U0_hists2_2_m_bins_0_s_we1),
    .hists2_2_m_bins_1_s_address0(encode4_U0_hists2_2_m_bins_1_s_address0),
    .hists2_2_m_bins_1_s_ce0(encode4_U0_hists2_2_m_bins_1_s_ce0),
    .hists2_2_m_bins_1_s_d0(encode4_U0_hists2_2_m_bins_1_s_d0),
    .hists2_2_m_bins_1_s_q0(hist2_2_m_bins_1_V_q0),
    .hists2_2_m_bins_1_s_we0(encode4_U0_hists2_2_m_bins_1_s_we0),
    .hists2_2_m_bins_1_s_address1(encode4_U0_hists2_2_m_bins_1_s_address1),
    .hists2_2_m_bins_1_s_ce1(encode4_U0_hists2_2_m_bins_1_s_ce1),
    .hists2_2_m_bins_1_s_d1(encode4_U0_hists2_2_m_bins_1_s_d1),
    .hists2_2_m_bins_1_s_q1(10'd0),
    .hists2_2_m_bins_1_s_we1(encode4_U0_hists2_2_m_bins_1_s_we1),
    .hists2_3_m_bins_0_s_address0(encode4_U0_hists2_3_m_bins_0_s_address0),
    .hists2_3_m_bins_0_s_ce0(encode4_U0_hists2_3_m_bins_0_s_ce0),
    .hists2_3_m_bins_0_s_d0(encode4_U0_hists2_3_m_bins_0_s_d0),
    .hists2_3_m_bins_0_s_q0(hist2_3_m_bins_0_V_q0),
    .hists2_3_m_bins_0_s_we0(encode4_U0_hists2_3_m_bins_0_s_we0),
    .hists2_3_m_bins_0_s_address1(encode4_U0_hists2_3_m_bins_0_s_address1),
    .hists2_3_m_bins_0_s_ce1(encode4_U0_hists2_3_m_bins_0_s_ce1),
    .hists2_3_m_bins_0_s_d1(encode4_U0_hists2_3_m_bins_0_s_d1),
    .hists2_3_m_bins_0_s_q1(10'd0),
    .hists2_3_m_bins_0_s_we1(encode4_U0_hists2_3_m_bins_0_s_we1),
    .hists2_3_m_bins_1_s_address0(encode4_U0_hists2_3_m_bins_1_s_address0),
    .hists2_3_m_bins_1_s_ce0(encode4_U0_hists2_3_m_bins_1_s_ce0),
    .hists2_3_m_bins_1_s_d0(encode4_U0_hists2_3_m_bins_1_s_d0),
    .hists2_3_m_bins_1_s_q0(hist2_3_m_bins_1_V_q0),
    .hists2_3_m_bins_1_s_we0(encode4_U0_hists2_3_m_bins_1_s_we0),
    .hists2_3_m_bins_1_s_address1(encode4_U0_hists2_3_m_bins_1_s_address1),
    .hists2_3_m_bins_1_s_ce1(encode4_U0_hists2_3_m_bins_1_s_ce1),
    .hists2_3_m_bins_1_s_d1(encode4_U0_hists2_3_m_bins_1_s_d1),
    .hists2_3_m_bins_1_s_q1(10'd0),
    .hists2_3_m_bins_1_s_we1(encode4_U0_hists2_3_m_bins_1_s_we1),
    .hists2_4_m_bins_0_s_address0(encode4_U0_hists2_4_m_bins_0_s_address0),
    .hists2_4_m_bins_0_s_ce0(encode4_U0_hists2_4_m_bins_0_s_ce0),
    .hists2_4_m_bins_0_s_d0(encode4_U0_hists2_4_m_bins_0_s_d0),
    .hists2_4_m_bins_0_s_q0(hist2_4_m_bins_0_V_q0),
    .hists2_4_m_bins_0_s_we0(encode4_U0_hists2_4_m_bins_0_s_we0),
    .hists2_4_m_bins_0_s_address1(encode4_U0_hists2_4_m_bins_0_s_address1),
    .hists2_4_m_bins_0_s_ce1(encode4_U0_hists2_4_m_bins_0_s_ce1),
    .hists2_4_m_bins_0_s_d1(encode4_U0_hists2_4_m_bins_0_s_d1),
    .hists2_4_m_bins_0_s_q1(10'd0),
    .hists2_4_m_bins_0_s_we1(encode4_U0_hists2_4_m_bins_0_s_we1),
    .hists2_4_m_bins_1_s_address0(encode4_U0_hists2_4_m_bins_1_s_address0),
    .hists2_4_m_bins_1_s_ce0(encode4_U0_hists2_4_m_bins_1_s_ce0),
    .hists2_4_m_bins_1_s_d0(encode4_U0_hists2_4_m_bins_1_s_d0),
    .hists2_4_m_bins_1_s_q0(hist2_4_m_bins_1_V_q0),
    .hists2_4_m_bins_1_s_we0(encode4_U0_hists2_4_m_bins_1_s_we0),
    .hists2_4_m_bins_1_s_address1(encode4_U0_hists2_4_m_bins_1_s_address1),
    .hists2_4_m_bins_1_s_ce1(encode4_U0_hists2_4_m_bins_1_s_ce1),
    .hists2_4_m_bins_1_s_d1(encode4_U0_hists2_4_m_bins_1_s_d1),
    .hists2_4_m_bins_1_s_q1(10'd0),
    .hists2_4_m_bins_1_s_we1(encode4_U0_hists2_4_m_bins_1_s_we1),
    .hists2_5_m_bins_0_s_address0(encode4_U0_hists2_5_m_bins_0_s_address0),
    .hists2_5_m_bins_0_s_ce0(encode4_U0_hists2_5_m_bins_0_s_ce0),
    .hists2_5_m_bins_0_s_d0(encode4_U0_hists2_5_m_bins_0_s_d0),
    .hists2_5_m_bins_0_s_q0(hist2_5_m_bins_0_V_q0),
    .hists2_5_m_bins_0_s_we0(encode4_U0_hists2_5_m_bins_0_s_we0),
    .hists2_5_m_bins_0_s_address1(encode4_U0_hists2_5_m_bins_0_s_address1),
    .hists2_5_m_bins_0_s_ce1(encode4_U0_hists2_5_m_bins_0_s_ce1),
    .hists2_5_m_bins_0_s_d1(encode4_U0_hists2_5_m_bins_0_s_d1),
    .hists2_5_m_bins_0_s_q1(10'd0),
    .hists2_5_m_bins_0_s_we1(encode4_U0_hists2_5_m_bins_0_s_we1),
    .hists2_5_m_bins_1_s_address0(encode4_U0_hists2_5_m_bins_1_s_address0),
    .hists2_5_m_bins_1_s_ce0(encode4_U0_hists2_5_m_bins_1_s_ce0),
    .hists2_5_m_bins_1_s_d0(encode4_U0_hists2_5_m_bins_1_s_d0),
    .hists2_5_m_bins_1_s_q0(hist2_5_m_bins_1_V_q0),
    .hists2_5_m_bins_1_s_we0(encode4_U0_hists2_5_m_bins_1_s_we0),
    .hists2_5_m_bins_1_s_address1(encode4_U0_hists2_5_m_bins_1_s_address1),
    .hists2_5_m_bins_1_s_ce1(encode4_U0_hists2_5_m_bins_1_s_ce1),
    .hists2_5_m_bins_1_s_d1(encode4_U0_hists2_5_m_bins_1_s_d1),
    .hists2_5_m_bins_1_s_q1(10'd0),
    .hists2_5_m_bins_1_s_we1(encode4_U0_hists2_5_m_bins_1_s_we1),
    .hists2_6_m_bins_0_s_address0(encode4_U0_hists2_6_m_bins_0_s_address0),
    .hists2_6_m_bins_0_s_ce0(encode4_U0_hists2_6_m_bins_0_s_ce0),
    .hists2_6_m_bins_0_s_d0(encode4_U0_hists2_6_m_bins_0_s_d0),
    .hists2_6_m_bins_0_s_q0(hist2_6_m_bins_0_V_q0),
    .hists2_6_m_bins_0_s_we0(encode4_U0_hists2_6_m_bins_0_s_we0),
    .hists2_6_m_bins_0_s_address1(encode4_U0_hists2_6_m_bins_0_s_address1),
    .hists2_6_m_bins_0_s_ce1(encode4_U0_hists2_6_m_bins_0_s_ce1),
    .hists2_6_m_bins_0_s_d1(encode4_U0_hists2_6_m_bins_0_s_d1),
    .hists2_6_m_bins_0_s_q1(10'd0),
    .hists2_6_m_bins_0_s_we1(encode4_U0_hists2_6_m_bins_0_s_we1),
    .hists2_6_m_bins_1_s_address0(encode4_U0_hists2_6_m_bins_1_s_address0),
    .hists2_6_m_bins_1_s_ce0(encode4_U0_hists2_6_m_bins_1_s_ce0),
    .hists2_6_m_bins_1_s_d0(encode4_U0_hists2_6_m_bins_1_s_d0),
    .hists2_6_m_bins_1_s_q0(hist2_6_m_bins_1_V_q0),
    .hists2_6_m_bins_1_s_we0(encode4_U0_hists2_6_m_bins_1_s_we0),
    .hists2_6_m_bins_1_s_address1(encode4_U0_hists2_6_m_bins_1_s_address1),
    .hists2_6_m_bins_1_s_ce1(encode4_U0_hists2_6_m_bins_1_s_ce1),
    .hists2_6_m_bins_1_s_d1(encode4_U0_hists2_6_m_bins_1_s_d1),
    .hists2_6_m_bins_1_s_q1(10'd0),
    .hists2_6_m_bins_1_s_we1(encode4_U0_hists2_6_m_bins_1_s_we1),
    .hists2_7_m_bins_0_s_address0(encode4_U0_hists2_7_m_bins_0_s_address0),
    .hists2_7_m_bins_0_s_ce0(encode4_U0_hists2_7_m_bins_0_s_ce0),
    .hists2_7_m_bins_0_s_d0(encode4_U0_hists2_7_m_bins_0_s_d0),
    .hists2_7_m_bins_0_s_q0(hist2_7_m_bins_0_V_q0),
    .hists2_7_m_bins_0_s_we0(encode4_U0_hists2_7_m_bins_0_s_we0),
    .hists2_7_m_bins_0_s_address1(encode4_U0_hists2_7_m_bins_0_s_address1),
    .hists2_7_m_bins_0_s_ce1(encode4_U0_hists2_7_m_bins_0_s_ce1),
    .hists2_7_m_bins_0_s_d1(encode4_U0_hists2_7_m_bins_0_s_d1),
    .hists2_7_m_bins_0_s_q1(10'd0),
    .hists2_7_m_bins_0_s_we1(encode4_U0_hists2_7_m_bins_0_s_we1),
    .hists2_7_m_bins_1_s_address0(encode4_U0_hists2_7_m_bins_1_s_address0),
    .hists2_7_m_bins_1_s_ce0(encode4_U0_hists2_7_m_bins_1_s_ce0),
    .hists2_7_m_bins_1_s_d0(encode4_U0_hists2_7_m_bins_1_s_d0),
    .hists2_7_m_bins_1_s_q0(hist2_7_m_bins_1_V_q0),
    .hists2_7_m_bins_1_s_we0(encode4_U0_hists2_7_m_bins_1_s_we0),
    .hists2_7_m_bins_1_s_address1(encode4_U0_hists2_7_m_bins_1_s_address1),
    .hists2_7_m_bins_1_s_ce1(encode4_U0_hists2_7_m_bins_1_s_ce1),
    .hists2_7_m_bins_1_s_d1(encode4_U0_hists2_7_m_bins_1_s_d1),
    .hists2_7_m_bins_1_s_q1(10'd0),
    .hists2_7_m_bins_1_s_we1(encode4_U0_hists2_7_m_bins_1_s_we1),
    .hists3_0_m_omask_V_address0(encode4_U0_hists3_0_m_omask_V_address0),
    .hists3_0_m_omask_V_ce0(encode4_U0_hists3_0_m_omask_V_ce0),
    .hists3_0_m_omask_V_d0(encode4_U0_hists3_0_m_omask_V_d0),
    .hists3_0_m_omask_V_q0(hist3_0_m_omask_V_q0),
    .hists3_0_m_omask_V_we0(encode4_U0_hists3_0_m_omask_V_we0),
    .hists3_0_m_omask_V_address1(encode4_U0_hists3_0_m_omask_V_address1),
    .hists3_0_m_omask_V_ce1(encode4_U0_hists3_0_m_omask_V_ce1),
    .hists3_0_m_omask_V_d1(encode4_U0_hists3_0_m_omask_V_d1),
    .hists3_0_m_omask_V_q1(32'd0),
    .hists3_0_m_omask_V_we1(encode4_U0_hists3_0_m_omask_V_we1),
    .hists3_1_m_omask_V_address0(encode4_U0_hists3_1_m_omask_V_address0),
    .hists3_1_m_omask_V_ce0(encode4_U0_hists3_1_m_omask_V_ce0),
    .hists3_1_m_omask_V_d0(encode4_U0_hists3_1_m_omask_V_d0),
    .hists3_1_m_omask_V_q0(hist3_1_m_omask_V_q0),
    .hists3_1_m_omask_V_we0(encode4_U0_hists3_1_m_omask_V_we0),
    .hists3_1_m_omask_V_address1(encode4_U0_hists3_1_m_omask_V_address1),
    .hists3_1_m_omask_V_ce1(encode4_U0_hists3_1_m_omask_V_ce1),
    .hists3_1_m_omask_V_d1(encode4_U0_hists3_1_m_omask_V_d1),
    .hists3_1_m_omask_V_q1(32'd0),
    .hists3_1_m_omask_V_we1(encode4_U0_hists3_1_m_omask_V_we1),
    .hists3_2_m_omask_V_address0(encode4_U0_hists3_2_m_omask_V_address0),
    .hists3_2_m_omask_V_ce0(encode4_U0_hists3_2_m_omask_V_ce0),
    .hists3_2_m_omask_V_d0(encode4_U0_hists3_2_m_omask_V_d0),
    .hists3_2_m_omask_V_q0(hist3_2_m_omask_V_q0),
    .hists3_2_m_omask_V_we0(encode4_U0_hists3_2_m_omask_V_we0),
    .hists3_2_m_omask_V_address1(encode4_U0_hists3_2_m_omask_V_address1),
    .hists3_2_m_omask_V_ce1(encode4_U0_hists3_2_m_omask_V_ce1),
    .hists3_2_m_omask_V_d1(encode4_U0_hists3_2_m_omask_V_d1),
    .hists3_2_m_omask_V_q1(32'd0),
    .hists3_2_m_omask_V_we1(encode4_U0_hists3_2_m_omask_V_we1),
    .hists3_3_m_omask_V_address0(encode4_U0_hists3_3_m_omask_V_address0),
    .hists3_3_m_omask_V_ce0(encode4_U0_hists3_3_m_omask_V_ce0),
    .hists3_3_m_omask_V_d0(encode4_U0_hists3_3_m_omask_V_d0),
    .hists3_3_m_omask_V_q0(hist3_3_m_omask_V_q0),
    .hists3_3_m_omask_V_we0(encode4_U0_hists3_3_m_omask_V_we0),
    .hists3_3_m_omask_V_address1(encode4_U0_hists3_3_m_omask_V_address1),
    .hists3_3_m_omask_V_ce1(encode4_U0_hists3_3_m_omask_V_ce1),
    .hists3_3_m_omask_V_d1(encode4_U0_hists3_3_m_omask_V_d1),
    .hists3_3_m_omask_V_q1(32'd0),
    .hists3_3_m_omask_V_we1(encode4_U0_hists3_3_m_omask_V_we1),
    .hists3_4_m_omask_V_address0(encode4_U0_hists3_4_m_omask_V_address0),
    .hists3_4_m_omask_V_ce0(encode4_U0_hists3_4_m_omask_V_ce0),
    .hists3_4_m_omask_V_d0(encode4_U0_hists3_4_m_omask_V_d0),
    .hists3_4_m_omask_V_q0(hist3_4_m_omask_V_q0),
    .hists3_4_m_omask_V_we0(encode4_U0_hists3_4_m_omask_V_we0),
    .hists3_4_m_omask_V_address1(encode4_U0_hists3_4_m_omask_V_address1),
    .hists3_4_m_omask_V_ce1(encode4_U0_hists3_4_m_omask_V_ce1),
    .hists3_4_m_omask_V_d1(encode4_U0_hists3_4_m_omask_V_d1),
    .hists3_4_m_omask_V_q1(32'd0),
    .hists3_4_m_omask_V_we1(encode4_U0_hists3_4_m_omask_V_we1),
    .hists3_5_m_omask_V_address0(encode4_U0_hists3_5_m_omask_V_address0),
    .hists3_5_m_omask_V_ce0(encode4_U0_hists3_5_m_omask_V_ce0),
    .hists3_5_m_omask_V_d0(encode4_U0_hists3_5_m_omask_V_d0),
    .hists3_5_m_omask_V_q0(hist3_5_m_omask_V_q0),
    .hists3_5_m_omask_V_we0(encode4_U0_hists3_5_m_omask_V_we0),
    .hists3_5_m_omask_V_address1(encode4_U0_hists3_5_m_omask_V_address1),
    .hists3_5_m_omask_V_ce1(encode4_U0_hists3_5_m_omask_V_ce1),
    .hists3_5_m_omask_V_d1(encode4_U0_hists3_5_m_omask_V_d1),
    .hists3_5_m_omask_V_q1(32'd0),
    .hists3_5_m_omask_V_we1(encode4_U0_hists3_5_m_omask_V_we1),
    .hists3_6_m_omask_V_address0(encode4_U0_hists3_6_m_omask_V_address0),
    .hists3_6_m_omask_V_ce0(encode4_U0_hists3_6_m_omask_V_ce0),
    .hists3_6_m_omask_V_d0(encode4_U0_hists3_6_m_omask_V_d0),
    .hists3_6_m_omask_V_q0(hist3_6_m_omask_V_q0),
    .hists3_6_m_omask_V_we0(encode4_U0_hists3_6_m_omask_V_we0),
    .hists3_6_m_omask_V_address1(encode4_U0_hists3_6_m_omask_V_address1),
    .hists3_6_m_omask_V_ce1(encode4_U0_hists3_6_m_omask_V_ce1),
    .hists3_6_m_omask_V_d1(encode4_U0_hists3_6_m_omask_V_d1),
    .hists3_6_m_omask_V_q1(32'd0),
    .hists3_6_m_omask_V_we1(encode4_U0_hists3_6_m_omask_V_we1),
    .hists3_7_m_omask_V_address0(encode4_U0_hists3_7_m_omask_V_address0),
    .hists3_7_m_omask_V_ce0(encode4_U0_hists3_7_m_omask_V_ce0),
    .hists3_7_m_omask_V_d0(encode4_U0_hists3_7_m_omask_V_d0),
    .hists3_7_m_omask_V_q0(hist3_7_m_omask_V_q0),
    .hists3_7_m_omask_V_we0(encode4_U0_hists3_7_m_omask_V_we0),
    .hists3_7_m_omask_V_address1(encode4_U0_hists3_7_m_omask_V_address1),
    .hists3_7_m_omask_V_ce1(encode4_U0_hists3_7_m_omask_V_ce1),
    .hists3_7_m_omask_V_d1(encode4_U0_hists3_7_m_omask_V_d1),
    .hists3_7_m_omask_V_q1(32'd0),
    .hists3_7_m_omask_V_we1(encode4_U0_hists3_7_m_omask_V_we1),
    .hists3_0_m_maxcnt_V_address0(encode4_U0_hists3_0_m_maxcnt_V_address0),
    .hists3_0_m_maxcnt_V_ce0(encode4_U0_hists3_0_m_maxcnt_V_ce0),
    .hists3_0_m_maxcnt_V_d0(encode4_U0_hists3_0_m_maxcnt_V_d0),
    .hists3_0_m_maxcnt_V_q0(hist3_0_m_maxcnt_V_q0),
    .hists3_0_m_maxcnt_V_we0(encode4_U0_hists3_0_m_maxcnt_V_we0),
    .hists3_0_m_maxcnt_V_address1(encode4_U0_hists3_0_m_maxcnt_V_address1),
    .hists3_0_m_maxcnt_V_ce1(encode4_U0_hists3_0_m_maxcnt_V_ce1),
    .hists3_0_m_maxcnt_V_d1(encode4_U0_hists3_0_m_maxcnt_V_d1),
    .hists3_0_m_maxcnt_V_q1(10'd0),
    .hists3_0_m_maxcnt_V_we1(encode4_U0_hists3_0_m_maxcnt_V_we1),
    .hists3_1_m_maxcnt_V_address0(encode4_U0_hists3_1_m_maxcnt_V_address0),
    .hists3_1_m_maxcnt_V_ce0(encode4_U0_hists3_1_m_maxcnt_V_ce0),
    .hists3_1_m_maxcnt_V_d0(encode4_U0_hists3_1_m_maxcnt_V_d0),
    .hists3_1_m_maxcnt_V_q0(hist3_1_m_maxcnt_V_q0),
    .hists3_1_m_maxcnt_V_we0(encode4_U0_hists3_1_m_maxcnt_V_we0),
    .hists3_1_m_maxcnt_V_address1(encode4_U0_hists3_1_m_maxcnt_V_address1),
    .hists3_1_m_maxcnt_V_ce1(encode4_U0_hists3_1_m_maxcnt_V_ce1),
    .hists3_1_m_maxcnt_V_d1(encode4_U0_hists3_1_m_maxcnt_V_d1),
    .hists3_1_m_maxcnt_V_q1(10'd0),
    .hists3_1_m_maxcnt_V_we1(encode4_U0_hists3_1_m_maxcnt_V_we1),
    .hists3_2_m_maxcnt_V_address0(encode4_U0_hists3_2_m_maxcnt_V_address0),
    .hists3_2_m_maxcnt_V_ce0(encode4_U0_hists3_2_m_maxcnt_V_ce0),
    .hists3_2_m_maxcnt_V_d0(encode4_U0_hists3_2_m_maxcnt_V_d0),
    .hists3_2_m_maxcnt_V_q0(hist3_2_m_maxcnt_V_q0),
    .hists3_2_m_maxcnt_V_we0(encode4_U0_hists3_2_m_maxcnt_V_we0),
    .hists3_2_m_maxcnt_V_address1(encode4_U0_hists3_2_m_maxcnt_V_address1),
    .hists3_2_m_maxcnt_V_ce1(encode4_U0_hists3_2_m_maxcnt_V_ce1),
    .hists3_2_m_maxcnt_V_d1(encode4_U0_hists3_2_m_maxcnt_V_d1),
    .hists3_2_m_maxcnt_V_q1(10'd0),
    .hists3_2_m_maxcnt_V_we1(encode4_U0_hists3_2_m_maxcnt_V_we1),
    .hists3_3_m_maxcnt_V_address0(encode4_U0_hists3_3_m_maxcnt_V_address0),
    .hists3_3_m_maxcnt_V_ce0(encode4_U0_hists3_3_m_maxcnt_V_ce0),
    .hists3_3_m_maxcnt_V_d0(encode4_U0_hists3_3_m_maxcnt_V_d0),
    .hists3_3_m_maxcnt_V_q0(hist3_3_m_maxcnt_V_q0),
    .hists3_3_m_maxcnt_V_we0(encode4_U0_hists3_3_m_maxcnt_V_we0),
    .hists3_3_m_maxcnt_V_address1(encode4_U0_hists3_3_m_maxcnt_V_address1),
    .hists3_3_m_maxcnt_V_ce1(encode4_U0_hists3_3_m_maxcnt_V_ce1),
    .hists3_3_m_maxcnt_V_d1(encode4_U0_hists3_3_m_maxcnt_V_d1),
    .hists3_3_m_maxcnt_V_q1(10'd0),
    .hists3_3_m_maxcnt_V_we1(encode4_U0_hists3_3_m_maxcnt_V_we1),
    .hists3_4_m_maxcnt_V_address0(encode4_U0_hists3_4_m_maxcnt_V_address0),
    .hists3_4_m_maxcnt_V_ce0(encode4_U0_hists3_4_m_maxcnt_V_ce0),
    .hists3_4_m_maxcnt_V_d0(encode4_U0_hists3_4_m_maxcnt_V_d0),
    .hists3_4_m_maxcnt_V_q0(hist3_4_m_maxcnt_V_q0),
    .hists3_4_m_maxcnt_V_we0(encode4_U0_hists3_4_m_maxcnt_V_we0),
    .hists3_4_m_maxcnt_V_address1(encode4_U0_hists3_4_m_maxcnt_V_address1),
    .hists3_4_m_maxcnt_V_ce1(encode4_U0_hists3_4_m_maxcnt_V_ce1),
    .hists3_4_m_maxcnt_V_d1(encode4_U0_hists3_4_m_maxcnt_V_d1),
    .hists3_4_m_maxcnt_V_q1(10'd0),
    .hists3_4_m_maxcnt_V_we1(encode4_U0_hists3_4_m_maxcnt_V_we1),
    .hists3_5_m_maxcnt_V_address0(encode4_U0_hists3_5_m_maxcnt_V_address0),
    .hists3_5_m_maxcnt_V_ce0(encode4_U0_hists3_5_m_maxcnt_V_ce0),
    .hists3_5_m_maxcnt_V_d0(encode4_U0_hists3_5_m_maxcnt_V_d0),
    .hists3_5_m_maxcnt_V_q0(hist3_5_m_maxcnt_V_q0),
    .hists3_5_m_maxcnt_V_we0(encode4_U0_hists3_5_m_maxcnt_V_we0),
    .hists3_5_m_maxcnt_V_address1(encode4_U0_hists3_5_m_maxcnt_V_address1),
    .hists3_5_m_maxcnt_V_ce1(encode4_U0_hists3_5_m_maxcnt_V_ce1),
    .hists3_5_m_maxcnt_V_d1(encode4_U0_hists3_5_m_maxcnt_V_d1),
    .hists3_5_m_maxcnt_V_q1(10'd0),
    .hists3_5_m_maxcnt_V_we1(encode4_U0_hists3_5_m_maxcnt_V_we1),
    .hists3_6_m_maxcnt_V_address0(encode4_U0_hists3_6_m_maxcnt_V_address0),
    .hists3_6_m_maxcnt_V_ce0(encode4_U0_hists3_6_m_maxcnt_V_ce0),
    .hists3_6_m_maxcnt_V_d0(encode4_U0_hists3_6_m_maxcnt_V_d0),
    .hists3_6_m_maxcnt_V_q0(hist3_6_m_maxcnt_V_q0),
    .hists3_6_m_maxcnt_V_we0(encode4_U0_hists3_6_m_maxcnt_V_we0),
    .hists3_6_m_maxcnt_V_address1(encode4_U0_hists3_6_m_maxcnt_V_address1),
    .hists3_6_m_maxcnt_V_ce1(encode4_U0_hists3_6_m_maxcnt_V_ce1),
    .hists3_6_m_maxcnt_V_d1(encode4_U0_hists3_6_m_maxcnt_V_d1),
    .hists3_6_m_maxcnt_V_q1(10'd0),
    .hists3_6_m_maxcnt_V_we1(encode4_U0_hists3_6_m_maxcnt_V_we1),
    .hists3_7_m_maxcnt_V_address0(encode4_U0_hists3_7_m_maxcnt_V_address0),
    .hists3_7_m_maxcnt_V_ce0(encode4_U0_hists3_7_m_maxcnt_V_ce0),
    .hists3_7_m_maxcnt_V_d0(encode4_U0_hists3_7_m_maxcnt_V_d0),
    .hists3_7_m_maxcnt_V_q0(hist3_7_m_maxcnt_V_q0),
    .hists3_7_m_maxcnt_V_we0(encode4_U0_hists3_7_m_maxcnt_V_we0),
    .hists3_7_m_maxcnt_V_address1(encode4_U0_hists3_7_m_maxcnt_V_address1),
    .hists3_7_m_maxcnt_V_ce1(encode4_U0_hists3_7_m_maxcnt_V_ce1),
    .hists3_7_m_maxcnt_V_d1(encode4_U0_hists3_7_m_maxcnt_V_d1),
    .hists3_7_m_maxcnt_V_q1(10'd0),
    .hists3_7_m_maxcnt_V_we1(encode4_U0_hists3_7_m_maxcnt_V_we1),
    .hists3_0_m_nobits_V_address0(encode4_U0_hists3_0_m_nobits_V_address0),
    .hists3_0_m_nobits_V_ce0(encode4_U0_hists3_0_m_nobits_V_ce0),
    .hists3_0_m_nobits_V_d0(encode4_U0_hists3_0_m_nobits_V_d0),
    .hists3_0_m_nobits_V_q0(hist3_0_m_nobits_V_q0),
    .hists3_0_m_nobits_V_we0(encode4_U0_hists3_0_m_nobits_V_we0),
    .hists3_0_m_nobits_V_address1(encode4_U0_hists3_0_m_nobits_V_address1),
    .hists3_0_m_nobits_V_ce1(encode4_U0_hists3_0_m_nobits_V_ce1),
    .hists3_0_m_nobits_V_d1(encode4_U0_hists3_0_m_nobits_V_d1),
    .hists3_0_m_nobits_V_q1(4'd0),
    .hists3_0_m_nobits_V_we1(encode4_U0_hists3_0_m_nobits_V_we1),
    .hists3_1_m_nobits_V_address0(encode4_U0_hists3_1_m_nobits_V_address0),
    .hists3_1_m_nobits_V_ce0(encode4_U0_hists3_1_m_nobits_V_ce0),
    .hists3_1_m_nobits_V_d0(encode4_U0_hists3_1_m_nobits_V_d0),
    .hists3_1_m_nobits_V_q0(hist3_1_m_nobits_V_q0),
    .hists3_1_m_nobits_V_we0(encode4_U0_hists3_1_m_nobits_V_we0),
    .hists3_1_m_nobits_V_address1(encode4_U0_hists3_1_m_nobits_V_address1),
    .hists3_1_m_nobits_V_ce1(encode4_U0_hists3_1_m_nobits_V_ce1),
    .hists3_1_m_nobits_V_d1(encode4_U0_hists3_1_m_nobits_V_d1),
    .hists3_1_m_nobits_V_q1(4'd0),
    .hists3_1_m_nobits_V_we1(encode4_U0_hists3_1_m_nobits_V_we1),
    .hists3_2_m_nobits_V_address0(encode4_U0_hists3_2_m_nobits_V_address0),
    .hists3_2_m_nobits_V_ce0(encode4_U0_hists3_2_m_nobits_V_ce0),
    .hists3_2_m_nobits_V_d0(encode4_U0_hists3_2_m_nobits_V_d0),
    .hists3_2_m_nobits_V_q0(hist3_2_m_nobits_V_q0),
    .hists3_2_m_nobits_V_we0(encode4_U0_hists3_2_m_nobits_V_we0),
    .hists3_2_m_nobits_V_address1(encode4_U0_hists3_2_m_nobits_V_address1),
    .hists3_2_m_nobits_V_ce1(encode4_U0_hists3_2_m_nobits_V_ce1),
    .hists3_2_m_nobits_V_d1(encode4_U0_hists3_2_m_nobits_V_d1),
    .hists3_2_m_nobits_V_q1(4'd0),
    .hists3_2_m_nobits_V_we1(encode4_U0_hists3_2_m_nobits_V_we1),
    .hists3_3_m_nobits_V_address0(encode4_U0_hists3_3_m_nobits_V_address0),
    .hists3_3_m_nobits_V_ce0(encode4_U0_hists3_3_m_nobits_V_ce0),
    .hists3_3_m_nobits_V_d0(encode4_U0_hists3_3_m_nobits_V_d0),
    .hists3_3_m_nobits_V_q0(hist3_3_m_nobits_V_q0),
    .hists3_3_m_nobits_V_we0(encode4_U0_hists3_3_m_nobits_V_we0),
    .hists3_3_m_nobits_V_address1(encode4_U0_hists3_3_m_nobits_V_address1),
    .hists3_3_m_nobits_V_ce1(encode4_U0_hists3_3_m_nobits_V_ce1),
    .hists3_3_m_nobits_V_d1(encode4_U0_hists3_3_m_nobits_V_d1),
    .hists3_3_m_nobits_V_q1(4'd0),
    .hists3_3_m_nobits_V_we1(encode4_U0_hists3_3_m_nobits_V_we1),
    .hists3_4_m_nobits_V_address0(encode4_U0_hists3_4_m_nobits_V_address0),
    .hists3_4_m_nobits_V_ce0(encode4_U0_hists3_4_m_nobits_V_ce0),
    .hists3_4_m_nobits_V_d0(encode4_U0_hists3_4_m_nobits_V_d0),
    .hists3_4_m_nobits_V_q0(hist3_4_m_nobits_V_q0),
    .hists3_4_m_nobits_V_we0(encode4_U0_hists3_4_m_nobits_V_we0),
    .hists3_4_m_nobits_V_address1(encode4_U0_hists3_4_m_nobits_V_address1),
    .hists3_4_m_nobits_V_ce1(encode4_U0_hists3_4_m_nobits_V_ce1),
    .hists3_4_m_nobits_V_d1(encode4_U0_hists3_4_m_nobits_V_d1),
    .hists3_4_m_nobits_V_q1(4'd0),
    .hists3_4_m_nobits_V_we1(encode4_U0_hists3_4_m_nobits_V_we1),
    .hists3_5_m_nobits_V_address0(encode4_U0_hists3_5_m_nobits_V_address0),
    .hists3_5_m_nobits_V_ce0(encode4_U0_hists3_5_m_nobits_V_ce0),
    .hists3_5_m_nobits_V_d0(encode4_U0_hists3_5_m_nobits_V_d0),
    .hists3_5_m_nobits_V_q0(hist3_5_m_nobits_V_q0),
    .hists3_5_m_nobits_V_we0(encode4_U0_hists3_5_m_nobits_V_we0),
    .hists3_5_m_nobits_V_address1(encode4_U0_hists3_5_m_nobits_V_address1),
    .hists3_5_m_nobits_V_ce1(encode4_U0_hists3_5_m_nobits_V_ce1),
    .hists3_5_m_nobits_V_d1(encode4_U0_hists3_5_m_nobits_V_d1),
    .hists3_5_m_nobits_V_q1(4'd0),
    .hists3_5_m_nobits_V_we1(encode4_U0_hists3_5_m_nobits_V_we1),
    .hists3_6_m_nobits_V_address0(encode4_U0_hists3_6_m_nobits_V_address0),
    .hists3_6_m_nobits_V_ce0(encode4_U0_hists3_6_m_nobits_V_ce0),
    .hists3_6_m_nobits_V_d0(encode4_U0_hists3_6_m_nobits_V_d0),
    .hists3_6_m_nobits_V_q0(hist3_6_m_nobits_V_q0),
    .hists3_6_m_nobits_V_we0(encode4_U0_hists3_6_m_nobits_V_we0),
    .hists3_6_m_nobits_V_address1(encode4_U0_hists3_6_m_nobits_V_address1),
    .hists3_6_m_nobits_V_ce1(encode4_U0_hists3_6_m_nobits_V_ce1),
    .hists3_6_m_nobits_V_d1(encode4_U0_hists3_6_m_nobits_V_d1),
    .hists3_6_m_nobits_V_q1(4'd0),
    .hists3_6_m_nobits_V_we1(encode4_U0_hists3_6_m_nobits_V_we1),
    .hists3_7_m_nobits_V_address0(encode4_U0_hists3_7_m_nobits_V_address0),
    .hists3_7_m_nobits_V_ce0(encode4_U0_hists3_7_m_nobits_V_ce0),
    .hists3_7_m_nobits_V_d0(encode4_U0_hists3_7_m_nobits_V_d0),
    .hists3_7_m_nobits_V_q0(hist3_7_m_nobits_V_q0),
    .hists3_7_m_nobits_V_we0(encode4_U0_hists3_7_m_nobits_V_we0),
    .hists3_7_m_nobits_V_address1(encode4_U0_hists3_7_m_nobits_V_address1),
    .hists3_7_m_nobits_V_ce1(encode4_U0_hists3_7_m_nobits_V_ce1),
    .hists3_7_m_nobits_V_d1(encode4_U0_hists3_7_m_nobits_V_d1),
    .hists3_7_m_nobits_V_q1(4'd0),
    .hists3_7_m_nobits_V_we1(encode4_U0_hists3_7_m_nobits_V_we1),
    .hists3_0_m_bins_0_s_address0(encode4_U0_hists3_0_m_bins_0_s_address0),
    .hists3_0_m_bins_0_s_ce0(encode4_U0_hists3_0_m_bins_0_s_ce0),
    .hists3_0_m_bins_0_s_d0(encode4_U0_hists3_0_m_bins_0_s_d0),
    .hists3_0_m_bins_0_s_q0(hist3_0_m_bins_0_V_q0),
    .hists3_0_m_bins_0_s_we0(encode4_U0_hists3_0_m_bins_0_s_we0),
    .hists3_0_m_bins_0_s_address1(encode4_U0_hists3_0_m_bins_0_s_address1),
    .hists3_0_m_bins_0_s_ce1(encode4_U0_hists3_0_m_bins_0_s_ce1),
    .hists3_0_m_bins_0_s_d1(encode4_U0_hists3_0_m_bins_0_s_d1),
    .hists3_0_m_bins_0_s_q1(10'd0),
    .hists3_0_m_bins_0_s_we1(encode4_U0_hists3_0_m_bins_0_s_we1),
    .hists3_0_m_bins_1_s_address0(encode4_U0_hists3_0_m_bins_1_s_address0),
    .hists3_0_m_bins_1_s_ce0(encode4_U0_hists3_0_m_bins_1_s_ce0),
    .hists3_0_m_bins_1_s_d0(encode4_U0_hists3_0_m_bins_1_s_d0),
    .hists3_0_m_bins_1_s_q0(hist3_0_m_bins_1_V_q0),
    .hists3_0_m_bins_1_s_we0(encode4_U0_hists3_0_m_bins_1_s_we0),
    .hists3_0_m_bins_1_s_address1(encode4_U0_hists3_0_m_bins_1_s_address1),
    .hists3_0_m_bins_1_s_ce1(encode4_U0_hists3_0_m_bins_1_s_ce1),
    .hists3_0_m_bins_1_s_d1(encode4_U0_hists3_0_m_bins_1_s_d1),
    .hists3_0_m_bins_1_s_q1(10'd0),
    .hists3_0_m_bins_1_s_we1(encode4_U0_hists3_0_m_bins_1_s_we1),
    .hists3_1_m_bins_0_s_address0(encode4_U0_hists3_1_m_bins_0_s_address0),
    .hists3_1_m_bins_0_s_ce0(encode4_U0_hists3_1_m_bins_0_s_ce0),
    .hists3_1_m_bins_0_s_d0(encode4_U0_hists3_1_m_bins_0_s_d0),
    .hists3_1_m_bins_0_s_q0(hist3_1_m_bins_0_V_q0),
    .hists3_1_m_bins_0_s_we0(encode4_U0_hists3_1_m_bins_0_s_we0),
    .hists3_1_m_bins_0_s_address1(encode4_U0_hists3_1_m_bins_0_s_address1),
    .hists3_1_m_bins_0_s_ce1(encode4_U0_hists3_1_m_bins_0_s_ce1),
    .hists3_1_m_bins_0_s_d1(encode4_U0_hists3_1_m_bins_0_s_d1),
    .hists3_1_m_bins_0_s_q1(10'd0),
    .hists3_1_m_bins_0_s_we1(encode4_U0_hists3_1_m_bins_0_s_we1),
    .hists3_1_m_bins_1_s_address0(encode4_U0_hists3_1_m_bins_1_s_address0),
    .hists3_1_m_bins_1_s_ce0(encode4_U0_hists3_1_m_bins_1_s_ce0),
    .hists3_1_m_bins_1_s_d0(encode4_U0_hists3_1_m_bins_1_s_d0),
    .hists3_1_m_bins_1_s_q0(hist3_1_m_bins_1_V_q0),
    .hists3_1_m_bins_1_s_we0(encode4_U0_hists3_1_m_bins_1_s_we0),
    .hists3_1_m_bins_1_s_address1(encode4_U0_hists3_1_m_bins_1_s_address1),
    .hists3_1_m_bins_1_s_ce1(encode4_U0_hists3_1_m_bins_1_s_ce1),
    .hists3_1_m_bins_1_s_d1(encode4_U0_hists3_1_m_bins_1_s_d1),
    .hists3_1_m_bins_1_s_q1(10'd0),
    .hists3_1_m_bins_1_s_we1(encode4_U0_hists3_1_m_bins_1_s_we1),
    .hists3_2_m_bins_0_s_address0(encode4_U0_hists3_2_m_bins_0_s_address0),
    .hists3_2_m_bins_0_s_ce0(encode4_U0_hists3_2_m_bins_0_s_ce0),
    .hists3_2_m_bins_0_s_d0(encode4_U0_hists3_2_m_bins_0_s_d0),
    .hists3_2_m_bins_0_s_q0(hist3_2_m_bins_0_V_q0),
    .hists3_2_m_bins_0_s_we0(encode4_U0_hists3_2_m_bins_0_s_we0),
    .hists3_2_m_bins_0_s_address1(encode4_U0_hists3_2_m_bins_0_s_address1),
    .hists3_2_m_bins_0_s_ce1(encode4_U0_hists3_2_m_bins_0_s_ce1),
    .hists3_2_m_bins_0_s_d1(encode4_U0_hists3_2_m_bins_0_s_d1),
    .hists3_2_m_bins_0_s_q1(10'd0),
    .hists3_2_m_bins_0_s_we1(encode4_U0_hists3_2_m_bins_0_s_we1),
    .hists3_2_m_bins_1_s_address0(encode4_U0_hists3_2_m_bins_1_s_address0),
    .hists3_2_m_bins_1_s_ce0(encode4_U0_hists3_2_m_bins_1_s_ce0),
    .hists3_2_m_bins_1_s_d0(encode4_U0_hists3_2_m_bins_1_s_d0),
    .hists3_2_m_bins_1_s_q0(hist3_2_m_bins_1_V_q0),
    .hists3_2_m_bins_1_s_we0(encode4_U0_hists3_2_m_bins_1_s_we0),
    .hists3_2_m_bins_1_s_address1(encode4_U0_hists3_2_m_bins_1_s_address1),
    .hists3_2_m_bins_1_s_ce1(encode4_U0_hists3_2_m_bins_1_s_ce1),
    .hists3_2_m_bins_1_s_d1(encode4_U0_hists3_2_m_bins_1_s_d1),
    .hists3_2_m_bins_1_s_q1(10'd0),
    .hists3_2_m_bins_1_s_we1(encode4_U0_hists3_2_m_bins_1_s_we1),
    .hists3_3_m_bins_0_s_address0(encode4_U0_hists3_3_m_bins_0_s_address0),
    .hists3_3_m_bins_0_s_ce0(encode4_U0_hists3_3_m_bins_0_s_ce0),
    .hists3_3_m_bins_0_s_d0(encode4_U0_hists3_3_m_bins_0_s_d0),
    .hists3_3_m_bins_0_s_q0(hist3_3_m_bins_0_V_q0),
    .hists3_3_m_bins_0_s_we0(encode4_U0_hists3_3_m_bins_0_s_we0),
    .hists3_3_m_bins_0_s_address1(encode4_U0_hists3_3_m_bins_0_s_address1),
    .hists3_3_m_bins_0_s_ce1(encode4_U0_hists3_3_m_bins_0_s_ce1),
    .hists3_3_m_bins_0_s_d1(encode4_U0_hists3_3_m_bins_0_s_d1),
    .hists3_3_m_bins_0_s_q1(10'd0),
    .hists3_3_m_bins_0_s_we1(encode4_U0_hists3_3_m_bins_0_s_we1),
    .hists3_3_m_bins_1_s_address0(encode4_U0_hists3_3_m_bins_1_s_address0),
    .hists3_3_m_bins_1_s_ce0(encode4_U0_hists3_3_m_bins_1_s_ce0),
    .hists3_3_m_bins_1_s_d0(encode4_U0_hists3_3_m_bins_1_s_d0),
    .hists3_3_m_bins_1_s_q0(hist3_3_m_bins_1_V_q0),
    .hists3_3_m_bins_1_s_we0(encode4_U0_hists3_3_m_bins_1_s_we0),
    .hists3_3_m_bins_1_s_address1(encode4_U0_hists3_3_m_bins_1_s_address1),
    .hists3_3_m_bins_1_s_ce1(encode4_U0_hists3_3_m_bins_1_s_ce1),
    .hists3_3_m_bins_1_s_d1(encode4_U0_hists3_3_m_bins_1_s_d1),
    .hists3_3_m_bins_1_s_q1(10'd0),
    .hists3_3_m_bins_1_s_we1(encode4_U0_hists3_3_m_bins_1_s_we1),
    .hists3_4_m_bins_0_s_address0(encode4_U0_hists3_4_m_bins_0_s_address0),
    .hists3_4_m_bins_0_s_ce0(encode4_U0_hists3_4_m_bins_0_s_ce0),
    .hists3_4_m_bins_0_s_d0(encode4_U0_hists3_4_m_bins_0_s_d0),
    .hists3_4_m_bins_0_s_q0(hist3_4_m_bins_0_V_q0),
    .hists3_4_m_bins_0_s_we0(encode4_U0_hists3_4_m_bins_0_s_we0),
    .hists3_4_m_bins_0_s_address1(encode4_U0_hists3_4_m_bins_0_s_address1),
    .hists3_4_m_bins_0_s_ce1(encode4_U0_hists3_4_m_bins_0_s_ce1),
    .hists3_4_m_bins_0_s_d1(encode4_U0_hists3_4_m_bins_0_s_d1),
    .hists3_4_m_bins_0_s_q1(10'd0),
    .hists3_4_m_bins_0_s_we1(encode4_U0_hists3_4_m_bins_0_s_we1),
    .hists3_4_m_bins_1_s_address0(encode4_U0_hists3_4_m_bins_1_s_address0),
    .hists3_4_m_bins_1_s_ce0(encode4_U0_hists3_4_m_bins_1_s_ce0),
    .hists3_4_m_bins_1_s_d0(encode4_U0_hists3_4_m_bins_1_s_d0),
    .hists3_4_m_bins_1_s_q0(hist3_4_m_bins_1_V_q0),
    .hists3_4_m_bins_1_s_we0(encode4_U0_hists3_4_m_bins_1_s_we0),
    .hists3_4_m_bins_1_s_address1(encode4_U0_hists3_4_m_bins_1_s_address1),
    .hists3_4_m_bins_1_s_ce1(encode4_U0_hists3_4_m_bins_1_s_ce1),
    .hists3_4_m_bins_1_s_d1(encode4_U0_hists3_4_m_bins_1_s_d1),
    .hists3_4_m_bins_1_s_q1(10'd0),
    .hists3_4_m_bins_1_s_we1(encode4_U0_hists3_4_m_bins_1_s_we1),
    .hists3_5_m_bins_0_s_address0(encode4_U0_hists3_5_m_bins_0_s_address0),
    .hists3_5_m_bins_0_s_ce0(encode4_U0_hists3_5_m_bins_0_s_ce0),
    .hists3_5_m_bins_0_s_d0(encode4_U0_hists3_5_m_bins_0_s_d0),
    .hists3_5_m_bins_0_s_q0(hist3_5_m_bins_0_V_q0),
    .hists3_5_m_bins_0_s_we0(encode4_U0_hists3_5_m_bins_0_s_we0),
    .hists3_5_m_bins_0_s_address1(encode4_U0_hists3_5_m_bins_0_s_address1),
    .hists3_5_m_bins_0_s_ce1(encode4_U0_hists3_5_m_bins_0_s_ce1),
    .hists3_5_m_bins_0_s_d1(encode4_U0_hists3_5_m_bins_0_s_d1),
    .hists3_5_m_bins_0_s_q1(10'd0),
    .hists3_5_m_bins_0_s_we1(encode4_U0_hists3_5_m_bins_0_s_we1),
    .hists3_5_m_bins_1_s_address0(encode4_U0_hists3_5_m_bins_1_s_address0),
    .hists3_5_m_bins_1_s_ce0(encode4_U0_hists3_5_m_bins_1_s_ce0),
    .hists3_5_m_bins_1_s_d0(encode4_U0_hists3_5_m_bins_1_s_d0),
    .hists3_5_m_bins_1_s_q0(hist3_5_m_bins_1_V_q0),
    .hists3_5_m_bins_1_s_we0(encode4_U0_hists3_5_m_bins_1_s_we0),
    .hists3_5_m_bins_1_s_address1(encode4_U0_hists3_5_m_bins_1_s_address1),
    .hists3_5_m_bins_1_s_ce1(encode4_U0_hists3_5_m_bins_1_s_ce1),
    .hists3_5_m_bins_1_s_d1(encode4_U0_hists3_5_m_bins_1_s_d1),
    .hists3_5_m_bins_1_s_q1(10'd0),
    .hists3_5_m_bins_1_s_we1(encode4_U0_hists3_5_m_bins_1_s_we1),
    .hists3_6_m_bins_0_s_address0(encode4_U0_hists3_6_m_bins_0_s_address0),
    .hists3_6_m_bins_0_s_ce0(encode4_U0_hists3_6_m_bins_0_s_ce0),
    .hists3_6_m_bins_0_s_d0(encode4_U0_hists3_6_m_bins_0_s_d0),
    .hists3_6_m_bins_0_s_q0(hist3_6_m_bins_0_V_q0),
    .hists3_6_m_bins_0_s_we0(encode4_U0_hists3_6_m_bins_0_s_we0),
    .hists3_6_m_bins_0_s_address1(encode4_U0_hists3_6_m_bins_0_s_address1),
    .hists3_6_m_bins_0_s_ce1(encode4_U0_hists3_6_m_bins_0_s_ce1),
    .hists3_6_m_bins_0_s_d1(encode4_U0_hists3_6_m_bins_0_s_d1),
    .hists3_6_m_bins_0_s_q1(10'd0),
    .hists3_6_m_bins_0_s_we1(encode4_U0_hists3_6_m_bins_0_s_we1),
    .hists3_6_m_bins_1_s_address0(encode4_U0_hists3_6_m_bins_1_s_address0),
    .hists3_6_m_bins_1_s_ce0(encode4_U0_hists3_6_m_bins_1_s_ce0),
    .hists3_6_m_bins_1_s_d0(encode4_U0_hists3_6_m_bins_1_s_d0),
    .hists3_6_m_bins_1_s_q0(hist3_6_m_bins_1_V_q0),
    .hists3_6_m_bins_1_s_we0(encode4_U0_hists3_6_m_bins_1_s_we0),
    .hists3_6_m_bins_1_s_address1(encode4_U0_hists3_6_m_bins_1_s_address1),
    .hists3_6_m_bins_1_s_ce1(encode4_U0_hists3_6_m_bins_1_s_ce1),
    .hists3_6_m_bins_1_s_d1(encode4_U0_hists3_6_m_bins_1_s_d1),
    .hists3_6_m_bins_1_s_q1(10'd0),
    .hists3_6_m_bins_1_s_we1(encode4_U0_hists3_6_m_bins_1_s_we1),
    .hists3_7_m_bins_0_s_address0(encode4_U0_hists3_7_m_bins_0_s_address0),
    .hists3_7_m_bins_0_s_ce0(encode4_U0_hists3_7_m_bins_0_s_ce0),
    .hists3_7_m_bins_0_s_d0(encode4_U0_hists3_7_m_bins_0_s_d0),
    .hists3_7_m_bins_0_s_q0(hist3_7_m_bins_0_V_q0),
    .hists3_7_m_bins_0_s_we0(encode4_U0_hists3_7_m_bins_0_s_we0),
    .hists3_7_m_bins_0_s_address1(encode4_U0_hists3_7_m_bins_0_s_address1),
    .hists3_7_m_bins_0_s_ce1(encode4_U0_hists3_7_m_bins_0_s_ce1),
    .hists3_7_m_bins_0_s_d1(encode4_U0_hists3_7_m_bins_0_s_d1),
    .hists3_7_m_bins_0_s_q1(10'd0),
    .hists3_7_m_bins_0_s_we1(encode4_U0_hists3_7_m_bins_0_s_we1),
    .hists3_7_m_bins_1_s_address0(encode4_U0_hists3_7_m_bins_1_s_address0),
    .hists3_7_m_bins_1_s_ce0(encode4_U0_hists3_7_m_bins_1_s_ce0),
    .hists3_7_m_bins_1_s_d0(encode4_U0_hists3_7_m_bins_1_s_d0),
    .hists3_7_m_bins_1_s_q0(hist3_7_m_bins_1_V_q0),
    .hists3_7_m_bins_1_s_we0(encode4_U0_hists3_7_m_bins_1_s_we0),
    .hists3_7_m_bins_1_s_address1(encode4_U0_hists3_7_m_bins_1_s_address1),
    .hists3_7_m_bins_1_s_ce1(encode4_U0_hists3_7_m_bins_1_s_ce1),
    .hists3_7_m_bins_1_s_d1(encode4_U0_hists3_7_m_bins_1_s_d1),
    .hists3_7_m_bins_1_s_q1(10'd0),
    .hists3_7_m_bins_1_s_we1(encode4_U0_hists3_7_m_bins_1_s_we1),
    .adcs0_0_V_address0(encode4_U0_adcs0_0_V_address0),
    .adcs0_0_V_ce0(encode4_U0_adcs0_0_V_ce0),
    .adcs0_0_V_d0(encode4_U0_adcs0_0_V_d0),
    .adcs0_0_V_q0(adcs0_0_V_q0),
    .adcs0_0_V_we0(encode4_U0_adcs0_0_V_we0),
    .adcs0_0_V_address1(encode4_U0_adcs0_0_V_address1),
    .adcs0_0_V_ce1(encode4_U0_adcs0_0_V_ce1),
    .adcs0_0_V_d1(encode4_U0_adcs0_0_V_d1),
    .adcs0_0_V_q1(12'd0),
    .adcs0_0_V_we1(encode4_U0_adcs0_0_V_we1),
    .adcs0_1_V_address0(encode4_U0_adcs0_1_V_address0),
    .adcs0_1_V_ce0(encode4_U0_adcs0_1_V_ce0),
    .adcs0_1_V_d0(encode4_U0_adcs0_1_V_d0),
    .adcs0_1_V_q0(adcs0_1_V_q0),
    .adcs0_1_V_we0(encode4_U0_adcs0_1_V_we0),
    .adcs0_1_V_address1(encode4_U0_adcs0_1_V_address1),
    .adcs0_1_V_ce1(encode4_U0_adcs0_1_V_ce1),
    .adcs0_1_V_d1(encode4_U0_adcs0_1_V_d1),
    .adcs0_1_V_q1(12'd0),
    .adcs0_1_V_we1(encode4_U0_adcs0_1_V_we1),
    .adcs0_2_V_address0(encode4_U0_adcs0_2_V_address0),
    .adcs0_2_V_ce0(encode4_U0_adcs0_2_V_ce0),
    .adcs0_2_V_d0(encode4_U0_adcs0_2_V_d0),
    .adcs0_2_V_q0(adcs0_2_V_q0),
    .adcs0_2_V_we0(encode4_U0_adcs0_2_V_we0),
    .adcs0_2_V_address1(encode4_U0_adcs0_2_V_address1),
    .adcs0_2_V_ce1(encode4_U0_adcs0_2_V_ce1),
    .adcs0_2_V_d1(encode4_U0_adcs0_2_V_d1),
    .adcs0_2_V_q1(12'd0),
    .adcs0_2_V_we1(encode4_U0_adcs0_2_V_we1),
    .adcs0_3_V_address0(encode4_U0_adcs0_3_V_address0),
    .adcs0_3_V_ce0(encode4_U0_adcs0_3_V_ce0),
    .adcs0_3_V_d0(encode4_U0_adcs0_3_V_d0),
    .adcs0_3_V_q0(adcs0_3_V_q0),
    .adcs0_3_V_we0(encode4_U0_adcs0_3_V_we0),
    .adcs0_3_V_address1(encode4_U0_adcs0_3_V_address1),
    .adcs0_3_V_ce1(encode4_U0_adcs0_3_V_ce1),
    .adcs0_3_V_d1(encode4_U0_adcs0_3_V_d1),
    .adcs0_3_V_q1(12'd0),
    .adcs0_3_V_we1(encode4_U0_adcs0_3_V_we1),
    .adcs1_0_V_address0(encode4_U0_adcs1_0_V_address0),
    .adcs1_0_V_ce0(encode4_U0_adcs1_0_V_ce0),
    .adcs1_0_V_d0(encode4_U0_adcs1_0_V_d0),
    .adcs1_0_V_q0(adcs1_0_V_q0),
    .adcs1_0_V_we0(encode4_U0_adcs1_0_V_we0),
    .adcs1_0_V_address1(encode4_U0_adcs1_0_V_address1),
    .adcs1_0_V_ce1(encode4_U0_adcs1_0_V_ce1),
    .adcs1_0_V_d1(encode4_U0_adcs1_0_V_d1),
    .adcs1_0_V_q1(12'd0),
    .adcs1_0_V_we1(encode4_U0_adcs1_0_V_we1),
    .adcs1_1_V_address0(encode4_U0_adcs1_1_V_address0),
    .adcs1_1_V_ce0(encode4_U0_adcs1_1_V_ce0),
    .adcs1_1_V_d0(encode4_U0_adcs1_1_V_d0),
    .adcs1_1_V_q0(adcs1_1_V_q0),
    .adcs1_1_V_we0(encode4_U0_adcs1_1_V_we0),
    .adcs1_1_V_address1(encode4_U0_adcs1_1_V_address1),
    .adcs1_1_V_ce1(encode4_U0_adcs1_1_V_ce1),
    .adcs1_1_V_d1(encode4_U0_adcs1_1_V_d1),
    .adcs1_1_V_q1(12'd0),
    .adcs1_1_V_we1(encode4_U0_adcs1_1_V_we1),
    .adcs1_2_V_address0(encode4_U0_adcs1_2_V_address0),
    .adcs1_2_V_ce0(encode4_U0_adcs1_2_V_ce0),
    .adcs1_2_V_d0(encode4_U0_adcs1_2_V_d0),
    .adcs1_2_V_q0(adcs1_2_V_q0),
    .adcs1_2_V_we0(encode4_U0_adcs1_2_V_we0),
    .adcs1_2_V_address1(encode4_U0_adcs1_2_V_address1),
    .adcs1_2_V_ce1(encode4_U0_adcs1_2_V_ce1),
    .adcs1_2_V_d1(encode4_U0_adcs1_2_V_d1),
    .adcs1_2_V_q1(12'd0),
    .adcs1_2_V_we1(encode4_U0_adcs1_2_V_we1),
    .adcs1_3_V_address0(encode4_U0_adcs1_3_V_address0),
    .adcs1_3_V_ce0(encode4_U0_adcs1_3_V_ce0),
    .adcs1_3_V_d0(encode4_U0_adcs1_3_V_d0),
    .adcs1_3_V_q0(adcs1_3_V_q0),
    .adcs1_3_V_we0(encode4_U0_adcs1_3_V_we0),
    .adcs1_3_V_address1(encode4_U0_adcs1_3_V_address1),
    .adcs1_3_V_ce1(encode4_U0_adcs1_3_V_ce1),
    .adcs1_3_V_d1(encode4_U0_adcs1_3_V_d1),
    .adcs1_3_V_q1(12'd0),
    .adcs1_3_V_we1(encode4_U0_adcs1_3_V_we1),
    .adcs2_0_V_address0(encode4_U0_adcs2_0_V_address0),
    .adcs2_0_V_ce0(encode4_U0_adcs2_0_V_ce0),
    .adcs2_0_V_d0(encode4_U0_adcs2_0_V_d0),
    .adcs2_0_V_q0(adcs2_0_V_q0),
    .adcs2_0_V_we0(encode4_U0_adcs2_0_V_we0),
    .adcs2_0_V_address1(encode4_U0_adcs2_0_V_address1),
    .adcs2_0_V_ce1(encode4_U0_adcs2_0_V_ce1),
    .adcs2_0_V_d1(encode4_U0_adcs2_0_V_d1),
    .adcs2_0_V_q1(12'd0),
    .adcs2_0_V_we1(encode4_U0_adcs2_0_V_we1),
    .adcs2_1_V_address0(encode4_U0_adcs2_1_V_address0),
    .adcs2_1_V_ce0(encode4_U0_adcs2_1_V_ce0),
    .adcs2_1_V_d0(encode4_U0_adcs2_1_V_d0),
    .adcs2_1_V_q0(adcs2_1_V_q0),
    .adcs2_1_V_we0(encode4_U0_adcs2_1_V_we0),
    .adcs2_1_V_address1(encode4_U0_adcs2_1_V_address1),
    .adcs2_1_V_ce1(encode4_U0_adcs2_1_V_ce1),
    .adcs2_1_V_d1(encode4_U0_adcs2_1_V_d1),
    .adcs2_1_V_q1(12'd0),
    .adcs2_1_V_we1(encode4_U0_adcs2_1_V_we1),
    .adcs2_2_V_address0(encode4_U0_adcs2_2_V_address0),
    .adcs2_2_V_ce0(encode4_U0_adcs2_2_V_ce0),
    .adcs2_2_V_d0(encode4_U0_adcs2_2_V_d0),
    .adcs2_2_V_q0(adcs2_2_V_q0),
    .adcs2_2_V_we0(encode4_U0_adcs2_2_V_we0),
    .adcs2_2_V_address1(encode4_U0_adcs2_2_V_address1),
    .adcs2_2_V_ce1(encode4_U0_adcs2_2_V_ce1),
    .adcs2_2_V_d1(encode4_U0_adcs2_2_V_d1),
    .adcs2_2_V_q1(12'd0),
    .adcs2_2_V_we1(encode4_U0_adcs2_2_V_we1),
    .adcs2_3_V_address0(encode4_U0_adcs2_3_V_address0),
    .adcs2_3_V_ce0(encode4_U0_adcs2_3_V_ce0),
    .adcs2_3_V_d0(encode4_U0_adcs2_3_V_d0),
    .adcs2_3_V_q0(adcs2_3_V_q0),
    .adcs2_3_V_we0(encode4_U0_adcs2_3_V_we0),
    .adcs2_3_V_address1(encode4_U0_adcs2_3_V_address1),
    .adcs2_3_V_ce1(encode4_U0_adcs2_3_V_ce1),
    .adcs2_3_V_d1(encode4_U0_adcs2_3_V_d1),
    .adcs2_3_V_q1(12'd0),
    .adcs2_3_V_we1(encode4_U0_adcs2_3_V_we1),
    .adcs3_0_V_address0(encode4_U0_adcs3_0_V_address0),
    .adcs3_0_V_ce0(encode4_U0_adcs3_0_V_ce0),
    .adcs3_0_V_d0(encode4_U0_adcs3_0_V_d0),
    .adcs3_0_V_q0(adcs3_0_V_q0),
    .adcs3_0_V_we0(encode4_U0_adcs3_0_V_we0),
    .adcs3_0_V_address1(encode4_U0_adcs3_0_V_address1),
    .adcs3_0_V_ce1(encode4_U0_adcs3_0_V_ce1),
    .adcs3_0_V_d1(encode4_U0_adcs3_0_V_d1),
    .adcs3_0_V_q1(12'd0),
    .adcs3_0_V_we1(encode4_U0_adcs3_0_V_we1),
    .adcs3_1_V_address0(encode4_U0_adcs3_1_V_address0),
    .adcs3_1_V_ce0(encode4_U0_adcs3_1_V_ce0),
    .adcs3_1_V_d0(encode4_U0_adcs3_1_V_d0),
    .adcs3_1_V_q0(adcs3_1_V_q0),
    .adcs3_1_V_we0(encode4_U0_adcs3_1_V_we0),
    .adcs3_1_V_address1(encode4_U0_adcs3_1_V_address1),
    .adcs3_1_V_ce1(encode4_U0_adcs3_1_V_ce1),
    .adcs3_1_V_d1(encode4_U0_adcs3_1_V_d1),
    .adcs3_1_V_q1(12'd0),
    .adcs3_1_V_we1(encode4_U0_adcs3_1_V_we1),
    .adcs3_2_V_address0(encode4_U0_adcs3_2_V_address0),
    .adcs3_2_V_ce0(encode4_U0_adcs3_2_V_ce0),
    .adcs3_2_V_d0(encode4_U0_adcs3_2_V_d0),
    .adcs3_2_V_q0(adcs3_2_V_q0),
    .adcs3_2_V_we0(encode4_U0_adcs3_2_V_we0),
    .adcs3_2_V_address1(encode4_U0_adcs3_2_V_address1),
    .adcs3_2_V_ce1(encode4_U0_adcs3_2_V_ce1),
    .adcs3_2_V_d1(encode4_U0_adcs3_2_V_d1),
    .adcs3_2_V_q1(12'd0),
    .adcs3_2_V_we1(encode4_U0_adcs3_2_V_we1),
    .adcs3_3_V_address0(encode4_U0_adcs3_3_V_address0),
    .adcs3_3_V_ce0(encode4_U0_adcs3_3_V_ce0),
    .adcs3_3_V_d0(encode4_U0_adcs3_3_V_d0),
    .adcs3_3_V_q0(adcs3_3_V_q0),
    .adcs3_3_V_we0(encode4_U0_adcs3_3_V_we0),
    .adcs3_3_V_address1(encode4_U0_adcs3_3_V_address1),
    .adcs3_3_V_ce1(encode4_U0_adcs3_3_V_ce1),
    .adcs3_3_V_d1(encode4_U0_adcs3_3_V_d1),
    .adcs3_3_V_q1(12'd0),
    .adcs3_3_V_we1(encode4_U0_adcs3_3_V_we1),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .etx_0_ha_m_ccur_ap_vld(encode4_U0_etx_0_ha_m_ccur_ap_vld),
    .etx_0_ha_m_cidx_ap_vld(encode4_U0_etx_0_ha_m_cidx_ap_vld),
    .etx_0_ba_m_ccur_ap_vld(encode4_U0_etx_0_ba_m_ccur_ap_vld),
    .etx_0_ba_m_cidx_ap_vld(encode4_U0_etx_0_ba_m_cidx_ap_vld),
    .hists0_0_m_omask_V_empty_n(1'b0),
    .hists0_0_m_omask_V_read(encode4_U0_hists0_0_m_omask_V_read),
    .hists0_1_m_omask_V_empty_n(1'b0),
    .hists0_1_m_omask_V_read(encode4_U0_hists0_1_m_omask_V_read),
    .hists0_2_m_omask_V_empty_n(1'b0),
    .hists0_2_m_omask_V_read(encode4_U0_hists0_2_m_omask_V_read),
    .hists0_3_m_omask_V_empty_n(1'b0),
    .hists0_3_m_omask_V_read(encode4_U0_hists0_3_m_omask_V_read),
    .hists0_4_m_omask_V_empty_n(1'b0),
    .hists0_4_m_omask_V_read(encode4_U0_hists0_4_m_omask_V_read),
    .hists0_5_m_omask_V_empty_n(1'b0),
    .hists0_5_m_omask_V_read(encode4_U0_hists0_5_m_omask_V_read),
    .hists0_6_m_omask_V_empty_n(1'b0),
    .hists0_6_m_omask_V_read(encode4_U0_hists0_6_m_omask_V_read),
    .hists0_7_m_omask_V_empty_n(1'b0),
    .hists0_7_m_omask_V_read(encode4_U0_hists0_7_m_omask_V_read),
    .hists0_0_m_maxcnt_V_empty_n(1'b0),
    .hists0_0_m_maxcnt_V_read(encode4_U0_hists0_0_m_maxcnt_V_read),
    .hists0_1_m_maxcnt_V_empty_n(1'b0),
    .hists0_1_m_maxcnt_V_read(encode4_U0_hists0_1_m_maxcnt_V_read),
    .hists0_2_m_maxcnt_V_empty_n(1'b0),
    .hists0_2_m_maxcnt_V_read(encode4_U0_hists0_2_m_maxcnt_V_read),
    .hists0_3_m_maxcnt_V_empty_n(1'b0),
    .hists0_3_m_maxcnt_V_read(encode4_U0_hists0_3_m_maxcnt_V_read),
    .hists0_4_m_maxcnt_V_empty_n(1'b0),
    .hists0_4_m_maxcnt_V_read(encode4_U0_hists0_4_m_maxcnt_V_read),
    .hists0_5_m_maxcnt_V_empty_n(1'b0),
    .hists0_5_m_maxcnt_V_read(encode4_U0_hists0_5_m_maxcnt_V_read),
    .hists0_6_m_maxcnt_V_empty_n(1'b0),
    .hists0_6_m_maxcnt_V_read(encode4_U0_hists0_6_m_maxcnt_V_read),
    .hists0_7_m_maxcnt_V_empty_n(1'b0),
    .hists0_7_m_maxcnt_V_read(encode4_U0_hists0_7_m_maxcnt_V_read),
    .hists0_0_m_nobits_V_empty_n(1'b0),
    .hists0_0_m_nobits_V_read(encode4_U0_hists0_0_m_nobits_V_read),
    .hists0_1_m_nobits_V_empty_n(1'b0),
    .hists0_1_m_nobits_V_read(encode4_U0_hists0_1_m_nobits_V_read),
    .hists0_2_m_nobits_V_empty_n(1'b0),
    .hists0_2_m_nobits_V_read(encode4_U0_hists0_2_m_nobits_V_read),
    .hists0_3_m_nobits_V_empty_n(1'b0),
    .hists0_3_m_nobits_V_read(encode4_U0_hists0_3_m_nobits_V_read),
    .hists0_4_m_nobits_V_empty_n(1'b0),
    .hists0_4_m_nobits_V_read(encode4_U0_hists0_4_m_nobits_V_read),
    .hists0_5_m_nobits_V_empty_n(1'b0),
    .hists0_5_m_nobits_V_read(encode4_U0_hists0_5_m_nobits_V_read),
    .hists0_6_m_nobits_V_empty_n(1'b0),
    .hists0_6_m_nobits_V_read(encode4_U0_hists0_6_m_nobits_V_read),
    .hists0_7_m_nobits_V_empty_n(1'b0),
    .hists0_7_m_nobits_V_read(encode4_U0_hists0_7_m_nobits_V_read),
    .hists0_0_m_bins_0_s_empty_n(1'b0),
    .hists0_0_m_bins_0_s_read(encode4_U0_hists0_0_m_bins_0_s_read),
    .hists0_0_m_bins_1_s_empty_n(1'b0),
    .hists0_0_m_bins_1_s_read(encode4_U0_hists0_0_m_bins_1_s_read),
    .hists0_1_m_bins_0_s_empty_n(1'b0),
    .hists0_1_m_bins_0_s_read(encode4_U0_hists0_1_m_bins_0_s_read),
    .hists0_1_m_bins_1_s_empty_n(1'b0),
    .hists0_1_m_bins_1_s_read(encode4_U0_hists0_1_m_bins_1_s_read),
    .hists0_2_m_bins_0_s_empty_n(1'b0),
    .hists0_2_m_bins_0_s_read(encode4_U0_hists0_2_m_bins_0_s_read),
    .hists0_2_m_bins_1_s_empty_n(1'b0),
    .hists0_2_m_bins_1_s_read(encode4_U0_hists0_2_m_bins_1_s_read),
    .hists0_3_m_bins_0_s_empty_n(1'b0),
    .hists0_3_m_bins_0_s_read(encode4_U0_hists0_3_m_bins_0_s_read),
    .hists0_3_m_bins_1_s_empty_n(1'b0),
    .hists0_3_m_bins_1_s_read(encode4_U0_hists0_3_m_bins_1_s_read),
    .hists0_4_m_bins_0_s_empty_n(1'b0),
    .hists0_4_m_bins_0_s_read(encode4_U0_hists0_4_m_bins_0_s_read),
    .hists0_4_m_bins_1_s_empty_n(1'b0),
    .hists0_4_m_bins_1_s_read(encode4_U0_hists0_4_m_bins_1_s_read),
    .hists0_5_m_bins_0_s_empty_n(1'b0),
    .hists0_5_m_bins_0_s_read(encode4_U0_hists0_5_m_bins_0_s_read),
    .hists0_5_m_bins_1_s_empty_n(1'b0),
    .hists0_5_m_bins_1_s_read(encode4_U0_hists0_5_m_bins_1_s_read),
    .hists0_6_m_bins_0_s_empty_n(1'b0),
    .hists0_6_m_bins_0_s_read(encode4_U0_hists0_6_m_bins_0_s_read),
    .hists0_6_m_bins_1_s_empty_n(1'b0),
    .hists0_6_m_bins_1_s_read(encode4_U0_hists0_6_m_bins_1_s_read),
    .hists0_7_m_bins_0_s_empty_n(1'b0),
    .hists0_7_m_bins_0_s_read(encode4_U0_hists0_7_m_bins_0_s_read),
    .hists0_7_m_bins_1_s_empty_n(1'b0),
    .hists0_7_m_bins_1_s_read(encode4_U0_hists0_7_m_bins_1_s_read),
    .adcs0_0_V_empty_n(1'b0),
    .adcs0_0_V_read(encode4_U0_adcs0_0_V_read),
    .adcs0_1_V_empty_n(1'b0),
    .adcs0_1_V_read(encode4_U0_adcs0_1_V_read),
    .adcs0_2_V_empty_n(1'b0),
    .adcs0_2_V_read(encode4_U0_adcs0_2_V_read),
    .adcs0_3_V_empty_n(1'b0),
    .adcs0_3_V_read(encode4_U0_adcs0_3_V_read),
    .ap_done(encode4_U0_ap_done),
    .etx_1_ha_m_ccur_ap_vld(encode4_U0_etx_1_ha_m_ccur_ap_vld),
    .etx_1_ha_m_cidx_ap_vld(encode4_U0_etx_1_ha_m_cidx_ap_vld),
    .etx_1_ba_m_ccur_ap_vld(encode4_U0_etx_1_ba_m_ccur_ap_vld),
    .etx_1_ba_m_cidx_ap_vld(encode4_U0_etx_1_ba_m_cidx_ap_vld),
    .hists1_0_m_omask_V_empty_n(1'b0),
    .hists1_0_m_omask_V_read(encode4_U0_hists1_0_m_omask_V_read),
    .hists1_1_m_omask_V_empty_n(1'b0),
    .hists1_1_m_omask_V_read(encode4_U0_hists1_1_m_omask_V_read),
    .hists1_2_m_omask_V_empty_n(1'b0),
    .hists1_2_m_omask_V_read(encode4_U0_hists1_2_m_omask_V_read),
    .hists1_3_m_omask_V_empty_n(1'b0),
    .hists1_3_m_omask_V_read(encode4_U0_hists1_3_m_omask_V_read),
    .hists1_4_m_omask_V_empty_n(1'b0),
    .hists1_4_m_omask_V_read(encode4_U0_hists1_4_m_omask_V_read),
    .hists1_5_m_omask_V_empty_n(1'b0),
    .hists1_5_m_omask_V_read(encode4_U0_hists1_5_m_omask_V_read),
    .hists1_6_m_omask_V_empty_n(1'b0),
    .hists1_6_m_omask_V_read(encode4_U0_hists1_6_m_omask_V_read),
    .hists1_7_m_omask_V_empty_n(1'b0),
    .hists1_7_m_omask_V_read(encode4_U0_hists1_7_m_omask_V_read),
    .hists1_0_m_maxcnt_V_empty_n(1'b0),
    .hists1_0_m_maxcnt_V_read(encode4_U0_hists1_0_m_maxcnt_V_read),
    .hists1_1_m_maxcnt_V_empty_n(1'b0),
    .hists1_1_m_maxcnt_V_read(encode4_U0_hists1_1_m_maxcnt_V_read),
    .hists1_2_m_maxcnt_V_empty_n(1'b0),
    .hists1_2_m_maxcnt_V_read(encode4_U0_hists1_2_m_maxcnt_V_read),
    .hists1_3_m_maxcnt_V_empty_n(1'b0),
    .hists1_3_m_maxcnt_V_read(encode4_U0_hists1_3_m_maxcnt_V_read),
    .hists1_4_m_maxcnt_V_empty_n(1'b0),
    .hists1_4_m_maxcnt_V_read(encode4_U0_hists1_4_m_maxcnt_V_read),
    .hists1_5_m_maxcnt_V_empty_n(1'b0),
    .hists1_5_m_maxcnt_V_read(encode4_U0_hists1_5_m_maxcnt_V_read),
    .hists1_6_m_maxcnt_V_empty_n(1'b0),
    .hists1_6_m_maxcnt_V_read(encode4_U0_hists1_6_m_maxcnt_V_read),
    .hists1_7_m_maxcnt_V_empty_n(1'b0),
    .hists1_7_m_maxcnt_V_read(encode4_U0_hists1_7_m_maxcnt_V_read),
    .hists1_0_m_nobits_V_empty_n(1'b0),
    .hists1_0_m_nobits_V_read(encode4_U0_hists1_0_m_nobits_V_read),
    .hists1_1_m_nobits_V_empty_n(1'b0),
    .hists1_1_m_nobits_V_read(encode4_U0_hists1_1_m_nobits_V_read),
    .hists1_2_m_nobits_V_empty_n(1'b0),
    .hists1_2_m_nobits_V_read(encode4_U0_hists1_2_m_nobits_V_read),
    .hists1_3_m_nobits_V_empty_n(1'b0),
    .hists1_3_m_nobits_V_read(encode4_U0_hists1_3_m_nobits_V_read),
    .hists1_4_m_nobits_V_empty_n(1'b0),
    .hists1_4_m_nobits_V_read(encode4_U0_hists1_4_m_nobits_V_read),
    .hists1_5_m_nobits_V_empty_n(1'b0),
    .hists1_5_m_nobits_V_read(encode4_U0_hists1_5_m_nobits_V_read),
    .hists1_6_m_nobits_V_empty_n(1'b0),
    .hists1_6_m_nobits_V_read(encode4_U0_hists1_6_m_nobits_V_read),
    .hists1_7_m_nobits_V_empty_n(1'b0),
    .hists1_7_m_nobits_V_read(encode4_U0_hists1_7_m_nobits_V_read),
    .hists1_0_m_bins_0_s_empty_n(1'b0),
    .hists1_0_m_bins_0_s_read(encode4_U0_hists1_0_m_bins_0_s_read),
    .hists1_0_m_bins_1_s_empty_n(1'b0),
    .hists1_0_m_bins_1_s_read(encode4_U0_hists1_0_m_bins_1_s_read),
    .hists1_1_m_bins_0_s_empty_n(1'b0),
    .hists1_1_m_bins_0_s_read(encode4_U0_hists1_1_m_bins_0_s_read),
    .hists1_1_m_bins_1_s_empty_n(1'b0),
    .hists1_1_m_bins_1_s_read(encode4_U0_hists1_1_m_bins_1_s_read),
    .hists1_2_m_bins_0_s_empty_n(1'b0),
    .hists1_2_m_bins_0_s_read(encode4_U0_hists1_2_m_bins_0_s_read),
    .hists1_2_m_bins_1_s_empty_n(1'b0),
    .hists1_2_m_bins_1_s_read(encode4_U0_hists1_2_m_bins_1_s_read),
    .hists1_3_m_bins_0_s_empty_n(1'b0),
    .hists1_3_m_bins_0_s_read(encode4_U0_hists1_3_m_bins_0_s_read),
    .hists1_3_m_bins_1_s_empty_n(1'b0),
    .hists1_3_m_bins_1_s_read(encode4_U0_hists1_3_m_bins_1_s_read),
    .hists1_4_m_bins_0_s_empty_n(1'b0),
    .hists1_4_m_bins_0_s_read(encode4_U0_hists1_4_m_bins_0_s_read),
    .hists1_4_m_bins_1_s_empty_n(1'b0),
    .hists1_4_m_bins_1_s_read(encode4_U0_hists1_4_m_bins_1_s_read),
    .hists1_5_m_bins_0_s_empty_n(1'b0),
    .hists1_5_m_bins_0_s_read(encode4_U0_hists1_5_m_bins_0_s_read),
    .hists1_5_m_bins_1_s_empty_n(1'b0),
    .hists1_5_m_bins_1_s_read(encode4_U0_hists1_5_m_bins_1_s_read),
    .hists1_6_m_bins_0_s_empty_n(1'b0),
    .hists1_6_m_bins_0_s_read(encode4_U0_hists1_6_m_bins_0_s_read),
    .hists1_6_m_bins_1_s_empty_n(1'b0),
    .hists1_6_m_bins_1_s_read(encode4_U0_hists1_6_m_bins_1_s_read),
    .hists1_7_m_bins_0_s_empty_n(1'b0),
    .hists1_7_m_bins_0_s_read(encode4_U0_hists1_7_m_bins_0_s_read),
    .hists1_7_m_bins_1_s_empty_n(1'b0),
    .hists1_7_m_bins_1_s_read(encode4_U0_hists1_7_m_bins_1_s_read),
    .adcs1_0_V_empty_n(1'b0),
    .adcs1_0_V_read(encode4_U0_adcs1_0_V_read),
    .adcs1_1_V_empty_n(1'b0),
    .adcs1_1_V_read(encode4_U0_adcs1_1_V_read),
    .adcs1_2_V_empty_n(1'b0),
    .adcs1_2_V_read(encode4_U0_adcs1_2_V_read),
    .adcs1_3_V_empty_n(1'b0),
    .adcs1_3_V_read(encode4_U0_adcs1_3_V_read),
    .etx_2_ha_m_ccur_ap_vld(encode4_U0_etx_2_ha_m_ccur_ap_vld),
    .etx_2_ha_m_cidx_ap_vld(encode4_U0_etx_2_ha_m_cidx_ap_vld),
    .etx_2_ba_m_ccur_ap_vld(encode4_U0_etx_2_ba_m_ccur_ap_vld),
    .etx_2_ba_m_cidx_ap_vld(encode4_U0_etx_2_ba_m_cidx_ap_vld),
    .hists2_0_m_omask_V_empty_n(1'b0),
    .hists2_0_m_omask_V_read(encode4_U0_hists2_0_m_omask_V_read),
    .hists2_1_m_omask_V_empty_n(1'b0),
    .hists2_1_m_omask_V_read(encode4_U0_hists2_1_m_omask_V_read),
    .hists2_2_m_omask_V_empty_n(1'b0),
    .hists2_2_m_omask_V_read(encode4_U0_hists2_2_m_omask_V_read),
    .hists2_3_m_omask_V_empty_n(1'b0),
    .hists2_3_m_omask_V_read(encode4_U0_hists2_3_m_omask_V_read),
    .hists2_4_m_omask_V_empty_n(1'b0),
    .hists2_4_m_omask_V_read(encode4_U0_hists2_4_m_omask_V_read),
    .hists2_5_m_omask_V_empty_n(1'b0),
    .hists2_5_m_omask_V_read(encode4_U0_hists2_5_m_omask_V_read),
    .hists2_6_m_omask_V_empty_n(1'b0),
    .hists2_6_m_omask_V_read(encode4_U0_hists2_6_m_omask_V_read),
    .hists2_7_m_omask_V_empty_n(1'b0),
    .hists2_7_m_omask_V_read(encode4_U0_hists2_7_m_omask_V_read),
    .hists2_0_m_maxcnt_V_empty_n(1'b0),
    .hists2_0_m_maxcnt_V_read(encode4_U0_hists2_0_m_maxcnt_V_read),
    .hists2_1_m_maxcnt_V_empty_n(1'b0),
    .hists2_1_m_maxcnt_V_read(encode4_U0_hists2_1_m_maxcnt_V_read),
    .hists2_2_m_maxcnt_V_empty_n(1'b0),
    .hists2_2_m_maxcnt_V_read(encode4_U0_hists2_2_m_maxcnt_V_read),
    .hists2_3_m_maxcnt_V_empty_n(1'b0),
    .hists2_3_m_maxcnt_V_read(encode4_U0_hists2_3_m_maxcnt_V_read),
    .hists2_4_m_maxcnt_V_empty_n(1'b0),
    .hists2_4_m_maxcnt_V_read(encode4_U0_hists2_4_m_maxcnt_V_read),
    .hists2_5_m_maxcnt_V_empty_n(1'b0),
    .hists2_5_m_maxcnt_V_read(encode4_U0_hists2_5_m_maxcnt_V_read),
    .hists2_6_m_maxcnt_V_empty_n(1'b0),
    .hists2_6_m_maxcnt_V_read(encode4_U0_hists2_6_m_maxcnt_V_read),
    .hists2_7_m_maxcnt_V_empty_n(1'b0),
    .hists2_7_m_maxcnt_V_read(encode4_U0_hists2_7_m_maxcnt_V_read),
    .hists2_0_m_nobits_V_empty_n(1'b0),
    .hists2_0_m_nobits_V_read(encode4_U0_hists2_0_m_nobits_V_read),
    .hists2_1_m_nobits_V_empty_n(1'b0),
    .hists2_1_m_nobits_V_read(encode4_U0_hists2_1_m_nobits_V_read),
    .hists2_2_m_nobits_V_empty_n(1'b0),
    .hists2_2_m_nobits_V_read(encode4_U0_hists2_2_m_nobits_V_read),
    .hists2_3_m_nobits_V_empty_n(1'b0),
    .hists2_3_m_nobits_V_read(encode4_U0_hists2_3_m_nobits_V_read),
    .hists2_4_m_nobits_V_empty_n(1'b0),
    .hists2_4_m_nobits_V_read(encode4_U0_hists2_4_m_nobits_V_read),
    .hists2_5_m_nobits_V_empty_n(1'b0),
    .hists2_5_m_nobits_V_read(encode4_U0_hists2_5_m_nobits_V_read),
    .hists2_6_m_nobits_V_empty_n(1'b0),
    .hists2_6_m_nobits_V_read(encode4_U0_hists2_6_m_nobits_V_read),
    .hists2_7_m_nobits_V_empty_n(1'b0),
    .hists2_7_m_nobits_V_read(encode4_U0_hists2_7_m_nobits_V_read),
    .hists2_0_m_bins_0_s_empty_n(1'b0),
    .hists2_0_m_bins_0_s_read(encode4_U0_hists2_0_m_bins_0_s_read),
    .hists2_0_m_bins_1_s_empty_n(1'b0),
    .hists2_0_m_bins_1_s_read(encode4_U0_hists2_0_m_bins_1_s_read),
    .hists2_1_m_bins_0_s_empty_n(1'b0),
    .hists2_1_m_bins_0_s_read(encode4_U0_hists2_1_m_bins_0_s_read),
    .hists2_1_m_bins_1_s_empty_n(1'b0),
    .hists2_1_m_bins_1_s_read(encode4_U0_hists2_1_m_bins_1_s_read),
    .hists2_2_m_bins_0_s_empty_n(1'b0),
    .hists2_2_m_bins_0_s_read(encode4_U0_hists2_2_m_bins_0_s_read),
    .hists2_2_m_bins_1_s_empty_n(1'b0),
    .hists2_2_m_bins_1_s_read(encode4_U0_hists2_2_m_bins_1_s_read),
    .hists2_3_m_bins_0_s_empty_n(1'b0),
    .hists2_3_m_bins_0_s_read(encode4_U0_hists2_3_m_bins_0_s_read),
    .hists2_3_m_bins_1_s_empty_n(1'b0),
    .hists2_3_m_bins_1_s_read(encode4_U0_hists2_3_m_bins_1_s_read),
    .hists2_4_m_bins_0_s_empty_n(1'b0),
    .hists2_4_m_bins_0_s_read(encode4_U0_hists2_4_m_bins_0_s_read),
    .hists2_4_m_bins_1_s_empty_n(1'b0),
    .hists2_4_m_bins_1_s_read(encode4_U0_hists2_4_m_bins_1_s_read),
    .hists2_5_m_bins_0_s_empty_n(1'b0),
    .hists2_5_m_bins_0_s_read(encode4_U0_hists2_5_m_bins_0_s_read),
    .hists2_5_m_bins_1_s_empty_n(1'b0),
    .hists2_5_m_bins_1_s_read(encode4_U0_hists2_5_m_bins_1_s_read),
    .hists2_6_m_bins_0_s_empty_n(1'b0),
    .hists2_6_m_bins_0_s_read(encode4_U0_hists2_6_m_bins_0_s_read),
    .hists2_6_m_bins_1_s_empty_n(1'b0),
    .hists2_6_m_bins_1_s_read(encode4_U0_hists2_6_m_bins_1_s_read),
    .hists2_7_m_bins_0_s_empty_n(1'b0),
    .hists2_7_m_bins_0_s_read(encode4_U0_hists2_7_m_bins_0_s_read),
    .hists2_7_m_bins_1_s_empty_n(1'b0),
    .hists2_7_m_bins_1_s_read(encode4_U0_hists2_7_m_bins_1_s_read),
    .adcs2_0_V_empty_n(1'b0),
    .adcs2_0_V_read(encode4_U0_adcs2_0_V_read),
    .adcs2_1_V_empty_n(1'b0),
    .adcs2_1_V_read(encode4_U0_adcs2_1_V_read),
    .adcs2_2_V_empty_n(1'b0),
    .adcs2_2_V_read(encode4_U0_adcs2_2_V_read),
    .adcs2_3_V_empty_n(1'b0),
    .adcs2_3_V_read(encode4_U0_adcs2_3_V_read),
    .etx_3_ha_m_ccur_ap_vld(encode4_U0_etx_3_ha_m_ccur_ap_vld),
    .etx_3_ha_m_cidx_ap_vld(encode4_U0_etx_3_ha_m_cidx_ap_vld),
    .etx_3_ba_m_ccur_ap_vld(encode4_U0_etx_3_ba_m_ccur_ap_vld),
    .etx_3_ba_m_cidx_ap_vld(encode4_U0_etx_3_ba_m_cidx_ap_vld),
    .hists3_0_m_omask_V_empty_n(1'b0),
    .hists3_0_m_omask_V_read(encode4_U0_hists3_0_m_omask_V_read),
    .hists3_1_m_omask_V_empty_n(1'b0),
    .hists3_1_m_omask_V_read(encode4_U0_hists3_1_m_omask_V_read),
    .hists3_2_m_omask_V_empty_n(1'b0),
    .hists3_2_m_omask_V_read(encode4_U0_hists3_2_m_omask_V_read),
    .hists3_3_m_omask_V_empty_n(1'b0),
    .hists3_3_m_omask_V_read(encode4_U0_hists3_3_m_omask_V_read),
    .hists3_4_m_omask_V_empty_n(1'b0),
    .hists3_4_m_omask_V_read(encode4_U0_hists3_4_m_omask_V_read),
    .hists3_5_m_omask_V_empty_n(1'b0),
    .hists3_5_m_omask_V_read(encode4_U0_hists3_5_m_omask_V_read),
    .hists3_6_m_omask_V_empty_n(1'b0),
    .hists3_6_m_omask_V_read(encode4_U0_hists3_6_m_omask_V_read),
    .hists3_7_m_omask_V_empty_n(1'b0),
    .hists3_7_m_omask_V_read(encode4_U0_hists3_7_m_omask_V_read),
    .hists3_0_m_maxcnt_V_empty_n(1'b0),
    .hists3_0_m_maxcnt_V_read(encode4_U0_hists3_0_m_maxcnt_V_read),
    .hists3_1_m_maxcnt_V_empty_n(1'b0),
    .hists3_1_m_maxcnt_V_read(encode4_U0_hists3_1_m_maxcnt_V_read),
    .hists3_2_m_maxcnt_V_empty_n(1'b0),
    .hists3_2_m_maxcnt_V_read(encode4_U0_hists3_2_m_maxcnt_V_read),
    .hists3_3_m_maxcnt_V_empty_n(1'b0),
    .hists3_3_m_maxcnt_V_read(encode4_U0_hists3_3_m_maxcnt_V_read),
    .hists3_4_m_maxcnt_V_empty_n(1'b0),
    .hists3_4_m_maxcnt_V_read(encode4_U0_hists3_4_m_maxcnt_V_read),
    .hists3_5_m_maxcnt_V_empty_n(1'b0),
    .hists3_5_m_maxcnt_V_read(encode4_U0_hists3_5_m_maxcnt_V_read),
    .hists3_6_m_maxcnt_V_empty_n(1'b0),
    .hists3_6_m_maxcnt_V_read(encode4_U0_hists3_6_m_maxcnt_V_read),
    .hists3_7_m_maxcnt_V_empty_n(1'b0),
    .hists3_7_m_maxcnt_V_read(encode4_U0_hists3_7_m_maxcnt_V_read),
    .hists3_0_m_nobits_V_empty_n(1'b0),
    .hists3_0_m_nobits_V_read(encode4_U0_hists3_0_m_nobits_V_read),
    .hists3_1_m_nobits_V_empty_n(1'b0),
    .hists3_1_m_nobits_V_read(encode4_U0_hists3_1_m_nobits_V_read),
    .hists3_2_m_nobits_V_empty_n(1'b0),
    .hists3_2_m_nobits_V_read(encode4_U0_hists3_2_m_nobits_V_read),
    .hists3_3_m_nobits_V_empty_n(1'b0),
    .hists3_3_m_nobits_V_read(encode4_U0_hists3_3_m_nobits_V_read),
    .hists3_4_m_nobits_V_empty_n(1'b0),
    .hists3_4_m_nobits_V_read(encode4_U0_hists3_4_m_nobits_V_read),
    .hists3_5_m_nobits_V_empty_n(1'b0),
    .hists3_5_m_nobits_V_read(encode4_U0_hists3_5_m_nobits_V_read),
    .hists3_6_m_nobits_V_empty_n(1'b0),
    .hists3_6_m_nobits_V_read(encode4_U0_hists3_6_m_nobits_V_read),
    .hists3_7_m_nobits_V_empty_n(1'b0),
    .hists3_7_m_nobits_V_read(encode4_U0_hists3_7_m_nobits_V_read),
    .hists3_0_m_bins_0_s_empty_n(1'b0),
    .hists3_0_m_bins_0_s_read(encode4_U0_hists3_0_m_bins_0_s_read),
    .hists3_0_m_bins_1_s_empty_n(1'b0),
    .hists3_0_m_bins_1_s_read(encode4_U0_hists3_0_m_bins_1_s_read),
    .hists3_1_m_bins_0_s_empty_n(1'b0),
    .hists3_1_m_bins_0_s_read(encode4_U0_hists3_1_m_bins_0_s_read),
    .hists3_1_m_bins_1_s_empty_n(1'b0),
    .hists3_1_m_bins_1_s_read(encode4_U0_hists3_1_m_bins_1_s_read),
    .hists3_2_m_bins_0_s_empty_n(1'b0),
    .hists3_2_m_bins_0_s_read(encode4_U0_hists3_2_m_bins_0_s_read),
    .hists3_2_m_bins_1_s_empty_n(1'b0),
    .hists3_2_m_bins_1_s_read(encode4_U0_hists3_2_m_bins_1_s_read),
    .hists3_3_m_bins_0_s_empty_n(1'b0),
    .hists3_3_m_bins_0_s_read(encode4_U0_hists3_3_m_bins_0_s_read),
    .hists3_3_m_bins_1_s_empty_n(1'b0),
    .hists3_3_m_bins_1_s_read(encode4_U0_hists3_3_m_bins_1_s_read),
    .hists3_4_m_bins_0_s_empty_n(1'b0),
    .hists3_4_m_bins_0_s_read(encode4_U0_hists3_4_m_bins_0_s_read),
    .hists3_4_m_bins_1_s_empty_n(1'b0),
    .hists3_4_m_bins_1_s_read(encode4_U0_hists3_4_m_bins_1_s_read),
    .hists3_5_m_bins_0_s_empty_n(1'b0),
    .hists3_5_m_bins_0_s_read(encode4_U0_hists3_5_m_bins_0_s_read),
    .hists3_5_m_bins_1_s_empty_n(1'b0),
    .hists3_5_m_bins_1_s_read(encode4_U0_hists3_5_m_bins_1_s_read),
    .hists3_6_m_bins_0_s_empty_n(1'b0),
    .hists3_6_m_bins_0_s_read(encode4_U0_hists3_6_m_bins_0_s_read),
    .hists3_6_m_bins_1_s_empty_n(1'b0),
    .hists3_6_m_bins_1_s_read(encode4_U0_hists3_6_m_bins_1_s_read),
    .hists3_7_m_bins_0_s_empty_n(1'b0),
    .hists3_7_m_bins_0_s_read(encode4_U0_hists3_7_m_bins_0_s_read),
    .hists3_7_m_bins_1_s_empty_n(1'b0),
    .hists3_7_m_bins_1_s_read(encode4_U0_hists3_7_m_bins_1_s_read),
    .adcs3_0_V_empty_n(1'b0),
    .adcs3_0_V_read(encode4_U0_adcs3_0_V_read),
    .adcs3_1_V_empty_n(1'b0),
    .adcs3_1_V_read(encode4_U0_adcs3_1_V_read),
    .adcs3_2_V_empty_n(1'b0),
    .adcs3_2_V_read(encode4_U0_adcs3_2_V_read),
    .adcs3_3_V_empty_n(1'b0),
    .adcs3_3_V_read(encode4_U0_adcs3_3_V_read),
    .ap_start(encode4_U0_ap_start),
    .ap_ready(encode4_U0_ap_ready),
    .ap_idle(encode4_U0_ap_idle),
    .ap_continue(encode4_U0_ap_continue)
);

writeN writeN_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(writeN_U0_ap_start),
    .ap_done(writeN_U0_ap_done),
    .ap_continue(writeN_U0_ap_continue),
    .ap_idle(writeN_U0_ap_idle),
    .ap_ready(writeN_U0_ap_ready),
    .bAxis_m_cur_read_dout(bAxis_m_cur_read_c_dout),
    .bAxis_m_cur_read_empty_n(bAxis_m_cur_read_c_empty_n),
    .bAxis_m_cur_read_read(writeN_U0_bAxis_m_cur_read_read),
    .bAxis_m_idx_read_dout(bAxis_m_idx_read_c_dout),
    .bAxis_m_idx_read_empty_n(bAxis_m_idx_read_c_empty_n),
    .bAxis_m_idx_read_read(writeN_U0_bAxis_m_idx_read_read),
    .mAxis_TDATA(writeN_U0_mAxis_TDATA),
    .mAxis_TVALID(writeN_U0_mAxis_TVALID),
    .mAxis_TREADY(mAxis_TREADY),
    .mAxis_TKEEP(writeN_U0_mAxis_TKEEP),
    .mAxis_TSTRB(writeN_U0_mAxis_TSTRB),
    .mAxis_TUSER(writeN_U0_mAxis_TUSER),
    .mAxis_TLAST(writeN_U0_mAxis_TLAST),
    .mAxis_TID(writeN_U0_mAxis_TID),
    .mAxis_TDEST(writeN_U0_mAxis_TDEST),
    .offsets_address0(writeN_U0_offsets_address0),
    .offsets_ce0(writeN_U0_offsets_ce0),
    .offsets_we0(writeN_U0_offsets_we0),
    .offsets_d0(writeN_U0_offsets_d0),
    .ichan_dout(ichan_c_dout),
    .ichan_empty_n(ichan_c_empty_n),
    .ichan_read(writeN_U0_ichan_read),
    .etx_0_ha_m_ccur(container_etxOut_0_3_dout),
    .etx_1_ha_m_ccur(container_etxOut_1_3_dout),
    .etx_2_ha_m_ccur(container_etxOut_2_3_dout),
    .etx_3_ha_m_ccur(container_etxOut_3_3_dout),
    .etx_0_ha_m_cidx(container_etxOut_0_2_dout),
    .etx_1_ha_m_cidx(container_etxOut_1_2_dout),
    .etx_2_ha_m_cidx(container_etxOut_2_2_dout),
    .etx_3_ha_m_cidx(container_etxOut_3_2_dout),
    .etx_0_ha_m_buf_dout(container_etxOut_ha_s_dout),
    .etx_0_ha_m_buf_empty_n(container_etxOut_ha_s_empty_n),
    .etx_0_ha_m_buf_read(writeN_U0_etx_0_ha_m_buf_read),
    .etx_1_ha_m_buf_dout(container_etxOut_ha_1_dout),
    .etx_1_ha_m_buf_empty_n(container_etxOut_ha_1_empty_n),
    .etx_1_ha_m_buf_read(writeN_U0_etx_1_ha_m_buf_read),
    .etx_2_ha_m_buf_dout(container_etxOut_ha_2_dout),
    .etx_2_ha_m_buf_empty_n(container_etxOut_ha_2_empty_n),
    .etx_2_ha_m_buf_read(writeN_U0_etx_2_ha_m_buf_read),
    .etx_3_ha_m_buf_dout(container_etxOut_ha_3_dout),
    .etx_3_ha_m_buf_empty_n(container_etxOut_ha_3_empty_n),
    .etx_3_ha_m_buf_read(writeN_U0_etx_3_ha_m_buf_read),
    .etx_0_ba_m_ccur(container_etxOut_0_1_dout),
    .etx_1_ba_m_ccur(container_etxOut_1_1_dout),
    .etx_2_ba_m_ccur(container_etxOut_2_1_dout),
    .etx_3_ba_m_ccur(container_etxOut_3_1_dout),
    .etx_0_ba_m_cidx(container_etxOut_0_s_dout),
    .etx_1_ba_m_cidx(container_etxOut_1_s_dout),
    .etx_2_ba_m_cidx(container_etxOut_2_s_dout),
    .etx_3_ba_m_cidx(container_etxOut_3_s_dout),
    .etx_0_ba_m_buf_dout(container_etxOut_ba_s_dout),
    .etx_0_ba_m_buf_empty_n(container_etxOut_ba_s_empty_n),
    .etx_0_ba_m_buf_read(writeN_U0_etx_0_ba_m_buf_read),
    .etx_1_ba_m_buf_dout(container_etxOut_ba_1_dout),
    .etx_1_ba_m_buf_empty_n(container_etxOut_ba_1_empty_n),
    .etx_1_ba_m_buf_read(writeN_U0_etx_1_ba_m_buf_read),
    .etx_2_ba_m_buf_dout(container_etxOut_ba_2_dout),
    .etx_2_ba_m_buf_empty_n(container_etxOut_ba_2_empty_n),
    .etx_2_ba_m_buf_read(writeN_U0_etx_2_ba_m_buf_read),
    .etx_3_ba_m_buf_dout(container_etxOut_ba_3_dout),
    .etx_3_ba_m_buf_empty_n(container_etxOut_ba_3_empty_n),
    .etx_3_ba_m_buf_read(writeN_U0_etx_3_ba_m_buf_read),
    .ap_return_0(writeN_U0_ap_return_0),
    .ap_return_1(writeN_U0_ap_return_1)
);

fifo_w5_d2_A_x adcs0_V_offset_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(write_adcs4_entry220_U0_adcs0_V_offset_c_din),
    .if_full_n(adcs0_V_offset_c_full_n),
    .if_write(write_adcs4_entry220_U0_adcs0_V_offset_c_write),
    .if_dout(adcs0_V_offset_c_dout),
    .if_empty_n(adcs0_V_offset_c_empty_n),
    .if_read(encode4_U0_hists0_m_omask_V_offset_read)
);

fifo_w7_d3_A ichan_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(write_adcs4_entry220_U0_ichan_c_din),
    .if_full_n(ichan_c_full_n),
    .if_write(write_adcs4_entry220_U0_ichan_c_write),
    .if_dout(ichan_c_dout),
    .if_empty_n(ichan_c_empty_n),
    .if_read(writeN_U0_ichan_read)
);

fifo_w64_d3_A bAxis_m_cur_read_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(write_adcs4_entry220_U0_bAxis_m_cur_read_out_din),
    .if_full_n(bAxis_m_cur_read_c_full_n),
    .if_write(write_adcs4_entry220_U0_bAxis_m_cur_read_out_write),
    .if_dout(bAxis_m_cur_read_c_dout),
    .if_empty_n(bAxis_m_cur_read_c_empty_n),
    .if_read(writeN_U0_bAxis_m_cur_read_read)
);

fifo_w32_d3_A bAxis_m_idx_read_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(write_adcs4_entry220_U0_bAxis_m_idx_read_out_din),
    .if_full_n(bAxis_m_idx_read_c_full_n),
    .if_write(write_adcs4_entry220_U0_bAxis_m_idx_read_out_write),
    .if_dout(bAxis_m_idx_read_c_dout),
    .if_empty_n(bAxis_m_idx_read_c_empty_n),
    .if_read(writeN_U0_bAxis_m_idx_read_read)
);

fifo_w64_d2_A container_etxOut_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(encode4_U0_etx_0_ha_m_ccur),
    .if_full_n(container_etxOut_0_3_full_n),
    .if_write(ap_channel_done_container_etxOut_0_3),
    .if_dout(container_etxOut_0_3_dout),
    .if_empty_n(container_etxOut_0_3_empty_n),
    .if_read(writeN_U0_ap_ready)
);

fifo_w64_d2_A container_etxOut_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(encode4_U0_etx_1_ha_m_ccur),
    .if_full_n(container_etxOut_1_3_full_n),
    .if_write(ap_channel_done_container_etxOut_1_3),
    .if_dout(container_etxOut_1_3_dout),
    .if_empty_n(container_etxOut_1_3_empty_n),
    .if_read(writeN_U0_ap_ready)
);

fifo_w64_d2_A container_etxOut_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(encode4_U0_etx_2_ha_m_ccur),
    .if_full_n(container_etxOut_2_3_full_n),
    .if_write(ap_channel_done_container_etxOut_2_3),
    .if_dout(container_etxOut_2_3_dout),
    .if_empty_n(container_etxOut_2_3_empty_n),
    .if_read(writeN_U0_ap_ready)
);

fifo_w64_d2_A container_etxOut_3_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(encode4_U0_etx_3_ha_m_ccur),
    .if_full_n(container_etxOut_3_3_full_n),
    .if_write(ap_channel_done_container_etxOut_3_3),
    .if_dout(container_etxOut_3_3_dout),
    .if_empty_n(container_etxOut_3_3_empty_n),
    .if_read(writeN_U0_ap_ready)
);

fifo_w32_d2_A_x container_etxOut_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(encode4_U0_etx_0_ha_m_cidx),
    .if_full_n(container_etxOut_0_2_full_n),
    .if_write(ap_channel_done_container_etxOut_0_2),
    .if_dout(container_etxOut_0_2_dout),
    .if_empty_n(container_etxOut_0_2_empty_n),
    .if_read(writeN_U0_ap_ready)
);

fifo_w32_d2_A_x container_etxOut_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(encode4_U0_etx_1_ha_m_cidx),
    .if_full_n(container_etxOut_1_2_full_n),
    .if_write(ap_channel_done_container_etxOut_1_2),
    .if_dout(container_etxOut_1_2_dout),
    .if_empty_n(container_etxOut_1_2_empty_n),
    .if_read(writeN_U0_ap_ready)
);

fifo_w32_d2_A_x container_etxOut_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(encode4_U0_etx_2_ha_m_cidx),
    .if_full_n(container_etxOut_2_2_full_n),
    .if_write(ap_channel_done_container_etxOut_2_2),
    .if_dout(container_etxOut_2_2_dout),
    .if_empty_n(container_etxOut_2_2_empty_n),
    .if_read(writeN_U0_ap_ready)
);

fifo_w32_d2_A_x container_etxOut_3_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(encode4_U0_etx_3_ha_m_cidx),
    .if_full_n(container_etxOut_3_2_full_n),
    .if_write(ap_channel_done_container_etxOut_3_2),
    .if_dout(container_etxOut_3_2_dout),
    .if_empty_n(container_etxOut_3_2_empty_n),
    .if_read(writeN_U0_ap_ready)
);

fifo_w64_d256_A container_etxOut_ha_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(encode4_U0_etx_0_ha_m_buf_din),
    .if_full_n(container_etxOut_ha_s_full_n),
    .if_write(encode4_U0_etx_0_ha_m_buf_write),
    .if_dout(container_etxOut_ha_s_dout),
    .if_empty_n(container_etxOut_ha_s_empty_n),
    .if_read(writeN_U0_etx_0_ha_m_buf_read)
);

fifo_w64_d256_A container_etxOut_ha_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(encode4_U0_etx_1_ha_m_buf_din),
    .if_full_n(container_etxOut_ha_1_full_n),
    .if_write(encode4_U0_etx_1_ha_m_buf_write),
    .if_dout(container_etxOut_ha_1_dout),
    .if_empty_n(container_etxOut_ha_1_empty_n),
    .if_read(writeN_U0_etx_1_ha_m_buf_read)
);

fifo_w64_d256_A container_etxOut_ha_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(encode4_U0_etx_2_ha_m_buf_din),
    .if_full_n(container_etxOut_ha_2_full_n),
    .if_write(encode4_U0_etx_2_ha_m_buf_write),
    .if_dout(container_etxOut_ha_2_dout),
    .if_empty_n(container_etxOut_ha_2_empty_n),
    .if_read(writeN_U0_etx_2_ha_m_buf_read)
);

fifo_w64_d256_A container_etxOut_ha_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(encode4_U0_etx_3_ha_m_buf_din),
    .if_full_n(container_etxOut_ha_3_full_n),
    .if_write(encode4_U0_etx_3_ha_m_buf_write),
    .if_dout(container_etxOut_ha_3_dout),
    .if_empty_n(container_etxOut_ha_3_empty_n),
    .if_read(writeN_U0_etx_3_ha_m_buf_read)
);

fifo_w64_d2_A container_etxOut_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(encode4_U0_etx_0_ba_m_ccur),
    .if_full_n(container_etxOut_0_1_full_n),
    .if_write(ap_channel_done_container_etxOut_0_1),
    .if_dout(container_etxOut_0_1_dout),
    .if_empty_n(container_etxOut_0_1_empty_n),
    .if_read(writeN_U0_ap_ready)
);

fifo_w64_d2_A container_etxOut_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(encode4_U0_etx_1_ba_m_ccur),
    .if_full_n(container_etxOut_1_1_full_n),
    .if_write(ap_channel_done_container_etxOut_1_1),
    .if_dout(container_etxOut_1_1_dout),
    .if_empty_n(container_etxOut_1_1_empty_n),
    .if_read(writeN_U0_ap_ready)
);

fifo_w64_d2_A container_etxOut_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(encode4_U0_etx_2_ba_m_ccur),
    .if_full_n(container_etxOut_2_1_full_n),
    .if_write(ap_channel_done_container_etxOut_2_1),
    .if_dout(container_etxOut_2_1_dout),
    .if_empty_n(container_etxOut_2_1_empty_n),
    .if_read(writeN_U0_ap_ready)
);

fifo_w64_d2_A container_etxOut_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(encode4_U0_etx_3_ba_m_ccur),
    .if_full_n(container_etxOut_3_1_full_n),
    .if_write(ap_channel_done_container_etxOut_3_1),
    .if_dout(container_etxOut_3_1_dout),
    .if_empty_n(container_etxOut_3_1_empty_n),
    .if_read(writeN_U0_ap_ready)
);

fifo_w32_d2_A_x container_etxOut_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(encode4_U0_etx_0_ba_m_cidx),
    .if_full_n(container_etxOut_0_s_full_n),
    .if_write(ap_channel_done_container_etxOut_0_s),
    .if_dout(container_etxOut_0_s_dout),
    .if_empty_n(container_etxOut_0_s_empty_n),
    .if_read(writeN_U0_ap_ready)
);

fifo_w32_d2_A_x container_etxOut_1_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(encode4_U0_etx_1_ba_m_cidx),
    .if_full_n(container_etxOut_1_s_full_n),
    .if_write(ap_channel_done_container_etxOut_1_s),
    .if_dout(container_etxOut_1_s_dout),
    .if_empty_n(container_etxOut_1_s_empty_n),
    .if_read(writeN_U0_ap_ready)
);

fifo_w32_d2_A_x container_etxOut_2_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(encode4_U0_etx_2_ba_m_cidx),
    .if_full_n(container_etxOut_2_s_full_n),
    .if_write(ap_channel_done_container_etxOut_2_s),
    .if_dout(container_etxOut_2_s_dout),
    .if_empty_n(container_etxOut_2_s_empty_n),
    .if_read(writeN_U0_ap_ready)
);

fifo_w32_d2_A_x container_etxOut_3_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(encode4_U0_etx_3_ba_m_cidx),
    .if_full_n(container_etxOut_3_s_full_n),
    .if_write(ap_channel_done_container_etxOut_3_s),
    .if_dout(container_etxOut_3_s_dout),
    .if_empty_n(container_etxOut_3_s_empty_n),
    .if_read(writeN_U0_ap_ready)
);

fifo_w64_d128_A container_etxOut_ba_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(encode4_U0_etx_0_ba_m_buf_din),
    .if_full_n(container_etxOut_ba_s_full_n),
    .if_write(encode4_U0_etx_0_ba_m_buf_write),
    .if_dout(container_etxOut_ba_s_dout),
    .if_empty_n(container_etxOut_ba_s_empty_n),
    .if_read(writeN_U0_etx_0_ba_m_buf_read)
);

fifo_w64_d128_A container_etxOut_ba_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(encode4_U0_etx_1_ba_m_buf_din),
    .if_full_n(container_etxOut_ba_1_full_n),
    .if_write(encode4_U0_etx_1_ba_m_buf_write),
    .if_dout(container_etxOut_ba_1_dout),
    .if_empty_n(container_etxOut_ba_1_empty_n),
    .if_read(writeN_U0_etx_1_ba_m_buf_read)
);

fifo_w64_d128_A container_etxOut_ba_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(encode4_U0_etx_2_ba_m_buf_din),
    .if_full_n(container_etxOut_ba_2_full_n),
    .if_write(encode4_U0_etx_2_ba_m_buf_write),
    .if_dout(container_etxOut_ba_2_dout),
    .if_empty_n(container_etxOut_ba_2_empty_n),
    .if_read(writeN_U0_etx_2_ba_m_buf_read)
);

fifo_w64_d128_A container_etxOut_ba_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(encode4_U0_etx_3_ba_m_buf_din),
    .if_full_n(container_etxOut_ba_3_full_n),
    .if_write(encode4_U0_etx_3_ba_m_buf_write),
    .if_dout(container_etxOut_ba_3_dout),
    .if_empty_n(container_etxOut_ba_3_empty_n),
    .if_read(writeN_U0_etx_3_ba_m_buf_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_container_etxOut_0_1 <= 1'b0;
    end else begin
        if (((encode4_U0_ap_done & encode4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_container_etxOut_0_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_container_etxOut_0_1 <= ap_sync_channel_write_container_etxOut_0_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_container_etxOut_0_2 <= 1'b0;
    end else begin
        if (((encode4_U0_ap_done & encode4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_container_etxOut_0_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_container_etxOut_0_2 <= ap_sync_channel_write_container_etxOut_0_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_container_etxOut_0_3 <= 1'b0;
    end else begin
        if (((encode4_U0_ap_done & encode4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_container_etxOut_0_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_container_etxOut_0_3 <= ap_sync_channel_write_container_etxOut_0_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_container_etxOut_0_s <= 1'b0;
    end else begin
        if (((encode4_U0_ap_done & encode4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_container_etxOut_0_s <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_container_etxOut_0_s <= ap_sync_channel_write_container_etxOut_0_s;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_container_etxOut_1_1 <= 1'b0;
    end else begin
        if (((encode4_U0_ap_done & encode4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_container_etxOut_1_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_container_etxOut_1_1 <= ap_sync_channel_write_container_etxOut_1_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_container_etxOut_1_2 <= 1'b0;
    end else begin
        if (((encode4_U0_ap_done & encode4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_container_etxOut_1_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_container_etxOut_1_2 <= ap_sync_channel_write_container_etxOut_1_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_container_etxOut_1_3 <= 1'b0;
    end else begin
        if (((encode4_U0_ap_done & encode4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_container_etxOut_1_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_container_etxOut_1_3 <= ap_sync_channel_write_container_etxOut_1_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_container_etxOut_1_s <= 1'b0;
    end else begin
        if (((encode4_U0_ap_done & encode4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_container_etxOut_1_s <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_container_etxOut_1_s <= ap_sync_channel_write_container_etxOut_1_s;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_container_etxOut_2_1 <= 1'b0;
    end else begin
        if (((encode4_U0_ap_done & encode4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_container_etxOut_2_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_container_etxOut_2_1 <= ap_sync_channel_write_container_etxOut_2_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_container_etxOut_2_2 <= 1'b0;
    end else begin
        if (((encode4_U0_ap_done & encode4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_container_etxOut_2_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_container_etxOut_2_2 <= ap_sync_channel_write_container_etxOut_2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_container_etxOut_2_3 <= 1'b0;
    end else begin
        if (((encode4_U0_ap_done & encode4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_container_etxOut_2_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_container_etxOut_2_3 <= ap_sync_channel_write_container_etxOut_2_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_container_etxOut_2_s <= 1'b0;
    end else begin
        if (((encode4_U0_ap_done & encode4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_container_etxOut_2_s <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_container_etxOut_2_s <= ap_sync_channel_write_container_etxOut_2_s;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_container_etxOut_3_1 <= 1'b0;
    end else begin
        if (((encode4_U0_ap_done & encode4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_container_etxOut_3_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_container_etxOut_3_1 <= ap_sync_channel_write_container_etxOut_3_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_container_etxOut_3_2 <= 1'b0;
    end else begin
        if (((encode4_U0_ap_done & encode4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_container_etxOut_3_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_container_etxOut_3_2 <= ap_sync_channel_write_container_etxOut_3_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_container_etxOut_3_3 <= 1'b0;
    end else begin
        if (((encode4_U0_ap_done & encode4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_container_etxOut_3_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_container_etxOut_3_3 <= ap_sync_channel_write_container_etxOut_3_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_container_etxOut_3_s <= 1'b0;
    end else begin
        if (((encode4_U0_ap_done & encode4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_container_etxOut_3_s <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_container_etxOut_3_s <= ap_sync_channel_write_container_etxOut_3_s;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_encode4_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_encode4_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_encode4_U0_ap_ready <= ap_sync_encode4_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_write_adcs4_entry220_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_write_adcs4_entry220_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_write_adcs4_entry220_U0_ap_ready <= ap_sync_write_adcs4_entry220_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        encode4_U0_ap_ready_count <= 2'd0;
    end else begin
        if (((encode4_U0_ap_ready == 1'b0) & (ap_sync_ready == 1'b1))) begin
            encode4_U0_ap_ready_count <= (encode4_U0_ap_ready_count - 2'd1);
        end else if (((ap_sync_ready == 1'b0) & (encode4_U0_ap_ready == 1'b1))) begin
            encode4_U0_ap_ready_count <= (encode4_U0_ap_ready_count + 2'd1);
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        write_adcs4_entry220_U0_ap_ready_count <= 2'd0;
    end else begin
        if (((write_adcs4_entry220_U0_ap_ready == 1'b0) & (ap_sync_ready == 1'b1))) begin
            write_adcs4_entry220_U0_ap_ready_count <= (write_adcs4_entry220_U0_ap_ready_count - 2'd1);
        end else if (((ap_sync_ready == 1'b0) & (write_adcs4_entry220_U0_ap_ready == 1'b1))) begin
            write_adcs4_entry220_U0_ap_ready_count <= (write_adcs4_entry220_U0_ap_ready_count + 2'd1);
        end
    end
end

assign adcs0_0_V_address0 = encode4_U0_adcs0_0_V_address0;

assign adcs0_0_V_address1 = 13'd0;

assign adcs0_0_V_ce0 = encode4_U0_adcs0_0_V_ce0;

assign adcs0_0_V_ce1 = 1'b0;

assign adcs0_0_V_d0 = 12'd0;

assign adcs0_0_V_d1 = 12'd0;

assign adcs0_0_V_read = encode4_U0_adcs0_0_V_write;

assign adcs0_0_V_we0 = 1'b0;

assign adcs0_0_V_we1 = 1'b0;

assign adcs0_1_V_address0 = encode4_U0_adcs0_1_V_address0;

assign adcs0_1_V_address1 = 13'd0;

assign adcs0_1_V_ce0 = encode4_U0_adcs0_1_V_ce0;

assign adcs0_1_V_ce1 = 1'b0;

assign adcs0_1_V_d0 = 12'd0;

assign adcs0_1_V_d1 = 12'd0;

assign adcs0_1_V_read = encode4_U0_adcs0_1_V_write;

assign adcs0_1_V_we0 = 1'b0;

assign adcs0_1_V_we1 = 1'b0;

assign adcs0_2_V_address0 = encode4_U0_adcs0_2_V_address0;

assign adcs0_2_V_address1 = 13'd0;

assign adcs0_2_V_ce0 = encode4_U0_adcs0_2_V_ce0;

assign adcs0_2_V_ce1 = 1'b0;

assign adcs0_2_V_d0 = 12'd0;

assign adcs0_2_V_d1 = 12'd0;

assign adcs0_2_V_read = encode4_U0_adcs0_2_V_write;

assign adcs0_2_V_we0 = 1'b0;

assign adcs0_2_V_we1 = 1'b0;

assign adcs0_3_V_address0 = encode4_U0_adcs0_3_V_address0;

assign adcs0_3_V_address1 = 13'd0;

assign adcs0_3_V_ce0 = encode4_U0_adcs0_3_V_ce0;

assign adcs0_3_V_ce1 = 1'b0;

assign adcs0_3_V_d0 = 12'd0;

assign adcs0_3_V_d1 = 12'd0;

assign adcs0_3_V_read = encode4_U0_adcs0_3_V_write;

assign adcs0_3_V_we0 = 1'b0;

assign adcs0_3_V_we1 = 1'b0;

assign adcs1_0_V_address0 = encode4_U0_adcs1_0_V_address0;

assign adcs1_0_V_address1 = 13'd0;

assign adcs1_0_V_ce0 = encode4_U0_adcs1_0_V_ce0;

assign adcs1_0_V_ce1 = 1'b0;

assign adcs1_0_V_d0 = 12'd0;

assign adcs1_0_V_d1 = 12'd0;

assign adcs1_0_V_read = encode4_U0_adcs1_0_V_write;

assign adcs1_0_V_we0 = 1'b0;

assign adcs1_0_V_we1 = 1'b0;

assign adcs1_1_V_address0 = encode4_U0_adcs1_1_V_address0;

assign adcs1_1_V_address1 = 13'd0;

assign adcs1_1_V_ce0 = encode4_U0_adcs1_1_V_ce0;

assign adcs1_1_V_ce1 = 1'b0;

assign adcs1_1_V_d0 = 12'd0;

assign adcs1_1_V_d1 = 12'd0;

assign adcs1_1_V_read = encode4_U0_adcs1_1_V_write;

assign adcs1_1_V_we0 = 1'b0;

assign adcs1_1_V_we1 = 1'b0;

assign adcs1_2_V_address0 = encode4_U0_adcs1_2_V_address0;

assign adcs1_2_V_address1 = 13'd0;

assign adcs1_2_V_ce0 = encode4_U0_adcs1_2_V_ce0;

assign adcs1_2_V_ce1 = 1'b0;

assign adcs1_2_V_d0 = 12'd0;

assign adcs1_2_V_d1 = 12'd0;

assign adcs1_2_V_read = encode4_U0_adcs1_2_V_write;

assign adcs1_2_V_we0 = 1'b0;

assign adcs1_2_V_we1 = 1'b0;

assign adcs1_3_V_address0 = encode4_U0_adcs1_3_V_address0;

assign adcs1_3_V_address1 = 13'd0;

assign adcs1_3_V_ce0 = encode4_U0_adcs1_3_V_ce0;

assign adcs1_3_V_ce1 = 1'b0;

assign adcs1_3_V_d0 = 12'd0;

assign adcs1_3_V_d1 = 12'd0;

assign adcs1_3_V_read = encode4_U0_adcs1_3_V_write;

assign adcs1_3_V_we0 = 1'b0;

assign adcs1_3_V_we1 = 1'b0;

assign adcs2_0_V_address0 = encode4_U0_adcs2_0_V_address0;

assign adcs2_0_V_address1 = 13'd0;

assign adcs2_0_V_ce0 = encode4_U0_adcs2_0_V_ce0;

assign adcs2_0_V_ce1 = 1'b0;

assign adcs2_0_V_d0 = 12'd0;

assign adcs2_0_V_d1 = 12'd0;

assign adcs2_0_V_read = encode4_U0_adcs2_0_V_write;

assign adcs2_0_V_we0 = 1'b0;

assign adcs2_0_V_we1 = 1'b0;

assign adcs2_1_V_address0 = encode4_U0_adcs2_1_V_address0;

assign adcs2_1_V_address1 = 13'd0;

assign adcs2_1_V_ce0 = encode4_U0_adcs2_1_V_ce0;

assign adcs2_1_V_ce1 = 1'b0;

assign adcs2_1_V_d0 = 12'd0;

assign adcs2_1_V_d1 = 12'd0;

assign adcs2_1_V_read = encode4_U0_adcs2_1_V_write;

assign adcs2_1_V_we0 = 1'b0;

assign adcs2_1_V_we1 = 1'b0;

assign adcs2_2_V_address0 = encode4_U0_adcs2_2_V_address0;

assign adcs2_2_V_address1 = 13'd0;

assign adcs2_2_V_ce0 = encode4_U0_adcs2_2_V_ce0;

assign adcs2_2_V_ce1 = 1'b0;

assign adcs2_2_V_d0 = 12'd0;

assign adcs2_2_V_d1 = 12'd0;

assign adcs2_2_V_read = encode4_U0_adcs2_2_V_write;

assign adcs2_2_V_we0 = 1'b0;

assign adcs2_2_V_we1 = 1'b0;

assign adcs2_3_V_address0 = encode4_U0_adcs2_3_V_address0;

assign adcs2_3_V_address1 = 13'd0;

assign adcs2_3_V_ce0 = encode4_U0_adcs2_3_V_ce0;

assign adcs2_3_V_ce1 = 1'b0;

assign adcs2_3_V_d0 = 12'd0;

assign adcs2_3_V_d1 = 12'd0;

assign adcs2_3_V_read = encode4_U0_adcs2_3_V_write;

assign adcs2_3_V_we0 = 1'b0;

assign adcs2_3_V_we1 = 1'b0;

assign adcs3_0_V_address0 = encode4_U0_adcs3_0_V_address0;

assign adcs3_0_V_address1 = 13'd0;

assign adcs3_0_V_ce0 = encode4_U0_adcs3_0_V_ce0;

assign adcs3_0_V_ce1 = 1'b0;

assign adcs3_0_V_d0 = 12'd0;

assign adcs3_0_V_d1 = 12'd0;

assign adcs3_0_V_read = encode4_U0_adcs3_0_V_write;

assign adcs3_0_V_we0 = 1'b0;

assign adcs3_0_V_we1 = 1'b0;

assign adcs3_1_V_address0 = encode4_U0_adcs3_1_V_address0;

assign adcs3_1_V_address1 = 13'd0;

assign adcs3_1_V_ce0 = encode4_U0_adcs3_1_V_ce0;

assign adcs3_1_V_ce1 = 1'b0;

assign adcs3_1_V_d0 = 12'd0;

assign adcs3_1_V_d1 = 12'd0;

assign adcs3_1_V_read = encode4_U0_adcs3_1_V_write;

assign adcs3_1_V_we0 = 1'b0;

assign adcs3_1_V_we1 = 1'b0;

assign adcs3_2_V_address0 = encode4_U0_adcs3_2_V_address0;

assign adcs3_2_V_address1 = 13'd0;

assign adcs3_2_V_ce0 = encode4_U0_adcs3_2_V_ce0;

assign adcs3_2_V_ce1 = 1'b0;

assign adcs3_2_V_d0 = 12'd0;

assign adcs3_2_V_d1 = 12'd0;

assign adcs3_2_V_read = encode4_U0_adcs3_2_V_write;

assign adcs3_2_V_we0 = 1'b0;

assign adcs3_2_V_we1 = 1'b0;

assign adcs3_3_V_address0 = encode4_U0_adcs3_3_V_address0;

assign adcs3_3_V_address1 = 13'd0;

assign adcs3_3_V_ce0 = encode4_U0_adcs3_3_V_ce0;

assign adcs3_3_V_ce1 = 1'b0;

assign adcs3_3_V_d0 = 12'd0;

assign adcs3_3_V_d1 = 12'd0;

assign adcs3_3_V_read = encode4_U0_adcs3_3_V_write;

assign adcs3_3_V_we0 = 1'b0;

assign adcs3_3_V_we1 = 1'b0;

assign ap_channel_done_container_etxOut_0_1 = ((ap_sync_reg_channel_write_container_etxOut_0_1 ^ 1'b1) & encode4_U0_ap_done);

assign ap_channel_done_container_etxOut_0_2 = ((ap_sync_reg_channel_write_container_etxOut_0_2 ^ 1'b1) & encode4_U0_ap_done);

assign ap_channel_done_container_etxOut_0_3 = ((ap_sync_reg_channel_write_container_etxOut_0_3 ^ 1'b1) & encode4_U0_ap_done);

assign ap_channel_done_container_etxOut_0_s = ((ap_sync_reg_channel_write_container_etxOut_0_s ^ 1'b1) & encode4_U0_ap_done);

assign ap_channel_done_container_etxOut_1_1 = ((ap_sync_reg_channel_write_container_etxOut_1_1 ^ 1'b1) & encode4_U0_ap_done);

assign ap_channel_done_container_etxOut_1_2 = ((ap_sync_reg_channel_write_container_etxOut_1_2 ^ 1'b1) & encode4_U0_ap_done);

assign ap_channel_done_container_etxOut_1_3 = ((ap_sync_reg_channel_write_container_etxOut_1_3 ^ 1'b1) & encode4_U0_ap_done);

assign ap_channel_done_container_etxOut_1_s = ((ap_sync_reg_channel_write_container_etxOut_1_s ^ 1'b1) & encode4_U0_ap_done);

assign ap_channel_done_container_etxOut_2_1 = ((ap_sync_reg_channel_write_container_etxOut_2_1 ^ 1'b1) & encode4_U0_ap_done);

assign ap_channel_done_container_etxOut_2_2 = ((ap_sync_reg_channel_write_container_etxOut_2_2 ^ 1'b1) & encode4_U0_ap_done);

assign ap_channel_done_container_etxOut_2_3 = ((ap_sync_reg_channel_write_container_etxOut_2_3 ^ 1'b1) & encode4_U0_ap_done);

assign ap_channel_done_container_etxOut_2_s = ((ap_sync_reg_channel_write_container_etxOut_2_s ^ 1'b1) & encode4_U0_ap_done);

assign ap_channel_done_container_etxOut_3_1 = ((ap_sync_reg_channel_write_container_etxOut_3_1 ^ 1'b1) & encode4_U0_ap_done);

assign ap_channel_done_container_etxOut_3_2 = ((ap_sync_reg_channel_write_container_etxOut_3_2 ^ 1'b1) & encode4_U0_ap_done);

assign ap_channel_done_container_etxOut_3_3 = ((ap_sync_reg_channel_write_container_etxOut_3_3 ^ 1'b1) & encode4_U0_ap_done);

assign ap_channel_done_container_etxOut_3_s = ((ap_sync_reg_channel_write_container_etxOut_3_s ^ 1'b1) & encode4_U0_ap_done);

assign ap_done = writeN_U0_ap_done;

assign ap_idle = (write_adcs4_entry220_U0_ap_idle & writeN_U0_ap_idle & (container_etxOut_3_s_empty_n ^ 1'b1) & (container_etxOut_2_s_empty_n ^ 1'b1) & (container_etxOut_1_s_empty_n ^ 1'b1) & (container_etxOut_0_s_empty_n ^ 1'b1) & (container_etxOut_3_1_empty_n ^ 1'b1) & (container_etxOut_2_1_empty_n ^ 1'b1) & (container_etxOut_1_1_empty_n ^ 1'b1) & (container_etxOut_0_1_empty_n ^ 1'b1) & (container_etxOut_3_2_empty_n ^ 1'b1) & (container_etxOut_2_2_empty_n ^ 1'b1) & (container_etxOut_1_2_empty_n ^ 1'b1) & (container_etxOut_0_2_empty_n ^ 1'b1) & (container_etxOut_3_3_empty_n ^ 1'b1) & (container_etxOut_2_3_empty_n ^ 1'b1) & (container_etxOut_1_3_empty_n ^ 1'b1) & (container_etxOut_0_3_empty_n ^ 1'b1) & encode4_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_channel_write_container_etxOut_0_1 = ((container_etxOut_0_1_full_n & ap_channel_done_container_etxOut_0_1) | ap_sync_reg_channel_write_container_etxOut_0_1);

assign ap_sync_channel_write_container_etxOut_0_2 = ((container_etxOut_0_2_full_n & ap_channel_done_container_etxOut_0_2) | ap_sync_reg_channel_write_container_etxOut_0_2);

assign ap_sync_channel_write_container_etxOut_0_3 = ((container_etxOut_0_3_full_n & ap_channel_done_container_etxOut_0_3) | ap_sync_reg_channel_write_container_etxOut_0_3);

assign ap_sync_channel_write_container_etxOut_0_s = ((container_etxOut_0_s_full_n & ap_channel_done_container_etxOut_0_s) | ap_sync_reg_channel_write_container_etxOut_0_s);

assign ap_sync_channel_write_container_etxOut_1_1 = ((container_etxOut_1_1_full_n & ap_channel_done_container_etxOut_1_1) | ap_sync_reg_channel_write_container_etxOut_1_1);

assign ap_sync_channel_write_container_etxOut_1_2 = ((container_etxOut_1_2_full_n & ap_channel_done_container_etxOut_1_2) | ap_sync_reg_channel_write_container_etxOut_1_2);

assign ap_sync_channel_write_container_etxOut_1_3 = ((container_etxOut_1_3_full_n & ap_channel_done_container_etxOut_1_3) | ap_sync_reg_channel_write_container_etxOut_1_3);

assign ap_sync_channel_write_container_etxOut_1_s = ((container_etxOut_1_s_full_n & ap_channel_done_container_etxOut_1_s) | ap_sync_reg_channel_write_container_etxOut_1_s);

assign ap_sync_channel_write_container_etxOut_2_1 = ((container_etxOut_2_1_full_n & ap_channel_done_container_etxOut_2_1) | ap_sync_reg_channel_write_container_etxOut_2_1);

assign ap_sync_channel_write_container_etxOut_2_2 = ((container_etxOut_2_2_full_n & ap_channel_done_container_etxOut_2_2) | ap_sync_reg_channel_write_container_etxOut_2_2);

assign ap_sync_channel_write_container_etxOut_2_3 = ((container_etxOut_2_3_full_n & ap_channel_done_container_etxOut_2_3) | ap_sync_reg_channel_write_container_etxOut_2_3);

assign ap_sync_channel_write_container_etxOut_2_s = ((container_etxOut_2_s_full_n & ap_channel_done_container_etxOut_2_s) | ap_sync_reg_channel_write_container_etxOut_2_s);

assign ap_sync_channel_write_container_etxOut_3_1 = ((container_etxOut_3_1_full_n & ap_channel_done_container_etxOut_3_1) | ap_sync_reg_channel_write_container_etxOut_3_1);

assign ap_sync_channel_write_container_etxOut_3_2 = ((container_etxOut_3_2_full_n & ap_channel_done_container_etxOut_3_2) | ap_sync_reg_channel_write_container_etxOut_3_2);

assign ap_sync_channel_write_container_etxOut_3_3 = ((container_etxOut_3_3_full_n & ap_channel_done_container_etxOut_3_3) | ap_sync_reg_channel_write_container_etxOut_3_3);

assign ap_sync_channel_write_container_etxOut_3_s = ((container_etxOut_3_s_full_n & ap_channel_done_container_etxOut_3_s) | ap_sync_reg_channel_write_container_etxOut_3_s);

assign ap_sync_continue = ap_continue;

assign ap_sync_done = writeN_U0_ap_done;

assign ap_sync_encode4_U0_ap_ready = (encode4_U0_ap_ready | ap_sync_reg_encode4_U0_ap_ready);

assign ap_sync_ready = (ap_sync_write_adcs4_entry220_U0_ap_ready & ap_sync_encode4_U0_ap_ready);

assign ap_sync_write_adcs4_entry220_U0_ap_ready = (write_adcs4_entry220_U0_ap_ready | ap_sync_reg_write_adcs4_entry220_U0_ap_ready);

assign bAxis_m_cur = writeN_U0_ap_return_0;

assign bAxis_m_idx = writeN_U0_ap_return_1;

assign encode4_U0_adcs0_0_V_full_n = adcs0_0_V_empty_n;

assign encode4_U0_adcs0_0_V_write = 1'b0;

assign encode4_U0_adcs0_1_V_full_n = adcs0_1_V_empty_n;

assign encode4_U0_adcs0_1_V_write = 1'b0;

assign encode4_U0_adcs0_2_V_full_n = adcs0_2_V_empty_n;

assign encode4_U0_adcs0_2_V_write = 1'b0;

assign encode4_U0_adcs0_3_V_full_n = adcs0_3_V_empty_n;

assign encode4_U0_adcs0_3_V_write = 1'b0;

assign encode4_U0_adcs1_0_V_full_n = adcs1_0_V_empty_n;

assign encode4_U0_adcs1_0_V_write = 1'b0;

assign encode4_U0_adcs1_1_V_full_n = adcs1_1_V_empty_n;

assign encode4_U0_adcs1_1_V_write = 1'b0;

assign encode4_U0_adcs1_2_V_full_n = adcs1_2_V_empty_n;

assign encode4_U0_adcs1_2_V_write = 1'b0;

assign encode4_U0_adcs1_3_V_full_n = adcs1_3_V_empty_n;

assign encode4_U0_adcs1_3_V_write = 1'b0;

assign encode4_U0_adcs2_0_V_full_n = adcs2_0_V_empty_n;

assign encode4_U0_adcs2_0_V_write = 1'b0;

assign encode4_U0_adcs2_1_V_full_n = adcs2_1_V_empty_n;

assign encode4_U0_adcs2_1_V_write = 1'b0;

assign encode4_U0_adcs2_2_V_full_n = adcs2_2_V_empty_n;

assign encode4_U0_adcs2_2_V_write = 1'b0;

assign encode4_U0_adcs2_3_V_full_n = adcs2_3_V_empty_n;

assign encode4_U0_adcs2_3_V_write = 1'b0;

assign encode4_U0_adcs3_0_V_full_n = adcs3_0_V_empty_n;

assign encode4_U0_adcs3_0_V_write = 1'b0;

assign encode4_U0_adcs3_1_V_full_n = adcs3_1_V_empty_n;

assign encode4_U0_adcs3_1_V_write = 1'b0;

assign encode4_U0_adcs3_2_V_full_n = adcs3_2_V_empty_n;

assign encode4_U0_adcs3_2_V_write = 1'b0;

assign encode4_U0_adcs3_3_V_full_n = adcs3_3_V_empty_n;

assign encode4_U0_adcs3_3_V_write = 1'b0;

assign encode4_U0_ap_continue = (ap_sync_channel_write_container_etxOut_3_s & ap_sync_channel_write_container_etxOut_3_3 & ap_sync_channel_write_container_etxOut_3_2 & ap_sync_channel_write_container_etxOut_3_1 & ap_sync_channel_write_container_etxOut_2_s & ap_sync_channel_write_container_etxOut_2_3 & ap_sync_channel_write_container_etxOut_2_2 & ap_sync_channel_write_container_etxOut_2_1 & ap_sync_channel_write_container_etxOut_1_s & ap_sync_channel_write_container_etxOut_1_3 & ap_sync_channel_write_container_etxOut_1_2 & ap_sync_channel_write_container_etxOut_1_1 & ap_sync_channel_write_container_etxOut_0_s & ap_sync_channel_write_container_etxOut_0_3 & ap_sync_channel_write_container_etxOut_0_2 & ap_sync_channel_write_container_etxOut_0_1);

assign encode4_U0_ap_start = ((ap_sync_reg_encode4_U0_ap_ready ^ 1'b1) & ap_start);

assign encode4_U0_hists0_0_m_bins_0_s_full_n = hist0_0_m_bins_0_V_empty_n;

assign encode4_U0_hists0_0_m_bins_0_s_write = 1'b0;

assign encode4_U0_hists0_0_m_bins_1_s_full_n = hist0_0_m_bins_1_V_empty_n;

assign encode4_U0_hists0_0_m_bins_1_s_write = 1'b0;

assign encode4_U0_hists0_0_m_maxcnt_V_full_n = hist0_0_m_maxcnt_V_empty_n;

assign encode4_U0_hists0_0_m_maxcnt_V_write = 1'b0;

assign encode4_U0_hists0_0_m_nobits_V_full_n = hist0_0_m_nobits_V_empty_n;

assign encode4_U0_hists0_0_m_nobits_V_write = 1'b0;

assign encode4_U0_hists0_0_m_omask_V_full_n = hist0_0_m_omask_V_empty_n;

assign encode4_U0_hists0_0_m_omask_V_write = 1'b0;

assign encode4_U0_hists0_1_m_bins_0_s_full_n = hist0_1_m_bins_0_V_empty_n;

assign encode4_U0_hists0_1_m_bins_0_s_write = 1'b0;

assign encode4_U0_hists0_1_m_bins_1_s_full_n = hist0_1_m_bins_1_V_empty_n;

assign encode4_U0_hists0_1_m_bins_1_s_write = 1'b0;

assign encode4_U0_hists0_1_m_maxcnt_V_full_n = hist0_1_m_maxcnt_V_empty_n;

assign encode4_U0_hists0_1_m_maxcnt_V_write = 1'b0;

assign encode4_U0_hists0_1_m_nobits_V_full_n = hist0_1_m_nobits_V_empty_n;

assign encode4_U0_hists0_1_m_nobits_V_write = 1'b0;

assign encode4_U0_hists0_1_m_omask_V_full_n = hist0_1_m_omask_V_empty_n;

assign encode4_U0_hists0_1_m_omask_V_write = 1'b0;

assign encode4_U0_hists0_2_m_bins_0_s_full_n = hist0_2_m_bins_0_V_empty_n;

assign encode4_U0_hists0_2_m_bins_0_s_write = 1'b0;

assign encode4_U0_hists0_2_m_bins_1_s_full_n = hist0_2_m_bins_1_V_empty_n;

assign encode4_U0_hists0_2_m_bins_1_s_write = 1'b0;

assign encode4_U0_hists0_2_m_maxcnt_V_full_n = hist0_2_m_maxcnt_V_empty_n;

assign encode4_U0_hists0_2_m_maxcnt_V_write = 1'b0;

assign encode4_U0_hists0_2_m_nobits_V_full_n = hist0_2_m_nobits_V_empty_n;

assign encode4_U0_hists0_2_m_nobits_V_write = 1'b0;

assign encode4_U0_hists0_2_m_omask_V_full_n = hist0_2_m_omask_V_empty_n;

assign encode4_U0_hists0_2_m_omask_V_write = 1'b0;

assign encode4_U0_hists0_3_m_bins_0_s_full_n = hist0_3_m_bins_0_V_empty_n;

assign encode4_U0_hists0_3_m_bins_0_s_write = 1'b0;

assign encode4_U0_hists0_3_m_bins_1_s_full_n = hist0_3_m_bins_1_V_empty_n;

assign encode4_U0_hists0_3_m_bins_1_s_write = 1'b0;

assign encode4_U0_hists0_3_m_maxcnt_V_full_n = hist0_3_m_maxcnt_V_empty_n;

assign encode4_U0_hists0_3_m_maxcnt_V_write = 1'b0;

assign encode4_U0_hists0_3_m_nobits_V_full_n = hist0_3_m_nobits_V_empty_n;

assign encode4_U0_hists0_3_m_nobits_V_write = 1'b0;

assign encode4_U0_hists0_3_m_omask_V_full_n = hist0_3_m_omask_V_empty_n;

assign encode4_U0_hists0_3_m_omask_V_write = 1'b0;

assign encode4_U0_hists0_4_m_bins_0_s_full_n = hist0_4_m_bins_0_V_empty_n;

assign encode4_U0_hists0_4_m_bins_0_s_write = 1'b0;

assign encode4_U0_hists0_4_m_bins_1_s_full_n = hist0_4_m_bins_1_V_empty_n;

assign encode4_U0_hists0_4_m_bins_1_s_write = 1'b0;

assign encode4_U0_hists0_4_m_maxcnt_V_full_n = hist0_4_m_maxcnt_V_empty_n;

assign encode4_U0_hists0_4_m_maxcnt_V_write = 1'b0;

assign encode4_U0_hists0_4_m_nobits_V_full_n = hist0_4_m_nobits_V_empty_n;

assign encode4_U0_hists0_4_m_nobits_V_write = 1'b0;

assign encode4_U0_hists0_4_m_omask_V_full_n = hist0_4_m_omask_V_empty_n;

assign encode4_U0_hists0_4_m_omask_V_write = 1'b0;

assign encode4_U0_hists0_5_m_bins_0_s_full_n = hist0_5_m_bins_0_V_empty_n;

assign encode4_U0_hists0_5_m_bins_0_s_write = 1'b0;

assign encode4_U0_hists0_5_m_bins_1_s_full_n = hist0_5_m_bins_1_V_empty_n;

assign encode4_U0_hists0_5_m_bins_1_s_write = 1'b0;

assign encode4_U0_hists0_5_m_maxcnt_V_full_n = hist0_5_m_maxcnt_V_empty_n;

assign encode4_U0_hists0_5_m_maxcnt_V_write = 1'b0;

assign encode4_U0_hists0_5_m_nobits_V_full_n = hist0_5_m_nobits_V_empty_n;

assign encode4_U0_hists0_5_m_nobits_V_write = 1'b0;

assign encode4_U0_hists0_5_m_omask_V_full_n = hist0_5_m_omask_V_empty_n;

assign encode4_U0_hists0_5_m_omask_V_write = 1'b0;

assign encode4_U0_hists0_6_m_bins_0_s_full_n = hist0_6_m_bins_0_V_empty_n;

assign encode4_U0_hists0_6_m_bins_0_s_write = 1'b0;

assign encode4_U0_hists0_6_m_bins_1_s_full_n = hist0_6_m_bins_1_V_empty_n;

assign encode4_U0_hists0_6_m_bins_1_s_write = 1'b0;

assign encode4_U0_hists0_6_m_maxcnt_V_full_n = hist0_6_m_maxcnt_V_empty_n;

assign encode4_U0_hists0_6_m_maxcnt_V_write = 1'b0;

assign encode4_U0_hists0_6_m_nobits_V_full_n = hist0_6_m_nobits_V_empty_n;

assign encode4_U0_hists0_6_m_nobits_V_write = 1'b0;

assign encode4_U0_hists0_6_m_omask_V_full_n = hist0_6_m_omask_V_empty_n;

assign encode4_U0_hists0_6_m_omask_V_write = 1'b0;

assign encode4_U0_hists0_7_m_bins_0_s_full_n = hist0_7_m_bins_0_V_empty_n;

assign encode4_U0_hists0_7_m_bins_0_s_write = 1'b0;

assign encode4_U0_hists0_7_m_bins_1_s_full_n = hist0_7_m_bins_1_V_empty_n;

assign encode4_U0_hists0_7_m_bins_1_s_write = 1'b0;

assign encode4_U0_hists0_7_m_maxcnt_V_full_n = hist0_7_m_maxcnt_V_empty_n;

assign encode4_U0_hists0_7_m_maxcnt_V_write = 1'b0;

assign encode4_U0_hists0_7_m_nobits_V_full_n = hist0_7_m_nobits_V_empty_n;

assign encode4_U0_hists0_7_m_nobits_V_write = 1'b0;

assign encode4_U0_hists0_7_m_omask_V_full_n = hist0_7_m_omask_V_empty_n;

assign encode4_U0_hists0_7_m_omask_V_write = 1'b0;

assign encode4_U0_hists1_0_m_bins_0_s_full_n = hist1_0_m_bins_0_V_empty_n;

assign encode4_U0_hists1_0_m_bins_0_s_write = 1'b0;

assign encode4_U0_hists1_0_m_bins_1_s_full_n = hist1_0_m_bins_1_V_empty_n;

assign encode4_U0_hists1_0_m_bins_1_s_write = 1'b0;

assign encode4_U0_hists1_0_m_maxcnt_V_full_n = hist1_0_m_maxcnt_V_empty_n;

assign encode4_U0_hists1_0_m_maxcnt_V_write = 1'b0;

assign encode4_U0_hists1_0_m_nobits_V_full_n = hist1_0_m_nobits_V_empty_n;

assign encode4_U0_hists1_0_m_nobits_V_write = 1'b0;

assign encode4_U0_hists1_0_m_omask_V_full_n = hist1_0_m_omask_V_empty_n;

assign encode4_U0_hists1_0_m_omask_V_write = 1'b0;

assign encode4_U0_hists1_1_m_bins_0_s_full_n = hist1_1_m_bins_0_V_empty_n;

assign encode4_U0_hists1_1_m_bins_0_s_write = 1'b0;

assign encode4_U0_hists1_1_m_bins_1_s_full_n = hist1_1_m_bins_1_V_empty_n;

assign encode4_U0_hists1_1_m_bins_1_s_write = 1'b0;

assign encode4_U0_hists1_1_m_maxcnt_V_full_n = hist1_1_m_maxcnt_V_empty_n;

assign encode4_U0_hists1_1_m_maxcnt_V_write = 1'b0;

assign encode4_U0_hists1_1_m_nobits_V_full_n = hist1_1_m_nobits_V_empty_n;

assign encode4_U0_hists1_1_m_nobits_V_write = 1'b0;

assign encode4_U0_hists1_1_m_omask_V_full_n = hist1_1_m_omask_V_empty_n;

assign encode4_U0_hists1_1_m_omask_V_write = 1'b0;

assign encode4_U0_hists1_2_m_bins_0_s_full_n = hist1_2_m_bins_0_V_empty_n;

assign encode4_U0_hists1_2_m_bins_0_s_write = 1'b0;

assign encode4_U0_hists1_2_m_bins_1_s_full_n = hist1_2_m_bins_1_V_empty_n;

assign encode4_U0_hists1_2_m_bins_1_s_write = 1'b0;

assign encode4_U0_hists1_2_m_maxcnt_V_full_n = hist1_2_m_maxcnt_V_empty_n;

assign encode4_U0_hists1_2_m_maxcnt_V_write = 1'b0;

assign encode4_U0_hists1_2_m_nobits_V_full_n = hist1_2_m_nobits_V_empty_n;

assign encode4_U0_hists1_2_m_nobits_V_write = 1'b0;

assign encode4_U0_hists1_2_m_omask_V_full_n = hist1_2_m_omask_V_empty_n;

assign encode4_U0_hists1_2_m_omask_V_write = 1'b0;

assign encode4_U0_hists1_3_m_bins_0_s_full_n = hist1_3_m_bins_0_V_empty_n;

assign encode4_U0_hists1_3_m_bins_0_s_write = 1'b0;

assign encode4_U0_hists1_3_m_bins_1_s_full_n = hist1_3_m_bins_1_V_empty_n;

assign encode4_U0_hists1_3_m_bins_1_s_write = 1'b0;

assign encode4_U0_hists1_3_m_maxcnt_V_full_n = hist1_3_m_maxcnt_V_empty_n;

assign encode4_U0_hists1_3_m_maxcnt_V_write = 1'b0;

assign encode4_U0_hists1_3_m_nobits_V_full_n = hist1_3_m_nobits_V_empty_n;

assign encode4_U0_hists1_3_m_nobits_V_write = 1'b0;

assign encode4_U0_hists1_3_m_omask_V_full_n = hist1_3_m_omask_V_empty_n;

assign encode4_U0_hists1_3_m_omask_V_write = 1'b0;

assign encode4_U0_hists1_4_m_bins_0_s_full_n = hist1_4_m_bins_0_V_empty_n;

assign encode4_U0_hists1_4_m_bins_0_s_write = 1'b0;

assign encode4_U0_hists1_4_m_bins_1_s_full_n = hist1_4_m_bins_1_V_empty_n;

assign encode4_U0_hists1_4_m_bins_1_s_write = 1'b0;

assign encode4_U0_hists1_4_m_maxcnt_V_full_n = hist1_4_m_maxcnt_V_empty_n;

assign encode4_U0_hists1_4_m_maxcnt_V_write = 1'b0;

assign encode4_U0_hists1_4_m_nobits_V_full_n = hist1_4_m_nobits_V_empty_n;

assign encode4_U0_hists1_4_m_nobits_V_write = 1'b0;

assign encode4_U0_hists1_4_m_omask_V_full_n = hist1_4_m_omask_V_empty_n;

assign encode4_U0_hists1_4_m_omask_V_write = 1'b0;

assign encode4_U0_hists1_5_m_bins_0_s_full_n = hist1_5_m_bins_0_V_empty_n;

assign encode4_U0_hists1_5_m_bins_0_s_write = 1'b0;

assign encode4_U0_hists1_5_m_bins_1_s_full_n = hist1_5_m_bins_1_V_empty_n;

assign encode4_U0_hists1_5_m_bins_1_s_write = 1'b0;

assign encode4_U0_hists1_5_m_maxcnt_V_full_n = hist1_5_m_maxcnt_V_empty_n;

assign encode4_U0_hists1_5_m_maxcnt_V_write = 1'b0;

assign encode4_U0_hists1_5_m_nobits_V_full_n = hist1_5_m_nobits_V_empty_n;

assign encode4_U0_hists1_5_m_nobits_V_write = 1'b0;

assign encode4_U0_hists1_5_m_omask_V_full_n = hist1_5_m_omask_V_empty_n;

assign encode4_U0_hists1_5_m_omask_V_write = 1'b0;

assign encode4_U0_hists1_6_m_bins_0_s_full_n = hist1_6_m_bins_0_V_empty_n;

assign encode4_U0_hists1_6_m_bins_0_s_write = 1'b0;

assign encode4_U0_hists1_6_m_bins_1_s_full_n = hist1_6_m_bins_1_V_empty_n;

assign encode4_U0_hists1_6_m_bins_1_s_write = 1'b0;

assign encode4_U0_hists1_6_m_maxcnt_V_full_n = hist1_6_m_maxcnt_V_empty_n;

assign encode4_U0_hists1_6_m_maxcnt_V_write = 1'b0;

assign encode4_U0_hists1_6_m_nobits_V_full_n = hist1_6_m_nobits_V_empty_n;

assign encode4_U0_hists1_6_m_nobits_V_write = 1'b0;

assign encode4_U0_hists1_6_m_omask_V_full_n = hist1_6_m_omask_V_empty_n;

assign encode4_U0_hists1_6_m_omask_V_write = 1'b0;

assign encode4_U0_hists1_7_m_bins_0_s_full_n = hist1_7_m_bins_0_V_empty_n;

assign encode4_U0_hists1_7_m_bins_0_s_write = 1'b0;

assign encode4_U0_hists1_7_m_bins_1_s_full_n = hist1_7_m_bins_1_V_empty_n;

assign encode4_U0_hists1_7_m_bins_1_s_write = 1'b0;

assign encode4_U0_hists1_7_m_maxcnt_V_full_n = hist1_7_m_maxcnt_V_empty_n;

assign encode4_U0_hists1_7_m_maxcnt_V_write = 1'b0;

assign encode4_U0_hists1_7_m_nobits_V_full_n = hist1_7_m_nobits_V_empty_n;

assign encode4_U0_hists1_7_m_nobits_V_write = 1'b0;

assign encode4_U0_hists1_7_m_omask_V_full_n = hist1_7_m_omask_V_empty_n;

assign encode4_U0_hists1_7_m_omask_V_write = 1'b0;

assign encode4_U0_hists2_0_m_bins_0_s_full_n = hist2_0_m_bins_0_V_empty_n;

assign encode4_U0_hists2_0_m_bins_0_s_write = 1'b0;

assign encode4_U0_hists2_0_m_bins_1_s_full_n = hist2_0_m_bins_1_V_empty_n;

assign encode4_U0_hists2_0_m_bins_1_s_write = 1'b0;

assign encode4_U0_hists2_0_m_maxcnt_V_full_n = hist2_0_m_maxcnt_V_empty_n;

assign encode4_U0_hists2_0_m_maxcnt_V_write = 1'b0;

assign encode4_U0_hists2_0_m_nobits_V_full_n = hist2_0_m_nobits_V_empty_n;

assign encode4_U0_hists2_0_m_nobits_V_write = 1'b0;

assign encode4_U0_hists2_0_m_omask_V_full_n = hist2_0_m_omask_V_empty_n;

assign encode4_U0_hists2_0_m_omask_V_write = 1'b0;

assign encode4_U0_hists2_1_m_bins_0_s_full_n = hist2_1_m_bins_0_V_empty_n;

assign encode4_U0_hists2_1_m_bins_0_s_write = 1'b0;

assign encode4_U0_hists2_1_m_bins_1_s_full_n = hist2_1_m_bins_1_V_empty_n;

assign encode4_U0_hists2_1_m_bins_1_s_write = 1'b0;

assign encode4_U0_hists2_1_m_maxcnt_V_full_n = hist2_1_m_maxcnt_V_empty_n;

assign encode4_U0_hists2_1_m_maxcnt_V_write = 1'b0;

assign encode4_U0_hists2_1_m_nobits_V_full_n = hist2_1_m_nobits_V_empty_n;

assign encode4_U0_hists2_1_m_nobits_V_write = 1'b0;

assign encode4_U0_hists2_1_m_omask_V_full_n = hist2_1_m_omask_V_empty_n;

assign encode4_U0_hists2_1_m_omask_V_write = 1'b0;

assign encode4_U0_hists2_2_m_bins_0_s_full_n = hist2_2_m_bins_0_V_empty_n;

assign encode4_U0_hists2_2_m_bins_0_s_write = 1'b0;

assign encode4_U0_hists2_2_m_bins_1_s_full_n = hist2_2_m_bins_1_V_empty_n;

assign encode4_U0_hists2_2_m_bins_1_s_write = 1'b0;

assign encode4_U0_hists2_2_m_maxcnt_V_full_n = hist2_2_m_maxcnt_V_empty_n;

assign encode4_U0_hists2_2_m_maxcnt_V_write = 1'b0;

assign encode4_U0_hists2_2_m_nobits_V_full_n = hist2_2_m_nobits_V_empty_n;

assign encode4_U0_hists2_2_m_nobits_V_write = 1'b0;

assign encode4_U0_hists2_2_m_omask_V_full_n = hist2_2_m_omask_V_empty_n;

assign encode4_U0_hists2_2_m_omask_V_write = 1'b0;

assign encode4_U0_hists2_3_m_bins_0_s_full_n = hist2_3_m_bins_0_V_empty_n;

assign encode4_U0_hists2_3_m_bins_0_s_write = 1'b0;

assign encode4_U0_hists2_3_m_bins_1_s_full_n = hist2_3_m_bins_1_V_empty_n;

assign encode4_U0_hists2_3_m_bins_1_s_write = 1'b0;

assign encode4_U0_hists2_3_m_maxcnt_V_full_n = hist2_3_m_maxcnt_V_empty_n;

assign encode4_U0_hists2_3_m_maxcnt_V_write = 1'b0;

assign encode4_U0_hists2_3_m_nobits_V_full_n = hist2_3_m_nobits_V_empty_n;

assign encode4_U0_hists2_3_m_nobits_V_write = 1'b0;

assign encode4_U0_hists2_3_m_omask_V_full_n = hist2_3_m_omask_V_empty_n;

assign encode4_U0_hists2_3_m_omask_V_write = 1'b0;

assign encode4_U0_hists2_4_m_bins_0_s_full_n = hist2_4_m_bins_0_V_empty_n;

assign encode4_U0_hists2_4_m_bins_0_s_write = 1'b0;

assign encode4_U0_hists2_4_m_bins_1_s_full_n = hist2_4_m_bins_1_V_empty_n;

assign encode4_U0_hists2_4_m_bins_1_s_write = 1'b0;

assign encode4_U0_hists2_4_m_maxcnt_V_full_n = hist2_4_m_maxcnt_V_empty_n;

assign encode4_U0_hists2_4_m_maxcnt_V_write = 1'b0;

assign encode4_U0_hists2_4_m_nobits_V_full_n = hist2_4_m_nobits_V_empty_n;

assign encode4_U0_hists2_4_m_nobits_V_write = 1'b0;

assign encode4_U0_hists2_4_m_omask_V_full_n = hist2_4_m_omask_V_empty_n;

assign encode4_U0_hists2_4_m_omask_V_write = 1'b0;

assign encode4_U0_hists2_5_m_bins_0_s_full_n = hist2_5_m_bins_0_V_empty_n;

assign encode4_U0_hists2_5_m_bins_0_s_write = 1'b0;

assign encode4_U0_hists2_5_m_bins_1_s_full_n = hist2_5_m_bins_1_V_empty_n;

assign encode4_U0_hists2_5_m_bins_1_s_write = 1'b0;

assign encode4_U0_hists2_5_m_maxcnt_V_full_n = hist2_5_m_maxcnt_V_empty_n;

assign encode4_U0_hists2_5_m_maxcnt_V_write = 1'b0;

assign encode4_U0_hists2_5_m_nobits_V_full_n = hist2_5_m_nobits_V_empty_n;

assign encode4_U0_hists2_5_m_nobits_V_write = 1'b0;

assign encode4_U0_hists2_5_m_omask_V_full_n = hist2_5_m_omask_V_empty_n;

assign encode4_U0_hists2_5_m_omask_V_write = 1'b0;

assign encode4_U0_hists2_6_m_bins_0_s_full_n = hist2_6_m_bins_0_V_empty_n;

assign encode4_U0_hists2_6_m_bins_0_s_write = 1'b0;

assign encode4_U0_hists2_6_m_bins_1_s_full_n = hist2_6_m_bins_1_V_empty_n;

assign encode4_U0_hists2_6_m_bins_1_s_write = 1'b0;

assign encode4_U0_hists2_6_m_maxcnt_V_full_n = hist2_6_m_maxcnt_V_empty_n;

assign encode4_U0_hists2_6_m_maxcnt_V_write = 1'b0;

assign encode4_U0_hists2_6_m_nobits_V_full_n = hist2_6_m_nobits_V_empty_n;

assign encode4_U0_hists2_6_m_nobits_V_write = 1'b0;

assign encode4_U0_hists2_6_m_omask_V_full_n = hist2_6_m_omask_V_empty_n;

assign encode4_U0_hists2_6_m_omask_V_write = 1'b0;

assign encode4_U0_hists2_7_m_bins_0_s_full_n = hist2_7_m_bins_0_V_empty_n;

assign encode4_U0_hists2_7_m_bins_0_s_write = 1'b0;

assign encode4_U0_hists2_7_m_bins_1_s_full_n = hist2_7_m_bins_1_V_empty_n;

assign encode4_U0_hists2_7_m_bins_1_s_write = 1'b0;

assign encode4_U0_hists2_7_m_maxcnt_V_full_n = hist2_7_m_maxcnt_V_empty_n;

assign encode4_U0_hists2_7_m_maxcnt_V_write = 1'b0;

assign encode4_U0_hists2_7_m_nobits_V_full_n = hist2_7_m_nobits_V_empty_n;

assign encode4_U0_hists2_7_m_nobits_V_write = 1'b0;

assign encode4_U0_hists2_7_m_omask_V_full_n = hist2_7_m_omask_V_empty_n;

assign encode4_U0_hists2_7_m_omask_V_write = 1'b0;

assign encode4_U0_hists3_0_m_bins_0_s_full_n = hist3_0_m_bins_0_V_empty_n;

assign encode4_U0_hists3_0_m_bins_0_s_write = 1'b0;

assign encode4_U0_hists3_0_m_bins_1_s_full_n = hist3_0_m_bins_1_V_empty_n;

assign encode4_U0_hists3_0_m_bins_1_s_write = 1'b0;

assign encode4_U0_hists3_0_m_maxcnt_V_full_n = hist3_0_m_maxcnt_V_empty_n;

assign encode4_U0_hists3_0_m_maxcnt_V_write = 1'b0;

assign encode4_U0_hists3_0_m_nobits_V_full_n = hist3_0_m_nobits_V_empty_n;

assign encode4_U0_hists3_0_m_nobits_V_write = 1'b0;

assign encode4_U0_hists3_0_m_omask_V_full_n = hist3_0_m_omask_V_empty_n;

assign encode4_U0_hists3_0_m_omask_V_write = 1'b0;

assign encode4_U0_hists3_1_m_bins_0_s_full_n = hist3_1_m_bins_0_V_empty_n;

assign encode4_U0_hists3_1_m_bins_0_s_write = 1'b0;

assign encode4_U0_hists3_1_m_bins_1_s_full_n = hist3_1_m_bins_1_V_empty_n;

assign encode4_U0_hists3_1_m_bins_1_s_write = 1'b0;

assign encode4_U0_hists3_1_m_maxcnt_V_full_n = hist3_1_m_maxcnt_V_empty_n;

assign encode4_U0_hists3_1_m_maxcnt_V_write = 1'b0;

assign encode4_U0_hists3_1_m_nobits_V_full_n = hist3_1_m_nobits_V_empty_n;

assign encode4_U0_hists3_1_m_nobits_V_write = 1'b0;

assign encode4_U0_hists3_1_m_omask_V_full_n = hist3_1_m_omask_V_empty_n;

assign encode4_U0_hists3_1_m_omask_V_write = 1'b0;

assign encode4_U0_hists3_2_m_bins_0_s_full_n = hist3_2_m_bins_0_V_empty_n;

assign encode4_U0_hists3_2_m_bins_0_s_write = 1'b0;

assign encode4_U0_hists3_2_m_bins_1_s_full_n = hist3_2_m_bins_1_V_empty_n;

assign encode4_U0_hists3_2_m_bins_1_s_write = 1'b0;

assign encode4_U0_hists3_2_m_maxcnt_V_full_n = hist3_2_m_maxcnt_V_empty_n;

assign encode4_U0_hists3_2_m_maxcnt_V_write = 1'b0;

assign encode4_U0_hists3_2_m_nobits_V_full_n = hist3_2_m_nobits_V_empty_n;

assign encode4_U0_hists3_2_m_nobits_V_write = 1'b0;

assign encode4_U0_hists3_2_m_omask_V_full_n = hist3_2_m_omask_V_empty_n;

assign encode4_U0_hists3_2_m_omask_V_write = 1'b0;

assign encode4_U0_hists3_3_m_bins_0_s_full_n = hist3_3_m_bins_0_V_empty_n;

assign encode4_U0_hists3_3_m_bins_0_s_write = 1'b0;

assign encode4_U0_hists3_3_m_bins_1_s_full_n = hist3_3_m_bins_1_V_empty_n;

assign encode4_U0_hists3_3_m_bins_1_s_write = 1'b0;

assign encode4_U0_hists3_3_m_maxcnt_V_full_n = hist3_3_m_maxcnt_V_empty_n;

assign encode4_U0_hists3_3_m_maxcnt_V_write = 1'b0;

assign encode4_U0_hists3_3_m_nobits_V_full_n = hist3_3_m_nobits_V_empty_n;

assign encode4_U0_hists3_3_m_nobits_V_write = 1'b0;

assign encode4_U0_hists3_3_m_omask_V_full_n = hist3_3_m_omask_V_empty_n;

assign encode4_U0_hists3_3_m_omask_V_write = 1'b0;

assign encode4_U0_hists3_4_m_bins_0_s_full_n = hist3_4_m_bins_0_V_empty_n;

assign encode4_U0_hists3_4_m_bins_0_s_write = 1'b0;

assign encode4_U0_hists3_4_m_bins_1_s_full_n = hist3_4_m_bins_1_V_empty_n;

assign encode4_U0_hists3_4_m_bins_1_s_write = 1'b0;

assign encode4_U0_hists3_4_m_maxcnt_V_full_n = hist3_4_m_maxcnt_V_empty_n;

assign encode4_U0_hists3_4_m_maxcnt_V_write = 1'b0;

assign encode4_U0_hists3_4_m_nobits_V_full_n = hist3_4_m_nobits_V_empty_n;

assign encode4_U0_hists3_4_m_nobits_V_write = 1'b0;

assign encode4_U0_hists3_4_m_omask_V_full_n = hist3_4_m_omask_V_empty_n;

assign encode4_U0_hists3_4_m_omask_V_write = 1'b0;

assign encode4_U0_hists3_5_m_bins_0_s_full_n = hist3_5_m_bins_0_V_empty_n;

assign encode4_U0_hists3_5_m_bins_0_s_write = 1'b0;

assign encode4_U0_hists3_5_m_bins_1_s_full_n = hist3_5_m_bins_1_V_empty_n;

assign encode4_U0_hists3_5_m_bins_1_s_write = 1'b0;

assign encode4_U0_hists3_5_m_maxcnt_V_full_n = hist3_5_m_maxcnt_V_empty_n;

assign encode4_U0_hists3_5_m_maxcnt_V_write = 1'b0;

assign encode4_U0_hists3_5_m_nobits_V_full_n = hist3_5_m_nobits_V_empty_n;

assign encode4_U0_hists3_5_m_nobits_V_write = 1'b0;

assign encode4_U0_hists3_5_m_omask_V_full_n = hist3_5_m_omask_V_empty_n;

assign encode4_U0_hists3_5_m_omask_V_write = 1'b0;

assign encode4_U0_hists3_6_m_bins_0_s_full_n = hist3_6_m_bins_0_V_empty_n;

assign encode4_U0_hists3_6_m_bins_0_s_write = 1'b0;

assign encode4_U0_hists3_6_m_bins_1_s_full_n = hist3_6_m_bins_1_V_empty_n;

assign encode4_U0_hists3_6_m_bins_1_s_write = 1'b0;

assign encode4_U0_hists3_6_m_maxcnt_V_full_n = hist3_6_m_maxcnt_V_empty_n;

assign encode4_U0_hists3_6_m_maxcnt_V_write = 1'b0;

assign encode4_U0_hists3_6_m_nobits_V_full_n = hist3_6_m_nobits_V_empty_n;

assign encode4_U0_hists3_6_m_nobits_V_write = 1'b0;

assign encode4_U0_hists3_6_m_omask_V_full_n = hist3_6_m_omask_V_empty_n;

assign encode4_U0_hists3_6_m_omask_V_write = 1'b0;

assign encode4_U0_hists3_7_m_bins_0_s_full_n = hist3_7_m_bins_0_V_empty_n;

assign encode4_U0_hists3_7_m_bins_0_s_write = 1'b0;

assign encode4_U0_hists3_7_m_bins_1_s_full_n = hist3_7_m_bins_1_V_empty_n;

assign encode4_U0_hists3_7_m_bins_1_s_write = 1'b0;

assign encode4_U0_hists3_7_m_maxcnt_V_full_n = hist3_7_m_maxcnt_V_empty_n;

assign encode4_U0_hists3_7_m_maxcnt_V_write = 1'b0;

assign encode4_U0_hists3_7_m_nobits_V_full_n = hist3_7_m_nobits_V_empty_n;

assign encode4_U0_hists3_7_m_nobits_V_write = 1'b0;

assign encode4_U0_hists3_7_m_omask_V_full_n = hist3_7_m_omask_V_empty_n;

assign encode4_U0_hists3_7_m_omask_V_write = 1'b0;

assign encode4_U0_start_full_n = 1'b1;

assign encode4_U0_start_write = 1'b0;

assign hist0_0_m_bins_0_V_address0 = encode4_U0_hists0_0_m_bins_0_s_address0;

assign hist0_0_m_bins_0_V_address1 = 7'd0;

assign hist0_0_m_bins_0_V_ce0 = encode4_U0_hists0_0_m_bins_0_s_ce0;

assign hist0_0_m_bins_0_V_ce1 = 1'b0;

assign hist0_0_m_bins_0_V_d0 = 10'd0;

assign hist0_0_m_bins_0_V_d1 = 10'd0;

assign hist0_0_m_bins_0_V_read = encode4_U0_hists0_0_m_bins_0_s_write;

assign hist0_0_m_bins_0_V_we0 = 1'b0;

assign hist0_0_m_bins_0_V_we1 = 1'b0;

assign hist0_0_m_bins_1_V_address0 = encode4_U0_hists0_0_m_bins_1_s_address0;

assign hist0_0_m_bins_1_V_address1 = 6'd0;

assign hist0_0_m_bins_1_V_ce0 = encode4_U0_hists0_0_m_bins_1_s_ce0;

assign hist0_0_m_bins_1_V_ce1 = 1'b0;

assign hist0_0_m_bins_1_V_d0 = 10'd0;

assign hist0_0_m_bins_1_V_d1 = 10'd0;

assign hist0_0_m_bins_1_V_read = encode4_U0_hists0_0_m_bins_1_s_write;

assign hist0_0_m_bins_1_V_we0 = 1'b0;

assign hist0_0_m_bins_1_V_we1 = 1'b0;

assign hist0_0_m_maxcnt_V_address0 = encode4_U0_hists0_0_m_maxcnt_V_address0;

assign hist0_0_m_maxcnt_V_address1 = 2'd0;

assign hist0_0_m_maxcnt_V_ce0 = encode4_U0_hists0_0_m_maxcnt_V_ce0;

assign hist0_0_m_maxcnt_V_ce1 = 1'b0;

assign hist0_0_m_maxcnt_V_d0 = 10'd0;

assign hist0_0_m_maxcnt_V_d1 = 10'd0;

assign hist0_0_m_maxcnt_V_read = encode4_U0_hists0_0_m_maxcnt_V_write;

assign hist0_0_m_maxcnt_V_we0 = 1'b0;

assign hist0_0_m_maxcnt_V_we1 = 1'b0;

assign hist0_0_m_nobits_V_address0 = encode4_U0_hists0_0_m_nobits_V_address0;

assign hist0_0_m_nobits_V_address1 = 2'd0;

assign hist0_0_m_nobits_V_ce0 = encode4_U0_hists0_0_m_nobits_V_ce0;

assign hist0_0_m_nobits_V_ce1 = 1'b0;

assign hist0_0_m_nobits_V_d0 = 4'd0;

assign hist0_0_m_nobits_V_d1 = 4'd0;

assign hist0_0_m_nobits_V_read = encode4_U0_hists0_0_m_nobits_V_write;

assign hist0_0_m_nobits_V_we0 = 1'b0;

assign hist0_0_m_nobits_V_we1 = 1'b0;

assign hist0_0_m_omask_V_address0 = encode4_U0_hists0_0_m_omask_V_address0;

assign hist0_0_m_omask_V_address1 = 2'd0;

assign hist0_0_m_omask_V_ce0 = encode4_U0_hists0_0_m_omask_V_ce0;

assign hist0_0_m_omask_V_ce1 = 1'b0;

assign hist0_0_m_omask_V_d0 = 32'd0;

assign hist0_0_m_omask_V_d1 = 32'd0;

assign hist0_0_m_omask_V_read = encode4_U0_hists0_0_m_omask_V_write;

assign hist0_0_m_omask_V_we0 = 1'b0;

assign hist0_0_m_omask_V_we1 = 1'b0;

assign hist0_1_m_bins_0_V_address0 = encode4_U0_hists0_1_m_bins_0_s_address0;

assign hist0_1_m_bins_0_V_address1 = 7'd0;

assign hist0_1_m_bins_0_V_ce0 = encode4_U0_hists0_1_m_bins_0_s_ce0;

assign hist0_1_m_bins_0_V_ce1 = 1'b0;

assign hist0_1_m_bins_0_V_d0 = 10'd0;

assign hist0_1_m_bins_0_V_d1 = 10'd0;

assign hist0_1_m_bins_0_V_read = encode4_U0_hists0_1_m_bins_0_s_write;

assign hist0_1_m_bins_0_V_we0 = 1'b0;

assign hist0_1_m_bins_0_V_we1 = 1'b0;

assign hist0_1_m_bins_1_V_address0 = encode4_U0_hists0_1_m_bins_1_s_address0;

assign hist0_1_m_bins_1_V_address1 = 6'd0;

assign hist0_1_m_bins_1_V_ce0 = encode4_U0_hists0_1_m_bins_1_s_ce0;

assign hist0_1_m_bins_1_V_ce1 = 1'b0;

assign hist0_1_m_bins_1_V_d0 = 10'd0;

assign hist0_1_m_bins_1_V_d1 = 10'd0;

assign hist0_1_m_bins_1_V_read = encode4_U0_hists0_1_m_bins_1_s_write;

assign hist0_1_m_bins_1_V_we0 = 1'b0;

assign hist0_1_m_bins_1_V_we1 = 1'b0;

assign hist0_1_m_maxcnt_V_address0 = encode4_U0_hists0_1_m_maxcnt_V_address0;

assign hist0_1_m_maxcnt_V_address1 = 2'd0;

assign hist0_1_m_maxcnt_V_ce0 = encode4_U0_hists0_1_m_maxcnt_V_ce0;

assign hist0_1_m_maxcnt_V_ce1 = 1'b0;

assign hist0_1_m_maxcnt_V_d0 = 10'd0;

assign hist0_1_m_maxcnt_V_d1 = 10'd0;

assign hist0_1_m_maxcnt_V_read = encode4_U0_hists0_1_m_maxcnt_V_write;

assign hist0_1_m_maxcnt_V_we0 = 1'b0;

assign hist0_1_m_maxcnt_V_we1 = 1'b0;

assign hist0_1_m_nobits_V_address0 = encode4_U0_hists0_1_m_nobits_V_address0;

assign hist0_1_m_nobits_V_address1 = 2'd0;

assign hist0_1_m_nobits_V_ce0 = encode4_U0_hists0_1_m_nobits_V_ce0;

assign hist0_1_m_nobits_V_ce1 = 1'b0;

assign hist0_1_m_nobits_V_d0 = 4'd0;

assign hist0_1_m_nobits_V_d1 = 4'd0;

assign hist0_1_m_nobits_V_read = encode4_U0_hists0_1_m_nobits_V_write;

assign hist0_1_m_nobits_V_we0 = 1'b0;

assign hist0_1_m_nobits_V_we1 = 1'b0;

assign hist0_1_m_omask_V_address0 = encode4_U0_hists0_1_m_omask_V_address0;

assign hist0_1_m_omask_V_address1 = 2'd0;

assign hist0_1_m_omask_V_ce0 = encode4_U0_hists0_1_m_omask_V_ce0;

assign hist0_1_m_omask_V_ce1 = 1'b0;

assign hist0_1_m_omask_V_d0 = 32'd0;

assign hist0_1_m_omask_V_d1 = 32'd0;

assign hist0_1_m_omask_V_read = encode4_U0_hists0_1_m_omask_V_write;

assign hist0_1_m_omask_V_we0 = 1'b0;

assign hist0_1_m_omask_V_we1 = 1'b0;

assign hist0_2_m_bins_0_V_address0 = encode4_U0_hists0_2_m_bins_0_s_address0;

assign hist0_2_m_bins_0_V_address1 = 7'd0;

assign hist0_2_m_bins_0_V_ce0 = encode4_U0_hists0_2_m_bins_0_s_ce0;

assign hist0_2_m_bins_0_V_ce1 = 1'b0;

assign hist0_2_m_bins_0_V_d0 = 10'd0;

assign hist0_2_m_bins_0_V_d1 = 10'd0;

assign hist0_2_m_bins_0_V_read = encode4_U0_hists0_2_m_bins_0_s_write;

assign hist0_2_m_bins_0_V_we0 = 1'b0;

assign hist0_2_m_bins_0_V_we1 = 1'b0;

assign hist0_2_m_bins_1_V_address0 = encode4_U0_hists0_2_m_bins_1_s_address0;

assign hist0_2_m_bins_1_V_address1 = 6'd0;

assign hist0_2_m_bins_1_V_ce0 = encode4_U0_hists0_2_m_bins_1_s_ce0;

assign hist0_2_m_bins_1_V_ce1 = 1'b0;

assign hist0_2_m_bins_1_V_d0 = 10'd0;

assign hist0_2_m_bins_1_V_d1 = 10'd0;

assign hist0_2_m_bins_1_V_read = encode4_U0_hists0_2_m_bins_1_s_write;

assign hist0_2_m_bins_1_V_we0 = 1'b0;

assign hist0_2_m_bins_1_V_we1 = 1'b0;

assign hist0_2_m_maxcnt_V_address0 = encode4_U0_hists0_2_m_maxcnt_V_address0;

assign hist0_2_m_maxcnt_V_address1 = 2'd0;

assign hist0_2_m_maxcnt_V_ce0 = encode4_U0_hists0_2_m_maxcnt_V_ce0;

assign hist0_2_m_maxcnt_V_ce1 = 1'b0;

assign hist0_2_m_maxcnt_V_d0 = 10'd0;

assign hist0_2_m_maxcnt_V_d1 = 10'd0;

assign hist0_2_m_maxcnt_V_read = encode4_U0_hists0_2_m_maxcnt_V_write;

assign hist0_2_m_maxcnt_V_we0 = 1'b0;

assign hist0_2_m_maxcnt_V_we1 = 1'b0;

assign hist0_2_m_nobits_V_address0 = encode4_U0_hists0_2_m_nobits_V_address0;

assign hist0_2_m_nobits_V_address1 = 2'd0;

assign hist0_2_m_nobits_V_ce0 = encode4_U0_hists0_2_m_nobits_V_ce0;

assign hist0_2_m_nobits_V_ce1 = 1'b0;

assign hist0_2_m_nobits_V_d0 = 4'd0;

assign hist0_2_m_nobits_V_d1 = 4'd0;

assign hist0_2_m_nobits_V_read = encode4_U0_hists0_2_m_nobits_V_write;

assign hist0_2_m_nobits_V_we0 = 1'b0;

assign hist0_2_m_nobits_V_we1 = 1'b0;

assign hist0_2_m_omask_V_address0 = encode4_U0_hists0_2_m_omask_V_address0;

assign hist0_2_m_omask_V_address1 = 2'd0;

assign hist0_2_m_omask_V_ce0 = encode4_U0_hists0_2_m_omask_V_ce0;

assign hist0_2_m_omask_V_ce1 = 1'b0;

assign hist0_2_m_omask_V_d0 = 32'd0;

assign hist0_2_m_omask_V_d1 = 32'd0;

assign hist0_2_m_omask_V_read = encode4_U0_hists0_2_m_omask_V_write;

assign hist0_2_m_omask_V_we0 = 1'b0;

assign hist0_2_m_omask_V_we1 = 1'b0;

assign hist0_3_m_bins_0_V_address0 = encode4_U0_hists0_3_m_bins_0_s_address0;

assign hist0_3_m_bins_0_V_address1 = 7'd0;

assign hist0_3_m_bins_0_V_ce0 = encode4_U0_hists0_3_m_bins_0_s_ce0;

assign hist0_3_m_bins_0_V_ce1 = 1'b0;

assign hist0_3_m_bins_0_V_d0 = 10'd0;

assign hist0_3_m_bins_0_V_d1 = 10'd0;

assign hist0_3_m_bins_0_V_read = encode4_U0_hists0_3_m_bins_0_s_write;

assign hist0_3_m_bins_0_V_we0 = 1'b0;

assign hist0_3_m_bins_0_V_we1 = 1'b0;

assign hist0_3_m_bins_1_V_address0 = encode4_U0_hists0_3_m_bins_1_s_address0;

assign hist0_3_m_bins_1_V_address1 = 6'd0;

assign hist0_3_m_bins_1_V_ce0 = encode4_U0_hists0_3_m_bins_1_s_ce0;

assign hist0_3_m_bins_1_V_ce1 = 1'b0;

assign hist0_3_m_bins_1_V_d0 = 10'd0;

assign hist0_3_m_bins_1_V_d1 = 10'd0;

assign hist0_3_m_bins_1_V_read = encode4_U0_hists0_3_m_bins_1_s_write;

assign hist0_3_m_bins_1_V_we0 = 1'b0;

assign hist0_3_m_bins_1_V_we1 = 1'b0;

assign hist0_3_m_maxcnt_V_address0 = encode4_U0_hists0_3_m_maxcnt_V_address0;

assign hist0_3_m_maxcnt_V_address1 = 2'd0;

assign hist0_3_m_maxcnt_V_ce0 = encode4_U0_hists0_3_m_maxcnt_V_ce0;

assign hist0_3_m_maxcnt_V_ce1 = 1'b0;

assign hist0_3_m_maxcnt_V_d0 = 10'd0;

assign hist0_3_m_maxcnt_V_d1 = 10'd0;

assign hist0_3_m_maxcnt_V_read = encode4_U0_hists0_3_m_maxcnt_V_write;

assign hist0_3_m_maxcnt_V_we0 = 1'b0;

assign hist0_3_m_maxcnt_V_we1 = 1'b0;

assign hist0_3_m_nobits_V_address0 = encode4_U0_hists0_3_m_nobits_V_address0;

assign hist0_3_m_nobits_V_address1 = 2'd0;

assign hist0_3_m_nobits_V_ce0 = encode4_U0_hists0_3_m_nobits_V_ce0;

assign hist0_3_m_nobits_V_ce1 = 1'b0;

assign hist0_3_m_nobits_V_d0 = 4'd0;

assign hist0_3_m_nobits_V_d1 = 4'd0;

assign hist0_3_m_nobits_V_read = encode4_U0_hists0_3_m_nobits_V_write;

assign hist0_3_m_nobits_V_we0 = 1'b0;

assign hist0_3_m_nobits_V_we1 = 1'b0;

assign hist0_3_m_omask_V_address0 = encode4_U0_hists0_3_m_omask_V_address0;

assign hist0_3_m_omask_V_address1 = 2'd0;

assign hist0_3_m_omask_V_ce0 = encode4_U0_hists0_3_m_omask_V_ce0;

assign hist0_3_m_omask_V_ce1 = 1'b0;

assign hist0_3_m_omask_V_d0 = 32'd0;

assign hist0_3_m_omask_V_d1 = 32'd0;

assign hist0_3_m_omask_V_read = encode4_U0_hists0_3_m_omask_V_write;

assign hist0_3_m_omask_V_we0 = 1'b0;

assign hist0_3_m_omask_V_we1 = 1'b0;

assign hist0_4_m_bins_0_V_address0 = encode4_U0_hists0_4_m_bins_0_s_address0;

assign hist0_4_m_bins_0_V_address1 = 7'd0;

assign hist0_4_m_bins_0_V_ce0 = encode4_U0_hists0_4_m_bins_0_s_ce0;

assign hist0_4_m_bins_0_V_ce1 = 1'b0;

assign hist0_4_m_bins_0_V_d0 = 10'd0;

assign hist0_4_m_bins_0_V_d1 = 10'd0;

assign hist0_4_m_bins_0_V_read = encode4_U0_hists0_4_m_bins_0_s_write;

assign hist0_4_m_bins_0_V_we0 = 1'b0;

assign hist0_4_m_bins_0_V_we1 = 1'b0;

assign hist0_4_m_bins_1_V_address0 = encode4_U0_hists0_4_m_bins_1_s_address0;

assign hist0_4_m_bins_1_V_address1 = 6'd0;

assign hist0_4_m_bins_1_V_ce0 = encode4_U0_hists0_4_m_bins_1_s_ce0;

assign hist0_4_m_bins_1_V_ce1 = 1'b0;

assign hist0_4_m_bins_1_V_d0 = 10'd0;

assign hist0_4_m_bins_1_V_d1 = 10'd0;

assign hist0_4_m_bins_1_V_read = encode4_U0_hists0_4_m_bins_1_s_write;

assign hist0_4_m_bins_1_V_we0 = 1'b0;

assign hist0_4_m_bins_1_V_we1 = 1'b0;

assign hist0_4_m_maxcnt_V_address0 = encode4_U0_hists0_4_m_maxcnt_V_address0;

assign hist0_4_m_maxcnt_V_address1 = 2'd0;

assign hist0_4_m_maxcnt_V_ce0 = encode4_U0_hists0_4_m_maxcnt_V_ce0;

assign hist0_4_m_maxcnt_V_ce1 = 1'b0;

assign hist0_4_m_maxcnt_V_d0 = 10'd0;

assign hist0_4_m_maxcnt_V_d1 = 10'd0;

assign hist0_4_m_maxcnt_V_read = encode4_U0_hists0_4_m_maxcnt_V_write;

assign hist0_4_m_maxcnt_V_we0 = 1'b0;

assign hist0_4_m_maxcnt_V_we1 = 1'b0;

assign hist0_4_m_nobits_V_address0 = encode4_U0_hists0_4_m_nobits_V_address0;

assign hist0_4_m_nobits_V_address1 = 2'd0;

assign hist0_4_m_nobits_V_ce0 = encode4_U0_hists0_4_m_nobits_V_ce0;

assign hist0_4_m_nobits_V_ce1 = 1'b0;

assign hist0_4_m_nobits_V_d0 = 4'd0;

assign hist0_4_m_nobits_V_d1 = 4'd0;

assign hist0_4_m_nobits_V_read = encode4_U0_hists0_4_m_nobits_V_write;

assign hist0_4_m_nobits_V_we0 = 1'b0;

assign hist0_4_m_nobits_V_we1 = 1'b0;

assign hist0_4_m_omask_V_address0 = encode4_U0_hists0_4_m_omask_V_address0;

assign hist0_4_m_omask_V_address1 = 2'd0;

assign hist0_4_m_omask_V_ce0 = encode4_U0_hists0_4_m_omask_V_ce0;

assign hist0_4_m_omask_V_ce1 = 1'b0;

assign hist0_4_m_omask_V_d0 = 32'd0;

assign hist0_4_m_omask_V_d1 = 32'd0;

assign hist0_4_m_omask_V_read = encode4_U0_hists0_4_m_omask_V_write;

assign hist0_4_m_omask_V_we0 = 1'b0;

assign hist0_4_m_omask_V_we1 = 1'b0;

assign hist0_5_m_bins_0_V_address0 = encode4_U0_hists0_5_m_bins_0_s_address0;

assign hist0_5_m_bins_0_V_address1 = 7'd0;

assign hist0_5_m_bins_0_V_ce0 = encode4_U0_hists0_5_m_bins_0_s_ce0;

assign hist0_5_m_bins_0_V_ce1 = 1'b0;

assign hist0_5_m_bins_0_V_d0 = 10'd0;

assign hist0_5_m_bins_0_V_d1 = 10'd0;

assign hist0_5_m_bins_0_V_read = encode4_U0_hists0_5_m_bins_0_s_write;

assign hist0_5_m_bins_0_V_we0 = 1'b0;

assign hist0_5_m_bins_0_V_we1 = 1'b0;

assign hist0_5_m_bins_1_V_address0 = encode4_U0_hists0_5_m_bins_1_s_address0;

assign hist0_5_m_bins_1_V_address1 = 6'd0;

assign hist0_5_m_bins_1_V_ce0 = encode4_U0_hists0_5_m_bins_1_s_ce0;

assign hist0_5_m_bins_1_V_ce1 = 1'b0;

assign hist0_5_m_bins_1_V_d0 = 10'd0;

assign hist0_5_m_bins_1_V_d1 = 10'd0;

assign hist0_5_m_bins_1_V_read = encode4_U0_hists0_5_m_bins_1_s_write;

assign hist0_5_m_bins_1_V_we0 = 1'b0;

assign hist0_5_m_bins_1_V_we1 = 1'b0;

assign hist0_5_m_maxcnt_V_address0 = encode4_U0_hists0_5_m_maxcnt_V_address0;

assign hist0_5_m_maxcnt_V_address1 = 2'd0;

assign hist0_5_m_maxcnt_V_ce0 = encode4_U0_hists0_5_m_maxcnt_V_ce0;

assign hist0_5_m_maxcnt_V_ce1 = 1'b0;

assign hist0_5_m_maxcnt_V_d0 = 10'd0;

assign hist0_5_m_maxcnt_V_d1 = 10'd0;

assign hist0_5_m_maxcnt_V_read = encode4_U0_hists0_5_m_maxcnt_V_write;

assign hist0_5_m_maxcnt_V_we0 = 1'b0;

assign hist0_5_m_maxcnt_V_we1 = 1'b0;

assign hist0_5_m_nobits_V_address0 = encode4_U0_hists0_5_m_nobits_V_address0;

assign hist0_5_m_nobits_V_address1 = 2'd0;

assign hist0_5_m_nobits_V_ce0 = encode4_U0_hists0_5_m_nobits_V_ce0;

assign hist0_5_m_nobits_V_ce1 = 1'b0;

assign hist0_5_m_nobits_V_d0 = 4'd0;

assign hist0_5_m_nobits_V_d1 = 4'd0;

assign hist0_5_m_nobits_V_read = encode4_U0_hists0_5_m_nobits_V_write;

assign hist0_5_m_nobits_V_we0 = 1'b0;

assign hist0_5_m_nobits_V_we1 = 1'b0;

assign hist0_5_m_omask_V_address0 = encode4_U0_hists0_5_m_omask_V_address0;

assign hist0_5_m_omask_V_address1 = 2'd0;

assign hist0_5_m_omask_V_ce0 = encode4_U0_hists0_5_m_omask_V_ce0;

assign hist0_5_m_omask_V_ce1 = 1'b0;

assign hist0_5_m_omask_V_d0 = 32'd0;

assign hist0_5_m_omask_V_d1 = 32'd0;

assign hist0_5_m_omask_V_read = encode4_U0_hists0_5_m_omask_V_write;

assign hist0_5_m_omask_V_we0 = 1'b0;

assign hist0_5_m_omask_V_we1 = 1'b0;

assign hist0_6_m_bins_0_V_address0 = encode4_U0_hists0_6_m_bins_0_s_address0;

assign hist0_6_m_bins_0_V_address1 = 7'd0;

assign hist0_6_m_bins_0_V_ce0 = encode4_U0_hists0_6_m_bins_0_s_ce0;

assign hist0_6_m_bins_0_V_ce1 = 1'b0;

assign hist0_6_m_bins_0_V_d0 = 10'd0;

assign hist0_6_m_bins_0_V_d1 = 10'd0;

assign hist0_6_m_bins_0_V_read = encode4_U0_hists0_6_m_bins_0_s_write;

assign hist0_6_m_bins_0_V_we0 = 1'b0;

assign hist0_6_m_bins_0_V_we1 = 1'b0;

assign hist0_6_m_bins_1_V_address0 = encode4_U0_hists0_6_m_bins_1_s_address0;

assign hist0_6_m_bins_1_V_address1 = 6'd0;

assign hist0_6_m_bins_1_V_ce0 = encode4_U0_hists0_6_m_bins_1_s_ce0;

assign hist0_6_m_bins_1_V_ce1 = 1'b0;

assign hist0_6_m_bins_1_V_d0 = 10'd0;

assign hist0_6_m_bins_1_V_d1 = 10'd0;

assign hist0_6_m_bins_1_V_read = encode4_U0_hists0_6_m_bins_1_s_write;

assign hist0_6_m_bins_1_V_we0 = 1'b0;

assign hist0_6_m_bins_1_V_we1 = 1'b0;

assign hist0_6_m_maxcnt_V_address0 = encode4_U0_hists0_6_m_maxcnt_V_address0;

assign hist0_6_m_maxcnt_V_address1 = 2'd0;

assign hist0_6_m_maxcnt_V_ce0 = encode4_U0_hists0_6_m_maxcnt_V_ce0;

assign hist0_6_m_maxcnt_V_ce1 = 1'b0;

assign hist0_6_m_maxcnt_V_d0 = 10'd0;

assign hist0_6_m_maxcnt_V_d1 = 10'd0;

assign hist0_6_m_maxcnt_V_read = encode4_U0_hists0_6_m_maxcnt_V_write;

assign hist0_6_m_maxcnt_V_we0 = 1'b0;

assign hist0_6_m_maxcnt_V_we1 = 1'b0;

assign hist0_6_m_nobits_V_address0 = encode4_U0_hists0_6_m_nobits_V_address0;

assign hist0_6_m_nobits_V_address1 = 2'd0;

assign hist0_6_m_nobits_V_ce0 = encode4_U0_hists0_6_m_nobits_V_ce0;

assign hist0_6_m_nobits_V_ce1 = 1'b0;

assign hist0_6_m_nobits_V_d0 = 4'd0;

assign hist0_6_m_nobits_V_d1 = 4'd0;

assign hist0_6_m_nobits_V_read = encode4_U0_hists0_6_m_nobits_V_write;

assign hist0_6_m_nobits_V_we0 = 1'b0;

assign hist0_6_m_nobits_V_we1 = 1'b0;

assign hist0_6_m_omask_V_address0 = encode4_U0_hists0_6_m_omask_V_address0;

assign hist0_6_m_omask_V_address1 = 2'd0;

assign hist0_6_m_omask_V_ce0 = encode4_U0_hists0_6_m_omask_V_ce0;

assign hist0_6_m_omask_V_ce1 = 1'b0;

assign hist0_6_m_omask_V_d0 = 32'd0;

assign hist0_6_m_omask_V_d1 = 32'd0;

assign hist0_6_m_omask_V_read = encode4_U0_hists0_6_m_omask_V_write;

assign hist0_6_m_omask_V_we0 = 1'b0;

assign hist0_6_m_omask_V_we1 = 1'b0;

assign hist0_7_m_bins_0_V_address0 = encode4_U0_hists0_7_m_bins_0_s_address0;

assign hist0_7_m_bins_0_V_address1 = 7'd0;

assign hist0_7_m_bins_0_V_ce0 = encode4_U0_hists0_7_m_bins_0_s_ce0;

assign hist0_7_m_bins_0_V_ce1 = 1'b0;

assign hist0_7_m_bins_0_V_d0 = 10'd0;

assign hist0_7_m_bins_0_V_d1 = 10'd0;

assign hist0_7_m_bins_0_V_read = encode4_U0_hists0_7_m_bins_0_s_write;

assign hist0_7_m_bins_0_V_we0 = 1'b0;

assign hist0_7_m_bins_0_V_we1 = 1'b0;

assign hist0_7_m_bins_1_V_address0 = encode4_U0_hists0_7_m_bins_1_s_address0;

assign hist0_7_m_bins_1_V_address1 = 6'd0;

assign hist0_7_m_bins_1_V_ce0 = encode4_U0_hists0_7_m_bins_1_s_ce0;

assign hist0_7_m_bins_1_V_ce1 = 1'b0;

assign hist0_7_m_bins_1_V_d0 = 10'd0;

assign hist0_7_m_bins_1_V_d1 = 10'd0;

assign hist0_7_m_bins_1_V_read = encode4_U0_hists0_7_m_bins_1_s_write;

assign hist0_7_m_bins_1_V_we0 = 1'b0;

assign hist0_7_m_bins_1_V_we1 = 1'b0;

assign hist0_7_m_maxcnt_V_address0 = encode4_U0_hists0_7_m_maxcnt_V_address0;

assign hist0_7_m_maxcnt_V_address1 = 2'd0;

assign hist0_7_m_maxcnt_V_ce0 = encode4_U0_hists0_7_m_maxcnt_V_ce0;

assign hist0_7_m_maxcnt_V_ce1 = 1'b0;

assign hist0_7_m_maxcnt_V_d0 = 10'd0;

assign hist0_7_m_maxcnt_V_d1 = 10'd0;

assign hist0_7_m_maxcnt_V_read = encode4_U0_hists0_7_m_maxcnt_V_write;

assign hist0_7_m_maxcnt_V_we0 = 1'b0;

assign hist0_7_m_maxcnt_V_we1 = 1'b0;

assign hist0_7_m_nobits_V_address0 = encode4_U0_hists0_7_m_nobits_V_address0;

assign hist0_7_m_nobits_V_address1 = 2'd0;

assign hist0_7_m_nobits_V_ce0 = encode4_U0_hists0_7_m_nobits_V_ce0;

assign hist0_7_m_nobits_V_ce1 = 1'b0;

assign hist0_7_m_nobits_V_d0 = 4'd0;

assign hist0_7_m_nobits_V_d1 = 4'd0;

assign hist0_7_m_nobits_V_read = encode4_U0_hists0_7_m_nobits_V_write;

assign hist0_7_m_nobits_V_we0 = 1'b0;

assign hist0_7_m_nobits_V_we1 = 1'b0;

assign hist0_7_m_omask_V_address0 = encode4_U0_hists0_7_m_omask_V_address0;

assign hist0_7_m_omask_V_address1 = 2'd0;

assign hist0_7_m_omask_V_ce0 = encode4_U0_hists0_7_m_omask_V_ce0;

assign hist0_7_m_omask_V_ce1 = 1'b0;

assign hist0_7_m_omask_V_d0 = 32'd0;

assign hist0_7_m_omask_V_d1 = 32'd0;

assign hist0_7_m_omask_V_read = encode4_U0_hists0_7_m_omask_V_write;

assign hist0_7_m_omask_V_we0 = 1'b0;

assign hist0_7_m_omask_V_we1 = 1'b0;

assign hist1_0_m_bins_0_V_address0 = encode4_U0_hists1_0_m_bins_0_s_address0;

assign hist1_0_m_bins_0_V_address1 = 7'd0;

assign hist1_0_m_bins_0_V_ce0 = encode4_U0_hists1_0_m_bins_0_s_ce0;

assign hist1_0_m_bins_0_V_ce1 = 1'b0;

assign hist1_0_m_bins_0_V_d0 = 10'd0;

assign hist1_0_m_bins_0_V_d1 = 10'd0;

assign hist1_0_m_bins_0_V_read = encode4_U0_hists1_0_m_bins_0_s_write;

assign hist1_0_m_bins_0_V_we0 = 1'b0;

assign hist1_0_m_bins_0_V_we1 = 1'b0;

assign hist1_0_m_bins_1_V_address0 = encode4_U0_hists1_0_m_bins_1_s_address0;

assign hist1_0_m_bins_1_V_address1 = 6'd0;

assign hist1_0_m_bins_1_V_ce0 = encode4_U0_hists1_0_m_bins_1_s_ce0;

assign hist1_0_m_bins_1_V_ce1 = 1'b0;

assign hist1_0_m_bins_1_V_d0 = 10'd0;

assign hist1_0_m_bins_1_V_d1 = 10'd0;

assign hist1_0_m_bins_1_V_read = encode4_U0_hists1_0_m_bins_1_s_write;

assign hist1_0_m_bins_1_V_we0 = 1'b0;

assign hist1_0_m_bins_1_V_we1 = 1'b0;

assign hist1_0_m_maxcnt_V_address0 = encode4_U0_hists1_0_m_maxcnt_V_address0;

assign hist1_0_m_maxcnt_V_address1 = 2'd0;

assign hist1_0_m_maxcnt_V_ce0 = encode4_U0_hists1_0_m_maxcnt_V_ce0;

assign hist1_0_m_maxcnt_V_ce1 = 1'b0;

assign hist1_0_m_maxcnt_V_d0 = 10'd0;

assign hist1_0_m_maxcnt_V_d1 = 10'd0;

assign hist1_0_m_maxcnt_V_read = encode4_U0_hists1_0_m_maxcnt_V_write;

assign hist1_0_m_maxcnt_V_we0 = 1'b0;

assign hist1_0_m_maxcnt_V_we1 = 1'b0;

assign hist1_0_m_nobits_V_address0 = encode4_U0_hists1_0_m_nobits_V_address0;

assign hist1_0_m_nobits_V_address1 = 2'd0;

assign hist1_0_m_nobits_V_ce0 = encode4_U0_hists1_0_m_nobits_V_ce0;

assign hist1_0_m_nobits_V_ce1 = 1'b0;

assign hist1_0_m_nobits_V_d0 = 4'd0;

assign hist1_0_m_nobits_V_d1 = 4'd0;

assign hist1_0_m_nobits_V_read = encode4_U0_hists1_0_m_nobits_V_write;

assign hist1_0_m_nobits_V_we0 = 1'b0;

assign hist1_0_m_nobits_V_we1 = 1'b0;

assign hist1_0_m_omask_V_address0 = encode4_U0_hists1_0_m_omask_V_address0;

assign hist1_0_m_omask_V_address1 = 2'd0;

assign hist1_0_m_omask_V_ce0 = encode4_U0_hists1_0_m_omask_V_ce0;

assign hist1_0_m_omask_V_ce1 = 1'b0;

assign hist1_0_m_omask_V_d0 = 32'd0;

assign hist1_0_m_omask_V_d1 = 32'd0;

assign hist1_0_m_omask_V_read = encode4_U0_hists1_0_m_omask_V_write;

assign hist1_0_m_omask_V_we0 = 1'b0;

assign hist1_0_m_omask_V_we1 = 1'b0;

assign hist1_1_m_bins_0_V_address0 = encode4_U0_hists1_1_m_bins_0_s_address0;

assign hist1_1_m_bins_0_V_address1 = 7'd0;

assign hist1_1_m_bins_0_V_ce0 = encode4_U0_hists1_1_m_bins_0_s_ce0;

assign hist1_1_m_bins_0_V_ce1 = 1'b0;

assign hist1_1_m_bins_0_V_d0 = 10'd0;

assign hist1_1_m_bins_0_V_d1 = 10'd0;

assign hist1_1_m_bins_0_V_read = encode4_U0_hists1_1_m_bins_0_s_write;

assign hist1_1_m_bins_0_V_we0 = 1'b0;

assign hist1_1_m_bins_0_V_we1 = 1'b0;

assign hist1_1_m_bins_1_V_address0 = encode4_U0_hists1_1_m_bins_1_s_address0;

assign hist1_1_m_bins_1_V_address1 = 6'd0;

assign hist1_1_m_bins_1_V_ce0 = encode4_U0_hists1_1_m_bins_1_s_ce0;

assign hist1_1_m_bins_1_V_ce1 = 1'b0;

assign hist1_1_m_bins_1_V_d0 = 10'd0;

assign hist1_1_m_bins_1_V_d1 = 10'd0;

assign hist1_1_m_bins_1_V_read = encode4_U0_hists1_1_m_bins_1_s_write;

assign hist1_1_m_bins_1_V_we0 = 1'b0;

assign hist1_1_m_bins_1_V_we1 = 1'b0;

assign hist1_1_m_maxcnt_V_address0 = encode4_U0_hists1_1_m_maxcnt_V_address0;

assign hist1_1_m_maxcnt_V_address1 = 2'd0;

assign hist1_1_m_maxcnt_V_ce0 = encode4_U0_hists1_1_m_maxcnt_V_ce0;

assign hist1_1_m_maxcnt_V_ce1 = 1'b0;

assign hist1_1_m_maxcnt_V_d0 = 10'd0;

assign hist1_1_m_maxcnt_V_d1 = 10'd0;

assign hist1_1_m_maxcnt_V_read = encode4_U0_hists1_1_m_maxcnt_V_write;

assign hist1_1_m_maxcnt_V_we0 = 1'b0;

assign hist1_1_m_maxcnt_V_we1 = 1'b0;

assign hist1_1_m_nobits_V_address0 = encode4_U0_hists1_1_m_nobits_V_address0;

assign hist1_1_m_nobits_V_address1 = 2'd0;

assign hist1_1_m_nobits_V_ce0 = encode4_U0_hists1_1_m_nobits_V_ce0;

assign hist1_1_m_nobits_V_ce1 = 1'b0;

assign hist1_1_m_nobits_V_d0 = 4'd0;

assign hist1_1_m_nobits_V_d1 = 4'd0;

assign hist1_1_m_nobits_V_read = encode4_U0_hists1_1_m_nobits_V_write;

assign hist1_1_m_nobits_V_we0 = 1'b0;

assign hist1_1_m_nobits_V_we1 = 1'b0;

assign hist1_1_m_omask_V_address0 = encode4_U0_hists1_1_m_omask_V_address0;

assign hist1_1_m_omask_V_address1 = 2'd0;

assign hist1_1_m_omask_V_ce0 = encode4_U0_hists1_1_m_omask_V_ce0;

assign hist1_1_m_omask_V_ce1 = 1'b0;

assign hist1_1_m_omask_V_d0 = 32'd0;

assign hist1_1_m_omask_V_d1 = 32'd0;

assign hist1_1_m_omask_V_read = encode4_U0_hists1_1_m_omask_V_write;

assign hist1_1_m_omask_V_we0 = 1'b0;

assign hist1_1_m_omask_V_we1 = 1'b0;

assign hist1_2_m_bins_0_V_address0 = encode4_U0_hists1_2_m_bins_0_s_address0;

assign hist1_2_m_bins_0_V_address1 = 7'd0;

assign hist1_2_m_bins_0_V_ce0 = encode4_U0_hists1_2_m_bins_0_s_ce0;

assign hist1_2_m_bins_0_V_ce1 = 1'b0;

assign hist1_2_m_bins_0_V_d0 = 10'd0;

assign hist1_2_m_bins_0_V_d1 = 10'd0;

assign hist1_2_m_bins_0_V_read = encode4_U0_hists1_2_m_bins_0_s_write;

assign hist1_2_m_bins_0_V_we0 = 1'b0;

assign hist1_2_m_bins_0_V_we1 = 1'b0;

assign hist1_2_m_bins_1_V_address0 = encode4_U0_hists1_2_m_bins_1_s_address0;

assign hist1_2_m_bins_1_V_address1 = 6'd0;

assign hist1_2_m_bins_1_V_ce0 = encode4_U0_hists1_2_m_bins_1_s_ce0;

assign hist1_2_m_bins_1_V_ce1 = 1'b0;

assign hist1_2_m_bins_1_V_d0 = 10'd0;

assign hist1_2_m_bins_1_V_d1 = 10'd0;

assign hist1_2_m_bins_1_V_read = encode4_U0_hists1_2_m_bins_1_s_write;

assign hist1_2_m_bins_1_V_we0 = 1'b0;

assign hist1_2_m_bins_1_V_we1 = 1'b0;

assign hist1_2_m_maxcnt_V_address0 = encode4_U0_hists1_2_m_maxcnt_V_address0;

assign hist1_2_m_maxcnt_V_address1 = 2'd0;

assign hist1_2_m_maxcnt_V_ce0 = encode4_U0_hists1_2_m_maxcnt_V_ce0;

assign hist1_2_m_maxcnt_V_ce1 = 1'b0;

assign hist1_2_m_maxcnt_V_d0 = 10'd0;

assign hist1_2_m_maxcnt_V_d1 = 10'd0;

assign hist1_2_m_maxcnt_V_read = encode4_U0_hists1_2_m_maxcnt_V_write;

assign hist1_2_m_maxcnt_V_we0 = 1'b0;

assign hist1_2_m_maxcnt_V_we1 = 1'b0;

assign hist1_2_m_nobits_V_address0 = encode4_U0_hists1_2_m_nobits_V_address0;

assign hist1_2_m_nobits_V_address1 = 2'd0;

assign hist1_2_m_nobits_V_ce0 = encode4_U0_hists1_2_m_nobits_V_ce0;

assign hist1_2_m_nobits_V_ce1 = 1'b0;

assign hist1_2_m_nobits_V_d0 = 4'd0;

assign hist1_2_m_nobits_V_d1 = 4'd0;

assign hist1_2_m_nobits_V_read = encode4_U0_hists1_2_m_nobits_V_write;

assign hist1_2_m_nobits_V_we0 = 1'b0;

assign hist1_2_m_nobits_V_we1 = 1'b0;

assign hist1_2_m_omask_V_address0 = encode4_U0_hists1_2_m_omask_V_address0;

assign hist1_2_m_omask_V_address1 = 2'd0;

assign hist1_2_m_omask_V_ce0 = encode4_U0_hists1_2_m_omask_V_ce0;

assign hist1_2_m_omask_V_ce1 = 1'b0;

assign hist1_2_m_omask_V_d0 = 32'd0;

assign hist1_2_m_omask_V_d1 = 32'd0;

assign hist1_2_m_omask_V_read = encode4_U0_hists1_2_m_omask_V_write;

assign hist1_2_m_omask_V_we0 = 1'b0;

assign hist1_2_m_omask_V_we1 = 1'b0;

assign hist1_3_m_bins_0_V_address0 = encode4_U0_hists1_3_m_bins_0_s_address0;

assign hist1_3_m_bins_0_V_address1 = 7'd0;

assign hist1_3_m_bins_0_V_ce0 = encode4_U0_hists1_3_m_bins_0_s_ce0;

assign hist1_3_m_bins_0_V_ce1 = 1'b0;

assign hist1_3_m_bins_0_V_d0 = 10'd0;

assign hist1_3_m_bins_0_V_d1 = 10'd0;

assign hist1_3_m_bins_0_V_read = encode4_U0_hists1_3_m_bins_0_s_write;

assign hist1_3_m_bins_0_V_we0 = 1'b0;

assign hist1_3_m_bins_0_V_we1 = 1'b0;

assign hist1_3_m_bins_1_V_address0 = encode4_U0_hists1_3_m_bins_1_s_address0;

assign hist1_3_m_bins_1_V_address1 = 6'd0;

assign hist1_3_m_bins_1_V_ce0 = encode4_U0_hists1_3_m_bins_1_s_ce0;

assign hist1_3_m_bins_1_V_ce1 = 1'b0;

assign hist1_3_m_bins_1_V_d0 = 10'd0;

assign hist1_3_m_bins_1_V_d1 = 10'd0;

assign hist1_3_m_bins_1_V_read = encode4_U0_hists1_3_m_bins_1_s_write;

assign hist1_3_m_bins_1_V_we0 = 1'b0;

assign hist1_3_m_bins_1_V_we1 = 1'b0;

assign hist1_3_m_maxcnt_V_address0 = encode4_U0_hists1_3_m_maxcnt_V_address0;

assign hist1_3_m_maxcnt_V_address1 = 2'd0;

assign hist1_3_m_maxcnt_V_ce0 = encode4_U0_hists1_3_m_maxcnt_V_ce0;

assign hist1_3_m_maxcnt_V_ce1 = 1'b0;

assign hist1_3_m_maxcnt_V_d0 = 10'd0;

assign hist1_3_m_maxcnt_V_d1 = 10'd0;

assign hist1_3_m_maxcnt_V_read = encode4_U0_hists1_3_m_maxcnt_V_write;

assign hist1_3_m_maxcnt_V_we0 = 1'b0;

assign hist1_3_m_maxcnt_V_we1 = 1'b0;

assign hist1_3_m_nobits_V_address0 = encode4_U0_hists1_3_m_nobits_V_address0;

assign hist1_3_m_nobits_V_address1 = 2'd0;

assign hist1_3_m_nobits_V_ce0 = encode4_U0_hists1_3_m_nobits_V_ce0;

assign hist1_3_m_nobits_V_ce1 = 1'b0;

assign hist1_3_m_nobits_V_d0 = 4'd0;

assign hist1_3_m_nobits_V_d1 = 4'd0;

assign hist1_3_m_nobits_V_read = encode4_U0_hists1_3_m_nobits_V_write;

assign hist1_3_m_nobits_V_we0 = 1'b0;

assign hist1_3_m_nobits_V_we1 = 1'b0;

assign hist1_3_m_omask_V_address0 = encode4_U0_hists1_3_m_omask_V_address0;

assign hist1_3_m_omask_V_address1 = 2'd0;

assign hist1_3_m_omask_V_ce0 = encode4_U0_hists1_3_m_omask_V_ce0;

assign hist1_3_m_omask_V_ce1 = 1'b0;

assign hist1_3_m_omask_V_d0 = 32'd0;

assign hist1_3_m_omask_V_d1 = 32'd0;

assign hist1_3_m_omask_V_read = encode4_U0_hists1_3_m_omask_V_write;

assign hist1_3_m_omask_V_we0 = 1'b0;

assign hist1_3_m_omask_V_we1 = 1'b0;

assign hist1_4_m_bins_0_V_address0 = encode4_U0_hists1_4_m_bins_0_s_address0;

assign hist1_4_m_bins_0_V_address1 = 7'd0;

assign hist1_4_m_bins_0_V_ce0 = encode4_U0_hists1_4_m_bins_0_s_ce0;

assign hist1_4_m_bins_0_V_ce1 = 1'b0;

assign hist1_4_m_bins_0_V_d0 = 10'd0;

assign hist1_4_m_bins_0_V_d1 = 10'd0;

assign hist1_4_m_bins_0_V_read = encode4_U0_hists1_4_m_bins_0_s_write;

assign hist1_4_m_bins_0_V_we0 = 1'b0;

assign hist1_4_m_bins_0_V_we1 = 1'b0;

assign hist1_4_m_bins_1_V_address0 = encode4_U0_hists1_4_m_bins_1_s_address0;

assign hist1_4_m_bins_1_V_address1 = 6'd0;

assign hist1_4_m_bins_1_V_ce0 = encode4_U0_hists1_4_m_bins_1_s_ce0;

assign hist1_4_m_bins_1_V_ce1 = 1'b0;

assign hist1_4_m_bins_1_V_d0 = 10'd0;

assign hist1_4_m_bins_1_V_d1 = 10'd0;

assign hist1_4_m_bins_1_V_read = encode4_U0_hists1_4_m_bins_1_s_write;

assign hist1_4_m_bins_1_V_we0 = 1'b0;

assign hist1_4_m_bins_1_V_we1 = 1'b0;

assign hist1_4_m_maxcnt_V_address0 = encode4_U0_hists1_4_m_maxcnt_V_address0;

assign hist1_4_m_maxcnt_V_address1 = 2'd0;

assign hist1_4_m_maxcnt_V_ce0 = encode4_U0_hists1_4_m_maxcnt_V_ce0;

assign hist1_4_m_maxcnt_V_ce1 = 1'b0;

assign hist1_4_m_maxcnt_V_d0 = 10'd0;

assign hist1_4_m_maxcnt_V_d1 = 10'd0;

assign hist1_4_m_maxcnt_V_read = encode4_U0_hists1_4_m_maxcnt_V_write;

assign hist1_4_m_maxcnt_V_we0 = 1'b0;

assign hist1_4_m_maxcnt_V_we1 = 1'b0;

assign hist1_4_m_nobits_V_address0 = encode4_U0_hists1_4_m_nobits_V_address0;

assign hist1_4_m_nobits_V_address1 = 2'd0;

assign hist1_4_m_nobits_V_ce0 = encode4_U0_hists1_4_m_nobits_V_ce0;

assign hist1_4_m_nobits_V_ce1 = 1'b0;

assign hist1_4_m_nobits_V_d0 = 4'd0;

assign hist1_4_m_nobits_V_d1 = 4'd0;

assign hist1_4_m_nobits_V_read = encode4_U0_hists1_4_m_nobits_V_write;

assign hist1_4_m_nobits_V_we0 = 1'b0;

assign hist1_4_m_nobits_V_we1 = 1'b0;

assign hist1_4_m_omask_V_address0 = encode4_U0_hists1_4_m_omask_V_address0;

assign hist1_4_m_omask_V_address1 = 2'd0;

assign hist1_4_m_omask_V_ce0 = encode4_U0_hists1_4_m_omask_V_ce0;

assign hist1_4_m_omask_V_ce1 = 1'b0;

assign hist1_4_m_omask_V_d0 = 32'd0;

assign hist1_4_m_omask_V_d1 = 32'd0;

assign hist1_4_m_omask_V_read = encode4_U0_hists1_4_m_omask_V_write;

assign hist1_4_m_omask_V_we0 = 1'b0;

assign hist1_4_m_omask_V_we1 = 1'b0;

assign hist1_5_m_bins_0_V_address0 = encode4_U0_hists1_5_m_bins_0_s_address0;

assign hist1_5_m_bins_0_V_address1 = 7'd0;

assign hist1_5_m_bins_0_V_ce0 = encode4_U0_hists1_5_m_bins_0_s_ce0;

assign hist1_5_m_bins_0_V_ce1 = 1'b0;

assign hist1_5_m_bins_0_V_d0 = 10'd0;

assign hist1_5_m_bins_0_V_d1 = 10'd0;

assign hist1_5_m_bins_0_V_read = encode4_U0_hists1_5_m_bins_0_s_write;

assign hist1_5_m_bins_0_V_we0 = 1'b0;

assign hist1_5_m_bins_0_V_we1 = 1'b0;

assign hist1_5_m_bins_1_V_address0 = encode4_U0_hists1_5_m_bins_1_s_address0;

assign hist1_5_m_bins_1_V_address1 = 6'd0;

assign hist1_5_m_bins_1_V_ce0 = encode4_U0_hists1_5_m_bins_1_s_ce0;

assign hist1_5_m_bins_1_V_ce1 = 1'b0;

assign hist1_5_m_bins_1_V_d0 = 10'd0;

assign hist1_5_m_bins_1_V_d1 = 10'd0;

assign hist1_5_m_bins_1_V_read = encode4_U0_hists1_5_m_bins_1_s_write;

assign hist1_5_m_bins_1_V_we0 = 1'b0;

assign hist1_5_m_bins_1_V_we1 = 1'b0;

assign hist1_5_m_maxcnt_V_address0 = encode4_U0_hists1_5_m_maxcnt_V_address0;

assign hist1_5_m_maxcnt_V_address1 = 2'd0;

assign hist1_5_m_maxcnt_V_ce0 = encode4_U0_hists1_5_m_maxcnt_V_ce0;

assign hist1_5_m_maxcnt_V_ce1 = 1'b0;

assign hist1_5_m_maxcnt_V_d0 = 10'd0;

assign hist1_5_m_maxcnt_V_d1 = 10'd0;

assign hist1_5_m_maxcnt_V_read = encode4_U0_hists1_5_m_maxcnt_V_write;

assign hist1_5_m_maxcnt_V_we0 = 1'b0;

assign hist1_5_m_maxcnt_V_we1 = 1'b0;

assign hist1_5_m_nobits_V_address0 = encode4_U0_hists1_5_m_nobits_V_address0;

assign hist1_5_m_nobits_V_address1 = 2'd0;

assign hist1_5_m_nobits_V_ce0 = encode4_U0_hists1_5_m_nobits_V_ce0;

assign hist1_5_m_nobits_V_ce1 = 1'b0;

assign hist1_5_m_nobits_V_d0 = 4'd0;

assign hist1_5_m_nobits_V_d1 = 4'd0;

assign hist1_5_m_nobits_V_read = encode4_U0_hists1_5_m_nobits_V_write;

assign hist1_5_m_nobits_V_we0 = 1'b0;

assign hist1_5_m_nobits_V_we1 = 1'b0;

assign hist1_5_m_omask_V_address0 = encode4_U0_hists1_5_m_omask_V_address0;

assign hist1_5_m_omask_V_address1 = 2'd0;

assign hist1_5_m_omask_V_ce0 = encode4_U0_hists1_5_m_omask_V_ce0;

assign hist1_5_m_omask_V_ce1 = 1'b0;

assign hist1_5_m_omask_V_d0 = 32'd0;

assign hist1_5_m_omask_V_d1 = 32'd0;

assign hist1_5_m_omask_V_read = encode4_U0_hists1_5_m_omask_V_write;

assign hist1_5_m_omask_V_we0 = 1'b0;

assign hist1_5_m_omask_V_we1 = 1'b0;

assign hist1_6_m_bins_0_V_address0 = encode4_U0_hists1_6_m_bins_0_s_address0;

assign hist1_6_m_bins_0_V_address1 = 7'd0;

assign hist1_6_m_bins_0_V_ce0 = encode4_U0_hists1_6_m_bins_0_s_ce0;

assign hist1_6_m_bins_0_V_ce1 = 1'b0;

assign hist1_6_m_bins_0_V_d0 = 10'd0;

assign hist1_6_m_bins_0_V_d1 = 10'd0;

assign hist1_6_m_bins_0_V_read = encode4_U0_hists1_6_m_bins_0_s_write;

assign hist1_6_m_bins_0_V_we0 = 1'b0;

assign hist1_6_m_bins_0_V_we1 = 1'b0;

assign hist1_6_m_bins_1_V_address0 = encode4_U0_hists1_6_m_bins_1_s_address0;

assign hist1_6_m_bins_1_V_address1 = 6'd0;

assign hist1_6_m_bins_1_V_ce0 = encode4_U0_hists1_6_m_bins_1_s_ce0;

assign hist1_6_m_bins_1_V_ce1 = 1'b0;

assign hist1_6_m_bins_1_V_d0 = 10'd0;

assign hist1_6_m_bins_1_V_d1 = 10'd0;

assign hist1_6_m_bins_1_V_read = encode4_U0_hists1_6_m_bins_1_s_write;

assign hist1_6_m_bins_1_V_we0 = 1'b0;

assign hist1_6_m_bins_1_V_we1 = 1'b0;

assign hist1_6_m_maxcnt_V_address0 = encode4_U0_hists1_6_m_maxcnt_V_address0;

assign hist1_6_m_maxcnt_V_address1 = 2'd0;

assign hist1_6_m_maxcnt_V_ce0 = encode4_U0_hists1_6_m_maxcnt_V_ce0;

assign hist1_6_m_maxcnt_V_ce1 = 1'b0;

assign hist1_6_m_maxcnt_V_d0 = 10'd0;

assign hist1_6_m_maxcnt_V_d1 = 10'd0;

assign hist1_6_m_maxcnt_V_read = encode4_U0_hists1_6_m_maxcnt_V_write;

assign hist1_6_m_maxcnt_V_we0 = 1'b0;

assign hist1_6_m_maxcnt_V_we1 = 1'b0;

assign hist1_6_m_nobits_V_address0 = encode4_U0_hists1_6_m_nobits_V_address0;

assign hist1_6_m_nobits_V_address1 = 2'd0;

assign hist1_6_m_nobits_V_ce0 = encode4_U0_hists1_6_m_nobits_V_ce0;

assign hist1_6_m_nobits_V_ce1 = 1'b0;

assign hist1_6_m_nobits_V_d0 = 4'd0;

assign hist1_6_m_nobits_V_d1 = 4'd0;

assign hist1_6_m_nobits_V_read = encode4_U0_hists1_6_m_nobits_V_write;

assign hist1_6_m_nobits_V_we0 = 1'b0;

assign hist1_6_m_nobits_V_we1 = 1'b0;

assign hist1_6_m_omask_V_address0 = encode4_U0_hists1_6_m_omask_V_address0;

assign hist1_6_m_omask_V_address1 = 2'd0;

assign hist1_6_m_omask_V_ce0 = encode4_U0_hists1_6_m_omask_V_ce0;

assign hist1_6_m_omask_V_ce1 = 1'b0;

assign hist1_6_m_omask_V_d0 = 32'd0;

assign hist1_6_m_omask_V_d1 = 32'd0;

assign hist1_6_m_omask_V_read = encode4_U0_hists1_6_m_omask_V_write;

assign hist1_6_m_omask_V_we0 = 1'b0;

assign hist1_6_m_omask_V_we1 = 1'b0;

assign hist1_7_m_bins_0_V_address0 = encode4_U0_hists1_7_m_bins_0_s_address0;

assign hist1_7_m_bins_0_V_address1 = 7'd0;

assign hist1_7_m_bins_0_V_ce0 = encode4_U0_hists1_7_m_bins_0_s_ce0;

assign hist1_7_m_bins_0_V_ce1 = 1'b0;

assign hist1_7_m_bins_0_V_d0 = 10'd0;

assign hist1_7_m_bins_0_V_d1 = 10'd0;

assign hist1_7_m_bins_0_V_read = encode4_U0_hists1_7_m_bins_0_s_write;

assign hist1_7_m_bins_0_V_we0 = 1'b0;

assign hist1_7_m_bins_0_V_we1 = 1'b0;

assign hist1_7_m_bins_1_V_address0 = encode4_U0_hists1_7_m_bins_1_s_address0;

assign hist1_7_m_bins_1_V_address1 = 6'd0;

assign hist1_7_m_bins_1_V_ce0 = encode4_U0_hists1_7_m_bins_1_s_ce0;

assign hist1_7_m_bins_1_V_ce1 = 1'b0;

assign hist1_7_m_bins_1_V_d0 = 10'd0;

assign hist1_7_m_bins_1_V_d1 = 10'd0;

assign hist1_7_m_bins_1_V_read = encode4_U0_hists1_7_m_bins_1_s_write;

assign hist1_7_m_bins_1_V_we0 = 1'b0;

assign hist1_7_m_bins_1_V_we1 = 1'b0;

assign hist1_7_m_maxcnt_V_address0 = encode4_U0_hists1_7_m_maxcnt_V_address0;

assign hist1_7_m_maxcnt_V_address1 = 2'd0;

assign hist1_7_m_maxcnt_V_ce0 = encode4_U0_hists1_7_m_maxcnt_V_ce0;

assign hist1_7_m_maxcnt_V_ce1 = 1'b0;

assign hist1_7_m_maxcnt_V_d0 = 10'd0;

assign hist1_7_m_maxcnt_V_d1 = 10'd0;

assign hist1_7_m_maxcnt_V_read = encode4_U0_hists1_7_m_maxcnt_V_write;

assign hist1_7_m_maxcnt_V_we0 = 1'b0;

assign hist1_7_m_maxcnt_V_we1 = 1'b0;

assign hist1_7_m_nobits_V_address0 = encode4_U0_hists1_7_m_nobits_V_address0;

assign hist1_7_m_nobits_V_address1 = 2'd0;

assign hist1_7_m_nobits_V_ce0 = encode4_U0_hists1_7_m_nobits_V_ce0;

assign hist1_7_m_nobits_V_ce1 = 1'b0;

assign hist1_7_m_nobits_V_d0 = 4'd0;

assign hist1_7_m_nobits_V_d1 = 4'd0;

assign hist1_7_m_nobits_V_read = encode4_U0_hists1_7_m_nobits_V_write;

assign hist1_7_m_nobits_V_we0 = 1'b0;

assign hist1_7_m_nobits_V_we1 = 1'b0;

assign hist1_7_m_omask_V_address0 = encode4_U0_hists1_7_m_omask_V_address0;

assign hist1_7_m_omask_V_address1 = 2'd0;

assign hist1_7_m_omask_V_ce0 = encode4_U0_hists1_7_m_omask_V_ce0;

assign hist1_7_m_omask_V_ce1 = 1'b0;

assign hist1_7_m_omask_V_d0 = 32'd0;

assign hist1_7_m_omask_V_d1 = 32'd0;

assign hist1_7_m_omask_V_read = encode4_U0_hists1_7_m_omask_V_write;

assign hist1_7_m_omask_V_we0 = 1'b0;

assign hist1_7_m_omask_V_we1 = 1'b0;

assign hist2_0_m_bins_0_V_address0 = encode4_U0_hists2_0_m_bins_0_s_address0;

assign hist2_0_m_bins_0_V_address1 = 7'd0;

assign hist2_0_m_bins_0_V_ce0 = encode4_U0_hists2_0_m_bins_0_s_ce0;

assign hist2_0_m_bins_0_V_ce1 = 1'b0;

assign hist2_0_m_bins_0_V_d0 = 10'd0;

assign hist2_0_m_bins_0_V_d1 = 10'd0;

assign hist2_0_m_bins_0_V_read = encode4_U0_hists2_0_m_bins_0_s_write;

assign hist2_0_m_bins_0_V_we0 = 1'b0;

assign hist2_0_m_bins_0_V_we1 = 1'b0;

assign hist2_0_m_bins_1_V_address0 = encode4_U0_hists2_0_m_bins_1_s_address0;

assign hist2_0_m_bins_1_V_address1 = 6'd0;

assign hist2_0_m_bins_1_V_ce0 = encode4_U0_hists2_0_m_bins_1_s_ce0;

assign hist2_0_m_bins_1_V_ce1 = 1'b0;

assign hist2_0_m_bins_1_V_d0 = 10'd0;

assign hist2_0_m_bins_1_V_d1 = 10'd0;

assign hist2_0_m_bins_1_V_read = encode4_U0_hists2_0_m_bins_1_s_write;

assign hist2_0_m_bins_1_V_we0 = 1'b0;

assign hist2_0_m_bins_1_V_we1 = 1'b0;

assign hist2_0_m_maxcnt_V_address0 = encode4_U0_hists2_0_m_maxcnt_V_address0;

assign hist2_0_m_maxcnt_V_address1 = 2'd0;

assign hist2_0_m_maxcnt_V_ce0 = encode4_U0_hists2_0_m_maxcnt_V_ce0;

assign hist2_0_m_maxcnt_V_ce1 = 1'b0;

assign hist2_0_m_maxcnt_V_d0 = 10'd0;

assign hist2_0_m_maxcnt_V_d1 = 10'd0;

assign hist2_0_m_maxcnt_V_read = encode4_U0_hists2_0_m_maxcnt_V_write;

assign hist2_0_m_maxcnt_V_we0 = 1'b0;

assign hist2_0_m_maxcnt_V_we1 = 1'b0;

assign hist2_0_m_nobits_V_address0 = encode4_U0_hists2_0_m_nobits_V_address0;

assign hist2_0_m_nobits_V_address1 = 2'd0;

assign hist2_0_m_nobits_V_ce0 = encode4_U0_hists2_0_m_nobits_V_ce0;

assign hist2_0_m_nobits_V_ce1 = 1'b0;

assign hist2_0_m_nobits_V_d0 = 4'd0;

assign hist2_0_m_nobits_V_d1 = 4'd0;

assign hist2_0_m_nobits_V_read = encode4_U0_hists2_0_m_nobits_V_write;

assign hist2_0_m_nobits_V_we0 = 1'b0;

assign hist2_0_m_nobits_V_we1 = 1'b0;

assign hist2_0_m_omask_V_address0 = encode4_U0_hists2_0_m_omask_V_address0;

assign hist2_0_m_omask_V_address1 = 2'd0;

assign hist2_0_m_omask_V_ce0 = encode4_U0_hists2_0_m_omask_V_ce0;

assign hist2_0_m_omask_V_ce1 = 1'b0;

assign hist2_0_m_omask_V_d0 = 32'd0;

assign hist2_0_m_omask_V_d1 = 32'd0;

assign hist2_0_m_omask_V_read = encode4_U0_hists2_0_m_omask_V_write;

assign hist2_0_m_omask_V_we0 = 1'b0;

assign hist2_0_m_omask_V_we1 = 1'b0;

assign hist2_1_m_bins_0_V_address0 = encode4_U0_hists2_1_m_bins_0_s_address0;

assign hist2_1_m_bins_0_V_address1 = 7'd0;

assign hist2_1_m_bins_0_V_ce0 = encode4_U0_hists2_1_m_bins_0_s_ce0;

assign hist2_1_m_bins_0_V_ce1 = 1'b0;

assign hist2_1_m_bins_0_V_d0 = 10'd0;

assign hist2_1_m_bins_0_V_d1 = 10'd0;

assign hist2_1_m_bins_0_V_read = encode4_U0_hists2_1_m_bins_0_s_write;

assign hist2_1_m_bins_0_V_we0 = 1'b0;

assign hist2_1_m_bins_0_V_we1 = 1'b0;

assign hist2_1_m_bins_1_V_address0 = encode4_U0_hists2_1_m_bins_1_s_address0;

assign hist2_1_m_bins_1_V_address1 = 6'd0;

assign hist2_1_m_bins_1_V_ce0 = encode4_U0_hists2_1_m_bins_1_s_ce0;

assign hist2_1_m_bins_1_V_ce1 = 1'b0;

assign hist2_1_m_bins_1_V_d0 = 10'd0;

assign hist2_1_m_bins_1_V_d1 = 10'd0;

assign hist2_1_m_bins_1_V_read = encode4_U0_hists2_1_m_bins_1_s_write;

assign hist2_1_m_bins_1_V_we0 = 1'b0;

assign hist2_1_m_bins_1_V_we1 = 1'b0;

assign hist2_1_m_maxcnt_V_address0 = encode4_U0_hists2_1_m_maxcnt_V_address0;

assign hist2_1_m_maxcnt_V_address1 = 2'd0;

assign hist2_1_m_maxcnt_V_ce0 = encode4_U0_hists2_1_m_maxcnt_V_ce0;

assign hist2_1_m_maxcnt_V_ce1 = 1'b0;

assign hist2_1_m_maxcnt_V_d0 = 10'd0;

assign hist2_1_m_maxcnt_V_d1 = 10'd0;

assign hist2_1_m_maxcnt_V_read = encode4_U0_hists2_1_m_maxcnt_V_write;

assign hist2_1_m_maxcnt_V_we0 = 1'b0;

assign hist2_1_m_maxcnt_V_we1 = 1'b0;

assign hist2_1_m_nobits_V_address0 = encode4_U0_hists2_1_m_nobits_V_address0;

assign hist2_1_m_nobits_V_address1 = 2'd0;

assign hist2_1_m_nobits_V_ce0 = encode4_U0_hists2_1_m_nobits_V_ce0;

assign hist2_1_m_nobits_V_ce1 = 1'b0;

assign hist2_1_m_nobits_V_d0 = 4'd0;

assign hist2_1_m_nobits_V_d1 = 4'd0;

assign hist2_1_m_nobits_V_read = encode4_U0_hists2_1_m_nobits_V_write;

assign hist2_1_m_nobits_V_we0 = 1'b0;

assign hist2_1_m_nobits_V_we1 = 1'b0;

assign hist2_1_m_omask_V_address0 = encode4_U0_hists2_1_m_omask_V_address0;

assign hist2_1_m_omask_V_address1 = 2'd0;

assign hist2_1_m_omask_V_ce0 = encode4_U0_hists2_1_m_omask_V_ce0;

assign hist2_1_m_omask_V_ce1 = 1'b0;

assign hist2_1_m_omask_V_d0 = 32'd0;

assign hist2_1_m_omask_V_d1 = 32'd0;

assign hist2_1_m_omask_V_read = encode4_U0_hists2_1_m_omask_V_write;

assign hist2_1_m_omask_V_we0 = 1'b0;

assign hist2_1_m_omask_V_we1 = 1'b0;

assign hist2_2_m_bins_0_V_address0 = encode4_U0_hists2_2_m_bins_0_s_address0;

assign hist2_2_m_bins_0_V_address1 = 7'd0;

assign hist2_2_m_bins_0_V_ce0 = encode4_U0_hists2_2_m_bins_0_s_ce0;

assign hist2_2_m_bins_0_V_ce1 = 1'b0;

assign hist2_2_m_bins_0_V_d0 = 10'd0;

assign hist2_2_m_bins_0_V_d1 = 10'd0;

assign hist2_2_m_bins_0_V_read = encode4_U0_hists2_2_m_bins_0_s_write;

assign hist2_2_m_bins_0_V_we0 = 1'b0;

assign hist2_2_m_bins_0_V_we1 = 1'b0;

assign hist2_2_m_bins_1_V_address0 = encode4_U0_hists2_2_m_bins_1_s_address0;

assign hist2_2_m_bins_1_V_address1 = 6'd0;

assign hist2_2_m_bins_1_V_ce0 = encode4_U0_hists2_2_m_bins_1_s_ce0;

assign hist2_2_m_bins_1_V_ce1 = 1'b0;

assign hist2_2_m_bins_1_V_d0 = 10'd0;

assign hist2_2_m_bins_1_V_d1 = 10'd0;

assign hist2_2_m_bins_1_V_read = encode4_U0_hists2_2_m_bins_1_s_write;

assign hist2_2_m_bins_1_V_we0 = 1'b0;

assign hist2_2_m_bins_1_V_we1 = 1'b0;

assign hist2_2_m_maxcnt_V_address0 = encode4_U0_hists2_2_m_maxcnt_V_address0;

assign hist2_2_m_maxcnt_V_address1 = 2'd0;

assign hist2_2_m_maxcnt_V_ce0 = encode4_U0_hists2_2_m_maxcnt_V_ce0;

assign hist2_2_m_maxcnt_V_ce1 = 1'b0;

assign hist2_2_m_maxcnt_V_d0 = 10'd0;

assign hist2_2_m_maxcnt_V_d1 = 10'd0;

assign hist2_2_m_maxcnt_V_read = encode4_U0_hists2_2_m_maxcnt_V_write;

assign hist2_2_m_maxcnt_V_we0 = 1'b0;

assign hist2_2_m_maxcnt_V_we1 = 1'b0;

assign hist2_2_m_nobits_V_address0 = encode4_U0_hists2_2_m_nobits_V_address0;

assign hist2_2_m_nobits_V_address1 = 2'd0;

assign hist2_2_m_nobits_V_ce0 = encode4_U0_hists2_2_m_nobits_V_ce0;

assign hist2_2_m_nobits_V_ce1 = 1'b0;

assign hist2_2_m_nobits_V_d0 = 4'd0;

assign hist2_2_m_nobits_V_d1 = 4'd0;

assign hist2_2_m_nobits_V_read = encode4_U0_hists2_2_m_nobits_V_write;

assign hist2_2_m_nobits_V_we0 = 1'b0;

assign hist2_2_m_nobits_V_we1 = 1'b0;

assign hist2_2_m_omask_V_address0 = encode4_U0_hists2_2_m_omask_V_address0;

assign hist2_2_m_omask_V_address1 = 2'd0;

assign hist2_2_m_omask_V_ce0 = encode4_U0_hists2_2_m_omask_V_ce0;

assign hist2_2_m_omask_V_ce1 = 1'b0;

assign hist2_2_m_omask_V_d0 = 32'd0;

assign hist2_2_m_omask_V_d1 = 32'd0;

assign hist2_2_m_omask_V_read = encode4_U0_hists2_2_m_omask_V_write;

assign hist2_2_m_omask_V_we0 = 1'b0;

assign hist2_2_m_omask_V_we1 = 1'b0;

assign hist2_3_m_bins_0_V_address0 = encode4_U0_hists2_3_m_bins_0_s_address0;

assign hist2_3_m_bins_0_V_address1 = 7'd0;

assign hist2_3_m_bins_0_V_ce0 = encode4_U0_hists2_3_m_bins_0_s_ce0;

assign hist2_3_m_bins_0_V_ce1 = 1'b0;

assign hist2_3_m_bins_0_V_d0 = 10'd0;

assign hist2_3_m_bins_0_V_d1 = 10'd0;

assign hist2_3_m_bins_0_V_read = encode4_U0_hists2_3_m_bins_0_s_write;

assign hist2_3_m_bins_0_V_we0 = 1'b0;

assign hist2_3_m_bins_0_V_we1 = 1'b0;

assign hist2_3_m_bins_1_V_address0 = encode4_U0_hists2_3_m_bins_1_s_address0;

assign hist2_3_m_bins_1_V_address1 = 6'd0;

assign hist2_3_m_bins_1_V_ce0 = encode4_U0_hists2_3_m_bins_1_s_ce0;

assign hist2_3_m_bins_1_V_ce1 = 1'b0;

assign hist2_3_m_bins_1_V_d0 = 10'd0;

assign hist2_3_m_bins_1_V_d1 = 10'd0;

assign hist2_3_m_bins_1_V_read = encode4_U0_hists2_3_m_bins_1_s_write;

assign hist2_3_m_bins_1_V_we0 = 1'b0;

assign hist2_3_m_bins_1_V_we1 = 1'b0;

assign hist2_3_m_maxcnt_V_address0 = encode4_U0_hists2_3_m_maxcnt_V_address0;

assign hist2_3_m_maxcnt_V_address1 = 2'd0;

assign hist2_3_m_maxcnt_V_ce0 = encode4_U0_hists2_3_m_maxcnt_V_ce0;

assign hist2_3_m_maxcnt_V_ce1 = 1'b0;

assign hist2_3_m_maxcnt_V_d0 = 10'd0;

assign hist2_3_m_maxcnt_V_d1 = 10'd0;

assign hist2_3_m_maxcnt_V_read = encode4_U0_hists2_3_m_maxcnt_V_write;

assign hist2_3_m_maxcnt_V_we0 = 1'b0;

assign hist2_3_m_maxcnt_V_we1 = 1'b0;

assign hist2_3_m_nobits_V_address0 = encode4_U0_hists2_3_m_nobits_V_address0;

assign hist2_3_m_nobits_V_address1 = 2'd0;

assign hist2_3_m_nobits_V_ce0 = encode4_U0_hists2_3_m_nobits_V_ce0;

assign hist2_3_m_nobits_V_ce1 = 1'b0;

assign hist2_3_m_nobits_V_d0 = 4'd0;

assign hist2_3_m_nobits_V_d1 = 4'd0;

assign hist2_3_m_nobits_V_read = encode4_U0_hists2_3_m_nobits_V_write;

assign hist2_3_m_nobits_V_we0 = 1'b0;

assign hist2_3_m_nobits_V_we1 = 1'b0;

assign hist2_3_m_omask_V_address0 = encode4_U0_hists2_3_m_omask_V_address0;

assign hist2_3_m_omask_V_address1 = 2'd0;

assign hist2_3_m_omask_V_ce0 = encode4_U0_hists2_3_m_omask_V_ce0;

assign hist2_3_m_omask_V_ce1 = 1'b0;

assign hist2_3_m_omask_V_d0 = 32'd0;

assign hist2_3_m_omask_V_d1 = 32'd0;

assign hist2_3_m_omask_V_read = encode4_U0_hists2_3_m_omask_V_write;

assign hist2_3_m_omask_V_we0 = 1'b0;

assign hist2_3_m_omask_V_we1 = 1'b0;

assign hist2_4_m_bins_0_V_address0 = encode4_U0_hists2_4_m_bins_0_s_address0;

assign hist2_4_m_bins_0_V_address1 = 7'd0;

assign hist2_4_m_bins_0_V_ce0 = encode4_U0_hists2_4_m_bins_0_s_ce0;

assign hist2_4_m_bins_0_V_ce1 = 1'b0;

assign hist2_4_m_bins_0_V_d0 = 10'd0;

assign hist2_4_m_bins_0_V_d1 = 10'd0;

assign hist2_4_m_bins_0_V_read = encode4_U0_hists2_4_m_bins_0_s_write;

assign hist2_4_m_bins_0_V_we0 = 1'b0;

assign hist2_4_m_bins_0_V_we1 = 1'b0;

assign hist2_4_m_bins_1_V_address0 = encode4_U0_hists2_4_m_bins_1_s_address0;

assign hist2_4_m_bins_1_V_address1 = 6'd0;

assign hist2_4_m_bins_1_V_ce0 = encode4_U0_hists2_4_m_bins_1_s_ce0;

assign hist2_4_m_bins_1_V_ce1 = 1'b0;

assign hist2_4_m_bins_1_V_d0 = 10'd0;

assign hist2_4_m_bins_1_V_d1 = 10'd0;

assign hist2_4_m_bins_1_V_read = encode4_U0_hists2_4_m_bins_1_s_write;

assign hist2_4_m_bins_1_V_we0 = 1'b0;

assign hist2_4_m_bins_1_V_we1 = 1'b0;

assign hist2_4_m_maxcnt_V_address0 = encode4_U0_hists2_4_m_maxcnt_V_address0;

assign hist2_4_m_maxcnt_V_address1 = 2'd0;

assign hist2_4_m_maxcnt_V_ce0 = encode4_U0_hists2_4_m_maxcnt_V_ce0;

assign hist2_4_m_maxcnt_V_ce1 = 1'b0;

assign hist2_4_m_maxcnt_V_d0 = 10'd0;

assign hist2_4_m_maxcnt_V_d1 = 10'd0;

assign hist2_4_m_maxcnt_V_read = encode4_U0_hists2_4_m_maxcnt_V_write;

assign hist2_4_m_maxcnt_V_we0 = 1'b0;

assign hist2_4_m_maxcnt_V_we1 = 1'b0;

assign hist2_4_m_nobits_V_address0 = encode4_U0_hists2_4_m_nobits_V_address0;

assign hist2_4_m_nobits_V_address1 = 2'd0;

assign hist2_4_m_nobits_V_ce0 = encode4_U0_hists2_4_m_nobits_V_ce0;

assign hist2_4_m_nobits_V_ce1 = 1'b0;

assign hist2_4_m_nobits_V_d0 = 4'd0;

assign hist2_4_m_nobits_V_d1 = 4'd0;

assign hist2_4_m_nobits_V_read = encode4_U0_hists2_4_m_nobits_V_write;

assign hist2_4_m_nobits_V_we0 = 1'b0;

assign hist2_4_m_nobits_V_we1 = 1'b0;

assign hist2_4_m_omask_V_address0 = encode4_U0_hists2_4_m_omask_V_address0;

assign hist2_4_m_omask_V_address1 = 2'd0;

assign hist2_4_m_omask_V_ce0 = encode4_U0_hists2_4_m_omask_V_ce0;

assign hist2_4_m_omask_V_ce1 = 1'b0;

assign hist2_4_m_omask_V_d0 = 32'd0;

assign hist2_4_m_omask_V_d1 = 32'd0;

assign hist2_4_m_omask_V_read = encode4_U0_hists2_4_m_omask_V_write;

assign hist2_4_m_omask_V_we0 = 1'b0;

assign hist2_4_m_omask_V_we1 = 1'b0;

assign hist2_5_m_bins_0_V_address0 = encode4_U0_hists2_5_m_bins_0_s_address0;

assign hist2_5_m_bins_0_V_address1 = 7'd0;

assign hist2_5_m_bins_0_V_ce0 = encode4_U0_hists2_5_m_bins_0_s_ce0;

assign hist2_5_m_bins_0_V_ce1 = 1'b0;

assign hist2_5_m_bins_0_V_d0 = 10'd0;

assign hist2_5_m_bins_0_V_d1 = 10'd0;

assign hist2_5_m_bins_0_V_read = encode4_U0_hists2_5_m_bins_0_s_write;

assign hist2_5_m_bins_0_V_we0 = 1'b0;

assign hist2_5_m_bins_0_V_we1 = 1'b0;

assign hist2_5_m_bins_1_V_address0 = encode4_U0_hists2_5_m_bins_1_s_address0;

assign hist2_5_m_bins_1_V_address1 = 6'd0;

assign hist2_5_m_bins_1_V_ce0 = encode4_U0_hists2_5_m_bins_1_s_ce0;

assign hist2_5_m_bins_1_V_ce1 = 1'b0;

assign hist2_5_m_bins_1_V_d0 = 10'd0;

assign hist2_5_m_bins_1_V_d1 = 10'd0;

assign hist2_5_m_bins_1_V_read = encode4_U0_hists2_5_m_bins_1_s_write;

assign hist2_5_m_bins_1_V_we0 = 1'b0;

assign hist2_5_m_bins_1_V_we1 = 1'b0;

assign hist2_5_m_maxcnt_V_address0 = encode4_U0_hists2_5_m_maxcnt_V_address0;

assign hist2_5_m_maxcnt_V_address1 = 2'd0;

assign hist2_5_m_maxcnt_V_ce0 = encode4_U0_hists2_5_m_maxcnt_V_ce0;

assign hist2_5_m_maxcnt_V_ce1 = 1'b0;

assign hist2_5_m_maxcnt_V_d0 = 10'd0;

assign hist2_5_m_maxcnt_V_d1 = 10'd0;

assign hist2_5_m_maxcnt_V_read = encode4_U0_hists2_5_m_maxcnt_V_write;

assign hist2_5_m_maxcnt_V_we0 = 1'b0;

assign hist2_5_m_maxcnt_V_we1 = 1'b0;

assign hist2_5_m_nobits_V_address0 = encode4_U0_hists2_5_m_nobits_V_address0;

assign hist2_5_m_nobits_V_address1 = 2'd0;

assign hist2_5_m_nobits_V_ce0 = encode4_U0_hists2_5_m_nobits_V_ce0;

assign hist2_5_m_nobits_V_ce1 = 1'b0;

assign hist2_5_m_nobits_V_d0 = 4'd0;

assign hist2_5_m_nobits_V_d1 = 4'd0;

assign hist2_5_m_nobits_V_read = encode4_U0_hists2_5_m_nobits_V_write;

assign hist2_5_m_nobits_V_we0 = 1'b0;

assign hist2_5_m_nobits_V_we1 = 1'b0;

assign hist2_5_m_omask_V_address0 = encode4_U0_hists2_5_m_omask_V_address0;

assign hist2_5_m_omask_V_address1 = 2'd0;

assign hist2_5_m_omask_V_ce0 = encode4_U0_hists2_5_m_omask_V_ce0;

assign hist2_5_m_omask_V_ce1 = 1'b0;

assign hist2_5_m_omask_V_d0 = 32'd0;

assign hist2_5_m_omask_V_d1 = 32'd0;

assign hist2_5_m_omask_V_read = encode4_U0_hists2_5_m_omask_V_write;

assign hist2_5_m_omask_V_we0 = 1'b0;

assign hist2_5_m_omask_V_we1 = 1'b0;

assign hist2_6_m_bins_0_V_address0 = encode4_U0_hists2_6_m_bins_0_s_address0;

assign hist2_6_m_bins_0_V_address1 = 7'd0;

assign hist2_6_m_bins_0_V_ce0 = encode4_U0_hists2_6_m_bins_0_s_ce0;

assign hist2_6_m_bins_0_V_ce1 = 1'b0;

assign hist2_6_m_bins_0_V_d0 = 10'd0;

assign hist2_6_m_bins_0_V_d1 = 10'd0;

assign hist2_6_m_bins_0_V_read = encode4_U0_hists2_6_m_bins_0_s_write;

assign hist2_6_m_bins_0_V_we0 = 1'b0;

assign hist2_6_m_bins_0_V_we1 = 1'b0;

assign hist2_6_m_bins_1_V_address0 = encode4_U0_hists2_6_m_bins_1_s_address0;

assign hist2_6_m_bins_1_V_address1 = 6'd0;

assign hist2_6_m_bins_1_V_ce0 = encode4_U0_hists2_6_m_bins_1_s_ce0;

assign hist2_6_m_bins_1_V_ce1 = 1'b0;

assign hist2_6_m_bins_1_V_d0 = 10'd0;

assign hist2_6_m_bins_1_V_d1 = 10'd0;

assign hist2_6_m_bins_1_V_read = encode4_U0_hists2_6_m_bins_1_s_write;

assign hist2_6_m_bins_1_V_we0 = 1'b0;

assign hist2_6_m_bins_1_V_we1 = 1'b0;

assign hist2_6_m_maxcnt_V_address0 = encode4_U0_hists2_6_m_maxcnt_V_address0;

assign hist2_6_m_maxcnt_V_address1 = 2'd0;

assign hist2_6_m_maxcnt_V_ce0 = encode4_U0_hists2_6_m_maxcnt_V_ce0;

assign hist2_6_m_maxcnt_V_ce1 = 1'b0;

assign hist2_6_m_maxcnt_V_d0 = 10'd0;

assign hist2_6_m_maxcnt_V_d1 = 10'd0;

assign hist2_6_m_maxcnt_V_read = encode4_U0_hists2_6_m_maxcnt_V_write;

assign hist2_6_m_maxcnt_V_we0 = 1'b0;

assign hist2_6_m_maxcnt_V_we1 = 1'b0;

assign hist2_6_m_nobits_V_address0 = encode4_U0_hists2_6_m_nobits_V_address0;

assign hist2_6_m_nobits_V_address1 = 2'd0;

assign hist2_6_m_nobits_V_ce0 = encode4_U0_hists2_6_m_nobits_V_ce0;

assign hist2_6_m_nobits_V_ce1 = 1'b0;

assign hist2_6_m_nobits_V_d0 = 4'd0;

assign hist2_6_m_nobits_V_d1 = 4'd0;

assign hist2_6_m_nobits_V_read = encode4_U0_hists2_6_m_nobits_V_write;

assign hist2_6_m_nobits_V_we0 = 1'b0;

assign hist2_6_m_nobits_V_we1 = 1'b0;

assign hist2_6_m_omask_V_address0 = encode4_U0_hists2_6_m_omask_V_address0;

assign hist2_6_m_omask_V_address1 = 2'd0;

assign hist2_6_m_omask_V_ce0 = encode4_U0_hists2_6_m_omask_V_ce0;

assign hist2_6_m_omask_V_ce1 = 1'b0;

assign hist2_6_m_omask_V_d0 = 32'd0;

assign hist2_6_m_omask_V_d1 = 32'd0;

assign hist2_6_m_omask_V_read = encode4_U0_hists2_6_m_omask_V_write;

assign hist2_6_m_omask_V_we0 = 1'b0;

assign hist2_6_m_omask_V_we1 = 1'b0;

assign hist2_7_m_bins_0_V_address0 = encode4_U0_hists2_7_m_bins_0_s_address0;

assign hist2_7_m_bins_0_V_address1 = 7'd0;

assign hist2_7_m_bins_0_V_ce0 = encode4_U0_hists2_7_m_bins_0_s_ce0;

assign hist2_7_m_bins_0_V_ce1 = 1'b0;

assign hist2_7_m_bins_0_V_d0 = 10'd0;

assign hist2_7_m_bins_0_V_d1 = 10'd0;

assign hist2_7_m_bins_0_V_read = encode4_U0_hists2_7_m_bins_0_s_write;

assign hist2_7_m_bins_0_V_we0 = 1'b0;

assign hist2_7_m_bins_0_V_we1 = 1'b0;

assign hist2_7_m_bins_1_V_address0 = encode4_U0_hists2_7_m_bins_1_s_address0;

assign hist2_7_m_bins_1_V_address1 = 6'd0;

assign hist2_7_m_bins_1_V_ce0 = encode4_U0_hists2_7_m_bins_1_s_ce0;

assign hist2_7_m_bins_1_V_ce1 = 1'b0;

assign hist2_7_m_bins_1_V_d0 = 10'd0;

assign hist2_7_m_bins_1_V_d1 = 10'd0;

assign hist2_7_m_bins_1_V_read = encode4_U0_hists2_7_m_bins_1_s_write;

assign hist2_7_m_bins_1_V_we0 = 1'b0;

assign hist2_7_m_bins_1_V_we1 = 1'b0;

assign hist2_7_m_maxcnt_V_address0 = encode4_U0_hists2_7_m_maxcnt_V_address0;

assign hist2_7_m_maxcnt_V_address1 = 2'd0;

assign hist2_7_m_maxcnt_V_ce0 = encode4_U0_hists2_7_m_maxcnt_V_ce0;

assign hist2_7_m_maxcnt_V_ce1 = 1'b0;

assign hist2_7_m_maxcnt_V_d0 = 10'd0;

assign hist2_7_m_maxcnt_V_d1 = 10'd0;

assign hist2_7_m_maxcnt_V_read = encode4_U0_hists2_7_m_maxcnt_V_write;

assign hist2_7_m_maxcnt_V_we0 = 1'b0;

assign hist2_7_m_maxcnt_V_we1 = 1'b0;

assign hist2_7_m_nobits_V_address0 = encode4_U0_hists2_7_m_nobits_V_address0;

assign hist2_7_m_nobits_V_address1 = 2'd0;

assign hist2_7_m_nobits_V_ce0 = encode4_U0_hists2_7_m_nobits_V_ce0;

assign hist2_7_m_nobits_V_ce1 = 1'b0;

assign hist2_7_m_nobits_V_d0 = 4'd0;

assign hist2_7_m_nobits_V_d1 = 4'd0;

assign hist2_7_m_nobits_V_read = encode4_U0_hists2_7_m_nobits_V_write;

assign hist2_7_m_nobits_V_we0 = 1'b0;

assign hist2_7_m_nobits_V_we1 = 1'b0;

assign hist2_7_m_omask_V_address0 = encode4_U0_hists2_7_m_omask_V_address0;

assign hist2_7_m_omask_V_address1 = 2'd0;

assign hist2_7_m_omask_V_ce0 = encode4_U0_hists2_7_m_omask_V_ce0;

assign hist2_7_m_omask_V_ce1 = 1'b0;

assign hist2_7_m_omask_V_d0 = 32'd0;

assign hist2_7_m_omask_V_d1 = 32'd0;

assign hist2_7_m_omask_V_read = encode4_U0_hists2_7_m_omask_V_write;

assign hist2_7_m_omask_V_we0 = 1'b0;

assign hist2_7_m_omask_V_we1 = 1'b0;

assign hist3_0_m_bins_0_V_address0 = encode4_U0_hists3_0_m_bins_0_s_address0;

assign hist3_0_m_bins_0_V_address1 = 7'd0;

assign hist3_0_m_bins_0_V_ce0 = encode4_U0_hists3_0_m_bins_0_s_ce0;

assign hist3_0_m_bins_0_V_ce1 = 1'b0;

assign hist3_0_m_bins_0_V_d0 = 10'd0;

assign hist3_0_m_bins_0_V_d1 = 10'd0;

assign hist3_0_m_bins_0_V_read = encode4_U0_hists3_0_m_bins_0_s_write;

assign hist3_0_m_bins_0_V_we0 = 1'b0;

assign hist3_0_m_bins_0_V_we1 = 1'b0;

assign hist3_0_m_bins_1_V_address0 = encode4_U0_hists3_0_m_bins_1_s_address0;

assign hist3_0_m_bins_1_V_address1 = 6'd0;

assign hist3_0_m_bins_1_V_ce0 = encode4_U0_hists3_0_m_bins_1_s_ce0;

assign hist3_0_m_bins_1_V_ce1 = 1'b0;

assign hist3_0_m_bins_1_V_d0 = 10'd0;

assign hist3_0_m_bins_1_V_d1 = 10'd0;

assign hist3_0_m_bins_1_V_read = encode4_U0_hists3_0_m_bins_1_s_write;

assign hist3_0_m_bins_1_V_we0 = 1'b0;

assign hist3_0_m_bins_1_V_we1 = 1'b0;

assign hist3_0_m_maxcnt_V_address0 = encode4_U0_hists3_0_m_maxcnt_V_address0;

assign hist3_0_m_maxcnt_V_address1 = 2'd0;

assign hist3_0_m_maxcnt_V_ce0 = encode4_U0_hists3_0_m_maxcnt_V_ce0;

assign hist3_0_m_maxcnt_V_ce1 = 1'b0;

assign hist3_0_m_maxcnt_V_d0 = 10'd0;

assign hist3_0_m_maxcnt_V_d1 = 10'd0;

assign hist3_0_m_maxcnt_V_read = encode4_U0_hists3_0_m_maxcnt_V_write;

assign hist3_0_m_maxcnt_V_we0 = 1'b0;

assign hist3_0_m_maxcnt_V_we1 = 1'b0;

assign hist3_0_m_nobits_V_address0 = encode4_U0_hists3_0_m_nobits_V_address0;

assign hist3_0_m_nobits_V_address1 = 2'd0;

assign hist3_0_m_nobits_V_ce0 = encode4_U0_hists3_0_m_nobits_V_ce0;

assign hist3_0_m_nobits_V_ce1 = 1'b0;

assign hist3_0_m_nobits_V_d0 = 4'd0;

assign hist3_0_m_nobits_V_d1 = 4'd0;

assign hist3_0_m_nobits_V_read = encode4_U0_hists3_0_m_nobits_V_write;

assign hist3_0_m_nobits_V_we0 = 1'b0;

assign hist3_0_m_nobits_V_we1 = 1'b0;

assign hist3_0_m_omask_V_address0 = encode4_U0_hists3_0_m_omask_V_address0;

assign hist3_0_m_omask_V_address1 = 2'd0;

assign hist3_0_m_omask_V_ce0 = encode4_U0_hists3_0_m_omask_V_ce0;

assign hist3_0_m_omask_V_ce1 = 1'b0;

assign hist3_0_m_omask_V_d0 = 32'd0;

assign hist3_0_m_omask_V_d1 = 32'd0;

assign hist3_0_m_omask_V_read = encode4_U0_hists3_0_m_omask_V_write;

assign hist3_0_m_omask_V_we0 = 1'b0;

assign hist3_0_m_omask_V_we1 = 1'b0;

assign hist3_1_m_bins_0_V_address0 = encode4_U0_hists3_1_m_bins_0_s_address0;

assign hist3_1_m_bins_0_V_address1 = 7'd0;

assign hist3_1_m_bins_0_V_ce0 = encode4_U0_hists3_1_m_bins_0_s_ce0;

assign hist3_1_m_bins_0_V_ce1 = 1'b0;

assign hist3_1_m_bins_0_V_d0 = 10'd0;

assign hist3_1_m_bins_0_V_d1 = 10'd0;

assign hist3_1_m_bins_0_V_read = encode4_U0_hists3_1_m_bins_0_s_write;

assign hist3_1_m_bins_0_V_we0 = 1'b0;

assign hist3_1_m_bins_0_V_we1 = 1'b0;

assign hist3_1_m_bins_1_V_address0 = encode4_U0_hists3_1_m_bins_1_s_address0;

assign hist3_1_m_bins_1_V_address1 = 6'd0;

assign hist3_1_m_bins_1_V_ce0 = encode4_U0_hists3_1_m_bins_1_s_ce0;

assign hist3_1_m_bins_1_V_ce1 = 1'b0;

assign hist3_1_m_bins_1_V_d0 = 10'd0;

assign hist3_1_m_bins_1_V_d1 = 10'd0;

assign hist3_1_m_bins_1_V_read = encode4_U0_hists3_1_m_bins_1_s_write;

assign hist3_1_m_bins_1_V_we0 = 1'b0;

assign hist3_1_m_bins_1_V_we1 = 1'b0;

assign hist3_1_m_maxcnt_V_address0 = encode4_U0_hists3_1_m_maxcnt_V_address0;

assign hist3_1_m_maxcnt_V_address1 = 2'd0;

assign hist3_1_m_maxcnt_V_ce0 = encode4_U0_hists3_1_m_maxcnt_V_ce0;

assign hist3_1_m_maxcnt_V_ce1 = 1'b0;

assign hist3_1_m_maxcnt_V_d0 = 10'd0;

assign hist3_1_m_maxcnt_V_d1 = 10'd0;

assign hist3_1_m_maxcnt_V_read = encode4_U0_hists3_1_m_maxcnt_V_write;

assign hist3_1_m_maxcnt_V_we0 = 1'b0;

assign hist3_1_m_maxcnt_V_we1 = 1'b0;

assign hist3_1_m_nobits_V_address0 = encode4_U0_hists3_1_m_nobits_V_address0;

assign hist3_1_m_nobits_V_address1 = 2'd0;

assign hist3_1_m_nobits_V_ce0 = encode4_U0_hists3_1_m_nobits_V_ce0;

assign hist3_1_m_nobits_V_ce1 = 1'b0;

assign hist3_1_m_nobits_V_d0 = 4'd0;

assign hist3_1_m_nobits_V_d1 = 4'd0;

assign hist3_1_m_nobits_V_read = encode4_U0_hists3_1_m_nobits_V_write;

assign hist3_1_m_nobits_V_we0 = 1'b0;

assign hist3_1_m_nobits_V_we1 = 1'b0;

assign hist3_1_m_omask_V_address0 = encode4_U0_hists3_1_m_omask_V_address0;

assign hist3_1_m_omask_V_address1 = 2'd0;

assign hist3_1_m_omask_V_ce0 = encode4_U0_hists3_1_m_omask_V_ce0;

assign hist3_1_m_omask_V_ce1 = 1'b0;

assign hist3_1_m_omask_V_d0 = 32'd0;

assign hist3_1_m_omask_V_d1 = 32'd0;

assign hist3_1_m_omask_V_read = encode4_U0_hists3_1_m_omask_V_write;

assign hist3_1_m_omask_V_we0 = 1'b0;

assign hist3_1_m_omask_V_we1 = 1'b0;

assign hist3_2_m_bins_0_V_address0 = encode4_U0_hists3_2_m_bins_0_s_address0;

assign hist3_2_m_bins_0_V_address1 = 7'd0;

assign hist3_2_m_bins_0_V_ce0 = encode4_U0_hists3_2_m_bins_0_s_ce0;

assign hist3_2_m_bins_0_V_ce1 = 1'b0;

assign hist3_2_m_bins_0_V_d0 = 10'd0;

assign hist3_2_m_bins_0_V_d1 = 10'd0;

assign hist3_2_m_bins_0_V_read = encode4_U0_hists3_2_m_bins_0_s_write;

assign hist3_2_m_bins_0_V_we0 = 1'b0;

assign hist3_2_m_bins_0_V_we1 = 1'b0;

assign hist3_2_m_bins_1_V_address0 = encode4_U0_hists3_2_m_bins_1_s_address0;

assign hist3_2_m_bins_1_V_address1 = 6'd0;

assign hist3_2_m_bins_1_V_ce0 = encode4_U0_hists3_2_m_bins_1_s_ce0;

assign hist3_2_m_bins_1_V_ce1 = 1'b0;

assign hist3_2_m_bins_1_V_d0 = 10'd0;

assign hist3_2_m_bins_1_V_d1 = 10'd0;

assign hist3_2_m_bins_1_V_read = encode4_U0_hists3_2_m_bins_1_s_write;

assign hist3_2_m_bins_1_V_we0 = 1'b0;

assign hist3_2_m_bins_1_V_we1 = 1'b0;

assign hist3_2_m_maxcnt_V_address0 = encode4_U0_hists3_2_m_maxcnt_V_address0;

assign hist3_2_m_maxcnt_V_address1 = 2'd0;

assign hist3_2_m_maxcnt_V_ce0 = encode4_U0_hists3_2_m_maxcnt_V_ce0;

assign hist3_2_m_maxcnt_V_ce1 = 1'b0;

assign hist3_2_m_maxcnt_V_d0 = 10'd0;

assign hist3_2_m_maxcnt_V_d1 = 10'd0;

assign hist3_2_m_maxcnt_V_read = encode4_U0_hists3_2_m_maxcnt_V_write;

assign hist3_2_m_maxcnt_V_we0 = 1'b0;

assign hist3_2_m_maxcnt_V_we1 = 1'b0;

assign hist3_2_m_nobits_V_address0 = encode4_U0_hists3_2_m_nobits_V_address0;

assign hist3_2_m_nobits_V_address1 = 2'd0;

assign hist3_2_m_nobits_V_ce0 = encode4_U0_hists3_2_m_nobits_V_ce0;

assign hist3_2_m_nobits_V_ce1 = 1'b0;

assign hist3_2_m_nobits_V_d0 = 4'd0;

assign hist3_2_m_nobits_V_d1 = 4'd0;

assign hist3_2_m_nobits_V_read = encode4_U0_hists3_2_m_nobits_V_write;

assign hist3_2_m_nobits_V_we0 = 1'b0;

assign hist3_2_m_nobits_V_we1 = 1'b0;

assign hist3_2_m_omask_V_address0 = encode4_U0_hists3_2_m_omask_V_address0;

assign hist3_2_m_omask_V_address1 = 2'd0;

assign hist3_2_m_omask_V_ce0 = encode4_U0_hists3_2_m_omask_V_ce0;

assign hist3_2_m_omask_V_ce1 = 1'b0;

assign hist3_2_m_omask_V_d0 = 32'd0;

assign hist3_2_m_omask_V_d1 = 32'd0;

assign hist3_2_m_omask_V_read = encode4_U0_hists3_2_m_omask_V_write;

assign hist3_2_m_omask_V_we0 = 1'b0;

assign hist3_2_m_omask_V_we1 = 1'b0;

assign hist3_3_m_bins_0_V_address0 = encode4_U0_hists3_3_m_bins_0_s_address0;

assign hist3_3_m_bins_0_V_address1 = 7'd0;

assign hist3_3_m_bins_0_V_ce0 = encode4_U0_hists3_3_m_bins_0_s_ce0;

assign hist3_3_m_bins_0_V_ce1 = 1'b0;

assign hist3_3_m_bins_0_V_d0 = 10'd0;

assign hist3_3_m_bins_0_V_d1 = 10'd0;

assign hist3_3_m_bins_0_V_read = encode4_U0_hists3_3_m_bins_0_s_write;

assign hist3_3_m_bins_0_V_we0 = 1'b0;

assign hist3_3_m_bins_0_V_we1 = 1'b0;

assign hist3_3_m_bins_1_V_address0 = encode4_U0_hists3_3_m_bins_1_s_address0;

assign hist3_3_m_bins_1_V_address1 = 6'd0;

assign hist3_3_m_bins_1_V_ce0 = encode4_U0_hists3_3_m_bins_1_s_ce0;

assign hist3_3_m_bins_1_V_ce1 = 1'b0;

assign hist3_3_m_bins_1_V_d0 = 10'd0;

assign hist3_3_m_bins_1_V_d1 = 10'd0;

assign hist3_3_m_bins_1_V_read = encode4_U0_hists3_3_m_bins_1_s_write;

assign hist3_3_m_bins_1_V_we0 = 1'b0;

assign hist3_3_m_bins_1_V_we1 = 1'b0;

assign hist3_3_m_maxcnt_V_address0 = encode4_U0_hists3_3_m_maxcnt_V_address0;

assign hist3_3_m_maxcnt_V_address1 = 2'd0;

assign hist3_3_m_maxcnt_V_ce0 = encode4_U0_hists3_3_m_maxcnt_V_ce0;

assign hist3_3_m_maxcnt_V_ce1 = 1'b0;

assign hist3_3_m_maxcnt_V_d0 = 10'd0;

assign hist3_3_m_maxcnt_V_d1 = 10'd0;

assign hist3_3_m_maxcnt_V_read = encode4_U0_hists3_3_m_maxcnt_V_write;

assign hist3_3_m_maxcnt_V_we0 = 1'b0;

assign hist3_3_m_maxcnt_V_we1 = 1'b0;

assign hist3_3_m_nobits_V_address0 = encode4_U0_hists3_3_m_nobits_V_address0;

assign hist3_3_m_nobits_V_address1 = 2'd0;

assign hist3_3_m_nobits_V_ce0 = encode4_U0_hists3_3_m_nobits_V_ce0;

assign hist3_3_m_nobits_V_ce1 = 1'b0;

assign hist3_3_m_nobits_V_d0 = 4'd0;

assign hist3_3_m_nobits_V_d1 = 4'd0;

assign hist3_3_m_nobits_V_read = encode4_U0_hists3_3_m_nobits_V_write;

assign hist3_3_m_nobits_V_we0 = 1'b0;

assign hist3_3_m_nobits_V_we1 = 1'b0;

assign hist3_3_m_omask_V_address0 = encode4_U0_hists3_3_m_omask_V_address0;

assign hist3_3_m_omask_V_address1 = 2'd0;

assign hist3_3_m_omask_V_ce0 = encode4_U0_hists3_3_m_omask_V_ce0;

assign hist3_3_m_omask_V_ce1 = 1'b0;

assign hist3_3_m_omask_V_d0 = 32'd0;

assign hist3_3_m_omask_V_d1 = 32'd0;

assign hist3_3_m_omask_V_read = encode4_U0_hists3_3_m_omask_V_write;

assign hist3_3_m_omask_V_we0 = 1'b0;

assign hist3_3_m_omask_V_we1 = 1'b0;

assign hist3_4_m_bins_0_V_address0 = encode4_U0_hists3_4_m_bins_0_s_address0;

assign hist3_4_m_bins_0_V_address1 = 7'd0;

assign hist3_4_m_bins_0_V_ce0 = encode4_U0_hists3_4_m_bins_0_s_ce0;

assign hist3_4_m_bins_0_V_ce1 = 1'b0;

assign hist3_4_m_bins_0_V_d0 = 10'd0;

assign hist3_4_m_bins_0_V_d1 = 10'd0;

assign hist3_4_m_bins_0_V_read = encode4_U0_hists3_4_m_bins_0_s_write;

assign hist3_4_m_bins_0_V_we0 = 1'b0;

assign hist3_4_m_bins_0_V_we1 = 1'b0;

assign hist3_4_m_bins_1_V_address0 = encode4_U0_hists3_4_m_bins_1_s_address0;

assign hist3_4_m_bins_1_V_address1 = 6'd0;

assign hist3_4_m_bins_1_V_ce0 = encode4_U0_hists3_4_m_bins_1_s_ce0;

assign hist3_4_m_bins_1_V_ce1 = 1'b0;

assign hist3_4_m_bins_1_V_d0 = 10'd0;

assign hist3_4_m_bins_1_V_d1 = 10'd0;

assign hist3_4_m_bins_1_V_read = encode4_U0_hists3_4_m_bins_1_s_write;

assign hist3_4_m_bins_1_V_we0 = 1'b0;

assign hist3_4_m_bins_1_V_we1 = 1'b0;

assign hist3_4_m_maxcnt_V_address0 = encode4_U0_hists3_4_m_maxcnt_V_address0;

assign hist3_4_m_maxcnt_V_address1 = 2'd0;

assign hist3_4_m_maxcnt_V_ce0 = encode4_U0_hists3_4_m_maxcnt_V_ce0;

assign hist3_4_m_maxcnt_V_ce1 = 1'b0;

assign hist3_4_m_maxcnt_V_d0 = 10'd0;

assign hist3_4_m_maxcnt_V_d1 = 10'd0;

assign hist3_4_m_maxcnt_V_read = encode4_U0_hists3_4_m_maxcnt_V_write;

assign hist3_4_m_maxcnt_V_we0 = 1'b0;

assign hist3_4_m_maxcnt_V_we1 = 1'b0;

assign hist3_4_m_nobits_V_address0 = encode4_U0_hists3_4_m_nobits_V_address0;

assign hist3_4_m_nobits_V_address1 = 2'd0;

assign hist3_4_m_nobits_V_ce0 = encode4_U0_hists3_4_m_nobits_V_ce0;

assign hist3_4_m_nobits_V_ce1 = 1'b0;

assign hist3_4_m_nobits_V_d0 = 4'd0;

assign hist3_4_m_nobits_V_d1 = 4'd0;

assign hist3_4_m_nobits_V_read = encode4_U0_hists3_4_m_nobits_V_write;

assign hist3_4_m_nobits_V_we0 = 1'b0;

assign hist3_4_m_nobits_V_we1 = 1'b0;

assign hist3_4_m_omask_V_address0 = encode4_U0_hists3_4_m_omask_V_address0;

assign hist3_4_m_omask_V_address1 = 2'd0;

assign hist3_4_m_omask_V_ce0 = encode4_U0_hists3_4_m_omask_V_ce0;

assign hist3_4_m_omask_V_ce1 = 1'b0;

assign hist3_4_m_omask_V_d0 = 32'd0;

assign hist3_4_m_omask_V_d1 = 32'd0;

assign hist3_4_m_omask_V_read = encode4_U0_hists3_4_m_omask_V_write;

assign hist3_4_m_omask_V_we0 = 1'b0;

assign hist3_4_m_omask_V_we1 = 1'b0;

assign hist3_5_m_bins_0_V_address0 = encode4_U0_hists3_5_m_bins_0_s_address0;

assign hist3_5_m_bins_0_V_address1 = 7'd0;

assign hist3_5_m_bins_0_V_ce0 = encode4_U0_hists3_5_m_bins_0_s_ce0;

assign hist3_5_m_bins_0_V_ce1 = 1'b0;

assign hist3_5_m_bins_0_V_d0 = 10'd0;

assign hist3_5_m_bins_0_V_d1 = 10'd0;

assign hist3_5_m_bins_0_V_read = encode4_U0_hists3_5_m_bins_0_s_write;

assign hist3_5_m_bins_0_V_we0 = 1'b0;

assign hist3_5_m_bins_0_V_we1 = 1'b0;

assign hist3_5_m_bins_1_V_address0 = encode4_U0_hists3_5_m_bins_1_s_address0;

assign hist3_5_m_bins_1_V_address1 = 6'd0;

assign hist3_5_m_bins_1_V_ce0 = encode4_U0_hists3_5_m_bins_1_s_ce0;

assign hist3_5_m_bins_1_V_ce1 = 1'b0;

assign hist3_5_m_bins_1_V_d0 = 10'd0;

assign hist3_5_m_bins_1_V_d1 = 10'd0;

assign hist3_5_m_bins_1_V_read = encode4_U0_hists3_5_m_bins_1_s_write;

assign hist3_5_m_bins_1_V_we0 = 1'b0;

assign hist3_5_m_bins_1_V_we1 = 1'b0;

assign hist3_5_m_maxcnt_V_address0 = encode4_U0_hists3_5_m_maxcnt_V_address0;

assign hist3_5_m_maxcnt_V_address1 = 2'd0;

assign hist3_5_m_maxcnt_V_ce0 = encode4_U0_hists3_5_m_maxcnt_V_ce0;

assign hist3_5_m_maxcnt_V_ce1 = 1'b0;

assign hist3_5_m_maxcnt_V_d0 = 10'd0;

assign hist3_5_m_maxcnt_V_d1 = 10'd0;

assign hist3_5_m_maxcnt_V_read = encode4_U0_hists3_5_m_maxcnt_V_write;

assign hist3_5_m_maxcnt_V_we0 = 1'b0;

assign hist3_5_m_maxcnt_V_we1 = 1'b0;

assign hist3_5_m_nobits_V_address0 = encode4_U0_hists3_5_m_nobits_V_address0;

assign hist3_5_m_nobits_V_address1 = 2'd0;

assign hist3_5_m_nobits_V_ce0 = encode4_U0_hists3_5_m_nobits_V_ce0;

assign hist3_5_m_nobits_V_ce1 = 1'b0;

assign hist3_5_m_nobits_V_d0 = 4'd0;

assign hist3_5_m_nobits_V_d1 = 4'd0;

assign hist3_5_m_nobits_V_read = encode4_U0_hists3_5_m_nobits_V_write;

assign hist3_5_m_nobits_V_we0 = 1'b0;

assign hist3_5_m_nobits_V_we1 = 1'b0;

assign hist3_5_m_omask_V_address0 = encode4_U0_hists3_5_m_omask_V_address0;

assign hist3_5_m_omask_V_address1 = 2'd0;

assign hist3_5_m_omask_V_ce0 = encode4_U0_hists3_5_m_omask_V_ce0;

assign hist3_5_m_omask_V_ce1 = 1'b0;

assign hist3_5_m_omask_V_d0 = 32'd0;

assign hist3_5_m_omask_V_d1 = 32'd0;

assign hist3_5_m_omask_V_read = encode4_U0_hists3_5_m_omask_V_write;

assign hist3_5_m_omask_V_we0 = 1'b0;

assign hist3_5_m_omask_V_we1 = 1'b0;

assign hist3_6_m_bins_0_V_address0 = encode4_U0_hists3_6_m_bins_0_s_address0;

assign hist3_6_m_bins_0_V_address1 = 7'd0;

assign hist3_6_m_bins_0_V_ce0 = encode4_U0_hists3_6_m_bins_0_s_ce0;

assign hist3_6_m_bins_0_V_ce1 = 1'b0;

assign hist3_6_m_bins_0_V_d0 = 10'd0;

assign hist3_6_m_bins_0_V_d1 = 10'd0;

assign hist3_6_m_bins_0_V_read = encode4_U0_hists3_6_m_bins_0_s_write;

assign hist3_6_m_bins_0_V_we0 = 1'b0;

assign hist3_6_m_bins_0_V_we1 = 1'b0;

assign hist3_6_m_bins_1_V_address0 = encode4_U0_hists3_6_m_bins_1_s_address0;

assign hist3_6_m_bins_1_V_address1 = 6'd0;

assign hist3_6_m_bins_1_V_ce0 = encode4_U0_hists3_6_m_bins_1_s_ce0;

assign hist3_6_m_bins_1_V_ce1 = 1'b0;

assign hist3_6_m_bins_1_V_d0 = 10'd0;

assign hist3_6_m_bins_1_V_d1 = 10'd0;

assign hist3_6_m_bins_1_V_read = encode4_U0_hists3_6_m_bins_1_s_write;

assign hist3_6_m_bins_1_V_we0 = 1'b0;

assign hist3_6_m_bins_1_V_we1 = 1'b0;

assign hist3_6_m_maxcnt_V_address0 = encode4_U0_hists3_6_m_maxcnt_V_address0;

assign hist3_6_m_maxcnt_V_address1 = 2'd0;

assign hist3_6_m_maxcnt_V_ce0 = encode4_U0_hists3_6_m_maxcnt_V_ce0;

assign hist3_6_m_maxcnt_V_ce1 = 1'b0;

assign hist3_6_m_maxcnt_V_d0 = 10'd0;

assign hist3_6_m_maxcnt_V_d1 = 10'd0;

assign hist3_6_m_maxcnt_V_read = encode4_U0_hists3_6_m_maxcnt_V_write;

assign hist3_6_m_maxcnt_V_we0 = 1'b0;

assign hist3_6_m_maxcnt_V_we1 = 1'b0;

assign hist3_6_m_nobits_V_address0 = encode4_U0_hists3_6_m_nobits_V_address0;

assign hist3_6_m_nobits_V_address1 = 2'd0;

assign hist3_6_m_nobits_V_ce0 = encode4_U0_hists3_6_m_nobits_V_ce0;

assign hist3_6_m_nobits_V_ce1 = 1'b0;

assign hist3_6_m_nobits_V_d0 = 4'd0;

assign hist3_6_m_nobits_V_d1 = 4'd0;

assign hist3_6_m_nobits_V_read = encode4_U0_hists3_6_m_nobits_V_write;

assign hist3_6_m_nobits_V_we0 = 1'b0;

assign hist3_6_m_nobits_V_we1 = 1'b0;

assign hist3_6_m_omask_V_address0 = encode4_U0_hists3_6_m_omask_V_address0;

assign hist3_6_m_omask_V_address1 = 2'd0;

assign hist3_6_m_omask_V_ce0 = encode4_U0_hists3_6_m_omask_V_ce0;

assign hist3_6_m_omask_V_ce1 = 1'b0;

assign hist3_6_m_omask_V_d0 = 32'd0;

assign hist3_6_m_omask_V_d1 = 32'd0;

assign hist3_6_m_omask_V_read = encode4_U0_hists3_6_m_omask_V_write;

assign hist3_6_m_omask_V_we0 = 1'b0;

assign hist3_6_m_omask_V_we1 = 1'b0;

assign hist3_7_m_bins_0_V_address0 = encode4_U0_hists3_7_m_bins_0_s_address0;

assign hist3_7_m_bins_0_V_address1 = 7'd0;

assign hist3_7_m_bins_0_V_ce0 = encode4_U0_hists3_7_m_bins_0_s_ce0;

assign hist3_7_m_bins_0_V_ce1 = 1'b0;

assign hist3_7_m_bins_0_V_d0 = 10'd0;

assign hist3_7_m_bins_0_V_d1 = 10'd0;

assign hist3_7_m_bins_0_V_read = encode4_U0_hists3_7_m_bins_0_s_write;

assign hist3_7_m_bins_0_V_we0 = 1'b0;

assign hist3_7_m_bins_0_V_we1 = 1'b0;

assign hist3_7_m_bins_1_V_address0 = encode4_U0_hists3_7_m_bins_1_s_address0;

assign hist3_7_m_bins_1_V_address1 = 6'd0;

assign hist3_7_m_bins_1_V_ce0 = encode4_U0_hists3_7_m_bins_1_s_ce0;

assign hist3_7_m_bins_1_V_ce1 = 1'b0;

assign hist3_7_m_bins_1_V_d0 = 10'd0;

assign hist3_7_m_bins_1_V_d1 = 10'd0;

assign hist3_7_m_bins_1_V_read = encode4_U0_hists3_7_m_bins_1_s_write;

assign hist3_7_m_bins_1_V_we0 = 1'b0;

assign hist3_7_m_bins_1_V_we1 = 1'b0;

assign hist3_7_m_maxcnt_V_address0 = encode4_U0_hists3_7_m_maxcnt_V_address0;

assign hist3_7_m_maxcnt_V_address1 = 2'd0;

assign hist3_7_m_maxcnt_V_ce0 = encode4_U0_hists3_7_m_maxcnt_V_ce0;

assign hist3_7_m_maxcnt_V_ce1 = 1'b0;

assign hist3_7_m_maxcnt_V_d0 = 10'd0;

assign hist3_7_m_maxcnt_V_d1 = 10'd0;

assign hist3_7_m_maxcnt_V_read = encode4_U0_hists3_7_m_maxcnt_V_write;

assign hist3_7_m_maxcnt_V_we0 = 1'b0;

assign hist3_7_m_maxcnt_V_we1 = 1'b0;

assign hist3_7_m_nobits_V_address0 = encode4_U0_hists3_7_m_nobits_V_address0;

assign hist3_7_m_nobits_V_address1 = 2'd0;

assign hist3_7_m_nobits_V_ce0 = encode4_U0_hists3_7_m_nobits_V_ce0;

assign hist3_7_m_nobits_V_ce1 = 1'b0;

assign hist3_7_m_nobits_V_d0 = 4'd0;

assign hist3_7_m_nobits_V_d1 = 4'd0;

assign hist3_7_m_nobits_V_read = encode4_U0_hists3_7_m_nobits_V_write;

assign hist3_7_m_nobits_V_we0 = 1'b0;

assign hist3_7_m_nobits_V_we1 = 1'b0;

assign hist3_7_m_omask_V_address0 = encode4_U0_hists3_7_m_omask_V_address0;

assign hist3_7_m_omask_V_address1 = 2'd0;

assign hist3_7_m_omask_V_ce0 = encode4_U0_hists3_7_m_omask_V_ce0;

assign hist3_7_m_omask_V_ce1 = 1'b0;

assign hist3_7_m_omask_V_d0 = 32'd0;

assign hist3_7_m_omask_V_d1 = 32'd0;

assign hist3_7_m_omask_V_read = encode4_U0_hists3_7_m_omask_V_write;

assign hist3_7_m_omask_V_we0 = 1'b0;

assign hist3_7_m_omask_V_we1 = 1'b0;

assign mAxis_TDATA = writeN_U0_mAxis_TDATA;

assign mAxis_TDEST = writeN_U0_mAxis_TDEST;

assign mAxis_TID = writeN_U0_mAxis_TID;

assign mAxis_TKEEP = writeN_U0_mAxis_TKEEP;

assign mAxis_TLAST = writeN_U0_mAxis_TLAST;

assign mAxis_TSTRB = writeN_U0_mAxis_TSTRB;

assign mAxis_TUSER = writeN_U0_mAxis_TUSER;

assign mAxis_TVALID = writeN_U0_mAxis_TVALID;

assign offsets_address0 = writeN_U0_offsets_address0;

assign offsets_address1 = 8'd0;

assign offsets_ce0 = writeN_U0_offsets_ce0;

assign offsets_ce1 = 1'b0;

assign offsets_d0 = writeN_U0_offsets_d0;

assign offsets_d1 = 32'd0;

assign offsets_we0 = writeN_U0_offsets_we0;

assign offsets_we1 = 1'b0;

assign writeN_U0_ap_continue = ap_continue;

assign writeN_U0_ap_start = (container_etxOut_3_s_empty_n & container_etxOut_3_3_empty_n & container_etxOut_3_2_empty_n & container_etxOut_3_1_empty_n & container_etxOut_2_s_empty_n & container_etxOut_2_3_empty_n & container_etxOut_2_2_empty_n & container_etxOut_2_1_empty_n & container_etxOut_1_s_empty_n & container_etxOut_1_3_empty_n & container_etxOut_1_2_empty_n & container_etxOut_1_1_empty_n & container_etxOut_0_s_empty_n & container_etxOut_0_3_empty_n & container_etxOut_0_2_empty_n & container_etxOut_0_1_empty_n);

assign writeN_U0_start_full_n = 1'b1;

assign writeN_U0_start_write = 1'b0;

assign write_adcs4_entry220_U0_ap_continue = 1'b1;

assign write_adcs4_entry220_U0_ap_start = ((ap_sync_reg_write_adcs4_entry220_U0_ap_ready ^ 1'b1) & ap_start);

assign write_adcs4_entry220_U0_start_full_n = 1'b1;

assign write_adcs4_entry220_U0_start_write = 1'b0;

endmodule //write_adcs4
