$date
  Mon Feb 02 09:39:58 2026
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_mux4x1_structural $end
$var reg 4 ! i[3:0] $end
$var reg 1 " s0 $end
$var reg 1 # s1 $end
$var reg 1 $ y $end
$scope module uut $end
$var reg 4 % i[3:0] $end
$var reg 1 & s0 $end
$var reg 1 ' s1 $end
$var reg 1 ( y $end
$var reg 1 ) y0 $end
$var reg 1 * y1 $end
$scope module mux1 $end
$var reg 1 + a $end
$var reg 1 , b $end
$var reg 1 - s $end
$var reg 1 . y $end
$upscope $end
$scope module mux2 $end
$var reg 1 / a $end
$var reg 1 0 b $end
$var reg 1 1 s $end
$var reg 1 2 y $end
$upscope $end
$scope module mux3 $end
$var reg 1 3 a $end
$var reg 1 4 b $end
$var reg 1 5 s $end
$var reg 1 6 y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b1010 !
0"
0#
0$
b1010 %
0&
0'
0(
0)
0*
0+
1,
0-
0.
0/
10
01
02
03
04
05
06
#10000000
1"
1$
1&
1(
1)
1*
1-
1.
11
12
13
14
16
#20000000
0"
1#
0$
0&
1'
0(
0)
0*
0-
0.
01
02
03
04
15
06
#30000000
1"
1$
1&
1(
1)
1*
1-
1.
11
12
13
14
16
#40000000
