

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s'
================================================================
* Date:           Fri Apr 19 00:19:52 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu190-flgb2104-1-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.849|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  318|  318|  318|  318|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Product1    |  150|  150|        15|          -|          -|    10|    no    |
        | + Product2   |   12|   12|         2|          -|          -|     6|    no    |
        |- ResetAccum  |   12|   12|         2|          -|          -|     6|    no    |
        |- Accum1      |  140|  140|        14|          -|          -|    10|    no    |
        | + Accum2     |   12|   12|         2|          -|          -|     6|    no    |
        |- Result      |   12|   12|         2|          -|          -|     6|    no    |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   |
+---------------------+---------+-------+---------+---------+
|DSP                  |        -|      1|        -|        -|
|Expression           |        -|      -|        0|      205|
|FIFO                 |        -|      -|        -|        -|
|Instance             |        -|      -|        -|        -|
|Memory               |        0|      -|       82|       29|
|Multiplexer          |        -|      -|        -|      167|
|Register             |        -|      -|      129|        -|
+---------------------+---------+-------+---------+---------+
|Total                |        0|      1|      211|      401|
+---------------------+---------+-------+---------+---------+
|Available SLR        |     2520|    600|   716160|   358080|
+---------------------+---------+-------+---------+---------+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |
+---------------------+---------+-------+---------+---------+
|Available            |     7560|   1800|  2148480|  1074240|
+---------------------+---------+-------+---------+---------+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |
+---------------------+---------+-------+---------+---------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------------------+----------------------------------+-----------+
    |               Instance               |              Module              | Expression|
    +--------------------------------------+----------------------------------+-----------+
    |myproject_mul_mul_11s_11s_22_1_1_U22  |myproject_mul_mul_11s_11s_22_1_1  |  i0 * i1  |
    +--------------------------------------+----------------------------------+-----------+

    * Memory: 
    +----------+-------------------------------------------------------------------------+---------+----+----+------+-----+------+-------------+
    |  Memory  |                                  Module                                 | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+-------------------------------------------------------------------------+---------+----+----+------+-----+------+-------------+
    |acc_V_U   |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_acc_V   |        0|  32|   2|     6|   16|     1|           96|
    |b10_V_U   |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_b10_V   |        0|   7|   1|     6|    7|     1|           42|
    |mult_V_U  |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_mult_V  |        0|  32|  15|    60|   16|     1|          960|
    |w10_V_U   |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_w10_V   |        0|  11|  11|    60|   11|     1|          660|
    +----------+-------------------------------------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total     |                                                                         |        0|  82|  29|   132|   50|     4|         1758|
    +----------+-------------------------------------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |iacc_3_fu_338_p2       |     +    |      0|  0|  11|           3|           1|
    |ii_5_fu_239_p2         |     +    |      0|  0|  12|           4|           1|
    |ii_6_fu_360_p2         |     +    |      0|  0|  12|           4|           1|
    |index_3_fu_412_p2      |     +    |      0|  0|  15|           8|           8|
    |index_fu_300_p2        |     +    |      0|  0|  15|           8|           8|
    |ires_3_fu_444_p2       |     +    |      0|  0|  11|           3|           1|
    |jj_5_fu_294_p2         |     +    |      0|  0|  11|           3|           1|
    |jj_6_fu_406_p2         |     +    |      0|  0|  11|           3|           1|
    |p_Val2_s_51_fu_431_p2  |     +    |      0|  0|  23|          16|          16|
    |tmp_31_fu_274_p2       |     -    |      0|  0|  15|           8|           8|
    |tmp_36_fu_390_p2       |     -    |      0|  0|  15|           8|           8|
    |tmp_30_fu_332_p2       |   icmp   |      0|  0|   9|           3|           3|
    |tmp_32_fu_354_p2       |   icmp   |      0|  0|   9|           4|           4|
    |tmp_34_fu_288_p2       |   icmp   |      0|  0|   9|           3|           3|
    |tmp_35_fu_438_p2       |   icmp   |      0|  0|   9|           3|           3|
    |tmp_41_fu_400_p2       |   icmp   |      0|  0|   9|           3|           3|
    |tmp_fu_233_p2          |   icmp   |      0|  0|   9|           4|           4|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 205|          88|          74|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |acc_V_address0   |  27|          5|    3|         15|
    |acc_V_d0         |  15|          3|   16|         48|
    |ap_NS_fsm        |  56|         13|    1|         13|
    |iacc_reg_189     |   9|          2|    3|          6|
    |ii2_reg_200      |   9|          2|    4|          8|
    |ii_reg_166       |   9|          2|    4|          8|
    |ires_reg_222     |   9|          2|    3|          6|
    |jj3_reg_211      |   9|          2|    3|          6|
    |jj_reg_178       |   9|          2|    3|          6|
    |mult_V_address0  |  15|          3|    6|         18|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 167|         36|   46|        134|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |OP1_V_cast_cast_reg_479  |  22|   0|   22|          0|
    |acc_V_addr_6_reg_541     |   3|   0|    3|          0|
    |ap_CS_fsm                |  12|   0|   12|          0|
    |iacc_3_reg_505           |   3|   0|    3|          0|
    |iacc_reg_189             |   3|   0|    3|          0|
    |ii2_reg_200              |   4|   0|    4|          0|
    |ii_5_reg_464             |   4|   0|    4|          0|
    |ii_6_reg_523             |   4|   0|    4|          0|
    |ii_reg_166               |   4|   0|    4|          0|
    |ires_3_reg_554           |   3|   0|    3|          0|
    |ires_reg_222             |   3|   0|    3|          0|
    |jj3_reg_211              |   3|   0|    3|          0|
    |jj_5_reg_487             |   3|   0|    3|          0|
    |jj_6_reg_536             |   3|   0|    3|          0|
    |jj_reg_178               |   3|   0|    3|          0|
    |tmp_31_reg_474           |   7|   0|    8|          1|
    |tmp_33_reg_510           |   3|   0|   64|         61|
    |tmp_36_reg_528           |   7|   0|    8|          1|
    |tmp_37_reg_492           |  32|   0|   64|         32|
    |tmp_40_reg_559           |   3|   0|   64|         61|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 129|   0|  285|        156|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+-----------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> | return value |
|ap_start         |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> | return value |
|ap_done          | out |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> | return value |
|ap_idle          | out |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> | return value |
|ap_ready         | out |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> | return value |
|data_V_address0  | out |    4|  ap_memory |                                    data_V                                   |     array    |
|data_V_ce0       | out |    1|  ap_memory |                                    data_V                                   |     array    |
|data_V_q0        |  in |   11|  ap_memory |                                    data_V                                   |     array    |
|res_V_address0   | out |    3|  ap_memory |                                    res_V                                    |     array    |
|res_V_ce0        | out |    1|  ap_memory |                                    res_V                                    |     array    |
|res_V_we0        | out |    1|  ap_memory |                                    res_V                                    |     array    |
|res_V_d0         | out |   16|  ap_memory |                                    res_V                                    |     array    |
+-----------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

