<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="arqo1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="control.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="procesador.fdo"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="procesador.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="procesador.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="procesador.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="procesador_tb.cmd_log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="procesador_tb.fdo"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="procesador_tb.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="procesador_tb.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="procesador_tb.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="procesador_tb.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="procesador_tb_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="procesador_tb_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="procesador_tb_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="registros.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1412610458" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1412610458">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413996846" xil_pn:in_ck="4974927087269719400" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1413996846">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="control.vhd"/>
      <outfile xil_pn:name="memoria.vhd"/>
      <outfile xil_pn:name="procesador.vhd"/>
      <outfile xil_pn:name="procesador_TB.vhd"/>
      <outfile xil_pn:name="registros.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1413987845" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8225196199954979557" xil_pn:start_ts="1413987845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413987845" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4006052281067424867" xil_pn:start_ts="1413987845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412610458" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1444463128983305493" xil_pn:start_ts="1412610458">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413996846" xil_pn:in_ck="4974927087269719400" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1413996846">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="control.vhd"/>
      <outfile xil_pn:name="memoria.vhd"/>
      <outfile xil_pn:name="procesador.vhd"/>
      <outfile xil_pn:name="procesador_TB.vhd"/>
      <outfile xil_pn:name="registros.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1413996848" xil_pn:in_ck="4974927087269719400" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-3978382966203562068" xil_pn:start_ts="1413996846">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="procesador_tb.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1413989902" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1413989902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413989902" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1031554137559194211" xil_pn:start_ts="1413989902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413989902" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1444463128983305493" xil_pn:start_ts="1413989902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413989902" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1413989902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413989902" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8225196199954979557" xil_pn:start_ts="1413989902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413989902" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1110319057727724918" xil_pn:start_ts="1413989902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413989902" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7053229069667070561" xil_pn:start_ts="1413989902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413989906" xil_pn:in_ck="4974927087269719400" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-4885860362445425313" xil_pn:start_ts="1413989902">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="procesador_tb.lso"/>
      <outfile xil_pn:name="procesador_tb.prj"/>
      <outfile xil_pn:name="procesador_tb.syr"/>
      <outfile xil_pn:name="procesador_tb.xst"/>
      <outfile xil_pn:name="procesador_tb_vhdl.prj"/>
      <outfile xil_pn:name="procesador_tb_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
