{
    "1107460096": {
        "name": "ADC_ISR",
        "address": 1107460096,
        "size": 32,
        "access": "read-write",
        "desc": "ADC interrupt and status register",
        "fields": [
            {
                "name": "ADRDY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADC ready\n"
            },
            {
                "name": "EOSMP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "End of sampling flag\n"
            },
            {
                "name": "EOC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "End of conversion flag\n"
            },
            {
                "name": "EOS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "End of regular sequence flag\n"
            },
            {
                "name": "OVR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ADC overrun\n"
            },
            {
                "name": "JEOC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Injected channel end of conversion flag\n"
            },
            {
                "name": "JEOS",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Injected channel end of sequence flag\n"
            },
            {
                "name": "AWD1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Analog watchdog 1 flag\n"
            },
            {
                "name": "AWD2",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Analog watchdog 2 flag\n"
            },
            {
                "name": "AWD3",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Analog watchdog 3 flag\n"
            },
            {
                "name": "JQOVF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Injected context queue overflow\n"
            }
        ]
    },
    "1107460100": {
        "name": "ADC_IER",
        "address": 1107460100,
        "size": 32,
        "access": "read-write",
        "desc": "ADC interrupt enable register",
        "fields": [
            {
                "name": "ADRDYIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADC ready interrupt enable\n"
            },
            {
                "name": "EOSMPIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "End of sampling flag interrupt enable for regular conversions\n"
            },
            {
                "name": "EOCIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "End of regular conversion interrupt enable\n"
            },
            {
                "name": "EOSIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "End of regular sequence of conversions interrupt enable\n"
            },
            {
                "name": "OVRIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Overrun interrupt enable\n"
            },
            {
                "name": "JEOCIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "End of injected conversion interrupt enable\n"
            },
            {
                "name": "JEOSIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "End of injected sequence of conversions interrupt enable\n"
            },
            {
                "name": "AWD1IE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Analog watchdog 1 interrupt enable\n"
            },
            {
                "name": "AWD2IE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Analog watchdog 2 interrupt enable\n"
            },
            {
                "name": "AWD3IE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Analog watchdog 3 interrupt enable\n"
            },
            {
                "name": "JQOVFIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Injected context queue overflow interrupt enable\n"
            }
        ]
    },
    "1107460104": {
        "name": "ADC_CR",
        "address": 1107460104,
        "size": 32,
        "access": "read-write",
        "desc": "ADC control register",
        "fields": [
            {
                "name": "ADEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADC enable control\n"
            },
            {
                "name": "ADDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ADC disable command\n"
            },
            {
                "name": "ADSTART",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ADC start of regular conversion\n"
            },
            {
                "name": "JADSTART",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ADC start of injected conversion\n"
            },
            {
                "name": "ADSTP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ADC stop of regular conversion command\n"
            },
            {
                "name": "JADSTP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ADC stop of injected conversion command\n"
            },
            {
                "name": "ADVREGEN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "ADC voltage regulator enable\n"
            },
            {
                "name": "DEEPPWD",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Deep-power-down enable\n"
            },
            {
                "name": "ADCALDIF",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Differential mode for calibration\n"
            },
            {
                "name": "ADCAL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "ADC calibration\n"
            }
        ]
    },
    "1107460108": {
        "name": "ADC_CFGR",
        "address": 1107460108,
        "size": 32,
        "access": "read-write",
        "desc": "ADC configuration register",
        "fields": [
            {
                "name": "DMAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Direct memory access enable\n"
            },
            {
                "name": "DMACFG",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Direct memory access configuration\n"
            },
            {
                "name": "RES",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Data resolution\n"
            },
            {
                "name": "EXTSEL",
                "bitOffset": 5,
                "bitWidth": 5,
                "desc": "External trigger selection for regular group\nThese bits select the external event used to trigger the start of conversion of a regular group:\n...\nNote: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "EXTEN",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "External trigger enable and polarity selection for regular channels\n"
            },
            {
                "name": "OVRMOD",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Overrun mode\n"
            },
            {
                "name": "CONT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Single / continuous conversion mode for regular conversions\n"
            },
            {
                "name": "AUTDLY",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Delayed conversion mode\n"
            },
            {
                "name": "ALIGN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Data alignment\n"
            },
            {
                "name": "DISCEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Discontinuous mode for regular channels\n"
            },
            {
                "name": "DISCNUM",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "Discontinuous mode channel count\n"
            },
            {
                "name": "JDISCEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Discontinuous mode on injected channels\n"
            },
            {
                "name": "JQM",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "JSQR queue mode\n"
            },
            {
                "name": "AWD1SGL",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Enable the watchdog 1 on a single channel or on all channels\n"
            },
            {
                "name": "AWD1EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Analog watchdog 1 enable on regular channels\n"
            },
            {
                "name": "JAWD1EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Analog watchdog 1 enable on injected channels\n"
            },
            {
                "name": "JAUTO",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Automatic injected group conversion\n"
            },
            {
                "name": "AWD1CH",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "Analog watchdog 1 channel selection\n"
            },
            {
                "name": "JQDIS",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Injected queue disable\n"
            }
        ]
    },
    "1107460112": {
        "name": "ADC_CFGR2",
        "address": 1107460112,
        "size": 32,
        "access": "read-write",
        "desc": "ADC configuration register 2",
        "fields": [
            {
                "name": "ROVSE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Regular oversampling Enable\n"
            },
            {
                "name": "JOVSE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Injected oversampling Enable\n"
            },
            {
                "name": "OVSR",
                "bitOffset": 2,
                "bitWidth": 3,
                "desc": "Oversampling ratio\n"
            },
            {
                "name": "OVSS",
                "bitOffset": 5,
                "bitWidth": 4,
                "desc": "Oversampling shift\n"
            },
            {
                "name": "TROVS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Triggered Regular oversampling\n"
            },
            {
                "name": "ROVSM",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Regular oversampling mode\n"
            },
            {
                "name": "SWTRIG",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Software trigger bit for sampling time control trigger mode\n"
            },
            {
                "name": "BULB",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Bulb sampling mode\n"
            },
            {
                "name": "SMPTRIG",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Sampling time control trigger mode\n"
            }
        ]
    },
    "1107460116": {
        "name": "ADC_SMPR1",
        "address": 1107460116,
        "size": 32,
        "access": "read-write",
        "desc": "ADC sample time register 1",
        "fields": [
            {
                "name": "SMP0",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x=9 to 0)\n"
            },
            {
                "name": "SMP1",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x=9 to 0)\n"
            },
            {
                "name": "SMP2",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x=9 to 0)\n"
            },
            {
                "name": "SMP3",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x=9 to 0)\n"
            },
            {
                "name": "SMP4",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x=9 to 0)\n"
            },
            {
                "name": "SMP5",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x=9 to 0)\n"
            },
            {
                "name": "SMP6",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x=9 to 0)\n"
            },
            {
                "name": "SMP7",
                "bitOffset": 21,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x=9 to 0)\n"
            },
            {
                "name": "SMP8",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x=9 to 0)\n"
            },
            {
                "name": "SMP9",
                "bitOffset": 27,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x=9 to 0)\n"
            },
            {
                "name": "SMPPLUS",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Addition of one clock cycle to the sampling time."
            }
        ]
    },
    "1107460120": {
        "name": "ADC_SMPR2",
        "address": 1107460120,
        "size": 32,
        "access": "read-write",
        "desc": "ADC sample time register 2",
        "fields": [
            {
                "name": "SMP10",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x=19 to 10)\n"
            },
            {
                "name": "SMP11",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x=19 to 10)\n"
            },
            {
                "name": "SMP12",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x=19 to 10)\n"
            },
            {
                "name": "SMP13",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x=19 to 10)\n"
            },
            {
                "name": "SMP14",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x=19 to 10)\n"
            },
            {
                "name": "SMP15",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x=19 to 10)\n"
            },
            {
                "name": "SMP16",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x=19 to 10)\n"
            },
            {
                "name": "SMP17",
                "bitOffset": 21,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x=19 to 10)\n"
            },
            {
                "name": "SMP18",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x=19 to 10)\n"
            },
            {
                "name": "SMP19",
                "bitOffset": 27,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x=19 to 10)\n"
            }
        ]
    },
    "1107460128": {
        "name": "ADC_TR1",
        "address": 1107460128,
        "size": 32,
        "access": "read-write",
        "desc": "ADC watchdog threshold register 1",
        "fields": [
            {
                "name": "LT1",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Analog watchdog 1 lower threshold\n"
            },
            {
                "name": "AWDFILT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Analog watchdog filtering parameter\n"
            },
            {
                "name": "HT1",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Analog watchdog 1 higher threshold\n"
            }
        ]
    },
    "1107460132": {
        "name": "ADC_TR2",
        "address": 1107460132,
        "size": 32,
        "access": "read-write",
        "desc": "ADC watchdog threshold register 2",
        "fields": [
            {
                "name": "LT2",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Analog watchdog 2 lower threshold\n"
            },
            {
                "name": "HT2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Analog watchdog 2 higher threshold\n"
            }
        ]
    },
    "1107460136": {
        "name": "ADC_TR3",
        "address": 1107460136,
        "size": 32,
        "access": "read-write",
        "desc": "ADC watchdog threshold register 3",
        "fields": [
            {
                "name": "LT3",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Analog watchdog 3 lower threshold\n"
            },
            {
                "name": "HT3",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Analog watchdog 3 higher threshold\n"
            }
        ]
    },
    "1107460144": {
        "name": "ADC_SQR1",
        "address": 1107460144,
        "size": 32,
        "access": "read-write",
        "desc": "ADC regular sequence register 1",
        "fields": [
            {
                "name": "L",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Regular channel sequence length\n"
            },
            {
                "name": "SQ1",
                "bitOffset": 6,
                "bitWidth": 5,
                "desc": "1st conversion in regular sequence\n"
            },
            {
                "name": "SQ2",
                "bitOffset": 12,
                "bitWidth": 5,
                "desc": "2nd conversion in regular sequence\n"
            },
            {
                "name": "SQ3",
                "bitOffset": 18,
                "bitWidth": 5,
                "desc": "3rd conversion in regular sequence\n"
            },
            {
                "name": "SQ4",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "4th conversion in regular sequence\n"
            }
        ]
    },
    "1107460148": {
        "name": "ADC_SQR2",
        "address": 1107460148,
        "size": 32,
        "access": "read-write",
        "desc": "ADC regular sequence register 2",
        "fields": [
            {
                "name": "SQ5",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "5th conversion in regular sequence\n"
            },
            {
                "name": "SQ6",
                "bitOffset": 6,
                "bitWidth": 5,
                "desc": "6th conversion in regular sequence\n"
            },
            {
                "name": "SQ7",
                "bitOffset": 12,
                "bitWidth": 5,
                "desc": "7th conversion in regular sequence\n"
            },
            {
                "name": "SQ8",
                "bitOffset": 18,
                "bitWidth": 5,
                "desc": "8th conversion in regular sequence\n"
            },
            {
                "name": "SQ9",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "9th conversion in regular sequence\n"
            }
        ]
    },
    "1107460152": {
        "name": "ADC_SQR3",
        "address": 1107460152,
        "size": 32,
        "access": "read-write",
        "desc": "ADC regular sequence register 3",
        "fields": [
            {
                "name": "SQ10",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "10th conversion in regular sequence\n"
            },
            {
                "name": "SQ11",
                "bitOffset": 6,
                "bitWidth": 5,
                "desc": "11th conversion in regular sequence\n"
            },
            {
                "name": "SQ12",
                "bitOffset": 12,
                "bitWidth": 5,
                "desc": "12th conversion in regular sequence\n"
            },
            {
                "name": "SQ13",
                "bitOffset": 18,
                "bitWidth": 5,
                "desc": "13th conversion in regular sequence\n"
            },
            {
                "name": "SQ14",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "14th conversion in regular sequence\n"
            }
        ]
    },
    "1107460156": {
        "name": "ADC_SQR4",
        "address": 1107460156,
        "size": 32,
        "access": "read-write",
        "desc": "ADC regular sequence register 4",
        "fields": [
            {
                "name": "SQ15",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "15th conversion in regular sequence\n"
            },
            {
                "name": "SQ16",
                "bitOffset": 6,
                "bitWidth": 5,
                "desc": "16th conversion in regular sequence\n"
            }
        ]
    },
    "1107460160": {
        "name": "ADC_DR",
        "address": 1107460160,
        "size": 32,
        "access": "read-only",
        "desc": "ADC regular data register",
        "fields": [
            {
                "name": "RDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Regular data converted\n"
            }
        ]
    },
    "1107460172": {
        "name": "ADC_JSQR",
        "address": 1107460172,
        "size": 32,
        "access": "read-write",
        "desc": "ADC injected sequence register",
        "fields": [
            {
                "name": "JL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Injected channel sequence length\n"
            },
            {
                "name": "JEXTSEL",
                "bitOffset": 2,
                "bitWidth": 5,
                "desc": "External Trigger Selection for injected group\n"
            },
            {
                "name": "JEXTEN",
                "bitOffset": 7,
                "bitWidth": 2,
                "desc": "External trigger enable and polarity selection for injected channels\n"
            },
            {
                "name": "JSQ1",
                "bitOffset": 9,
                "bitWidth": 5,
                "desc": "1st conversion in the injected sequence\n"
            },
            {
                "name": "JSQ2",
                "bitOffset": 15,
                "bitWidth": 5,
                "desc": "2nd conversion in the injected sequence\n"
            },
            {
                "name": "JSQ3",
                "bitOffset": 21,
                "bitWidth": 5,
                "desc": "3rd conversion in the injected sequence\n"
            },
            {
                "name": "JSQ4",
                "bitOffset": 27,
                "bitWidth": 5,
                "desc": "4th conversion in the injected sequence\n"
            }
        ]
    },
    "1107460192": {
        "name": "ADC_OFR1",
        "address": 1107460192,
        "size": 32,
        "access": "read-write",
        "desc": "ADC offset 1 register",
        "fields": [
            {
                "name": "OFFSET",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Data offset y for the channel programmed into bits OFFSET_CH[4:0]\n"
            },
            {
                "name": "OFFSETPOS",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Positive offset\n"
            },
            {
                "name": "SATEN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Saturation enable\n"
            },
            {
                "name": "OFFSET_CH",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "Channel selection for the data offset y\n"
            },
            {
                "name": "OFFSET_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Offset y enable\n"
            }
        ]
    },
    "1107460196": {
        "name": "ADC_OFR2",
        "address": 1107460196,
        "size": 32,
        "access": "read-write",
        "desc": "ADC offset 2 register",
        "fields": [
            {
                "name": "OFFSET",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Data offset y for the channel programmed into bits OFFSET_CH[4:0]\n"
            },
            {
                "name": "OFFSETPOS",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Positive offset\n"
            },
            {
                "name": "SATEN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Saturation enable\n"
            },
            {
                "name": "OFFSET_CH",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "Channel selection for the data offset y\n"
            },
            {
                "name": "OFFSET_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Offset y enable\n"
            }
        ]
    },
    "1107460200": {
        "name": "ADC_OFR3",
        "address": 1107460200,
        "size": 32,
        "access": "read-write",
        "desc": "ADC offset 3 register",
        "fields": [
            {
                "name": "OFFSET",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Data offset y for the channel programmed into bits OFFSET_CH[4:0]\n"
            },
            {
                "name": "OFFSETPOS",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Positive offset\n"
            },
            {
                "name": "SATEN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Saturation enable\n"
            },
            {
                "name": "OFFSET_CH",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "Channel selection for the data offset y\n"
            },
            {
                "name": "OFFSET_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Offset y enable\n"
            }
        ]
    },
    "1107460204": {
        "name": "ADC_OFR4",
        "address": 1107460204,
        "size": 32,
        "access": "read-write",
        "desc": "ADC offset 4 register",
        "fields": [
            {
                "name": "OFFSET",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Data offset y for the channel programmed into bits OFFSET_CH[4:0]\n"
            },
            {
                "name": "OFFSETPOS",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Positive offset\n"
            },
            {
                "name": "SATEN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Saturation enable\n"
            },
            {
                "name": "OFFSET_CH",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "Channel selection for the data offset y\n"
            },
            {
                "name": "OFFSET_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Offset y enable\n"
            }
        ]
    },
    "1107460224": {
        "name": "ADC_JDR1",
        "address": 1107460224,
        "size": 32,
        "access": "read-only",
        "desc": "ADC injected channel 1 data register",
        "fields": [
            {
                "name": "JDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Injected data\n"
            }
        ]
    },
    "1107460228": {
        "name": "ADC_JDR2",
        "address": 1107460228,
        "size": 32,
        "access": "read-only",
        "desc": "ADC injected channel 2 data register",
        "fields": [
            {
                "name": "JDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Injected data\n"
            }
        ]
    },
    "1107460232": {
        "name": "ADC_JDR3",
        "address": 1107460232,
        "size": 32,
        "access": "read-only",
        "desc": "ADC injected channel 3 data register",
        "fields": [
            {
                "name": "JDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Injected data\n"
            }
        ]
    },
    "1107460236": {
        "name": "ADC_JDR4",
        "address": 1107460236,
        "size": 32,
        "access": "read-only",
        "desc": "ADC injected channel 4 data register",
        "fields": [
            {
                "name": "JDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Injected data\n"
            }
        ]
    },
    "1107460256": {
        "name": "ADC_AWD2CR",
        "address": 1107460256,
        "size": 32,
        "access": "read-write",
        "desc": "ADC analog watchdog 2 configuration register",
        "fields": [
            {
                "name": "AWD2CH",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Analog watchdog 2 channel selection\n"
            }
        ]
    },
    "1107460260": {
        "name": "ADC_AWD3CR",
        "address": 1107460260,
        "size": 32,
        "access": "read-write",
        "desc": "ADC analog watchdog 3 configuration register",
        "fields": [
            {
                "name": "AWD3CH",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Analog watchdog 3 channel selection\n"
            }
        ]
    },
    "1107460272": {
        "name": "ADC_DIFSEL",
        "address": 1107460272,
        "size": 32,
        "access": "read-write",
        "desc": "ADC Differential mode selection register",
        "fields": [
            {
                "name": "DIFSEL",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Differential mode for channels 19 to 0."
            }
        ]
    },
    "1107460276": {
        "name": "ADC_CALFACT",
        "address": 1107460276,
        "size": 32,
        "access": "read-write",
        "desc": "ADC calibration factors",
        "fields": [
            {
                "name": "CALFACT_S",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Calibration Factors In single-ended mode\n"
            },
            {
                "name": "CALFACT_D",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Calibration Factors in differential mode\n"
            }
        ]
    },
    "1107460296": {
        "name": "ADC_OR",
        "address": 1107460296,
        "size": 32,
        "access": "read-write",
        "desc": "ADC option register",
        "fields": [
            {
                "name": "OP0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Option bit 0\n"
            }
        ]
    },
    "1107460864": {
        "name": "ADC_CSR",
        "address": 1107460864,
        "size": 32,
        "access": "read-only",
        "desc": "ADC common status register",
        "fields": [
            {
                "name": "ADRDY_MST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Master ADC ready\n"
            },
            {
                "name": "EOSMP_MST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "End of Sampling phase flag of the master ADC\n"
            },
            {
                "name": "EOC_MST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "End of regular conversion of the master ADC\n"
            },
            {
                "name": "EOS_MST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "End of regular sequence flag of the master ADC\n"
            },
            {
                "name": "OVR_MST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Overrun flag of the master ADC\n"
            },
            {
                "name": "JEOC_MST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "End of injected conversion flag of the master ADC\n"
            },
            {
                "name": "JEOS_MST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "End of injected sequence flag of the master ADC\n"
            },
            {
                "name": "AWD1_MST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Analog watchdog 1 flag of the master ADC\n"
            },
            {
                "name": "AWD2_MST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Analog watchdog 2 flag of the master ADC\n"
            },
            {
                "name": "AWD3_MST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Analog watchdog 3 flag of the master ADC\n"
            },
            {
                "name": "JQOVF_MST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Injected Context Queue Overflow flag of the master ADC\n"
            },
            {
                "name": "ADRDY_SLV",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Slave ADC ready\n"
            },
            {
                "name": "EOSMP_SLV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "End of Sampling phase flag of the slave ADC\n"
            },
            {
                "name": "EOC_SLV",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "End of regular conversion of the slave ADC\n"
            },
            {
                "name": "EOS_SLV",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "End of regular sequence flag of the slave ADC."
            },
            {
                "name": "OVR_SLV",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Overrun flag of the slave ADC\n"
            },
            {
                "name": "JEOC_SLV",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "End of injected conversion flag of the slave ADC\n"
            },
            {
                "name": "JEOS_SLV",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "End of injected sequence flag of the slave ADC\n"
            },
            {
                "name": "AWD1_SLV",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Analog watchdog 1 flag of the slave ADC\n"
            },
            {
                "name": "AWD2_SLV",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Analog watchdog 2 flag of the slave ADC\n"
            },
            {
                "name": "AWD3_SLV",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Analog watchdog 3 flag of the slave ADC\n"
            },
            {
                "name": "JQOVF_SLV",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Injected Context Queue Overflow flag of the slave ADC\n"
            }
        ]
    },
    "1107460872": {
        "name": "ADC_CCR",
        "address": 1107460872,
        "size": 32,
        "access": "read-write",
        "desc": "ADC common control register",
        "fields": [
            {
                "name": "DUAL",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Dual ADC mode selection\n"
            },
            {
                "name": "DELAY",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Delay between 2 sampling phases\n"
            },
            {
                "name": "DMACFG",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DMA configuration (for dual ADC mode)\n"
            },
            {
                "name": "MDMA",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Direct memory access mode for dual ADC mode\n"
            },
            {
                "name": "CKMODE",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "ADC clock mode\n"
            },
            {
                "name": "PRESC",
                "bitOffset": 18,
                "bitWidth": 4,
                "desc": "ADC prescaler\n"
            },
            {
                "name": "VREFEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Vless thansub>REFINTless than/sub> enable\n"
            },
            {
                "name": "TSEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Vless thansub>SENSEless than/sub> enable\n"
            },
            {
                "name": "VBATEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "VBAT enable\n"
            }
        ]
    },
    "1107460876": {
        "name": "ADC_CDR",
        "address": 1107460876,
        "size": 32,
        "access": "read-only",
        "desc": "ADC common regular data register for dual mode",
        "fields": [
            {
                "name": "RDATA_MST",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Regular data of the master ADC."
            },
            {
                "name": "RDATA_SLV",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Regular data of the slave ADC\n"
            }
        ]
    },
    "1107461104": {
        "name": "ADC_HWCFGR0",
        "address": 1107461104,
        "size": 32,
        "access": "read-only",
        "desc": "ADC hardware configuration register",
        "fields": [
            {
                "name": "ADCNUM",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Number of ADCs implemented"
            },
            {
                "name": "MULPIPE",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Number of pipeline stages"
            },
            {
                "name": "OPBITS",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Number of option bits"
            },
            {
                "name": "IDLEVALUE",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Idle value for non-selected channels"
            }
        ]
    },
    "1107461108": {
        "name": "ADC_VERR",
        "address": 1107461108,
        "size": 32,
        "access": "read-only",
        "desc": "ADC version register",
        "fields": [
            {
                "name": "MINREV",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Minor revision\n"
            },
            {
                "name": "MAJREV",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Major revision\n"
            }
        ]
    },
    "1107461112": {
        "name": "ADC_IPDR",
        "address": 1107461112,
        "size": 32,
        "access": "read-only",
        "desc": "ADC identification register",
        "fields": [
            {
                "name": "ID",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral identifier\n"
            }
        ]
    },
    "1107461116": {
        "name": "ADC_SIDR",
        "address": 1107461116,
        "size": 32,
        "access": "read-only",
        "desc": "ADC size identification register",
        "fields": [
            {
                "name": "SID",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Size Identification\n"
            }
        ]
    },
    "1108082688": {
        "name": "AES_CR",
        "address": 1108082688,
        "size": 32,
        "access": "read-write",
        "desc": "AES control register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable\n"
            },
            {
                "name": "DATATYPE",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Data type\n"
            },
            {
                "name": "MODE",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Operating mode\n"
            },
            {
                "name": "CHMOD",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "CHMOD[1:0]: Chaining mode\n"
            },
            {
                "name": "DMAINEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "DMA input enable\n"
            },
            {
                "name": "DMAOUTEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "DMA output enable\n"
            },
            {
                "name": "GCMPH",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "GCM or CCM phase selection\n"
            },
            {
                "name": "CHMOD_1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "CHMOD[2]"
            },
            {
                "name": "KEYSIZE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Key size selection\n"
            },
            {
                "name": "NPBLB",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Number of padding bytes in last block\n"
            },
            {
                "name": "KMOD",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Key mode selection\n"
            },
            {
                "name": "IPRST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "AES peripheral software reset\n"
            }
        ]
    },
    "1108082692": {
        "name": "AES_SR",
        "address": 1108082692,
        "size": 32,
        "access": "read-only",
        "desc": "AES status register",
        "fields": [
            {
                "name": "RDERRF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Read error flag\n"
            },
            {
                "name": "WRERRF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Write error flag\n"
            },
            {
                "name": "BUSY",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Busy\n"
            },
            {
                "name": "KEYVALID",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Key valid flag\n"
            }
        ]
    },
    "1108082696": {
        "name": "AES_DINR",
        "address": 1108082696,
        "size": 32,
        "access": "write-only",
        "desc": "AES data input register",
        "fields": [
            {
                "name": "DIN",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data input\n"
            }
        ]
    },
    "1108082700": {
        "name": "AES_DOUTR",
        "address": 1108082700,
        "size": 32,
        "access": "read-only",
        "desc": "AES data output register",
        "fields": [
            {
                "name": "DOUT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data output\n"
            }
        ]
    },
    "1108082704": {
        "name": "AES_KEYR0",
        "address": 1108082704,
        "size": 32,
        "access": "write-only",
        "desc": "AES key register 0",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Cryptographic key, bits [31:0]\n"
            }
        ]
    },
    "1108082708": {
        "name": "AES_KEYR1",
        "address": 1108082708,
        "size": 32,
        "access": "write-only",
        "desc": "AES key register 1",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Cryptographic key, bits [63:32]\n"
            }
        ]
    },
    "1108082712": {
        "name": "AES_KEYR2",
        "address": 1108082712,
        "size": 32,
        "access": "write-only",
        "desc": "AES key register 2",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Cryptographic key, bits [95:64]\n"
            }
        ]
    },
    "1108082716": {
        "name": "AES_KEYR3",
        "address": 1108082716,
        "size": 32,
        "access": "write-only",
        "desc": "AES key register 3",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Cryptographic key, bits [127:96]\n"
            }
        ]
    },
    "1108082720": {
        "name": "AES_IVR0",
        "address": 1108082720,
        "size": 32,
        "access": "read-write",
        "desc": "AES initialization vector register 0",
        "fields": [
            {
                "name": "IVI",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Initialization vector input, bits [31:0]\n"
            }
        ]
    },
    "1108082724": {
        "name": "AES_IVR1",
        "address": 1108082724,
        "size": 32,
        "access": "read-write",
        "desc": "AES initialization vector register 1",
        "fields": [
            {
                "name": "IVI",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Initialization vector input, bits [63:32]\n"
            }
        ]
    },
    "1108082728": {
        "name": "AES_IVR2",
        "address": 1108082728,
        "size": 32,
        "access": "read-write",
        "desc": "AES initialization vector register 2",
        "fields": [
            {
                "name": "IVI",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Initialization vector input, bits [95:64]\n"
            }
        ]
    },
    "1108082732": {
        "name": "AES_IVR3",
        "address": 1108082732,
        "size": 32,
        "access": "read-write",
        "desc": "AES initialization vector register 3",
        "fields": [
            {
                "name": "IVI",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Initialization vector input, bits [127:96]\n"
            }
        ]
    },
    "1108082736": {
        "name": "AES_KEYR4",
        "address": 1108082736,
        "size": 32,
        "access": "write-only",
        "desc": "AES key register 4",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Cryptographic key, bits [159:128]\n"
            }
        ]
    },
    "1108082740": {
        "name": "AES_KEYR5",
        "address": 1108082740,
        "size": 32,
        "access": "write-only",
        "desc": "AES key register 5",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Cryptographic key, bits [191:160]\n"
            }
        ]
    },
    "1108082744": {
        "name": "AES_KEYR6",
        "address": 1108082744,
        "size": 32,
        "access": "write-only",
        "desc": "AES key register 6",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Cryptographic key, bits [223:192]\n"
            }
        ]
    },
    "1108082748": {
        "name": "AES_KEYR7",
        "address": 1108082748,
        "size": 32,
        "access": "write-only",
        "desc": "AES key register 7",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Cryptographic key, bits [255:224]\n"
            }
        ]
    },
    "1108082752": {
        "name": "AES_SUSPR0",
        "address": 1108082752,
        "size": 32,
        "access": "read-write",
        "desc": "AES suspend registers",
        "fields": [
            {
                "name": "SUSP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Suspend data\n"
            }
        ]
    },
    "1108082756": {
        "name": "AES_SUSPR1",
        "address": 1108082756,
        "size": 32,
        "access": "read-write",
        "desc": "AES suspend registers",
        "fields": [
            {
                "name": "SUSP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Suspend data\n"
            }
        ]
    },
    "1108082760": {
        "name": "AES_SUSPR2",
        "address": 1108082760,
        "size": 32,
        "access": "read-write",
        "desc": "AES suspend registers",
        "fields": [
            {
                "name": "SUSP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Suspend data\n"
            }
        ]
    },
    "1108082764": {
        "name": "AES_SUSPR3",
        "address": 1108082764,
        "size": 32,
        "access": "read-write",
        "desc": "AES suspend registers",
        "fields": [
            {
                "name": "SUSP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Suspend data\n"
            }
        ]
    },
    "1108082768": {
        "name": "AES_SUSPR4",
        "address": 1108082768,
        "size": 32,
        "access": "read-write",
        "desc": "AES suspend registers",
        "fields": [
            {
                "name": "SUSP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Suspend data\n"
            }
        ]
    },
    "1108082772": {
        "name": "AES_SUSPR5",
        "address": 1108082772,
        "size": 32,
        "access": "read-write",
        "desc": "AES suspend registers",
        "fields": [
            {
                "name": "SUSP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Suspend data\n"
            }
        ]
    },
    "1108082776": {
        "name": "AES_SUSPR6",
        "address": 1108082776,
        "size": 32,
        "access": "read-write",
        "desc": "AES suspend registers",
        "fields": [
            {
                "name": "SUSP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Suspend data\n"
            }
        ]
    },
    "1108082780": {
        "name": "AES_SUSPR7",
        "address": 1108082780,
        "size": 32,
        "access": "read-write",
        "desc": "AES suspend registers",
        "fields": [
            {
                "name": "SUSP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Suspend data\n"
            }
        ]
    },
    "1108083456": {
        "name": "AES_IER",
        "address": 1108083456,
        "size": 32,
        "access": "read-write",
        "desc": "AES interrupt enable register",
        "fields": [
            {
                "name": "CCFIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Computation complete flag interrupt enable\n"
            },
            {
                "name": "RWEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Read or write error interrupt enable\n"
            },
            {
                "name": "KEIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Key error interrupt enable\n"
            }
        ]
    },
    "1108083460": {
        "name": "AES_ISR",
        "address": 1108083460,
        "size": 32,
        "access": "read-only",
        "desc": "AES interrupt status register",
        "fields": [
            {
                "name": "CCF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Computation complete flag\n"
            },
            {
                "name": "RWEIF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Read or write error interrupt flag\n"
            },
            {
                "name": "KEIF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Key error interrupt flag\n"
            }
        ]
    },
    "1108083464": {
        "name": "AES_ICR",
        "address": 1108083464,
        "size": 32,
        "access": "write-only",
        "desc": "AES interrupt clear register",
        "fields": [
            {
                "name": "CCF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Computation complete flag clear\n"
            },
            {
                "name": "RWEIF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Read or write error interrupt flag clear\n"
            },
            {
                "name": "KEIF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Key error interrupt flag clear\n"
            }
        ]
    },
    "1073885184": {
        "name": "CRC_DR",
        "address": 1073885184,
        "size": 32,
        "access": "read-write",
        "desc": "CRC data register",
        "fields": [
            {
                "name": "DR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data register bits\n"
            }
        ]
    },
    "1073885188": {
        "name": "CRC_IDR",
        "address": 1073885188,
        "size": 32,
        "access": "read-write",
        "desc": "CRC independent data register",
        "fields": [
            {
                "name": "IDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "General-purpose 32-bit data register bits\n"
            }
        ]
    },
    "1073885192": {
        "name": "CRC_CR",
        "address": 1073885192,
        "size": 32,
        "access": "read-write",
        "desc": "CRC control register",
        "fields": [
            {
                "name": "RESET",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "RESET bit\n"
            },
            {
                "name": "POLYSIZE",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Polynomial size\n"
            },
            {
                "name": "REV_IN",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Reverse input data\n"
            },
            {
                "name": "REV_OUT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Reverse output data\n"
            }
        ]
    },
    "1073885200": {
        "name": "CRC_INIT",
        "address": 1073885200,
        "size": 32,
        "access": "read-write",
        "desc": "CRC initial value",
        "fields": [
            {
                "name": "CRC_INIT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Programmable initial CRC value\n"
            }
        ]
    },
    "1073885204": {
        "name": "CRC_POL",
        "address": 1073885204,
        "size": 32,
        "access": "read-write",
        "desc": "CRC polynomial",
        "fields": [
            {
                "name": "POL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Programmable polynomial\n"
            }
        ]
    },
    "1073766400": {
        "name": "CRS_CR",
        "address": 1073766400,
        "size": 32,
        "access": "read-write",
        "desc": "CRS control register",
        "fields": [
            {
                "name": "SYNCOKIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SYNC event OK interrupt enable"
            },
            {
                "name": "SYNCWARNIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SYNC warning interrupt enable"
            },
            {
                "name": "ERRIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Synchronization or trimming error interrupt enable"
            },
            {
                "name": "ESYNCIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Expected SYNC interrupt enable"
            },
            {
                "name": "CEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Frequency error counter enable\n"
            },
            {
                "name": "AUTOTRIMEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Automatic trimming enable\n"
            },
            {
                "name": "SWSYNC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Generate software SYNC event\n"
            },
            {
                "name": "TRIM",
                "bitOffset": 8,
                "bitWidth": 6,
                "desc": "HSI48 oscillator smooth trimming\n"
            }
        ]
    },
    "1073766404": {
        "name": "CRS_CFGR",
        "address": 1073766404,
        "size": 32,
        "access": "read-write",
        "desc": "CRS configuration register",
        "fields": [
            {
                "name": "RELOAD",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Counter reload value\n"
            },
            {
                "name": "FELIM",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Frequency error limit\n"
            },
            {
                "name": "SYNCDIV",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "SYNC divider\n"
            },
            {
                "name": "SYNCSRC",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "SYNC signal source selection\n"
            },
            {
                "name": "SYNCPOL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "SYNC polarity selection\n"
            }
        ]
    },
    "1073766408": {
        "name": "CRS_ISR",
        "address": 1073766408,
        "size": 32,
        "access": "read-only",
        "desc": "CRS interrupt and status register",
        "fields": [
            {
                "name": "SYNCOKF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SYNC event OK flag\n"
            },
            {
                "name": "SYNCWARNF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SYNC warning flag\n"
            },
            {
                "name": "ERRF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Error flag\n"
            },
            {
                "name": "ESYNCF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Expected SYNC flag\n"
            },
            {
                "name": "SYNCERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "SYNC error\n"
            },
            {
                "name": "SYNCMISS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "SYNC missed\n"
            },
            {
                "name": "TRIMOVF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Trimming overflow or underflow\n"
            },
            {
                "name": "FEDIR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Frequency error direction\n"
            },
            {
                "name": "FECAP",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Frequency error capture\n"
            }
        ]
    },
    "1073766412": {
        "name": "CRS_ICR",
        "address": 1073766412,
        "size": 32,
        "access": "read-write",
        "desc": "CRS interrupt flag clear register",
        "fields": [
            {
                "name": "SYNCOKC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SYNC event OK clear flag\n"
            },
            {
                "name": "SYNCWARNC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SYNC warning clear flag\n"
            },
            {
                "name": "ERRC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Error clear flag\n"
            },
            {
                "name": "ESYNCC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Expected SYNC clear flag\n"
            }
        ]
    },
    "1107461120": {
        "name": "DAC_CR",
        "address": 1107461120,
        "size": 32,
        "access": "read-write",
        "desc": "DAC control register",
        "fields": [
            {
                "name": "EN1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DAC channel1 enable\n"
            },
            {
                "name": "TEN1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DAC channel1 trigger enable\n"
            },
            {
                "name": "TSEL1",
                "bitOffset": 2,
                "bitWidth": 4,
                "desc": "DAC channel1 trigger selection\n"
            },
            {
                "name": "WAVE1",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "DAC channel1 noise/triangle wave generation enable\n"
            },
            {
                "name": "MAMP1",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "DAC channel1 mask/amplitude selector\n"
            },
            {
                "name": "DMAEN1",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "DAC channel1 DMA enable\n"
            },
            {
                "name": "DMAUDRIE1",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DAC channel1 DMA Underrun Interrupt enable\n"
            },
            {
                "name": "CEN1",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DAC channel1 calibration enable\n"
            },
            {
                "name": "EN2",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DAC channel2 enable\n"
            },
            {
                "name": "TEN2",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "DAC channel2 trigger enable\n"
            },
            {
                "name": "TSEL2",
                "bitOffset": 18,
                "bitWidth": 4,
                "desc": "DAC channel2 trigger selection\n"
            },
            {
                "name": "WAVE2",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "DAC channel2 noise/triangle wave generation enable\n"
            },
            {
                "name": "MAMP2",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "DAC channel2 mask/amplitude selector\n"
            },
            {
                "name": "DMAEN2",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "DAC channel2 DMA enable\n"
            },
            {
                "name": "DMAUDRIE2",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DAC channel2 DMA underrun interrupt enable\n"
            },
            {
                "name": "CEN2",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "DAC channel2 calibration enable\n"
            }
        ]
    },
    "1107461124": {
        "name": "DAC_SWTRGR",
        "address": 1107461124,
        "size": 32,
        "access": "write-only",
        "desc": "DAC software trigger register",
        "fields": [
            {
                "name": "SWTRIG1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DAC channel1 software trigger\n"
            },
            {
                "name": "SWTRIG2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DAC channel2 software trigger\n"
            }
        ]
    },
    "1107461128": {
        "name": "DAC_DHR12R1",
        "address": 1107461128,
        "size": 32,
        "access": "read-write",
        "desc": "DAC channel1 12-bit right-aligned data holding register",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DAC channel1 12-bit right-aligned data\n"
            },
            {
                "name": "DACC1DHRB",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "DAC channel1 12-bit right-aligned data B\n"
            }
        ]
    },
    "1107461132": {
        "name": "DAC_DHR12L1",
        "address": 1107461132,
        "size": 32,
        "access": "read-write",
        "desc": "DAC channel1 12-bit left aligned data holding register",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 4,
                "bitWidth": 12,
                "desc": "DAC channel1 12-bit left-aligned data\n"
            },
            {
                "name": "DACC1DHRB",
                "bitOffset": 20,
                "bitWidth": 12,
                "desc": "DAC channel1 12-bit left-aligned data B\n"
            }
        ]
    },
    "1107461136": {
        "name": "DAC_DHR8R1",
        "address": 1107461136,
        "size": 32,
        "access": "read-write",
        "desc": "DAC channel1 8-bit right aligned data holding register",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DAC channel1 8-bit right-aligned data\n"
            },
            {
                "name": "DACC1DHRB",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DAC channel1 8-bit right-aligned data\n"
            }
        ]
    },
    "1107461140": {
        "name": "DAC_DHR12R2",
        "address": 1107461140,
        "size": 32,
        "access": "read-write",
        "desc": "DAC channel2 12-bit right aligned data holding register",
        "fields": [
            {
                "name": "DACC2DHR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DAC channel2 12-bit right-aligned data\n"
            },
            {
                "name": "DACC2DHRB",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "DAC channel2 12-bit right-aligned data\n"
            }
        ]
    },
    "1107461144": {
        "name": "DAC_DHR12L2",
        "address": 1107461144,
        "size": 32,
        "access": "read-write",
        "desc": "DAC channel2 12-bit left aligned data holding register",
        "fields": [
            {
                "name": "DACC2DHR",
                "bitOffset": 4,
                "bitWidth": 12,
                "desc": "DAC channel2 12-bit left-aligned data\n"
            },
            {
                "name": "DACC2DHRB",
                "bitOffset": 20,
                "bitWidth": 12,
                "desc": "DAC channel2 12-bit left-aligned data B\n"
            }
        ]
    },
    "1107461148": {
        "name": "DAC_DHR8R2",
        "address": 1107461148,
        "size": 32,
        "access": "read-write",
        "desc": "DAC channel2 8-bit right-aligned data holding register",
        "fields": [
            {
                "name": "DACC2DHR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DAC channel2 8-bit right-aligned data\n"
            },
            {
                "name": "DACC2DHRB",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DAC channel2 8-bit right-aligned data\n"
            }
        ]
    },
    "1107461152": {
        "name": "DAC_DHR12RD",
        "address": 1107461152,
        "size": 32,
        "access": "read-write",
        "desc": "Dual DAC 12-bit right-aligned data holding register",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DAC channel1 12-bit right-aligned data\n"
            },
            {
                "name": "DACC2DHR",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "DAC channel2 12-bit right-aligned data\n"
            }
        ]
    },
    "1107461156": {
        "name": "DAC_DHR12LD",
        "address": 1107461156,
        "size": 32,
        "access": "read-write",
        "desc": "Dual DAC 12-bit left aligned data holding register",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 4,
                "bitWidth": 12,
                "desc": "DAC channel1 12-bit left-aligned data\n"
            },
            {
                "name": "DACC2DHR",
                "bitOffset": 20,
                "bitWidth": 12,
                "desc": "DAC channel2 12-bit left-aligned data\n"
            }
        ]
    },
    "1107461160": {
        "name": "DAC_DHR8RD",
        "address": 1107461160,
        "size": 32,
        "access": "read-write",
        "desc": "Dual DAC 8-bit right aligned data holding register",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DAC channel1 8-bit right-aligned data\n"
            },
            {
                "name": "DACC2DHR",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DAC channel2 8-bit right-aligned data\n"
            }
        ]
    },
    "1107461164": {
        "name": "DAC_DOR1",
        "address": 1107461164,
        "size": 32,
        "access": "read-only",
        "desc": "DAC channel1 data output register",
        "fields": [
            {
                "name": "DACC1DOR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DAC channel1 data output\n"
            },
            {
                "name": "DACC1DORB",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "DAC channel1 data output\n"
            }
        ]
    },
    "1107461168": {
        "name": "DAC_DOR2",
        "address": 1107461168,
        "size": 32,
        "access": "read-only",
        "desc": "DAC channel2 data output register",
        "fields": [
            {
                "name": "DACC2DOR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DAC channel2 data output\n"
            },
            {
                "name": "DACC2DORB",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "DAC channel2 data output\n"
            }
        ]
    },
    "1107461172": {
        "name": "DAC_SR",
        "address": 1107461172,
        "size": 32,
        "access": "read-write",
        "desc": "DAC status register",
        "fields": [
            {
                "name": "DAC1RDY",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "DAC channel1 ready status bit\n"
            },
            {
                "name": "DORSTAT1",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "DAC channel1 output register status bit\n"
            },
            {
                "name": "DMAUDR1",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DAC channel1 DMA underrun flag\n"
            },
            {
                "name": "CAL_FLAG1",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DAC channel1 calibration offset status\n"
            },
            {
                "name": "BWST1",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "DAC channel1 busy writing sample time flag\n"
            },
            {
                "name": "DAC2RDY",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "DAC channel2 ready status bit\n"
            },
            {
                "name": "DORSTAT2",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "DAC channel2 output register status bit\n"
            },
            {
                "name": "DMAUDR2",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DAC channel2 DMA underrun flag\n"
            },
            {
                "name": "CAL_FLAG2",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "DAC channel2 calibration offset status\n"
            },
            {
                "name": "BWST2",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "DAC channel2 busy writing sample time flag\n"
            }
        ]
    },
    "1107461176": {
        "name": "DAC_CCR",
        "address": 1107461176,
        "size": 32,
        "access": "read-write",
        "desc": "DAC calibration control register",
        "fields": [
            {
                "name": "OTRIM1",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DAC channel1 offset trimming value"
            },
            {
                "name": "OTRIM2",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "DAC channel2 offset trimming value\n"
            }
        ]
    },
    "1107461180": {
        "name": "DAC_MCR",
        "address": 1107461180,
        "size": 32,
        "access": "read-write",
        "desc": "DAC mode control register",
        "fields": [
            {
                "name": "MODE1",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "DAC channel1 mode\n"
            },
            {
                "name": "DMADOUBLE1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "DAC channel1 DMA double data mode\n"
            },
            {
                "name": "SINFORMAT1",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Enable signed format for DAC channel1\n"
            },
            {
                "name": "HFSEL",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "High frequency interface mode selection"
            },
            {
                "name": "MODE2",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "DAC channel2 mode\n"
            },
            {
                "name": "DMADOUBLE2",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "DAC channel2 DMA double data mode\n"
            },
            {
                "name": "SINFORMAT2",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Enable signed format for DAC channel2\n"
            }
        ]
    },
    "1107461184": {
        "name": "DAC_SHSR1",
        "address": 1107461184,
        "size": 32,
        "access": "read-write",
        "desc": "DAC channel1 sample and hold sample time register",
        "fields": [
            {
                "name": "TSAMPLE1",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "DAC channel1 sample time (only valid in Sample and hold mode)\n"
            }
        ]
    },
    "1107461188": {
        "name": "DAC_SHSR2",
        "address": 1107461188,
        "size": 32,
        "access": "read-write",
        "desc": "DAC channel2 sample and hold sample time register",
        "fields": [
            {
                "name": "TSAMPLE2",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "DAC channel2 sample time (only valid in Sample and hold mode)\n"
            }
        ]
    },
    "1107461192": {
        "name": "DAC_SHHR",
        "address": 1107461192,
        "size": 32,
        "access": "read-write",
        "desc": "DAC sample and hold time register",
        "fields": [
            {
                "name": "THOLD1",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "DAC channel1 hold time (only valid in Sample and hold mode)\n"
            },
            {
                "name": "THOLD2",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "DAC channel2 hold time (only valid in Sample and hold mode)."
            }
        ]
    },
    "1107461196": {
        "name": "DAC_SHRR",
        "address": 1107461196,
        "size": 32,
        "access": "read-write",
        "desc": "DAC sample and hold refresh time register",
        "fields": [
            {
                "name": "TREFRESH1",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DAC channel1 refresh time (only valid in Sample and hold mode)\n"
            },
            {
                "name": "TREFRESH2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "DAC channel2 refresh time (only valid in Sample and hold mode)\n"
            }
        ]
    },
    "1140998144": {
        "name": "DBGMCU_IDCODE",
        "address": 1140998144,
        "size": 32,
        "access": "read-only",
        "desc": "DBGMCU identity code register",
        "fields": [
            {
                "name": "DEV_ID",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Device identification"
            },
            {
                "name": "REV_ID",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Revision\n"
            }
        ]
    },
    "1140998148": {
        "name": "DBGMCU_CR",
        "address": 1140998148,
        "size": 32,
        "access": "read-write",
        "desc": "DBGMCU configuration register",
        "fields": [
            {
                "name": "DBG_STOP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Allows debug in Stop mode\n"
            },
            {
                "name": "DBG_STANDBY",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Allows debug in Standby mode\n"
            },
            {
                "name": "TRACE_IOEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "trace pin enable"
            },
            {
                "name": "TRACE_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "trace port and clock enable."
            },
            {
                "name": "TRACE_MODE",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "trace pin assignment"
            },
            {
                "name": "DCRT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Debug credentials reset type\n"
            }
        ]
    },
    "1140998152": {
        "name": "DBGMCU_APB1LFZR",
        "address": 1140998152,
        "size": 32,
        "access": "read-write",
        "desc": "DBGMCU APB1L peripheral freeze register",
        "fields": [
            {
                "name": "DBG_TIM2_STOP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM2 stop in debug"
            },
            {
                "name": "DBG_TIM3_STOP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM3 stop in debug"
            },
            {
                "name": "DBG_TIM4_STOP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TIM4 stop in debug"
            },
            {
                "name": "DBG_TIM5_STOP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TIM5 stop in debug"
            },
            {
                "name": "DBG_TIM6_STOP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TIM6 stop in debug"
            },
            {
                "name": "DBG_TIM7_STOP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TIM7 stop in debug"
            },
            {
                "name": "DBG_TIM12_STOP",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TIM12 stop in debug"
            },
            {
                "name": "DBG_TIM13_STOP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TIM13 stop in debug"
            },
            {
                "name": "DBG_TIM14_STOP",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "TIM14 stop in debug"
            },
            {
                "name": "DBG_WWDG_STOP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "WWDG stop in debug"
            },
            {
                "name": "DBG_IWDG_STOP",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "IWDG stop in debug"
            },
            {
                "name": "DBG_I2C1_STOP",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 SMBUS timeout stop in debug"
            },
            {
                "name": "DBG_I2C2_STOP",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "I2C2 SMBUS timeout stop in debug"
            },
            {
                "name": "DBG_I3C1_STOP",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "I3C1 SCL stall counter stop in debug"
            }
        ]
    },
    "1140998156": {
        "name": "DBGMCU_APB1HFZR",
        "address": 1140998156,
        "size": 32,
        "access": "read-write",
        "desc": "DBGMCU APB1H peripheral freeze register",
        "fields": [
            {
                "name": "DBG_LPTIM2_STOP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "LPTIM2 stop in debug"
            }
        ]
    },
    "1140998160": {
        "name": "DBGMCU_APB2FZR",
        "address": 1140998160,
        "size": 32,
        "access": "read-write",
        "desc": "DBGMCU APB2 peripheral freeze register",
        "fields": [
            {
                "name": "DBG_TIM1_STOP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "TIM1 stop in debug"
            },
            {
                "name": "DBG_TIM8_STOP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "TIM8 stop in debug"
            },
            {
                "name": "DBG_TIM15_STOP",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "TIM15 stop in debug"
            },
            {
                "name": "DBG_TIM16_STOP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TIM16 stop in debug"
            },
            {
                "name": "DBG_TIM17_STOP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "TIM17 stop in debug"
            }
        ]
    },
    "1140998164": {
        "name": "DBGMCU_APB3FZR",
        "address": 1140998164,
        "size": 32,
        "access": "read-write",
        "desc": "DBGMCU APB3 peripheral freeze register",
        "fields": [
            {
                "name": "DBG_I2C3_STOP",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "I2C3 SMBUS timeout stop in debug"
            },
            {
                "name": "DBG_I2C4_STOP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "I2C4 SMBUS timeout stop in debug"
            },
            {
                "name": "DBG_LPTIM1_STOP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "LPTIM1 stop in debug"
            },
            {
                "name": "DBG_LPTIM3_STOP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "LPTIM3 stop in debug"
            },
            {
                "name": "DBG_LPTIM4_STOP",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "LPTIM4 stop in debug"
            },
            {
                "name": "DBG_LPTIM5_STOP",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "LPTIM5 stop in debug"
            },
            {
                "name": "DBG_LPTIM6_STOP",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "LPTIM6 stop in debug"
            },
            {
                "name": "DBG_RTC_STOP",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "RTC stop in debug"
            }
        ]
    },
    "1140998176": {
        "name": "DBGMCU_AHB1FZR",
        "address": 1140998176,
        "size": 32,
        "access": "read-write",
        "desc": "DBGMCU AHB1 peripheral freeze register",
        "fields": [
            {
                "name": "DBG_GPDMA1_0_STOP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "GPDMA1 channel 0 stop in debug"
            },
            {
                "name": "DBG_GPDMA1_1_STOP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "GPDMA1 channel 1 stop in debug"
            },
            {
                "name": "DBG_GPDMA1_2_STOP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "GPDMA1 channel 2 stop in debug"
            },
            {
                "name": "DBG_GPDMA1_3_STOP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "GPDMA1 channel 3 stop in debug"
            },
            {
                "name": "DBG_GPDMA1_4_STOP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "GPDMA1 channel 4 stop in debug"
            },
            {
                "name": "DBG_GPDMA1_5_STOP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "GPDMA1 channel 5 stop in debug"
            },
            {
                "name": "DBG_GPDMA1_6_STOP",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "GPDMA1 channel 6 stop in debug"
            },
            {
                "name": "DBG_GPDMA1_7_STOP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "GPDMA1 channel 7 stop in debug"
            },
            {
                "name": "DBG_GPDMA2_0_STOP",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "GPDMA2 channel 0 stop in debug"
            },
            {
                "name": "DBG_GPDMA2_1_STOP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "GPDMA2 channel 1 stop in debug"
            },
            {
                "name": "DBG_GPDMA2_2_STOP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "GPDMA2 channel 2 stop in debug"
            },
            {
                "name": "DBG_GPDMA2_3_STOP",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "GPDMA2 channel 3 stop in debug"
            },
            {
                "name": "DBG_GPDMA2_4_STOP",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "GPDMA2 channel 4 stop in debug"
            },
            {
                "name": "DBG_GPDMA2_5_STOP",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "GPDMA2 channel 5 stop in debug"
            },
            {
                "name": "DBG_GPDMA2_6_STOP",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "GPDMA2 channel 6 stop in debug"
            },
            {
                "name": "DBG_GPDMA2_7_STOP",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "GPDMA2 channel 7 stop in debug"
            }
        ]
    },
    "1140998396": {
        "name": "DBGMCU_SR",
        "address": 1140998396,
        "size": 32,
        "access": "read-only",
        "desc": "DBGMCU status register",
        "fields": [
            {
                "name": "AP_PRESENT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Bit n identifies whether access port AP n is present in device\n"
            },
            {
                "name": "AP_ENABLED",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Bit n identifies whether access port AP n is open (can be accessed via the debug port) or locked (debug access to the AP is blocked)\n"
            }
        ]
    },
    "1140998400": {
        "name": "DBGMCU_DBG_AUTH_HOST",
        "address": 1140998400,
        "size": 32,
        "access": "read-write",
        "desc": "DBGMCU debug authentication mailbox host register",
        "fields": [
            {
                "name": "MESSAGE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Debug host to device mailbox message."
            }
        ]
    },
    "1140998404": {
        "name": "DBGMCU_DBG_AUTH_DEVICE",
        "address": 1140998404,
        "size": 32,
        "access": "read-write",
        "desc": "DBGMCU debug authentication mailbox device register",
        "fields": [
            {
                "name": "MESSAGE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Device to debug host mailbox message."
            }
        ]
    },
    "1140998408": {
        "name": "DBGMCU_DBG_AUTH_ACK",
        "address": 1140998408,
        "size": 32,
        "access": "read-only",
        "desc": "DBGMCU debug authentication mailbox acknowledge register",
        "fields": [
            {
                "name": "HOST_ACK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Host to device acknowledge."
            },
            {
                "name": "DEV_ACK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Device to host acknowledge."
            }
        ]
    },
    "1141002192": {
        "name": "DBGMCU_PIDR4",
        "address": 1141002192,
        "size": 32,
        "access": "read-only",
        "desc": "DBGMCU CoreSight peripheral identity register 4",
        "fields": [
            {
                "name": "JEP106CON",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "JEP106 continuation code"
            },
            {
                "name": "SIZE",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "register file size"
            }
        ]
    },
    "1141002208": {
        "name": "DBGMCU_PIDR0",
        "address": 1141002208,
        "size": 32,
        "access": "read-only",
        "desc": "DBGMCU CoreSight peripheral identity register 0",
        "fields": [
            {
                "name": "PARTNUM",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "part number bits [7:0]"
            }
        ]
    },
    "1141002212": {
        "name": "DBGMCU_PIDR1",
        "address": 1141002212,
        "size": 32,
        "access": "read-only",
        "desc": "DBGMCU CoreSight peripheral identity register 1",
        "fields": [
            {
                "name": "PARTNUM",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "part number bits [11:8]"
            },
            {
                "name": "JEP106ID",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "JEP106 identity code bits [3:0]"
            }
        ]
    },
    "1141002216": {
        "name": "DBGMCU_PIDR2",
        "address": 1141002216,
        "size": 32,
        "access": "read-only",
        "desc": "DBGMCU CoreSight peripheral identity register 2",
        "fields": [
            {
                "name": "JEP106ID",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "JEP106 identity code bits [6:4]"
            },
            {
                "name": "JEDEC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "JEDEC assigned value"
            },
            {
                "name": "REVISION",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "component revision number"
            }
        ]
    },
    "1141002220": {
        "name": "DBGMCU_PIDR3",
        "address": 1141002220,
        "size": 32,
        "access": "read-only",
        "desc": "DBGMCU CoreSight peripheral identity register 3",
        "fields": [
            {
                "name": "CMOD",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "customer modified"
            },
            {
                "name": "REVAND",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "metal fix version"
            }
        ]
    },
    "1141002224": {
        "name": "DBGMCU_CIDR0",
        "address": 1141002224,
        "size": 32,
        "access": "read-only",
        "desc": "DBGMCU CoreSight component identity register 0",
        "fields": [
            {
                "name": "PREAMBLE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "component identification bits [7:0]"
            }
        ]
    },
    "1141002228": {
        "name": "DBGMCU_CIDR1",
        "address": 1141002228,
        "size": 32,
        "access": "read-only",
        "desc": "DBGMCU CoreSight component identity register 1",
        "fields": [
            {
                "name": "PREAMBLE",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "component identification bits [11:8]"
            },
            {
                "name": "CLASS",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "component identification bits [15:12] - component class"
            }
        ]
    },
    "1141002232": {
        "name": "DBGMCU_CIDR2",
        "address": 1141002232,
        "size": 32,
        "access": "read-only",
        "desc": "DBGMCU CoreSight component identity register 2",
        "fields": [
            {
                "name": "PREAMBLE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "component identification bits [23:16]"
            }
        ]
    },
    "1141002236": {
        "name": "DBGMCU_CIDR3",
        "address": 1141002236,
        "size": 32,
        "access": "read-only",
        "desc": "DBGMCU CoreSight component identity register 3",
        "fields": [
            {
                "name": "PREAMBLE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "component identification bits [31:24]"
            }
        ]
    },
    "1073943552": {
        "name": "DCACHE_CR",
        "address": 1073943552,
        "size": 32,
        "access": "read-write",
        "desc": "DCACHE control register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "enable"
            },
            {
                "name": "CACHEINV",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "full cache invalidation\n"
            },
            {
                "name": "CACHECMD",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "cache command maintenance operation (cleans and/or invalidates an address range)\n"
            },
            {
                "name": "STARTCMD",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "starts maintenance command (maintenance operation defined in CACHECMD)."
            },
            {
                "name": "RHITMEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "read-hit monitor enable"
            },
            {
                "name": "RMISSMEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "read-miss monitor enable"
            },
            {
                "name": "RHITMRST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "read-hit monitor reset"
            },
            {
                "name": "RMISSMRST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "read-miss monitor reset"
            },
            {
                "name": "WHITMEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "write-hit monitor enable"
            },
            {
                "name": "WMISSMEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "write-miss monitor enable"
            },
            {
                "name": "WHITMRST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "write-hit monitor reset"
            },
            {
                "name": "WMISSMRST",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "write-miss monitor reset"
            },
            {
                "name": "HBURST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "output burst type for cache master port read accesses\n"
            }
        ]
    },
    "1073943556": {
        "name": "DCACHE_SR",
        "address": 1073943556,
        "size": 32,
        "access": "read-only",
        "desc": "DCACHE status register",
        "fields": [
            {
                "name": "BUSYF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "full invalidate busy flag"
            },
            {
                "name": "BSYENDF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "full invalidate busy end flag\n"
            },
            {
                "name": "ERRF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "cache error flag\n"
            },
            {
                "name": "BUSYCMDF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "command busy flag"
            },
            {
                "name": "CMDENDF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "command end flag\n"
            }
        ]
    },
    "1073943560": {
        "name": "DCACHE_IER",
        "address": 1073943560,
        "size": 32,
        "access": "read-write",
        "desc": "DCACHE interrupt enable register",
        "fields": [
            {
                "name": "BSYENDIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "interrupt enable on busy end\n"
            },
            {
                "name": "ERRIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "interrupt enable on cache error\n"
            },
            {
                "name": "CMDENDIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "interrupt enable on command end\n"
            }
        ]
    },
    "1073943564": {
        "name": "DCACHE_FCR",
        "address": 1073943564,
        "size": 32,
        "access": "write-only",
        "desc": "DCACHE flag clear register",
        "fields": [
            {
                "name": "CBSYENDF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "clear full invalidate busy end flag\n"
            },
            {
                "name": "CERRF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "clear cache error flag\n"
            },
            {
                "name": "CCMDENDF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "clear command end flag\n"
            }
        ]
    },
    "1073943568": {
        "name": "DCACHE_RHMONR",
        "address": 1073943568,
        "size": 32,
        "access": "read-only",
        "desc": "DCACHE read-hit monitor register",
        "fields": [
            {
                "name": "RHITMON",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "cache read-hit monitor counter"
            }
        ]
    },
    "1073943572": {
        "name": "DCACHE_RMMONR",
        "address": 1073943572,
        "size": 32,
        "access": "read-only",
        "desc": "DCACHE read-miss monitor register",
        "fields": [
            {
                "name": "RMISSMON",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "cache read-miss monitor counter"
            }
        ]
    },
    "1073943584": {
        "name": "DCACHE_WHMONR",
        "address": 1073943584,
        "size": 32,
        "access": "read-only",
        "desc": "DCACHE write-hit monitor register",
        "fields": [
            {
                "name": "WHITMON",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "cache write-hit monitor counter"
            }
        ]
    },
    "1073943588": {
        "name": "DCACHE_WMMONR",
        "address": 1073943588,
        "size": 32,
        "access": "read-only",
        "desc": "DCACHE write-miss monitor register",
        "fields": [
            {
                "name": "WMISSMON",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "cache write-miss monitor counter"
            }
        ]
    },
    "1073943592": {
        "name": "DCACHE_CMDRSADDRR",
        "address": 1073943592,
        "size": 32,
        "access": "read-write",
        "desc": "DCACHE command range start address register",
        "fields": [
            {
                "name": "CMDSTARTADDR",
                "bitOffset": 4,
                "bitWidth": 28,
                "desc": "start address of range to which the cache maintenance command specified in DCACHE_CR."
            }
        ]
    },
    "1073943596": {
        "name": "DCACHE_CMDREADDRR",
        "address": 1073943596,
        "size": 32,
        "access": "read-write",
        "desc": "DCACHE command range end address register",
        "fields": [
            {
                "name": "CMDENDADDR",
                "bitOffset": 4,
                "bitWidth": 28,
                "desc": "end address of range to which the cache maintenance command specified in DCACHE_CR."
            }
        ]
    },
    "1107476480": {
        "name": "DCMI_CR",
        "address": 1107476480,
        "size": 32,
        "access": "read-write",
        "desc": "DCMI control register",
        "fields": [
            {
                "name": "CAPTURE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture enable\n"
            },
            {
                "name": "CM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture mode"
            },
            {
                "name": "CROP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Crop feature"
            },
            {
                "name": "JPEG",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "JPEG format"
            },
            {
                "name": "ESS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Embedded synchronization select\n"
            },
            {
                "name": "PCKPOL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Pixel clock polarity\n"
            },
            {
                "name": "HSPOL",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Horizontal synchronization polarity\n"
            },
            {
                "name": "VSPOL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Vertical synchronization polarity\n"
            },
            {
                "name": "FCRC",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Frame capture rate control\n"
            },
            {
                "name": "EDM",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Extended data mode"
            },
            {
                "name": "ENABLE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DCMI enable\n"
            },
            {
                "name": "BSM",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Byte Select mode\n"
            },
            {
                "name": "OEBS",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Odd/Even Byte Select (Byte Select Start)\n"
            },
            {
                "name": "LSM",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Line Select mode"
            },
            {
                "name": "OELS",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Odd/Even Line Select (Line Select Start)\n"
            }
        ]
    },
    "1107476484": {
        "name": "DCMI_SR",
        "address": 1107476484,
        "size": 32,
        "access": "read-only",
        "desc": "DCMI status register",
        "fields": [
            {
                "name": "HSYNC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Horizontal synchronization\n"
            },
            {
                "name": "VSYNC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Vertical synchronization\n"
            },
            {
                "name": "FNE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "FIFO not empty\n"
            }
        ]
    },
    "1107476488": {
        "name": "DCMI_RIS",
        "address": 1107476488,
        "size": 32,
        "access": "read-only",
        "desc": "DCMI raw interrupt status register",
        "fields": [
            {
                "name": "FRAME_RIS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture complete raw interrupt status\n"
            },
            {
                "name": "OVR_RIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Overrun raw interrupt status\n"
            },
            {
                "name": "ERR_RIS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Synchronization error raw interrupt status\n"
            },
            {
                "name": "VSYNC_RIS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "DCMI_VSYNC raw interrupt status\n"
            },
            {
                "name": "LINE_RIS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Line raw interrupt status\n"
            }
        ]
    },
    "1107476492": {
        "name": "DCMI_IER",
        "address": 1107476492,
        "size": 32,
        "access": "read-write",
        "desc": "DCMI interrupt enable register",
        "fields": [
            {
                "name": "FRAME_IE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture complete interrupt enable"
            },
            {
                "name": "OVR_IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Overrun interrupt enable"
            },
            {
                "name": "ERR_IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Synchronization error interrupt enable\n"
            },
            {
                "name": "VSYNC_IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "DCMI_VSYNC interrupt enable\n"
            },
            {
                "name": "LINE_IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Line interrupt enable"
            }
        ]
    },
    "1107476496": {
        "name": "DCMI_MIS",
        "address": 1107476496,
        "size": 32,
        "access": "read-only",
        "desc": "DCMI masked interrupt status register",
        "fields": [
            {
                "name": "FRAME_MIS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture complete masked interrupt status\n"
            },
            {
                "name": "OVR_MIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Overrun masked interrupt status\n"
            },
            {
                "name": "ERR_MIS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Synchronization error masked interrupt status\n"
            },
            {
                "name": "VSYNC_MIS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "VSYNC masked interrupt status\n"
            },
            {
                "name": "LINE_MIS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Line masked interrupt status\n"
            }
        ]
    },
    "1107476500": {
        "name": "DCMI_ICR",
        "address": 1107476500,
        "size": 32,
        "access": "write-only",
        "desc": "DCMI interrupt clear register",
        "fields": [
            {
                "name": "FRAME_ISC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture complete interrupt status clear\n"
            },
            {
                "name": "OVR_ISC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Overrun interrupt status clear\n"
            },
            {
                "name": "ERR_ISC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Synchronization error interrupt status clear\n"
            },
            {
                "name": "VSYNC_ISC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Vertical Synchronization interrupt status clear\n"
            },
            {
                "name": "LINE_ISC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "line interrupt status clear\n"
            }
        ]
    },
    "1107476504": {
        "name": "DCMI_ESCR",
        "address": 1107476504,
        "size": 32,
        "access": "read-write",
        "desc": "DCMI embedded synchronization code register",
        "fields": [
            {
                "name": "FSC",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Frame start delimiter code\n"
            },
            {
                "name": "LSC",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Line start delimiter code\n"
            },
            {
                "name": "LEC",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Line end delimiter code\n"
            },
            {
                "name": "FEC",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Frame end delimiter code\n"
            }
        ]
    },
    "1107476508": {
        "name": "DCMI_ESUR",
        "address": 1107476508,
        "size": 32,
        "access": "read-write",
        "desc": "DCMI embedded synchronization unmask register",
        "fields": [
            {
                "name": "FSU",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Frame start delimiter unmask\n"
            },
            {
                "name": "LSU",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Line start delimiter unmask\n"
            },
            {
                "name": "LEU",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Line end delimiter unmask\n"
            },
            {
                "name": "FEU",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Frame end delimiter unmask\n"
            }
        ]
    },
    "1107476512": {
        "name": "DCMI_CWSTRT",
        "address": 1107476512,
        "size": 32,
        "access": "read-write",
        "desc": "DCMI crop window start",
        "fields": [
            {
                "name": "HOFFCNT",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Horizontal offset count\n"
            },
            {
                "name": "VST",
                "bitOffset": 16,
                "bitWidth": 13,
                "desc": "Vertical start line count\n"
            }
        ]
    },
    "1107476516": {
        "name": "DCMI_CWSIZE",
        "address": 1107476516,
        "size": 32,
        "access": "read-write",
        "desc": "DCMI crop window size",
        "fields": [
            {
                "name": "CAPCNT",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Capture count\n"
            },
            {
                "name": "VLINE",
                "bitOffset": 16,
                "bitWidth": 14,
                "desc": "Vertical line count\n"
            }
        ]
    },
    "1107476520": {
        "name": "DCMI_DR",
        "address": 1107476520,
        "size": 32,
        "access": "read-only",
        "desc": "DCMI data register",
        "fields": [
            {
                "name": "BYTE0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Data byte 0"
            },
            {
                "name": "BYTE1",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Data byte 1"
            },
            {
                "name": "BYTE2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Data byte 2"
            },
            {
                "name": "BYTE3",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Data byte 3"
            }
        ]
    },
    "1174466560": {
        "name": "DLYB_CR",
        "address": 1174466560,
        "size": 32,
        "access": "read-write",
        "desc": "DLYB control register",
        "fields": [
            {
                "name": "DEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Delay block enable bit"
            },
            {
                "name": "SEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Sampler length enable bit"
            }
        ]
    },
    "1174466564": {
        "name": "DLYB_CFGR",
        "address": 1174466564,
        "size": 32,
        "access": "read-write",
        "desc": "DLYB configuration register",
        "fields": [
            {
                "name": "SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Phase for the output clock."
            },
            {
                "name": "UNIT",
                "bitOffset": 8,
                "bitWidth": 7,
                "desc": "Delay of a unit delay cell."
            },
            {
                "name": "LNG",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Delay line length value\n"
            },
            {
                "name": "LNGF",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Length valid flag\n"
            }
        ]
    },
    "1073777664": {
        "name": "DTS_CFGR1",
        "address": 1073777664,
        "size": 32,
        "access": "read-write",
        "desc": "Temperature sensor configuration register 1",
        "fields": [
            {
                "name": "TS1_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Temperature sensor 1 enable bit\n"
            },
            {
                "name": "TS1_START",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Start frequency measurement on temperature sensor 1\n"
            },
            {
                "name": "TS1_INTRIG_SEL",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Input trigger selection bit for temperature sensor 1\n"
            },
            {
                "name": "TS1_SMP_TIME",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Sampling time for temperature sensor 1\n"
            },
            {
                "name": "REFCLK_SEL",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Reference clock selection bit\n"
            },
            {
                "name": "Q_MEAS_OPT",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Quick measurement option bit\n"
            },
            {
                "name": "HSREF_CLK_DIV",
                "bitOffset": 24,
                "bitWidth": 7,
                "desc": "High speed clock division ratio\n"
            }
        ]
    },
    "1073777672": {
        "name": "DTS_T0VALR1",
        "address": 1073777672,
        "size": 32,
        "access": "read-only",
        "desc": "Temperature sensor T0 value register 1",
        "fields": [
            {
                "name": "TS1_FMT0",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Engineering value of the frequency measured at T0 for\n"
            },
            {
                "name": "TS1_T0",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Engineering value of the T0 temperature for temperature sensor 1."
            }
        ]
    },
    "1073777680": {
        "name": "DTS_RAMPVALR",
        "address": 1073777680,
        "size": 32,
        "access": "read-only",
        "desc": "Temperature sensor ramp value register",
        "fields": [
            {
                "name": "TS1_RAMP_COEFF",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Engineering value of the ramp coefficient for the temperature sensor 1."
            }
        ]
    },
    "1073777684": {
        "name": "DTS_ITR1",
        "address": 1073777684,
        "size": 32,
        "access": "read-write",
        "desc": "Temperature sensor interrupt threshold register 1",
        "fields": [
            {
                "name": "TS1_LITTHD",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Low interrupt threshold for temperature sensor 1\n"
            },
            {
                "name": "TS1_HITTHD",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "High interrupt threshold for temperature sensor 1\n"
            }
        ]
    },
    "1073777692": {
        "name": "DTS_DR",
        "address": 1073777692,
        "size": 32,
        "access": "read-write",
        "desc": "Temperature sensor data register",
        "fields": [
            {
                "name": "TS1_MFREQ",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Value of the counter output value for temperature sensor 1"
            }
        ]
    },
    "1073777696": {
        "name": "DTS_SR",
        "address": 1073777696,
        "size": 32,
        "access": "read-only",
        "desc": "Temperature sensor status register",
        "fields": [
            {
                "name": "TS1_ITEF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Interrupt flag for end of measurement on temperature sensor 1, synchronized on PCLK."
            },
            {
                "name": "TS1_ITLF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Interrupt flag for low threshold on temperature sensor 1, synchronized on PCLK."
            },
            {
                "name": "TS1_ITHF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Interrupt flag for high threshold on temperature sensor 1, synchronized on PCLK\n"
            },
            {
                "name": "TS1_AITEF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Asynchronous interrupt flag for end of measure on temperature sensor 1\n"
            },
            {
                "name": "TS1_AITLF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Asynchronous interrupt flag for low threshold on temperature sensor 1\n"
            },
            {
                "name": "TS1_AITHF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Asynchronous interrupt flag for high threshold on temperature sensor 1\n"
            },
            {
                "name": "TS1_RDY",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Temperature sensor 1 ready flag\n"
            }
        ]
    },
    "1073777700": {
        "name": "DTS_ITENR",
        "address": 1073777700,
        "size": 32,
        "access": "read-write",
        "desc": "Temperature sensor interrupt enable register",
        "fields": [
            {
                "name": "TS1_ITEEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Interrupt enable flag for end of measurement on temperature sensor 1, synchronized on PCLK."
            },
            {
                "name": "TS1_ITLEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Interrupt enable flag for low threshold on temperature sensor 1, synchronized on PCLK."
            },
            {
                "name": "TS1_ITHEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Interrupt enable flag for high threshold on temperature sensor 1, synchronized on PCLK."
            },
            {
                "name": "TS1_AITEEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Asynchronous interrupt enable flag for end of measurement on temperature sensor 1\n"
            },
            {
                "name": "TS1_AITLEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Asynchronous interrupt enable flag for low threshold on temperature sensor 1."
            },
            {
                "name": "TS1_AITHEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Asynchronous interrupt enable flag on high threshold for temperature sensor 1."
            }
        ]
    },
    "1073777704": {
        "name": "DTS_ICIFR",
        "address": 1073777704,
        "size": 32,
        "access": "read-write",
        "desc": "Temperature sensor clear interrupt flag register",
        "fields": [
            {
                "name": "TS1_CITEF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Interrupt clear flag for end of measurement on temperature sensor 1\n"
            },
            {
                "name": "TS1_CITLF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Interrupt clear flag for low threshold on temperature sensor 1\n"
            },
            {
                "name": "TS1_CITHF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Interrupt clear flag for high threshold on temperature sensor 1\n"
            },
            {
                "name": "TS1_CAITEF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Write once bit."
            },
            {
                "name": "TS1_CAITLF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Asynchronous interrupt clear flag for low threshold on temperature sensor 1\n"
            },
            {
                "name": "TS1_CAITHF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Asynchronous interrupt clear flag for high threshold on temperature sensor 1\n"
            }
        ]
    },
    "1073777708": {
        "name": "DTS_OR",
        "address": 1073777708,
        "size": 32,
        "access": "read-write",
        "desc": "Temperature sensor option register",
        "fields": [
            {
                "name": "TS_OP0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "general purpose option bits"
            },
            {
                "name": "TS_OP1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "general purpose option bits"
            },
            {
                "name": "TS_OP2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "general purpose option bits"
            },
            {
                "name": "TS_OP3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "general purpose option bits"
            },
            {
                "name": "TS_OP4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "general purpose option bits"
            },
            {
                "name": "TS_OP5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "general purpose option bits"
            },
            {
                "name": "TS_OP6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "general purpose option bits"
            },
            {
                "name": "TS_OP7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "general purpose option bits"
            },
            {
                "name": "TS_OP8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "general purpose option bits"
            },
            {
                "name": "TS_OP9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "general purpose option bits"
            },
            {
                "name": "TS_OP10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "general purpose option bits"
            },
            {
                "name": "TS_OP11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "general purpose option bits"
            },
            {
                "name": "TS_OP12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "general purpose option bits"
            },
            {
                "name": "TS_OP13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "general purpose option bits"
            },
            {
                "name": "TS_OP14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "general purpose option bits"
            },
            {
                "name": "TS_OP15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "general purpose option bits"
            },
            {
                "name": "TS_OP16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "general purpose option bits"
            },
            {
                "name": "TS_OP17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "general purpose option bits"
            },
            {
                "name": "TS_OP18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "general purpose option bits"
            },
            {
                "name": "TS_OP19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "general purpose option bits"
            },
            {
                "name": "TS_OP20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "general purpose option bits"
            },
            {
                "name": "TS_OP21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "general purpose option bits"
            },
            {
                "name": "TS_OP22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "general purpose option bits"
            },
            {
                "name": "TS_OP23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "general purpose option bits"
            },
            {
                "name": "TS_OP24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "general purpose option bits"
            },
            {
                "name": "TS_OP25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "general purpose option bits"
            },
            {
                "name": "TS_OP26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "general purpose option bits"
            },
            {
                "name": "TS_OP27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "general purpose option bits"
            },
            {
                "name": "TS_OP28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "general purpose option bits"
            },
            {
                "name": "TS_OP29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "general purpose option bits"
            },
            {
                "name": "TS_OP30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "general purpose option bits"
            },
            {
                "name": "TS_OP31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "general purpose option bits"
            }
        ]
    },
    "1140989952": {
        "name": "EXTI_RTSR1",
        "address": 1140989952,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI rising trigger selection register",
        "fields": [
            {
                "name": "RT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit of configurable event input x\n"
            },
            {
                "name": "RT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit of configurable event input x\n"
            },
            {
                "name": "RT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit of configurable event input x\n"
            },
            {
                "name": "RT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit of configurable event input x\n"
            },
            {
                "name": "RT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit of configurable event input x\n"
            },
            {
                "name": "RT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit of configurable event input x\n"
            },
            {
                "name": "RT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit of configurable event input x\n"
            },
            {
                "name": "RT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit of configurable event input x\n"
            },
            {
                "name": "RT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit of configurable event input x\n"
            },
            {
                "name": "RT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit of configurable event input x\n"
            },
            {
                "name": "RT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit of configurable event input x\n"
            },
            {
                "name": "RT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit of configurable event input x\n"
            },
            {
                "name": "RT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit of configurable event input x\n"
            },
            {
                "name": "RT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit of configurable event input x\n"
            },
            {
                "name": "RT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit of configurable event input x\n"
            },
            {
                "name": "RT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit of configurable event input x\n"
            },
            {
                "name": "RT16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit of configurable event input x\n"
            }
        ]
    },
    "1140989956": {
        "name": "EXTI_FTSR1",
        "address": 1140989956,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI falling trigger selection register",
        "fields": [
            {
                "name": "FT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit of configurable event input x\n"
            },
            {
                "name": "FT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit of configurable event input x\n"
            },
            {
                "name": "FT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit of configurable event input x\n"
            },
            {
                "name": "FT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit of configurable event input x\n"
            },
            {
                "name": "FT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit of configurable event input x\n"
            },
            {
                "name": "FT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit of configurable event input x\n"
            },
            {
                "name": "FT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit of configurable event input x\n"
            },
            {
                "name": "FT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit of configurable event input x\n"
            },
            {
                "name": "FT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit of configurable event input x\n"
            },
            {
                "name": "FT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit of configurable event input x\n"
            },
            {
                "name": "FT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit of configurable event input x\n"
            },
            {
                "name": "FT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit of configurable event input x\n"
            },
            {
                "name": "FT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit of configurable event input x\n"
            },
            {
                "name": "FT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit of configurable event input x\n"
            },
            {
                "name": "FT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit of configurable event input x\n"
            },
            {
                "name": "FT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit of configurable event input x\n"
            },
            {
                "name": "FT16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit of configurable event input x\n"
            }
        ]
    },
    "1140989960": {
        "name": "EXTI_SWIER1",
        "address": 1140989960,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI software interrupt event register",
        "fields": [
            {
                "name": "SWI0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Software interrupt on event x\n"
            },
            {
                "name": "SWI1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Software interrupt on event x\n"
            },
            {
                "name": "SWI2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Software interrupt on event x\n"
            },
            {
                "name": "SWI3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Software interrupt on event x\n"
            },
            {
                "name": "SWI4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Software interrupt on event x\n"
            },
            {
                "name": "SWI5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Software interrupt on event x\n"
            },
            {
                "name": "SWI6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Software interrupt on event x\n"
            },
            {
                "name": "SWI7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Software interrupt on event x\n"
            },
            {
                "name": "SWI8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Software interrupt on event x\n"
            },
            {
                "name": "SWI9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Software interrupt on event x\n"
            },
            {
                "name": "SWI10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Software interrupt on event x\n"
            },
            {
                "name": "SWI11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Software interrupt on event x\n"
            },
            {
                "name": "SWI12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Software interrupt on event x\n"
            },
            {
                "name": "SWI13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Software interrupt on event x\n"
            },
            {
                "name": "SWI14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Software interrupt on event x\n"
            },
            {
                "name": "SWI15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Software interrupt on event x\n"
            },
            {
                "name": "SWI16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Software interrupt on event x\n"
            }
        ]
    },
    "1140989964": {
        "name": "EXTI_RPR1",
        "address": 1140989964,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI rising edge pending register",
        "fields": [
            {
                "name": "RPIF0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge pending bit\n"
            },
            {
                "name": "RPIF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge pending bit\n"
            },
            {
                "name": "RPIF2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge pending bit\n"
            },
            {
                "name": "RPIF3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge pending bit\n"
            },
            {
                "name": "RPIF4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge pending bit\n"
            },
            {
                "name": "RPIF5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge pending bit\n"
            },
            {
                "name": "RPIF6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge pending bit\n"
            },
            {
                "name": "RPIF7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge pending bit\n"
            },
            {
                "name": "RPIF8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge pending bit\n"
            },
            {
                "name": "RPIF9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge pending bit\n"
            },
            {
                "name": "RPIF10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge pending bit\n"
            },
            {
                "name": "RPIF11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge pending bit\n"
            },
            {
                "name": "RPIF12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge pending bit\n"
            },
            {
                "name": "RPIF13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge pending bit\n"
            },
            {
                "name": "RPIF14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge pending bit\n"
            },
            {
                "name": "RPIF15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge pending bit\n"
            },
            {
                "name": "RPIF16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge pending bit\n"
            }
        ]
    },
    "1140989968": {
        "name": "EXTI_FPR1",
        "address": 1140989968,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI falling edge pending register",
        "fields": [
            {
                "name": "FPIF0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge pending bit\n"
            },
            {
                "name": "FPIF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge pending bit\n"
            },
            {
                "name": "FPIF2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge pending bit\n"
            },
            {
                "name": "FPIF3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge pending bit\n"
            },
            {
                "name": "FPIF4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge pending bit\n"
            },
            {
                "name": "FPIF5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge pending bit\n"
            },
            {
                "name": "FPIF6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge pending bit\n"
            },
            {
                "name": "FPIF7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge pending bit\n"
            },
            {
                "name": "FPIF8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge pending bit\n"
            },
            {
                "name": "FPIF9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge pending bit\n"
            },
            {
                "name": "FPIF10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge pending bit\n"
            },
            {
                "name": "FPIF11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge pending bit\n"
            },
            {
                "name": "FPIF12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge pending bit\n"
            },
            {
                "name": "FPIF13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge pending bit\n"
            },
            {
                "name": "FPIF14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge pending bit\n"
            },
            {
                "name": "FPIF15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge pending bit\n"
            },
            {
                "name": "FPIF16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge pending bit\n"
            }
        ]
    },
    "1140989972": {
        "name": "EXTI_SECCFGR1",
        "address": 1140989972,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI security configuration register",
        "fields": [
            {
                "name": "SEC0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            }
        ]
    },
    "1140989976": {
        "name": "EXTI_PRIVCFGR1",
        "address": 1140989976,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI privilege configuration register",
        "fields": [
            {
                "name": "PRIV0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            }
        ]
    },
    "1140989984": {
        "name": "EXTI_RTSR2",
        "address": 1140989984,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI rising trigger selection register 2",
        "fields": [
            {
                "name": "RT46",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit of configurable event input xless thansup>(1)less than/sup>\n"
            },
            {
                "name": "RT50",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit of configurable event input xless thansup>(1)less than/sup>\n"
            },
            {
                "name": "RT53",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit of configurable event input x\n"
            }
        ]
    },
    "1140989988": {
        "name": "EXTI_FTSR2",
        "address": 1140989988,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI falling trigger selection register 2",
        "fields": [
            {
                "name": "FT46",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit of configurable event input x less thansup>(1)less than/sup>\n"
            },
            {
                "name": "FT50",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit of configurable event input x less thansup>(1)less than/sup>\n"
            },
            {
                "name": "FT53",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit of configurable event input x\n"
            }
        ]
    },
    "1140989992": {
        "name": "EXTI_SWIER2",
        "address": 1140989992,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI software interrupt event register 2",
        "fields": [
            {
                "name": "SWI46",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Software interrupt on event x\n"
            },
            {
                "name": "SWI50",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Software interrupt on event x\n"
            },
            {
                "name": "SWI53",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Software interrupt on event x\n"
            }
        ]
    },
    "1140989996": {
        "name": "EXTI_RPR2",
        "address": 1140989996,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI rising edge pending register 2",
        "fields": [
            {
                "name": "RPIF46",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge pending bit\n"
            },
            {
                "name": "RPIF50",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge pending bit\n"
            },
            {
                "name": "RPIF53",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge pending bit\n"
            }
        ]
    },
    "1140990000": {
        "name": "EXTI_FPR2",
        "address": 1140990000,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI falling edge pending register 2",
        "fields": [
            {
                "name": "FPIF46",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge pending bit\n"
            },
            {
                "name": "FPIF50",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge pending bit\n"
            },
            {
                "name": "FPIF53",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge pending bit\n"
            }
        ]
    },
    "1140990004": {
        "name": "EXTI_SECCFGR2",
        "address": 1140990004,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI security configuration register 2",
        "fields": [
            {
                "name": "SEC32",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC33",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC34",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC35",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC36",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC37",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC38",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC39",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC40",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC41",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC42",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC43",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC44",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC45",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC46",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC47",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC48",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC49",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC50",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC51",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC52",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC53",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC54",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC55",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC56",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "SEC57",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            }
        ]
    },
    "1140990008": {
        "name": "EXTI_PRIVCFGR2",
        "address": 1140990008,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI privilege configuration register 2",
        "fields": [
            {
                "name": "PRIV32",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV33",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV34",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV35",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV36",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV37",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV38",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV39",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV40",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV41",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV42",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV43",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV44",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV45",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV46",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV47",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV48",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV49",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV50",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV51",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV52",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV53",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV54",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV55",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV56",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            },
            {
                "name": "PRIV57",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Security enable on event input x\n"
            }
        ]
    },
    "1140990048": {
        "name": "EXTI_EXTICR1",
        "address": 1140990048,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI external interrupt selection register",
        "fields": [
            {
                "name": "EXTI0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "EXTI0 GPIO port selection\n"
            },
            {
                "name": "EXTI1",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "EXTI1 GPIO port selection\n"
            },
            {
                "name": "EXTI2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "EXTI2 GPIO port selection\n"
            },
            {
                "name": "EXTI3",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "EXTI3 GPIO port selection\n"
            }
        ]
    },
    "1140990052": {
        "name": "EXTI_EXTICR2",
        "address": 1140990052,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI external interrupt selection register",
        "fields": [
            {
                "name": "EXTI4",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "EXTI4 GPIO port selection\n"
            },
            {
                "name": "EXTI5",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "EXTI5 GPIO port selection\n"
            },
            {
                "name": "EXTI6",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "EXTI6 GPIO port selection\n"
            },
            {
                "name": "EXTI7",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "EXTI7 GPIO port selection\n"
            }
        ]
    },
    "1140990056": {
        "name": "EXTI_EXTICR3",
        "address": 1140990056,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI external interrupt selection register",
        "fields": [
            {
                "name": "EXTI8",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "EXTI8 GPIO port selection\n"
            },
            {
                "name": "EXTI9",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "EXTI9 GPIO port selection\n"
            },
            {
                "name": "EXTI10",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "EXTI10 GPIO port selection\n"
            },
            {
                "name": "EXTI11",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "EXTI11 GPIO port selection\n"
            }
        ]
    },
    "1140990064": {
        "name": "EXTI_LOCKR",
        "address": 1140990064,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI lock register",
        "fields": [
            {
                "name": "LOCK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Global security and privilege configuration registers (EXTI_SECCFGR and EXTI_PRIVCFGR) lock\n"
            }
        ]
    },
    "1140990080": {
        "name": "EXTI_IMR1",
        "address": 1140990080,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI CPU wake-up with interrupt mask register",
        "fields": [
            {
                "name": "IM0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            }
        ]
    },
    "1140990084": {
        "name": "EXTI_EMR1",
        "address": 1140990084,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI CPU wake-up with event mask register",
        "fields": [
            {
                "name": "EM0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            }
        ]
    },
    "1140990096": {
        "name": "EXTI_IMR2",
        "address": 1140990096,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI CPU wake-up with interrupt mask register 2",
        "fields": [
            {
                "name": "IM32",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM33",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM34",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM35",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM36",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM37",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM38",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM39",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM40",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM41",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM42",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM43",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM44",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM45",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM46",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM47",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM48",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM49",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM50",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM51",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM52",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM53",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM54",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM55",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM56",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM57",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            },
            {
                "name": "IM58",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "CPU wake-up with interrupt mask on event input x\n"
            }
        ]
    },
    "1140990100": {
        "name": "EXTI_EMR2",
        "address": 1140990100,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI CPU wake-up with event mask register 2",
        "fields": [
            {
                "name": "EM32",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM33",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM34",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM35",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM36",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM37",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM38",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM39",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM40",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM41",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM42",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM43",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM44",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM45",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM46",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM47",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM48",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM49",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM50",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM51",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM52",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM53",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM54",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM55",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM56",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM57",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            },
            {
                "name": "EM58",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "CPU wake-up with event generation mask on event input x\n"
            }
        ]
    },
    "1073783808": {
        "name": "FDCAN_CREL",
        "address": 1073783808,
        "size": 32,
        "access": "read-only",
        "desc": "FDCAN core release register",
        "fields": [
            {
                "name": "DAY",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "18"
            },
            {
                "name": "MON",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "12"
            },
            {
                "name": "YEAR",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "4"
            },
            {
                "name": "SUBSTEP",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "1"
            },
            {
                "name": "STEP",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "2"
            },
            {
                "name": "REL",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "3"
            }
        ]
    },
    "1073783812": {
        "name": "FDCAN_ENDN",
        "address": 1073783812,
        "size": 32,
        "access": "read-only",
        "desc": "FDCAN endian register",
        "fields": [
            {
                "name": "ETV",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Endianness test value\n"
            }
        ]
    },
    "1073783820": {
        "name": "FDCAN_DBTP",
        "address": 1073783820,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN data bit timing and prescaler register",
        "fields": [
            {
                "name": "DSJW",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Synchronization jump width\n"
            },
            {
                "name": "DTSEG2",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Data time segment after sample point\n"
            },
            {
                "name": "DTSEG1",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "Data time segment before sample point\n"
            },
            {
                "name": "DBRP",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "Data bit rate prescaler\n"
            },
            {
                "name": "TDC",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Transceiver delay compensation"
            }
        ]
    },
    "1073783824": {
        "name": "FDCAN_TEST",
        "address": 1073783824,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN test register",
        "fields": [
            {
                "name": "LBCK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Loop back mode"
            },
            {
                "name": "TX",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Control of transmit pin"
            },
            {
                "name": "RX",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Receive pin\n"
            }
        ]
    },
    "1073783828": {
        "name": "FDCAN_RWD",
        "address": 1073783828,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN RAM watchdog register",
        "fields": [
            {
                "name": "WDC",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Watchdog configuration\n"
            },
            {
                "name": "WDV",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Watchdog value\n"
            }
        ]
    },
    "1073783832": {
        "name": "FDCAN_CCCR",
        "address": 1073783832,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN CC control register",
        "fields": [
            {
                "name": "INIT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Initialization"
            },
            {
                "name": "CCE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configuration change enable"
            },
            {
                "name": "ASM",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ASM restricted operation mode\n"
            },
            {
                "name": "CSA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clock stop acknowledge"
            },
            {
                "name": "CSR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Clock stop request"
            },
            {
                "name": "MON",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Bus monitoring mode\n"
            },
            {
                "name": "DAR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Disable automatic retransmission"
            },
            {
                "name": "TEST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Test mode enable"
            },
            {
                "name": "FDOE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "FD operation enable"
            },
            {
                "name": "BRSE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "FDCAN bit rate switching"
            },
            {
                "name": "PXHD",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Protocol exception handling disable"
            },
            {
                "name": "EFBI",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Edge filtering during bus integration"
            },
            {
                "name": "TXP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "If this bit is set, the FDCAN pauses for two CAN bit times before starting the next transmission after successfully transmitting a frame."
            },
            {
                "name": "NISO",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Non ISO operation\n"
            }
        ]
    },
    "1073783836": {
        "name": "FDCAN_NBTP",
        "address": 1073783836,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN nominal bit timing and prescaler register",
        "fields": [
            {
                "name": "NTSEG2",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Nominal time segment after sample point\n"
            },
            {
                "name": "NTSEG1",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Nominal time segment before sample point\n"
            },
            {
                "name": "NBRP",
                "bitOffset": 16,
                "bitWidth": 9,
                "desc": "Bit rate prescaler\n"
            },
            {
                "name": "NSJW",
                "bitOffset": 25,
                "bitWidth": 7,
                "desc": "Nominal (re)synchronization jump width\n"
            }
        ]
    },
    "1073783840": {
        "name": "FDCAN_TSCC",
        "address": 1073783840,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN timestamp counter configuration register",
        "fields": [
            {
                "name": "TSS",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Timestamp select\n"
            },
            {
                "name": "TCP",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Timestamp counter prescaler\n"
            }
        ]
    },
    "1073783844": {
        "name": "FDCAN_TSCV",
        "address": 1073783844,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN timestamp counter value register",
        "fields": [
            {
                "name": "TSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Timestamp counter\n"
            }
        ]
    },
    "1073783848": {
        "name": "FDCAN_TOCC",
        "address": 1073783848,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN timeout counter configuration register",
        "fields": [
            {
                "name": "ETOC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Timeout counter enable\n"
            },
            {
                "name": "TOS",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Timeout select\n"
            },
            {
                "name": "TOP",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Timeout period\n"
            }
        ]
    },
    "1073783852": {
        "name": "FDCAN_TOCV",
        "address": 1073783852,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN timeout counter value register",
        "fields": [
            {
                "name": "TOC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Timeout counter\n"
            }
        ]
    },
    "1073783872": {
        "name": "FDCAN_ECR",
        "address": 1073783872,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN error counter register",
        "fields": [
            {
                "name": "TEC",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Transmit error counter\n"
            },
            {
                "name": "REC",
                "bitOffset": 8,
                "bitWidth": 7,
                "desc": "Receive error counter\n"
            },
            {
                "name": "RP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Receive error passive"
            },
            {
                "name": "CEL",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "CAN error logging\n"
            }
        ]
    },
    "1073783876": {
        "name": "FDCAN_PSR",
        "address": 1073783876,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN protocol status register",
        "fields": [
            {
                "name": "LEC",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Last error code\n"
            },
            {
                "name": "ACT",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Activity\n"
            },
            {
                "name": "EP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Error passive"
            },
            {
                "name": "EW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Warning Sstatus"
            },
            {
                "name": "BO",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Bus_Off status"
            },
            {
                "name": "DLEC",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Data last error code\n"
            },
            {
                "name": "RESI",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "ESI flag of last received FDCAN message\n"
            },
            {
                "name": "RBRS",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "BRS flag of last received FDCAN message\n"
            },
            {
                "name": "REDL",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Received FDCAN message\n"
            },
            {
                "name": "PXE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Protocol exception event"
            },
            {
                "name": "TDCV",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Transmitter delay compensation value\n"
            }
        ]
    },
    "1073783880": {
        "name": "FDCAN_TDCR",
        "address": 1073783880,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN transmitter delay compensation register",
        "fields": [
            {
                "name": "TDCF",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Transmitter delay compensation filter window length\n"
            },
            {
                "name": "TDCO",
                "bitOffset": 8,
                "bitWidth": 7,
                "desc": "Transmitter delay compensation offset\n"
            }
        ]
    },
    "1073783888": {
        "name": "FDCAN_IR",
        "address": 1073783888,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN interrupt register",
        "fields": [
            {
                "name": "RF0N",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rx FIFO 0 new message"
            },
            {
                "name": "RF0F",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Rx FIFO 0 full"
            },
            {
                "name": "RF0L",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Rx FIFO 0 message lost"
            },
            {
                "name": "RF1N",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Rx FIFO 1 new message"
            },
            {
                "name": "RF1F",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Rx FIFO 1 full"
            },
            {
                "name": "RF1L",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Rx FIFO 1 message lost"
            },
            {
                "name": "HPM",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "High-priority message"
            },
            {
                "name": "TC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transmission completed"
            },
            {
                "name": "TCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Transmission cancellation finished"
            },
            {
                "name": "TFE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Tx FIFO empty"
            },
            {
                "name": "TEFN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Tx event FIFO New Entry"
            },
            {
                "name": "TEFF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Tx event FIFO full"
            },
            {
                "name": "TEFL",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Tx event FIFO element lost"
            },
            {
                "name": "TSW",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Timestamp wraparound"
            },
            {
                "name": "MRAF",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Message RAM access failure\n"
            },
            {
                "name": "TOO",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Timeout occurred"
            },
            {
                "name": "ELO",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Error logging overflow"
            },
            {
                "name": "EP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Error passive"
            },
            {
                "name": "EW",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Warning status"
            },
            {
                "name": "BO",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Bus_Off status"
            },
            {
                "name": "WDI",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Watchdog interrupt"
            },
            {
                "name": "PEA",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Protocol error in arbitration phase (nominal bit time is used)"
            },
            {
                "name": "PED",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Protocol error in data phase (data bit time is used)"
            },
            {
                "name": "ARA",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Access to reserved address"
            }
        ]
    },
    "1073783892": {
        "name": "FDCAN_IE",
        "address": 1073783892,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN interrupt enable register",
        "fields": [
            {
                "name": "RF0NE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rx FIFO 0 new message interrupt enable"
            },
            {
                "name": "RF0FE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Rx FIFO 0 full interrupt enable"
            },
            {
                "name": "RF0LE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Rx FIFO 0 message lost interrupt enable"
            },
            {
                "name": "RF1NE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Rx FIFO 1 new message interrupt enable"
            },
            {
                "name": "RF1FE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Rx FIFO 1 full interrupt enable"
            },
            {
                "name": "RF1LE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Rx FIFO 1 message lost interrupt enable"
            },
            {
                "name": "HPME",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "High-priority message interrupt enable"
            },
            {
                "name": "TCE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transmission completed interrupt enable"
            },
            {
                "name": "TCFE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Transmission cancellation finished interrupt enable"
            },
            {
                "name": "TFEE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Tx FIFO empty interrupt enable"
            },
            {
                "name": "TEFNE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Tx event FIFO new entry interrupt enable"
            },
            {
                "name": "TEFFE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Tx event FIFO full interrupt enable"
            },
            {
                "name": "TEFLE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Tx event FIFO element lost interrupt enable"
            },
            {
                "name": "TSWE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Timestamp wraparound interrupt enable"
            },
            {
                "name": "MRAFE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Message RAM access failure interrupt enable"
            },
            {
                "name": "TOOE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Timeout occurred interrupt enable"
            },
            {
                "name": "ELOE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Error logging overflow interrupt enable"
            },
            {
                "name": "EPE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Error passive interrupt enable"
            },
            {
                "name": "EWE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Warning status interrupt enable"
            },
            {
                "name": "BOE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Bus_Off status"
            },
            {
                "name": "WDIE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Watchdog interrupt enable"
            },
            {
                "name": "PEAE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Protocol error in arbitration phase enable"
            },
            {
                "name": "PEDE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Protocol error in data phase enable"
            },
            {
                "name": "ARAE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Access to reserved address enable"
            }
        ]
    },
    "1073783896": {
        "name": "FDCAN_ILS",
        "address": 1073783896,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN interrupt line select register",
        "fields": [
            {
                "name": "RXFIFO0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "RX FIFO bit grouping the following interruption\n"
            },
            {
                "name": "RXFIFO1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "RX FIFO bit grouping the following interruption\n"
            },
            {
                "name": "SMSG",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Status message bit grouping the following interruption\n"
            },
            {
                "name": "TFERR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Tx FIFO ERROR grouping the following interruption\n"
            },
            {
                "name": "MISC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Interrupt regrouping the following interruption\n"
            },
            {
                "name": "BERR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Bit and line error grouping the following interruption\n"
            },
            {
                "name": "PERR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Protocol error grouping the following interruption\n"
            }
        ]
    },
    "1073783900": {
        "name": "FDCAN_ILE",
        "address": 1073783900,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN interrupt line enable register",
        "fields": [
            {
                "name": "EINT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable interrupt line 0"
            },
            {
                "name": "EINT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Enable interrupt line 1"
            }
        ]
    },
    "1073783936": {
        "name": "FDCAN_RXGFC",
        "address": 1073783936,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN global filter configuration register",
        "fields": [
            {
                "name": "RRFE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reject remote frames extended\n"
            },
            {
                "name": "RRFS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reject remote frames standard\n"
            },
            {
                "name": "ANFE",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Accept non-matching frames extended\n"
            },
            {
                "name": "ANFS",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Accept Non-matching frames standard\n"
            },
            {
                "name": "F1OM",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "FIFO 1 operation mode (overwrite or blocking)\n"
            },
            {
                "name": "F0OM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "FIFO 0 operation mode (overwrite or blocking)\n"
            },
            {
                "name": "LSS",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "List size standard\n"
            },
            {
                "name": "LSE",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "List size extended\n"
            }
        ]
    },
    "1073783940": {
        "name": "FDCAN_XIDAM",
        "address": 1073783940,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN extended ID and mask register",
        "fields": [
            {
                "name": "EIDM",
                "bitOffset": 0,
                "bitWidth": 29,
                "desc": "Extended ID mask\n"
            }
        ]
    },
    "1073783944": {
        "name": "FDCAN_HPMS",
        "address": 1073783944,
        "size": 32,
        "access": "read-only",
        "desc": "FDCAN high-priority message status register",
        "fields": [
            {
                "name": "BIDX",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Buffer index\n"
            },
            {
                "name": "MSI",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Message storage indicator"
            },
            {
                "name": "FIDX",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "Filter index\n"
            },
            {
                "name": "FLST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter list\n"
            }
        ]
    },
    "1073783952": {
        "name": "FDCAN_RXF0S",
        "address": 1073783952,
        "size": 32,
        "access": "read-only",
        "desc": "FDCAN Rx FIFO 0 status register",
        "fields": [
            {
                "name": "F0FL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Rx FIFO 0 fill level\n"
            },
            {
                "name": "F0GI",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Rx FIFO 0 get index\n"
            },
            {
                "name": "F0PI",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Rx FIFO 0 put index\n"
            },
            {
                "name": "F0F",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Rx FIFO 0 full"
            },
            {
                "name": "RF0L",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Rx FIFO 0 message lost\n"
            }
        ]
    },
    "1073783956": {
        "name": "FDCAN_RXF0A",
        "address": 1073783956,
        "size": 32,
        "access": "read-write",
        "desc": "CAN Rx FIFO 0 acknowledge register",
        "fields": [
            {
                "name": "F0AI",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Rx FIFO 0 acknowledge index\n"
            }
        ]
    },
    "1073783960": {
        "name": "FDCAN_RXF1S",
        "address": 1073783960,
        "size": 32,
        "access": "read-only",
        "desc": "FDCAN Rx FIFO 1 status register",
        "fields": [
            {
                "name": "F1FL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Rx FIFO 1 fill level\n"
            },
            {
                "name": "F1GI",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Rx FIFO 1 get index\n"
            },
            {
                "name": "F1PI",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Rx FIFO 1 put index\n"
            },
            {
                "name": "F1F",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Rx FIFO 1 full"
            },
            {
                "name": "RF1L",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Rx FIFO 1 message lost\n"
            }
        ]
    },
    "1073783964": {
        "name": "FDCAN_RXF1A",
        "address": 1073783964,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN Rx FIFO 1 acknowledge register",
        "fields": [
            {
                "name": "F1AI",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Rx FIFO 1 acknowledge index\n"
            }
        ]
    },
    "1073784000": {
        "name": "FDCAN_TXBC",
        "address": 1073784000,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN Tx buffer configuration register",
        "fields": [
            {
                "name": "TFQM",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Tx FIFO/queue mode\n"
            }
        ]
    },
    "1073784004": {
        "name": "FDCAN_TXFQS",
        "address": 1073784004,
        "size": 32,
        "access": "read-only",
        "desc": "FDCAN Tx FIFO/queue status register",
        "fields": [
            {
                "name": "TFFL",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Tx FIFO free level\n"
            },
            {
                "name": "TFGI",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Tx FIFO get index\n"
            },
            {
                "name": "TFQPI",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Tx FIFO/queue put index\n"
            },
            {
                "name": "TFQF",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Tx FIFO/queue full"
            }
        ]
    },
    "1073784008": {
        "name": "FDCAN_TXBRP",
        "address": 1073784008,
        "size": 32,
        "access": "read-only",
        "desc": "FDCAN Tx buffer request pending register",
        "fields": [
            {
                "name": "TRP",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Transmission request pending\n"
            }
        ]
    },
    "1073784012": {
        "name": "FDCAN_TXBAR",
        "address": 1073784012,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN Tx buffer add request register",
        "fields": [
            {
                "name": "AR",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Add request\n"
            }
        ]
    },
    "1073784016": {
        "name": "FDCAN_TXBCR",
        "address": 1073784016,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN Tx buffer cancellation request register",
        "fields": [
            {
                "name": "CR",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Cancellation request\n"
            }
        ]
    },
    "1073784020": {
        "name": "FDCAN_TXBTO",
        "address": 1073784020,
        "size": 32,
        "access": "read-only",
        "desc": "FDCAN Tx buffer transmission occurred register",
        "fields": [
            {
                "name": "TO",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Transmission occurred."
            }
        ]
    },
    "1073784024": {
        "name": "FDCAN_TXBCF",
        "address": 1073784024,
        "size": 32,
        "access": "read-only",
        "desc": "FDCAN Tx buffer cancellation finished register",
        "fields": [
            {
                "name": "CF",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Cancellation finished\n"
            }
        ]
    },
    "1073784028": {
        "name": "FDCAN_TXBTIE",
        "address": 1073784028,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN Tx buffer transmission interrupt enable register",
        "fields": [
            {
                "name": "TIE",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Transmission interrupt enable\n"
            }
        ]
    },
    "1073784032": {
        "name": "FDCAN_TXBCIE",
        "address": 1073784032,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN Tx buffer cancellation finished interrupt enable register",
        "fields": [
            {
                "name": "CFIE",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Cancellation finished interrupt enable."
            }
        ]
    },
    "1073784036": {
        "name": "FDCAN_TXEFS",
        "address": 1073784036,
        "size": 32,
        "access": "read-only",
        "desc": "FDCAN Tx event FIFO status register",
        "fields": [
            {
                "name": "EFFL",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Event FIFO fill level\n"
            },
            {
                "name": "EFGI",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Event FIFO get index\n"
            },
            {
                "name": "EFPI",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Event FIFO put index\n"
            },
            {
                "name": "EFF",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Event FIFO full"
            },
            {
                "name": "TEFL",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Tx event FIFO element lost\n"
            }
        ]
    },
    "1073784040": {
        "name": "FDCAN_TXEFA",
        "address": 1073784040,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN Tx event FIFO acknowledge register",
        "fields": [
            {
                "name": "EFAI",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Event FIFO acknowledge index\n"
            }
        ]
    },
    "1073784064": {
        "name": "FDCAN_CKDIV",
        "address": 1073784064,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN CFG clock divider register",
        "fields": [
            {
                "name": "PDIV",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "input clock divider\n"
            }
        ]
    },
    "1073881088": {
        "name": "FLASH_ACR",
        "address": 1073881088,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH access control register",
        "fields": [
            {
                "name": "LATENCY",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Read latency\n"
            },
            {
                "name": "WRHIGHFREQ",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Flash signal delay\n"
            },
            {
                "name": "PRFTEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Prefetch enable."
            }
        ]
    },
    "1073881092": {
        "name": "FLASH_NSKEYR",
        "address": 1073881092,
        "size": 32,
        "access": "write-only",
        "desc": "FLASH non-secure key register",
        "fields": [
            {
                "name": "NSKEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Non-volatile memory non-secure configuration access unlock key"
            }
        ]
    },
    "1073881096": {
        "name": "FLASH_SECKEYR",
        "address": 1073881096,
        "size": 32,
        "access": "write-only",
        "desc": "FLASH secure key register",
        "fields": [
            {
                "name": "SECKEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Non-volatile memory secure configuration access unlock key"
            }
        ]
    },
    "1073881100": {
        "name": "FLASH_OPTKEYR",
        "address": 1073881100,
        "size": 32,
        "access": "write-only",
        "desc": "FLASH option key register",
        "fields": [
            {
                "name": "OPTKEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "FLASH option bytes control access unlock key"
            }
        ]
    },
    "1073881104": {
        "name": "FLASH_NSOBKKEYR",
        "address": 1073881104,
        "size": 32,
        "access": "write-only",
        "desc": "FLASH non-secure OBK key register",
        "fields": [
            {
                "name": "NSOBKKEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "FLASH non-secure option bytes keys control access unlock key"
            }
        ]
    },
    "1073881108": {
        "name": "FLASH_SECOBKKEYR",
        "address": 1073881108,
        "size": 32,
        "access": "write-only",
        "desc": "FLASH secure OBK key register",
        "fields": [
            {
                "name": "SECOBKKEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "FLASH secure option bytes keys control access unlock key"
            }
        ]
    },
    "1073881112": {
        "name": "FLASH_OPSR",
        "address": 1073881112,
        "size": 32,
        "access": "read-only",
        "desc": "FLASH operation status register",
        "fields": [
            {
                "name": "ADDR_OP",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Interrupted operation address"
            },
            {
                "name": "DATA_OP",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Flash high-cycle data area operation interrupted\n"
            },
            {
                "name": "BK_OP",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Interrupted operation bank\n"
            },
            {
                "name": "SYSF_OP",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Operation in system flash memory interrupted\n"
            },
            {
                "name": "OTP_OP",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "OTP operation interrupted\n"
            },
            {
                "name": "CODE_OP",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "Flash memory operation code"
            }
        ]
    },
    "1073881116": {
        "name": "FLASH_OPTCR",
        "address": 1073881116,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH option control register",
        "fields": [
            {
                "name": "OPTLOCK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "FLASH_OPTCR lock option configuration bit\n"
            },
            {
                "name": "OPTSTRT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Option byte start change option configuration bit\n"
            },
            {
                "name": "SWAP_BANK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Bank swapping option configuration bit\n"
            }
        ]
    },
    "1073881120": {
        "name": "FLASH_NSSR",
        "address": 1073881120,
        "size": 32,
        "access": "read-only",
        "desc": "FLASH non-secure status register",
        "fields": [
            {
                "name": "BSY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "busy flag\n"
            },
            {
                "name": "WBNE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "write buffer not empty flag\n"
            },
            {
                "name": "DBNE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "data buffer not empty flag\n"
            },
            {
                "name": "EOP",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "end of operation flag\n"
            },
            {
                "name": "WRPERR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "write protection error flag\n"
            },
            {
                "name": "PGSERR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "programming sequence error flag\n"
            },
            {
                "name": "STRBERR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "strobe error flag\n"
            },
            {
                "name": "INCERR",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "inconsistency error flag\n"
            },
            {
                "name": "OBKERR",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "OBK general error flag\n"
            },
            {
                "name": "OBKWERR",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "OBK write error flag\n"
            },
            {
                "name": "OPTCHANGEERR",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Option byte change error flag\n"
            }
        ]
    },
    "1073881124": {
        "name": "FLASH_SECSR",
        "address": 1073881124,
        "size": 32,
        "access": "read-only",
        "desc": "FLASH secure status register",
        "fields": [
            {
                "name": "BSY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "busy flag\n"
            },
            {
                "name": "WBNE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "write buffer not empty flag\n"
            },
            {
                "name": "DBNE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "data buffer not empty flag\n"
            },
            {
                "name": "EOP",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "end of operation flag\n"
            },
            {
                "name": "WRPERR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "write protection error flag\n"
            },
            {
                "name": "PGSERR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "programming sequence error flag\n"
            },
            {
                "name": "STRBERR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "strobe error flag\n"
            },
            {
                "name": "INCERR",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "inconsistency error flag\n"
            },
            {
                "name": "OBKERR",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "OBK general error flag\n"
            },
            {
                "name": "OBKWERR",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "OBK write error flag\n"
            }
        ]
    },
    "1073881128": {
        "name": "FLASH_NSCR",
        "address": 1073881128,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH non-secure control register",
        "fields": [
            {
                "name": "LOCK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "configuration lock bit\n"
            },
            {
                "name": "PG",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "programming control bit\n"
            },
            {
                "name": "SER",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "sector erase request\n"
            },
            {
                "name": "BER",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "erase request\n"
            },
            {
                "name": "FW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "write forcing control bit\n"
            },
            {
                "name": "STRT",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "erase start control bit\n"
            },
            {
                "name": "SNB",
                "bitOffset": 6,
                "bitWidth": 7,
                "desc": "sector erase selection number\n"
            },
            {
                "name": "MER",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "mass erase request\n"
            },
            {
                "name": "EOPIE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "end of operation interrupt control bit\n"
            },
            {
                "name": "WRPERRIE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "write protection error interrupt enable bit\n"
            },
            {
                "name": "PGSERRIE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "programming sequence error interrupt enable bit\n"
            },
            {
                "name": "STRBERRIE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "strobe error interrupt enable bit\n"
            },
            {
                "name": "INCERRIE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "inconsistency error interrupt enable bit\n"
            },
            {
                "name": "OBKERRIE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "OBK general error interrupt enable bit\n"
            },
            {
                "name": "OBKWERRIE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "OBK write error interrupt enable bit\n"
            },
            {
                "name": "OPTCHANGEERRIE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Option byte change error interrupt enable bit\n"
            },
            {
                "name": "BKSEL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Bank selector bit\n"
            }
        ]
    },
    "1073881132": {
        "name": "FLASH_SECCR",
        "address": 1073881132,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH secure control register",
        "fields": [
            {
                "name": "LOCK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "configuration lock bit\n"
            },
            {
                "name": "PG",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "programming control bit\n"
            },
            {
                "name": "SER",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "sector erase request\n"
            },
            {
                "name": "BER",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "erase request\n"
            },
            {
                "name": "FW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "write forcing control bit\n"
            },
            {
                "name": "STRT",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "erase start control bit\n"
            },
            {
                "name": "SNB",
                "bitOffset": 6,
                "bitWidth": 7,
                "desc": "sector erase selection number\n"
            },
            {
                "name": "MER",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "mass erase request\n"
            },
            {
                "name": "EOPIE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "end of operation interrupt control bit\n"
            },
            {
                "name": "WRPERRIE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "write protection error interrupt enable bit\n"
            },
            {
                "name": "PGSERRIE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "programming sequence error interrupt enable bit\n"
            },
            {
                "name": "STRBERRIE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "strobe error interrupt enable bit\n"
            },
            {
                "name": "INCERRIE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "inconsistency error interrupt enable bit\n"
            },
            {
                "name": "OBKERRIE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "OBK general error interrupt enable bit\n"
            },
            {
                "name": "OBKWERRIE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "OBK write error interrupt enable bit\n"
            },
            {
                "name": "INV",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Flash memory security state invert."
            },
            {
                "name": "BKSEL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Bank selector bit\n"
            }
        ]
    },
    "1073881136": {
        "name": "FLASH_NSCCR",
        "address": 1073881136,
        "size": 32,
        "access": "write-only",
        "desc": "FLASH non-secure clear control register",
        "fields": [
            {
                "name": "CLR_EOP",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "EOP flag clear bit\n"
            },
            {
                "name": "CLR_WRPERR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "WRPERR flag clear bit\n"
            },
            {
                "name": "CLR_PGSERR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "PGSERR flag clear bit\n"
            },
            {
                "name": "CLR_STRBERR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "STRBERR flag clear bit\n"
            },
            {
                "name": "CLR_INCERR",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "INCERR flag clear bit\n"
            },
            {
                "name": "CLR_OBKERR",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "OBKERR flag clear bit."
            },
            {
                "name": "CLR_OBKWERR",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "OBKWERR flag clear bit."
            },
            {
                "name": "CLR_OPTCHANGEERR",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Clear the flag corresponding flag in FLASH_NSSR by writing this bit."
            }
        ]
    },
    "1073881140": {
        "name": "FLASH_SECCCR",
        "address": 1073881140,
        "size": 32,
        "access": "write-only",
        "desc": "FLASH secure clear control register",
        "fields": [
            {
                "name": "CLR_EOP",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "EOP flag clear bit\n"
            },
            {
                "name": "CLR_WRPERR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "WRPERR flag clear bit\n"
            },
            {
                "name": "CLR_PGSERR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "PGSERR flag clear bit\n"
            },
            {
                "name": "CLR_STRBERR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "STRBERR flag clear bit\n"
            },
            {
                "name": "CLR_INCERR",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "INCERR flag clear bit\n"
            },
            {
                "name": "CLR_OBKERR",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "OBKWERR flag clear bit\n"
            },
            {
                "name": "CLR_OBKWERR",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "OBKWERR flag clear bit\n"
            }
        ]
    },
    "1073881148": {
        "name": "FLASH_PRIVCFGR",
        "address": 1073881148,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH privilege configuration register",
        "fields": [
            {
                "name": "SPRIV",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "privilege attribute for secure registers"
            },
            {
                "name": "NSPRIV",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "privilege attribute for non secure registers"
            }
        ]
    },
    "1073881152": {
        "name": "FLASH_NSOBKCFGR",
        "address": 1073881152,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH non-secure OBK configuration register",
        "fields": [
            {
                "name": "LOCK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "OBKCFGR lock option configuration bit\n"
            },
            {
                "name": "SWAP_SECT_REQ",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "OBK swap sector request bit\n"
            },
            {
                "name": "ALT_SECT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "alternate sector bit\n"
            },
            {
                "name": "ALT_SECT_ERASE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "alternate sector erase bit\n"
            },
            {
                "name": "SWAP_OFFSET",
                "bitOffset": 16,
                "bitWidth": 9,
                "desc": "Key index (offset /16 bits) pointing for next swap."
            }
        ]
    },
    "1073881156": {
        "name": "FLASH_SECOBKCFGR",
        "address": 1073881156,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH secure OBK configuration register",
        "fields": [
            {
                "name": "LOCK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "OBKCFGR lock option configuration bit\n"
            },
            {
                "name": "SWAP_SECT_REQ",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "OBK swap sector request bit\n"
            },
            {
                "name": "ALT_SECT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "alternate sector bit\n"
            },
            {
                "name": "ALT_SECT_ERASE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "alternate sector erase bit\n"
            },
            {
                "name": "SWAP_OFFSET",
                "bitOffset": 16,
                "bitWidth": 9,
                "desc": "key index (offset /16 bits) pointing for next swap."
            }
        ]
    },
    "1073881160": {
        "name": "FLASH_HDPEXTR",
        "address": 1073881160,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH HDP extension register",
        "fields": [
            {
                "name": "HDP1_EXT",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "HDP area extension in 8 Kbytes sectors in Bank1."
            },
            {
                "name": "HDP2_EXT",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "HDP area extension in 8 Kbytes sectors in Bank2."
            }
        ]
    },
    "1073881168": {
        "name": "FLASH_OPTSR_CUR",
        "address": 1073881168,
        "size": 32,
        "access": "read-only",
        "desc": "FLASH option status register",
        "fields": [
            {
                "name": "BOR_LEV",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Brownout level option status bit\n"
            },
            {
                "name": "BORH_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Brownout high enable"
            },
            {
                "name": "IWDG_SW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "IWDG control mode option status bit"
            },
            {
                "name": "WWDG_SW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "WWDG control mode option status bit"
            },
            {
                "name": "NRST_STOP",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Core domain Stop entry reset option status bit"
            },
            {
                "name": "NRST_STDBY",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Core domain Standby entry reset option status bit"
            },
            {
                "name": "PRODUCT_STATE",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Life state code (based on Hamming 8,4)."
            },
            {
                "name": "IO_VDD_HSLV",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "High-speed IO at low Vless thansub>DDless than/sub> voltage configuration bit."
            },
            {
                "name": "IO_VDDIO2_HSLV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "High-speed IO at low Vless thansub>DDIO2less than/sub> voltage configuration bit."
            },
            {
                "name": "IWDG_STOP",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "IWDG Stop mode freeze option status bit\n"
            },
            {
                "name": "IWDG_STDBY",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "IWDG Standby mode freeze option status bit\n"
            },
            {
                "name": "BOOT_UBE",
                "bitOffset": 22,
                "bitWidth": 8,
                "desc": "Available only on cryptography enabled devices."
            },
            {
                "name": "SWAP_BANK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Bank swapping option status bit\n"
            }
        ]
    },
    "1073881172": {
        "name": "FLASH_OPTSR_PRG",
        "address": 1073881172,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH option status register",
        "fields": [
            {
                "name": "BOR_LEV",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Brownout level option configuration bit\n"
            },
            {
                "name": "BORH_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Brownout high enable configuration bit"
            },
            {
                "name": "IWDG_SW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "IWDG control mode option configuration bit"
            },
            {
                "name": "WWDG_SW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "WWDG control mode option configuration bit"
            },
            {
                "name": "NRST_STOP",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Core domain Stop entry reset option configuration bit"
            },
            {
                "name": "NRST_STDBY",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Core domain Standby entry reset option configuration bit"
            },
            {
                "name": "PRODUCT_STATE",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Life state code (based on Hamming 8,4)."
            },
            {
                "name": "IO_VDD_HSLV",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "High-speed IO at low VDD voltage configuration bit."
            },
            {
                "name": "IO_VDDIO2_HSLV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "High-speed IO at low Vless thansub>DDIO2less than/sub> voltage configuration bit."
            },
            {
                "name": "IWDG_STOP",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "IWDG Stop mode freeze option status bit\n"
            },
            {
                "name": "IWDG_STDBY",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "IWDG Standby mode freeze option status bit\n"
            },
            {
                "name": "BOOT_UBE",
                "bitOffset": 22,
                "bitWidth": 8,
                "desc": "Available only on cryptography enabled devices."
            },
            {
                "name": "SWAP_BANK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Bank swapping option configuration bit\n"
            }
        ]
    },
    "1073881184": {
        "name": "FLASH_NSEPOCHR_CUR",
        "address": 1073881184,
        "size": 32,
        "access": "read-only",
        "desc": "FLASH non-secure EPOCH register",
        "fields": [
            {
                "name": "NS_EPOCH",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "Non-volatile non-secure EPOCH counter"
            }
        ]
    },
    "1073881192": {
        "name": "FLASH_SECEPOCHR_CUR",
        "address": 1073881192,
        "size": 32,
        "access": "read-only",
        "desc": "FLASH secure EPOCH register",
        "fields": [
            {
                "name": "SEC_EPOCH",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "Non-volatile secure EPOCH counter"
            }
        ]
    },
    "1073881200": {
        "name": "FLASH_OPTSR2_CUR",
        "address": 1073881200,
        "size": 32,
        "access": "read-only",
        "desc": "FLASH option status register 2",
        "fields": [
            {
                "name": "SRAM13_RST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "SRAM1 and SRAM3 erase upon system reset"
            },
            {
                "name": "SRAM2_RST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "SRAM2 erase when system reset"
            },
            {
                "name": "BKPRAM_ECC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Backup RAM ECC detection and correction disable"
            },
            {
                "name": "SRAM3_ECC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "SRAM3 ECC detection and correction disable"
            },
            {
                "name": "SRAM2_ECC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "SRAM2 ECC detection and correction disable"
            },
            {
                "name": "USBPD_DIS",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "USB power delivery configuration option bit"
            },
            {
                "name": "TZEN",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "TrustZone enable configuration bits\n"
            }
        ]
    },
    "1073881204": {
        "name": "FLASH_OPTSR2_PRG",
        "address": 1073881204,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH option status register 2",
        "fields": [
            {
                "name": "SRAM1_3_RST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "SRAM1 and SRAM3 erase upon system reset\n"
            },
            {
                "name": "SRAM2_RST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "SRAM2 erase when system reset\n"
            },
            {
                "name": "BKPRAM_ECC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Backup RAM ECC detection and correction disable"
            },
            {
                "name": "SRAM3_ECC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "SRAM3 ECC detection and correction disable"
            },
            {
                "name": "SRAM2_ECC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "SRAM2 ECC detection and correction disable"
            },
            {
                "name": "USBPD_DIS",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "USB power delivery configuration option bit"
            },
            {
                "name": "TZEN",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "TrustZone enable configuration bits\n"
            }
        ]
    },
    "1073881216": {
        "name": "FLASH_NSBOOTR_CUR",
        "address": 1073881216,
        "size": 32,
        "access": "read-only",
        "desc": "FLASH non-secure boot register",
        "fields": [
            {
                "name": "NSBOOT_LOCK",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Field locking the values of SWAP_BANK, and NSBOOTADD settings."
            },
            {
                "name": "NSBOOTADD",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Non secure unique boot entry address\n"
            }
        ]
    },
    "1073881220": {
        "name": "FLASH_NSBOOTR_PRG",
        "address": 1073881220,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH non-secure boot register",
        "fields": [
            {
                "name": "NSBOOT_LOCK",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Field locking the values of SWAP_ BANK, and NSBOOTADD settings."
            },
            {
                "name": "NSBOOTADD",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Non secure unique boot entry address\n"
            }
        ]
    },
    "1073881224": {
        "name": "FLASH_SECBOOTR_CUR",
        "address": 1073881224,
        "size": 32,
        "access": "read-only",
        "desc": "FLASH secure boot register",
        "fields": [
            {
                "name": "SECBOOT_LOCK",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Field locking the values of UBE, SWAP_BANK, and SECBOOTADD settings."
            },
            {
                "name": "SECBOOTADD",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Unique boot entry secure address\n"
            }
        ]
    },
    "1073881228": {
        "name": "FLASH_BOOTR_PRG",
        "address": 1073881228,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH secure boot register",
        "fields": [
            {
                "name": "SECBOOT_LOCK",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Field locking the values of UBE, SWAP_ BANK, and SECBOOTADD setting."
            },
            {
                "name": "SECBOOTADD",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Secure unique boot entry address."
            }
        ]
    },
    "1073881232": {
        "name": "FLASH_OTPBLR_CUR",
        "address": 1073881232,
        "size": 32,
        "access": "read-only",
        "desc": "FLASH non-secure OTP block lock",
        "fields": [
            {
                "name": "LOCKBL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "OTP block lock\n"
            }
        ]
    },
    "1073881236": {
        "name": "FLASH_OTPBLR_PRG",
        "address": 1073881236,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH non-secure OTP block lock",
        "fields": [
            {
                "name": "LOCKBL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "OTP block lock\n"
            }
        ]
    },
    "1073881248": {
        "name": "FLASH_SECBB1R1",
        "address": 1073881248,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH secure block based register for Bank1",
        "fields": [
            {
                "name": "SECBB1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Secure/non-secure 8 Kbytes flash Bank1 sector attributes"
            }
        ]
    },
    "1073881252": {
        "name": "FLASH_SECBB1R2",
        "address": 1073881252,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH secure block based register for Bank1",
        "fields": [
            {
                "name": "SECBB1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Secure/non-secure 8 Kbytes flash Bank1 sector attributes"
            }
        ]
    },
    "1073881256": {
        "name": "FLASH_SECBB1R3",
        "address": 1073881256,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH secure block based register for Bank1",
        "fields": [
            {
                "name": "SECBB1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Secure/non-secure 8 Kbytes flash Bank1 sector attributes"
            }
        ]
    },
    "1073881260": {
        "name": "FLASH_SECBB1R4",
        "address": 1073881260,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH secure block based register for Bank1",
        "fields": [
            {
                "name": "SECBB1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Secure/non-secure 8 Kbytes flash Bank1 sector attributes"
            }
        ]
    },
    "1073881280": {
        "name": "FLASH_PRIVBB1R1",
        "address": 1073881280,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH privilege block based register for Bank1",
        "fields": [
            {
                "name": "PRIVBB1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Privileged/unprivileged 8-Kbyte flash Bank1 sector attribute"
            }
        ]
    },
    "1073881284": {
        "name": "FLASH_PRIVBB1R2",
        "address": 1073881284,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH privilege block based register for Bank1",
        "fields": [
            {
                "name": "PRIVBB1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Privileged/unprivileged 8-Kbyte flash Bank1 sector attribute"
            }
        ]
    },
    "1073881288": {
        "name": "FLASH_PRIVBB1R3",
        "address": 1073881288,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH privilege block based register for Bank1",
        "fields": [
            {
                "name": "PRIVBB1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Privileged/unprivileged 8-Kbyte flash Bank1 sector attribute"
            }
        ]
    },
    "1073881292": {
        "name": "FLASH_PRIVBB1R4",
        "address": 1073881292,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH privilege block based register for Bank1",
        "fields": [
            {
                "name": "PRIVBB1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Privileged/unprivileged 8-Kbyte flash Bank1 sector attribute"
            }
        ]
    },
    "1073881312": {
        "name": "FLASH_SECWM1R_CUR",
        "address": 1073881312,
        "size": 32,
        "access": "read-only",
        "desc": "FLASH security watermark for Bank1",
        "fields": [
            {
                "name": "SECWM1_STRT",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Bank1 security WM area 1 start sector\n"
            },
            {
                "name": "SECWM1_END",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Bank1 security WM area 1 end sector\n"
            }
        ]
    },
    "1073881316": {
        "name": "FLASH_SECWM1R_PRG",
        "address": 1073881316,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH security watermark for Bank1",
        "fields": [
            {
                "name": "SECWM1_STRT",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Bank1 security WM area 1 start sector\n"
            },
            {
                "name": "SECWM1_END",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Bank1 security WM area 1 end sector\n"
            }
        ]
    },
    "1073881320": {
        "name": "FLASH_WRP1R_CUR",
        "address": 1073881320,
        "size": 32,
        "access": "read-only",
        "desc": "FLASH write sector group protection for Bank1",
        "fields": [
            {
                "name": "WRPSG1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Bank1 sector group protection option status byte\n"
            }
        ]
    },
    "1073881324": {
        "name": "FLASH_WRP1R_PRG",
        "address": 1073881324,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH write sector group protection for Bank1",
        "fields": [
            {
                "name": "WRPSG1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Bank1 sector group protection option status byte\n"
            }
        ]
    },
    "1073881328": {
        "name": "FLASH_EDATA1R_CUR",
        "address": 1073881328,
        "size": 32,
        "access": "read-only",
        "desc": "FLASH data sector configuration Bank1",
        "fields": [
            {
                "name": "EDATA1_STRT",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "EDATA1_STRT contains the start sectors of the flash high-cycle data area in Bank1 There is no hardware effect to those bits."
            },
            {
                "name": "EDATA1_EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Bank1 flash high-cycle data enable"
            }
        ]
    },
    "1073881332": {
        "name": "FLASH_EDATA1R_PRG",
        "address": 1073881332,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH data sector configuration Bank1",
        "fields": [
            {
                "name": "EDATA1_STRT",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "EDATA1_STRT contains the start sectors of the flash high-cycle data area in Bank1 There is no hardware effect to those bits."
            },
            {
                "name": "EDATA1_EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Bank1 flash high-cycle data enable"
            }
        ]
    },
    "1073881336": {
        "name": "FLASH_HDP1R_CUR",
        "address": 1073881336,
        "size": 32,
        "access": "read-only",
        "desc": "FLASH HDP Bank1 configuration",
        "fields": [
            {
                "name": "HDP1_STRT",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "HDPL barrier start set in number of 8-Kbyte sectors\n"
            },
            {
                "name": "HDP1_END",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "HDPL barrier end set in number of 8-Kbyte sectors\n"
            }
        ]
    },
    "1073881340": {
        "name": "FLASH_HDP1R_PRG",
        "address": 1073881340,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH HDP Bank1 configuration",
        "fields": [
            {
                "name": "HDP1_STRT",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "HDPL barrier start set in number of 8-Kbyte sectors\n"
            },
            {
                "name": "HDP1_END",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "HDPL barrier end set in number of 8-Kbyte sectors\n"
            }
        ]
    },
    "1073881344": {
        "name": "FLASH_ECCCORR",
        "address": 1073881344,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH ECC correction register",
        "fields": [
            {
                "name": "ADDR_ECC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "ECC error address\n"
            },
            {
                "name": "OBK_ECC",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Single ECC error corrected in flash OB Keys storage area."
            },
            {
                "name": "EDATA_ECC",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "ECC fail for corrected ECC error in flash high-cycle data area\n"
            },
            {
                "name": "BK_ECC",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "ECC fail bank for corrected ECC error\n"
            },
            {
                "name": "SYSF_ECC",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "ECC fail for corrected ECC error in system flash memory\n"
            },
            {
                "name": "OTP_ECC",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "OTP ECC error bit\n"
            },
            {
                "name": "ECCCIE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "ECC single correction error interrupt enable bit\n"
            },
            {
                "name": "ECCC",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "ECC correction set by hardware when single ECC error has been detected and corrected."
            }
        ]
    },
    "1073881348": {
        "name": "FLASH_ECCDETR",
        "address": 1073881348,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH ECC detection register",
        "fields": [
            {
                "name": "ADDR_ECC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "ECC error address\n"
            },
            {
                "name": "OBK_ECC",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ECC fail double ECC error in flash OB Keys storage area."
            },
            {
                "name": "EDATA_ECC",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "ECC fail double ECC error in flash high-cycle data area\n"
            },
            {
                "name": "BK_ECC",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "ECC fail bank for double ECC error\n"
            },
            {
                "name": "SYSF_ECC",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "ECC fail for double ECC error in system flash memory\n"
            },
            {
                "name": "OTP_ECC",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "OTP ECC error bit\n"
            },
            {
                "name": "ECCD",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "ECC detection\n"
            }
        ]
    },
    "1073881352": {
        "name": "FLASH_ECCDR",
        "address": 1073881352,
        "size": 32,
        "access": "read-only",
        "desc": "FLASH ECC data",
        "fields": [
            {
                "name": "DATA_ECC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "ECC error data\n"
            }
        ]
    },
    "1073881504": {
        "name": "FLASH_SECBB2R1",
        "address": 1073881504,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH secure block-based register for Bank2",
        "fields": [
            {
                "name": "SECBB2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Secure/non-secure flash Bank2 sector attribute"
            }
        ]
    },
    "1073881508": {
        "name": "FLASH_SECBB2R2",
        "address": 1073881508,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH secure block-based register for Bank2",
        "fields": [
            {
                "name": "SECBB2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Secure/non-secure flash Bank2 sector attribute"
            }
        ]
    },
    "1073881512": {
        "name": "FLASH_SECBB2R3",
        "address": 1073881512,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH secure block-based register for Bank2",
        "fields": [
            {
                "name": "SECBB2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Secure/non-secure flash Bank2 sector attribute"
            }
        ]
    },
    "1073881516": {
        "name": "FLASH_SECBB2R4",
        "address": 1073881516,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH secure block-based register for Bank2",
        "fields": [
            {
                "name": "SECBB2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Secure/non-secure flash Bank2 sector attribute"
            }
        ]
    },
    "1073881536": {
        "name": "FLASH_PRIVBB2R1",
        "address": 1073881536,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH privilege block-based register for Bank2",
        "fields": [
            {
                "name": "PRIVBB2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Privileged / non-privileged 8-Kbyte flash Bank2 sector attribute"
            }
        ]
    },
    "1073881540": {
        "name": "FLASH_PRIVBB2R2",
        "address": 1073881540,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH privilege block-based register for Bank2",
        "fields": [
            {
                "name": "PRIVBB2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Privileged / non-privileged 8-Kbyte flash Bank2 sector attribute"
            }
        ]
    },
    "1073881544": {
        "name": "FLASH_PRIVBB2R3",
        "address": 1073881544,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH privilege block-based register for Bank2",
        "fields": [
            {
                "name": "PRIVBB2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Privileged / non-privileged 8-Kbyte flash Bank2 sector attribute"
            }
        ]
    },
    "1073881548": {
        "name": "FLASH_PRIVBB2R4",
        "address": 1073881548,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH privilege block-based register for Bank2",
        "fields": [
            {
                "name": "PRIVBB2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Privileged / non-privileged 8-Kbyte flash Bank2 sector attribute"
            }
        ]
    },
    "1073881568": {
        "name": "FLASH_SECWM2R_CUR",
        "address": 1073881568,
        "size": 32,
        "access": "read-only",
        "desc": "FLASH security watermark for Bank2",
        "fields": [
            {
                "name": "SECWM2_STRT",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Bank2 security WM area start sector\n"
            },
            {
                "name": "SECWM2_END",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Bank2 security WM end sector\n"
            }
        ]
    },
    "1073881572": {
        "name": "FLASH_SECWM2R_PRG",
        "address": 1073881572,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH security watermark for Bank2",
        "fields": [
            {
                "name": "SECWM2_STRT",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Bank2 security WM area start sector\n"
            },
            {
                "name": "SECWM2_END",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Bank2 security WM area end sector\n"
            }
        ]
    },
    "1073881576": {
        "name": "FLASH_WRP2R_CUR",
        "address": 1073881576,
        "size": 32,
        "access": "read-only",
        "desc": "FLASH write sector group protection for Bank2",
        "fields": [
            {
                "name": "WRPSG2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Bank2 sector group protection option status byte\n"
            }
        ]
    },
    "1073881580": {
        "name": "FLASH_WRP2R_PRG",
        "address": 1073881580,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH write sector group protection for Bank2",
        "fields": [
            {
                "name": "WRPSG2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Bank2 sector group protection option status byte\n"
            }
        ]
    },
    "1073881584": {
        "name": "FLASH_EDATA2R_CUR",
        "address": 1073881584,
        "size": 32,
        "access": "read-only",
        "desc": "FLASH data sectors configuration Bank2",
        "fields": [
            {
                "name": "EDATA2_STRT",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "EDATA2_STRT contains the start sectors of the flash high-cycle data area in Bank2 There is no hardware effect to those bits."
            },
            {
                "name": "EDATA2_EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Bank2 flash high-cycle data enable"
            }
        ]
    },
    "1073881588": {
        "name": "FLASH_EDATA2R_PRG",
        "address": 1073881588,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH data sector configuration Bank2",
        "fields": [
            {
                "name": "EDATA2_STRT",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "EDATA2_STRT contains the start sectors of the flash high-cycle data area in Bank2 There is no hardware effect to those bits."
            },
            {
                "name": "EDATA2_EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Bank2 flash high-cycle data enable"
            }
        ]
    },
    "1073881592": {
        "name": "FLASH_HDP2R_CUR",
        "address": 1073881592,
        "size": 32,
        "access": "read-only",
        "desc": "FLASH HDP Bank2 configuration",
        "fields": [
            {
                "name": "HDP2_STRT",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "HDPL barrier start set in number of 8-Kbyte sectors\n"
            },
            {
                "name": "HDP2_END",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "HDPL barrier end set in number of 8-Kbyte sectors\n"
            }
        ]
    },
    "1073881596": {
        "name": "FLASH_HDP2R_PRG",
        "address": 1073881596,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH HDP Bank2 configuration",
        "fields": [
            {
                "name": "HDP2_STRT",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "HDPL barrier start set in number of 8-Kbyte sectors\n"
            },
            {
                "name": "HDP2_END",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "HDPL barrier end set in number of 8-Kbyte sectors\n"
            }
        ]
    },
    "1191183360": {
        "name": "FMC_BCR1",
        "address": 1191183360,
        "size": 32,
        "access": "read-write",
        "desc": "SRAM/NOR-flash chip-select control register for bank 1",
        "fields": [
            {
                "name": "MBKEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Memory bank enable bit\n"
            },
            {
                "name": "MUXEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Address/data multiplexing enable bit\n"
            },
            {
                "name": "MTYP",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Memory type\n"
            },
            {
                "name": "MWID",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Memory data bus width\n"
            },
            {
                "name": "FACCEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Flash access enable\n"
            },
            {
                "name": "BURSTEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Burst enable bit\n"
            },
            {
                "name": "WAITPOL",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Wait signal polarity bit\n"
            },
            {
                "name": "WAITCFG",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Wait timing configuration\n"
            },
            {
                "name": "WREN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Write enable bit\n"
            },
            {
                "name": "WAITEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Wait enable bit\n"
            },
            {
                "name": "EXTMOD",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Extended mode enable\n"
            },
            {
                "name": "ASYNCWAIT",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Wait signal during asynchronous transfers\n"
            },
            {
                "name": "CPSIZE",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "CRAM page size\n"
            },
            {
                "name": "CBURSTRW",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Write burst enable\n"
            },
            {
                "name": "CCLKEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Continuous clock enable\n"
            },
            {
                "name": "WFDIS",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Write FIFO disable\n"
            },
            {
                "name": "NBLSET",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Byte lane (NBL) setup\n"
            },
            {
                "name": "FMCEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "FMC controller enable\n"
            }
        ]
    },
    "1191183364": {
        "name": "FMC_BTR1",
        "address": 1191183364,
        "size": 32,
        "access": "read-write",
        "desc": "SRAM/NOR-flash chip-select timing register for bank 1",
        "fields": [
            {
                "name": "ADDSET",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Address setup phase duration\n"
            },
            {
                "name": "ADDHLD",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Address-hold phase duration\n"
            },
            {
                "name": "DATAST",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Data-phase duration\n"
            },
            {
                "name": "BUSTURN",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Bus turnaround phase duration\n"
            },
            {
                "name": "CLKDIV",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Clock divide ratio (for FMC_CLK signal)\n"
            },
            {
                "name": "DATLAT",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "(see note below bit descriptions): Data latency for synchronous memory\n"
            },
            {
                "name": "ACCMOD",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Access mode\n"
            },
            {
                "name": "DATAHLD",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Data hold phase duration\n"
            }
        ]
    },
    "1191183368": {
        "name": "FMC_BCR2",
        "address": 1191183368,
        "size": 32,
        "access": "read-write",
        "desc": "SRAM/NOR-flash chip-select control register for bank 2",
        "fields": [
            {
                "name": "MBKEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Memory bank enable bit\n"
            },
            {
                "name": "MUXEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Address/data multiplexing enable bit\n"
            },
            {
                "name": "MTYP",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Memory type\n"
            },
            {
                "name": "MWID",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Memory data bus width\n"
            },
            {
                "name": "FACCEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Flash access enable\n"
            },
            {
                "name": "BURSTEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Burst enable bit\n"
            },
            {
                "name": "WAITPOL",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Wait signal polarity bit\n"
            },
            {
                "name": "WAITCFG",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Wait timing configuration\n"
            },
            {
                "name": "WREN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Write enable bit\n"
            },
            {
                "name": "WAITEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Wait enable bit\n"
            },
            {
                "name": "EXTMOD",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Extended mode enable\n"
            },
            {
                "name": "ASYNCWAIT",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Wait signal during asynchronous transfers\n"
            },
            {
                "name": "CPSIZE",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "CRAM page size\n"
            },
            {
                "name": "CBURSTRW",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Write burst enable\n"
            },
            {
                "name": "CCLKEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Continuous clock enable\n"
            },
            {
                "name": "WFDIS",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Write FIFO disable\n"
            },
            {
                "name": "NBLSET",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Byte lane (NBL) setup\n"
            },
            {
                "name": "FMCEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "FMC controller enable\n"
            }
        ]
    },
    "1191183372": {
        "name": "FMC_BTR2",
        "address": 1191183372,
        "size": 32,
        "access": "read-write",
        "desc": "SRAM/NOR-flash chip-select timing register for bank 2",
        "fields": [
            {
                "name": "ADDSET",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Address setup phase duration\n"
            },
            {
                "name": "ADDHLD",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Address-hold phase duration\n"
            },
            {
                "name": "DATAST",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Data-phase duration\n"
            },
            {
                "name": "BUSTURN",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Bus turnaround phase duration\n"
            },
            {
                "name": "CLKDIV",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Clock divide ratio (for FMC_CLK signal)\n"
            },
            {
                "name": "DATLAT",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "(see note below bit descriptions): Data latency for synchronous memory\n"
            },
            {
                "name": "ACCMOD",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Access mode\n"
            },
            {
                "name": "DATAHLD",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Data hold phase duration\n"
            }
        ]
    },
    "1191183376": {
        "name": "FMC_BCR3",
        "address": 1191183376,
        "size": 32,
        "access": "read-write",
        "desc": "SRAM/NOR-flash chip-select control register for bank 3",
        "fields": [
            {
                "name": "MBKEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Memory bank enable bit\n"
            },
            {
                "name": "MUXEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Address/data multiplexing enable bit\n"
            },
            {
                "name": "MTYP",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Memory type\n"
            },
            {
                "name": "MWID",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Memory data bus width\n"
            },
            {
                "name": "FACCEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Flash access enable\n"
            },
            {
                "name": "BURSTEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Burst enable bit\n"
            },
            {
                "name": "WAITPOL",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Wait signal polarity bit\n"
            },
            {
                "name": "WAITCFG",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Wait timing configuration\n"
            },
            {
                "name": "WREN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Write enable bit\n"
            },
            {
                "name": "WAITEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Wait enable bit\n"
            },
            {
                "name": "EXTMOD",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Extended mode enable\n"
            },
            {
                "name": "ASYNCWAIT",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Wait signal during asynchronous transfers\n"
            },
            {
                "name": "CPSIZE",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "CRAM page size\n"
            },
            {
                "name": "CBURSTRW",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Write burst enable\n"
            },
            {
                "name": "CCLKEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Continuous clock enable\n"
            },
            {
                "name": "WFDIS",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Write FIFO disable\n"
            },
            {
                "name": "NBLSET",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Byte lane (NBL) setup\n"
            },
            {
                "name": "FMCEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "FMC controller enable\n"
            }
        ]
    },
    "1191183380": {
        "name": "FMC_BTR3",
        "address": 1191183380,
        "size": 32,
        "access": "read-write",
        "desc": "SRAM/NOR-flash chip-select timing register for bank 3",
        "fields": [
            {
                "name": "ADDSET",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Address setup phase duration\n"
            },
            {
                "name": "ADDHLD",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Address-hold phase duration\n"
            },
            {
                "name": "DATAST",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Data-phase duration\n"
            },
            {
                "name": "BUSTURN",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Bus turnaround phase duration\n"
            },
            {
                "name": "CLKDIV",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Clock divide ratio (for FMC_CLK signal)\n"
            },
            {
                "name": "DATLAT",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "(see note below bit descriptions): Data latency for synchronous memory\n"
            },
            {
                "name": "ACCMOD",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Access mode\n"
            },
            {
                "name": "DATAHLD",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Data hold phase duration\n"
            }
        ]
    },
    "1191183384": {
        "name": "FMC_BCR4",
        "address": 1191183384,
        "size": 32,
        "access": "read-write",
        "desc": "SRAM/NOR-flash chip-select control register for bank 4",
        "fields": [
            {
                "name": "MBKEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Memory bank enable bit\n"
            },
            {
                "name": "MUXEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Address/data multiplexing enable bit\n"
            },
            {
                "name": "MTYP",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Memory type\n"
            },
            {
                "name": "MWID",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Memory data bus width\n"
            },
            {
                "name": "FACCEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Flash access enable\n"
            },
            {
                "name": "BURSTEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Burst enable bit\n"
            },
            {
                "name": "WAITPOL",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Wait signal polarity bit\n"
            },
            {
                "name": "WAITCFG",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Wait timing configuration\n"
            },
            {
                "name": "WREN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Write enable bit\n"
            },
            {
                "name": "WAITEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Wait enable bit\n"
            },
            {
                "name": "EXTMOD",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Extended mode enable\n"
            },
            {
                "name": "ASYNCWAIT",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Wait signal during asynchronous transfers\n"
            },
            {
                "name": "CPSIZE",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "CRAM page size\n"
            },
            {
                "name": "CBURSTRW",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Write burst enable\n"
            },
            {
                "name": "CCLKEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Continuous clock enable\n"
            },
            {
                "name": "WFDIS",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Write FIFO disable\n"
            },
            {
                "name": "NBLSET",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Byte lane (NBL) setup\n"
            },
            {
                "name": "FMCEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "FMC controller enable\n"
            }
        ]
    },
    "1191183388": {
        "name": "FMC_BTR4",
        "address": 1191183388,
        "size": 32,
        "access": "read-write",
        "desc": "SRAM/NOR-flash chip-select timing register for bank 4",
        "fields": [
            {
                "name": "ADDSET",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Address setup phase duration\n"
            },
            {
                "name": "ADDHLD",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Address-hold phase duration\n"
            },
            {
                "name": "DATAST",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Data-phase duration\n"
            },
            {
                "name": "BUSTURN",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Bus turnaround phase duration\n"
            },
            {
                "name": "CLKDIV",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Clock divide ratio (for FMC_CLK signal)\n"
            },
            {
                "name": "DATLAT",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "(see note below bit descriptions): Data latency for synchronous memory\n"
            },
            {
                "name": "ACCMOD",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Access mode\n"
            },
            {
                "name": "DATAHLD",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Data hold phase duration\n"
            }
        ]
    },
    "1191183392": {
        "name": "FMC_PCSCNTR",
        "address": 1191183392,
        "size": 32,
        "access": "read-write",
        "desc": "PSRAM chip select counter register",
        "fields": [
            {
                "name": "CSCOUNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Chip select counter."
            },
            {
                "name": "CNTB1EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Counter Bank 1 enable\n"
            },
            {
                "name": "CNTB2EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Counter Bank 2 enable\n"
            },
            {
                "name": "CNTB3EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Counter Bank 3 enable\n"
            },
            {
                "name": "CNTB4EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Counter Bank 4 enable\n"
            }
        ]
    },
    "1191183488": {
        "name": "FMC_PCR",
        "address": 1191183488,
        "size": 32,
        "access": "read-write",
        "desc": "NAND flash control registers",
        "fields": [
            {
                "name": "PWAITEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Wait feature enable bit\n"
            },
            {
                "name": "PBKEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NAND flash memory bank enable bit\n"
            },
            {
                "name": "PTYP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Memory type\n"
            },
            {
                "name": "PWID",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Data bus width\n"
            },
            {
                "name": "ECCEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "ECC computation logic enable bit"
            },
            {
                "name": "TCLR",
                "bitOffset": 9,
                "bitWidth": 4,
                "desc": "CLE to RE delay\n"
            },
            {
                "name": "TAR",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "ALE to RE delay\n"
            },
            {
                "name": "TAR3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "ALE to RE delay\n"
            },
            {
                "name": "ECCPS",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "ECC page size\n"
            }
        ]
    },
    "1191183492": {
        "name": "FMC_SR",
        "address": 1191183492,
        "size": 32,
        "access": "read-write",
        "desc": "FIFO status and interrupt register",
        "fields": [
            {
                "name": "IRS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Interrupt rising edge status\n"
            },
            {
                "name": "ILS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Interrupt high-level status\n"
            },
            {
                "name": "IFS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Interrupt falling edge status\n"
            },
            {
                "name": "IREN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Interrupt rising edge detection enable bit"
            },
            {
                "name": "ILEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Interrupt high-level detection enable bit"
            },
            {
                "name": "IFEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Interrupt falling edge detection enable bit"
            },
            {
                "name": "FEMPT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "FIFO empty\n"
            }
        ]
    },
    "1191183496": {
        "name": "FMC_PMEM",
        "address": 1191183496,
        "size": 32,
        "access": "read-write",
        "desc": "Common memory space timing register",
        "fields": [
            {
                "name": "MEMSET",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Common memory x setup time\n"
            },
            {
                "name": "MEMWAIT",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Common memory wait time\n"
            },
            {
                "name": "MEMHOLD",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Common memory hold time\n"
            },
            {
                "name": "MEMHIZ",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Common memory x data bus Hi-Z time\n"
            }
        ]
    },
    "1191183500": {
        "name": "FMC_PATT",
        "address": 1191183500,
        "size": 32,
        "access": "read-write",
        "desc": "Attribute memory space timing register",
        "fields": [
            {
                "name": "ATTSET",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Attribute memory setup time\n"
            },
            {
                "name": "ATTWAIT",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Attribute memory wait time\n"
            },
            {
                "name": "ATTHOLD",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Attribute memory hold time\n"
            },
            {
                "name": "ATTHIZ",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Attribute memory data bus Hi-Z time\n"
            }
        ]
    },
    "1191183508": {
        "name": "FMC_ECCR",
        "address": 1191183508,
        "size": 32,
        "access": "read-only",
        "desc": "ECC result registers",
        "fields": [
            {
                "name": "ECC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "ECC result\n"
            }
        ]
    },
    "1191183620": {
        "name": "FMC_BWTR1",
        "address": 1191183620,
        "size": 32,
        "access": "read-write",
        "desc": "SRAM/NOR-flash write timing registers 1",
        "fields": [
            {
                "name": "ADDSET",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Address setup phase duration."
            },
            {
                "name": "ADDHLD",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Address-hold phase duration."
            },
            {
                "name": "DATAST",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Data-phase duration."
            },
            {
                "name": "BUSTURN",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Bus turnaround phase duration\n"
            },
            {
                "name": "ACCMOD",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Access mode."
            },
            {
                "name": "DATAHLD",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Data hold phase duration\n"
            }
        ]
    },
    "1191183628": {
        "name": "FMC_BWTR2",
        "address": 1191183628,
        "size": 32,
        "access": "read-write",
        "desc": "SRAM/NOR-flash write timing registers 2",
        "fields": [
            {
                "name": "ADDSET",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Address setup phase duration."
            },
            {
                "name": "ADDHLD",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Address-hold phase duration."
            },
            {
                "name": "DATAST",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Data-phase duration."
            },
            {
                "name": "BUSTURN",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Bus turnaround phase duration\n"
            },
            {
                "name": "ACCMOD",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Access mode."
            },
            {
                "name": "DATAHLD",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Data hold phase duration\n"
            }
        ]
    },
    "1191183636": {
        "name": "FMC_BWTR3",
        "address": 1191183636,
        "size": 32,
        "access": "read-write",
        "desc": "SRAM/NOR-flash write timing registers 3",
        "fields": [
            {
                "name": "ADDSET",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Address setup phase duration."
            },
            {
                "name": "ADDHLD",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Address-hold phase duration."
            },
            {
                "name": "DATAST",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Data-phase duration."
            },
            {
                "name": "BUSTURN",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Bus turnaround phase duration\n"
            },
            {
                "name": "ACCMOD",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Access mode."
            },
            {
                "name": "DATAHLD",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Data hold phase duration\n"
            }
        ]
    },
    "1191183644": {
        "name": "FMC_BWTR4",
        "address": 1191183644,
        "size": 32,
        "access": "read-write",
        "desc": "SRAM/NOR-flash write timing registers 4",
        "fields": [
            {
                "name": "ADDSET",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Address setup phase duration."
            },
            {
                "name": "ADDHLD",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Address-hold phase duration."
            },
            {
                "name": "DATAST",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Data-phase duration."
            },
            {
                "name": "BUSTURN",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Bus turnaround phase duration\n"
            },
            {
                "name": "ACCMOD",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Access mode."
            },
            {
                "name": "DATAHLD",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Data hold phase duration\n"
            }
        ]
    },
    "1191183680": {
        "name": "FMC_SDCR1",
        "address": 1191183680,
        "size": 32,
        "access": "read-write",
        "desc": "SDRAM control registers 1,2",
        "fields": [
            {
                "name": "NC",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Number of column address bits\n"
            },
            {
                "name": "NR",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Number of row address bits\n"
            },
            {
                "name": "MWID",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Memory data bus width."
            },
            {
                "name": "NB",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Number of internal banks\n"
            },
            {
                "name": "CAS",
                "bitOffset": 7,
                "bitWidth": 2,
                "desc": "CAS Latency\n"
            },
            {
                "name": "WP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Write protection\n"
            },
            {
                "name": "SDCLK",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "SDRAM clock configuration\n"
            },
            {
                "name": "RBURST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Burst read\n"
            },
            {
                "name": "RPIPE",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "Read pipe\n"
            }
        ]
    },
    "1191183684": {
        "name": "FMC_SDCR2",
        "address": 1191183684,
        "size": 32,
        "access": "read-write",
        "desc": "SDRAM control registers 1,2",
        "fields": [
            {
                "name": "NC",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Number of column address bits\n"
            },
            {
                "name": "NR",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Number of row address bits\n"
            },
            {
                "name": "MWID",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Memory data bus width."
            },
            {
                "name": "NB",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Number of internal banks\n"
            },
            {
                "name": "CAS",
                "bitOffset": 7,
                "bitWidth": 2,
                "desc": "CAS Latency\n"
            },
            {
                "name": "WP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Write protection\n"
            },
            {
                "name": "SDCLK",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "SDRAM clock configuration\n"
            },
            {
                "name": "RBURST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Burst read\n"
            },
            {
                "name": "RPIPE",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "Read pipe\n"
            }
        ]
    },
    "1191183688": {
        "name": "FMC_SDTR1",
        "address": 1191183688,
        "size": 32,
        "access": "read-write",
        "desc": "SDRAM timing registers 1,2",
        "fields": [
            {
                "name": "TMRD",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Load Mode Register to Active\n"
            },
            {
                "name": "TXSR",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Exit Self-refresh delay\n"
            },
            {
                "name": "TRAS",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Self refresh time\n"
            },
            {
                "name": "TRC",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Row cycle delay\n"
            },
            {
                "name": "TWR",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Recovery delay\n"
            },
            {
                "name": "TRP",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Row precharge delay\n"
            },
            {
                "name": "TRCD",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Row to column delay\n"
            }
        ]
    },
    "1191183692": {
        "name": "FMC_SDTR2",
        "address": 1191183692,
        "size": 32,
        "access": "read-write",
        "desc": "SDRAM timing registers 1,2",
        "fields": [
            {
                "name": "TMRD",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Load Mode Register to Active\n"
            },
            {
                "name": "TXSR",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Exit Self-refresh delay\n"
            },
            {
                "name": "TRAS",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Self refresh time\n"
            },
            {
                "name": "TRC",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Row cycle delay\n"
            },
            {
                "name": "TWR",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Recovery delay\n"
            },
            {
                "name": "TRP",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Row precharge delay\n"
            },
            {
                "name": "TRCD",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Row to column delay\n"
            }
        ]
    },
    "1191183696": {
        "name": "FMC_SDCMR",
        "address": 1191183696,
        "size": 32,
        "access": "read-write",
        "desc": "SDRAM Command Mode register",
        "fields": [
            {
                "name": "MODE",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Command mode\n"
            },
            {
                "name": "CTB2",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Command Target Bank 2\n"
            },
            {
                "name": "CTB1",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Command Target Bank 1\n"
            },
            {
                "name": "NRFS",
                "bitOffset": 5,
                "bitWidth": 4,
                "desc": "Number of Auto-refresh\n"
            },
            {
                "name": "MRD",
                "bitOffset": 9,
                "bitWidth": 13,
                "desc": "Mode Register definition\n"
            }
        ]
    },
    "1191183700": {
        "name": "FMC_SDRTR",
        "address": 1191183700,
        "size": 32,
        "access": "read-write",
        "desc": "SDRAM refresh timer register",
        "fields": [
            {
                "name": "CRE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear Refresh error flag\n"
            },
            {
                "name": "COUNT",
                "bitOffset": 1,
                "bitWidth": 13,
                "desc": "Refresh Timer Count\n"
            },
            {
                "name": "REIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "RES Interrupt Enable"
            }
        ]
    },
    "1191183704": {
        "name": "FMC_SDSR",
        "address": 1191183704,
        "size": 32,
        "access": "read-only",
        "desc": "SDRAM status register",
        "fields": [
            {
                "name": "RE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Refresh error flag\n"
            },
            {
                "name": "MODES1",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Status Mode for Bank 1\n"
            },
            {
                "name": "MODES2",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Status Mode for Bank 2\n"
            },
            {
                "name": "BUSY",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Busy status\n"
            }
        ]
    },
    "1073872896": {
        "name": "GPDMA_SECCFGR",
        "address": 1073872896,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA secure configuration register",
        "fields": [
            {
                "name": "SEC0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "secure state of channel x"
            },
            {
                "name": "SEC1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "secure state of channel x"
            },
            {
                "name": "SEC2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "secure state of channel x"
            },
            {
                "name": "SEC3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "secure state of channel x"
            },
            {
                "name": "SEC4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "secure state of channel x"
            },
            {
                "name": "SEC5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "secure state of channel x"
            },
            {
                "name": "SEC6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "secure state of channel x"
            },
            {
                "name": "SEC7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "secure state of channel x"
            }
        ]
    },
    "1073872900": {
        "name": "GPDMA_PRIVCFGR",
        "address": 1073872900,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA privileged configuration register",
        "fields": [
            {
                "name": "PRIV0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "privileged state of channel x"
            },
            {
                "name": "PRIV1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "privileged state of channel x"
            },
            {
                "name": "PRIV2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "privileged state of channel x"
            },
            {
                "name": "PRIV3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "privileged state of channel x"
            },
            {
                "name": "PRIV4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "privileged state of channel x"
            },
            {
                "name": "PRIV5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "privileged state of channel x"
            },
            {
                "name": "PRIV6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "privileged state of channel x"
            },
            {
                "name": "PRIV7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "privileged state of channel x"
            }
        ]
    },
    "1073872904": {
        "name": "GPDMA_RCFGLOCKR",
        "address": 1073872904,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA configuration lock register",
        "fields": [
            {
                "name": "LOCK0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "lock the configuration of GPDMA_SECCFGR."
            },
            {
                "name": "LOCK1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "lock the configuration of GPDMA_SECCFGR."
            },
            {
                "name": "LOCK2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "lock the configuration of GPDMA_SECCFGR."
            },
            {
                "name": "LOCK3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "lock the configuration of GPDMA_SECCFGR."
            },
            {
                "name": "LOCK4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "lock the configuration of GPDMA_SECCFGR."
            },
            {
                "name": "LOCK5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "lock the configuration of GPDMA_SECCFGR."
            },
            {
                "name": "LOCK6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "lock the configuration of GPDMA_SECCFGR."
            },
            {
                "name": "LOCK7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "lock the configuration of GPDMA_SECCFGR."
            }
        ]
    },
    "1073872908": {
        "name": "GPDMA_MISR",
        "address": 1073872908,
        "size": 32,
        "access": "read-only",
        "desc": "GPDMA nonsecure masked interrupt status register",
        "fields": [
            {
                "name": "MIS0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "masked interrupt status of channel x"
            },
            {
                "name": "MIS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "masked interrupt status of channel x"
            },
            {
                "name": "MIS2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "masked interrupt status of channel x"
            },
            {
                "name": "MIS3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "masked interrupt status of channel x"
            },
            {
                "name": "MIS4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "masked interrupt status of channel x"
            },
            {
                "name": "MIS5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "masked interrupt status of channel x"
            },
            {
                "name": "MIS6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "masked interrupt status of channel x"
            },
            {
                "name": "MIS7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "masked interrupt status of channel x"
            }
        ]
    },
    "1073872912": {
        "name": "GPDMA_SMISR",
        "address": 1073872912,
        "size": 32,
        "access": "read-only",
        "desc": "GPDMA secure masked interrupt status register",
        "fields": [
            {
                "name": "MIS0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "masked interrupt status of the secure channel x"
            },
            {
                "name": "MIS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "masked interrupt status of the secure channel x"
            },
            {
                "name": "MIS2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "masked interrupt status of the secure channel x"
            },
            {
                "name": "MIS3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "masked interrupt status of the secure channel x"
            },
            {
                "name": "MIS4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "masked interrupt status of the secure channel x"
            },
            {
                "name": "MIS5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "masked interrupt status of the secure channel x"
            },
            {
                "name": "MIS6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "masked interrupt status of the secure channel x"
            },
            {
                "name": "MIS7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "masked interrupt status of the secure channel x"
            }
        ]
    },
    "1073872976": {
        "name": "GPDMA_C0LBAR",
        "address": 1073872976,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 0 linked-list base address register",
        "fields": [
            {
                "name": "LBA",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "linked-list base address of GPDMA channel x"
            }
        ]
    },
    "1073872988": {
        "name": "GPDMA_C0FCR",
        "address": 1073872988,
        "size": 32,
        "access": "write-only",
        "desc": "GPDMA channel 0 flag clear register",
        "fields": [
            {
                "name": "TCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "transfer complete flag clear"
            },
            {
                "name": "HTF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "half transfer flag clear"
            },
            {
                "name": "DTEF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "data transfer error flag clear"
            },
            {
                "name": "ULEF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "update link transfer error flag clear"
            },
            {
                "name": "USEF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "user setting error flag clear"
            },
            {
                "name": "SUSPF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "completed suspension flag clear"
            },
            {
                "name": "TOF",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "trigger overrun flag clear"
            }
        ]
    },
    "1073872992": {
        "name": "GPDMA_C0SR",
        "address": 1073872992,
        "size": 32,
        "access": "read-only",
        "desc": "GPDMA channel 0 status register",
        "fields": [
            {
                "name": "IDLEF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "idle flag\n"
            },
            {
                "name": "TCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "transfer complete flag\n"
            },
            {
                "name": "HTF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "half transfer flag\n"
            },
            {
                "name": "DTEF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "data transfer error flag"
            },
            {
                "name": "ULEF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "update link transfer error flag"
            },
            {
                "name": "USEF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "user setting error flag"
            },
            {
                "name": "SUSPF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "completed suspension flag"
            },
            {
                "name": "TOF",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "trigger overrun flag"
            },
            {
                "name": "FIFOL",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "monitored FIFO level\n"
            }
        ]
    },
    "1073872996": {
        "name": "GPDMA_C0CR",
        "address": 1073872996,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 0 control register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "enable\n"
            },
            {
                "name": "RESET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "reset\n"
            },
            {
                "name": "SUSP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "suspend\n"
            },
            {
                "name": "TCIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "transfer complete interrupt enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "half transfer complete interrupt enable"
            },
            {
                "name": "DTEIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "data transfer error interrupt enable"
            },
            {
                "name": "ULEIE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "update link transfer error interrupt enable"
            },
            {
                "name": "USEIE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "user setting error interrupt enable"
            },
            {
                "name": "SUSPIE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "completed suspension interrupt enable"
            },
            {
                "name": "TOIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "trigger overrun interrupt enable"
            },
            {
                "name": "LSM",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Link step mode\n"
            },
            {
                "name": "LAP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "linked-list allocated port\n"
            },
            {
                "name": "PRIO",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "priority level of the channel x GPDMA transfer versus others\n"
            }
        ]
    },
    "1073873040": {
        "name": "GPDMA_C0TR1",
        "address": 1073873040,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 0 transfer register 1",
        "fields": [
            {
                "name": "SDW_LOG2",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "binary logarithm of the source data width of a burst in bytes\n"
            },
            {
                "name": "SINC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "source incrementing burst\n"
            },
            {
                "name": "SBL_1",
                "bitOffset": 4,
                "bitWidth": 6,
                "desc": "source burst length minus 1, between 0 and 63\n"
            },
            {
                "name": "PAM",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "padding/alignment mode\n"
            },
            {
                "name": "SBX",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "source byte exchange within the unaligned half-word of each source word\n"
            },
            {
                "name": "SAP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "source allocated port\n"
            },
            {
                "name": "SSEC",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "security attribute of the GPDMA transfer from the source\n"
            },
            {
                "name": "DDW_LOG2",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "binary logarithm of the destination data width of a burst, in bytes\n"
            },
            {
                "name": "DINC",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "destination incrementing burst\n"
            },
            {
                "name": "DBL_1",
                "bitOffset": 20,
                "bitWidth": 6,
                "desc": "destination burst length minus 1, between 0 and 63\n"
            },
            {
                "name": "DBX",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "destination byte exchange\n"
            },
            {
                "name": "DHX",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "destination half-word exchange\n"
            },
            {
                "name": "DAP",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "destination allocated port\n"
            },
            {
                "name": "DSEC",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "security attribute of the GPDMA transfer to the destination\n"
            }
        ]
    },
    "1073873044": {
        "name": "GPDMA_C0TR2",
        "address": 1073873044,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 0 transfer register 2",
        "fields": [
            {
                "name": "REQSEL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "GPDMA hardware request selection\n"
            },
            {
                "name": "SWREQ",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "software request\n"
            },
            {
                "name": "DREQ",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "destination hardware request\n"
            },
            {
                "name": "BREQ",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Block hardware request\n"
            },
            {
                "name": "PFREQ",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Hardware request in peripheral flow control mode\n"
            },
            {
                "name": "TRIGM",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "trigger mode\n"
            },
            {
                "name": "TRIGSEL",
                "bitOffset": 16,
                "bitWidth": 6,
                "desc": "trigger event input selection\n"
            },
            {
                "name": "TRIGPOL",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "trigger event polarity\n"
            },
            {
                "name": "TCEM",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "transfer complete event mode\n"
            }
        ]
    },
    "1073873048": {
        "name": "GPDMA_C0BR1",
        "address": 1073873048,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 0 block register 1",
        "fields": [
            {
                "name": "BNDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "block number of data bytes to transfer from the source\n"
            }
        ]
    },
    "1073873052": {
        "name": "GPDMA_C0SAR",
        "address": 1073873052,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 0 source address register",
        "fields": [
            {
                "name": "SA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "source address\n"
            }
        ]
    },
    "1073873056": {
        "name": "GPDMA_C0DAR",
        "address": 1073873056,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 0 destination address register",
        "fields": [
            {
                "name": "DA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "destination address\n"
            }
        ]
    },
    "1073873100": {
        "name": "GPDMA_C0LLR",
        "address": 1073873100,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 0 linked-list address register",
        "fields": [
            {
                "name": "LA",
                "bitOffset": 2,
                "bitWidth": 14,
                "desc": "pointer (16-bit low-significant address) to the next linked-list data structure\n"
            },
            {
                "name": "ULL",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxLLR register from memory\n"
            },
            {
                "name": "UDA",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxDAR register from memory\n"
            },
            {
                "name": "USA",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "update GPDMA_CxSAR from memory\n"
            },
            {
                "name": "UB1",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxBR1 from memory\n"
            },
            {
                "name": "UT2",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxTR2 from memory\n"
            },
            {
                "name": "UT1",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxTR1 from memory\n"
            }
        ]
    },
    "1073873104": {
        "name": "GPDMA_C1LBAR",
        "address": 1073873104,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 1 linked-list base address register",
        "fields": [
            {
                "name": "LBA",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "linked-list base address of GPDMA channel x"
            }
        ]
    },
    "1073873116": {
        "name": "GPDMA_C1FCR",
        "address": 1073873116,
        "size": 32,
        "access": "write-only",
        "desc": "GPDMA channel 1 flag clear register",
        "fields": [
            {
                "name": "TCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "transfer complete flag clear"
            },
            {
                "name": "HTF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "half transfer flag clear"
            },
            {
                "name": "DTEF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "data transfer error flag clear"
            },
            {
                "name": "ULEF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "update link transfer error flag clear"
            },
            {
                "name": "USEF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "user setting error flag clear"
            },
            {
                "name": "SUSPF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "completed suspension flag clear"
            },
            {
                "name": "TOF",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "trigger overrun flag clear"
            }
        ]
    },
    "1073873120": {
        "name": "GPDMA_C1SR",
        "address": 1073873120,
        "size": 32,
        "access": "read-only",
        "desc": "GPDMA channel 1 status register",
        "fields": [
            {
                "name": "IDLEF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "idle flag\n"
            },
            {
                "name": "TCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "transfer complete flag\n"
            },
            {
                "name": "HTF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "half transfer flag\n"
            },
            {
                "name": "DTEF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "data transfer error flag"
            },
            {
                "name": "ULEF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "update link transfer error flag"
            },
            {
                "name": "USEF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "user setting error flag"
            },
            {
                "name": "SUSPF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "completed suspension flag"
            },
            {
                "name": "TOF",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "trigger overrun flag"
            },
            {
                "name": "FIFOL",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "monitored FIFO level\n"
            }
        ]
    },
    "1073873124": {
        "name": "GPDMA_C1CR",
        "address": 1073873124,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 1 control register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "enable\n"
            },
            {
                "name": "RESET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "reset\n"
            },
            {
                "name": "SUSP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "suspend\n"
            },
            {
                "name": "TCIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "transfer complete interrupt enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "half transfer complete interrupt enable"
            },
            {
                "name": "DTEIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "data transfer error interrupt enable"
            },
            {
                "name": "ULEIE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "update link transfer error interrupt enable"
            },
            {
                "name": "USEIE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "user setting error interrupt enable"
            },
            {
                "name": "SUSPIE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "completed suspension interrupt enable"
            },
            {
                "name": "TOIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "trigger overrun interrupt enable"
            },
            {
                "name": "LSM",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Link step mode\n"
            },
            {
                "name": "LAP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "linked-list allocated port\n"
            },
            {
                "name": "PRIO",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "priority level of the channel x GPDMA transfer versus others\n"
            }
        ]
    },
    "1073873168": {
        "name": "GPDMA_C1TR1",
        "address": 1073873168,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 1 transfer register 1",
        "fields": [
            {
                "name": "SDW_LOG2",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "binary logarithm of the source data width of a burst in bytes\n"
            },
            {
                "name": "SINC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "source incrementing burst\n"
            },
            {
                "name": "SBL_1",
                "bitOffset": 4,
                "bitWidth": 6,
                "desc": "source burst length minus 1, between 0 and 63\n"
            },
            {
                "name": "PAM",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "padding/alignment mode\n"
            },
            {
                "name": "SBX",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "source byte exchange within the unaligned half-word of each source word\n"
            },
            {
                "name": "SAP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "source allocated port\n"
            },
            {
                "name": "SSEC",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "security attribute of the GPDMA transfer from the source\n"
            },
            {
                "name": "DDW_LOG2",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "binary logarithm of the destination data width of a burst, in bytes\n"
            },
            {
                "name": "DINC",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "destination incrementing burst\n"
            },
            {
                "name": "DBL_1",
                "bitOffset": 20,
                "bitWidth": 6,
                "desc": "destination burst length minus 1, between 0 and 63\n"
            },
            {
                "name": "DBX",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "destination byte exchange\n"
            },
            {
                "name": "DHX",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "destination half-word exchange\n"
            },
            {
                "name": "DAP",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "destination allocated port\n"
            },
            {
                "name": "DSEC",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "security attribute of the GPDMA transfer to the destination\n"
            }
        ]
    },
    "1073873172": {
        "name": "GPDMA_C1TR2",
        "address": 1073873172,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 1 transfer register 2",
        "fields": [
            {
                "name": "REQSEL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "GPDMA hardware request selection\n"
            },
            {
                "name": "SWREQ",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "software request\n"
            },
            {
                "name": "DREQ",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "destination hardware request\n"
            },
            {
                "name": "BREQ",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Block hardware request\n"
            },
            {
                "name": "PFREQ",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Hardware request in peripheral flow control mode\n"
            },
            {
                "name": "TRIGM",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "trigger mode\n"
            },
            {
                "name": "TRIGSEL",
                "bitOffset": 16,
                "bitWidth": 6,
                "desc": "trigger event input selection\n"
            },
            {
                "name": "TRIGPOL",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "trigger event polarity\n"
            },
            {
                "name": "TCEM",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "transfer complete event mode\n"
            }
        ]
    },
    "1073873176": {
        "name": "GPDMA_C1BR1",
        "address": 1073873176,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 1 block register 1",
        "fields": [
            {
                "name": "BNDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "block number of data bytes to transfer from the source\n"
            }
        ]
    },
    "1073873180": {
        "name": "GPDMA_C1SAR",
        "address": 1073873180,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 1 source address register",
        "fields": [
            {
                "name": "SA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "source address\n"
            }
        ]
    },
    "1073873184": {
        "name": "GPDMA_C1DAR",
        "address": 1073873184,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 1 destination address register",
        "fields": [
            {
                "name": "DA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "destination address\n"
            }
        ]
    },
    "1073873228": {
        "name": "GPDMA_C1LLR",
        "address": 1073873228,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 1 linked-list address register",
        "fields": [
            {
                "name": "LA",
                "bitOffset": 2,
                "bitWidth": 14,
                "desc": "pointer (16-bit low-significant address) to the next linked-list data structure\n"
            },
            {
                "name": "ULL",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxLLR register from memory\n"
            },
            {
                "name": "UDA",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxDAR register from memory\n"
            },
            {
                "name": "USA",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "update GPDMA_CxSAR from memory\n"
            },
            {
                "name": "UB1",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxBR1 from memory\n"
            },
            {
                "name": "UT2",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxTR2 from memory\n"
            },
            {
                "name": "UT1",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxTR1 from memory\n"
            }
        ]
    },
    "1073873232": {
        "name": "GPDMA_C2LBAR",
        "address": 1073873232,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 2 linked-list base address register",
        "fields": [
            {
                "name": "LBA",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "linked-list base address of GPDMA channel x"
            }
        ]
    },
    "1073873244": {
        "name": "GPDMA_C2FCR",
        "address": 1073873244,
        "size": 32,
        "access": "write-only",
        "desc": "GPDMA channel 2 flag clear register",
        "fields": [
            {
                "name": "TCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "transfer complete flag clear"
            },
            {
                "name": "HTF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "half transfer flag clear"
            },
            {
                "name": "DTEF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "data transfer error flag clear"
            },
            {
                "name": "ULEF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "update link transfer error flag clear"
            },
            {
                "name": "USEF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "user setting error flag clear"
            },
            {
                "name": "SUSPF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "completed suspension flag clear"
            },
            {
                "name": "TOF",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "trigger overrun flag clear"
            }
        ]
    },
    "1073873248": {
        "name": "GPDMA_C2SR",
        "address": 1073873248,
        "size": 32,
        "access": "read-only",
        "desc": "GPDMA channel 2 status register",
        "fields": [
            {
                "name": "IDLEF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "idle flag\n"
            },
            {
                "name": "TCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "transfer complete flag\n"
            },
            {
                "name": "HTF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "half transfer flag\n"
            },
            {
                "name": "DTEF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "data transfer error flag"
            },
            {
                "name": "ULEF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "update link transfer error flag"
            },
            {
                "name": "USEF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "user setting error flag"
            },
            {
                "name": "SUSPF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "completed suspension flag"
            },
            {
                "name": "TOF",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "trigger overrun flag"
            },
            {
                "name": "FIFOL",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "monitored FIFO level\n"
            }
        ]
    },
    "1073873252": {
        "name": "GPDMA_C2CR",
        "address": 1073873252,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 2 control register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "enable\n"
            },
            {
                "name": "RESET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "reset\n"
            },
            {
                "name": "SUSP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "suspend\n"
            },
            {
                "name": "TCIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "transfer complete interrupt enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "half transfer complete interrupt enable"
            },
            {
                "name": "DTEIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "data transfer error interrupt enable"
            },
            {
                "name": "ULEIE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "update link transfer error interrupt enable"
            },
            {
                "name": "USEIE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "user setting error interrupt enable"
            },
            {
                "name": "SUSPIE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "completed suspension interrupt enable"
            },
            {
                "name": "TOIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "trigger overrun interrupt enable"
            },
            {
                "name": "LSM",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Link step mode\n"
            },
            {
                "name": "LAP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "linked-list allocated port\n"
            },
            {
                "name": "PRIO",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "priority level of the channel x GPDMA transfer versus others\n"
            }
        ]
    },
    "1073873296": {
        "name": "GPDMA_C2TR1",
        "address": 1073873296,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 2 transfer register 1",
        "fields": [
            {
                "name": "SDW_LOG2",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "binary logarithm of the source data width of a burst in bytes\n"
            },
            {
                "name": "SINC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "source incrementing burst\n"
            },
            {
                "name": "SBL_1",
                "bitOffset": 4,
                "bitWidth": 6,
                "desc": "source burst length minus 1, between 0 and 63\n"
            },
            {
                "name": "PAM",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "padding/alignment mode\n"
            },
            {
                "name": "SBX",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "source byte exchange within the unaligned half-word of each source word\n"
            },
            {
                "name": "SAP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "source allocated port\n"
            },
            {
                "name": "SSEC",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "security attribute of the GPDMA transfer from the source\n"
            },
            {
                "name": "DDW_LOG2",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "binary logarithm of the destination data width of a burst, in bytes\n"
            },
            {
                "name": "DINC",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "destination incrementing burst\n"
            },
            {
                "name": "DBL_1",
                "bitOffset": 20,
                "bitWidth": 6,
                "desc": "destination burst length minus 1, between 0 and 63\n"
            },
            {
                "name": "DBX",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "destination byte exchange\n"
            },
            {
                "name": "DHX",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "destination half-word exchange\n"
            },
            {
                "name": "DAP",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "destination allocated port\n"
            },
            {
                "name": "DSEC",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "security attribute of the GPDMA transfer to the destination\n"
            }
        ]
    },
    "1073873300": {
        "name": "GPDMA_C2TR2",
        "address": 1073873300,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 2 transfer register 2",
        "fields": [
            {
                "name": "REQSEL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "GPDMA hardware request selection\n"
            },
            {
                "name": "SWREQ",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "software request\n"
            },
            {
                "name": "DREQ",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "destination hardware request\n"
            },
            {
                "name": "BREQ",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Block hardware request\n"
            },
            {
                "name": "PFREQ",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Hardware request in peripheral flow control mode\n"
            },
            {
                "name": "TRIGM",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "trigger mode\n"
            },
            {
                "name": "TRIGSEL",
                "bitOffset": 16,
                "bitWidth": 6,
                "desc": "trigger event input selection\n"
            },
            {
                "name": "TRIGPOL",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "trigger event polarity\n"
            },
            {
                "name": "TCEM",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "transfer complete event mode\n"
            }
        ]
    },
    "1073873304": {
        "name": "GPDMA_C2BR1",
        "address": 1073873304,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 2 block register 1",
        "fields": [
            {
                "name": "BNDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "block number of data bytes to transfer from the source\n"
            }
        ]
    },
    "1073873308": {
        "name": "GPDMA_C2SAR",
        "address": 1073873308,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 2 source address register",
        "fields": [
            {
                "name": "SA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "source address\n"
            }
        ]
    },
    "1073873312": {
        "name": "GPDMA_C2DAR",
        "address": 1073873312,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 2 destination address register",
        "fields": [
            {
                "name": "DA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "destination address\n"
            }
        ]
    },
    "1073873356": {
        "name": "GPDMA_C2LLR",
        "address": 1073873356,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 2 linked-list address register",
        "fields": [
            {
                "name": "LA",
                "bitOffset": 2,
                "bitWidth": 14,
                "desc": "pointer (16-bit low-significant address) to the next linked-list data structure\n"
            },
            {
                "name": "ULL",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxLLR register from memory\n"
            },
            {
                "name": "UDA",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxDAR register from memory\n"
            },
            {
                "name": "USA",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "update GPDMA_CxSAR from memory\n"
            },
            {
                "name": "UB1",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxBR1 from memory\n"
            },
            {
                "name": "UT2",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxTR2 from memory\n"
            },
            {
                "name": "UT1",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxTR1 from memory\n"
            }
        ]
    },
    "1073873360": {
        "name": "GPDMA_C3LBAR",
        "address": 1073873360,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 3 linked-list base address register",
        "fields": [
            {
                "name": "LBA",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "linked-list base address of GPDMA channel x"
            }
        ]
    },
    "1073873372": {
        "name": "GPDMA_C3FCR",
        "address": 1073873372,
        "size": 32,
        "access": "write-only",
        "desc": "GPDMA channel 3 flag clear register",
        "fields": [
            {
                "name": "TCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "transfer complete flag clear"
            },
            {
                "name": "HTF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "half transfer flag clear"
            },
            {
                "name": "DTEF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "data transfer error flag clear"
            },
            {
                "name": "ULEF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "update link transfer error flag clear"
            },
            {
                "name": "USEF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "user setting error flag clear"
            },
            {
                "name": "SUSPF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "completed suspension flag clear"
            },
            {
                "name": "TOF",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "trigger overrun flag clear"
            }
        ]
    },
    "1073873376": {
        "name": "GPDMA_C3SR",
        "address": 1073873376,
        "size": 32,
        "access": "read-only",
        "desc": "GPDMA channel 3 status register",
        "fields": [
            {
                "name": "IDLEF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "idle flag\n"
            },
            {
                "name": "TCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "transfer complete flag\n"
            },
            {
                "name": "HTF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "half transfer flag\n"
            },
            {
                "name": "DTEF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "data transfer error flag"
            },
            {
                "name": "ULEF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "update link transfer error flag"
            },
            {
                "name": "USEF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "user setting error flag"
            },
            {
                "name": "SUSPF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "completed suspension flag"
            },
            {
                "name": "TOF",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "trigger overrun flag"
            },
            {
                "name": "FIFOL",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "monitored FIFO level\n"
            }
        ]
    },
    "1073873380": {
        "name": "GPDMA_C3CR",
        "address": 1073873380,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 3 control register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "enable\n"
            },
            {
                "name": "RESET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "reset\n"
            },
            {
                "name": "SUSP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "suspend\n"
            },
            {
                "name": "TCIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "transfer complete interrupt enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "half transfer complete interrupt enable"
            },
            {
                "name": "DTEIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "data transfer error interrupt enable"
            },
            {
                "name": "ULEIE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "update link transfer error interrupt enable"
            },
            {
                "name": "USEIE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "user setting error interrupt enable"
            },
            {
                "name": "SUSPIE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "completed suspension interrupt enable"
            },
            {
                "name": "TOIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "trigger overrun interrupt enable"
            },
            {
                "name": "LSM",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Link step mode\n"
            },
            {
                "name": "LAP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "linked-list allocated port\n"
            },
            {
                "name": "PRIO",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "priority level of the channel x GPDMA transfer versus others\n"
            }
        ]
    },
    "1073873424": {
        "name": "GPDMA_C3TR1",
        "address": 1073873424,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 3 transfer register 1",
        "fields": [
            {
                "name": "SDW_LOG2",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "binary logarithm of the source data width of a burst in bytes\n"
            },
            {
                "name": "SINC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "source incrementing burst\n"
            },
            {
                "name": "SBL_1",
                "bitOffset": 4,
                "bitWidth": 6,
                "desc": "source burst length minus 1, between 0 and 63\n"
            },
            {
                "name": "PAM",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "padding/alignment mode\n"
            },
            {
                "name": "SBX",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "source byte exchange within the unaligned half-word of each source word\n"
            },
            {
                "name": "SAP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "source allocated port\n"
            },
            {
                "name": "SSEC",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "security attribute of the GPDMA transfer from the source\n"
            },
            {
                "name": "DDW_LOG2",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "binary logarithm of the destination data width of a burst, in bytes\n"
            },
            {
                "name": "DINC",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "destination incrementing burst\n"
            },
            {
                "name": "DBL_1",
                "bitOffset": 20,
                "bitWidth": 6,
                "desc": "destination burst length minus 1, between 0 and 63\n"
            },
            {
                "name": "DBX",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "destination byte exchange\n"
            },
            {
                "name": "DHX",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "destination half-word exchange\n"
            },
            {
                "name": "DAP",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "destination allocated port\n"
            },
            {
                "name": "DSEC",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "security attribute of the GPDMA transfer to the destination\n"
            }
        ]
    },
    "1073873428": {
        "name": "GPDMA_C3TR2",
        "address": 1073873428,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 3 transfer register 2",
        "fields": [
            {
                "name": "REQSEL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "GPDMA hardware request selection\n"
            },
            {
                "name": "SWREQ",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "software request\n"
            },
            {
                "name": "DREQ",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "destination hardware request\n"
            },
            {
                "name": "BREQ",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Block hardware request\n"
            },
            {
                "name": "PFREQ",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Hardware request in peripheral flow control mode\n"
            },
            {
                "name": "TRIGM",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "trigger mode\n"
            },
            {
                "name": "TRIGSEL",
                "bitOffset": 16,
                "bitWidth": 6,
                "desc": "trigger event input selection\n"
            },
            {
                "name": "TRIGPOL",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "trigger event polarity\n"
            },
            {
                "name": "TCEM",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "transfer complete event mode\n"
            }
        ]
    },
    "1073873432": {
        "name": "GPDMA_C3BR1",
        "address": 1073873432,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 3 block register 1",
        "fields": [
            {
                "name": "BNDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "block number of data bytes to transfer from the source\n"
            }
        ]
    },
    "1073873436": {
        "name": "GPDMA_C3SAR",
        "address": 1073873436,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 3 source address register",
        "fields": [
            {
                "name": "SA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "source address\n"
            }
        ]
    },
    "1073873440": {
        "name": "GPDMA_C3DAR",
        "address": 1073873440,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 3 destination address register",
        "fields": [
            {
                "name": "DA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "destination address\n"
            }
        ]
    },
    "1073873484": {
        "name": "GPDMA_C3LLR",
        "address": 1073873484,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 3 linked-list address register",
        "fields": [
            {
                "name": "LA",
                "bitOffset": 2,
                "bitWidth": 14,
                "desc": "pointer (16-bit low-significant address) to the next linked-list data structure\n"
            },
            {
                "name": "ULL",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxLLR register from memory\n"
            },
            {
                "name": "UDA",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxDAR register from memory\n"
            },
            {
                "name": "USA",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "update GPDMA_CxSAR from memory\n"
            },
            {
                "name": "UB1",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxBR1 from memory\n"
            },
            {
                "name": "UT2",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxTR2 from memory\n"
            },
            {
                "name": "UT1",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxTR1 from memory\n"
            }
        ]
    },
    "1073873488": {
        "name": "GPDMA_C4LBAR",
        "address": 1073873488,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 4 linked-list base address register",
        "fields": [
            {
                "name": "LBA",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "linked-list base address of GPDMA channel x"
            }
        ]
    },
    "1073873500": {
        "name": "GPDMA_C4FCR",
        "address": 1073873500,
        "size": 32,
        "access": "write-only",
        "desc": "GPDMA channel 4 flag clear register",
        "fields": [
            {
                "name": "TCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "transfer complete flag clear"
            },
            {
                "name": "HTF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "half transfer flag clear"
            },
            {
                "name": "DTEF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "data transfer error flag clear"
            },
            {
                "name": "ULEF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "update link transfer error flag clear"
            },
            {
                "name": "USEF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "user setting error flag clear"
            },
            {
                "name": "SUSPF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "completed suspension flag clear"
            },
            {
                "name": "TOF",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "trigger overrun flag clear"
            }
        ]
    },
    "1073873504": {
        "name": "GPDMA_C4SR",
        "address": 1073873504,
        "size": 32,
        "access": "read-only",
        "desc": "GPDMA channel 4 status register",
        "fields": [
            {
                "name": "IDLEF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "idle flag\n"
            },
            {
                "name": "TCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "transfer complete flag\n"
            },
            {
                "name": "HTF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "half transfer flag\n"
            },
            {
                "name": "DTEF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "data transfer error flag"
            },
            {
                "name": "ULEF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "update link transfer error flag"
            },
            {
                "name": "USEF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "user setting error flag"
            },
            {
                "name": "SUSPF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "completed suspension flag"
            },
            {
                "name": "TOF",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "trigger overrun flag"
            },
            {
                "name": "FIFOL",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "monitored FIFO level\n"
            }
        ]
    },
    "1073873508": {
        "name": "GPDMA_C4CR",
        "address": 1073873508,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 4 control register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "enable\n"
            },
            {
                "name": "RESET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "reset\n"
            },
            {
                "name": "SUSP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "suspend\n"
            },
            {
                "name": "TCIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "transfer complete interrupt enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "half transfer complete interrupt enable"
            },
            {
                "name": "DTEIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "data transfer error interrupt enable"
            },
            {
                "name": "ULEIE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "update link transfer error interrupt enable"
            },
            {
                "name": "USEIE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "user setting error interrupt enable"
            },
            {
                "name": "SUSPIE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "completed suspension interrupt enable"
            },
            {
                "name": "TOIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "trigger overrun interrupt enable"
            },
            {
                "name": "LSM",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Link step mode\n"
            },
            {
                "name": "LAP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "linked-list allocated port\n"
            },
            {
                "name": "PRIO",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "priority level of the channel x GPDMA transfer versus others\n"
            }
        ]
    },
    "1073873552": {
        "name": "GPDMA_C4TR1",
        "address": 1073873552,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 4 transfer register 1",
        "fields": [
            {
                "name": "SDW_LOG2",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "binary logarithm of the source data width of a burst in bytes\n"
            },
            {
                "name": "SINC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "source incrementing burst\n"
            },
            {
                "name": "SBL_1",
                "bitOffset": 4,
                "bitWidth": 6,
                "desc": "source burst length minus 1, between 0 and 63\n"
            },
            {
                "name": "PAM",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "padding/alignment mode\n"
            },
            {
                "name": "SBX",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "source byte exchange within the unaligned half-word of each source word\n"
            },
            {
                "name": "SAP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "source allocated port\n"
            },
            {
                "name": "SSEC",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "security attribute of the GPDMA transfer from the source\n"
            },
            {
                "name": "DDW_LOG2",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "binary logarithm of the destination data width of a burst, in bytes\n"
            },
            {
                "name": "DINC",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "destination incrementing burst\n"
            },
            {
                "name": "DBL_1",
                "bitOffset": 20,
                "bitWidth": 6,
                "desc": "destination burst length minus 1, between 0 and 63\n"
            },
            {
                "name": "DBX",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "destination byte exchange\n"
            },
            {
                "name": "DHX",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "destination half-word exchange\n"
            },
            {
                "name": "DAP",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "destination allocated port\n"
            },
            {
                "name": "DSEC",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "security attribute of the GPDMA transfer to the destination\n"
            }
        ]
    },
    "1073873556": {
        "name": "GPDMA_C4TR2",
        "address": 1073873556,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 4 transfer register 2",
        "fields": [
            {
                "name": "REQSEL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "GPDMA hardware request selection\n"
            },
            {
                "name": "SWREQ",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "software request\n"
            },
            {
                "name": "DREQ",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "destination hardware request\n"
            },
            {
                "name": "BREQ",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Block hardware request\n"
            },
            {
                "name": "PFREQ",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Hardware request in peripheral flow control mode\n"
            },
            {
                "name": "TRIGM",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "trigger mode\n"
            },
            {
                "name": "TRIGSEL",
                "bitOffset": 16,
                "bitWidth": 6,
                "desc": "trigger event input selection\n"
            },
            {
                "name": "TRIGPOL",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "trigger event polarity\n"
            },
            {
                "name": "TCEM",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "transfer complete event mode\n"
            }
        ]
    },
    "1073873560": {
        "name": "GPDMA_C4BR1",
        "address": 1073873560,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 4 block register 1",
        "fields": [
            {
                "name": "BNDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "block number of data bytes to transfer from the source\n"
            }
        ]
    },
    "1073873564": {
        "name": "GPDMA_C4SAR",
        "address": 1073873564,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 4 source address register",
        "fields": [
            {
                "name": "SA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "source address\n"
            }
        ]
    },
    "1073873568": {
        "name": "GPDMA_C4DAR",
        "address": 1073873568,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 4 destination address register",
        "fields": [
            {
                "name": "DA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "destination address\n"
            }
        ]
    },
    "1073873612": {
        "name": "GPDMA_C4LLR",
        "address": 1073873612,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 4 linked-list address register",
        "fields": [
            {
                "name": "LA",
                "bitOffset": 2,
                "bitWidth": 14,
                "desc": "pointer (16-bit low-significant address) to the next linked-list data structure\n"
            },
            {
                "name": "ULL",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxLLR register from memory\n"
            },
            {
                "name": "UDA",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxDAR register from memory\n"
            },
            {
                "name": "USA",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "update GPDMA_CxSAR from memory\n"
            },
            {
                "name": "UB1",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxBR1 from memory\n"
            },
            {
                "name": "UT2",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxTR2 from memory\n"
            },
            {
                "name": "UT1",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxTR1 from memory\n"
            }
        ]
    },
    "1073873616": {
        "name": "GPDMA_C5LBAR",
        "address": 1073873616,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 5 linked-list base address register",
        "fields": [
            {
                "name": "LBA",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "linked-list base address of GPDMA channel x"
            }
        ]
    },
    "1073873628": {
        "name": "GPDMA_C5FCR",
        "address": 1073873628,
        "size": 32,
        "access": "write-only",
        "desc": "GPDMA channel 5 flag clear register",
        "fields": [
            {
                "name": "TCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "transfer complete flag clear"
            },
            {
                "name": "HTF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "half transfer flag clear"
            },
            {
                "name": "DTEF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "data transfer error flag clear"
            },
            {
                "name": "ULEF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "update link transfer error flag clear"
            },
            {
                "name": "USEF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "user setting error flag clear"
            },
            {
                "name": "SUSPF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "completed suspension flag clear"
            },
            {
                "name": "TOF",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "trigger overrun flag clear"
            }
        ]
    },
    "1073873632": {
        "name": "GPDMA_C5SR",
        "address": 1073873632,
        "size": 32,
        "access": "read-only",
        "desc": "GPDMA channel 5 status register",
        "fields": [
            {
                "name": "IDLEF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "idle flag\n"
            },
            {
                "name": "TCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "transfer complete flag\n"
            },
            {
                "name": "HTF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "half transfer flag\n"
            },
            {
                "name": "DTEF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "data transfer error flag"
            },
            {
                "name": "ULEF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "update link transfer error flag"
            },
            {
                "name": "USEF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "user setting error flag"
            },
            {
                "name": "SUSPF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "completed suspension flag"
            },
            {
                "name": "TOF",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "trigger overrun flag"
            },
            {
                "name": "FIFOL",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "monitored FIFO level\n"
            }
        ]
    },
    "1073873636": {
        "name": "GPDMA_C5CR",
        "address": 1073873636,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 5 control register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "enable\n"
            },
            {
                "name": "RESET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "reset\n"
            },
            {
                "name": "SUSP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "suspend\n"
            },
            {
                "name": "TCIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "transfer complete interrupt enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "half transfer complete interrupt enable"
            },
            {
                "name": "DTEIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "data transfer error interrupt enable"
            },
            {
                "name": "ULEIE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "update link transfer error interrupt enable"
            },
            {
                "name": "USEIE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "user setting error interrupt enable"
            },
            {
                "name": "SUSPIE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "completed suspension interrupt enable"
            },
            {
                "name": "TOIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "trigger overrun interrupt enable"
            },
            {
                "name": "LSM",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Link step mode\n"
            },
            {
                "name": "LAP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "linked-list allocated port\n"
            },
            {
                "name": "PRIO",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "priority level of the channel x GPDMA transfer versus others\n"
            }
        ]
    },
    "1073873680": {
        "name": "GPDMA_C5TR1",
        "address": 1073873680,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 5 transfer register 1",
        "fields": [
            {
                "name": "SDW_LOG2",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "binary logarithm of the source data width of a burst in bytes\n"
            },
            {
                "name": "SINC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "source incrementing burst\n"
            },
            {
                "name": "SBL_1",
                "bitOffset": 4,
                "bitWidth": 6,
                "desc": "source burst length minus 1, between 0 and 63\n"
            },
            {
                "name": "PAM",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "padding/alignment mode\n"
            },
            {
                "name": "SBX",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "source byte exchange within the unaligned half-word of each source word\n"
            },
            {
                "name": "SAP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "source allocated port\n"
            },
            {
                "name": "SSEC",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "security attribute of the GPDMA transfer from the source\n"
            },
            {
                "name": "DDW_LOG2",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "binary logarithm of the destination data width of a burst, in bytes\n"
            },
            {
                "name": "DINC",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "destination incrementing burst\n"
            },
            {
                "name": "DBL_1",
                "bitOffset": 20,
                "bitWidth": 6,
                "desc": "destination burst length minus 1, between 0 and 63\n"
            },
            {
                "name": "DBX",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "destination byte exchange\n"
            },
            {
                "name": "DHX",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "destination half-word exchange\n"
            },
            {
                "name": "DAP",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "destination allocated port\n"
            },
            {
                "name": "DSEC",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "security attribute of the GPDMA transfer to the destination\n"
            }
        ]
    },
    "1073873684": {
        "name": "GPDMA_C5TR2",
        "address": 1073873684,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 5 transfer register 2",
        "fields": [
            {
                "name": "REQSEL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "GPDMA hardware request selection\n"
            },
            {
                "name": "SWREQ",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "software request\n"
            },
            {
                "name": "DREQ",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "destination hardware request\n"
            },
            {
                "name": "BREQ",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Block hardware request\n"
            },
            {
                "name": "PFREQ",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Hardware request in peripheral flow control mode\n"
            },
            {
                "name": "TRIGM",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "trigger mode\n"
            },
            {
                "name": "TRIGSEL",
                "bitOffset": 16,
                "bitWidth": 6,
                "desc": "trigger event input selection\n"
            },
            {
                "name": "TRIGPOL",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "trigger event polarity\n"
            },
            {
                "name": "TCEM",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "transfer complete event mode\n"
            }
        ]
    },
    "1073873688": {
        "name": "GPDMA_C5BR1",
        "address": 1073873688,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 5 block register 1",
        "fields": [
            {
                "name": "BNDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "block number of data bytes to transfer from the source\n"
            }
        ]
    },
    "1073873692": {
        "name": "GPDMA_C5SAR",
        "address": 1073873692,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 5 source address register",
        "fields": [
            {
                "name": "SA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "source address\n"
            }
        ]
    },
    "1073873696": {
        "name": "GPDMA_C5DAR",
        "address": 1073873696,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 5 destination address register",
        "fields": [
            {
                "name": "DA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "destination address\n"
            }
        ]
    },
    "1073873740": {
        "name": "GPDMA_C5LLR",
        "address": 1073873740,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 5 linked-list address register",
        "fields": [
            {
                "name": "LA",
                "bitOffset": 2,
                "bitWidth": 14,
                "desc": "pointer (16-bit low-significant address) to the next linked-list data structure\n"
            },
            {
                "name": "ULL",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxLLR register from memory\n"
            },
            {
                "name": "UDA",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxDAR register from memory\n"
            },
            {
                "name": "USA",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "update GPDMA_CxSAR from memory\n"
            },
            {
                "name": "UB1",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxBR1 from memory\n"
            },
            {
                "name": "UT2",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxTR2 from memory\n"
            },
            {
                "name": "UT1",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxTR1 from memory\n"
            }
        ]
    },
    "1073873744": {
        "name": "GPDMA_C6LBAR",
        "address": 1073873744,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 6 linked-list base address register",
        "fields": [
            {
                "name": "LBA",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "linked-list base address of GPDMA channel x"
            }
        ]
    },
    "1073873756": {
        "name": "GPDMA_C6FCR",
        "address": 1073873756,
        "size": 32,
        "access": "write-only",
        "desc": "GPDMA channel 6 flag clear register",
        "fields": [
            {
                "name": "TCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "transfer complete flag clear"
            },
            {
                "name": "HTF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "half transfer flag clear"
            },
            {
                "name": "DTEF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "data transfer error flag clear"
            },
            {
                "name": "ULEF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "update link transfer error flag clear"
            },
            {
                "name": "USEF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "user setting error flag clear"
            },
            {
                "name": "SUSPF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "completed suspension flag clear"
            },
            {
                "name": "TOF",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "trigger overrun flag clear"
            }
        ]
    },
    "1073873760": {
        "name": "GPDMA_C6SR",
        "address": 1073873760,
        "size": 32,
        "access": "read-only",
        "desc": "GPDMA channel 6 status register",
        "fields": [
            {
                "name": "IDLEF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "idle flag\n"
            },
            {
                "name": "TCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "transfer complete flag\n"
            },
            {
                "name": "HTF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "half transfer flag\n"
            },
            {
                "name": "DTEF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "data transfer error flag"
            },
            {
                "name": "ULEF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "update link transfer error flag"
            },
            {
                "name": "USEF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "user setting error flag"
            },
            {
                "name": "SUSPF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "completed suspension flag"
            },
            {
                "name": "TOF",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "trigger overrun flag"
            },
            {
                "name": "FIFOL",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "monitored FIFO level\n"
            }
        ]
    },
    "1073873764": {
        "name": "GPDMA_C6CR",
        "address": 1073873764,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 6 control register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "enable\n"
            },
            {
                "name": "RESET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "reset\n"
            },
            {
                "name": "SUSP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "suspend\n"
            },
            {
                "name": "TCIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "transfer complete interrupt enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "half transfer complete interrupt enable"
            },
            {
                "name": "DTEIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "data transfer error interrupt enable"
            },
            {
                "name": "ULEIE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "update link transfer error interrupt enable"
            },
            {
                "name": "USEIE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "user setting error interrupt enable"
            },
            {
                "name": "SUSPIE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "completed suspension interrupt enable"
            },
            {
                "name": "TOIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "trigger overrun interrupt enable"
            },
            {
                "name": "LSM",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Link step mode\n"
            },
            {
                "name": "LAP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "linked-list allocated port\n"
            },
            {
                "name": "PRIO",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "priority level of the channel x GPDMA transfer versus others\n"
            }
        ]
    },
    "1073873808": {
        "name": "GPDMA_C6TR1",
        "address": 1073873808,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 6 transfer register 1",
        "fields": [
            {
                "name": "SDW_LOG2",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "binary logarithm of the source data width of a burst in bytes\n"
            },
            {
                "name": "SINC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "source incrementing burst\n"
            },
            {
                "name": "SBL_1",
                "bitOffset": 4,
                "bitWidth": 6,
                "desc": "source burst length minus 1, between 0 and 63\n"
            },
            {
                "name": "PAM",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "padding/alignment mode\n"
            },
            {
                "name": "SBX",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "source byte exchange within the unaligned half-word of each source word\n"
            },
            {
                "name": "SAP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "source allocated port\n"
            },
            {
                "name": "SSEC",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "security attribute of the GPDMA transfer from the source\n"
            },
            {
                "name": "DDW_LOG2",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "binary logarithm of the destination data width of a burst, in bytes\n"
            },
            {
                "name": "DINC",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "destination incrementing burst\n"
            },
            {
                "name": "DBL_1",
                "bitOffset": 20,
                "bitWidth": 6,
                "desc": "destination burst length minus 1, between 0 and 63\n"
            },
            {
                "name": "DBX",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "destination byte exchange\n"
            },
            {
                "name": "DHX",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "destination half-word exchange\n"
            },
            {
                "name": "DAP",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "destination allocated port\n"
            },
            {
                "name": "DSEC",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "security attribute of the GPDMA transfer to the destination\n"
            }
        ]
    },
    "1073873812": {
        "name": "GPDMA_C6TR2",
        "address": 1073873812,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 6 transfer register 2",
        "fields": [
            {
                "name": "REQSEL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "GPDMA hardware request selection\n"
            },
            {
                "name": "SWREQ",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "software request\n"
            },
            {
                "name": "DREQ",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "destination hardware request\n"
            },
            {
                "name": "BREQ",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Block hardware request\n"
            },
            {
                "name": "PFREQ",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Hardware request in peripheral flow control mode\n"
            },
            {
                "name": "TRIGM",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "trigger mode\n"
            },
            {
                "name": "TRIGSEL",
                "bitOffset": 16,
                "bitWidth": 6,
                "desc": "trigger event input selection\n"
            },
            {
                "name": "TRIGPOL",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "trigger event polarity\n"
            },
            {
                "name": "TCEM",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "transfer complete event mode\n"
            }
        ]
    },
    "1073873816": {
        "name": "GPDMA_C6BR1",
        "address": 1073873816,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 6 alternate block register 1",
        "fields": [
            {
                "name": "BNDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "block number of data bytes to transfer from the source\n"
            },
            {
                "name": "BRC",
                "bitOffset": 16,
                "bitWidth": 11,
                "desc": "Block repeat counter\n"
            },
            {
                "name": "SDEC",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "source address decrement"
            },
            {
                "name": "DDEC",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "destination address decrement"
            },
            {
                "name": "BRSDEC",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Block repeat source address decrement\n"
            },
            {
                "name": "BRDDEC",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Block repeat destination address decrement\n"
            }
        ]
    },
    "1073873820": {
        "name": "GPDMA_C6SAR",
        "address": 1073873820,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 6 source address register",
        "fields": [
            {
                "name": "SA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "source address\n"
            }
        ]
    },
    "1073873824": {
        "name": "GPDMA_C6DAR",
        "address": 1073873824,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 6 destination address register",
        "fields": [
            {
                "name": "DA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "destination address\n"
            }
        ]
    },
    "1073873828": {
        "name": "GPDMA_C6TR3",
        "address": 1073873828,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 6 transfer register 3",
        "fields": [
            {
                "name": "SAO",
                "bitOffset": 0,
                "bitWidth": 13,
                "desc": "source address offset increment\n"
            },
            {
                "name": "DAO",
                "bitOffset": 16,
                "bitWidth": 13,
                "desc": "destination address offset increment\n"
            }
        ]
    },
    "1073873832": {
        "name": "GPDMA_C6BR2",
        "address": 1073873832,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 6 block register 2",
        "fields": [
            {
                "name": "BRSAO",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Block repeated source address offset\n"
            },
            {
                "name": "BRDAO",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Block repeated destination address offset\n"
            }
        ]
    },
    "1073873868": {
        "name": "GPDMA_C6LLR",
        "address": 1073873868,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 6 alternate linked-list address register",
        "fields": [
            {
                "name": "LA",
                "bitOffset": 2,
                "bitWidth": 14,
                "desc": "pointer (16-bit low-significant address) to the next linked-list data structure\n"
            },
            {
                "name": "ULL",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxLLR register from memory\n"
            },
            {
                "name": "UB2",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxBR2 from memory\n"
            },
            {
                "name": "UT3",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxTR3 from memory\n"
            },
            {
                "name": "UDA",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxDAR register from memory\n"
            },
            {
                "name": "USA",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "update GPDMA_CxSAR from memory\n"
            },
            {
                "name": "UB1",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxBR1 from memory\n"
            },
            {
                "name": "UT2",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxTR2 from memory\n"
            },
            {
                "name": "UT1",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxTR1 from memory\n"
            }
        ]
    },
    "1073873872": {
        "name": "GPDMA_C7LBAR",
        "address": 1073873872,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 7 linked-list base address register",
        "fields": [
            {
                "name": "LBA",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "linked-list base address of GPDMA channel x"
            }
        ]
    },
    "1073873884": {
        "name": "GPDMA_C7FCR",
        "address": 1073873884,
        "size": 32,
        "access": "write-only",
        "desc": "GPDMA channel 7 flag clear register",
        "fields": [
            {
                "name": "TCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "transfer complete flag clear"
            },
            {
                "name": "HTF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "half transfer flag clear"
            },
            {
                "name": "DTEF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "data transfer error flag clear"
            },
            {
                "name": "ULEF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "update link transfer error flag clear"
            },
            {
                "name": "USEF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "user setting error flag clear"
            },
            {
                "name": "SUSPF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "completed suspension flag clear"
            },
            {
                "name": "TOF",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "trigger overrun flag clear"
            }
        ]
    },
    "1073873888": {
        "name": "GPDMA_C7SR",
        "address": 1073873888,
        "size": 32,
        "access": "read-only",
        "desc": "GPDMA channel 7 status register",
        "fields": [
            {
                "name": "IDLEF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "idle flag\n"
            },
            {
                "name": "TCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "transfer complete flag\n"
            },
            {
                "name": "HTF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "half transfer flag\n"
            },
            {
                "name": "DTEF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "data transfer error flag"
            },
            {
                "name": "ULEF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "update link transfer error flag"
            },
            {
                "name": "USEF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "user setting error flag"
            },
            {
                "name": "SUSPF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "completed suspension flag"
            },
            {
                "name": "TOF",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "trigger overrun flag"
            },
            {
                "name": "FIFOL",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "monitored FIFO level\n"
            }
        ]
    },
    "1073873892": {
        "name": "GPDMA_C7CR",
        "address": 1073873892,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 7 control register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "enable\n"
            },
            {
                "name": "RESET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "reset\n"
            },
            {
                "name": "SUSP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "suspend\n"
            },
            {
                "name": "TCIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "transfer complete interrupt enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "half transfer complete interrupt enable"
            },
            {
                "name": "DTEIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "data transfer error interrupt enable"
            },
            {
                "name": "ULEIE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "update link transfer error interrupt enable"
            },
            {
                "name": "USEIE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "user setting error interrupt enable"
            },
            {
                "name": "SUSPIE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "completed suspension interrupt enable"
            },
            {
                "name": "TOIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "trigger overrun interrupt enable"
            },
            {
                "name": "LSM",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Link step mode\n"
            },
            {
                "name": "LAP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "linked-list allocated port\n"
            },
            {
                "name": "PRIO",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "priority level of the channel x GPDMA transfer versus others\n"
            }
        ]
    },
    "1073873936": {
        "name": "GPDMA_C7TR1",
        "address": 1073873936,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 7 transfer register 1",
        "fields": [
            {
                "name": "SDW_LOG2",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "binary logarithm of the source data width of a burst in bytes\n"
            },
            {
                "name": "SINC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "source incrementing burst\n"
            },
            {
                "name": "SBL_1",
                "bitOffset": 4,
                "bitWidth": 6,
                "desc": "source burst length minus 1, between 0 and 63\n"
            },
            {
                "name": "PAM",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "padding/alignment mode\n"
            },
            {
                "name": "SBX",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "source byte exchange within the unaligned half-word of each source word\n"
            },
            {
                "name": "SAP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "source allocated port\n"
            },
            {
                "name": "SSEC",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "security attribute of the GPDMA transfer from the source\n"
            },
            {
                "name": "DDW_LOG2",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "binary logarithm of the destination data width of a burst, in bytes\n"
            },
            {
                "name": "DINC",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "destination incrementing burst\n"
            },
            {
                "name": "DBL_1",
                "bitOffset": 20,
                "bitWidth": 6,
                "desc": "destination burst length minus 1, between 0 and 63\n"
            },
            {
                "name": "DBX",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "destination byte exchange\n"
            },
            {
                "name": "DHX",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "destination half-word exchange\n"
            },
            {
                "name": "DAP",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "destination allocated port\n"
            },
            {
                "name": "DSEC",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "security attribute of the GPDMA transfer to the destination\n"
            }
        ]
    },
    "1073873940": {
        "name": "GPDMA_C7TR2",
        "address": 1073873940,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 7 transfer register 2",
        "fields": [
            {
                "name": "REQSEL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "GPDMA hardware request selection\n"
            },
            {
                "name": "SWREQ",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "software request\n"
            },
            {
                "name": "DREQ",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "destination hardware request\n"
            },
            {
                "name": "BREQ",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Block hardware request\n"
            },
            {
                "name": "PFREQ",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Hardware request in peripheral flow control mode\n"
            },
            {
                "name": "TRIGM",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "trigger mode\n"
            },
            {
                "name": "TRIGSEL",
                "bitOffset": 16,
                "bitWidth": 6,
                "desc": "trigger event input selection\n"
            },
            {
                "name": "TRIGPOL",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "trigger event polarity\n"
            },
            {
                "name": "TCEM",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "transfer complete event mode\n"
            }
        ]
    },
    "1073873944": {
        "name": "GPDMA_C7BR1",
        "address": 1073873944,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 7 alternate block register 1",
        "fields": [
            {
                "name": "BNDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "block number of data bytes to transfer from the source\n"
            },
            {
                "name": "BRC",
                "bitOffset": 16,
                "bitWidth": 11,
                "desc": "Block repeat counter\n"
            },
            {
                "name": "SDEC",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "source address decrement"
            },
            {
                "name": "DDEC",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "destination address decrement"
            },
            {
                "name": "BRSDEC",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Block repeat source address decrement\n"
            },
            {
                "name": "BRDDEC",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Block repeat destination address decrement\n"
            }
        ]
    },
    "1073873948": {
        "name": "GPDMA_C7SAR",
        "address": 1073873948,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 7 source address register",
        "fields": [
            {
                "name": "SA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "source address\n"
            }
        ]
    },
    "1073873952": {
        "name": "GPDMA_C7DAR",
        "address": 1073873952,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 7 destination address register",
        "fields": [
            {
                "name": "DA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "destination address\n"
            }
        ]
    },
    "1073873956": {
        "name": "GPDMA_C7TR3",
        "address": 1073873956,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 7 transfer register 3",
        "fields": [
            {
                "name": "SAO",
                "bitOffset": 0,
                "bitWidth": 13,
                "desc": "source address offset increment\n"
            },
            {
                "name": "DAO",
                "bitOffset": 16,
                "bitWidth": 13,
                "desc": "destination address offset increment\n"
            }
        ]
    },
    "1073873960": {
        "name": "GPDMA_C7BR2",
        "address": 1073873960,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 7 block register 2",
        "fields": [
            {
                "name": "BRSAO",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Block repeated source address offset\n"
            },
            {
                "name": "BRDAO",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Block repeated destination address offset\n"
            }
        ]
    },
    "1073873996": {
        "name": "GPDMA_C7LLR",
        "address": 1073873996,
        "size": 32,
        "access": "read-write",
        "desc": "GPDMA channel 7 alternate linked-list address register",
        "fields": [
            {
                "name": "LA",
                "bitOffset": 2,
                "bitWidth": 14,
                "desc": "pointer (16-bit low-significant address) to the next linked-list data structure\n"
            },
            {
                "name": "ULL",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxLLR register from memory\n"
            },
            {
                "name": "UB2",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxBR2 from memory\n"
            },
            {
                "name": "UT3",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxTR3 from memory\n"
            },
            {
                "name": "UDA",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxDAR register from memory\n"
            },
            {
                "name": "USA",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "update GPDMA_CxSAR from memory\n"
            },
            {
                "name": "UB1",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxBR1 from memory\n"
            },
            {
                "name": "UT2",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxTR2 from memory\n"
            },
            {
                "name": "UT1",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Update GPDMA_CxTR1 from memory\n"
            }
        ]
    },
    "1107427328": {
        "name": "GPIOA_MODER",
        "address": 1107427328,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port mode register",
        "fields": [
            {
                "name": "MODE0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            }
        ]
    },
    "1107427332": {
        "name": "GPIOA_OTYPER",
        "address": 1107427332,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output type register",
        "fields": [
            {
                "name": "OT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            }
        ]
    },
    "1107427336": {
        "name": "GPIOA_OSPEEDR",
        "address": 1107427336,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output speed register",
        "fields": [
            {
                "name": "OSPEED0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            }
        ]
    },
    "1107427340": {
        "name": "GPIOA_PUPDR",
        "address": 1107427340,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port pull-up/pull-down register",
        "fields": [
            {
                "name": "PUPD0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            }
        ]
    },
    "1107427344": {
        "name": "GPIOA_IDR",
        "address": 1107427344,
        "size": 32,
        "access": "read-only",
        "desc": "GPIO port input data register",
        "fields": [
            {
                "name": "ID0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            }
        ]
    },
    "1107427348": {
        "name": "GPIOA_ODR",
        "address": 1107427348,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output data register",
        "fields": [
            {
                "name": "OD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            }
        ]
    },
    "1107427352": {
        "name": "GPIOA_BSRR",
        "address": 1107427352,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit set/reset register",
        "fields": [
            {
                "name": "BS0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BR0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR5",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR7",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR8",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR9",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR10",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR11",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR12",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR13",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR14",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR15",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            }
        ]
    },
    "1107427356": {
        "name": "GPIOA_LCKR",
        "address": 1107427356,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port configuration lock register",
        "fields": [
            {
                "name": "LCK0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCKK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Lock key\n"
            }
        ]
    },
    "1107427360": {
        "name": "GPIOA_AFRL",
        "address": 1107427360,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function low register",
        "fields": [
            {
                "name": "AFSEL0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL4",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL5",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL6",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            }
        ]
    },
    "1107427364": {
        "name": "GPIOA_AFRH",
        "address": 1107427364,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function high register",
        "fields": [
            {
                "name": "AFSEL8",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL9",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL10",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL12",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL13",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL14",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL15",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            }
        ]
    },
    "1107427368": {
        "name": "GPIOA_BRR",
        "address": 1107427368,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit reset register",
        "fields": [
            {
                "name": "BR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            }
        ]
    },
    "1107427372": {
        "name": "GPIOA_HSLVR",
        "address": 1107427372,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO high-speed low-voltage register",
        "fields": [
            {
                "name": "HSLV0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            }
        ]
    },
    "1107427376": {
        "name": "GPIOA_SECCFGR",
        "address": 1107427376,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO secure configuration register",
        "fields": [
            {
                "name": "SEC0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            }
        ]
    },
    "1107428352": {
        "name": "GPIOB_MODER",
        "address": 1107428352,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port mode register",
        "fields": [
            {
                "name": "MODE0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            }
        ]
    },
    "1107428356": {
        "name": "GPIOB_OTYPER",
        "address": 1107428356,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output type register",
        "fields": [
            {
                "name": "OT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            }
        ]
    },
    "1107428360": {
        "name": "GPIOB_OSPEEDR",
        "address": 1107428360,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output speed register",
        "fields": [
            {
                "name": "OSPEED0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            }
        ]
    },
    "1107428364": {
        "name": "GPIOB_PUPDR",
        "address": 1107428364,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port pull-up/pull-down register",
        "fields": [
            {
                "name": "PUPD0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            }
        ]
    },
    "1107428368": {
        "name": "GPIOB_IDR",
        "address": 1107428368,
        "size": 32,
        "access": "read-only",
        "desc": "GPIO port input data register",
        "fields": [
            {
                "name": "ID0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            }
        ]
    },
    "1107428372": {
        "name": "GPIOB_ODR",
        "address": 1107428372,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output data register",
        "fields": [
            {
                "name": "OD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            }
        ]
    },
    "1107428376": {
        "name": "GPIOB_BSRR",
        "address": 1107428376,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit set/reset register",
        "fields": [
            {
                "name": "BS0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BR0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR5",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR7",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR8",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR9",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR10",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR11",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR12",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR13",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR14",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR15",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            }
        ]
    },
    "1107428380": {
        "name": "GPIOB_LCKR",
        "address": 1107428380,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port configuration lock register",
        "fields": [
            {
                "name": "LCK0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCKK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Lock key\n"
            }
        ]
    },
    "1107428384": {
        "name": "GPIOB_AFRL",
        "address": 1107428384,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function low register",
        "fields": [
            {
                "name": "AFSEL0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL4",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL5",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL6",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            }
        ]
    },
    "1107428388": {
        "name": "GPIOB_AFRH",
        "address": 1107428388,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function high register",
        "fields": [
            {
                "name": "AFSEL8",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL9",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL10",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL12",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL13",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL14",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL15",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            }
        ]
    },
    "1107428392": {
        "name": "GPIOB_BRR",
        "address": 1107428392,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit reset register",
        "fields": [
            {
                "name": "BR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            }
        ]
    },
    "1107428396": {
        "name": "GPIOB_HSLVR",
        "address": 1107428396,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO high-speed low-voltage register",
        "fields": [
            {
                "name": "HSLV0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            }
        ]
    },
    "1107428400": {
        "name": "GPIOB_SECCFGR",
        "address": 1107428400,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO secure configuration register",
        "fields": [
            {
                "name": "SEC0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            }
        ]
    },
    "1107429376": {
        "name": "GPIOC_MODER",
        "address": 1107429376,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port mode register",
        "fields": [
            {
                "name": "MODE0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            }
        ]
    },
    "1107429380": {
        "name": "GPIOC_OTYPER",
        "address": 1107429380,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output type register",
        "fields": [
            {
                "name": "OT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            }
        ]
    },
    "1107429384": {
        "name": "GPIOC_OSPEEDR",
        "address": 1107429384,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output speed register",
        "fields": [
            {
                "name": "OSPEED0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            }
        ]
    },
    "1107429388": {
        "name": "GPIOC_PUPDR",
        "address": 1107429388,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port pull-up/pull-down register",
        "fields": [
            {
                "name": "PUPD0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            }
        ]
    },
    "1107429392": {
        "name": "GPIOC_IDR",
        "address": 1107429392,
        "size": 32,
        "access": "read-only",
        "desc": "GPIO port input data register",
        "fields": [
            {
                "name": "ID0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            }
        ]
    },
    "1107429396": {
        "name": "GPIOC_ODR",
        "address": 1107429396,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output data register",
        "fields": [
            {
                "name": "OD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            }
        ]
    },
    "1107429400": {
        "name": "GPIOC_BSRR",
        "address": 1107429400,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit set/reset register",
        "fields": [
            {
                "name": "BS0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BR0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR5",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR7",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR8",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR9",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR10",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR11",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR12",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR13",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR14",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR15",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            }
        ]
    },
    "1107429404": {
        "name": "GPIOC_LCKR",
        "address": 1107429404,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port configuration lock register",
        "fields": [
            {
                "name": "LCK0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCKK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Lock key\n"
            }
        ]
    },
    "1107429408": {
        "name": "GPIOC_AFRL",
        "address": 1107429408,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function low register",
        "fields": [
            {
                "name": "AFSEL0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL4",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL5",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL6",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            }
        ]
    },
    "1107429412": {
        "name": "GPIOC_AFRH",
        "address": 1107429412,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function high register",
        "fields": [
            {
                "name": "AFSEL8",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL9",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL10",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL12",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL13",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL14",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL15",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            }
        ]
    },
    "1107429416": {
        "name": "GPIOC_BRR",
        "address": 1107429416,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit reset register",
        "fields": [
            {
                "name": "BR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            }
        ]
    },
    "1107429420": {
        "name": "GPIOC_HSLVR",
        "address": 1107429420,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO high-speed low-voltage register",
        "fields": [
            {
                "name": "HSLV0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            }
        ]
    },
    "1107429424": {
        "name": "GPIOC_SECCFGR",
        "address": 1107429424,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO secure configuration register",
        "fields": [
            {
                "name": "SEC0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            }
        ]
    },
    "1107430400": {
        "name": "GPIOD_MODER",
        "address": 1107430400,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port mode register",
        "fields": [
            {
                "name": "MODE0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            }
        ]
    },
    "1107430404": {
        "name": "GPIOD_OTYPER",
        "address": 1107430404,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output type register",
        "fields": [
            {
                "name": "OT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            }
        ]
    },
    "1107430408": {
        "name": "GPIOD_OSPEEDR",
        "address": 1107430408,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output speed register",
        "fields": [
            {
                "name": "OSPEED0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            }
        ]
    },
    "1107430412": {
        "name": "GPIOD_PUPDR",
        "address": 1107430412,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port pull-up/pull-down register",
        "fields": [
            {
                "name": "PUPD0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            }
        ]
    },
    "1107430416": {
        "name": "GPIOD_IDR",
        "address": 1107430416,
        "size": 32,
        "access": "read-only",
        "desc": "GPIO port input data register",
        "fields": [
            {
                "name": "ID0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            }
        ]
    },
    "1107430420": {
        "name": "GPIOD_ODR",
        "address": 1107430420,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output data register",
        "fields": [
            {
                "name": "OD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            }
        ]
    },
    "1107430424": {
        "name": "GPIOD_BSRR",
        "address": 1107430424,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit set/reset register",
        "fields": [
            {
                "name": "BS0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BR0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR5",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR7",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR8",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR9",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR10",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR11",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR12",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR13",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR14",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR15",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            }
        ]
    },
    "1107430428": {
        "name": "GPIOD_LCKR",
        "address": 1107430428,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port configuration lock register",
        "fields": [
            {
                "name": "LCK0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCKK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Lock key\n"
            }
        ]
    },
    "1107430432": {
        "name": "GPIOD_AFRL",
        "address": 1107430432,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function low register",
        "fields": [
            {
                "name": "AFSEL0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL4",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL5",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL6",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            }
        ]
    },
    "1107430436": {
        "name": "GPIOD_AFRH",
        "address": 1107430436,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function high register",
        "fields": [
            {
                "name": "AFSEL8",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL9",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL10",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL12",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL13",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL14",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL15",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            }
        ]
    },
    "1107430440": {
        "name": "GPIOD_BRR",
        "address": 1107430440,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit reset register",
        "fields": [
            {
                "name": "BR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            }
        ]
    },
    "1107430444": {
        "name": "GPIOD_HSLVR",
        "address": 1107430444,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO high-speed low-voltage register",
        "fields": [
            {
                "name": "HSLV0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            }
        ]
    },
    "1107430448": {
        "name": "GPIOD_SECCFGR",
        "address": 1107430448,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO secure configuration register",
        "fields": [
            {
                "name": "SEC0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            }
        ]
    },
    "1107431424": {
        "name": "GPIOE_MODER",
        "address": 1107431424,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port mode register",
        "fields": [
            {
                "name": "MODE0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            }
        ]
    },
    "1107431428": {
        "name": "GPIOE_OTYPER",
        "address": 1107431428,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output type register",
        "fields": [
            {
                "name": "OT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            }
        ]
    },
    "1107431432": {
        "name": "GPIOE_OSPEEDR",
        "address": 1107431432,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output speed register",
        "fields": [
            {
                "name": "OSPEED0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            }
        ]
    },
    "1107431436": {
        "name": "GPIOE_PUPDR",
        "address": 1107431436,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port pull-up/pull-down register",
        "fields": [
            {
                "name": "PUPD0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            }
        ]
    },
    "1107431440": {
        "name": "GPIOE_IDR",
        "address": 1107431440,
        "size": 32,
        "access": "read-only",
        "desc": "GPIO port input data register",
        "fields": [
            {
                "name": "ID0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            }
        ]
    },
    "1107431444": {
        "name": "GPIOE_ODR",
        "address": 1107431444,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output data register",
        "fields": [
            {
                "name": "OD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            }
        ]
    },
    "1107431448": {
        "name": "GPIOE_BSRR",
        "address": 1107431448,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit set/reset register",
        "fields": [
            {
                "name": "BS0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BR0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR5",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR7",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR8",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR9",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR10",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR11",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR12",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR13",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR14",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR15",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            }
        ]
    },
    "1107431452": {
        "name": "GPIOE_LCKR",
        "address": 1107431452,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port configuration lock register",
        "fields": [
            {
                "name": "LCK0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCKK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Lock key\n"
            }
        ]
    },
    "1107431456": {
        "name": "GPIOE_AFRL",
        "address": 1107431456,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function low register",
        "fields": [
            {
                "name": "AFSEL0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL4",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL5",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL6",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            }
        ]
    },
    "1107431460": {
        "name": "GPIOE_AFRH",
        "address": 1107431460,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function high register",
        "fields": [
            {
                "name": "AFSEL8",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL9",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL10",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL12",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL13",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL14",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL15",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            }
        ]
    },
    "1107431464": {
        "name": "GPIOE_BRR",
        "address": 1107431464,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit reset register",
        "fields": [
            {
                "name": "BR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            }
        ]
    },
    "1107431468": {
        "name": "GPIOE_HSLVR",
        "address": 1107431468,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO high-speed low-voltage register",
        "fields": [
            {
                "name": "HSLV0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            }
        ]
    },
    "1107431472": {
        "name": "GPIOE_SECCFGR",
        "address": 1107431472,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO secure configuration register",
        "fields": [
            {
                "name": "SEC0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            }
        ]
    },
    "1107432448": {
        "name": "GPIOF_MODER",
        "address": 1107432448,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port mode register",
        "fields": [
            {
                "name": "MODE0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            }
        ]
    },
    "1107432452": {
        "name": "GPIOF_OTYPER",
        "address": 1107432452,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output type register",
        "fields": [
            {
                "name": "OT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            }
        ]
    },
    "1107432456": {
        "name": "GPIOF_OSPEEDR",
        "address": 1107432456,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output speed register",
        "fields": [
            {
                "name": "OSPEED0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            }
        ]
    },
    "1107432460": {
        "name": "GPIOF_PUPDR",
        "address": 1107432460,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port pull-up/pull-down register",
        "fields": [
            {
                "name": "PUPD0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            }
        ]
    },
    "1107432464": {
        "name": "GPIOF_IDR",
        "address": 1107432464,
        "size": 32,
        "access": "read-only",
        "desc": "GPIO port input data register",
        "fields": [
            {
                "name": "ID0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            }
        ]
    },
    "1107432468": {
        "name": "GPIOF_ODR",
        "address": 1107432468,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output data register",
        "fields": [
            {
                "name": "OD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            }
        ]
    },
    "1107432472": {
        "name": "GPIOF_BSRR",
        "address": 1107432472,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit set/reset register",
        "fields": [
            {
                "name": "BS0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BR0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR5",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR7",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR8",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR9",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR10",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR11",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR12",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR13",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR14",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR15",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            }
        ]
    },
    "1107432476": {
        "name": "GPIOF_LCKR",
        "address": 1107432476,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port configuration lock register",
        "fields": [
            {
                "name": "LCK0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCKK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Lock key\n"
            }
        ]
    },
    "1107432480": {
        "name": "GPIOF_AFRL",
        "address": 1107432480,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function low register",
        "fields": [
            {
                "name": "AFSEL0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL4",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL5",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL6",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            }
        ]
    },
    "1107432484": {
        "name": "GPIOF_AFRH",
        "address": 1107432484,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function high register",
        "fields": [
            {
                "name": "AFSEL8",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL9",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL10",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL12",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL13",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL14",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL15",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            }
        ]
    },
    "1107432488": {
        "name": "GPIOF_BRR",
        "address": 1107432488,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit reset register",
        "fields": [
            {
                "name": "BR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            }
        ]
    },
    "1107432492": {
        "name": "GPIOF_HSLVR",
        "address": 1107432492,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO high-speed low-voltage register",
        "fields": [
            {
                "name": "HSLV0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            }
        ]
    },
    "1107432496": {
        "name": "GPIOF_SECCFGR",
        "address": 1107432496,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO secure configuration register",
        "fields": [
            {
                "name": "SEC0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            }
        ]
    },
    "1107433472": {
        "name": "GPIOG_MODER",
        "address": 1107433472,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port mode register",
        "fields": [
            {
                "name": "MODE0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            }
        ]
    },
    "1107433476": {
        "name": "GPIOG_OTYPER",
        "address": 1107433476,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output type register",
        "fields": [
            {
                "name": "OT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            }
        ]
    },
    "1107433480": {
        "name": "GPIOG_OSPEEDR",
        "address": 1107433480,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output speed register",
        "fields": [
            {
                "name": "OSPEED0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            }
        ]
    },
    "1107433484": {
        "name": "GPIOG_PUPDR",
        "address": 1107433484,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port pull-up/pull-down register",
        "fields": [
            {
                "name": "PUPD0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            }
        ]
    },
    "1107433488": {
        "name": "GPIOG_IDR",
        "address": 1107433488,
        "size": 32,
        "access": "read-only",
        "desc": "GPIO port input data register",
        "fields": [
            {
                "name": "ID0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            }
        ]
    },
    "1107433492": {
        "name": "GPIOG_ODR",
        "address": 1107433492,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output data register",
        "fields": [
            {
                "name": "OD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            }
        ]
    },
    "1107433496": {
        "name": "GPIOG_BSRR",
        "address": 1107433496,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit set/reset register",
        "fields": [
            {
                "name": "BS0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BR0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR5",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR7",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR8",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR9",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR10",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR11",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR12",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR13",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR14",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR15",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            }
        ]
    },
    "1107433500": {
        "name": "GPIOG_LCKR",
        "address": 1107433500,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port configuration lock register",
        "fields": [
            {
                "name": "LCK0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCKK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Lock key\n"
            }
        ]
    },
    "1107433504": {
        "name": "GPIOG_AFRL",
        "address": 1107433504,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function low register",
        "fields": [
            {
                "name": "AFSEL0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL4",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL5",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL6",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            }
        ]
    },
    "1107433508": {
        "name": "GPIOG_AFRH",
        "address": 1107433508,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function high register",
        "fields": [
            {
                "name": "AFSEL8",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL9",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL10",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL12",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL13",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL14",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL15",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            }
        ]
    },
    "1107433512": {
        "name": "GPIOG_BRR",
        "address": 1107433512,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit reset register",
        "fields": [
            {
                "name": "BR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            }
        ]
    },
    "1107433516": {
        "name": "GPIOG_HSLVR",
        "address": 1107433516,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO high-speed low-voltage register",
        "fields": [
            {
                "name": "HSLV0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            }
        ]
    },
    "1107433520": {
        "name": "GPIOG_SECCFGR",
        "address": 1107433520,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO secure configuration register",
        "fields": [
            {
                "name": "SEC0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            }
        ]
    },
    "1107434496": {
        "name": "GPIOH_MODER",
        "address": 1107434496,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port mode register",
        "fields": [
            {
                "name": "MODE0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "MODE15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            }
        ]
    },
    "1107434500": {
        "name": "GPIOH_OTYPER",
        "address": 1107434500,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output type register",
        "fields": [
            {
                "name": "OT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x configuration I/O pin y\n"
            }
        ]
    },
    "1107434504": {
        "name": "GPIOH_OSPEEDR",
        "address": 1107434504,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output speed register",
        "fields": [
            {
                "name": "OSPEED0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "OSPEED15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            }
        ]
    },
    "1107434508": {
        "name": "GPIOH_PUPDR",
        "address": 1107434508,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port pull-up/pull-down register",
        "fields": [
            {
                "name": "PUPD0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            },
            {
                "name": "PUPD15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration I/O pin y\n"
            }
        ]
    },
    "1107434512": {
        "name": "GPIOH_IDR",
        "address": 1107434512,
        "size": 32,
        "access": "read-only",
        "desc": "GPIO port input data register",
        "fields": [
            {
                "name": "ID0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            },
            {
                "name": "ID15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x input data I/O pin y\n"
            }
        ]
    },
    "1107434516": {
        "name": "GPIOH_ODR",
        "address": 1107434516,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output data register",
        "fields": [
            {
                "name": "OD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            },
            {
                "name": "OD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port output data I/O pin y\n"
            }
        ]
    },
    "1107434520": {
        "name": "GPIOH_BSRR",
        "address": 1107434520,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit set/reset register",
        "fields": [
            {
                "name": "BS0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BS15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x set I/O pin y\n"
            },
            {
                "name": "BR0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR5",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR7",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR8",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR9",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR10",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR11",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR12",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR13",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR14",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            },
            {
                "name": "BR15",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Port x reset I/O pin y\n"
            }
        ]
    },
    "1107434524": {
        "name": "GPIOH_LCKR",
        "address": 1107434524,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port configuration lock register",
        "fields": [
            {
                "name": "LCK0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCK15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x lock I/O pin y\n"
            },
            {
                "name": "LCKK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Lock key\n"
            }
        ]
    },
    "1107434528": {
        "name": "GPIOH_AFRL",
        "address": 1107434528,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function low register",
        "fields": [
            {
                "name": "AFSEL0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL4",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL5",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL6",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            }
        ]
    },
    "1107434532": {
        "name": "GPIOH_AFRH",
        "address": 1107434532,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function high register",
        "fields": [
            {
                "name": "AFSEL8",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL9",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL10",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL12",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL13",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL14",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            },
            {
                "name": "AFSEL15",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x I/O pin y\n"
            }
        ]
    },
    "1107434536": {
        "name": "GPIOH_BRR",
        "address": 1107434536,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit reset register",
        "fields": [
            {
                "name": "BR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            },
            {
                "name": "BR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x reset IO pin y\n"
            }
        ]
    },
    "1107434540": {
        "name": "GPIOH_HSLVR",
        "address": 1107434540,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO high-speed low-voltage register",
        "fields": [
            {
                "name": "HSLV0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            },
            {
                "name": "HSLV15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x high-speed low-voltage configuration\n"
            }
        ]
    },
    "1107434544": {
        "name": "GPIOH_SECCFGR",
        "address": 1107434544,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO secure configuration register",
        "fields": [
            {
                "name": "SEC0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            },
            {
                "name": "SEC15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "I/O pin of Port x secure bit enable y\n"
            }
        ]
    },
    "1073947648": {
        "name": "GTZC1_TZIC_IER1",
        "address": 1073947648,
        "size": 32,
        "access": "read-write",
        "desc": "GTZC1 TZIC interrupt enable register 1",
        "fields": [
            {
                "name": "TIM2IE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for TIM2"
            },
            {
                "name": "TIM3IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for TIM3"
            },
            {
                "name": "TIM4IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for TIM4"
            },
            {
                "name": "TIM5IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for TIM5"
            },
            {
                "name": "TIM6IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for TIM6"
            },
            {
                "name": "TIM7IE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for TIM7"
            },
            {
                "name": "TIM12IE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for TIM12"
            },
            {
                "name": "WWDGIE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for WWDG"
            },
            {
                "name": "IWDGIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for IWDG"
            },
            {
                "name": "SPI2IE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for SPI2"
            },
            {
                "name": "SPI3IE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for SPI3"
            },
            {
                "name": "USART2IE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for USART2"
            },
            {
                "name": "USART3IE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for USART3"
            },
            {
                "name": "UART4IE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for UART4"
            },
            {
                "name": "UART5IE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for UART5"
            },
            {
                "name": "I2C1IE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for I2C1"
            },
            {
                "name": "I2C2IE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for I2C2"
            },
            {
                "name": "I3C1IE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for I3C1"
            },
            {
                "name": "CRSIE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for CRS"
            },
            {
                "name": "USART6IE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for USART6"
            },
            {
                "name": "USART10IE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for USART10"
            },
            {
                "name": "USART11IE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for USART11"
            },
            {
                "name": "HDMICECIE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for HDMICEC"
            },
            {
                "name": "DAC1IE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for DAC1"
            },
            {
                "name": "UART7IE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for UART7"
            },
            {
                "name": "UART8IE",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for UART8"
            },
            {
                "name": "UART9IE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for UART9"
            },
            {
                "name": "UART12IE",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for UART12"
            },
            {
                "name": "DTSIE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for DTS"
            },
            {
                "name": "LPTIM2IE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for LPTIM2"
            }
        ]
    },
    "1073947652": {
        "name": "GTZC1_TZIC_IER2",
        "address": 1073947652,
        "size": 32,
        "access": "read-write",
        "desc": "GTZC1 TZIC interrupt enable register 2",
        "fields": [
            {
                "name": "FDCAN1IE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for FDCAN1"
            },
            {
                "name": "FDCAN2IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for FDCAN2"
            },
            {
                "name": "UCPDIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for UCPD"
            },
            {
                "name": "TIM1IE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for TIM1"
            },
            {
                "name": "SPI1IE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for SPI1"
            },
            {
                "name": "TIM8IE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for TIM8"
            },
            {
                "name": "USART1IE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for USART1"
            },
            {
                "name": "TIM15IE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for TIM15"
            },
            {
                "name": "SPI4IE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for SPI4"
            },
            {
                "name": "SPI6IE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for SPI6"
            },
            {
                "name": "SAI1IE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for SAI1"
            },
            {
                "name": "SAI2IE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for SAI2"
            },
            {
                "name": "USBIE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for USB"
            },
            {
                "name": "LPUART1IE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for LPUART"
            },
            {
                "name": "I2C3IE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for I2C3"
            },
            {
                "name": "LPTIM1IE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for LPTIM1"
            },
            {
                "name": "LPTIM3IE",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for LPTIM3"
            },
            {
                "name": "LPTIM4IE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for LPTIM4"
            },
            {
                "name": "LPTIM5IE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for LPTIM5"
            }
        ]
    },
    "1073947656": {
        "name": "GTZC1_TZIC_IER3",
        "address": 1073947656,
        "size": 32,
        "access": "read-write",
        "desc": "GTZC1 TZIC interrupt enable register 3",
        "fields": [
            {
                "name": "LPTIM6IE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for LPTIM6"
            },
            {
                "name": "VREFBUFIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for VREFBUF"
            },
            {
                "name": "I3C2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for I3C2"
            },
            {
                "name": "CRCIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for CRC"
            },
            {
                "name": "CORDICIE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for CORDIC"
            },
            {
                "name": "FMACIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for FMAC"
            },
            {
                "name": "ETHIE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for register of ETH"
            },
            {
                "name": "ICACHEIE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for ICACHE"
            },
            {
                "name": "DCACHEIE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for DCACHE"
            },
            {
                "name": "ADC12IE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for ADC1 and ADC2"
            },
            {
                "name": "DCMIIE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for DCMI"
            },
            {
                "name": "AESIE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for AES"
            },
            {
                "name": "HASHIE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for HASH"
            },
            {
                "name": "RNGIE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for RNG"
            },
            {
                "name": "SAESIE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for SAES"
            },
            {
                "name": "PKAIE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for PKA"
            },
            {
                "name": "SDMMC1IE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for SDMMC1"
            },
            {
                "name": "FMCIE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for FMC"
            },
            {
                "name": "OCTOSPI1IE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for OCTOSPI1"
            },
            {
                "name": "RAMCFGIE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for RAMSCFG"
            }
        ]
    },
    "1073947660": {
        "name": "GTZC1_TZIC_IER4",
        "address": 1073947660,
        "size": 32,
        "access": "read-write",
        "desc": "GTZC1 TZIC interrupt enable register 4",
        "fields": [
            {
                "name": "GPDMA1IE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for GPDMA1"
            },
            {
                "name": "GPDMA2IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for GPDMA2"
            },
            {
                "name": "FLASH_REGIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for FLASH registers"
            },
            {
                "name": "FLASHIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for FLASH memory"
            },
            {
                "name": "OTFDEC1IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for OTFDEC1"
            },
            {
                "name": "SBSIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for SBS"
            },
            {
                "name": "RTCIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for RTC"
            },
            {
                "name": "TAMPIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for TAMP"
            },
            {
                "name": "PWRIE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for PWR"
            },
            {
                "name": "RCCIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for RCC"
            },
            {
                "name": "EXTIIE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for EXTI"
            },
            {
                "name": "TZSC1IE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for GTZC1 TZSC registers"
            },
            {
                "name": "TZIC1IE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for GTZC1 TZIC registers"
            },
            {
                "name": "OCTOSPI1_MEMIE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for MPCWM1 (OCTOSPI1) memory bank"
            },
            {
                "name": "FMC_MEMIE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for MPCWM2 (FMC_NOR bank), MPCWM3 (FMC_NAND bank and FMC_SDRAM bank 1), and MPCWM4 (FMC_SDRAM bank 2)"
            },
            {
                "name": "BKPSRAMIE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for MPCWM4 (BKPSRAM) memory bank"
            },
            {
                "name": "SRAM1IE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for SRAM1"
            },
            {
                "name": "MPCBB1_REGIE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for MPCBB1 registers"
            },
            {
                "name": "SRAM2IE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for SRAM2"
            },
            {
                "name": "MPCBB2_REGIE",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for MPCBB2 registers"
            },
            {
                "name": "SRAM3IE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for SRAM3"
            },
            {
                "name": "MPCBB3_REGIE",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "illegal access interrupt enable for MPCBB3 registers"
            }
        ]
    },
    "1073947664": {
        "name": "GTZC1_TZIC_SR1",
        "address": 1073947664,
        "size": 32,
        "access": "read-only",
        "desc": "GTZC1 TZIC status register 1",
        "fields": [
            {
                "name": "TIM2F",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "illegal access flag for TIM2"
            },
            {
                "name": "TIM3F",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "illegal access flag for TIM3"
            },
            {
                "name": "TIM4F",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "illegal access flag for TIM4"
            },
            {
                "name": "TIM5F",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "illegal access flag for TIM5"
            },
            {
                "name": "TIM6F",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "illegal access flag for TIM6"
            },
            {
                "name": "TIM7F",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "illegal access flag for TIM7"
            },
            {
                "name": "TIM12F",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "illegal access flag for TIM12"
            },
            {
                "name": "WWDGF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "illegal access flag for WWDG"
            },
            {
                "name": "IWDGF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "illegal access flag for IWDG"
            },
            {
                "name": "SPI2F",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "illegal access flag for SPI2"
            },
            {
                "name": "SPI3F",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "illegal access flag for SPI3"
            },
            {
                "name": "USART2F",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "illegal access flag for USART2"
            },
            {
                "name": "USART3F",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "illegal access flag for USART3"
            },
            {
                "name": "UART4F",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "illegal access flag for UART4"
            },
            {
                "name": "UART5F",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "illegal access flag for UART5"
            },
            {
                "name": "I2C1F",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "illegal access flag for I2C1"
            },
            {
                "name": "I2C2F",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "illegal access flag for I2C2"
            },
            {
                "name": "I3C1F",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "illegal access flag for I3C1"
            },
            {
                "name": "CRSF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "illegal access flag for CRS"
            },
            {
                "name": "USART6F",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "illegal access flag for USART6"
            },
            {
                "name": "USART10F",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "illegal access flag for USART10"
            },
            {
                "name": "USART11F",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "illegal access flag for USART11"
            },
            {
                "name": "HDMICECF",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "illegal access flag for HDMICEC"
            },
            {
                "name": "DAC1F",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "illegal access flag for DAC1"
            },
            {
                "name": "UART7F",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "illegal access flag for UART7"
            },
            {
                "name": "UART8F",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "illegal access flag for UART8"
            },
            {
                "name": "UART9F",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "illegal access flag for UART9"
            },
            {
                "name": "UART12F",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "illegal access flag for UART12"
            },
            {
                "name": "DTSF",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "illegal access flag for DTS"
            },
            {
                "name": "LPTIM2F",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "illegal access flag for LPTIM2"
            }
        ]
    },
    "1073947668": {
        "name": "GTZC1_TZIC_SR2",
        "address": 1073947668,
        "size": 32,
        "access": "read-only",
        "desc": "GTZC1 TZIC status register 2",
        "fields": [
            {
                "name": "FDCAN1F",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "illegal access flag for FDCAN1"
            },
            {
                "name": "FDCAN2F",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "illegal access flag for FDCAN2"
            },
            {
                "name": "UCPDF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "illegal access flag for UCPD"
            },
            {
                "name": "TIM1F",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "illegal access flag for TIM1"
            },
            {
                "name": "SPI1F",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "illegal access flag for SPI1"
            },
            {
                "name": "TIM8F",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "illegal access flag for TIM8"
            },
            {
                "name": "USART1F",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "illegal access flag for USART1"
            },
            {
                "name": "TIM15F",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "illegal access flag for TIM15"
            },
            {
                "name": "SPI4F",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "illegal access flag for SPI4"
            },
            {
                "name": "SPI6F",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "illegal access flag for SPI6"
            },
            {
                "name": "SAI1F",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "illegal access flag for SAI1"
            },
            {
                "name": "SAI2F",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "illegal access flag for SAI2"
            },
            {
                "name": "USBF",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "illegal access flag for USB"
            },
            {
                "name": "LPUART1F",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "illegal access flag for LPUART"
            },
            {
                "name": "I2C3F",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "illegal access flag for I2C3"
            },
            {
                "name": "LPTIM1F",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "illegal access flag for LPTIM1"
            },
            {
                "name": "LPTIM3F",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "illegal access flag for LPTIM3"
            },
            {
                "name": "LPTIM4F",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "illegal access flag for LPTIM4"
            },
            {
                "name": "LPTIM5F",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "illegal access flag for LPTIM5"
            }
        ]
    },
    "1073947672": {
        "name": "GTZC1_TZIC_SR3",
        "address": 1073947672,
        "size": 32,
        "access": "read-only",
        "desc": "GTZC1 TZIC status register 3",
        "fields": [
            {
                "name": "LPTIM6F",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "illegal access flag for LPTIM6"
            },
            {
                "name": "VREFBUFF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "illegal access flag for VREFBUF"
            },
            {
                "name": "I3C2F",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "illegal access flag for I3C2"
            },
            {
                "name": "CRCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "illegal access flag for CRC"
            },
            {
                "name": "CORDICF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "illegal access flag for CORDIC"
            },
            {
                "name": "FMACF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "illegal access flag for FMAC"
            },
            {
                "name": "ETHF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "illegal access flag for register of ETH"
            },
            {
                "name": "ICACHEF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "illegal access flag for ICACHE"
            },
            {
                "name": "DCACHEF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "illegal access flag for DCACHE"
            },
            {
                "name": "ADC12F",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "illegal access flag for ADC1 and ADC2"
            },
            {
                "name": "DCMIF",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "illegal access flag for DCMI"
            },
            {
                "name": "AESF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "illegal access flag for AES"
            },
            {
                "name": "HASHF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "illegal access flag for HASH"
            },
            {
                "name": "RNGF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "illegal access flag for RNG"
            },
            {
                "name": "SAESF",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "illegal access flag for SAES"
            },
            {
                "name": "PKAF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "illegal access flag for PKA"
            },
            {
                "name": "SDMMC1F",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "illegal access flag for SDMMC1"
            },
            {
                "name": "FMCF",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "illegal access flag for FMC"
            },
            {
                "name": "OCTOSPI1F",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "illegal access flag for OCTOSPI1"
            },
            {
                "name": "RAMCFGF",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "illegal access flag for RAMSCFG"
            }
        ]
    },
    "1073947676": {
        "name": "GTZC1_TZIC_SR4",
        "address": 1073947676,
        "size": 32,
        "access": "read-only",
        "desc": "GTZC1 TZIC status register 4",
        "fields": [
            {
                "name": "GPDMA1F",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "illegal access flag for GPDMA1"
            },
            {
                "name": "GPDMA2F",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "illegal access flag for GPDMA2"
            },
            {
                "name": "FLASH_REGF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "illegal access flag for FLASH registers"
            },
            {
                "name": "FLASHF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "illegal access flag for FLASH memory"
            },
            {
                "name": "OTFDEC1F",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "illegal access flag for OTFDEC1"
            },
            {
                "name": "SBSF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "illegal access flag for SBS"
            },
            {
                "name": "RTCF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "illegal access flag for RTC"
            },
            {
                "name": "TAMPF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "illegal access flag for TAMP"
            },
            {
                "name": "PWRF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "illegal access flag for PWR"
            },
            {
                "name": "RCCF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "illegal access flag for RCC"
            },
            {
                "name": "EXTIF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "illegal access flag for EXTI"
            },
            {
                "name": "TZSC1F",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "illegal access flag for GTZC1 TZSC registers"
            },
            {
                "name": "TZIC1F",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "illegal access flag for GTZC1 TZIC registers"
            },
            {
                "name": "OCTOSPI1_MEMF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "illegal access flag for MPCWM1 (OCTOSPI1) memory bank"
            },
            {
                "name": "FMC_MEMF",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "illegal access flag for MPCWM2 (FMC_NOR bank), MPCWM3 (FMC_NAND bank and FMC_SDRAM bank 1), and MPCWM4 (FMC_SDRAM bank 2)"
            },
            {
                "name": "BKPSRAMF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "illegal access flag for MPCWM4 (BKPSRAM) memory bank"
            },
            {
                "name": "SRAM1F",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "illegal access flag for SRAM1"
            },
            {
                "name": "MPCBB1_REGF",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "illegal access flag for MPCBB1 registers"
            },
            {
                "name": "SRAM2F",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "illegal access flag for SRAM2"
            },
            {
                "name": "MPCBB2_REGF",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "illegal access flag for MPCBB2 registers"
            },
            {
                "name": "SRAM3F",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "illegal access flag for SRAM3"
            },
            {
                "name": "MPCBB3_REGF",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "illegal access flag for MPCBB3 registers"
            }
        ]
    },
    "1073947680": {
        "name": "GTZC1_TZIC_FCR1",
        "address": 1073947680,
        "size": 32,
        "access": "write-only",
        "desc": "GTZC1 TZIC flag clear register 1",
        "fields": [
            {
                "name": "CTIM2F",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for TIM2"
            },
            {
                "name": "CTIM3F",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for TIM3"
            },
            {
                "name": "CTIM4F",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for TIM4"
            },
            {
                "name": "CTIM5F",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for TIM5"
            },
            {
                "name": "CTIM6F",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for TIM6"
            },
            {
                "name": "CTIM7F",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for TIM7"
            },
            {
                "name": "CTIM12F",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for TIM12"
            },
            {
                "name": "CTIM13F",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for TIM13"
            },
            {
                "name": "CTIM14F",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for TIM14"
            },
            {
                "name": "CWWDGF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for WWDG"
            },
            {
                "name": "CIWDGF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for IWDG"
            },
            {
                "name": "CSPI2F",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for SPI2"
            },
            {
                "name": "CSPI3F",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for SPI3"
            },
            {
                "name": "CUSART2F",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for USART2"
            },
            {
                "name": "CUSART3F",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for USART3"
            },
            {
                "name": "CUART4F",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for UART4"
            },
            {
                "name": "CUART5F",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for UART5"
            },
            {
                "name": "CI2C1F",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for I2C1"
            },
            {
                "name": "CI2C2F",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for I2C2"
            },
            {
                "name": "CI3C1F",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for I3C1"
            },
            {
                "name": "CCRSF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for CRS"
            },
            {
                "name": "CUSART6F",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for USART6"
            },
            {
                "name": "CUSART10F",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for USART10"
            },
            {
                "name": "CUSART11F",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for USART11"
            },
            {
                "name": "CHDMICECF",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for HDMICEC"
            },
            {
                "name": "CDAC1F",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for DAC1"
            },
            {
                "name": "CUART7F",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for UART7"
            },
            {
                "name": "CUART8F",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for UART8"
            },
            {
                "name": "CUART9F",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for UART9"
            },
            {
                "name": "CUART12F",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for UART12"
            },
            {
                "name": "CDTSF",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for DTS"
            },
            {
                "name": "CLPTIM2F",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for LPTIM2"
            }
        ]
    },
    "1073947684": {
        "name": "GTZC1_TZIC_FCR2",
        "address": 1073947684,
        "size": 32,
        "access": "write-only",
        "desc": "GTZC1 TZIC flag clear register 2",
        "fields": [
            {
                "name": "CFDCAN1F",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for FDCAN1"
            },
            {
                "name": "CFDCAN2F",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for FDCAN2"
            },
            {
                "name": "CUCPDF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for UCPD"
            },
            {
                "name": "CTIM1F",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for TIM1"
            },
            {
                "name": "CSPI1F",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for SPI1"
            },
            {
                "name": "CTIM8F",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for TIM8"
            },
            {
                "name": "CUSART1F",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for USART1"
            },
            {
                "name": "CTIM15F",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for TIM15"
            },
            {
                "name": "CTIM16F",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for TIM16"
            },
            {
                "name": "CTIM17F",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for TIM17"
            },
            {
                "name": "CSPI4F",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for SPI4"
            },
            {
                "name": "CSPI6F",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for SPI6"
            },
            {
                "name": "CSAI1F",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for SAI1"
            },
            {
                "name": "CSAI2F",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for SAI2"
            },
            {
                "name": "CUSBF",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for USB"
            },
            {
                "name": "CSPI5F",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for SPI5"
            },
            {
                "name": "CLPUART1F",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for LPUART"
            },
            {
                "name": "CI2C3F",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for I2C3"
            },
            {
                "name": "CI2C4F",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for I2C4"
            },
            {
                "name": "CLPTIM1F",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for LPTIM1"
            },
            {
                "name": "CLPTIM3F",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for LPTIM3"
            },
            {
                "name": "CLPTIM4F",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for LPTIM4"
            },
            {
                "name": "CLPTIM5F",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for LPTIM5"
            }
        ]
    },
    "1073947688": {
        "name": "GTZC1_TZIC_FCR3",
        "address": 1073947688,
        "size": 32,
        "access": "write-only",
        "desc": "GTZC1 TZIC flag clear register 3",
        "fields": [
            {
                "name": "CLPTIM6F",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "clear illegal access flag for LPTIM6"
            },
            {
                "name": "CVREFBUFF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "clear illegal access flag for VREFBUF"
            },
            {
                "name": "CI3C2F",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "clear illegal access flag for I3C2"
            },
            {
                "name": "CCRCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "clear illegal access flag for CRC"
            },
            {
                "name": "CCORDICF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "clear illegal access flag for CORDIC"
            },
            {
                "name": "CFMACF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "clear illegal access flag for FMAC"
            },
            {
                "name": "CETHF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "clear illegal access flag for register of ETH"
            },
            {
                "name": "CICACHEF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "clear illegal access flag for ICACHE"
            },
            {
                "name": "CDCACHEF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "clear illegal access flag for DCACHE"
            },
            {
                "name": "CADC12F",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "clear illegal access flag for ADC1 and ADC2"
            },
            {
                "name": "CDCMIF",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "clear illegal access flag for DCMI"
            },
            {
                "name": "CAESF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "clear illegal access flag for AES"
            },
            {
                "name": "CHASHF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "clear illegal access flag for HASH"
            },
            {
                "name": "CRNGF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "clear illegal access flag for RNG"
            },
            {
                "name": "CSAESF",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "clear illegal access flag for SAES"
            },
            {
                "name": "CPKAF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "clear illegal access flag for PKA"
            },
            {
                "name": "CSDMMC1F",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "clear illegal access flag for SDMMC1"
            },
            {
                "name": "CSDMMC2F",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "clear illegal access flag for SDMMC2"
            },
            {
                "name": "CFMCF",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "clear illegal access flag for FMC"
            },
            {
                "name": "COCTOSPI1F",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "clear illegal access flag for OCTOSPI1"
            },
            {
                "name": "CRAMCFGF",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "clear illegal access flag for RAMSCFG"
            }
        ]
    },
    "1073947692": {
        "name": "GTZC1_TZIC_FCR4",
        "address": 1073947692,
        "size": 32,
        "access": "write-only",
        "desc": "GTZC1 TZIC flag clear register 4",
        "fields": [
            {
                "name": "CGPDMA1F",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for GPDMA1"
            },
            {
                "name": "CGPDMA2F",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for GPDMA2"
            },
            {
                "name": "CFLASH_REGF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for FLASH registers"
            },
            {
                "name": "CFLASHF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for FLASH memory"
            },
            {
                "name": "COTFDEC1F",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for OTFDEC1"
            },
            {
                "name": "CSBSF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for SBS"
            },
            {
                "name": "CRTCF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for RTC"
            },
            {
                "name": "CTAMPF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for TAMP"
            },
            {
                "name": "CPWRF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for PWR"
            },
            {
                "name": "CRCCF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for RCC"
            },
            {
                "name": "CEXTIF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for EXTI"
            },
            {
                "name": "CTZSC1F",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for GTZC1 TZSC registers"
            },
            {
                "name": "CTZIC1F",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for GTZC1 TZIC registers"
            },
            {
                "name": "COCTOSPI1_MEMF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for MPCWM1 (OCTOSPI1) memory bank"
            },
            {
                "name": "CFMC_MEMF",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for MPCWM2 (FMC_NOR bank), MPCWM3 (FMC_NAND bank and FMC_SDRAM bank 1), and MPCWM4 (FMC_SDRAM bank 2)"
            },
            {
                "name": "CBKPSRAMF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for MPCWM4 (BKPSRAM) memory bank"
            },
            {
                "name": "CSRAM1F",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for SRAM1"
            },
            {
                "name": "CMPCBB1_REGF",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for MPCBB1 registers"
            },
            {
                "name": "CSRAM2F",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for SRAM2"
            },
            {
                "name": "CMPCBB2_REGF",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for MPCBB2 registers"
            },
            {
                "name": "CSRAM3F",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for SRAM3"
            },
            {
                "name": "CMPCBB3_REGF",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "clear the illegal access flag for MPCBB3 registers"
            }
        ]
    },
    "1073964032": {
        "name": "GTZC1_TZSC_CR",
        "address": 1073964032,
        "size": 32,
        "access": "read-write",
        "desc": "GTZC1 TZSC control register",
        "fields": [
            {
                "name": "LCK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "lock the configuration of GTZC1_TZSC_SECCFGRx and GTZC1_TZSC_PRIVCFGRx until next reset\n"
            }
        ]
    },
    "1073964048": {
        "name": "GTZC1_TZSC_SECCFGR1",
        "address": 1073964048,
        "size": 32,
        "access": "read-write",
        "desc": "GTZC1 TZSC secure configuration register 1",
        "fields": [
            {
                "name": "TIM2SEC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "secure access mode for TIM2"
            },
            {
                "name": "TIM3SEC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "secure access mode for TIM3"
            },
            {
                "name": "TIM4SEC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "secure access mode for TIM4"
            },
            {
                "name": "TIM5SEC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "secure access mode for TIM5"
            },
            {
                "name": "TIM6SEC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "secure access mode for TIM6"
            },
            {
                "name": "TIM7SEC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "secure access mode for TIM7"
            },
            {
                "name": "TIM12SEC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "secure access mode for TIM12"
            },
            {
                "name": "WWDGSEC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "secure access mode for WWDG"
            },
            {
                "name": "IWDGSEC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "secure access mode for IWDG"
            },
            {
                "name": "SPI2SEC",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "secure access mode for SPI2"
            },
            {
                "name": "SPI3SEC",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "secure access mode for SPI3"
            },
            {
                "name": "USART2SEC",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "secure access mode for USART2"
            },
            {
                "name": "USART3SEC",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "secure access mode for USART3"
            },
            {
                "name": "UART4SEC",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "secure access mode for UART4"
            },
            {
                "name": "UART5SEC",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "secure access mode for UART5"
            },
            {
                "name": "I2C1SEC",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "secure access mode for I2C1"
            },
            {
                "name": "I2C2SEC",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "secure access mode for I2C2"
            },
            {
                "name": "I3C1SEC",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "secure access mode for I3C1"
            },
            {
                "name": "CRSSEC",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "secure access mode for CRS"
            },
            {
                "name": "USART6SEC",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "secure access mode for USART6"
            },
            {
                "name": "USART10SEC",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "secure access mode for USART10"
            },
            {
                "name": "USART11SEC",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "secure access mode for USART11"
            },
            {
                "name": "HDMICECSEC",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "secure access mode for HDMICEC"
            },
            {
                "name": "DAC1SEC",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "secure access mode for DAC1"
            },
            {
                "name": "UART7SEC",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "secure access mode for UART7"
            },
            {
                "name": "UART8SEC",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "secure access mode for UART8"
            },
            {
                "name": "UART9SEC",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "secure access mode for UART9"
            },
            {
                "name": "UART12SEC",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "secure access mode for UART12"
            },
            {
                "name": "DTSSEC",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "secure access mode for DTS"
            },
            {
                "name": "LPTIM2SEC",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "secure access mode for LPTIM2"
            }
        ]
    },
    "1073964052": {
        "name": "GTZC1_TZSC_SECCFGR2",
        "address": 1073964052,
        "size": 32,
        "access": "read-write",
        "desc": "GTZC1 TZSC secure configuration register 2",
        "fields": [
            {
                "name": "FDCAN1SEC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "secure access mode for FDCAN1"
            },
            {
                "name": "FDCAN2SEC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "secure access mode for FDCAN2"
            },
            {
                "name": "UCPDSEC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "secure access mode for UCPD"
            },
            {
                "name": "TIM1SEC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "secure access mode for TIM1"
            },
            {
                "name": "SPI1SEC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "secure access mode for SPI1"
            },
            {
                "name": "TIM8SEC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "secure access mode for TIM8"
            },
            {
                "name": "USART1SEC",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "secure access mode for USART1"
            },
            {
                "name": "TIM15SEC",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "secure access mode for TIM15"
            },
            {
                "name": "SPI4SEC",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "secure access mode for SPI4"
            },
            {
                "name": "SPI6SEC",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "secure access mode for SPI6"
            },
            {
                "name": "SAI1SEC",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "secure access mode for SAI1"
            },
            {
                "name": "SAI2SEC",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "secure access mode for SAI2"
            },
            {
                "name": "USBSEC",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "secure access mode for USB"
            },
            {
                "name": "LPUART1SEC",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "secure access mode for LPUART"
            },
            {
                "name": "I2C3SEC",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "secure access mode for I2C3"
            },
            {
                "name": "LPTIM1SEC",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "secure access mode for LPTIM1"
            },
            {
                "name": "LPTIM3SEC",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "secure access mode for LPTIM3"
            },
            {
                "name": "LPTIM4SEC",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "secure access mode for LPTIM4"
            },
            {
                "name": "LPTIM5SEC",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "secure access mode for LPTIM5"
            }
        ]
    },
    "1073964056": {
        "name": "GTZC1_TZSC_SECCFGR3",
        "address": 1073964056,
        "size": 32,
        "access": "read-write",
        "desc": "GTZC1 TZSC secure configuration register 3",
        "fields": [
            {
                "name": "LPTIM6SEC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "secure access mode for LPTIM6"
            },
            {
                "name": "VREFBUFSEC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "secure access mode for VREFBUF"
            },
            {
                "name": "I3C2SEC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "secure access mode for I3C2"
            },
            {
                "name": "CRCSEC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "secure access mode for CRC"
            },
            {
                "name": "CORDICSEC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "secure access mode for CORDIC"
            },
            {
                "name": "FMACSEC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "secure access mode for FMAC"
            },
            {
                "name": "ETHSEC",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "secure access mode for register of ETH"
            },
            {
                "name": "ICACHESEC",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "secure access mode for ICACHE"
            },
            {
                "name": "DCACHESEC",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "secure access mode for DCACHE"
            },
            {
                "name": "ADC12SEC",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "secure access mode for ADC1 and ADC2"
            },
            {
                "name": "DCMISEC",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "secure access mode for DCMI"
            },
            {
                "name": "AESSEC",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "secure access mode for AES"
            },
            {
                "name": "HASHSEC",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "secure access mode for HASH"
            },
            {
                "name": "RNGSEC",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "secure access mode for RNG"
            },
            {
                "name": "SAESSEC",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "secure access mode for SAES"
            },
            {
                "name": "PKASEC",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "secure access mode for PKA"
            },
            {
                "name": "SDMMC1SEC",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "secure access mode for SDMMC1"
            },
            {
                "name": "FMCSEC",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "secure access mode for FMC"
            },
            {
                "name": "OCTOSPI1SEC",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "secure access mode for OCTOSPI1"
            },
            {
                "name": "RAMCFGSEC",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "secure access mode for RAMSCFG"
            }
        ]
    },
    "1073964064": {
        "name": "GTZC1_TZSC_PRIVCFGR1",
        "address": 1073964064,
        "size": 32,
        "access": "read-write",
        "desc": "GTZC1 TZSC privilege configuration register 1",
        "fields": [
            {
                "name": "TIM2PRIV",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "privileged access mode for TIM2"
            },
            {
                "name": "TIM3PRIV",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "privileged access mode for TIM3"
            },
            {
                "name": "TIM4PRIV",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "privileged access mode for TIM4"
            },
            {
                "name": "TIM5PRIV",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "privileged access mode for TIM5"
            },
            {
                "name": "TIM6PRIV",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "privileged access mode for TIM6"
            },
            {
                "name": "TIM7PRIV",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "privileged access mode for TIM7"
            },
            {
                "name": "WWDGPRIV",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "privileged access mode for WWDG"
            },
            {
                "name": "IWDGPRIV",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "privileged access mode for IWDG"
            },
            {
                "name": "SPI2PRIV",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "privileged access mode for SPI2"
            },
            {
                "name": "SPI3PRIV",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "privileged access mode for SPI3"
            },
            {
                "name": "USART2PRIV",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "privileged access mode for USART2"
            },
            {
                "name": "USART3PRIV",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "privileged access mode for USART3"
            },
            {
                "name": "UART4PRIV",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "privileged access mode for UART4"
            },
            {
                "name": "UART5PRIV",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "privileged access mode for UART5"
            },
            {
                "name": "I2C1PRIV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "privileged access mode for I2C1"
            },
            {
                "name": "I2C2PRIV",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "privileged access mode for I2C2"
            },
            {
                "name": "I3C1PRIV",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "privileged access mode for I3C1"
            },
            {
                "name": "CRSPRIV",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "privileged access mode for CRS"
            },
            {
                "name": "USART6PRIV",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "privileged access mode for USART6"
            },
            {
                "name": "USART10PRIV",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "privileged access mode for USART10"
            },
            {
                "name": "USART11PRIV",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "privileged access mode for USART11"
            },
            {
                "name": "HDMICECPRIV",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "privileged access mode for HDMICEC"
            },
            {
                "name": "DAC1PRIV",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "privileged access mode for DAC1"
            },
            {
                "name": "UART7PRIV",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "privileged access mode for UART7"
            },
            {
                "name": "UART8PRIV",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "privileged access mode for UART8"
            },
            {
                "name": "UART9PRIV",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "privileged access mode for UART9"
            },
            {
                "name": "UART12PRIV",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "privileged access mode for UART12"
            },
            {
                "name": "DTSPRIV",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "privileged access mode for DTS"
            },
            {
                "name": "LPTIM2PRIV",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "privileged access mode for LPTIM2"
            }
        ]
    },
    "1073964068": {
        "name": "GTZC1_TZSC_PRIVCFGR2",
        "address": 1073964068,
        "size": 32,
        "access": "read-write",
        "desc": "GTZC1 TZSC privilege configuration register 2",
        "fields": [
            {
                "name": "FDCAN1PRIV",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "privileged access mode for FDCAN1"
            },
            {
                "name": "FDCAN2PRIV",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "privileged access mode for FDCAN2"
            },
            {
                "name": "UCPDPRIV",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "privileged access mode for UCPD"
            },
            {
                "name": "TIM1PRIV",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "privileged access mode for TIM1"
            },
            {
                "name": "SPI1PRIV",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "privileged access mode for SPI1"
            },
            {
                "name": "TIM8PRIV",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "privileged access mode for TIM8"
            },
            {
                "name": "USART1PRIV",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "privileged access mode for USART1"
            },
            {
                "name": "TIM15PRIV",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "privileged access mode for TIM15"
            },
            {
                "name": "TIM16PRIV",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "privileged access mode for TIM16"
            },
            {
                "name": "SPI4PRIV",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "privileged access mode for SPI4"
            },
            {
                "name": "SPI6PRIV",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "privileged access mode for SPI6"
            },
            {
                "name": "SAI1PRIV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "privileged access mode for SAI1"
            },
            {
                "name": "SAI2PRIV",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "privileged access mode for SAI2"
            },
            {
                "name": "USBPRIV",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "privileged access mode for USB"
            },
            {
                "name": "LPUART1PRIV",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "privileged access mode for LPUART"
            },
            {
                "name": "I2C3PRIV",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "privileged access mode for I2C3"
            },
            {
                "name": "LPTIM1PRIV",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "privileged access mode for LPTIM1"
            },
            {
                "name": "LPTIM3PRIV",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "privileged access mode for LPTIM3"
            },
            {
                "name": "LPTIM4PRIV",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "privileged access mode for LPTIM4"
            },
            {
                "name": "LPTIM5PRIV",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "privileged access mode for LPTIM5"
            }
        ]
    },
    "1073964072": {
        "name": "GTZC1_TZSC_PRIVCFGR3",
        "address": 1073964072,
        "size": 32,
        "access": "read-write",
        "desc": "GTZC1 TZSC privilege configuration register 3",
        "fields": [
            {
                "name": "LPTIM6PRIV",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "privileged access mode for LPTIM6"
            },
            {
                "name": "VREFBUFPRIV",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "privileged access mode for VREFBUF"
            },
            {
                "name": "I3C2PRIV",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "privileged access mode for I3C2"
            },
            {
                "name": "CRCPRIV",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "privileged access mode for CRC"
            },
            {
                "name": "CORDICPRIV",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "privileged access mode for CORDIC"
            },
            {
                "name": "FMACPRIV",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "privileged access mode for FMAC"
            },
            {
                "name": "ETHPRIV",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "privileged access mode for register of ETH"
            },
            {
                "name": "ICACHEPRIV",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "privileged access mode for ICACHE"
            },
            {
                "name": "DCACHEPRIV",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "privileged access mode for DCACHE"
            },
            {
                "name": "ADC12PRIV",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "privileged access mode for ADC1 and ADC2"
            },
            {
                "name": "DCMIPRIV",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "privileged access mode for DCMI"
            },
            {
                "name": "AESPRIV",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "privileged access mode for AES"
            },
            {
                "name": "HASHPRIV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "privileged access mode for HASH"
            },
            {
                "name": "RNGPRIV",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "privileged access mode for RNG"
            },
            {
                "name": "SAESPRIV",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "privileged access mode for SAES"
            },
            {
                "name": "PKAPRIV",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "privileged access mode for PKA"
            },
            {
                "name": "SDMMC1PRIV",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "privileged access mode for SDMMC1"
            },
            {
                "name": "FMCPRIV",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "privileged access mode for FMC"
            },
            {
                "name": "OCTOSPI1PRIV",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "privileged access mode for OCTOSPI1"
            },
            {
                "name": "RAMCFGPRIV",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "privileged access mode for RAMSCFG"
            }
        ]
    },
    "1073964096": {
        "name": "GTZC1_TZSC_MPCWM1ACFGR",
        "address": 1073964096,
        "size": 32,
        "access": "read-write",
        "desc": "GTZC1 TZSC memory 1 subregion A watermark configuration\tregister",
        "fields": [
            {
                "name": "SREN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "subregion A enable\n"
            },
            {
                "name": "SRLOCK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "subregion A lock\n"
            },
            {
                "name": "SEC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Secure subregion A of base region x\n"
            },
            {
                "name": "PRIV",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Privileged subregion A of base region x\n"
            }
        ]
    },
    "1073964100": {
        "name": "GTZC1_TZSC_MPCWM1AR",
        "address": 1073964100,
        "size": 32,
        "access": "read-write",
        "desc": "GTZC1 TZSC memory 1 subregion A watermark register",
        "fields": [
            {
                "name": "SUBA_START",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Start of subregion A in region x\n"
            },
            {
                "name": "SUBA_LENGTH",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Length of subregion A in region x\n"
            }
        ]
    },
    "1073964104": {
        "name": "GTZC1_TZSC_MPCWM1BCFGR",
        "address": 1073964104,
        "size": 32,
        "access": "read-write",
        "desc": "GTZC1 TZSC memory 1 subregion B watermark configuration\tregister",
        "fields": [
            {
                "name": "SREN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "subregion B enable\n"
            },
            {
                "name": "SRLOCK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "subregion B lock\n"
            },
            {
                "name": "SEC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Secure subregion B of base region x\n"
            },
            {
                "name": "PRIV",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Privileged subregion B of base region x\n"
            }
        ]
    },
    "1073964108": {
        "name": "GTZC1_TZSC_MPCWM1BR",
        "address": 1073964108,
        "size": 32,
        "access": "read-write",
        "desc": "GTZC1 TZSC memory 1 subregion B watermark register",
        "fields": [
            {
                "name": "SUBB_START",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Start of subregion B in region x\n"
            },
            {
                "name": "SUBB_LENGTH",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Length of subregion B in region x\n"
            }
        ]
    },
    "1073964112": {
        "name": "GTZC1_TZSC_MPCWM2ACFGR",
        "address": 1073964112,
        "size": 32,
        "access": "read-write",
        "desc": "GTZC1 TZSC memory 2 subregion A watermark configuration\tregister",
        "fields": [
            {
                "name": "SREN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "subregion A enable\n"
            },
            {
                "name": "SRLOCK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "subregion A lock\n"
            },
            {
                "name": "SEC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Secure subregion A of base region x\n"
            },
            {
                "name": "PRIV",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Privileged subregion A of base region x\n"
            }
        ]
    },
    "1073964116": {
        "name": "GTZC1_TZSC_MPCWM2AR",
        "address": 1073964116,
        "size": 32,
        "access": "read-write",
        "desc": "GTZC1 TZSC memory 2 subregion A watermark register",
        "fields": [
            {
                "name": "SUBA_START",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Start of subregion A in region x\n"
            },
            {
                "name": "SUBA_LENGTH",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Length of subregion A in region x\n"
            }
        ]
    },
    "1073964120": {
        "name": "GTZC1_TZSC_MPCWM2BCFGR",
        "address": 1073964120,
        "size": 32,
        "access": "read-write",
        "desc": "GTZC1 TZSC memory 2 subregion B watermark configuration\tregister",
        "fields": [
            {
                "name": "SREN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "subregion B enable\n"
            },
            {
                "name": "SRLOCK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "subregion B lock\n"
            },
            {
                "name": "SEC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Secure subregion B of base region x\n"
            },
            {
                "name": "PRIV",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Privileged subregion B of base region x\n"
            }
        ]
    },
    "1073964124": {
        "name": "GTZC1_TZSC_MPCWM2BR",
        "address": 1073964124,
        "size": 32,
        "access": "read-write",
        "desc": "GTZC1 TZSC memory 2 subregion B watermark register",
        "fields": [
            {
                "name": "SUBB_START",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Start of subregion B in region x\n"
            },
            {
                "name": "SUBB_LENGTH",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Length of subregion B in region x\n"
            }
        ]
    },
    "1073964128": {
        "name": "GTZC1_TZSC_MPCWM3ACFGR",
        "address": 1073964128,
        "size": 32,
        "access": "read-write",
        "desc": "GTZC1 TZSC memory 3 subregion A watermark configuration\tregister",
        "fields": [
            {
                "name": "SREN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "subregion A enable\n"
            },
            {
                "name": "SRLOCK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "subregion A lock\n"
            },
            {
                "name": "SEC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Secure subregion A of base region x\n"
            },
            {
                "name": "PRIV",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Privileged subregion A of base region x\n"
            }
        ]
    },
    "1073964132": {
        "name": "GTZC1_TZSC_MPCWM3AR",
        "address": 1073964132,
        "size": 32,
        "access": "read-write",
        "desc": "GTZC1 TZSC memory 3 subregion A watermark register",
        "fields": [
            {
                "name": "SUBA_START",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Start of subregion A in region x\n"
            },
            {
                "name": "SUBA_LENGTH",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Length of subregion A in region x\n"
            }
        ]
    },
    "1073964136": {
        "name": "GTZC1_TZSC_MPCWM3BCFGR",
        "address": 1073964136,
        "size": 32,
        "access": "read-write",
        "desc": "GTZC1 TZSC memory 3 subregion B watermark configuration\tregister",
        "fields": [
            {
                "name": "SREN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "subregion B enable\n"
            },
            {
                "name": "SRLOCK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "subregion B lock\n"
            },
            {
                "name": "SEC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Secure subregion B of base region x\n"
            },
            {
                "name": "PRIV",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Privileged subregion B of base region x\n"
            }
        ]
    },
    "1073964140": {
        "name": "GTZC1_TZSC_MPCWM3BR",
        "address": 1073964140,
        "size": 32,
        "access": "read-write",
        "desc": "GTZC1 TZSC memory 3 subregion B watermark register",
        "fields": [
            {
                "name": "SUBB_START",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Start of subregion B in region x\n"
            },
            {
                "name": "SUBB_LENGTH",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Length of subregion B in region x\n"
            }
        ]
    },
    "1073964144": {
        "name": "GTZC1_TZSC_MPCWM4ACFGR",
        "address": 1073964144,
        "size": 32,
        "access": "read-write",
        "desc": "GTZC1 TZSC memory 4 subregion A watermark configuration\tregister",
        "fields": [
            {
                "name": "SREN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "subregion A enable\n"
            },
            {
                "name": "SRLOCK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "subregion A lock\n"
            },
            {
                "name": "SEC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Secure subregion A of base region x\n"
            },
            {
                "name": "PRIV",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Privileged subregion A of base region x\n"
            }
        ]
    },
    "1073964148": {
        "name": "GTZC1_TZSC_MPCWM4AR",
        "address": 1073964148,
        "size": 32,
        "access": "read-write",
        "desc": "GTZC1 TZSC memory 4 subregion A watermark register",
        "fields": [
            {
                "name": "SUBA_START",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Start of subregion A in region x\n"
            },
            {
                "name": "SUBA_LENGTH",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Length of subregion A in region x\n"
            }
        ]
    },
    "1073964152": {
        "name": "GTZC1_TZSC_MPCWM4BCFGR",
        "address": 1073964152,
        "size": 32,
        "access": "read-write",
        "desc": "GTZC1 TZSC memory 4 subregion B watermark configuration\tregister",
        "fields": [
            {
                "name": "SREN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "subregion B enable\n"
            },
            {
                "name": "SRLOCK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "subregion B lock\n"
            },
            {
                "name": "SEC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Secure subregion B of base region x\n"
            },
            {
                "name": "PRIV",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Privileged subregion B of base region x\n"
            }
        ]
    },
    "1073964156": {
        "name": "GTZC1_TZSC_MPCWM4BR",
        "address": 1073964156,
        "size": 32,
        "access": "read-write",
        "desc": "GTZC1 TZSC memory 4 subregion B watermark register",
        "fields": [
            {
                "name": "SUBB_START",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Start of subregion B in region x\n"
            },
            {
                "name": "SUBB_LENGTH",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Length of subregion B in region x\n"
            }
        ]
    },
    "1108083712": {
        "name": "HASH_CR",
        "address": 1108083712,
        "size": 32,
        "access": "read-write",
        "desc": "HASH control register",
        "fields": [
            {
                "name": "INIT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Initialize message digest calculation\n"
            },
            {
                "name": "DMAE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "DMA enable\n"
            },
            {
                "name": "DATATYPE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Data type selection\n"
            },
            {
                "name": "MODE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Mode selection\n"
            },
            {
                "name": "NBW",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Number of words already pushed\n"
            },
            {
                "name": "DINNE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "DIN not empty\n"
            },
            {
                "name": "MDMAT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Multiple DMA transfers\n"
            },
            {
                "name": "LKEY",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Long key selection\n"
            },
            {
                "name": "ALGO",
                "bitOffset": 17,
                "bitWidth": 4,
                "desc": "Algorithm selection\n"
            }
        ]
    },
    "1108083716": {
        "name": "HASH_DIN",
        "address": 1108083716,
        "size": 32,
        "access": "write-only",
        "desc": "HASH data input register",
        "fields": [
            {
                "name": "DATAIN",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data input\n"
            }
        ]
    },
    "1108083720": {
        "name": "HASH_STR",
        "address": 1108083720,
        "size": 32,
        "access": "read-write",
        "desc": "HASH start register",
        "fields": [
            {
                "name": "NBLW",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Number of valid bits in the last word\n"
            },
            {
                "name": "DCAL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Digest calculation\n"
            }
        ]
    },
    "1108083724": {
        "name": "HASH_HRA0",
        "address": 1108083724,
        "size": 32,
        "access": "read-only",
        "desc": "HASH aliased digest register 0",
        "fields": [
            {
                "name": "H0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Hash data x\n"
            }
        ]
    },
    "1108083728": {
        "name": "HASH_HRA1",
        "address": 1108083728,
        "size": 32,
        "access": "read-only",
        "desc": "HASH aliased digest register 1",
        "fields": [
            {
                "name": "H1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Hash data x\n"
            }
        ]
    },
    "1108083732": {
        "name": "HASH_HRA2",
        "address": 1108083732,
        "size": 32,
        "access": "read-only",
        "desc": "HASH aliased digest register 2",
        "fields": [
            {
                "name": "H2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Hash data x\n"
            }
        ]
    },
    "1108083736": {
        "name": "HASH_HRA3",
        "address": 1108083736,
        "size": 32,
        "access": "read-only",
        "desc": "HASH aliased digest register 3",
        "fields": [
            {
                "name": "H3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Hash data x\n"
            }
        ]
    },
    "1108083740": {
        "name": "HASH_HRA4",
        "address": 1108083740,
        "size": 32,
        "access": "read-only",
        "desc": "HASH aliased digest register 4",
        "fields": [
            {
                "name": "H4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Hash data x\n"
            }
        ]
    },
    "1108083744": {
        "name": "HASH_IMR",
        "address": 1108083744,
        "size": 32,
        "access": "read-write",
        "desc": "HASH interrupt enable register",
        "fields": [
            {
                "name": "DINIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Data input interrupt enable"
            },
            {
                "name": "DCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Digest calculation completion interrupt enable"
            }
        ]
    },
    "1108083748": {
        "name": "HASH_SR",
        "address": 1108083748,
        "size": 32,
        "access": "read-write",
        "desc": "HASH status register",
        "fields": [
            {
                "name": "DINIS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Data input interrupt status\n"
            },
            {
                "name": "DCIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Digest calculation completion interrupt status\n"
            },
            {
                "name": "DMAS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "DMA Status\n"
            },
            {
                "name": "BUSY",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Busy bit"
            },
            {
                "name": "NBWP",
                "bitOffset": 9,
                "bitWidth": 5,
                "desc": "Number of words already pushed\n"
            },
            {
                "name": "DINNE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "DIN not empty\n"
            },
            {
                "name": "NBWE",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "Number of words expected\n"
            }
        ]
    },
    "1108083960": {
        "name": "HASH_CSR0",
        "address": 1108083960,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 0",
        "fields": [
            {
                "name": "CS0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108083964": {
        "name": "HASH_CSR1",
        "address": 1108083964,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 1",
        "fields": [
            {
                "name": "CS1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108083968": {
        "name": "HASH_CSR2",
        "address": 1108083968,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 2",
        "fields": [
            {
                "name": "CS2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108083972": {
        "name": "HASH_CSR3",
        "address": 1108083972,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 3",
        "fields": [
            {
                "name": "CS3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108083976": {
        "name": "HASH_CSR4",
        "address": 1108083976,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 4",
        "fields": [
            {
                "name": "CS4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108083980": {
        "name": "HASH_CSR5",
        "address": 1108083980,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 5",
        "fields": [
            {
                "name": "CS5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108083984": {
        "name": "HASH_CSR6",
        "address": 1108083984,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 6",
        "fields": [
            {
                "name": "CS6",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108083988": {
        "name": "HASH_CSR7",
        "address": 1108083988,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 7",
        "fields": [
            {
                "name": "CS7",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108083992": {
        "name": "HASH_CSR8",
        "address": 1108083992,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 8",
        "fields": [
            {
                "name": "CS8",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108083996": {
        "name": "HASH_CSR9",
        "address": 1108083996,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 9",
        "fields": [
            {
                "name": "CS9",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084000": {
        "name": "HASH_CSR10",
        "address": 1108084000,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 10",
        "fields": [
            {
                "name": "CS10",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084004": {
        "name": "HASH_CSR11",
        "address": 1108084004,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 11",
        "fields": [
            {
                "name": "CS11",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084008": {
        "name": "HASH_CSR12",
        "address": 1108084008,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 12",
        "fields": [
            {
                "name": "CS12",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084012": {
        "name": "HASH_CSR13",
        "address": 1108084012,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 13",
        "fields": [
            {
                "name": "CS13",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084016": {
        "name": "HASH_CSR14",
        "address": 1108084016,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 14",
        "fields": [
            {
                "name": "CS14",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084020": {
        "name": "HASH_CSR15",
        "address": 1108084020,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 15",
        "fields": [
            {
                "name": "CS15",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084024": {
        "name": "HASH_CSR16",
        "address": 1108084024,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 16",
        "fields": [
            {
                "name": "CS16",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084028": {
        "name": "HASH_CSR17",
        "address": 1108084028,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 17",
        "fields": [
            {
                "name": "CS17",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084032": {
        "name": "HASH_CSR18",
        "address": 1108084032,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 18",
        "fields": [
            {
                "name": "CS18",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084036": {
        "name": "HASH_CSR19",
        "address": 1108084036,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 19",
        "fields": [
            {
                "name": "CS19",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084040": {
        "name": "HASH_CSR20",
        "address": 1108084040,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 20",
        "fields": [
            {
                "name": "CS20",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084044": {
        "name": "HASH_CSR21",
        "address": 1108084044,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 21",
        "fields": [
            {
                "name": "CS21",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084048": {
        "name": "HASH_CSR22",
        "address": 1108084048,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 22",
        "fields": [
            {
                "name": "CS22",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084052": {
        "name": "HASH_CSR23",
        "address": 1108084052,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 23",
        "fields": [
            {
                "name": "CS23",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084056": {
        "name": "HASH_CSR24",
        "address": 1108084056,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 24",
        "fields": [
            {
                "name": "CS24",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084060": {
        "name": "HASH_CSR25",
        "address": 1108084060,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 25",
        "fields": [
            {
                "name": "CS25",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084064": {
        "name": "HASH_CSR26",
        "address": 1108084064,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 26",
        "fields": [
            {
                "name": "CS26",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084068": {
        "name": "HASH_CSR27",
        "address": 1108084068,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 27",
        "fields": [
            {
                "name": "CS27",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084072": {
        "name": "HASH_CSR28",
        "address": 1108084072,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 28",
        "fields": [
            {
                "name": "CS28",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084076": {
        "name": "HASH_CSR29",
        "address": 1108084076,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 29",
        "fields": [
            {
                "name": "CS29",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084080": {
        "name": "HASH_CSR30",
        "address": 1108084080,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 30",
        "fields": [
            {
                "name": "CS30",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084084": {
        "name": "HASH_CSR31",
        "address": 1108084084,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 31",
        "fields": [
            {
                "name": "CS31",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084088": {
        "name": "HASH_CSR32",
        "address": 1108084088,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 32",
        "fields": [
            {
                "name": "CS32",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084092": {
        "name": "HASH_CSR33",
        "address": 1108084092,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 33",
        "fields": [
            {
                "name": "CS33",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084096": {
        "name": "HASH_CSR34",
        "address": 1108084096,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 34",
        "fields": [
            {
                "name": "CS34",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084100": {
        "name": "HASH_CSR35",
        "address": 1108084100,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 35",
        "fields": [
            {
                "name": "CS35",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084104": {
        "name": "HASH_CSR36",
        "address": 1108084104,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 36",
        "fields": [
            {
                "name": "CS36",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084108": {
        "name": "HASH_CSR37",
        "address": 1108084108,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 37",
        "fields": [
            {
                "name": "CS37",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084112": {
        "name": "HASH_CSR38",
        "address": 1108084112,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 38",
        "fields": [
            {
                "name": "CS38",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084116": {
        "name": "HASH_CSR39",
        "address": 1108084116,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 39",
        "fields": [
            {
                "name": "CS39",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084120": {
        "name": "HASH_CSR40",
        "address": 1108084120,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 40",
        "fields": [
            {
                "name": "CS40",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084124": {
        "name": "HASH_CSR41",
        "address": 1108084124,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 41",
        "fields": [
            {
                "name": "CS41",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084128": {
        "name": "HASH_CSR42",
        "address": 1108084128,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 42",
        "fields": [
            {
                "name": "CS42",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084132": {
        "name": "HASH_CSR43",
        "address": 1108084132,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 43",
        "fields": [
            {
                "name": "CS43",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084136": {
        "name": "HASH_CSR44",
        "address": 1108084136,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 44",
        "fields": [
            {
                "name": "CS44",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084140": {
        "name": "HASH_CSR45",
        "address": 1108084140,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 45",
        "fields": [
            {
                "name": "CS45",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084144": {
        "name": "HASH_CSR46",
        "address": 1108084144,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 46",
        "fields": [
            {
                "name": "CS46",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084148": {
        "name": "HASH_CSR47",
        "address": 1108084148,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 47",
        "fields": [
            {
                "name": "CS47",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084152": {
        "name": "HASH_CSR48",
        "address": 1108084152,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 48",
        "fields": [
            {
                "name": "CS48",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084156": {
        "name": "HASH_CSR49",
        "address": 1108084156,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 49",
        "fields": [
            {
                "name": "CS49",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084160": {
        "name": "HASH_CSR50",
        "address": 1108084160,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 50",
        "fields": [
            {
                "name": "CS50",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084164": {
        "name": "HASH_CSR51",
        "address": 1108084164,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 51",
        "fields": [
            {
                "name": "CS51",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084168": {
        "name": "HASH_CSR52",
        "address": 1108084168,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 52",
        "fields": [
            {
                "name": "CS52",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084172": {
        "name": "HASH_CSR53",
        "address": 1108084172,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 53",
        "fields": [
            {
                "name": "CS53",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084176": {
        "name": "HASH_CSR54",
        "address": 1108084176,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 54",
        "fields": [
            {
                "name": "CS54",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084180": {
        "name": "HASH_CSR55",
        "address": 1108084180,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 55",
        "fields": [
            {
                "name": "CS55",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084184": {
        "name": "HASH_CSR56",
        "address": 1108084184,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 56",
        "fields": [
            {
                "name": "CS56",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084188": {
        "name": "HASH_CSR57",
        "address": 1108084188,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 57",
        "fields": [
            {
                "name": "CS57",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084192": {
        "name": "HASH_CSR58",
        "address": 1108084192,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 58",
        "fields": [
            {
                "name": "CS58",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084196": {
        "name": "HASH_CSR59",
        "address": 1108084196,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 59",
        "fields": [
            {
                "name": "CS59",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084200": {
        "name": "HASH_CSR60",
        "address": 1108084200,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 60",
        "fields": [
            {
                "name": "CS60",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084204": {
        "name": "HASH_CSR61",
        "address": 1108084204,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 61",
        "fields": [
            {
                "name": "CS61",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084208": {
        "name": "HASH_CSR62",
        "address": 1108084208,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 62",
        "fields": [
            {
                "name": "CS62",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084212": {
        "name": "HASH_CSR63",
        "address": 1108084212,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 63",
        "fields": [
            {
                "name": "CS63",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084216": {
        "name": "HASH_CSR64",
        "address": 1108084216,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 64",
        "fields": [
            {
                "name": "CS64",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084220": {
        "name": "HASH_CSR65",
        "address": 1108084220,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 65",
        "fields": [
            {
                "name": "CS65",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084224": {
        "name": "HASH_CSR66",
        "address": 1108084224,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 66",
        "fields": [
            {
                "name": "CS66",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084228": {
        "name": "HASH_CSR67",
        "address": 1108084228,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 67",
        "fields": [
            {
                "name": "CS67",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084232": {
        "name": "HASH_CSR68",
        "address": 1108084232,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 68",
        "fields": [
            {
                "name": "CS68",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084236": {
        "name": "HASH_CSR69",
        "address": 1108084236,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 69",
        "fields": [
            {
                "name": "CS69",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084240": {
        "name": "HASH_CSR70",
        "address": 1108084240,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 70",
        "fields": [
            {
                "name": "CS70",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084244": {
        "name": "HASH_CSR71",
        "address": 1108084244,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 71",
        "fields": [
            {
                "name": "CS71",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084248": {
        "name": "HASH_CSR72",
        "address": 1108084248,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 72",
        "fields": [
            {
                "name": "CS72",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084252": {
        "name": "HASH_CSR73",
        "address": 1108084252,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 73",
        "fields": [
            {
                "name": "CS73",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084256": {
        "name": "HASH_CSR74",
        "address": 1108084256,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 74",
        "fields": [
            {
                "name": "CS74",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084260": {
        "name": "HASH_CSR75",
        "address": 1108084260,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 75",
        "fields": [
            {
                "name": "CS75",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084264": {
        "name": "HASH_CSR76",
        "address": 1108084264,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 76",
        "fields": [
            {
                "name": "CS76",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084268": {
        "name": "HASH_CSR77",
        "address": 1108084268,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 77",
        "fields": [
            {
                "name": "CS77",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084272": {
        "name": "HASH_CSR78",
        "address": 1108084272,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 78",
        "fields": [
            {
                "name": "CS78",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084276": {
        "name": "HASH_CSR79",
        "address": 1108084276,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 79",
        "fields": [
            {
                "name": "CS79",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084280": {
        "name": "HASH_CSR80",
        "address": 1108084280,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 80",
        "fields": [
            {
                "name": "CS80",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084284": {
        "name": "HASH_CSR81",
        "address": 1108084284,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 81",
        "fields": [
            {
                "name": "CS81",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084288": {
        "name": "HASH_CSR82",
        "address": 1108084288,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 82",
        "fields": [
            {
                "name": "CS82",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084292": {
        "name": "HASH_CSR83",
        "address": 1108084292,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 83",
        "fields": [
            {
                "name": "CS83",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084296": {
        "name": "HASH_CSR84",
        "address": 1108084296,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 84",
        "fields": [
            {
                "name": "CS84",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084300": {
        "name": "HASH_CSR85",
        "address": 1108084300,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 85",
        "fields": [
            {
                "name": "CS85",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084304": {
        "name": "HASH_CSR86",
        "address": 1108084304,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 86",
        "fields": [
            {
                "name": "CS86",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084308": {
        "name": "HASH_CSR87",
        "address": 1108084308,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 87",
        "fields": [
            {
                "name": "CS87",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084312": {
        "name": "HASH_CSR88",
        "address": 1108084312,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 88",
        "fields": [
            {
                "name": "CS88",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084316": {
        "name": "HASH_CSR89",
        "address": 1108084316,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 89",
        "fields": [
            {
                "name": "CS89",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084320": {
        "name": "HASH_CSR90",
        "address": 1108084320,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 90",
        "fields": [
            {
                "name": "CS90",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084324": {
        "name": "HASH_CSR91",
        "address": 1108084324,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 91",
        "fields": [
            {
                "name": "CS91",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084328": {
        "name": "HASH_CSR92",
        "address": 1108084328,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 92",
        "fields": [
            {
                "name": "CS92",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084332": {
        "name": "HASH_CSR93",
        "address": 1108084332,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 93",
        "fields": [
            {
                "name": "CS93",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084336": {
        "name": "HASH_CSR94",
        "address": 1108084336,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 94",
        "fields": [
            {
                "name": "CS94",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084340": {
        "name": "HASH_CSR95",
        "address": 1108084340,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 95",
        "fields": [
            {
                "name": "CS95",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084344": {
        "name": "HASH_CSR96",
        "address": 1108084344,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 96",
        "fields": [
            {
                "name": "CS96",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084348": {
        "name": "HASH_CSR97",
        "address": 1108084348,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 97",
        "fields": [
            {
                "name": "CS97",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084352": {
        "name": "HASH_CSR98",
        "address": 1108084352,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 98",
        "fields": [
            {
                "name": "CS98",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084356": {
        "name": "HASH_CSR99",
        "address": 1108084356,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 99",
        "fields": [
            {
                "name": "CS99",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084360": {
        "name": "HASH_CSR100",
        "address": 1108084360,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 100",
        "fields": [
            {
                "name": "CS100",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084364": {
        "name": "HASH_CSR101",
        "address": 1108084364,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 101",
        "fields": [
            {
                "name": "CS101",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084368": {
        "name": "HASH_CSR102",
        "address": 1108084368,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 102",
        "fields": [
            {
                "name": "CS102",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1108084496": {
        "name": "HASH_HR0",
        "address": 1108084496,
        "size": 32,
        "access": "read-only",
        "desc": "HASH digest register 0",
        "fields": [
            {
                "name": "H0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Hash data x\n"
            }
        ]
    },
    "1108084500": {
        "name": "HASH_HR1",
        "address": 1108084500,
        "size": 32,
        "access": "read-only",
        "desc": "HASH digest register 1",
        "fields": [
            {
                "name": "H1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Hash data x\n"
            }
        ]
    },
    "1108084504": {
        "name": "HASH_HR2",
        "address": 1108084504,
        "size": 32,
        "access": "read-only",
        "desc": "HASH digest register 2",
        "fields": [
            {
                "name": "H2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Hash data x\n"
            }
        ]
    },
    "1108084508": {
        "name": "HASH_HR3",
        "address": 1108084508,
        "size": 32,
        "access": "read-only",
        "desc": "HASH digest register 3",
        "fields": [
            {
                "name": "H3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Hash data x\n"
            }
        ]
    },
    "1108084512": {
        "name": "HASH_HR4",
        "address": 1108084512,
        "size": 32,
        "access": "read-only",
        "desc": "HASH digest register 4",
        "fields": [
            {
                "name": "H4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Hash data x\n"
            }
        ]
    },
    "1108084516": {
        "name": "HASH_HR5",
        "address": 1108084516,
        "size": 32,
        "access": "read-only",
        "desc": "HASH supplementary digest register 5",
        "fields": [
            {
                "name": "H5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Hash data x\n"
            }
        ]
    },
    "1108084520": {
        "name": "HASH_HR6",
        "address": 1108084520,
        "size": 32,
        "access": "read-only",
        "desc": "HASH supplementary digest register 6",
        "fields": [
            {
                "name": "H6",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Hash data x\n"
            }
        ]
    },
    "1108084524": {
        "name": "HASH_HR7",
        "address": 1108084524,
        "size": 32,
        "access": "read-only",
        "desc": "HASH supplementary digest register 7",
        "fields": [
            {
                "name": "H7",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Hash data x\n"
            }
        ]
    },
    "1108084528": {
        "name": "HASH_HR8",
        "address": 1108084528,
        "size": 32,
        "access": "read-only",
        "desc": "HASH supplementary digest register 8",
        "fields": [
            {
                "name": "H8",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Hash data x\n"
            }
        ]
    },
    "1108084532": {
        "name": "HASH_HR9",
        "address": 1108084532,
        "size": 32,
        "access": "read-only",
        "desc": "HASH supplementary digest register 9",
        "fields": [
            {
                "name": "H9",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Hash data x\n"
            }
        ]
    },
    "1108084536": {
        "name": "HASH_HR10",
        "address": 1108084536,
        "size": 32,
        "access": "read-only",
        "desc": "HASH supplementary digest register 10",
        "fields": [
            {
                "name": "H10",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Hash data x\n"
            }
        ]
    },
    "1108084540": {
        "name": "HASH_HR11",
        "address": 1108084540,
        "size": 32,
        "access": "read-only",
        "desc": "HASH supplementary digest register 11",
        "fields": [
            {
                "name": "H11",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Hash data x\n"
            }
        ]
    },
    "1108084544": {
        "name": "HASH_HR12",
        "address": 1108084544,
        "size": 32,
        "access": "read-only",
        "desc": "HASH supplementary digest register 12",
        "fields": [
            {
                "name": "H12",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Hash data x\n"
            }
        ]
    },
    "1108084548": {
        "name": "HASH_HR13",
        "address": 1108084548,
        "size": 32,
        "access": "read-only",
        "desc": "HASH supplementary digest register 13",
        "fields": [
            {
                "name": "H13",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Hash data x\n"
            }
        ]
    },
    "1108084552": {
        "name": "HASH_HR14",
        "address": 1108084552,
        "size": 32,
        "access": "read-only",
        "desc": "HASH supplementary digest register 14",
        "fields": [
            {
                "name": "H14",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Hash data x\n"
            }
        ]
    },
    "1108084556": {
        "name": "HASH_HR15",
        "address": 1108084556,
        "size": 32,
        "access": "read-only",
        "desc": "HASH supplementary digest register 15",
        "fields": [
            {
                "name": "H15",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Hash data x\n"
            }
        ]
    },
    "1073763328": {
        "name": "I2C_CR1",
        "address": 1073763328,
        "size": 32,
        "access": "read-write",
        "desc": "I2C control register 1",
        "fields": [
            {
                "name": "PE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Peripheral enable\n"
            },
            {
                "name": "TXIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TX interrupt enable"
            },
            {
                "name": "RXIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "RX interrupt enable"
            },
            {
                "name": "ADDRIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Address match interrupt enable (slave only)"
            },
            {
                "name": "NACKIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Not acknowledge received interrupt enable"
            },
            {
                "name": "STOPIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Stop detection interrupt enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt enable\n"
            },
            {
                "name": "ERRIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Error interrupts enable\n"
            },
            {
                "name": "DNF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Digital noise filter\n"
            },
            {
                "name": "ANFOFF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Analog noise filter OFF\n"
            },
            {
                "name": "TXDMAEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DMA transmission requests enable"
            },
            {
                "name": "RXDMAEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "DMA reception requests enable"
            },
            {
                "name": "SBC",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Slave byte control\n"
            },
            {
                "name": "NOSTRETCH",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Clock stretching disable\n"
            },
            {
                "name": "WUPEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Wake-up from Stop mode enable\n"
            },
            {
                "name": "GCEN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "General call enable"
            },
            {
                "name": "SMBHEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "SMBus host address enable\n"
            },
            {
                "name": "SMBDEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "SMBus device default address enable\n"
            },
            {
                "name": "ALERTEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SMBus alert enable\n"
            },
            {
                "name": "PECEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "PEC enable\n"
            },
            {
                "name": "FMP",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Fast-mode Plus 20 mA drive enable"
            },
            {
                "name": "ADDRACLR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Address match flag (ADDR) automatic clear"
            },
            {
                "name": "STOPFACLR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "STOP detection flag (STOPF) automatic clear"
            }
        ]
    },
    "1073763332": {
        "name": "I2C_CR2",
        "address": 1073763332,
        "size": 32,
        "access": "read-write",
        "desc": "I2C control register 2",
        "fields": [
            {
                "name": "SADD",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "Slave address (master mode)\n"
            },
            {
                "name": "RD_WRN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Transfer direction (master mode)\n"
            },
            {
                "name": "ADD10",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "10-bit addressing mode (master mode)\n"
            },
            {
                "name": "HEAD10R",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "10-bit address header only read direction (master receiver mode)\n"
            },
            {
                "name": "START",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Start generation\n"
            },
            {
                "name": "STOP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Stop generation (master mode)\n"
            },
            {
                "name": "NACK",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NACK generation (slave mode)\n"
            },
            {
                "name": "NBYTES",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Number of bytes\n"
            },
            {
                "name": "RELOAD",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "NBYTES reload mode\n"
            },
            {
                "name": "AUTOEND",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Automatic end mode (master mode)\n"
            },
            {
                "name": "PECBYTE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Packet error checking byte\n"
            }
        ]
    },
    "1073763336": {
        "name": "I2C_OAR1",
        "address": 1073763336,
        "size": 32,
        "access": "read-write",
        "desc": "I2C own address 1 register",
        "fields": [
            {
                "name": "OA1",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "Interface own slave address\n"
            },
            {
                "name": "OA1MODE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Own address 1 10-bit mode\n"
            },
            {
                "name": "OA1EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Own address 1 enable"
            }
        ]
    },
    "1073763340": {
        "name": "I2C_OAR2",
        "address": 1073763340,
        "size": 32,
        "access": "read-write",
        "desc": "I2C own address 2 register",
        "fields": [
            {
                "name": "OA2",
                "bitOffset": 1,
                "bitWidth": 7,
                "desc": "Interface address\n"
            },
            {
                "name": "OA2MSK",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Own address 2 masks\n"
            },
            {
                "name": "OA2EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Own address 2 enable"
            }
        ]
    },
    "1073763344": {
        "name": "I2C_TIMINGR",
        "address": 1073763344,
        "size": 32,
        "access": "read-write",
        "desc": "I2C timing register",
        "fields": [
            {
                "name": "SCLL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "SCL low period (master mode)\n"
            },
            {
                "name": "SCLH",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "SCL high period (master mode)\n"
            },
            {
                "name": "SDADEL",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Data hold time\n"
            },
            {
                "name": "SCLDEL",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Data setup time\n"
            },
            {
                "name": "PRESC",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Timing prescaler\n"
            }
        ]
    },
    "1073763348": {
        "name": "I2C_TIMEOUTR",
        "address": 1073763348,
        "size": 32,
        "access": "read-write",
        "desc": "I2C timeout register",
        "fields": [
            {
                "name": "TIMEOUTA",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Bus timeout A\n"
            },
            {
                "name": "TIDLE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Idle clock timeout detection\n"
            },
            {
                "name": "TIMOUTEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Clock timeout enable"
            },
            {
                "name": "TIMEOUTB",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Bus timeout B\n"
            },
            {
                "name": "TEXTEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Extended clock timeout enable"
            }
        ]
    },
    "1073763352": {
        "name": "I2C_ISR",
        "address": 1073763352,
        "size": 32,
        "access": "read-write",
        "desc": "I2C interrupt and status register",
        "fields": [
            {
                "name": "TXE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transmit data register empty (transmitters)\n"
            },
            {
                "name": "TXIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transmit interrupt status (transmitters)\n"
            },
            {
                "name": "RXNE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Receive data register not empty (receivers)\n"
            },
            {
                "name": "ADDR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Address matched (slave mode)\n"
            },
            {
                "name": "NACKF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Not acknowledge received flag\n"
            },
            {
                "name": "STOPF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Stop detection flag\n"
            },
            {
                "name": "TC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transfer complete (master mode)\n"
            },
            {
                "name": "TCR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transfer complete reload\n"
            },
            {
                "name": "BERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Bus error\n"
            },
            {
                "name": "ARLO",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Arbitration lost\n"
            },
            {
                "name": "OVR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Overrun/underrun (slave mode)\n"
            },
            {
                "name": "PECERR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "PEC error in reception\n"
            },
            {
                "name": "TIMEOUT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Timeout or tless thansub>LOWless than/sub> detection flag\n"
            },
            {
                "name": "ALERT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "SMBus alert\n"
            },
            {
                "name": "BUSY",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Bus busy\n"
            },
            {
                "name": "DIR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Transfer direction (slave mode)\n"
            },
            {
                "name": "ADDCODE",
                "bitOffset": 17,
                "bitWidth": 7,
                "desc": "Address match code (slave mode)\n"
            }
        ]
    },
    "1073763356": {
        "name": "I2C_ICR",
        "address": 1073763356,
        "size": 32,
        "access": "write-only",
        "desc": "I2C interrupt clear register",
        "fields": [
            {
                "name": "ADDRCF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Address matched flag clear\n"
            },
            {
                "name": "NACKCF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Not acknowledge flag clear\n"
            },
            {
                "name": "STOPCF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "STOP detection flag clear\n"
            },
            {
                "name": "BERRCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Bus error flag clear\n"
            },
            {
                "name": "ARLOCF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Arbitration lost flag clear\n"
            },
            {
                "name": "OVRCF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Overrun/underrun flag clear\n"
            },
            {
                "name": "PECCF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "PEC error flag clear\n"
            },
            {
                "name": "TIMOUTCF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Timeout detection flag clear\n"
            },
            {
                "name": "ALERTCF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Alert flag clear\n"
            }
        ]
    },
    "1073763360": {
        "name": "I2C_PECR",
        "address": 1073763360,
        "size": 32,
        "access": "read-only",
        "desc": "I2C PEC register",
        "fields": [
            {
                "name": "PEC",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Packet error checking register\n"
            }
        ]
    },
    "1073763364": {
        "name": "I2C_RXDR",
        "address": 1073763364,
        "size": 32,
        "access": "read-only",
        "desc": "I2C receive data register",
        "fields": [
            {
                "name": "RXDATA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "8-bit receive data\n"
            }
        ]
    },
    "1073763368": {
        "name": "I2C_TXDR",
        "address": 1073763368,
        "size": 32,
        "access": "read-write",
        "desc": "I2C transmit data register",
        "fields": [
            {
                "name": "TXDATA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "8-bit transmit data\n"
            }
        ]
    },
    "1073765376": {
        "name": "I3C_CR",
        "address": 1073765376,
        "size": 32,
        "access": "write-only",
        "desc": "I3C message control register",
        "fields": [
            {
                "name": "DCNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Count of data to transfer during a read or write message, in bytes (whatever I3C acts as controller/target)\n"
            },
            {
                "name": "RNW",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Read / non-write message (when I3C acts as controller)\n"
            },
            {
                "name": "ADD",
                "bitOffset": 17,
                "bitWidth": 7,
                "desc": "7-bit I3C dynamic / Iless thansup>2less than/sup>C static target address (when I3C acts as controller)\n"
            },
            {
                "name": "MTYPE",
                "bitOffset": 27,
                "bitWidth": 4,
                "desc": "Message type (whatever I3C acts as controller/target)\n"
            },
            {
                "name": "MEND",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Message end type/last message of a frame (when the I3C acts as controller)"
            }
        ]
    },
    "1073765380": {
        "name": "I3C_CFGR",
        "address": 1073765380,
        "size": 32,
        "access": "read-write",
        "desc": "I3C configuration register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "I3C enable (whatever I3C acts as controller/target)\n"
            },
            {
                "name": "CRINIT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Initial controller/target role\n"
            },
            {
                "name": "NOARBH",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "No arbitrable header after a start (when I3C acts as a controller)\n"
            },
            {
                "name": "RSTPTRN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "HDR reset pattern enable (when I3C acts as a controller)\n"
            },
            {
                "name": "EXITPTRN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "HDR exit pattern enable (when I3C acts as a controller)\n"
            },
            {
                "name": "HKSDAEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "High-keeper enable on SDA line (when I3C acts as a controller)\n"
            },
            {
                "name": "HJACK",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Hot-join request acknowledge (when I3C acts as a controller)\n"
            },
            {
                "name": "RXDMAEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "RX-FIFO DMA request enable (whatever I3C acts as controller/target)\n"
            },
            {
                "name": "RXFLUSH",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "RX-FIFO flush (whatever I3C acts as controller/target)\n"
            },
            {
                "name": "RXTHRES",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "RX-FIFO threshold (whatever I3C acts as controller/target)\n"
            },
            {
                "name": "TXDMAEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "TX-FIFO DMA request enable (whatever I3C acts as controller/target)\n"
            },
            {
                "name": "TXFLUSH",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "TX-FIFO flush (whatever I3C acts as controller/target)\n"
            },
            {
                "name": "TXTHRES",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "TX-FIFO threshold (whatever I3C acts as controller/target)\n"
            },
            {
                "name": "SDMAEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "S-FIFO DMA request enable (when I3C acts as controller)\n"
            },
            {
                "name": "SFLUSH",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "S-FIFO flush (when I3C acts as controller)\n"
            },
            {
                "name": "SMODE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "S-FIFO enable / status receive mode (when I3C acts as controller)\n"
            },
            {
                "name": "TMODE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Transmit mode (when I3C acts as controller)\n"
            },
            {
                "name": "CDMAEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "C-FIFO DMA request enable (when I3C acts as controller)\n"
            },
            {
                "name": "CFLUSH",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "C-FIFO flush (when I3C acts as controller)\n"
            },
            {
                "name": "TSFSET",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Frame transfer set (software trigger) (when I3C acts as controller)\n"
            }
        ]
    },
    "1073765392": {
        "name": "I3C_RDR",
        "address": 1073765392,
        "size": 32,
        "access": "read-only",
        "desc": "I3C receive data byte register",
        "fields": [
            {
                "name": "RDB0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "8-bit received data on I3C bus."
            }
        ]
    },
    "1073765396": {
        "name": "I3C_RDWR",
        "address": 1073765396,
        "size": 32,
        "access": "read-only",
        "desc": "I3C receive data word register",
        "fields": [
            {
                "name": "RDB0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "8-bit received data (earliest byte on I3C bus)."
            },
            {
                "name": "RDB1",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "8-bit received data (next byte after RDB0 on I3C bus)."
            },
            {
                "name": "RDB2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "8-bit received data (next byte after RDB1 on I3C bus)."
            },
            {
                "name": "RDB3",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "8-bit received data (latest byte on I3C bus)."
            }
        ]
    },
    "1073765400": {
        "name": "I3C_TDR",
        "address": 1073765400,
        "size": 32,
        "access": "write-only",
        "desc": "I3C transmit data byte register",
        "fields": [
            {
                "name": "TDB0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "8-bit data to transmit on I3C bus."
            }
        ]
    },
    "1073765404": {
        "name": "I3C_TDWR",
        "address": 1073765404,
        "size": 32,
        "access": "write-only",
        "desc": "I3C transmit data word register",
        "fields": [
            {
                "name": "TDB0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "8-bit transmit data (earliest byte on I3C bus)"
            },
            {
                "name": "TDB1",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "8-bit transmit data (next byte after TDB0[7:0] on I3C bus)."
            },
            {
                "name": "TDB2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "8-bit transmit data (next byte after TDB1[7:0] on I3C bus)."
            },
            {
                "name": "TDB3",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "8-bit transmit data (latest byte on I3C bus)."
            }
        ]
    },
    "1073765408": {
        "name": "I3C_IBIDR",
        "address": 1073765408,
        "size": 32,
        "access": "read-write",
        "desc": "I3C IBI payload data register",
        "fields": [
            {
                "name": "IBIDB0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "8-bit IBI payload data (earliest byte on I3C bus, MDB[7:0] mandatory data byte)."
            },
            {
                "name": "IBIDB1",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "8-bit IBI payload data (next byte on I3C bus after IBIDB0[7:0])."
            },
            {
                "name": "IBIDB2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "8-bit IBI payload data (next byte on I3C bus after IBIDB1[7:0])."
            },
            {
                "name": "IBIDB3",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "8-bit IBI payload data (latest byte on I3C bus)."
            }
        ]
    },
    "1073765412": {
        "name": "I3C_TGTTDR",
        "address": 1073765412,
        "size": 32,
        "access": "read-write",
        "desc": "I3C target transmit configuration register",
        "fields": [
            {
                "name": "TGTTDCNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Transmit data counter, in bytes (when I3C is configured as target)\n"
            },
            {
                "name": "PRELOAD",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Preload of the TX-FIFO (when I3C is configured as target)\n"
            }
        ]
    },
    "1073765424": {
        "name": "I3C_SR",
        "address": 1073765424,
        "size": 32,
        "access": "read-only",
        "desc": "I3C status register",
        "fields": [
            {
                "name": "XDCNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Data counter\n"
            },
            {
                "name": "ABT",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "A private read message is ended prematurely by the target (when the I3C acts as controller)\n"
            },
            {
                "name": "DIR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Message direction\n"
            },
            {
                "name": "MID",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Message identifier/counter of a given frame (when the I3C acts as controller)\n"
            }
        ]
    },
    "1073765428": {
        "name": "I3C_SER",
        "address": 1073765428,
        "size": 32,
        "access": "read-only",
        "desc": "I3C status error register",
        "fields": [
            {
                "name": "CODERR",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Protocol error code/type\n"
            },
            {
                "name": "PERR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Protocol error"
            },
            {
                "name": "STALL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "SCL stall error (when the I3C acts as target)"
            },
            {
                "name": "DOVR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "RX-FIFO overrun or TX-FIFO underrun\n"
            },
            {
                "name": "COVR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "C-FIFO underrun or S-FIFO overrun (when the I3C acts as controller)\n"
            },
            {
                "name": "ANACK",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Address not acknowledged (when the I3C is configured as controller)\n"
            },
            {
                "name": "DNACK",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Data not acknowledged (when the I3C acts as controller)\n"
            },
            {
                "name": "DERR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data error (when the I3C acts as controller)"
            }
        ]
    },
    "1073765440": {
        "name": "I3C_RMR",
        "address": 1073765440,
        "size": 32,
        "access": "read-only",
        "desc": "I3C received message register",
        "fields": [
            {
                "name": "IBIRDCNT",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "IBI received payload data count (when the I3C is configured as controller)\n"
            },
            {
                "name": "RCODE",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Received CCC code (when the I3C is configured as target)\n"
            },
            {
                "name": "RADD",
                "bitOffset": 17,
                "bitWidth": 7,
                "desc": "Received target address (when the I3C is configured as controller)\n"
            }
        ]
    },
    "1073765456": {
        "name": "I3C_EVR",
        "address": 1073765456,
        "size": 32,
        "access": "read-only",
        "desc": "I3C event register",
        "fields": [
            {
                "name": "CFEF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "C-FIFO empty flag (whatever the I3C acts as controller)\n"
            },
            {
                "name": "TXFEF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TX-FIFO empty flag (whatever the I3C acts as controller/target)\n"
            },
            {
                "name": "CFNFF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "C-FIFO not full flag (when the I3C acts as controller)\n"
            },
            {
                "name": "SFNEF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "S-FIFO not empty flag (when the I3C acts as controller)\n"
            },
            {
                "name": "TXFNFF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TX-FIFO not full flag (whatever the I3C acts as controller/target)\n"
            },
            {
                "name": "RXFNEF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RX-FIFO not empty flag (whatever the I3C acts as controller/target)\n"
            },
            {
                "name": "TXLASTF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Last written data byte/word flag (whatever the I3C acts as controller/target)\n"
            },
            {
                "name": "RXLASTF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Last read data byte/word flag (when the I3C acts as controller)\n"
            },
            {
                "name": "FCF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame complete flag (whatever the I3C acts as controller/target)\n"
            },
            {
                "name": "RXTGTENDF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Target-initiated read end flag (when the I3C acts as controller)\n"
            },
            {
                "name": "ERRF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Flag (whatever the I3C acts as controller/target)\n"
            },
            {
                "name": "IBIF",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "IBI flag (when the I3C acts as controller)\n"
            },
            {
                "name": "IBIENDF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "IBI end flag (when the I3C acts as target)\n"
            },
            {
                "name": "CRF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Controller-role request flag (when the I3C acts as controller)\n"
            },
            {
                "name": "CRUPDF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Controller-role update flag (when the I3C acts as target)\n"
            },
            {
                "name": "HJF",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Hot-join flag (when the I3C acts as controller)\n"
            },
            {
                "name": "WKPF",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Wake-up/missed start flag (when the I3C acts as target)\n"
            },
            {
                "name": "GETF",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Get flag (when the I3C acts as target)\n"
            },
            {
                "name": "STAF",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Get status flag (when the I3C acts as target)\n"
            },
            {
                "name": "DAUPDF",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Dynamic address update flag (when the I3C acts as target)\n"
            },
            {
                "name": "MWLUPDF",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Maximum write length update flag (when the I3C acts as target)\n"
            },
            {
                "name": "MRLUPDF",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Maximum read length update flag (when the I3C acts as target)\n"
            },
            {
                "name": "RSTF",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Reset pattern flag (when the I3C acts as target)\n"
            },
            {
                "name": "ASUPDF",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Activity state update flag (when the I3C acts as target)\n"
            },
            {
                "name": "INTUPDF",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Interrupt/controller-role/hot-join update flag (when the I3C acts as target)\n"
            },
            {
                "name": "DEFF",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "DEFTGTS flag (when the I3C acts as target)\n"
            },
            {
                "name": "GRPF",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Group addressing flag (when the I3C acts as target)\n"
            }
        ]
    },
    "1073765460": {
        "name": "I3C_IER",
        "address": 1073765460,
        "size": 32,
        "access": "read-only",
        "desc": "I3C interrupt enable register",
        "fields": [
            {
                "name": "CFNFIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "C-FIFO not full interrupt enable when the I3C acts as controller"
            },
            {
                "name": "SFNEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "S-FIFO not empty interrupt enable when the I3C acts as controller"
            },
            {
                "name": "TXFNFIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TX-FIFO not full interrupt enable (whatever the I3C acts as controller/target)"
            },
            {
                "name": "RXFNEIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RX-FIFO not empty interrupt enable (whatever the I3C acts as controller/target)"
            },
            {
                "name": "FCIE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "frame complete interrupt enable (whatever the I3C acts as controller/target)"
            },
            {
                "name": "RXTGTENDIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "target-initiated read end interrupt enable (when the I3C acts as controller)"
            },
            {
                "name": "ERRIE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "error interrupt enable (whatever the I3C acts as controller/target)"
            },
            {
                "name": "IBIIE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "IBI request interrupt enable (when the I3C acts as controller)"
            },
            {
                "name": "IBIENDIE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "IBI end interrupt enable (when the I3C acts as target)"
            },
            {
                "name": "CRIE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Controller-role request interrupt enable (when the I3C acts as controller)"
            },
            {
                "name": "CRUPDIE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Controller-role update interrupt enable (when the I3C acts as target)"
            },
            {
                "name": "HJIE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Hot-join interrupt enable (when the I3C acts as controller)"
            },
            {
                "name": "WKPIE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Wake-up interrupt enable (when the I3C acts as target)"
            },
            {
                "name": "GETIE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "GETxxx CCC interrupt enable (except GETSTATUS of format 1) (when the I3C acts as target)"
            },
            {
                "name": "STAIE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "format 1 GETSTATUS CCC interrupt enable (when the I3C acts as target)"
            },
            {
                "name": "DAUPDIE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "ENTDAA/RSTDAA/SETNEWDA CCC interrupt enable (when the I3C acts as target)"
            },
            {
                "name": "MWLUPDIE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "SETMWL CCC interrupt enable (when the I3C acts as target)"
            },
            {
                "name": "MRLUPDIE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "SETMRL CCC interrupt enable (when the I3C acts as target)"
            },
            {
                "name": "RSTIE",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "reset pattern interrupt enable (when the I3C acts as target)"
            },
            {
                "name": "ASUPDIE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "ENTASx CCC interrupt enable (when the I3C acts as target)"
            },
            {
                "name": "INTUPDIE",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "ENEC/DISEC CCC interrupt enable (when the I3C acts as target)"
            },
            {
                "name": "DEFIE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "DEFTGTS CCC interrupt enable (when the I3C acts as target)"
            },
            {
                "name": "GRPIE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "DEFGRPA CCC interrupt enable (when the I3C acts as target)"
            }
        ]
    },
    "1073765464": {
        "name": "I3C_CEVR",
        "address": 1073765464,
        "size": 32,
        "access": "write-only",
        "desc": "I3C clear event register",
        "fields": [
            {
                "name": "CFCF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Clear frame complete flag (whatever the I3C acts as controller/target)"
            },
            {
                "name": "CRXTGTENDF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Clear target-initiated read end flag (when the I3C acts as controller)"
            },
            {
                "name": "CERRF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Clear error flag (whatever the I3C acts as controller/target)"
            },
            {
                "name": "CIBIF",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Clear IBI request flag (when the I3C acts as controller)"
            },
            {
                "name": "CIBIENDF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Clear IBI end flag (when the I3C acts as target)"
            },
            {
                "name": "CCRF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Clear controller-role request flag (when the I3C acts as controller)"
            },
            {
                "name": "CCRUPDF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Clear controller-role update flag (when the I3C acts as target)"
            },
            {
                "name": "CHJF",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Clear hot-join flag (when the I3C acts as controller)"
            },
            {
                "name": "CWKPF",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Clear wake-up flag (when the I3C acts as target)"
            },
            {
                "name": "CGETF",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Clear GETxxx CCC flag (except GETSTATUS of format 1) (when the I3C acts as target)"
            },
            {
                "name": "CSTAF",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Clear format 1 GETSTATUS CCC flag (when the I3C acts as target)"
            },
            {
                "name": "CDAUPDF",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Clear ENTDAA/RSTDAA/SETNEWDA CCC flag (when the I3C acts as target)"
            },
            {
                "name": "CMWLUPDF",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Clear SETMWL CCC flag (when the I3C acts as target)"
            },
            {
                "name": "CMRLUPDF",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Clear SETMRL CCC flag (when the I3C acts as target)"
            },
            {
                "name": "CRSTF",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Clear reset pattern flag (when the I3C acts as target)"
            },
            {
                "name": "CASUPDF",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Clear ENTASx CCC flag (when the I3C acts as target)"
            },
            {
                "name": "CINTUPDF",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Clear ENEC/DISEC CCC flag (when the I3C acts as target)"
            },
            {
                "name": "CDEFF",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Clear DEFTGTS CCC flag (when the I3C acts as target)"
            },
            {
                "name": "CGRPF",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Clear DEFGRPA CCC flag (when the I3C acts as target)"
            }
        ]
    },
    "1073765472": {
        "name": "I3C_DEVR0",
        "address": 1073765472,
        "size": 32,
        "access": "read-write",
        "desc": "I3C own device characteristics register",
        "fields": [
            {
                "name": "DAVAL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Dynamic address is valid (when the I3C acts as target)\n"
            },
            {
                "name": "DA",
                "bitOffset": 1,
                "bitWidth": 7,
                "desc": "7-bit dynamic address\n"
            },
            {
                "name": "IBIEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "IBI request enable (when the I3C acts as target)\n"
            },
            {
                "name": "CREN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Controller-role request enable (when the I3C acts as target)\n"
            },
            {
                "name": "HJEN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Hot-join request enable (when the I3C acts as target)\n"
            },
            {
                "name": "AS",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Activity state (when the I3C acts as target)\n"
            },
            {
                "name": "RSTACT",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Reset action/level on received reset pattern (when the I3C acts as target)\n"
            },
            {
                "name": "RSTVAL",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Reset action is valid (when the I3C acts as target)\n"
            }
        ]
    },
    "1073765476": {
        "name": "I3C_DEVR1",
        "address": 1073765476,
        "size": 32,
        "access": "read-write",
        "desc": "I3C device 1 characteristics register",
        "fields": [
            {
                "name": "DA",
                "bitOffset": 1,
                "bitWidth": 7,
                "desc": "Assigned I3C dynamic address to target x (when the I3C acts as controller)\n"
            },
            {
                "name": "IBIACK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "IBI request acknowledge (when the I3C acts as controller)\n"
            },
            {
                "name": "CRACK",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Controller-role request acknowledge (when the I3C acts as controller)\n"
            },
            {
                "name": "IBIDEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "IBI data enable (when the I3C acts as controller)\n"
            },
            {
                "name": "SUSP",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Suspend/stop I3C transfer on received IBI (when the I3C acts as controller)\n"
            },
            {
                "name": "DIS",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "DA[6:0] write disabled (when the I3C acts as controller)\n"
            }
        ]
    },
    "1073765480": {
        "name": "I3C_DEVR2",
        "address": 1073765480,
        "size": 32,
        "access": "read-write",
        "desc": "I3C device 2 characteristics register",
        "fields": [
            {
                "name": "DA",
                "bitOffset": 1,
                "bitWidth": 7,
                "desc": "Assigned I3C dynamic address to target x (when the I3C acts as controller)\n"
            },
            {
                "name": "IBIACK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "IBI request acknowledge (when the I3C acts as controller)\n"
            },
            {
                "name": "CRACK",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Controller-role request acknowledge (when the I3C acts as controller)\n"
            },
            {
                "name": "IBIDEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "IBI data enable (when the I3C acts as controller)\n"
            },
            {
                "name": "SUSP",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Suspend/stop I3C transfer on received IBI (when the I3C acts as controller)\n"
            },
            {
                "name": "DIS",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "DA[6:0] write disabled (when the I3C acts as controller)\n"
            }
        ]
    },
    "1073765484": {
        "name": "I3C_DEVR3",
        "address": 1073765484,
        "size": 32,
        "access": "read-write",
        "desc": "I3C device 3 characteristics register",
        "fields": [
            {
                "name": "DA",
                "bitOffset": 1,
                "bitWidth": 7,
                "desc": "Assigned I3C dynamic address to target x (when the I3C acts as controller)\n"
            },
            {
                "name": "IBIACK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "IBI request acknowledge (when the I3C acts as controller)\n"
            },
            {
                "name": "CRACK",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Controller-role request acknowledge (when the I3C acts as controller)\n"
            },
            {
                "name": "IBIDEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "IBI data enable (when the I3C acts as controller)\n"
            },
            {
                "name": "SUSP",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Suspend/stop I3C transfer on received IBI (when the I3C acts as controller)\n"
            },
            {
                "name": "DIS",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "DA[6:0] write disabled (when the I3C acts as controller)\n"
            }
        ]
    },
    "1073765488": {
        "name": "I3C_DEVR4",
        "address": 1073765488,
        "size": 32,
        "access": "read-write",
        "desc": "I3C device 4 characteristics register",
        "fields": [
            {
                "name": "DA",
                "bitOffset": 1,
                "bitWidth": 7,
                "desc": "Assigned I3C dynamic address to target x (when the I3C acts as controller)\n"
            },
            {
                "name": "IBIACK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "IBI request acknowledge (when the I3C acts as controller)\n"
            },
            {
                "name": "CRACK",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Controller-role request acknowledge (when the I3C acts as controller)\n"
            },
            {
                "name": "IBIDEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "IBI data enable (when the I3C acts as controller)\n"
            },
            {
                "name": "SUSP",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Suspend/stop I3C transfer on received IBI (when the I3C acts as controller)\n"
            },
            {
                "name": "DIS",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "DA[6:0] write disabled (when the I3C acts as controller)\n"
            }
        ]
    },
    "1073765520": {
        "name": "I3C_MAXRLR",
        "address": 1073765520,
        "size": 32,
        "access": "read-write",
        "desc": "I3C maximum read length register",
        "fields": [
            {
                "name": "MRL",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Maximum data read length (when I3C acts as target)\n"
            },
            {
                "name": "IBIP",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "IBI payload data maximum size, in bytes (when I3C acts as target)\n"
            }
        ]
    },
    "1073765524": {
        "name": "I3C_MAXWLR",
        "address": 1073765524,
        "size": 32,
        "access": "read-write",
        "desc": "I3C maximum write length register",
        "fields": [
            {
                "name": "MWL",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Maximum data write length (when I3C acts as target)\n"
            }
        ]
    },
    "1073765536": {
        "name": "I3C_TIMINGR0",
        "address": 1073765536,
        "size": 32,
        "access": "read-write",
        "desc": "I3C timing register 0",
        "fields": [
            {
                "name": "SCLL_PP",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "SCL low duration in I3C push-pull phases, in number of kernel clocks cycles:\n"
            },
            {
                "name": "SCLH_I3C",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "SCL high duration, used for I3C messages (both in push-pull and open-drain phases), in number of kernel clocks cycles:\n"
            },
            {
                "name": "SCLL_OD",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "SCL low duration in open-drain phases, used for legacy Iless thansup>2less than/sup>C messages and for I3C open-drain phases (address phase following a start, ACK phase during controller-initiated messages, and T bit phase during direct/private/IBI payload), in number of kernel clocks cycles:\n"
            },
            {
                "name": "SCLH_I2C",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "SCL high duration, used for legacy Iless thansup>2less than/sup>C messages, in number of kernel clocks cycles:\n"
            }
        ]
    },
    "1073765540": {
        "name": "I3C_TIMINGR1",
        "address": 1073765540,
        "size": 32,
        "access": "read-write",
        "desc": "I3C timing register 1",
        "fields": [
            {
                "name": "AVAL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Number of kernel clock cycles to set a time unit of 1  s, whatever I3C acts as controller or target."
            },
            {
                "name": "ASNCR",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Activity state of the new controller (when I3C acts as active controller)\n"
            },
            {
                "name": "FREE",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Number of kernel clocks cycles that is used to set some MIPI timings like bus free condition time (when the I3C acts as controller)\n"
            },
            {
                "name": "SDA_HD",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "SDA hold time (when the I3C acts as controller), in number of kernel clocks cycles (refer to MIPI timing SDA hold time in push-pull tless thansub>HD_PPless than/sub>):\n"
            }
        ]
    },
    "1073765544": {
        "name": "I3C_TIMINGR2",
        "address": 1073765544,
        "size": 32,
        "access": "read-write",
        "desc": "I3C timing register 2",
        "fields": [
            {
                "name": "STALLT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Controller clock stall enable on T-bit phase of data (and on the ACK/NACK phase of data byte of a legacy Iless thansup>2less than/sup>C read)\n"
            },
            {
                "name": "STALLD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Controller clock stall enable on PAR phase of Data\n"
            },
            {
                "name": "STALLC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Controller clock stall enable on PAR phase of CCC\n"
            },
            {
                "name": "STALLA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Controller clock stall enable on ACK phase\n"
            },
            {
                "name": "STALL",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Controller clock stall time, in number of kernel clock cycles\n"
            }
        ]
    },
    "1073765568": {
        "name": "I3C_BCR",
        "address": 1073765568,
        "size": 32,
        "access": "read-write",
        "desc": "I3C bus characteristics register",
        "fields": [
            {
                "name": "BCR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "max data speed limitation"
            },
            {
                "name": "BCR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "in-band interrupt (IBI) payload"
            },
            {
                "name": "BCR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Controller capable"
            }
        ]
    },
    "1073765572": {
        "name": "I3C_DCR",
        "address": 1073765572,
        "size": 32,
        "access": "read-write",
        "desc": "I3C device characteristics register",
        "fields": [
            {
                "name": "DCR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "device characteristics ID\n"
            }
        ]
    },
    "1073765576": {
        "name": "I3C_GETCAPR",
        "address": 1073765576,
        "size": 32,
        "access": "read-write",
        "desc": "I3C get capability register",
        "fields": [
            {
                "name": "CAPPEND",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "IBI MDB support for pending read notification\n"
            }
        ]
    },
    "1073765580": {
        "name": "I3C_CRCAPR",
        "address": 1073765580,
        "size": 32,
        "access": "read-write",
        "desc": "I3C controller-role capability register",
        "fields": [
            {
                "name": "CAPDHOFF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "delayed controller-role hand-off\n"
            },
            {
                "name": "CAPGRP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "group management support (when acting as controller)\n"
            }
        ]
    },
    "1073765584": {
        "name": "I3C_GETMXDSR",
        "address": 1073765584,
        "size": 32,
        "access": "read-write",
        "desc": "I3C get max data speed register",
        "fields": [
            {
                "name": "HOFFAS",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Controller hand-off activity state\n"
            },
            {
                "name": "FMT",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "GETMXDS CCC format\n"
            },
            {
                "name": "RDTURN",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "programmed byte of the 3-byte MaxRdTurn (maximum read turnaround byte)\n"
            },
            {
                "name": "TSCO",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "clock-to-data turnaround time (tless thansub>SCOless than/sub>)\n"
            }
        ]
    },
    "1073765588": {
        "name": "I3C_EPIDR",
        "address": 1073765588,
        "size": 32,
        "access": "read-write",
        "desc": "I3C extended provisioned ID register",
        "fields": [
            {
                "name": "MIPIID",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "4-bit MIPI Instance ID\n"
            },
            {
                "name": "IDTSEL",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "provisioned ID type selector\n"
            },
            {
                "name": "MIPIMID",
                "bitOffset": 17,
                "bitWidth": 15,
                "desc": "15-bit MIPI manufacturer ID\n"
            }
        ]
    },
    "1073939456": {
        "name": "ICACHE_CR",
        "address": 1073939456,
        "size": 32,
        "access": "read-write",
        "desc": "ICACHE control register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "enable"
            },
            {
                "name": "CACHEINV",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "cache invalidation\n"
            },
            {
                "name": "WAYSEL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "cache associativity mode selection\n"
            },
            {
                "name": "HITMEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "hit monitor enable"
            },
            {
                "name": "MISSMEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "miss monitor enable"
            },
            {
                "name": "HITMRST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "hit monitor reset"
            },
            {
                "name": "MISSMRST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "miss monitor reset"
            }
        ]
    },
    "1073939460": {
        "name": "ICACHE_SR",
        "address": 1073939460,
        "size": 32,
        "access": "read-only",
        "desc": "ICACHE status register",
        "fields": [
            {
                "name": "BUSYF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "busy flag"
            },
            {
                "name": "BSYENDF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "busy end flag"
            },
            {
                "name": "ERRF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "cache error flag"
            }
        ]
    },
    "1073939464": {
        "name": "ICACHE_IER",
        "address": 1073939464,
        "size": 32,
        "access": "read-write",
        "desc": "ICACHE interrupt enable register",
        "fields": [
            {
                "name": "BSYENDIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "interrupt enable on busy end\n"
            },
            {
                "name": "ERRIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "interrupt enable on cache error\n"
            }
        ]
    },
    "1073939468": {
        "name": "ICACHE_FCR",
        "address": 1073939468,
        "size": 32,
        "access": "write-only",
        "desc": "ICACHE flag clear register",
        "fields": [
            {
                "name": "CBSYENDF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "clear busy end flag\n"
            },
            {
                "name": "CERRF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "clear cache error flag\n"
            }
        ]
    },
    "1073939472": {
        "name": "ICACHE_HMONR",
        "address": 1073939472,
        "size": 32,
        "access": "read-only",
        "desc": "ICACHE hit monitor register",
        "fields": [
            {
                "name": "HITMON",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "cache hit monitor counter"
            }
        ]
    },
    "1073939476": {
        "name": "ICACHE_MMONR",
        "address": 1073939476,
        "size": 32,
        "access": "read-only",
        "desc": "ICACHE miss monitor register",
        "fields": [
            {
                "name": "MISSMON",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "cache miss monitor counter"
            }
        ]
    },
    "1073939488": {
        "name": "ICACHE_CRR0",
        "address": 1073939488,
        "size": 32,
        "access": "read-write",
        "desc": "ICACHE region 0 configuration register",
        "fields": [
            {
                "name": "BASEADDR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "base address for region x\n"
            },
            {
                "name": "RSIZE",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "size for region x"
            },
            {
                "name": "REN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "enable for region x"
            },
            {
                "name": "REMAPADDR",
                "bitOffset": 16,
                "bitWidth": 11,
                "desc": "remapped address for region x\n"
            },
            {
                "name": "MSTSEL",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "AHB cache master selection for region x"
            },
            {
                "name": "HBURST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "output burst type for region x"
            }
        ]
    },
    "1073939492": {
        "name": "ICACHE_CRR1",
        "address": 1073939492,
        "size": 32,
        "access": "read-write",
        "desc": "ICACHE region 1 configuration register",
        "fields": [
            {
                "name": "BASEADDR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "base address for region x\n"
            },
            {
                "name": "RSIZE",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "size for region x"
            },
            {
                "name": "REN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "enable for region x"
            },
            {
                "name": "REMAPADDR",
                "bitOffset": 16,
                "bitWidth": 11,
                "desc": "remapped address for region x\n"
            },
            {
                "name": "MSTSEL",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "AHB cache master selection for region x"
            },
            {
                "name": "HBURST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "output burst type for region x"
            }
        ]
    },
    "1073939496": {
        "name": "ICACHE_CRR2",
        "address": 1073939496,
        "size": 32,
        "access": "read-write",
        "desc": "ICACHE region 2 configuration register",
        "fields": [
            {
                "name": "BASEADDR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "base address for region x\n"
            },
            {
                "name": "RSIZE",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "size for region x"
            },
            {
                "name": "REN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "enable for region x"
            },
            {
                "name": "REMAPADDR",
                "bitOffset": 16,
                "bitWidth": 11,
                "desc": "remapped address for region x\n"
            },
            {
                "name": "MSTSEL",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "AHB cache master selection for region x"
            },
            {
                "name": "HBURST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "output burst type for region x"
            }
        ]
    },
    "1073939500": {
        "name": "ICACHE_CRR3",
        "address": 1073939500,
        "size": 32,
        "access": "read-write",
        "desc": "ICACHE region 3 configuration register",
        "fields": [
            {
                "name": "BASEADDR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "base address for region x\n"
            },
            {
                "name": "RSIZE",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "size for region x"
            },
            {
                "name": "REN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "enable for region x"
            },
            {
                "name": "REMAPADDR",
                "bitOffset": 16,
                "bitWidth": 11,
                "desc": "remapped address for region x\n"
            },
            {
                "name": "MSTSEL",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "AHB cache master selection for region x"
            },
            {
                "name": "HBURST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "output burst type for region x"
            }
        ]
    },
    "1073754112": {
        "name": "IWDG_KR",
        "address": 1073754112,
        "size": 32,
        "access": "write-only",
        "desc": "IWDG key register",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Key value (write only, read 0x0000)\n"
            }
        ]
    },
    "1073754116": {
        "name": "IWDG_PR",
        "address": 1073754116,
        "size": 32,
        "access": "read-write",
        "desc": "IWDG prescaler register",
        "fields": [
            {
                "name": "PR",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Prescaler divider\n"
            }
        ]
    },
    "1073754120": {
        "name": "IWDG_RLR",
        "address": 1073754120,
        "size": 32,
        "access": "read-write",
        "desc": "IWDG reload register",
        "fields": [
            {
                "name": "RL",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Watchdog counter reload value\n"
            }
        ]
    },
    "1073754124": {
        "name": "IWDG_SR",
        "address": 1073754124,
        "size": 32,
        "access": "read-only",
        "desc": "IWDG status register",
        "fields": [
            {
                "name": "PVU",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Watchdog prescaler value update\n"
            },
            {
                "name": "RVU",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Watchdog counter reload value update\n"
            },
            {
                "name": "WVU",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Watchdog counter window value update\n"
            },
            {
                "name": "EWU",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Watchdog interrupt comparator value update\n"
            },
            {
                "name": "ONF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Watchdog enable status bit\n"
            },
            {
                "name": "EWIF",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Watchdog early interrupt flag\n"
            }
        ]
    },
    "1073754128": {
        "name": "IWDG_WINR",
        "address": 1073754128,
        "size": 32,
        "access": "read-write",
        "desc": "IWDG window register",
        "fields": [
            {
                "name": "WIN",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Watchdog counter window value\n"
            }
        ]
    },
    "1073754132": {
        "name": "IWDG_EWCR",
        "address": 1073754132,
        "size": 32,
        "access": "read-write",
        "desc": "IWDG early wake-up interrupt register",
        "fields": [
            {
                "name": "EWIT",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Watchdog counter window value\n"
            },
            {
                "name": "EWIC",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Watchdog early interrupt acknowledge\n"
            },
            {
                "name": "EWIE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Watchdog early interrupt enable\n"
            }
        ]
    },
    "1140868096": {
        "name": "LPTIM1_ISR",
        "address": 1140868096,
        "size": 32,
        "access": "read-only",
        "desc": "LPTIM1 interrupt and status register [alternate]",
        "fields": [
            {
                "name": "CC1IF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Compare 1 interrupt flag\n"
            },
            {
                "name": "ARRM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Autoreload match\n"
            },
            {
                "name": "EXTTRIG",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "External trigger edge event\n"
            },
            {
                "name": "CMP1OK",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Compare register 1 update OK\n"
            },
            {
                "name": "ARROK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Autoreload register update OK\n"
            },
            {
                "name": "UP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Counter direction change down to up\n"
            },
            {
                "name": "DOWN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Counter direction change up to down\n"
            },
            {
                "name": "UE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "LPTIM update event occurred\n"
            },
            {
                "name": "REPOK",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Repetition register update OK\n"
            },
            {
                "name": "CC2IF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Compare 2 interrupt flag\n"
            },
            {
                "name": "CMP2OK",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Compare register 2 update OK\n"
            },
            {
                "name": "DIEROK",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Interrupt enable register update OK\n"
            }
        ]
    },
    "1140868100": {
        "name": "LPTIM1_ICR",
        "address": 1140868100,
        "size": 32,
        "access": "write-only",
        "desc": "LPTIM1 interrupt clear register [alternate]",
        "fields": [
            {
                "name": "CC1CF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/compare 1 clear flag\n"
            },
            {
                "name": "ARRMCF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Autoreload match clear flag\n"
            },
            {
                "name": "EXTTRIGCF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "External trigger valid edge clear flag\n"
            },
            {
                "name": "CMP1OKCF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Compare register 1 update OK clear flag\n"
            },
            {
                "name": "ARROKCF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Autoreload register update OK clear flag\n"
            },
            {
                "name": "UPCF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Direction change to UP clear flag\n"
            },
            {
                "name": "DOWNCF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Direction change to down clear flag\n"
            },
            {
                "name": "UECF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Update event clear flag\n"
            },
            {
                "name": "REPOKCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Repetition register update OK clear flag\n"
            },
            {
                "name": "CC2CF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/compare 2 clear flag\n"
            },
            {
                "name": "CMP2OKCF",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Compare register 2 update OK clear flag\n"
            },
            {
                "name": "DIEROKCF",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Interrupt enable register update OK clear flag\n"
            }
        ]
    },
    "1140868104": {
        "name": "LPTIM1_DIER",
        "address": 1140868104,
        "size": 32,
        "access": "read-write",
        "desc": "LPTIM1 interrupt enable register [alternate]",
        "fields": [
            {
                "name": "CC1IE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt enable"
            },
            {
                "name": "ARRMIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Autoreload match Interrupt Enable"
            },
            {
                "name": "EXTTRIGIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "External trigger valid edge Interrupt Enable"
            },
            {
                "name": "CMP1OKIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Compare register 1 update OK interrupt enable"
            },
            {
                "name": "ARROKIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Autoreload register update OK Interrupt Enable"
            },
            {
                "name": "UPIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Direction change to UP Interrupt Enable\n"
            },
            {
                "name": "DOWNIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Direction change to down Interrupt Enable\n"
            },
            {
                "name": "UEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Update event interrupt enable"
            },
            {
                "name": "REPOKIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Repetition register update OK interrupt Enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/compare 2 interrupt enable\n"
            },
            {
                "name": "CMP2OKIE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Compare register 2 update OK interrupt enable\n"
            },
            {
                "name": "UEDE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Update event DMA request enable\n"
            }
        ]
    },
    "1140868108": {
        "name": "LPTIM_CFGR",
        "address": 1140868108,
        "size": 32,
        "access": "read-write",
        "desc": "LPTIM configuration register",
        "fields": [
            {
                "name": "CKSEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clock selector\n"
            },
            {
                "name": "CKPOL",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Clock Polarity\n"
            },
            {
                "name": "CKFLT",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Configurable digital filter for external clock\n"
            },
            {
                "name": "TRGFLT",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Configurable digital filter for trigger\n"
            },
            {
                "name": "PRESC",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "Clock prescaler\n"
            },
            {
                "name": "TRIGSEL",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "Trigger selector\n"
            },
            {
                "name": "TRIGEN",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Trigger enable and polarity\n"
            },
            {
                "name": "TIMOUT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Timeout enable\n"
            },
            {
                "name": "WAVE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Waveform shape\n"
            },
            {
                "name": "WAVPOL",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Waveform shape polarity\n"
            },
            {
                "name": "PRELOAD",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Registers update mode\n"
            },
            {
                "name": "COUNTMODE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "counter mode enabled\n"
            },
            {
                "name": "ENC",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Encoder mode enable\n"
            }
        ]
    },
    "1140868112": {
        "name": "LPTIM_CR",
        "address": 1140868112,
        "size": 32,
        "access": "read-write",
        "desc": "LPTIM control register",
        "fields": [
            {
                "name": "ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LPTIM enable\n"
            },
            {
                "name": "SNGSTRT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LPTIM start in Single mode\n"
            },
            {
                "name": "CNTSTRT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Timer start in Continuous mode\n"
            },
            {
                "name": "COUNTRST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Counter reset\n"
            },
            {
                "name": "RSTARE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reset after read enable\n"
            }
        ]
    },
    "1140868116": {
        "name": "LPTIM_CCR1",
        "address": 1140868116,
        "size": 32,
        "access": "read-write",
        "desc": "LPTIM compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/compare 1 value\n"
            }
        ]
    },
    "1140868120": {
        "name": "LPTIM_ARR",
        "address": 1140868120,
        "size": 32,
        "access": "read-write",
        "desc": "LPTIM autoreload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto reload value\n"
            }
        ]
    },
    "1140868124": {
        "name": "LPTIM_CNT",
        "address": 1140868124,
        "size": 32,
        "access": "read-only",
        "desc": "LPTIM counter register",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Counter value\n"
            }
        ]
    },
    "1140868132": {
        "name": "LPTIM_CFGR2",
        "address": 1140868132,
        "size": 32,
        "access": "read-write",
        "desc": "LPTIM configuration register 2",
        "fields": [
            {
                "name": "IN1SEL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "LPTIM input 1 selection\n"
            },
            {
                "name": "IN2SEL",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "LPTIM input 2 selection\n"
            },
            {
                "name": "IC1SEL",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "LPTIM input capture 1 selection\n"
            },
            {
                "name": "IC2SEL",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "LPTIM input capture 2 selection\n"
            }
        ]
    },
    "1140868136": {
        "name": "LPTIM_RCR",
        "address": 1140868136,
        "size": 32,
        "access": "read-write",
        "desc": "LPTIM repetition register",
        "fields": [
            {
                "name": "REP",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Repetition register value\n"
            }
        ]
    },
    "1140868140": {
        "name": "LPTIM_CCMR1",
        "address": 1140868140,
        "size": 32,
        "access": "read-write",
        "desc": "LPTIM capture/compare mode register 1",
        "fields": [
            {
                "name": "CC1SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/compare 1 selection\n"
            },
            {
                "name": "CC1E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 output enable."
            },
            {
                "name": "CC1P",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Capture/compare 1 output polarity."
            },
            {
                "name": "IC1PSC",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Input capture 1 prescaler\n"
            },
            {
                "name": "IC1F",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Input capture 1 filter\n"
            },
            {
                "name": "CC2SEL",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Capture/compare 2 selection\n"
            },
            {
                "name": "CC2E",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Capture/compare 2 output enable."
            },
            {
                "name": "CC2P",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Capture/compare 2 output polarity."
            },
            {
                "name": "IC2PSC",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Input capture 2 prescaler\n"
            },
            {
                "name": "IC2F",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Input capture 2 filter\n"
            }
        ]
    },
    "1140868148": {
        "name": "LPTIM_CCR2",
        "address": 1140868148,
        "size": 32,
        "access": "read-write",
        "desc": "LPTIM compare register 2",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/compare 2 value\n"
            }
        ]
    },
    "1073779712": {
        "name": "LPTIM2_ISR",
        "address": 1073779712,
        "size": 32,
        "access": "read-only",
        "desc": "LPTIM2 interrupt and status register [alternate]",
        "fields": [
            {
                "name": "CC1IF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Compare 1 interrupt flag\n"
            },
            {
                "name": "ARRM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Autoreload match\n"
            },
            {
                "name": "EXTTRIG",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "External trigger edge event\n"
            },
            {
                "name": "CMP1OK",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Compare register 1 update OK\n"
            },
            {
                "name": "ARROK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Autoreload register update OK\n"
            },
            {
                "name": "UP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Counter direction change down to up\n"
            },
            {
                "name": "DOWN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Counter direction change up to down\n"
            },
            {
                "name": "UE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "LPTIM update event occurred\n"
            },
            {
                "name": "REPOK",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Repetition register update OK\n"
            },
            {
                "name": "CC2IF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Compare 2 interrupt flag\n"
            },
            {
                "name": "CMP2OK",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Compare register 2 update OK\n"
            },
            {
                "name": "DIEROK",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Interrupt enable register update OK\n"
            }
        ]
    },
    "1073779716": {
        "name": "LPTIM2_ICR",
        "address": 1073779716,
        "size": 32,
        "access": "write-only",
        "desc": "LPTIM2 interrupt clear register [alternate]",
        "fields": [
            {
                "name": "CC1CF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/compare 1 clear flag\n"
            },
            {
                "name": "ARRMCF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Autoreload match clear flag\n"
            },
            {
                "name": "EXTTRIGCF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "External trigger valid edge clear flag\n"
            },
            {
                "name": "CMP1OKCF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Compare register 1 update OK clear flag\n"
            },
            {
                "name": "ARROKCF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Autoreload register update OK clear flag\n"
            },
            {
                "name": "UPCF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Direction change to UP clear flag\n"
            },
            {
                "name": "DOWNCF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Direction change to down clear flag\n"
            },
            {
                "name": "UECF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Update event clear flag\n"
            },
            {
                "name": "REPOKCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Repetition register update OK clear flag\n"
            },
            {
                "name": "CC2CF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/compare 2 clear flag\n"
            },
            {
                "name": "CMP2OKCF",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Compare register 2 update OK clear flag\n"
            },
            {
                "name": "DIEROKCF",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Interrupt enable register update OK clear flag\n"
            }
        ]
    },
    "1073779720": {
        "name": "LPTIM2_DIER",
        "address": 1073779720,
        "size": 32,
        "access": "read-write",
        "desc": "LPTIM2 interrupt enable register [alternate]",
        "fields": [
            {
                "name": "CC1IE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt enable"
            },
            {
                "name": "ARRMIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Autoreload match Interrupt Enable"
            },
            {
                "name": "EXTTRIGIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "External trigger valid edge Interrupt Enable"
            },
            {
                "name": "CMP1OKIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Compare register 1 update OK interrupt enable"
            },
            {
                "name": "ARROKIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Autoreload register update OK Interrupt Enable"
            },
            {
                "name": "UPIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Direction change to UP Interrupt Enable\n"
            },
            {
                "name": "DOWNIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Direction change to down Interrupt Enable\n"
            },
            {
                "name": "UEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Update event interrupt enable"
            },
            {
                "name": "REPOKIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Repetition register update OK interrupt Enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/compare 2 interrupt enable\n"
            },
            {
                "name": "CMP2OKIE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Compare register 2 update OK interrupt enable\n"
            },
            {
                "name": "UEDE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Update event DMA request enable\n"
            }
        ]
    },
    "1073779724": {
        "name": "LPTIM_CFGR",
        "address": 1073779724,
        "size": 32,
        "access": "read-write",
        "desc": "LPTIM configuration register",
        "fields": [
            {
                "name": "CKSEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clock selector\n"
            },
            {
                "name": "CKPOL",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Clock Polarity\n"
            },
            {
                "name": "CKFLT",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Configurable digital filter for external clock\n"
            },
            {
                "name": "TRGFLT",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Configurable digital filter for trigger\n"
            },
            {
                "name": "PRESC",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "Clock prescaler\n"
            },
            {
                "name": "TRIGSEL",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "Trigger selector\n"
            },
            {
                "name": "TRIGEN",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Trigger enable and polarity\n"
            },
            {
                "name": "TIMOUT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Timeout enable\n"
            },
            {
                "name": "WAVE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Waveform shape\n"
            },
            {
                "name": "WAVPOL",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Waveform shape polarity\n"
            },
            {
                "name": "PRELOAD",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Registers update mode\n"
            },
            {
                "name": "COUNTMODE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "counter mode enabled\n"
            },
            {
                "name": "ENC",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Encoder mode enable\n"
            }
        ]
    },
    "1073779728": {
        "name": "LPTIM_CR",
        "address": 1073779728,
        "size": 32,
        "access": "read-write",
        "desc": "LPTIM control register",
        "fields": [
            {
                "name": "ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LPTIM enable\n"
            },
            {
                "name": "SNGSTRT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LPTIM start in Single mode\n"
            },
            {
                "name": "CNTSTRT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Timer start in Continuous mode\n"
            },
            {
                "name": "COUNTRST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Counter reset\n"
            },
            {
                "name": "RSTARE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reset after read enable\n"
            }
        ]
    },
    "1073779732": {
        "name": "LPTIM_CCR1",
        "address": 1073779732,
        "size": 32,
        "access": "read-write",
        "desc": "LPTIM compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/compare 1 value\n"
            }
        ]
    },
    "1073779736": {
        "name": "LPTIM_ARR",
        "address": 1073779736,
        "size": 32,
        "access": "read-write",
        "desc": "LPTIM autoreload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto reload value\n"
            }
        ]
    },
    "1073779740": {
        "name": "LPTIM_CNT",
        "address": 1073779740,
        "size": 32,
        "access": "read-only",
        "desc": "LPTIM counter register",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Counter value\n"
            }
        ]
    },
    "1073779748": {
        "name": "LPTIM_CFGR2",
        "address": 1073779748,
        "size": 32,
        "access": "read-write",
        "desc": "LPTIM configuration register 2",
        "fields": [
            {
                "name": "IN1SEL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "LPTIM input 1 selection\n"
            },
            {
                "name": "IN2SEL",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "LPTIM input 2 selection\n"
            },
            {
                "name": "IC1SEL",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "LPTIM input capture 1 selection\n"
            },
            {
                "name": "IC2SEL",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "LPTIM input capture 2 selection\n"
            }
        ]
    },
    "1073779752": {
        "name": "LPTIM_RCR",
        "address": 1073779752,
        "size": 32,
        "access": "read-write",
        "desc": "LPTIM repetition register",
        "fields": [
            {
                "name": "REP",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Repetition register value\n"
            }
        ]
    },
    "1073779756": {
        "name": "LPTIM_CCMR1",
        "address": 1073779756,
        "size": 32,
        "access": "read-write",
        "desc": "LPTIM capture/compare mode register 1",
        "fields": [
            {
                "name": "CC1SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/compare 1 selection\n"
            },
            {
                "name": "CC1E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 output enable."
            },
            {
                "name": "CC1P",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Capture/compare 1 output polarity."
            },
            {
                "name": "IC1PSC",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Input capture 1 prescaler\n"
            },
            {
                "name": "IC1F",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Input capture 1 filter\n"
            },
            {
                "name": "CC2SEL",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Capture/compare 2 selection\n"
            },
            {
                "name": "CC2E",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Capture/compare 2 output enable."
            },
            {
                "name": "CC2P",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Capture/compare 2 output polarity."
            },
            {
                "name": "IC2PSC",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Input capture 2 prescaler\n"
            },
            {
                "name": "IC2F",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Input capture 2 filter\n"
            }
        ]
    },
    "1073779764": {
        "name": "LPTIM_CCR2",
        "address": 1073779764,
        "size": 32,
        "access": "read-write",
        "desc": "LPTIM compare register 2",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/compare 2 value\n"
            }
        ]
    },
    "1140859904": {
        "name": "LPUART_CR1",
        "address": 1140859904,
        "size": 32,
        "access": "read-write",
        "desc": "LPUART control register 1",
        "fields": [
            {
                "name": "UE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LPUART enable\n"
            },
            {
                "name": "UESM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LPUART enable in low-power mode\n"
            },
            {
                "name": "RE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Receiver enable\n"
            },
            {
                "name": "TE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transmitter enable\n"
            },
            {
                "name": "IDLEIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLE interrupt enable\n"
            },
            {
                "name": "RXFNEIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXFIFO not empty interrupt enable\n"
            },
            {
                "name": "TCIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete interrupt enable\n"
            },
            {
                "name": "TXFNFIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TXFIFO not full interrupt enable\n"
            },
            {
                "name": "PEIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PE interrupt enable\n"
            },
            {
                "name": "PS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Parity selection\n"
            },
            {
                "name": "PCE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Parity control enable\n"
            },
            {
                "name": "WAKE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Receiver wake-up method\n"
            },
            {
                "name": "M0",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Word length\n"
            },
            {
                "name": "MME",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Mute mode enable\n"
            },
            {
                "name": "CMIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Character match interrupt enable\n"
            },
            {
                "name": "DEDT",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "Driver Enable deassertion time\n"
            },
            {
                "name": "DEAT",
                "bitOffset": 21,
                "bitWidth": 5,
                "desc": "Driver Enable assertion time\n"
            },
            {
                "name": "M1",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Word length\n"
            },
            {
                "name": "FIFOEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "FIFO mode enable\n"
            },
            {
                "name": "TXFEIE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "TXFIFO empty interrupt enable\n"
            },
            {
                "name": "RXFFIE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "RXFIFO Full interrupt enable\n"
            }
        ]
    },
    "1140859908": {
        "name": "LPUART_CR2",
        "address": 1140859908,
        "size": 32,
        "access": "read-write",
        "desc": "LPUART control register 2",
        "fields": [
            {
                "name": "ADDM7",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "7-bit Address Detection/4-bit Address Detection\n"
            },
            {
                "name": "STOP",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "STOP bits\n"
            },
            {
                "name": "SWAP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Swap TX/RX pins\n"
            },
            {
                "name": "RXINV",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "RX pin active level inversion\n"
            },
            {
                "name": "TXINV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TX pin active level inversion\n"
            },
            {
                "name": "DATAINV",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Binary data inversion\n"
            },
            {
                "name": "MSBFIRST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Most significant bit first\n"
            },
            {
                "name": "ADD",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Address of the LPUART node\n"
            }
        ]
    },
    "1140859912": {
        "name": "LPUART_CR3",
        "address": 1140859912,
        "size": 32,
        "access": "read-write",
        "desc": "LPUART control register 3",
        "fields": [
            {
                "name": "EIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Error interrupt enable\n"
            },
            {
                "name": "HDSEL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Half-duplex selection\n"
            },
            {
                "name": "DMAR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "DMA enable receiver\n"
            },
            {
                "name": "DMAT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "DMA enable transmitter\n"
            },
            {
                "name": "RTSE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "RTS enable\n"
            },
            {
                "name": "CTSE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTS enable\n"
            },
            {
                "name": "CTSIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTS interrupt enable"
            },
            {
                "name": "OVRDIS",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Overrun Disable\n"
            },
            {
                "name": "DDRE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DMA Disable on reception Error\n"
            },
            {
                "name": "DEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Driver enable mode\n"
            },
            {
                "name": "DEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Driver enable polarity selection\n"
            },
            {
                "name": "WUS0",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Wake-up from low-power mode interrupt flag selection\n"
            },
            {
                "name": "WUS1",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Wake-up from low-power mode interrupt flag selection\n"
            },
            {
                "name": "WUFIE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Wake-up from low-power mode interrupt enable\n"
            },
            {
                "name": "TXFTIE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "TXFIFO threshold interrupt enable\n"
            },
            {
                "name": "RXFTCFG",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "Receive FIFO threshold configuration\n"
            },
            {
                "name": "RXFTIE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "RXFIFO threshold interrupt enable\n"
            },
            {
                "name": "TXFTCFG",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "TXFIFO threshold configuration\n"
            }
        ]
    },
    "1140859916": {
        "name": "LPUART_BRR",
        "address": 1140859916,
        "size": 32,
        "access": "read-write",
        "desc": "LPUART baud rate register",
        "fields": [
            {
                "name": "BRR",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "LPUART baud rate division (LPUARTDIV)"
            }
        ]
    },
    "1140859928": {
        "name": "LPUART_RQR",
        "address": 1140859928,
        "size": 32,
        "access": "write-only",
        "desc": "LPUART request register",
        "fields": [
            {
                "name": "SBKRQ",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Send break request\n"
            },
            {
                "name": "MMRQ",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Mute mode request\n"
            },
            {
                "name": "RXFRQ",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Receive data flush request\n"
            },
            {
                "name": "TXFRQ",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transmit data flush request\n"
            }
        ]
    },
    "1140859932": {
        "name": "LPUART_ISR",
        "address": 1140859932,
        "size": 32,
        "access": "read-only",
        "desc": "LPUART interrupt and status register",
        "fields": [
            {
                "name": "PE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Parity error\n"
            },
            {
                "name": "FE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Framing error\n"
            },
            {
                "name": "NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Start bit noise detection flag\n"
            },
            {
                "name": "ORE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Overrun error\n"
            },
            {
                "name": "IDLE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Idle line detected\n"
            },
            {
                "name": "RXFNE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXFIFO not empty\n"
            },
            {
                "name": "TC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete\n"
            },
            {
                "name": "TXFNF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TXFIFO not full\n"
            },
            {
                "name": "CTSIF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTS interrupt flag\n"
            },
            {
                "name": "CTS",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTS flag\n"
            },
            {
                "name": "BUSY",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Busy flag\n"
            },
            {
                "name": "CMF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Character match flag\n"
            },
            {
                "name": "SBKF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Send break flag\n"
            },
            {
                "name": "RWU",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Receiver wake-up from mute mode\n"
            },
            {
                "name": "WUF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Wake-up from low-power mode flag\n"
            },
            {
                "name": "TEACK",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Transmit enable acknowledge flag\n"
            },
            {
                "name": "REACK",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Receive enable acknowledge flag\n"
            },
            {
                "name": "TXFE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "TXFIFO Empty\n"
            },
            {
                "name": "RXFF",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "RXFIFO Full\n"
            },
            {
                "name": "RXFT",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "RXFIFO threshold flag\n"
            },
            {
                "name": "TXFT",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "TXFIFO threshold flag\n"
            }
        ]
    },
    "1140859936": {
        "name": "LPUART_ICR",
        "address": 1140859936,
        "size": 32,
        "access": "write-only",
        "desc": "LPUART interrupt flag clear register",
        "fields": [
            {
                "name": "PECF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Parity error clear flag\n"
            },
            {
                "name": "FECF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Framing error clear flag\n"
            },
            {
                "name": "NECF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Noise detected clear flag\n"
            },
            {
                "name": "ORECF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Overrun error clear flag\n"
            },
            {
                "name": "IDLECF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Idle line detected clear flag\n"
            },
            {
                "name": "TCCF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete clear flag\n"
            },
            {
                "name": "CTSCF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTS clear flag\n"
            },
            {
                "name": "CMCF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Character match clear flag\n"
            },
            {
                "name": "WUCF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Wake-up from low-power mode clear flag\n"
            }
        ]
    },
    "1140859940": {
        "name": "LPUART_RDR",
        "address": 1140859940,
        "size": 32,
        "access": "read-only",
        "desc": "LPUART receive data register",
        "fields": [
            {
                "name": "RDR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Receive data value\n"
            }
        ]
    },
    "1140859944": {
        "name": "LPUART_TDR",
        "address": 1140859944,
        "size": 32,
        "access": "read-write",
        "desc": "LPUART transmit data register",
        "fields": [
            {
                "name": "TDR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Transmit data value\n"
            }
        ]
    },
    "1140859948": {
        "name": "LPUART_PRESC",
        "address": 1140859948,
        "size": 32,
        "access": "read-write",
        "desc": "LPUART prescaler register",
        "fields": [
            {
                "name": "PRESCALER",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Clock prescaler\n"
            }
        ]
    },
    "1191187456": {
        "name": "OCTOSPI_CR",
        "address": 1191187456,
        "size": 32,
        "access": "read-write",
        "desc": "OCTOSPI control register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable\n"
            },
            {
                "name": "ABORT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Abort request\n"
            },
            {
                "name": "DMAEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "DMA enable\n"
            },
            {
                "name": "TCEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Timeout counter enable\n"
            },
            {
                "name": "DMM",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Dual-memory configuration\n"
            },
            {
                "name": "MSEL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "External memory select\n"
            },
            {
                "name": "FTHRES",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "FIFO threshold level\n"
            },
            {
                "name": "TEIE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Transfer error interrupt enable\n"
            },
            {
                "name": "TCIE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt enable\n"
            },
            {
                "name": "FTIE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "FIFO threshold interrupt enable\n"
            },
            {
                "name": "SMIE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Status-match interrupt enable\n"
            },
            {
                "name": "TOIE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Timeout interrupt enable\n"
            },
            {
                "name": "APMS",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Automatic status-polling mode stop\n"
            },
            {
                "name": "PMM",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Polling match mode\n"
            },
            {
                "name": "FMODE",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Functional mode\n"
            }
        ]
    },
    "1191187464": {
        "name": "OCTOSPI_DCR1",
        "address": 1191187464,
        "size": 32,
        "access": "read-write",
        "desc": "OCTOSPI device configuration register 1",
        "fields": [
            {
                "name": "CKMODE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clock mode 0/mode 3\n"
            },
            {
                "name": "FRCK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Free running clock\n"
            },
            {
                "name": "DLYBYP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Delay block bypass"
            },
            {
                "name": "CSHT",
                "bitOffset": 8,
                "bitWidth": 6,
                "desc": "Chip-select high time\n"
            },
            {
                "name": "DEVSIZE",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "Device size\n"
            },
            {
                "name": "MTYP",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Memory type\n"
            }
        ]
    },
    "1191187468": {
        "name": "OCTOSPI_DCR2",
        "address": 1191187468,
        "size": 32,
        "access": "read-write",
        "desc": "OCTOSPI device configuration register 2",
        "fields": [
            {
                "name": "PRESCALER",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Clock prescaler\n"
            },
            {
                "name": "WRAPSIZE",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "Wrap size\n"
            }
        ]
    },
    "1191187472": {
        "name": "OCTOSPI_DCR3",
        "address": 1191187472,
        "size": 32,
        "access": "read-write",
        "desc": "OCTOSPI device configuration register 3",
        "fields": [
            {
                "name": "CSBOUND",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "NCS boundary\n"
            }
        ]
    },
    "1191187476": {
        "name": "OCTOSPI_DCR4",
        "address": 1191187476,
        "size": 32,
        "access": "read-write",
        "desc": "OCTOSPI device configuration register 4",
        "fields": [
            {
                "name": "REFRESH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Refresh rate\n"
            }
        ]
    },
    "1191187488": {
        "name": "OCTOSPI_SR",
        "address": 1191187488,
        "size": 32,
        "access": "read-only",
        "desc": "OCTOSPI status register",
        "fields": [
            {
                "name": "TEF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer error flag\n"
            },
            {
                "name": "TCF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer complete flag\n"
            },
            {
                "name": "FTF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "FIFO threshold flag\n"
            },
            {
                "name": "SMF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Status match flag\n"
            },
            {
                "name": "TOF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Timeout flag\n"
            },
            {
                "name": "BUSY",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Busy\n"
            },
            {
                "name": "FLEVEL",
                "bitOffset": 8,
                "bitWidth": 6,
                "desc": "FIFO level\n"
            }
        ]
    },
    "1191187492": {
        "name": "OCTOSPI_FCR",
        "address": 1191187492,
        "size": 32,
        "access": "write-only",
        "desc": "OCTOSPI flag clear register",
        "fields": [
            {
                "name": "CTEF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear transfer error flag\n"
            },
            {
                "name": "CTCF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear transfer complete flag\n"
            },
            {
                "name": "CSMF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clear status match flag\n"
            },
            {
                "name": "CTOF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Clear timeout flag\n"
            }
        ]
    },
    "1191187520": {
        "name": "OCTOSPI_DLR",
        "address": 1191187520,
        "size": 32,
        "access": "read-write",
        "desc": "OCTOSPI data length register",
        "fields": [
            {
                "name": "DL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data length\n"
            }
        ]
    },
    "1191187528": {
        "name": "OCTOSPI_AR",
        "address": 1191187528,
        "size": 32,
        "access": "read-write",
        "desc": "OCTOSPI address register",
        "fields": [
            {
                "name": "ADDRESS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Address\n"
            }
        ]
    },
    "1191187536": {
        "name": "OCTOSPI_DR",
        "address": 1191187536,
        "size": 32,
        "access": "read-write",
        "desc": "OCTOSPI data register",
        "fields": [
            {
                "name": "DATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data\n"
            }
        ]
    },
    "1191187584": {
        "name": "OCTOSPI_PSMKR",
        "address": 1191187584,
        "size": 32,
        "access": "read-write",
        "desc": "OCTOSPI polling status mask register",
        "fields": [
            {
                "name": "MASK",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Status mask\n"
            }
        ]
    },
    "1191187592": {
        "name": "OCTOSPI_PSMAR",
        "address": 1191187592,
        "size": 32,
        "access": "read-write",
        "desc": "OCTOSPI polling status match register",
        "fields": [
            {
                "name": "MATCH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Status match\n"
            }
        ]
    },
    "1191187600": {
        "name": "OCTOSPI_PIR",
        "address": 1191187600,
        "size": 32,
        "access": "read-write",
        "desc": "OCTOSPI polling interval register",
        "fields": [
            {
                "name": "INTERVAL",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Polling interval\n"
            }
        ]
    },
    "1191187712": {
        "name": "OCTOSPI_CCR",
        "address": 1191187712,
        "size": 32,
        "access": "read-write",
        "desc": "OCTOSPI communication configuration register",
        "fields": [
            {
                "name": "IMODE",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Instruction mode\n"
            },
            {
                "name": "IDTR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Instruction double transfer rate\n"
            },
            {
                "name": "ISIZE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Instruction size\n"
            },
            {
                "name": "ADMODE",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Address mode\n"
            },
            {
                "name": "ADDTR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Address double transfer rate\n"
            },
            {
                "name": "ADSIZE",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Address size\n"
            },
            {
                "name": "ABMODE",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "Alternate-byte mode\n"
            },
            {
                "name": "ABDTR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Alternate- byte double transfer rate\n"
            },
            {
                "name": "ABSIZE",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Alternate-byte size\n"
            },
            {
                "name": "DMODE",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Data mode\n"
            },
            {
                "name": "DDTR",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Data double transfer rate\n"
            },
            {
                "name": "DQSE",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DQS enable\n"
            }
        ]
    },
    "1191187720": {
        "name": "OCTOSPI_TCR",
        "address": 1191187720,
        "size": 32,
        "access": "read-write",
        "desc": "OCTOSPI timing configuration register",
        "fields": [
            {
                "name": "DCYC",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Number of dummy cycles\n"
            },
            {
                "name": "DHQC",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Delay hold quarter cycle"
            },
            {
                "name": "SSHIFT",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Sample shift\n"
            }
        ]
    },
    "1191187728": {
        "name": "OCTOSPI_IR",
        "address": 1191187728,
        "size": 32,
        "access": "read-write",
        "desc": "OCTOSPI instruction register",
        "fields": [
            {
                "name": "INSTRUCTION",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Instruction\n"
            }
        ]
    },
    "1191187744": {
        "name": "OCTOSPI_ABR",
        "address": 1191187744,
        "size": 32,
        "access": "read-write",
        "desc": "OCTOSPI alternate bytes register",
        "fields": [
            {
                "name": "ALTERNATE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Alternate bytes\n"
            }
        ]
    },
    "1191187760": {
        "name": "OCTOSPI_LPTR",
        "address": 1191187760,
        "size": 32,
        "access": "read-write",
        "desc": "OCTOSPI low-power timeout register",
        "fields": [
            {
                "name": "TIMEOUT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Timeout period\n"
            }
        ]
    },
    "1191187776": {
        "name": "OCTOSPI_WPCCR",
        "address": 1191187776,
        "size": 32,
        "access": "read-write",
        "desc": "OCTOSPI wrap communication configuration register",
        "fields": [
            {
                "name": "IMODE",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Instruction mode\n"
            },
            {
                "name": "IDTR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Instruction double transfer rate\n"
            },
            {
                "name": "ISIZE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Instruction size\n"
            },
            {
                "name": "ADMODE",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Address mode\n"
            },
            {
                "name": "ADDTR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Address double transfer rate\n"
            },
            {
                "name": "ADSIZE",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Address size\n"
            },
            {
                "name": "ABMODE",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "Alternate-byte mode\n"
            },
            {
                "name": "ABDTR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Alternate-byte double transfer rate\n"
            },
            {
                "name": "ABSIZE",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Alternate-byte size\n"
            },
            {
                "name": "DMODE",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Data mode\n"
            },
            {
                "name": "DDTR",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Data double transfer rate\n"
            },
            {
                "name": "DQSE",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DQS enable\n"
            }
        ]
    },
    "1191187784": {
        "name": "OCTOSPI_WPTCR",
        "address": 1191187784,
        "size": 32,
        "access": "read-write",
        "desc": "OCTOSPI wrap timing configuration register",
        "fields": [
            {
                "name": "DCYC",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Number of dummy cycles\n"
            },
            {
                "name": "DHQC",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Delay hold quarter cycle\n"
            },
            {
                "name": "SSHIFT",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Sample shift\n"
            }
        ]
    },
    "1191187792": {
        "name": "OCTOSPI_WPIR",
        "address": 1191187792,
        "size": 32,
        "access": "read-write",
        "desc": "OCTOSPI wrap instruction register",
        "fields": [
            {
                "name": "INSTRUCTION",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Instruction\n"
            }
        ]
    },
    "1191187808": {
        "name": "OCTOSPI_WPABR",
        "address": 1191187808,
        "size": 32,
        "access": "read-write",
        "desc": "OCTOSPI wrap alternate bytes register",
        "fields": [
            {
                "name": "ALTERNATE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Alternate bytes\n"
            }
        ]
    },
    "1191187840": {
        "name": "OCTOSPI_WCCR",
        "address": 1191187840,
        "size": 32,
        "access": "read-write",
        "desc": "OCTOSPI write communication configuration register",
        "fields": [
            {
                "name": "IMODE",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Instruction mode\n"
            },
            {
                "name": "IDTR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Instruction double transfer rate\n"
            },
            {
                "name": "ISIZE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Instruction size\n"
            },
            {
                "name": "ADMODE",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Address mode\n"
            },
            {
                "name": "ADDTR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Address double transfer rate\n"
            },
            {
                "name": "ADSIZE",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Address size\n"
            },
            {
                "name": "ABMODE",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "Alternate-byte mode\n"
            },
            {
                "name": "ABDTR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Alternate bytes double transfer rate\n"
            },
            {
                "name": "ABSIZE",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Alternate-byte size\n"
            },
            {
                "name": "DMODE",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Data mode\n"
            },
            {
                "name": "DDTR",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "data double transfer rate\n"
            },
            {
                "name": "DQSE",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DQS enable\n"
            }
        ]
    },
    "1191187848": {
        "name": "OCTOSPI_WTCR",
        "address": 1191187848,
        "size": 32,
        "access": "read-write",
        "desc": "OCTOSPI write timing configuration register",
        "fields": [
            {
                "name": "DCYC",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Number of dummy cycles\n"
            }
        ]
    },
    "1191187856": {
        "name": "OCTOSPI_WIR",
        "address": 1191187856,
        "size": 32,
        "access": "read-write",
        "desc": "OCTOSPI write instruction register",
        "fields": [
            {
                "name": "INSTRUCTION",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Instruction\n"
            }
        ]
    },
    "1191187872": {
        "name": "OCTOSPI_WABR",
        "address": 1191187872,
        "size": 32,
        "access": "read-write",
        "desc": "OCTOSPI write alternate bytes register",
        "fields": [
            {
                "name": "ALTERNATE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Alternate bytes\n"
            }
        ]
    },
    "1191187968": {
        "name": "OCTOSPI_HLCR",
        "address": 1191187968,
        "size": 32,
        "access": "read-write",
        "desc": "OCTOSPI HyperBus latency configuration register",
        "fields": [
            {
                "name": "LM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Latency mode\n"
            },
            {
                "name": "WZL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Write zero latency\n"
            },
            {
                "name": "TACC",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Access time\n"
            },
            {
                "name": "TRWR",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Read-write minimum recovery time\n"
            }
        ]
    },
    "1174425600": {
        "name": "OTFDEC_CR",
        "address": 1174425600,
        "size": 32,
        "access": "read-write",
        "desc": "OTFDEC control register",
        "fields": [
            {
                "name": "ENC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Encryption mode bit\n"
            }
        ]
    },
    "1174425616": {
        "name": "OTFDEC_PRIVCFGR",
        "address": 1174425616,
        "size": 32,
        "access": "read-write",
        "desc": "OTFDEC privileged access control configuration register",
        "fields": [
            {
                "name": "PRIV",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Privileged access protection."
            }
        ]
    },
    "1174425632": {
        "name": "OTFDEC_R1CFGR",
        "address": 1174425632,
        "size": 32,
        "access": "read-write",
        "desc": "OTFDEC region 1 configuration register",
        "fields": [
            {
                "name": "REG_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "region on-the-fly decryption enable\n"
            },
            {
                "name": "CONFIGLOCK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "region config lock\n"
            },
            {
                "name": "KEYLOCK",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "region key lock\n"
            },
            {
                "name": "MODE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "operating mode\n"
            },
            {
                "name": "KEYCRC",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "region key 8-bit CRC\n"
            },
            {
                "name": "REG_VERSION",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "region firmware version\n"
            }
        ]
    },
    "1174425636": {
        "name": "OTFDEC_R1STARTADDR",
        "address": 1174425636,
        "size": 32,
        "access": "read-write",
        "desc": "OTFDEC region 1 start address register",
        "fields": [
            {
                "name": "REG_START_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region AHB start address\n"
            }
        ]
    },
    "1174425640": {
        "name": "OTFDEC_R1ENDADDR",
        "address": 1174425640,
        "size": 32,
        "access": "read-write",
        "desc": "OTFDEC region 1 end address register",
        "fields": [
            {
                "name": "REG_END_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region AHB end address\n"
            }
        ]
    },
    "1174425644": {
        "name": "OTFDEC_R1NONCER0",
        "address": 1174425644,
        "size": 32,
        "access": "read-write",
        "desc": "OTFDEC region 1 nonce register 0",
        "fields": [
            {
                "name": "REG_NONCE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region nonce, bits [31:0]\n"
            }
        ]
    },
    "1174425648": {
        "name": "OTFDEC_R1NONCER1",
        "address": 1174425648,
        "size": 32,
        "access": "read-write",
        "desc": "OTFDEC region 1 nonce register 1",
        "fields": [
            {
                "name": "REG_NONCE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region nonce, bits [63:32]\n"
            }
        ]
    },
    "1174425652": {
        "name": "OTFDEC_R1KEYR0",
        "address": 1174425652,
        "size": 32,
        "access": "write-only",
        "desc": "OTFDEC region 1 key register 0",
        "fields": [
            {
                "name": "REG_KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region key, bits [31:0]\n"
            }
        ]
    },
    "1174425656": {
        "name": "OTFDEC_R1KEYR1",
        "address": 1174425656,
        "size": 32,
        "access": "write-only",
        "desc": "OTFDEC region 1 key register 1",
        "fields": [
            {
                "name": "REG_KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region key, bits [63:32]\n"
            }
        ]
    },
    "1174425660": {
        "name": "OTFDEC_R1KEYR2",
        "address": 1174425660,
        "size": 32,
        "access": "write-only",
        "desc": "OTFDEC region 1 key register 2",
        "fields": [
            {
                "name": "REG_KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region key, bits [95:64]\n"
            }
        ]
    },
    "1174425664": {
        "name": "OTFDEC_R1KEYR3",
        "address": 1174425664,
        "size": 32,
        "access": "write-only",
        "desc": "OTFDEC region 1 key register 3",
        "fields": [
            {
                "name": "REG_KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region key, bits [127:96]\n"
            }
        ]
    },
    "1174425680": {
        "name": "OTFDEC_R2CFGR",
        "address": 1174425680,
        "size": 32,
        "access": "read-write",
        "desc": "OTFDEC region 2 configuration register",
        "fields": [
            {
                "name": "REG_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "region on-the-fly decryption enable\n"
            },
            {
                "name": "CONFIGLOCK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "region config lock\n"
            },
            {
                "name": "KEYLOCK",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "region key lock\n"
            },
            {
                "name": "MODE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "operating mode\n"
            },
            {
                "name": "KEYCRC",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "region key 8-bit CRC\n"
            },
            {
                "name": "REG_VERSION",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "region firmware version\n"
            }
        ]
    },
    "1174425684": {
        "name": "OTFDEC_R2STARTADDR",
        "address": 1174425684,
        "size": 32,
        "access": "read-write",
        "desc": "OTFDEC region 2 start address register",
        "fields": [
            {
                "name": "REG_START_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region AHB start address\n"
            }
        ]
    },
    "1174425688": {
        "name": "OTFDEC_R2ENDADDR",
        "address": 1174425688,
        "size": 32,
        "access": "read-write",
        "desc": "OTFDEC region 2 end address register",
        "fields": [
            {
                "name": "REG_END_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region AHB end address\n"
            }
        ]
    },
    "1174425692": {
        "name": "OTFDEC_R2NONCER0",
        "address": 1174425692,
        "size": 32,
        "access": "read-write",
        "desc": "OTFDEC region 2 nonce register 0",
        "fields": [
            {
                "name": "REG_NONCE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region nonce, bits [31:0]\n"
            }
        ]
    },
    "1174425696": {
        "name": "OTFDEC_R2NONCER1",
        "address": 1174425696,
        "size": 32,
        "access": "read-write",
        "desc": "OTFDEC region 2 nonce register 1",
        "fields": [
            {
                "name": "REG_NONCE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region nonce, bits [63:32]\n"
            }
        ]
    },
    "1174425700": {
        "name": "OTFDEC_R2KEYR0",
        "address": 1174425700,
        "size": 32,
        "access": "write-only",
        "desc": "OTFDEC region 2 key register 0",
        "fields": [
            {
                "name": "REG_KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region key, bits [31:0]\n"
            }
        ]
    },
    "1174425704": {
        "name": "OTFDEC_R2KEYR1",
        "address": 1174425704,
        "size": 32,
        "access": "write-only",
        "desc": "OTFDEC region 2 key register 1",
        "fields": [
            {
                "name": "REG_KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region key, bits [63:32]\n"
            }
        ]
    },
    "1174425708": {
        "name": "OTFDEC_R2KEYR2",
        "address": 1174425708,
        "size": 32,
        "access": "write-only",
        "desc": "OTFDEC region 2 key register 2",
        "fields": [
            {
                "name": "REG_KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region key, bits [95:64]\n"
            }
        ]
    },
    "1174425712": {
        "name": "OTFDEC_R2KEYR3",
        "address": 1174425712,
        "size": 32,
        "access": "write-only",
        "desc": "OTFDEC region 2 key register 3",
        "fields": [
            {
                "name": "REG_KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region key, bits [127:96]\n"
            }
        ]
    },
    "1174425728": {
        "name": "OTFDEC_R3CFGR",
        "address": 1174425728,
        "size": 32,
        "access": "read-write",
        "desc": "OTFDEC region 3 configuration register",
        "fields": [
            {
                "name": "REG_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "region on-the-fly decryption enable\n"
            },
            {
                "name": "CONFIGLOCK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "region config lock\n"
            },
            {
                "name": "KEYLOCK",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "region key lock\n"
            },
            {
                "name": "MODE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "operating mode\n"
            },
            {
                "name": "KEYCRC",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "region key 8-bit CRC\n"
            },
            {
                "name": "REG_VERSION",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "region firmware version\n"
            }
        ]
    },
    "1174425732": {
        "name": "OTFDEC_R3STARTADDR",
        "address": 1174425732,
        "size": 32,
        "access": "read-write",
        "desc": "OTFDEC region 3 start address register",
        "fields": [
            {
                "name": "REG_START_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region AHB start address\n"
            }
        ]
    },
    "1174425736": {
        "name": "OTFDEC_R3ENDADDR",
        "address": 1174425736,
        "size": 32,
        "access": "read-write",
        "desc": "OTFDEC region 3 end address register",
        "fields": [
            {
                "name": "REG_END_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region AHB end address\n"
            }
        ]
    },
    "1174425740": {
        "name": "OTFDEC_R3NONCER0",
        "address": 1174425740,
        "size": 32,
        "access": "read-write",
        "desc": "OTFDEC region 3 nonce register 0",
        "fields": [
            {
                "name": "REG_NONCE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region nonce, bits [31:0]\n"
            }
        ]
    },
    "1174425744": {
        "name": "OTFDEC_R3NONCER1",
        "address": 1174425744,
        "size": 32,
        "access": "read-write",
        "desc": "OTFDEC region 3 nonce register 1",
        "fields": [
            {
                "name": "REG_NONCE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region nonce, bits [63:32]\n"
            }
        ]
    },
    "1174425748": {
        "name": "OTFDEC_R3KEYR0",
        "address": 1174425748,
        "size": 32,
        "access": "write-only",
        "desc": "OTFDEC region 3 key register 0",
        "fields": [
            {
                "name": "REG_KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region key, bits [31:0]\n"
            }
        ]
    },
    "1174425752": {
        "name": "OTFDEC_R3KEYR1",
        "address": 1174425752,
        "size": 32,
        "access": "write-only",
        "desc": "OTFDEC region 3 key register 1",
        "fields": [
            {
                "name": "REG_KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region key, bits [63:32]\n"
            }
        ]
    },
    "1174425756": {
        "name": "OTFDEC_R3KEYR2",
        "address": 1174425756,
        "size": 32,
        "access": "write-only",
        "desc": "OTFDEC region 3 key register 2",
        "fields": [
            {
                "name": "REG_KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region key, bits [95:64]\n"
            }
        ]
    },
    "1174425760": {
        "name": "OTFDEC_R3KEYR3",
        "address": 1174425760,
        "size": 32,
        "access": "write-only",
        "desc": "OTFDEC region 3 key register 3",
        "fields": [
            {
                "name": "REG_KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region key, bits [127:96]\n"
            }
        ]
    },
    "1174425776": {
        "name": "OTFDEC_R4CFGR",
        "address": 1174425776,
        "size": 32,
        "access": "read-write",
        "desc": "OTFDEC region 4 configuration register",
        "fields": [
            {
                "name": "REG_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "region on-the-fly decryption enable\n"
            },
            {
                "name": "CONFIGLOCK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "region config lock\n"
            },
            {
                "name": "KEYLOCK",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "region key lock\n"
            },
            {
                "name": "MODE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "operating mode\n"
            },
            {
                "name": "KEYCRC",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "region key 8-bit CRC\n"
            },
            {
                "name": "REG_VERSION",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "region firmware version\n"
            }
        ]
    },
    "1174425780": {
        "name": "OTFDEC_R4STARTADDR",
        "address": 1174425780,
        "size": 32,
        "access": "read-write",
        "desc": "OTFDEC region 4 start address register",
        "fields": [
            {
                "name": "REG_START_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region AHB start address\n"
            }
        ]
    },
    "1174425784": {
        "name": "OTFDEC_R4ENDADDR",
        "address": 1174425784,
        "size": 32,
        "access": "read-write",
        "desc": "OTFDEC region 4 end address register",
        "fields": [
            {
                "name": "REG_END_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region AHB end address\n"
            }
        ]
    },
    "1174425788": {
        "name": "OTFDEC_R4NONCER0",
        "address": 1174425788,
        "size": 32,
        "access": "read-write",
        "desc": "OTFDEC region 4 nonce register 0",
        "fields": [
            {
                "name": "REG_NONCE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region nonce, bits [31:0]\n"
            }
        ]
    },
    "1174425792": {
        "name": "OTFDEC_R4NONCER1",
        "address": 1174425792,
        "size": 32,
        "access": "read-write",
        "desc": "OTFDEC region 4 nonce register 1",
        "fields": [
            {
                "name": "REG_NONCE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region nonce, bits [63:32]\n"
            }
        ]
    },
    "1174425796": {
        "name": "OTFDEC_R4KEYR0",
        "address": 1174425796,
        "size": 32,
        "access": "write-only",
        "desc": "OTFDEC region 4 key register 0",
        "fields": [
            {
                "name": "REG_KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region key, bits [31:0]\n"
            }
        ]
    },
    "1174425800": {
        "name": "OTFDEC_R4KEYR1",
        "address": 1174425800,
        "size": 32,
        "access": "write-only",
        "desc": "OTFDEC region 4 key register 1",
        "fields": [
            {
                "name": "REG_KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region key, bits [63:32]\n"
            }
        ]
    },
    "1174425804": {
        "name": "OTFDEC_R4KEYR2",
        "address": 1174425804,
        "size": 32,
        "access": "write-only",
        "desc": "OTFDEC region 4 key register 2",
        "fields": [
            {
                "name": "REG_KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region key, bits [95:64]\n"
            }
        ]
    },
    "1174425808": {
        "name": "OTFDEC_R4KEYR3",
        "address": 1174425808,
        "size": 32,
        "access": "write-only",
        "desc": "OTFDEC region 4 key register 3",
        "fields": [
            {
                "name": "REG_KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region key, bits [127:96]\n"
            }
        ]
    },
    "1174426368": {
        "name": "OTFDEC_ISR",
        "address": 1174426368,
        "size": 32,
        "access": "read-only",
        "desc": "OTFDEC interrupt status register",
        "fields": [
            {
                "name": "SEIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Security error interrupt flag status\n"
            },
            {
                "name": "XONEIF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Execute-only execute-never error interrupt flag status\n"
            },
            {
                "name": "KEIF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Key error interrupt flag status\n"
            }
        ]
    },
    "1174426372": {
        "name": "OTFDEC_ICR",
        "address": 1174426372,
        "size": 32,
        "access": "write-only",
        "desc": "OTFDEC interrupt clear register",
        "fields": [
            {
                "name": "SEIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Security error interrupt flag clear\n"
            },
            {
                "name": "XONEIF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Execute-only execute-never error interrupt flag clear\n"
            },
            {
                "name": "KEIF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Key error interrupt flag clear\n"
            }
        ]
    },
    "1174426376": {
        "name": "OTFDEC_IER",
        "address": 1174426376,
        "size": 32,
        "access": "read-write",
        "desc": "OTFDEC interrupt enable register",
        "fields": [
            {
                "name": "SEIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Security error interrupt enable\n"
            },
            {
                "name": "XONEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Execute-only execute-never error interrupt enable\n"
            },
            {
                "name": "KEIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Key error interrupt enable\n"
            }
        ]
    },
    "1108090880": {
        "name": "PKA_CR",
        "address": 1108090880,
        "size": 32,
        "access": "read-write",
        "desc": "PKA control register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PKA enable\n"
            },
            {
                "name": "START",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "start the operation\n"
            },
            {
                "name": "MODE",
                "bitOffset": 8,
                "bitWidth": 6,
                "desc": "PKA operation code\n"
            },
            {
                "name": "PROCENDIE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "End of operation interrupt enable"
            },
            {
                "name": "RAMERRIE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "RAM error interrupt enable"
            },
            {
                "name": "ADDRERRIE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Address error interrupt enable"
            },
            {
                "name": "OPERRIE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Operation error interrupt enable"
            }
        ]
    },
    "1108090884": {
        "name": "PKA_SR",
        "address": 1108090884,
        "size": 32,
        "access": "read-only",
        "desc": "PKA status register",
        "fields": [
            {
                "name": "INITOK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PKA initialization OK\n"
            },
            {
                "name": "LMF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Limited mode flag\n"
            },
            {
                "name": "BUSY",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Busy flag\n"
            },
            {
                "name": "PROCENDF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "PKA end of operation flag"
            },
            {
                "name": "RAMERRF",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "PKA RAM error flag\n"
            },
            {
                "name": "ADDRERRF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Address error flag\n"
            },
            {
                "name": "OPERRF",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Operation error flag\n"
            }
        ]
    },
    "1108090888": {
        "name": "PKA_CLRFR",
        "address": 1108090888,
        "size": 32,
        "access": "write-only",
        "desc": "PKA clear flag register",
        "fields": [
            {
                "name": "PROCENDFC",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Clear PKA end of operation flag"
            },
            {
                "name": "RAMERRFC",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Clear PKA RAM error flag"
            },
            {
                "name": "ADDRERRFC",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Clear address error flag"
            },
            {
                "name": "OPERRFC",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Clear operation error flag"
            }
        ]
    },
    "1107477504": {
        "name": "PSSI_CR",
        "address": 1107477504,
        "size": 32,
        "access": "read-write",
        "desc": "PSSI control register",
        "fields": [
            {
                "name": "CKPOL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Parallel data clock polarity\n"
            },
            {
                "name": "DEPOL",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Data enable (PSSI_DE) polarity\n"
            },
            {
                "name": "RDYPOL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Ready (PSSI_RDY) polarity\n"
            },
            {
                "name": "EDM",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Extended data mode"
            },
            {
                "name": "ENABLE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "PSSI enable\n"
            },
            {
                "name": "DERDYCFG",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "Data enable and ready configuration\n"
            },
            {
                "name": "DMAEN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "DMA enable bit"
            },
            {
                "name": "OUTEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Data direction selection bit"
            }
        ]
    },
    "1107477508": {
        "name": "PSSI_SR",
        "address": 1107477508,
        "size": 32,
        "access": "read-only",
        "desc": "PSSI status register",
        "fields": [
            {
                "name": "RTT4B",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "FIFO is ready to transfer four bytes"
            },
            {
                "name": "RTT1B",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "FIFO is ready to transfer one byte"
            }
        ]
    },
    "1107477512": {
        "name": "PSSI_RIS",
        "address": 1107477512,
        "size": 32,
        "access": "read-only",
        "desc": "PSSI raw interrupt status register",
        "fields": [
            {
                "name": "OVR_RIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Data buffer overrun/underrun raw interrupt status\n"
            }
        ]
    },
    "1107477516": {
        "name": "PSSI_IER",
        "address": 1107477516,
        "size": 32,
        "access": "read-write",
        "desc": "PSSI interrupt enable register",
        "fields": [
            {
                "name": "OVR_IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Data buffer overrun/underrun interrupt enable"
            }
        ]
    },
    "1107477520": {
        "name": "PSSI_MIS",
        "address": 1107477520,
        "size": 32,
        "access": "read-only",
        "desc": "PSSI masked interrupt status register",
        "fields": [
            {
                "name": "OVR_MIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Data buffer overrun/underrun masked interrupt status\n"
            }
        ]
    },
    "1107477524": {
        "name": "PSSI_ICR",
        "address": 1107477524,
        "size": 32,
        "access": "write-only",
        "desc": "PSSI interrupt clear register",
        "fields": [
            {
                "name": "OVR_ISC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Data buffer overrun/underrun interrupt status clear\n"
            }
        ]
    },
    "1107477544": {
        "name": "PSSI_DR",
        "address": 1107477544,
        "size": 32,
        "access": "read-write",
        "desc": "PSSI data register",
        "fields": [
            {
                "name": "BYTE0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Data byte 0"
            },
            {
                "name": "BYTE1",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Data byte 1"
            },
            {
                "name": "BYTE2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Data byte 2"
            },
            {
                "name": "BYTE3",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Data byte 3"
            }
        ]
    },
    "1140983808": {
        "name": "PWR_PMCR",
        "address": 1140983808,
        "size": 32,
        "access": "read-write",
        "desc": "PWR power mode control register",
        "fields": [
            {
                "name": "LPMS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "low-power mode selection\n"
            },
            {
                "name": "SVOS",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "system Stop mode voltage scaling selection\n"
            },
            {
                "name": "CSSF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "clear Standby and Stop flags (always read as 0)\n"
            },
            {
                "name": "FLPS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "flash memory low-power mode in Stop mode\n"
            },
            {
                "name": "BOOSTE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "analog switch Vless thansub>BOOSTless than/sub> control\n"
            },
            {
                "name": "AVD_READY",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "analog voltage ready\n"
            },
            {
                "name": "ETHERNETSO",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "ETHERNET RAM shut-off in Stop mode."
            },
            {
                "name": "SRAM3SO",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "AHB SRAM3 shut-off in Stop mode."
            },
            {
                "name": "SRAM2_16SO",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "AHB SRAM2 16-Kbyte shut-off in Stop mode."
            },
            {
                "name": "SRAM2_48SO",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "AHB SRAM2 48-Kbyte shut-off in Stop mode."
            },
            {
                "name": "SRAM1SO",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "AHB SRAM1 shut-off in Stop mode"
            }
        ]
    },
    "1140983812": {
        "name": "PWR_PMSR",
        "address": 1140983812,
        "size": 32,
        "access": "read-only",
        "desc": "PWR status register",
        "fields": [
            {
                "name": "STOPF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Stop flag\n"
            },
            {
                "name": "SBF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "System standby flag\n"
            }
        ]
    },
    "1140983824": {
        "name": "PWR_VOSCR",
        "address": 1140983824,
        "size": 32,
        "access": "read-write",
        "desc": "PWR voltage scaling control register",
        "fields": [
            {
                "name": "VOS",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "voltage scaling selection according to performance\n"
            }
        ]
    },
    "1140983828": {
        "name": "PWR_VOSSR",
        "address": 1140983828,
        "size": 32,
        "access": "read-only",
        "desc": "PWR voltage scaling status register",
        "fields": [
            {
                "name": "VOSRDY",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Ready bit for Vless thansub>COREless than/sub> voltage scaling output selection."
            },
            {
                "name": "ACTVOSRDY",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Voltage level ready for currently used VOS"
            },
            {
                "name": "ACTVOS",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "voltage output scaling currently applied to Vless thansub>COREless than/sub>\n"
            }
        ]
    },
    "1140983840": {
        "name": "PWR_BDCR",
        "address": 1140983840,
        "size": 32,
        "access": "read-write",
        "desc": "PWR Backup domain control register",
        "fields": [
            {
                "name": "BREN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Backup RAM retention in Standby and Vless thansub>BATless than/sub> modes\n"
            },
            {
                "name": "MONEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Backup domain voltage and temperature monitoring enable"
            },
            {
                "name": "VBE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Vless thansub>BATless than/sub> charging enable\n"
            },
            {
                "name": "VBRS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Vless thansub>BATless than/sub> charging resistor selection"
            }
        ]
    },
    "1140983844": {
        "name": "PWR_DBPCR",
        "address": 1140983844,
        "size": 32,
        "access": "read-write",
        "desc": "PWR Backup domain control register",
        "fields": [
            {
                "name": "DBP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Disable Backup domain write protection\n"
            }
        ]
    },
    "1140983848": {
        "name": "PWR_BDSR",
        "address": 1140983848,
        "size": 32,
        "access": "read-only",
        "desc": "PWR Backup domain status register",
        "fields": [
            {
                "name": "BRRDY",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "backup regulator ready\n"
            },
            {
                "name": "VBATL",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Vless thansub>BATless than/sub> level monitoring versus low threshold"
            },
            {
                "name": "VBATH",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Vless thansub>BATless than/sub> level monitoring versus high threshold"
            },
            {
                "name": "TEMPL",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "temperature level monitoring versus low threshold"
            },
            {
                "name": "TEMPH",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "temperature level monitoring versus high threshold"
            }
        ]
    },
    "1140983852": {
        "name": "PWR_UCPDR",
        "address": 1140983852,
        "size": 32,
        "access": "read-write",
        "desc": "PWR USB Type-C power delivery register",
        "fields": [
            {
                "name": "UCPD_DBDIS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "USB Type-C and power delivery dead battery disable\n"
            },
            {
                "name": "UCPD_STBY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "USB Type-c and Power delivery Standby mode\n"
            }
        ]
    },
    "1140983856": {
        "name": "PWR_SCCR",
        "address": 1140983856,
        "size": 32,
        "access": "read-writeOnce",
        "desc": "PWR supply configuration control register",
        "fields": [
            {
                "name": "BYPASS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "power management unit bypass"
            },
            {
                "name": "LDOEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "LDO enable\n"
            },
            {
                "name": "SMPSEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "SMPS enable\n"
            }
        ]
    },
    "1140983860": {
        "name": "PWR_VMCR",
        "address": 1140983860,
        "size": 32,
        "access": "read-write",
        "desc": "PWR voltage monitor control register",
        "fields": [
            {
                "name": "PVDE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PVD enable"
            },
            {
                "name": "PLS",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "programmable voltage detector (PVD) level selection\n"
            },
            {
                "name": "AVDEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "peripheral voltage monitor on Vless thansub>DDAless than/sub> enable"
            },
            {
                "name": "ALS",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "analog voltage detector (AVD) level selection\n"
            }
        ]
    },
    "1140983864": {
        "name": "PWR_USBSCR",
        "address": 1140983864,
        "size": 32,
        "access": "read-write",
        "desc": "PWR USB supply control register",
        "fields": [
            {
                "name": "USB33DEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Vless thansub>DDUSBless than/sub> voltage level detector enable"
            },
            {
                "name": "USB33SV",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "independent USB supply valid\n"
            }
        ]
    },
    "1140983868": {
        "name": "PWR_VMSR",
        "address": 1140983868,
        "size": 32,
        "access": "read-only",
        "desc": "PWR voltage monitor status register",
        "fields": [
            {
                "name": "AVDO",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "analog voltage detector output on Vless thansub>DDAless than/sub>\n"
            },
            {
                "name": "VDDIO2RDY",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "voltage detector output on Vless thansub>DDIO2less than/sub>\n"
            },
            {
                "name": "PVDO",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "programmable voltage detect output\n"
            },
            {
                "name": "USB33RDY",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Vless thansub>DDUSBless than/sub> ready"
            }
        ]
    },
    "1140983872": {
        "name": "PWR_WUSCR",
        "address": 1140983872,
        "size": 32,
        "access": "write-only",
        "desc": "PWR wake-up status clear register",
        "fields": [
            {
                "name": "CWUF1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "clear wake-up pin flag for WUFx (x = 8 to 1)\n"
            },
            {
                "name": "CWUF2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "clear wake-up pin flag for WUFx (x = 8 to 1)\n"
            },
            {
                "name": "CWUF3",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "clear wake-up pin flag for WUFx (x = 8 to 1)\n"
            },
            {
                "name": "CWUF4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "clear wake-up pin flag for WUFx (x = 8 to 1)\n"
            },
            {
                "name": "CWUF5",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "clear wake-up pin flag for WUFx (x = 8 to 1)\n"
            },
            {
                "name": "CWUF6",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "clear wake-up pin flag for WUFx (x = 8 to 1)\n"
            },
            {
                "name": "CWUF7",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "clear wake-up pin flag for WUFx (x = 8 to 1)\n"
            },
            {
                "name": "CWUF8",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "clear wake-up pin flag for WUFx (x = 8 to 1)\n"
            }
        ]
    },
    "1140983876": {
        "name": "PWR_WUSR",
        "address": 1140983876,
        "size": 32,
        "access": "read-only",
        "desc": "PWR wake-up status register",
        "fields": [
            {
                "name": "WUF1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "wake-up pin WUFx flag\n"
            },
            {
                "name": "WUF2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "wake-up pin WUFx flag\n"
            },
            {
                "name": "WUF3",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "wake-up pin WUFx flag\n"
            },
            {
                "name": "WUF4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "wake-up pin WUFx flag\n"
            },
            {
                "name": "WUF5",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "wake-up pin WUFx flag\n"
            },
            {
                "name": "WUF6",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "wake-up pin WUFx flag\n"
            },
            {
                "name": "WUF7",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "wake-up pin WUFx flag\n"
            },
            {
                "name": "WUF8",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "wake-up pin WUFx flag\n"
            }
        ]
    },
    "1140983880": {
        "name": "PWR_WUCR",
        "address": 1140983880,
        "size": 32,
        "access": "read-write",
        "desc": "PWR wake-up configuration register",
        "fields": [
            {
                "name": "WUPEN1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "enable wake-up pin WUPx (x = 8 to 1)\n"
            },
            {
                "name": "WUPEN2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "enable wake-up pin WUPx (x = 8 to 1)\n"
            },
            {
                "name": "WUPEN3",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "enable wake-up pin WUPx (x = 8 to 1)\n"
            },
            {
                "name": "WUPEN4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "enable wake-up pin WUPx (x = 8 to 1)\n"
            },
            {
                "name": "WUPEN5",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "enable wake-up pin WUPx (x = 8 to 1)\n"
            },
            {
                "name": "WUPEN6",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "enable wake-up pin WUPx (x = 8 to 1)\n"
            },
            {
                "name": "WUPEN7",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "enable wake-up pin WUPx (x = 8 to 1)\n"
            },
            {
                "name": "WUPEN8",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "enable wake-up pin WUPx (x = 8 to 1)\n"
            },
            {
                "name": "WUPP1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "wake-up pin polarity bit for WUPx (x = 8 to 1)\n"
            },
            {
                "name": "WUPP2",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "wake-up pin polarity bit for WUPx (x = 8 to 1)\n"
            },
            {
                "name": "WUPP3",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "wake-up pin polarity bit for WUPx (x = 8 to 1)\n"
            },
            {
                "name": "WUPP4",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "wake-up pin polarity bit for WUPx (x = 8 to 1)\n"
            },
            {
                "name": "WUPP5",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "wake-up pin polarity bit for WUPx (x = 8 to 1)\n"
            },
            {
                "name": "WUPP6",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "wake-up pin polarity bit for WUPx (x = 8 to 1)\n"
            },
            {
                "name": "WUPP7",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "wake-up pin polarity bit for WUPx (x = 8 to 1)\n"
            },
            {
                "name": "WUPP8",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "wake-up pin polarity bit for WUPx (x = 8 to 1)\n"
            },
            {
                "name": "WUPPUPD1",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "wake-up pin pull configuration for WKUPx (x = 8 to 1)\n"
            },
            {
                "name": "WUPPUPD2",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "wake-up pin pull configuration for WKUPx (x = 8 to 1)\n"
            },
            {
                "name": "WUPPUPD3",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "wake-up pin pull configuration for WKUPx (x = 8 to 1)\n"
            },
            {
                "name": "WUPPUPD4",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "wake-up pin pull configuration for WKUPx (x = 8 to 1)\n"
            },
            {
                "name": "WUPPUPD5",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "wake-up pin pull configuration for WKUPx (x = 8 to 1)\n"
            },
            {
                "name": "WUPPUPD6",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "wake-up pin pull configuration for WKUPx (x = 8 to 1)\n"
            },
            {
                "name": "WUPPUPD7",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "wake-up pin pull configuration for WKUPx (x = 8 to 1)\n"
            },
            {
                "name": "WUPPUPD8",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "wake-up pin pull configuration for WKUPx (x = 8 to 1)\n"
            }
        ]
    },
    "1140983888": {
        "name": "PWR_IORETR",
        "address": 1140983888,
        "size": 32,
        "access": "read-write",
        "desc": "PWR I/O retention register",
        "fields": [
            {
                "name": "IORETEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "IO retention enable\n"
            },
            {
                "name": "JTAGIORETEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "IO retention enable for JTAG IOs\n"
            }
        ]
    },
    "1140984064": {
        "name": "PWR_SECCFGR",
        "address": 1140984064,
        "size": 32,
        "access": "read-write",
        "desc": "PWR security configuration register",
        "fields": [
            {
                "name": "WUP1SEC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "WUPx secure protection (x = 8 to 1)"
            },
            {
                "name": "WUP2SEC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "WUPx secure protection (x = 8 to 1)"
            },
            {
                "name": "WUP3SEC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "WUPx secure protection (x = 8 to 1)"
            },
            {
                "name": "WUP4SEC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "WUPx secure protection (x = 8 to 1)"
            },
            {
                "name": "WUP5SEC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "WUPx secure protection (x = 8 to 1)"
            },
            {
                "name": "WUP6SEC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "WUPx secure protection (x = 8 to 1)"
            },
            {
                "name": "WUP7SEC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "WUPx secure protection (x = 8 to 1)"
            },
            {
                "name": "WUP8SEC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "WUPx secure protection (x = 8 to 1)"
            },
            {
                "name": "RETSEC",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "retention secure protection"
            },
            {
                "name": "LPMSEC",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "low-power modes secure protection"
            },
            {
                "name": "SCMSEC",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "supply configuration and monitoring secure protection."
            },
            {
                "name": "VBSEC",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Backup domain secure protection"
            },
            {
                "name": "VUSBSEC",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "voltage USB secure protection"
            }
        ]
    },
    "1140984068": {
        "name": "PWR_PRIVCFGR",
        "address": 1140984068,
        "size": 32,
        "access": "read-write",
        "desc": "PWR privilege configuration register",
        "fields": [
            {
                "name": "SPRIV",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PWR secure functions privilege configuration\n"
            },
            {
                "name": "NSPRIV",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "PWR non-secure functions privilege configuration\n"
            }
        ]
    },
    "1073897472": {
        "name": "RAMCFG_M1CR",
        "address": 1073897472,
        "size": 32,
        "access": "read-write",
        "desc": "RAMCFG memory 1 control register",
        "fields": [
            {
                "name": "ECCE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ECC enable."
            },
            {
                "name": "ALE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Address latch enable\n"
            },
            {
                "name": "SRAMER",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "SRAM erase\n"
            }
        ]
    },
    "1073897480": {
        "name": "RAMCFG_M1ISR",
        "address": 1073897480,
        "size": 32,
        "access": "read-only",
        "desc": "RAMCFG memory interrupt status register",
        "fields": [
            {
                "name": "SEDC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ECC single error detected and corrected\n"
            },
            {
                "name": "DED",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ECC double error detected\n"
            },
            {
                "name": "SRAMBUSY",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "SRAM busy with erase operation\n"
            }
        ]
    },
    "1073897512": {
        "name": "RAMCFG_M1ERKEYR",
        "address": 1073897512,
        "size": 32,
        "access": "write-only",
        "desc": "RAMCFG memory 1 erase key register",
        "fields": [
            {
                "name": "ERASEKEY",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Erase write protection key\n"
            }
        ]
    },
    "1073897536": {
        "name": "RAMCFG_M2CR",
        "address": 1073897536,
        "size": 32,
        "access": "read-write",
        "desc": "RAMCFG memory 2 control register",
        "fields": [
            {
                "name": "ECCE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ECC enable."
            },
            {
                "name": "ALE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Address latch enable\n"
            },
            {
                "name": "SRAMER",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "SRAM erase\n"
            }
        ]
    },
    "1073897540": {
        "name": "RAMCFG_M2IER",
        "address": 1073897540,
        "size": 32,
        "access": "read-write",
        "desc": "RAMCFG memory 2 interrupt enable register",
        "fields": [
            {
                "name": "SEIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ECC single error interrupt enable"
            },
            {
                "name": "DEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ECC double error interrupt enable"
            },
            {
                "name": "ECCNMI",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Double error NMI\n"
            }
        ]
    },
    "1073897544": {
        "name": "RAMCFG_M2ISR",
        "address": 1073897544,
        "size": 32,
        "access": "read-only",
        "desc": "RAMCFG memory interrupt status register",
        "fields": [
            {
                "name": "SEDC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ECC single error detected and corrected\n"
            },
            {
                "name": "DED",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ECC double error detected\n"
            },
            {
                "name": "SRAMBUSY",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "SRAM busy with erase operation\n"
            }
        ]
    },
    "1073897548": {
        "name": "RAMCFG_M2SEAR",
        "address": 1073897548,
        "size": 32,
        "access": "read-only",
        "desc": "RAMCFG memory 2 ECC single error address register",
        "fields": [
            {
                "name": "ESEA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "ECC single error address\n"
            }
        ]
    },
    "1073897552": {
        "name": "RAMCFG_M2DEAR",
        "address": 1073897552,
        "size": 32,
        "access": "read-only",
        "desc": "RAMCFG memory 2 ECC double error address register",
        "fields": [
            {
                "name": "EDEA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "ECC double error address\n"
            }
        ]
    },
    "1073897556": {
        "name": "RAMCFG_M2ICR",
        "address": 1073897556,
        "size": 32,
        "access": "read-write",
        "desc": "RAMCFG memory 2 interrupt clear register 2",
        "fields": [
            {
                "name": "CSEDC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear ECC single error detected and corrected\n"
            },
            {
                "name": "CDED",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear ECC double error detected\n"
            }
        ]
    },
    "1073897560": {
        "name": "RAMCFG_M2WPR1",
        "address": 1073897560,
        "size": 32,
        "access": "read-write",
        "desc": "RAMCFG memory 2 write protection register 1",
        "fields": [
            {
                "name": "P0WP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P1WP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P2WP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P3WP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P4WP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P5WP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P6WP",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P7WP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P8WP",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P9WP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P10WP",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P11WP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P12WP",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P13WP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P14WP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P15WP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P16WP",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P17WP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P18WP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P19WP",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P20WP",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P21WP",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P22WP",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P23WP",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P24WP",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P25WP",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P26WP",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P27WP",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P28WP",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P29WP",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P30WP",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P31WP",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            }
        ]
    },
    "1073897564": {
        "name": "RAMCFG_M2WPR2",
        "address": 1073897564,
        "size": 32,
        "access": "read-write",
        "desc": "RAMCFG memory 2 write protection register 2",
        "fields": [
            {
                "name": "P32WP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P33WP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P34WP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P35WP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P36WP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P37WP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P38WP",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P39WP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P40WP",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P41WP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P42WP",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P43WP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P44WP",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P45WP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P46WP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P47WP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P48WP",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P49WP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P50WP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P51WP",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P52WP",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P53WP",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P54WP",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P55WP",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P56WP",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P57WP",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P58WP",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P59WP",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P60WP",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P61WP",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P62WP",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P63WP",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            }
        ]
    },
    "1073897568": {
        "name": "RAMCFG_M2WPR3",
        "address": 1073897568,
        "size": 32,
        "access": "read-write",
        "desc": "RAMCFG memory 2 write protection register 3",
        "fields": [
            {
                "name": "P64WP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P65WP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P66WP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P67WP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P68WP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P69WP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P70WP",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P71WP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P72WP",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P73WP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P74WP",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P75WP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P76WP",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P77WP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P78WP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            },
            {
                "name": "P79WP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "SRAM2 1-Kbyte page y write protection\n"
            }
        ]
    },
    "1073897572": {
        "name": "RAMCFG_M2ECCKEYR",
        "address": 1073897572,
        "size": 32,
        "access": "write-only",
        "desc": "RAMCFG memory 2 ECC key register",
        "fields": [
            {
                "name": "ECCKEY",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "ECC write protection key\n"
            }
        ]
    },
    "1073897576": {
        "name": "RAMCFG_M2ERKEYR",
        "address": 1073897576,
        "size": 32,
        "access": "write-only",
        "desc": "RAMCFG memory 2 erase key register",
        "fields": [
            {
                "name": "ERASEKEY",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Erase write protection key\n"
            }
        ]
    },
    "1073897600": {
        "name": "RAMCFG_M3CR",
        "address": 1073897600,
        "size": 32,
        "access": "read-write",
        "desc": "RAMCFG memory 3 control register",
        "fields": [
            {
                "name": "ECCE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ECC enable."
            },
            {
                "name": "ALE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Address latch enable\n"
            },
            {
                "name": "SRAMER",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "SRAM erase\n"
            }
        ]
    },
    "1073897604": {
        "name": "RAMCFG_M3IER",
        "address": 1073897604,
        "size": 32,
        "access": "read-write",
        "desc": "RAMCFG memory 3 interrupt enable register",
        "fields": [
            {
                "name": "SEIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ECC single error interrupt enable"
            },
            {
                "name": "DEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ECC double error interrupt enable"
            },
            {
                "name": "ECCNMI",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Double error NMI\n"
            }
        ]
    },
    "1073897608": {
        "name": "RAMCFG_M3ISR",
        "address": 1073897608,
        "size": 32,
        "access": "read-only",
        "desc": "RAMCFG memory interrupt status register",
        "fields": [
            {
                "name": "SEDC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ECC single error detected and corrected\n"
            },
            {
                "name": "DED",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ECC double error detected\n"
            },
            {
                "name": "SRAMBUSY",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "SRAM busy with erase operation\n"
            }
        ]
    },
    "1073897612": {
        "name": "RAMCFG_M3SEAR",
        "address": 1073897612,
        "size": 32,
        "access": "read-only",
        "desc": "RAMCFG memory 3 ECC single error address register",
        "fields": [
            {
                "name": "ESEA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "ECC single error address\n"
            }
        ]
    },
    "1073897616": {
        "name": "RAMCFG_M3DEAR",
        "address": 1073897616,
        "size": 32,
        "access": "read-only",
        "desc": "RAMCFG memory 3 ECC double error address register",
        "fields": [
            {
                "name": "EDEA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "ECC double error address\n"
            }
        ]
    },
    "1073897620": {
        "name": "RAMCFG_M3ICR",
        "address": 1073897620,
        "size": 32,
        "access": "read-write",
        "desc": "RAMCFG memory 3 interrupt clear register 3",
        "fields": [
            {
                "name": "CSEDC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear ECC single error detected and corrected\n"
            },
            {
                "name": "CDED",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear ECC double error detected\n"
            }
        ]
    },
    "1073897636": {
        "name": "RAMCFG_M3ECCKEYR",
        "address": 1073897636,
        "size": 32,
        "access": "write-only",
        "desc": "RAMCFG memory 3 ECC key register",
        "fields": [
            {
                "name": "ECCKEY",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "ECC write protection key\n"
            }
        ]
    },
    "1073897640": {
        "name": "RAMCFG_M3ERKEYR",
        "address": 1073897640,
        "size": 32,
        "access": "write-only",
        "desc": "RAMCFG memory 3 erase key register",
        "fields": [
            {
                "name": "ERASEKEY",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Erase write protection key\n"
            }
        ]
    },
    "1073897704": {
        "name": "RAMCFG_M4ERKEYR",
        "address": 1073897704,
        "size": 32,
        "access": "write-only",
        "desc": "RAMCFG memory 4 erase key register",
        "fields": [
            {
                "name": "ERASEKEY",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Erase write protection key\n"
            }
        ]
    },
    "1073897728": {
        "name": "RAMCFG_M5CR",
        "address": 1073897728,
        "size": 32,
        "access": "read-write",
        "desc": "RAMCFG memory 5 control register",
        "fields": [
            {
                "name": "ECCE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ECC enable."
            },
            {
                "name": "ALE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Address latch enable\n"
            },
            {
                "name": "SRAMER",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "SRAM erase\n"
            }
        ]
    },
    "1073897732": {
        "name": "RAMCFG_M5IER",
        "address": 1073897732,
        "size": 32,
        "access": "read-write",
        "desc": "RAMCFG memory 5 interrupt enable register",
        "fields": [
            {
                "name": "SEIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ECC single error interrupt enable"
            },
            {
                "name": "DEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ECC double error interrupt enable"
            },
            {
                "name": "ECCNMI",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Double error NMI\n"
            }
        ]
    },
    "1073897736": {
        "name": "RAMCFG_M5ISR",
        "address": 1073897736,
        "size": 32,
        "access": "read-only",
        "desc": "RAMCFG memory interrupt status register",
        "fields": [
            {
                "name": "SEDC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ECC single error detected and corrected\n"
            },
            {
                "name": "DED",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ECC double error detected\n"
            },
            {
                "name": "SRAMBUSY",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "SRAM busy with erase operation\n"
            }
        ]
    },
    "1073897740": {
        "name": "RAMCFG_M5SEAR",
        "address": 1073897740,
        "size": 32,
        "access": "read-only",
        "desc": "RAMCFG memory 5 ECC single error address register",
        "fields": [
            {
                "name": "ESEA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "ECC single error address\n"
            }
        ]
    },
    "1073897744": {
        "name": "RAMCFG_M5DEAR",
        "address": 1073897744,
        "size": 32,
        "access": "read-only",
        "desc": "RAMCFG memory 5 ECC double error address register",
        "fields": [
            {
                "name": "EDEA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "ECC double error address\n"
            }
        ]
    },
    "1073897748": {
        "name": "RAMCFG_M5ICR",
        "address": 1073897748,
        "size": 32,
        "access": "read-write",
        "desc": "RAMCFG memory 5 interrupt clear register 5",
        "fields": [
            {
                "name": "CSEDC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear ECC single error detected and corrected\n"
            },
            {
                "name": "CDED",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear ECC double error detected\n"
            }
        ]
    },
    "1073897764": {
        "name": "RAMCFG_M5ECCKEYR",
        "address": 1073897764,
        "size": 32,
        "access": "write-only",
        "desc": "RAMCFG memory 5 ECC key register",
        "fields": [
            {
                "name": "ECCKEY",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "ECC write protection key\n"
            }
        ]
    },
    "1073897768": {
        "name": "RAMCFG_M5ERKEYR",
        "address": 1073897768,
        "size": 32,
        "access": "write-only",
        "desc": "RAMCFG memory 5 erase key register",
        "fields": [
            {
                "name": "ERASEKEY",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Erase write protection key\n"
            }
        ]
    },
    "1140984832": {
        "name": "RCC_CR",
        "address": 1140984832,
        "size": 32,
        "access": "read-write",
        "desc": "RCC clock control register",
        "fields": [
            {
                "name": "HSION",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "HSI clock enable\n"
            },
            {
                "name": "HSIRDY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "HSI clock ready flag\n"
            },
            {
                "name": "HSIKERON",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HSI clock enable in Stop mode\n"
            },
            {
                "name": "HSIDIV",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "HSI clock divider\n"
            },
            {
                "name": "HSIDIVF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "HSI divider flag\n"
            },
            {
                "name": "CSION",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CSI clock enable\n"
            },
            {
                "name": "CSIRDY",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CSI clock ready flag\n"
            },
            {
                "name": "CSIKERON",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CSI clock enable in Stop mode\n"
            },
            {
                "name": "HSI48ON",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "HSI48 clock enable\n"
            },
            {
                "name": "HSI48RDY",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "HSI48 clock ready flag\n"
            },
            {
                "name": "HSEON",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "HSE clock enable\n"
            },
            {
                "name": "HSERDY",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "HSE clock ready flag\n"
            },
            {
                "name": "HSEBYP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "HSE clock bypass\n"
            },
            {
                "name": "HSECSSON",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "HSE clock security system enable\n"
            },
            {
                "name": "HSEEXT",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "external high speed clock type in Bypass mode\n"
            },
            {
                "name": "PLL1ON",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "PLL1 enable\n"
            },
            {
                "name": "PLL1RDY",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "PLL1 clock ready flag\n"
            },
            {
                "name": "PLL2ON",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "PLL2 enable\n"
            },
            {
                "name": "PLL2RDY",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "PLL2 clock ready flag\n"
            },
            {
                "name": "PLL3ON",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "PLL3 enable\n"
            },
            {
                "name": "PLL3RDY",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "PLL3 clock ready flag\n"
            }
        ]
    },
    "1140984848": {
        "name": "RCC_HSICFGR",
        "address": 1140984848,
        "size": 32,
        "access": "read-write",
        "desc": "RCC HSI calibration register",
        "fields": [
            {
                "name": "HSICAL",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "HSI clock calibration\n"
            },
            {
                "name": "HSITRIM",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "HSI clock trimming\n"
            }
        ]
    },
    "1140984852": {
        "name": "RCC_CRRCR",
        "address": 1140984852,
        "size": 32,
        "access": "read-only",
        "desc": "RCC clock recovery RC register",
        "fields": [
            {
                "name": "HSI48CAL",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "Internal RC 48 MHz clock calibration\n"
            }
        ]
    },
    "1140984856": {
        "name": "RCC_CSICFGR",
        "address": 1140984856,
        "size": 32,
        "access": "read-write",
        "desc": "RCC CSI calibration register",
        "fields": [
            {
                "name": "CSICAL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "CSI clock calibration\n"
            },
            {
                "name": "CSITRIM",
                "bitOffset": 16,
                "bitWidth": 6,
                "desc": "CSI clock trimming\n"
            }
        ]
    },
    "1140984860": {
        "name": "RCC_CFGR1",
        "address": 1140984860,
        "size": 32,
        "access": "read-write",
        "desc": "RCC clock configuration register1",
        "fields": [
            {
                "name": "SW",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "system clock and trace clock switch\n"
            },
            {
                "name": "SWS",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "system clock switch status\n"
            },
            {
                "name": "STOPWUCK",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "system clock selection after a wakeup from system Stop\n"
            },
            {
                "name": "STOPKERWUCK",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "kernel clock selection after a wakeup from system Stop\n"
            },
            {
                "name": "RTCPRE",
                "bitOffset": 8,
                "bitWidth": 6,
                "desc": "HSE division factor for RTC clock\n"
            },
            {
                "name": "TIMPRE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "timers clocks prescaler selection\n"
            },
            {
                "name": "MCO1PRE",
                "bitOffset": 18,
                "bitWidth": 4,
                "desc": "MCO1 prescaler\n"
            },
            {
                "name": "MCO1SEL",
                "bitOffset": 22,
                "bitWidth": 3,
                "desc": "Microcontroller clock output 1\n"
            },
            {
                "name": "MCO2PRE",
                "bitOffset": 25,
                "bitWidth": 4,
                "desc": "MCO2 prescaler\n"
            },
            {
                "name": "MCO2SEL",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "microcontroller clock output 2\n"
            }
        ]
    },
    "1140984864": {
        "name": "RCC_CFGR2",
        "address": 1140984864,
        "size": 32,
        "access": "read-write",
        "desc": "RCC CPU domain clock configuration register 2",
        "fields": [
            {
                "name": "HPRE",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "AHB prescaler\n"
            },
            {
                "name": "PPRE1",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "APB low-speed prescaler (APB1)\n"
            },
            {
                "name": "PPRE2",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "APB high-speed prescaler (APB2)\n"
            },
            {
                "name": "PPRE3",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "APB low-speed prescaler (APB3)\n"
            },
            {
                "name": "AHB1DIS",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "AHB1 clock disable\n"
            },
            {
                "name": "AHB2DIS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "AHB2 clock disable\n"
            },
            {
                "name": "AHB4DIS",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "AHB4 clock disable\n"
            },
            {
                "name": "APB1DIS",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "APB1 clock disable value\n"
            },
            {
                "name": "APB2DIS",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "APB2 clock disable value\n"
            },
            {
                "name": "APB3DIS",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "APB3 clock disable value."
            }
        ]
    },
    "1140984872": {
        "name": "RCC_PLL1CFGR",
        "address": 1140984872,
        "size": 32,
        "access": "read-write",
        "desc": "RCC PLL clock source selection register",
        "fields": [
            {
                "name": "PLL1SRC",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "PLL1M and PLLs clock source selection\n"
            },
            {
                "name": "PLL1RGE",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "PLL1 input frequency range\n"
            },
            {
                "name": "PLL1FRACEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "PLL1 fractional latch enable\n"
            },
            {
                "name": "PLL1VCOSEL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "PLL1 VCO selection\n"
            },
            {
                "name": "PLL1M",
                "bitOffset": 8,
                "bitWidth": 6,
                "desc": "prescaler for PLL1\n"
            },
            {
                "name": "PLL1PEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "PLL1 DIVP divider output enable\n"
            },
            {
                "name": "PLL1QEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "PLL1 DIVQ divider output enable\n"
            },
            {
                "name": "PLL1REN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "PLL1 DIVR divider output enable\n"
            }
        ]
    },
    "1140984876": {
        "name": "RCC_PLL2CFGR",
        "address": 1140984876,
        "size": 32,
        "access": "read-write",
        "desc": "RCC PLL clock source selection register",
        "fields": [
            {
                "name": "PLL2SRC",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "PLL2M and PLLs clock source selection\n"
            },
            {
                "name": "PLL2RGE",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "PLL2 input frequency range\n"
            },
            {
                "name": "PLL2FRACEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "PLL2 fractional latch enable\n"
            },
            {
                "name": "PLL2VCOSEL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "PLL2 VCO selection\n"
            },
            {
                "name": "PLL2M",
                "bitOffset": 8,
                "bitWidth": 6,
                "desc": "prescaler for PLL2\n"
            },
            {
                "name": "PLL2PEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "PLL2 DIVP divider output enable\n"
            },
            {
                "name": "PLL2QEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "PLL2 DIVQ divider output enable\n"
            },
            {
                "name": "PLL2REN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "PLL2 DIVR divider output enable\n"
            }
        ]
    },
    "1140984880": {
        "name": "RCC_PLL3CFGR",
        "address": 1140984880,
        "size": 32,
        "access": "read-write",
        "desc": "RCC PLL clock source selection register",
        "fields": [
            {
                "name": "PLL3SRC",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "PLL3M and PLLs clock source selection\n"
            },
            {
                "name": "PLL3RGE",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "PLL3 input frequency range\n"
            },
            {
                "name": "PLL3FRACEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "PLL3 fractional latch enable\n"
            },
            {
                "name": "PLL3VCOSEL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "PLL3 VCO selection\n"
            },
            {
                "name": "PLL3M",
                "bitOffset": 8,
                "bitWidth": 6,
                "desc": "prescaler for PLL3\n"
            },
            {
                "name": "PLL3PEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "PLL3 DIVP divider output enable\n"
            },
            {
                "name": "PLL3QEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "PLL3 DIVQ divider output enable\n"
            },
            {
                "name": "PLL3REN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "PLL3 DIVR divider output enable\n"
            }
        ]
    },
    "1140984884": {
        "name": "RCC_PLL1DIVR",
        "address": 1140984884,
        "size": 32,
        "access": "read-write",
        "desc": "RCC PLL1 dividers register",
        "fields": [
            {
                "name": "PLL1N",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Multiplication factor for PLL1VCO\n"
            },
            {
                "name": "PLL1P",
                "bitOffset": 9,
                "bitWidth": 7,
                "desc": "PLL1 DIVP division factor\n"
            },
            {
                "name": "PLL1Q",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "PLL1 DIVQ division factor\n"
            },
            {
                "name": "PLL1R",
                "bitOffset": 24,
                "bitWidth": 7,
                "desc": "PLL1 DIVR division factor\n"
            }
        ]
    },
    "1140984888": {
        "name": "RCC_PLL1FRACR",
        "address": 1140984888,
        "size": 32,
        "access": "read-write",
        "desc": "RCC PLL1 fractional divider register",
        "fields": [
            {
                "name": "PLL1FRACN",
                "bitOffset": 3,
                "bitWidth": 13,
                "desc": "fractional part of the multiplication factor for PLL1 VCO\n"
            }
        ]
    },
    "1140984892": {
        "name": "RCC_PLL2DIVR",
        "address": 1140984892,
        "size": 32,
        "access": "read-write",
        "desc": "RCC PLL1 dividers register",
        "fields": [
            {
                "name": "PLL2N",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Multiplication factor for PLL2VCO\n"
            },
            {
                "name": "PLL2P",
                "bitOffset": 9,
                "bitWidth": 7,
                "desc": "PLL2 DIVP division factor\n"
            },
            {
                "name": "PLL2Q",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "PLL2 DIVQ division factor\n"
            },
            {
                "name": "PLL2R",
                "bitOffset": 24,
                "bitWidth": 7,
                "desc": "PLL2 DIVR division factor\n"
            }
        ]
    },
    "1140984896": {
        "name": "RCC_PLL2FRACR",
        "address": 1140984896,
        "size": 32,
        "access": "read-write",
        "desc": "RCC PLL2 fractional divider register",
        "fields": [
            {
                "name": "PLL2FRACN",
                "bitOffset": 3,
                "bitWidth": 13,
                "desc": "fractional part of the multiplication factor for PLL2 VCO\n"
            }
        ]
    },
    "1140984900": {
        "name": "RCC_PLL3DIVR",
        "address": 1140984900,
        "size": 32,
        "access": "read-write",
        "desc": "RCC PLL3 dividers register",
        "fields": [
            {
                "name": "PLL3N",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Multiplication factor for PLL3VCO\n"
            },
            {
                "name": "PLL3P",
                "bitOffset": 9,
                "bitWidth": 7,
                "desc": "PLL3 DIVP division factor\n"
            },
            {
                "name": "PLL3Q",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "PLL3 DIVQ division factor\n"
            },
            {
                "name": "PLL3R",
                "bitOffset": 24,
                "bitWidth": 7,
                "desc": "PLL3 DIVR division factor\n"
            }
        ]
    },
    "1140984904": {
        "name": "RCC_PLL3FRACR",
        "address": 1140984904,
        "size": 32,
        "access": "read-write",
        "desc": "RCC PLL3 fractional divider register",
        "fields": [
            {
                "name": "PLL3FRACN",
                "bitOffset": 3,
                "bitWidth": 13,
                "desc": "fractional part of the multiplication factor for PLL3 VCO\n"
            }
        ]
    },
    "1140984912": {
        "name": "RCC_CIER",
        "address": 1140984912,
        "size": 32,
        "access": "read-write",
        "desc": "RCC clock source interrupt enable register",
        "fields": [
            {
                "name": "LSIRDYIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSI ready interrupt enable\n"
            },
            {
                "name": "LSERDYIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSE ready interrupt enable\n"
            },
            {
                "name": "CSIRDYIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CSI ready interrupt enable\n"
            },
            {
                "name": "HSIRDYIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "HSI ready interrupt enable\n"
            },
            {
                "name": "HSERDYIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "HSE ready interrupt enable\n"
            },
            {
                "name": "HSI48RDYIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "HSI48 ready interrupt enable\n"
            },
            {
                "name": "PLL1RDYIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PLL1 ready interrupt enable\n"
            },
            {
                "name": "PLL2RDYIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "PLL2 ready interrupt enable\n"
            },
            {
                "name": "PLL3RDYIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PLL3 ready interrupt enable\n"
            }
        ]
    },
    "1140984916": {
        "name": "RCC_CIFR",
        "address": 1140984916,
        "size": 32,
        "access": "read-only",
        "desc": "RCC clock source interrupt flag register",
        "fields": [
            {
                "name": "LSIRDYF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSI ready interrupt flag\n"
            },
            {
                "name": "LSERDYF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSE ready interrupt flag\n"
            },
            {
                "name": "CSIRDYF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CSI ready interrupt flag\n"
            },
            {
                "name": "HSIRDYF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "HSI ready interrupt flag\n"
            },
            {
                "name": "HSERDYF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "HSE ready interrupt flag\n"
            },
            {
                "name": "HSI48RDYF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "HSI48 ready interrupt flag\n"
            },
            {
                "name": "PLL1RDYF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PLL1 ready interrupt flag\n"
            },
            {
                "name": "PLL2RDYF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "PLL2 ready interrupt flag\n"
            },
            {
                "name": "PLL3RDYF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PLL3 ready interrupt flag\n"
            },
            {
                "name": "HSECSSF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "HSE clock security system interrupt flag\n"
            }
        ]
    },
    "1140984920": {
        "name": "RCC_CICR",
        "address": 1140984920,
        "size": 32,
        "access": "read-write",
        "desc": "RCC clock source interrupt clear register",
        "fields": [
            {
                "name": "LSIRDYC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSI ready interrupt clear\n"
            },
            {
                "name": "LSERDYC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSE ready interrupt clear\n"
            },
            {
                "name": "CSIRDYC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HSI ready interrupt clear\n"
            },
            {
                "name": "HSIRDYC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "HSI ready interrupt clear\n"
            },
            {
                "name": "HSERDYC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "HSE ready interrupt clear\n"
            },
            {
                "name": "HSI48RDYC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "HSI48 ready interrupt clear\n"
            },
            {
                "name": "PLL1RDYC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PLL1 ready interrupt clear\n"
            },
            {
                "name": "PLL2RDYC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "PLL2 ready interrupt clear\n"
            },
            {
                "name": "PLL3RDYC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PLL3 ready interrupt clear\n"
            },
            {
                "name": "HSECSSC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "HSE clock security system interrupt clear\n"
            }
        ]
    },
    "1140984928": {
        "name": "RCC_AHB1RSTR",
        "address": 1140984928,
        "size": 32,
        "access": "read-write",
        "desc": "RCC AHB1 reset register",
        "fields": [
            {
                "name": "GPDMA1RST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "GPDMA1 block reset\n"
            },
            {
                "name": "GPDMA2RST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "GPDMA2 block reset\n"
            },
            {
                "name": "CRCRST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CRC block reset Set and reset by software."
            },
            {
                "name": "CORDICRST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "CORDIC block reset\n"
            },
            {
                "name": "FMACRST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "FMAC block reset\n"
            },
            {
                "name": "RAMCFGRST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "RAMCFG block reset\n"
            },
            {
                "name": "ETHRST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "ETHRST block reset\n"
            }
        ]
    },
    "1140984932": {
        "name": "RCC_AHB2RSTR",
        "address": 1140984932,
        "size": 32,
        "access": "read-write",
        "desc": "RCC AHB2 peripheral reset register",
        "fields": [
            {
                "name": "GPIOARST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "GPIOA block reset\n"
            },
            {
                "name": "GPIOBRST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "GPIOB block reset\n"
            },
            {
                "name": "GPIOCRST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "GPIOC block reset\n"
            },
            {
                "name": "GPIODRST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "GPIOD block reset\n"
            },
            {
                "name": "GPIOERST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "GPIOE block reset\n"
            },
            {
                "name": "GPIOFRST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "GPIOF block reset\n"
            },
            {
                "name": "GPIOGRST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "GPIOG block reset\n"
            },
            {
                "name": "GPIOHRST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "GPIOH block reset\n"
            },
            {
                "name": "GPIOIRST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "GPIOI block reset\n"
            },
            {
                "name": "ADCRST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "ADC1 and 2 blocks reset\n"
            },
            {
                "name": "DAC1RST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "DAC block reset\n"
            },
            {
                "name": "DCMI_PSSIRST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "digital camera interface block reset (DCMI or PSSI depending which interface is active)\n"
            },
            {
                "name": "AESRST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "AES block reset\n"
            },
            {
                "name": "HASHRST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "HASH block reset\n"
            },
            {
                "name": "RNGRST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "RNG block reset\n"
            },
            {
                "name": "PKARST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "PKA block reset\n"
            },
            {
                "name": "SAESRST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "SAES block reset\n"
            }
        ]
    },
    "1140984940": {
        "name": "RCC_AHB4RSTR",
        "address": 1140984940,
        "size": 32,
        "access": "read-write",
        "desc": "RCC AHB4 peripheral reset register",
        "fields": [
            {
                "name": "OTFDEC1RST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "OTFDEC1 block reset\n"
            },
            {
                "name": "SDMMC1RST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "SDMMC1 and SDMMC1 delay blocks reset\n"
            },
            {
                "name": "FMCRST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "FMC block reset\n"
            },
            {
                "name": "OCTOSPI1RST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "OCTOSPI1 block reset\n"
            }
        ]
    },
    "1140984948": {
        "name": "RCC_APB1LRSTR",
        "address": 1140984948,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB1 peripheral low reset register",
        "fields": [
            {
                "name": "TIM2RST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM2 block reset\n"
            },
            {
                "name": "TIM3RST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM3 block reset\n"
            },
            {
                "name": "TIM4RST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TIM4 block reset\n"
            },
            {
                "name": "TIM5RST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TIM5 block reset\n"
            },
            {
                "name": "TIM6RST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TIM6 block reset\n"
            },
            {
                "name": "TIM7RST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TIM7 block reset\n"
            },
            {
                "name": "TIM12RST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TIM12 block reset\n"
            },
            {
                "name": "SPI2RST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SPI2 block reset\n"
            },
            {
                "name": "SPI3RST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "SPI3 block reset\n"
            },
            {
                "name": "USART2RST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "USART2 block reset\n"
            },
            {
                "name": "USART3RST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "USART3 block reset\n"
            },
            {
                "name": "UART4RST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "UART4 block reset\n"
            },
            {
                "name": "UART5RST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "UART5 block reset\n"
            },
            {
                "name": "I2C1RST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 block reset\n"
            },
            {
                "name": "I2C2RST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "I2C2 block reset\n"
            },
            {
                "name": "I3C1RST",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "I3C1 block reset\n"
            },
            {
                "name": "CRSRST",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "CRS block reset\n"
            },
            {
                "name": "USART6RST",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "USART6 block reset\n"
            },
            {
                "name": "USART10RST",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "USART10 block reset\n"
            },
            {
                "name": "USART11RST",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "USART11 block reset\n"
            },
            {
                "name": "CECRST",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "HDMI-CEC block reset\n"
            },
            {
                "name": "UART7RST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "UART7 block reset\n"
            },
            {
                "name": "UART8RST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UART8 block reset\n"
            }
        ]
    },
    "1140984952": {
        "name": "RCC_APB1HRSTR",
        "address": 1140984952,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB1 peripheral high reset register",
        "fields": [
            {
                "name": "UART9RST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "UART9 block reset\n"
            },
            {
                "name": "UART12RST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "UART12 block reset\n"
            },
            {
                "name": "DTSRST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "DTS block reset\n"
            },
            {
                "name": "LPTIM2RST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "LPTIM2 block reset\n"
            },
            {
                "name": "FDCANRST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "FDCAN1 and FDCAN2 blocks reset\n"
            },
            {
                "name": "UCPD1RST",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "UCPD1 block reset\n"
            }
        ]
    },
    "1140984956": {
        "name": "RCC_APB2RSTR",
        "address": 1140984956,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB2 peripheral reset register",
        "fields": [
            {
                "name": "TIM1RST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "TIM1 block reset\n"
            },
            {
                "name": "SPI1RST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "SPI1 block reset\n"
            },
            {
                "name": "TIM8RST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "TIM8 block reset\n"
            },
            {
                "name": "USART1RST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "USART1 block reset\n"
            },
            {
                "name": "TIM15RST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "TIM15 block reset\n"
            },
            {
                "name": "SPI4RST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "SPI4 block reset\n"
            },
            {
                "name": "SPI6RST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "SPI6 block reset\n"
            },
            {
                "name": "SAI1RST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "SAI1 block reset\n"
            },
            {
                "name": "SAI2RST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SAI2 block reset\n"
            },
            {
                "name": "USBRST",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "USB block reset\n"
            }
        ]
    },
    "1140984960": {
        "name": "RCC_APB3RSTR",
        "address": 1140984960,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB3 peripheral reset register",
        "fields": [
            {
                "name": "LPUART1RST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "LPUART1 block reset\n"
            },
            {
                "name": "I2C3RST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "I2C3 block reset\n"
            },
            {
                "name": "I3C2RST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "I3C2 block reset\n"
            },
            {
                "name": "LPTIM1RST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "LPTIM1 block reset\n"
            },
            {
                "name": "LPTIM3RST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "LPTIM3 block reset\n"
            },
            {
                "name": "LPTIM4RST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "LPTIM4 block reset\n"
            },
            {
                "name": "LPTIM5RST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "LPTIM5 block reset\n"
            },
            {
                "name": "LPTIM6RST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "LPTIM6 block reset\n"
            },
            {
                "name": "VREFRST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "VREFBUF block reset\n"
            }
        ]
    },
    "1140984968": {
        "name": "RCC_AHB1ENR",
        "address": 1140984968,
        "size": 32,
        "access": "read-write",
        "desc": "RCC AHB1 peripherals clock register",
        "fields": [
            {
                "name": "GPDMA1EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "GPDMA1 clock enable\n"
            },
            {
                "name": "GPDMA2EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "GPDMA2 clock enable\n"
            },
            {
                "name": "FLITFEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Flash interface clock enable\n"
            },
            {
                "name": "CRCEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CRC clock enable\n"
            },
            {
                "name": "CORDICEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "CORDIC clock enable\n"
            },
            {
                "name": "FMACEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "FMAC clock enable\n"
            },
            {
                "name": "RAMCFGEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "RAMCFG clock enable\n"
            },
            {
                "name": "ETHEN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "ETH clock enable\n"
            },
            {
                "name": "ETHTXEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ETHTX clock enable\n"
            },
            {
                "name": "ETHRXEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "ETHRX clock enable\n"
            },
            {
                "name": "TZSC1EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "TZSC1 clock enable\n"
            },
            {
                "name": "BKPRAMEN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "BKPRAM clock enable\n"
            },
            {
                "name": "DCACHEEN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "DCACHE clock enable\n"
            },
            {
                "name": "SRAM1EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "SRAM1 clock enable\n"
            }
        ]
    },
    "1140984972": {
        "name": "RCC_AHB2ENR",
        "address": 1140984972,
        "size": 32,
        "access": "read-write",
        "desc": "RCC AHB2 peripheral clock register",
        "fields": [
            {
                "name": "GPIOAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "GPIOA clock enable\n"
            },
            {
                "name": "GPIOBEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "GPIOB clock enable\n"
            },
            {
                "name": "GPIOCEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "GPIOC clock enable\n"
            },
            {
                "name": "GPIODEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "GPIOD clock enable\n"
            },
            {
                "name": "GPIOEEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "GPIOE clock enable\n"
            },
            {
                "name": "GPIOFEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "GPIOF clock enable\n"
            },
            {
                "name": "GPIOGEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "GPIOG clock enable\n"
            },
            {
                "name": "GPIOHEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "GPIOH clock enable\n"
            },
            {
                "name": "GPIOIEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "GPIOI clock enable\n"
            },
            {
                "name": "ADCEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "ADC1 and 2 peripherals clock enable\n"
            },
            {
                "name": "DAC1EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "DAC clock enable\n"
            },
            {
                "name": "DCMI_PSSIEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "digital camera interface clock enable (DCMI or PSSI depending which interface is active)\n"
            },
            {
                "name": "AESEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "AES clock enable\n"
            },
            {
                "name": "HASHEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "HASH clock enable\n"
            },
            {
                "name": "RNGEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "RNG clock enable\n"
            },
            {
                "name": "PKAEN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "PKA clock enable\n"
            },
            {
                "name": "SAESEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "SAES clock enable\n"
            },
            {
                "name": "SRAM2EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "SRAM2 clock enable\n"
            },
            {
                "name": "SRAM3EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "SRAM3 clock enable\n"
            }
        ]
    },
    "1140984980": {
        "name": "RCC_AHB4ENR",
        "address": 1140984980,
        "size": 32,
        "access": "read-write",
        "desc": "RCC AHB4 peripheral clock register",
        "fields": [
            {
                "name": "OTFDEC1EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "OTFDEC1 clock enable\n"
            },
            {
                "name": "SDMMC1EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "SDMMC1 and SDMMC1 delay peripheral clock enable reset"
            },
            {
                "name": "FMCEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "FMC clock enable\n"
            },
            {
                "name": "OCTOSPI1EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "OCTOSPI1 clock enable\n"
            }
        ]
    },
    "1140984988": {
        "name": "RCC_APB1LENR",
        "address": 1140984988,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB1 peripheral clock register",
        "fields": [
            {
                "name": "TIM2EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM2 clock enable\n"
            },
            {
                "name": "TIM3EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM3 clock enable\n"
            },
            {
                "name": "TIM4EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TIM4 clock enable\n"
            },
            {
                "name": "TIM5EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TIM5 clock enable\n"
            },
            {
                "name": "TIM6EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TIM6 clock enable\n"
            },
            {
                "name": "TIM7EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TIM7 clock enable\n"
            },
            {
                "name": "TIM12EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TIM12 clock enable\n"
            },
            {
                "name": "WWDGEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "WWDG clock enable\n"
            },
            {
                "name": "SPI2EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SPI2 clock enable\n"
            },
            {
                "name": "SPI3EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "SPI3 clock enable\n"
            },
            {
                "name": "USART2EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "USART2 clock enable\n"
            },
            {
                "name": "USART3EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "USART3 clock enable\n"
            },
            {
                "name": "UART4EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "UART4 clock enable\n"
            },
            {
                "name": "UART5EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "UART5 clock enable\n"
            },
            {
                "name": "I2C1EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 clock enable\n"
            },
            {
                "name": "I2C2EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "I2C2 clock enable\n"
            },
            {
                "name": "I3C1EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "I3C1 clock enable\n"
            },
            {
                "name": "CRSEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "CRS clock enable\n"
            },
            {
                "name": "USART6EN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "USART6 clock enable\n"
            },
            {
                "name": "USART10EN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "USART10 clock enable\n"
            },
            {
                "name": "USART11EN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "USART11 clock enable\n"
            },
            {
                "name": "CECEN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "HDMI-CEC clock enable\n"
            },
            {
                "name": "UART7EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "UART7 clock enable\n"
            },
            {
                "name": "UART8EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UART8 clock enable\n"
            }
        ]
    },
    "1140984992": {
        "name": "RCC_APB1HENR",
        "address": 1140984992,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB1 peripheral clock register",
        "fields": [
            {
                "name": "UART9EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "UART9 clock enable\n"
            },
            {
                "name": "UART12EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "UART12 clock enable\n"
            },
            {
                "name": "DTSEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "DTS clock enable\n"
            },
            {
                "name": "LPTIM2EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "LPTIM2 clock enable\n"
            },
            {
                "name": "FDCANEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "FDCAN1 and FDCAN2 peripheral clock enable\n"
            },
            {
                "name": "UCPD1EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "UCPD1 clock enable\n"
            }
        ]
    },
    "1140984996": {
        "name": "RCC_APB2ENR",
        "address": 1140984996,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB2 peripheral clock register",
        "fields": [
            {
                "name": "TIM1EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "TIM1 clock enable\n"
            },
            {
                "name": "SPI1EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "SPI1 clock enable\n"
            },
            {
                "name": "TIM8EN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "TIM8 clock enable\n"
            },
            {
                "name": "USART1EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "USART1 clock enable\n"
            },
            {
                "name": "TIM15EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "TIM15 clock enable\n"
            },
            {
                "name": "SPI4EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "SPI4 clock enable\n"
            },
            {
                "name": "SPI6EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "SPI6 clock enable\n"
            },
            {
                "name": "SAI1EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "SAI1 clock enable\n"
            },
            {
                "name": "SAI2EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SAI2 clock enable\n"
            },
            {
                "name": "USBEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "USB clock enable\n"
            }
        ]
    },
    "1140985000": {
        "name": "RCC_APB3ENR",
        "address": 1140985000,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB3 peripheral clock register",
        "fields": [
            {
                "name": "SBSEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SBS clock enable\n"
            },
            {
                "name": "LPUART1EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "LPUART1 clock enable\n"
            },
            {
                "name": "I2C3EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "I2C3 clock enable\n"
            },
            {
                "name": "I3C2EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "I3C2 clock enable\n"
            },
            {
                "name": "LPTIM1EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "LPTIM1 clock enable\n"
            },
            {
                "name": "LPTIM3EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "LPTIM3 clock enable\n"
            },
            {
                "name": "LPTIM4EN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "LPTIM4 clock enable\n"
            },
            {
                "name": "LPTIM5EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "LPTIM5 clock enable\n"
            },
            {
                "name": "LPTIM6EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "LPTIM6 clock enable\n"
            },
            {
                "name": "VREFBUFEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "VREFBUF clock enable\n"
            },
            {
                "name": "RTCAPBEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "RTC APB interface clock enable\n"
            }
        ]
    },
    "1140985008": {
        "name": "RCC_AHB1LPENR",
        "address": 1140985008,
        "size": 32,
        "access": "read-write",
        "desc": "RCC AHB1 sleep clock register",
        "fields": [
            {
                "name": "GPDMA1LPEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "GPDMA1 clock enable during Sleep mode\n"
            },
            {
                "name": "GPDMA2LPEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "GPDMA2 clock enable during Sleep mode\n"
            },
            {
                "name": "FLITFLPEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Flash interface (FLITF) clock enable during Sleep mode\n"
            },
            {
                "name": "CRCLPEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CRC clock enable during Sleep mode\n"
            },
            {
                "name": "CORDICLPEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "CORDIC clock enable during Sleep mode\n"
            },
            {
                "name": "FMACLPEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "FMAC clock enable during Sleep mode\n"
            },
            {
                "name": "RAMCFGLPEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "RAMCFG clock enable during Sleep mode\n"
            },
            {
                "name": "ETHLPEN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "ETH clock enable during Sleep mode\n"
            },
            {
                "name": "ETHTXLPEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ETHTX clock enable during Sleep mode\n"
            },
            {
                "name": "ETHRXLPEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "ETHRX clock enable during Sleep mode\n"
            },
            {
                "name": "TZSC1LPEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "TZSC1 clock enable during Sleep mode\n"
            },
            {
                "name": "BKPRAMLPEN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "BKPRAM clock enable during Sleep mode\n"
            },
            {
                "name": "ICACHELPEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "ICACHE clock enable during Sleep mode\n"
            },
            {
                "name": "DCACHELPEN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "DCACHE clock enable during Sleep mode\n"
            },
            {
                "name": "SRAM1LPEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "SRAM1 clock enable during Sleep mode\n"
            }
        ]
    },
    "1140985012": {
        "name": "RCC_AHB2LPENR",
        "address": 1140985012,
        "size": 32,
        "access": "read-write",
        "desc": "RCC AHB2 sleep clock register",
        "fields": [
            {
                "name": "GPIOALPEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "GPIOA clock enable during Sleep mode\n"
            },
            {
                "name": "GPIOBLPEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "GPIOB clock enable during Sleep mode\n"
            },
            {
                "name": "GPIOCLPEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "GPIOC clock enable during Sleep mode\n"
            },
            {
                "name": "GPIODLPEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "GPIOD clock enable during Sleep mode\n"
            },
            {
                "name": "GPIOELPEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "GPIOE clock enable during Sleep mode\n"
            },
            {
                "name": "GPIOFLPEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "GPIOF clock enable during Sleep mode\n"
            },
            {
                "name": "GPIOGLPEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "GPIOG clock enable during Sleep mode\n"
            },
            {
                "name": "GPIOHLPEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "GPIOH clock enable during Sleep mode\n"
            },
            {
                "name": "GPIOILPEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "GPIOI clock enable during Sleep mode\n"
            },
            {
                "name": "ADCLPEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "ADC1 and 2 peripherals clock enable during Sleep mode\n"
            },
            {
                "name": "DAC1LPEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "DAC clock enable during Sleep mode\n"
            },
            {
                "name": "DCMI_PSSILPEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "digital camera interface clock enable during Sleep mode (DCMI or PSSI depending which interface is active)\n"
            },
            {
                "name": "AESLPEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "AES clock enable during Sleep mode\n"
            },
            {
                "name": "HASHLPEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "HASH clock enable during Sleep mode\n"
            },
            {
                "name": "RNGLPEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "RNG clock enable during Sleep mode\n"
            },
            {
                "name": "PKALPEN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "PKA clock enable during Sleep mode\n"
            },
            {
                "name": "SAESLPEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "SAES clock enable during Sleep mode\n"
            },
            {
                "name": "SRAM2LPEN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "SRAM2 clock enable during Sleep mode\n"
            },
            {
                "name": "SRAM3LPEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "SRAM3 clock enable during Sleep mode\n"
            }
        ]
    },
    "1140985020": {
        "name": "RCC_AHB4LPENR",
        "address": 1140985020,
        "size": 32,
        "access": "read-write",
        "desc": "RCC AHB4 sleep clock register",
        "fields": [
            {
                "name": "OTFDEC1LPEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "OTFDEC1 clock enable during Sleep mode\n"
            },
            {
                "name": "SDMMC1LPEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "SDMMC1 and SDMMC1 delay peripheral clock enable during Sleep mode\n"
            },
            {
                "name": "FMCLPEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "FMC clock enable during Sleep mode\n"
            },
            {
                "name": "OCTOSPI1LPEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "OCTOSPI1 clock enable during Sleep mode\n"
            }
        ]
    },
    "1140985028": {
        "name": "RCC_APB1LLPENR",
        "address": 1140985028,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB1 sleep clock register",
        "fields": [
            {
                "name": "TIM2LPEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM2 clock enable during Sleep mode\n"
            },
            {
                "name": "TIM3LPEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM3 clock enable during Sleep mode\n"
            },
            {
                "name": "TIM4LPEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TIM4 clock enable during Sleep mode\n"
            },
            {
                "name": "TIM5LPEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TIM5 clock enable during Sleep mode\n"
            },
            {
                "name": "TIM6LPEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TIM6 clock enable during Sleep mode\n"
            },
            {
                "name": "TIM7LPEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TIM7 clock enable during Sleep mode\n"
            },
            {
                "name": "TIM12LPEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TIM12 clock enable during Sleep mode\n"
            },
            {
                "name": "WWDGLPEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "WWDG clock enable during Sleep mode\n"
            },
            {
                "name": "SPI2LPEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SPI2 clock enable during Sleep mode\n"
            },
            {
                "name": "SPI3LPEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "SPI3 clock enable during Sleep mode\n"
            },
            {
                "name": "USART2LPEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "USART2 clock enable during Sleep mode\n"
            },
            {
                "name": "USART3LPEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "USART3 clock enable during Sleep mode\n"
            },
            {
                "name": "UART4LPEN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "UART4 clock enable during Sleep mode\n"
            },
            {
                "name": "UART5LPEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "UART5 clock enable during Sleep mode\n"
            },
            {
                "name": "I2C1LPEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 clock enable during Sleep mode\n"
            },
            {
                "name": "I2C2LPEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "I2C2 clock enable during Sleep mode\n"
            },
            {
                "name": "I3C1LPEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "I3C1 clock enable during Sleep mode\n"
            },
            {
                "name": "CRSLPEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "CRS clock enable during Sleep mode\n"
            },
            {
                "name": "USART6LPEN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "USART6 clock enable during Sleep mode\n"
            },
            {
                "name": "USART10LPEN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "USART10 clock enable during Sleep mode\n"
            },
            {
                "name": "USART11LPEN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "USART11 clock enable during Sleep mode\n"
            },
            {
                "name": "CECLPEN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "HDMI-CEC clock enable during Sleep mode\n"
            },
            {
                "name": "UART7LPEN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "UART7 clock enable during Sleep mode\n"
            },
            {
                "name": "UART8LPEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UART8 clock enable during Sleep mode\n"
            }
        ]
    },
    "1140985032": {
        "name": "RCC_APB1HLPENR",
        "address": 1140985032,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB1 sleep clock register",
        "fields": [
            {
                "name": "UART9LPEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "UART9 clock enable during Sleep mode\n"
            },
            {
                "name": "UART12LPEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "UART12 clock enable during Sleep mode\n"
            },
            {
                "name": "DTSLPEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "DTS clock enable during Sleep mode\n"
            },
            {
                "name": "LPTIM2LPEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "LPTIM2 clock enable during Sleep mode\n"
            },
            {
                "name": "FDCANLPEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "FDCAN1 and FDCAN2 peripheral clock enable during Sleep mode\n"
            },
            {
                "name": "UCPD1LPEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "UCPD1 clock enable during Sleep mode\n"
            }
        ]
    },
    "1140985036": {
        "name": "RCC_APB2LPENR",
        "address": 1140985036,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB2 sleep clock register",
        "fields": [
            {
                "name": "TIM1LPEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "TIM1 clock enable during Sleep mode\n"
            },
            {
                "name": "SPI1LPEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "SPI1 clock enable during Sleep mode\n"
            },
            {
                "name": "TIM8LPEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "TIM8 clock enable during Sleep mode\n"
            },
            {
                "name": "USART1LPEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "USART1 clock enable during Sleep mode\n"
            },
            {
                "name": "TIM15LPEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "TIM15 clock enable during Sleep mode\n"
            },
            {
                "name": "SPI4LPEN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "SPI4 clock enable during Sleep mode\n"
            },
            {
                "name": "SPI6LPEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "SPI6 clock enable during Sleep mode\n"
            },
            {
                "name": "SAI1LPEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "SAI1 clock enable during Sleep mode\n"
            },
            {
                "name": "SAI2LPEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SAI2 clock enable during Sleep mode\n"
            },
            {
                "name": "USBLPEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "USB clock enable during Sleep mode\n"
            }
        ]
    },
    "1140985040": {
        "name": "RCC_APB3LPENR",
        "address": 1140985040,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB3 sleep clock register",
        "fields": [
            {
                "name": "SBSLPEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SBS clock enable during Sleep mode\n"
            },
            {
                "name": "LPUART1LPEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "LPUART1 clock enable during Sleep mode\n"
            },
            {
                "name": "I2C3LPEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "I2C3 clock enable during Sleep mode\n"
            },
            {
                "name": "I3C2LPEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "I3C2 clock enable during Sleep mode\n"
            },
            {
                "name": "LPTIM1LPEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "LPTIM1 clock enable during Sleep mode\n"
            },
            {
                "name": "LPTIM3LPEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "LPTIM3 clock enable during Sleep mode\n"
            },
            {
                "name": "LPTIM4LPEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "LPTIM4 clock enable during Sleep mode\n"
            },
            {
                "name": "LPTIM5LPEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "LPTIM5 clock enable during Sleep mode\n"
            },
            {
                "name": "LPTIM6LPEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "LPTIM6 clock enable during Sleep mode\n"
            },
            {
                "name": "VREFLPEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "VREFBUF clock enable during Sleep mode\n"
            },
            {
                "name": "RTCAPBLPEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "RTC APB interface clock enable during Sleep mode\n"
            }
        ]
    },
    "1140985048": {
        "name": "RCC_CCIPR1",
        "address": 1140985048,
        "size": 32,
        "access": "read-write",
        "desc": "RCC kernel clock configuration register",
        "fields": [
            {
                "name": "USART1SEL",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "USART1 kernel clock source selection\n"
            },
            {
                "name": "USART2SEL",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "USART2 kernel clock source selection\n"
            },
            {
                "name": "USART3SEL",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "USART3 kernel clock source selection\n"
            },
            {
                "name": "UART4SEL",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "UART4 kernel clock source selection\n"
            },
            {
                "name": "UART5SEL",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "UART5 kernel clock source selection\n"
            },
            {
                "name": "USART6SEL",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "USART6 kernel clock source selection\n"
            },
            {
                "name": "UART7SEL",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "UART7 kernel clock source selection\n"
            },
            {
                "name": "UART8SEL",
                "bitOffset": 21,
                "bitWidth": 3,
                "desc": "UART8 kernel clock source selection\n"
            },
            {
                "name": "UART9SEL",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "UART9 kernel clock source selection\n"
            },
            {
                "name": "USART10SEL",
                "bitOffset": 27,
                "bitWidth": 3,
                "desc": "USART10 kernel clock source selection\n"
            },
            {
                "name": "TIMICSEL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "TIM12, TIM15 and LPTIM2 input capture source selection\n"
            }
        ]
    },
    "1140985052": {
        "name": "RCC_CCIPR2",
        "address": 1140985052,
        "size": 32,
        "access": "read-write",
        "desc": "RCC kernel clock configuration register",
        "fields": [
            {
                "name": "USART11SEL",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "USART11 kernel clock source selection\n"
            },
            {
                "name": "UART12SEL",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "UART12 kernel clock source selection\n"
            },
            {
                "name": "LPTIM1SEL",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "LPTIM1 kernel clock source selection\n"
            },
            {
                "name": "LPTIM2SEL",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "LPTIM2 kernel clock source selection\n"
            },
            {
                "name": "LPTIM3SEL",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "LPTIM3 kernel clock source selection\n"
            },
            {
                "name": "LPTIM4SEL",
                "bitOffset": 20,
                "bitWidth": 3,
                "desc": "LPTIM4 kernel clock source selection\n"
            },
            {
                "name": "LPTIM5SEL",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "LPTIM5 kernel clock source selection\n"
            },
            {
                "name": "LPTIM6SEL",
                "bitOffset": 28,
                "bitWidth": 3,
                "desc": "LPTIM6 kernel clock source selection\n"
            }
        ]
    },
    "1140985056": {
        "name": "RCC_CCIPR3",
        "address": 1140985056,
        "size": 32,
        "access": "read-write",
        "desc": "RCC kernel clock configuration register",
        "fields": [
            {
                "name": "SPI1SEL",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "SPI1 kernel clock source selection\n"
            },
            {
                "name": "SPI2SEL",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "SPI2 kernel clock source selection\n"
            },
            {
                "name": "SPI3SEL",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "SPI3 kernel clock source selection\n"
            },
            {
                "name": "SPI4SEL",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "SPI4 kernel clock source selection\n"
            },
            {
                "name": "SPI6SEL",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "SPI6 kernel clock source selection\n"
            },
            {
                "name": "LPUART1SEL",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "LPUART1 kernel clock source selection\n"
            }
        ]
    },
    "1140985060": {
        "name": "RCC_CCIPR4",
        "address": 1140985060,
        "size": 32,
        "access": "read-write",
        "desc": "RCC kernel clock configuration register",
        "fields": [
            {
                "name": "OCTOSPI1SEL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "OCTOSPI1 kernel clock source selection\n"
            },
            {
                "name": "SYSTICKSEL",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "SYSTICK clock source selection\n"
            },
            {
                "name": "USBSEL",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "USB kernel clock source selection"
            },
            {
                "name": "SDMMC1SEL",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "SDMMC1 kernel clock source selection"
            },
            {
                "name": "I2C1SEL",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "I2C1 kernel clock source selection"
            },
            {
                "name": "I2C2SEL",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "I2C2 kernel clock source selection"
            },
            {
                "name": "I2C3SEL",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "I2C3 kernel clock source selection"
            },
            {
                "name": "I3C1SEL",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "I3C1 kernel clock source selection"
            },
            {
                "name": "I3C2SEL",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "I3C2 kernel clock source selection"
            }
        ]
    },
    "1140985064": {
        "name": "RCC_CCIPR5",
        "address": 1140985064,
        "size": 32,
        "access": "read-write",
        "desc": "RCC kernel clock configuration register",
        "fields": [
            {
                "name": "ADCDACSEL",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "ADC and DAC kernel clock source selection\n"
            },
            {
                "name": "DACSEL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "DAC sample and hold clock"
            },
            {
                "name": "RNGSEL",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "RNG kernel clock source selection"
            },
            {
                "name": "CECSEL",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "HSMI-CEC kernel clock source selection"
            },
            {
                "name": "FDCANSEL",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "FDCAN1 and FDCAN2 kernel clock source selection"
            },
            {
                "name": "SAI1SEL",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "SAI1 kernel clock source selection\n"
            },
            {
                "name": "SAI2SEL",
                "bitOffset": 19,
                "bitWidth": 3,
                "desc": "SAI2 kernel clock source selection\n"
            },
            {
                "name": "CKPERSEL",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "per_ck clock source selection"
            }
        ]
    },
    "1140985072": {
        "name": "RCC_BDCR",
        "address": 1140985072,
        "size": 32,
        "access": "read-write",
        "desc": "RCC Backup domain control register",
        "fields": [
            {
                "name": "LSEON",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSE oscillator enabled\n"
            },
            {
                "name": "LSERDY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSE oscillator ready\n"
            },
            {
                "name": "LSEBYP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "LSE oscillator bypass\n"
            },
            {
                "name": "LSEDRV",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "LSE oscillator driving capability\n"
            },
            {
                "name": "LSECSSON",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "LSE clock security system enable\n"
            },
            {
                "name": "LSECSSD",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "LSE clock security system failure detection\n"
            },
            {
                "name": "LSEEXT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "low-speed external clock type in bypass mode\n"
            },
            {
                "name": "RTCSEL",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "RTC clock source selection\n"
            },
            {
                "name": "RTCEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "RTC clock enable\n"
            },
            {
                "name": "VSWRST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "VSwitch domain software reset\n"
            },
            {
                "name": "LSCOEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Low-speed clock output (LSCO) enable\n"
            },
            {
                "name": "LSCOSEL",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Low-speed clock output selection\n"
            },
            {
                "name": "LSION",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "LSI oscillator enable\n"
            },
            {
                "name": "LSIRDY",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "LSI oscillator ready\n"
            }
        ]
    },
    "1140985076": {
        "name": "RCC_RSR",
        "address": 1140985076,
        "size": 32,
        "access": "read-write",
        "desc": "RCC reset status register",
        "fields": [
            {
                "name": "RMVF",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "remove reset flag\n"
            },
            {
                "name": "PINRSTF",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "pin reset flag (NRST)\n"
            },
            {
                "name": "BORRSTF",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "BOR reset flag\n"
            },
            {
                "name": "SFTRSTF",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "system reset from CPU reset flag\n"
            },
            {
                "name": "IWDGRSTF",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "independent watchdog reset flag\n"
            },
            {
                "name": "WWDGRSTF",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "window watchdog reset flag\n"
            },
            {
                "name": "LPWRRSTF",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Low-power reset flag\n"
            }
        ]
    },
    "1140985104": {
        "name": "RCC_SECCFGR",
        "address": 1140985104,
        "size": 32,
        "access": "read-write",
        "desc": "RCC secure configuration register",
        "fields": [
            {
                "name": "HSISEC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "HSI clock configuration and status bits security\n"
            },
            {
                "name": "HSESEC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "HSE clock configuration bits, status bits and HSE_CSS security\n"
            },
            {
                "name": "CSISEC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CSI clock configuration and status bits security\n"
            },
            {
                "name": "LSISEC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "LSI clock configuration and status bits security\n"
            },
            {
                "name": "LSESEC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "LSE clock configuration and status bits security\n"
            },
            {
                "name": "SYSCLKSEC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "SYSCLK clock selection, STOPWUCK bit, clock output on MCO configuration security\n"
            },
            {
                "name": "PRESCSEC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "AHBx/APBx prescaler configuration bits security\n"
            },
            {
                "name": "PLL1SEC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "PLL1 clock configuration and status bits security\n"
            },
            {
                "name": "PLL2SEC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PLL2 clock configuration and status bits security\n"
            },
            {
                "name": "PLL3SEC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "PLL3 clock configuration and status bits security\n"
            },
            {
                "name": "HSI48SEC",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "HSI48 clock configuration and status bits security\n"
            },
            {
                "name": "RMVFSEC",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Remove reset flag security\n"
            },
            {
                "name": "CKPERSELSEC",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "per_ck selection security\n"
            }
        ]
    },
    "1140985108": {
        "name": "RCC_PRIVCFGR",
        "address": 1140985108,
        "size": 32,
        "access": "read-write",
        "desc": "RCC privilege configuration register",
        "fields": [
            {
                "name": "SPRIV",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "RCC secure functions privilege configuration\n"
            },
            {
                "name": "NSPRIV",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "RCC non-secure functions privilege configuration\n"
            }
        ]
    },
    "1108084736": {
        "name": "RNG_CR",
        "address": 1108084736,
        "size": 32,
        "access": "read-write",
        "desc": "RNG control register",
        "fields": [
            {
                "name": "RNGEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "True random number generator enable"
            },
            {
                "name": "IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Interrupt enable"
            },
            {
                "name": "CED",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Clock error detection\n"
            },
            {
                "name": "ARDIS",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto reset disable\n"
            },
            {
                "name": "RNG_CONFIG3",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "RNG configuration 3\n"
            },
            {
                "name": "NISTC",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "NIST custom\n"
            },
            {
                "name": "RNG_CONFIG2",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "RNG configuration 2\n"
            },
            {
                "name": "CLKDIV",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Clock divider factor\n"
            },
            {
                "name": "RNG_CONFIG1",
                "bitOffset": 20,
                "bitWidth": 6,
                "desc": "RNG configuration 1\n"
            },
            {
                "name": "CONDRST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Conditioning soft reset\n"
            },
            {
                "name": "CONFIGLOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "RNG Config lock\n"
            }
        ]
    },
    "1108084740": {
        "name": "RNG_SR",
        "address": 1108084740,
        "size": 32,
        "access": "read-write",
        "desc": "RNG status register",
        "fields": [
            {
                "name": "DRDY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Data ready\n"
            },
            {
                "name": "CECS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clock error current status\n"
            },
            {
                "name": "SECS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Seed error current status\n"
            },
            {
                "name": "CEIS",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Clock error interrupt status\n"
            },
            {
                "name": "SEIS",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Seed error interrupt status\n"
            }
        ]
    },
    "1108084744": {
        "name": "RNG_DR",
        "address": 1108084744,
        "size": 32,
        "access": "read-only",
        "desc": "RNG data register",
        "fields": [
            {
                "name": "RNDATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Random data\n"
            }
        ]
    },
    "1108084748": {
        "name": "RNG_NSCR",
        "address": 1108084748,
        "size": 32,
        "access": "read-write",
        "desc": "RNG noise source control register",
        "fields": [
            {
                "name": "EN_OSC1",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Each bit drives one oscillator enable signal input of instance number 1, gated with the RNGEN bit in RNG_CR (set bit to enable the oscillator)."
            },
            {
                "name": "EN_OSC2",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "Each bit drives one oscillator enable signal input of instance number 2, gated with the RNGEN bit in RNG_CR (set bit to enable the oscillator)."
            },
            {
                "name": "EN_OSC3",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "Each bit drives one oscillator enable signal input of instance number 3, gated with the RNGEN bit in RNG_CR (set bit to enable the oscillator)."
            },
            {
                "name": "EN_OSC4",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "Each bit drives one oscillator enable signal input of instance number 4, gated with the RNGEN bit in RNG_CR (set bit to enable the oscillator)."
            },
            {
                "name": "EN_OSC5",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Each bit drives one oscillator enable signal input of instance number 5, gated with the RNGEN bit in RNG_CR (set bit to enable the oscillator)."
            },
            {
                "name": "EN_OSC6",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "Each bit drives one oscillator enable signal input of instance number 6, gated with the RNGEN bit in RNG_CR (set bit to enable the oscillator)."
            }
        ]
    },
    "1108084752": {
        "name": "RNG_HTCR",
        "address": 1108084752,
        "size": 32,
        "access": "read-write",
        "desc": "RNG health test control register",
        "fields": [
            {
                "name": "HTCFG",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "health test configuration\n"
            }
        ]
    },
    "1140881408": {
        "name": "RTC_TR",
        "address": 1140881408,
        "size": 32,
        "access": "read-write",
        "desc": "RTC time register",
        "fields": [
            {
                "name": "SU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Second units in BCD format"
            },
            {
                "name": "ST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Second tens in BCD format"
            },
            {
                "name": "MNU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Minute units in BCD format"
            },
            {
                "name": "MNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Minute tens in BCD format"
            },
            {
                "name": "HU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Hour units in BCD format"
            },
            {
                "name": "HT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Hour tens in BCD format"
            },
            {
                "name": "PM",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AM/PM notation"
            }
        ]
    },
    "1140881412": {
        "name": "RTC_DR",
        "address": 1140881412,
        "size": 32,
        "access": "read-write",
        "desc": "RTC date register",
        "fields": [
            {
                "name": "DU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Date units in BCD format"
            },
            {
                "name": "DT",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Date tens in BCD format"
            },
            {
                "name": "MU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Month units in BCD format"
            },
            {
                "name": "MT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Month tens in BCD format"
            },
            {
                "name": "WDU",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "Week day units\n"
            },
            {
                "name": "YU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Year units in BCD format"
            },
            {
                "name": "YT",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Year tens in BCD format"
            }
        ]
    },
    "1140881416": {
        "name": "RTC_SSR",
        "address": 1140881416,
        "size": 32,
        "access": "read-only",
        "desc": "RTC subsecond register",
        "fields": [
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Synchronous binary counter\n"
            }
        ]
    },
    "1140881420": {
        "name": "RTC_ICSR",
        "address": 1140881420,
        "size": 32,
        "access": "read-write",
        "desc": "RTC initialization control and status register",
        "fields": [
            {
                "name": "WUTWF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Wake-up timer write flag\n"
            },
            {
                "name": "SHPF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Shift operation pending\n"
            },
            {
                "name": "INITS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Initialization status flag\n"
            },
            {
                "name": "RSF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Registers synchronization flag\n"
            },
            {
                "name": "INITF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Initialization flag\n"
            },
            {
                "name": "INIT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Initialization mode"
            },
            {
                "name": "BIN",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Binary mode"
            },
            {
                "name": "BCDU",
                "bitOffset": 10,
                "bitWidth": 3,
                "desc": "BCD update (BIN = 10 or 11)\n"
            },
            {
                "name": "RECALPF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Recalibration pending Flag\n"
            }
        ]
    },
    "1140881424": {
        "name": "RTC_PRER",
        "address": 1140881424,
        "size": 32,
        "access": "read-write",
        "desc": "RTC prescaler register",
        "fields": [
            {
                "name": "PREDIV_S",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Synchronous prescaler factor\n"
            },
            {
                "name": "PREDIV_A",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Asynchronous prescaler factor\n"
            }
        ]
    },
    "1140881428": {
        "name": "RTC_WUTR",
        "address": 1140881428,
        "size": 32,
        "access": "read-write",
        "desc": "RTC wake-up timer register",
        "fields": [
            {
                "name": "WUT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Wake-up auto-reload value bits\n"
            },
            {
                "name": "WUTOCLR",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Wake-up auto-reload output clear value\n"
            }
        ]
    },
    "1140881432": {
        "name": "RTC_CR",
        "address": 1140881432,
        "size": 32,
        "access": "read-write",
        "desc": "RTC control register",
        "fields": [
            {
                "name": "WUCKSEL",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "ck_wut wake-up clock selection\n"
            },
            {
                "name": "TSEDGE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Timestamp event active edge\n"
            },
            {
                "name": "REFCKON",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "RTC_REFIN reference clock detection enable (50 or 60 Hz)\n"
            },
            {
                "name": "BYPSHAD",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Bypass the shadow registers\n"
            },
            {
                "name": "FMT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Hour format"
            },
            {
                "name": "SSRUIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "SSR underflow interrupt enable"
            },
            {
                "name": "ALRAE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Alarm A enable"
            },
            {
                "name": "ALRBE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Alarm B enable"
            },
            {
                "name": "WUTE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Wake-up timer enable\n"
            },
            {
                "name": "TSE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "timestamp enable"
            },
            {
                "name": "ALRAIE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Alarm A interrupt enable"
            },
            {
                "name": "ALRBIE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Alarm B interrupt enable"
            },
            {
                "name": "WUTIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Wake-up timer interrupt enable"
            },
            {
                "name": "TSIE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Timestamp interrupt enable"
            },
            {
                "name": "ADD1H",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Add 1 hour (summer time change)\n"
            },
            {
                "name": "SUB1H",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Subtract 1 hour (winter time change)\n"
            },
            {
                "name": "BKP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Backup\n"
            },
            {
                "name": "COSEL",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Calibration output selection\n"
            },
            {
                "name": "POL",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Output polarity\n"
            },
            {
                "name": "OSEL",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Output selection\n"
            },
            {
                "name": "COE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Calibration output enable\n"
            },
            {
                "name": "ITSE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "timestamp on internal event enable"
            },
            {
                "name": "TAMPTS",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Activate timestamp on tamper detection event\n"
            },
            {
                "name": "TAMPOE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Tamper detection output enable on TAMPALRM"
            },
            {
                "name": "ALRAFCLR",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Alarm A flag automatic clear"
            },
            {
                "name": "ALRBFCLR",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Alarm B flag automatic clear"
            },
            {
                "name": "TAMPALRM_PU",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "TAMPALRM pull-up enable"
            },
            {
                "name": "TAMPALRM_TYPE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "TAMPALRM output type"
            },
            {
                "name": "OUT2EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "RTC_OUT2 output enable\n"
            }
        ]
    },
    "1140881436": {
        "name": "RTC_PRIVCFGR",
        "address": 1140881436,
        "size": 32,
        "access": "read-write",
        "desc": "RTC privilege mode control register",
        "fields": [
            {
                "name": "ALRAPRIV",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Alarm A and SSR underflow privilege protection"
            },
            {
                "name": "ALRBPRIV",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Alarm B privilege protection"
            },
            {
                "name": "WUTPRIV",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Wake-up timer privilege protection"
            },
            {
                "name": "TSPRIV",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Timestamp privilege protection"
            },
            {
                "name": "CALPRIV",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Shift register, Delight saving, calibration and reference clock privilege protection"
            },
            {
                "name": "INITPRIV",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Initialization privilege protection"
            },
            {
                "name": "PRIV",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "RTC privilege protection"
            }
        ]
    },
    "1140881440": {
        "name": "RTC_SECCFGR",
        "address": 1140881440,
        "size": 32,
        "access": "read-write",
        "desc": "RTC secure configuration register",
        "fields": [
            {
                "name": "ALRASEC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Alarm A and SSR underflow protection"
            },
            {
                "name": "ALRBSEC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Alarm B protection"
            },
            {
                "name": "WUTSEC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Wake-up timer protection"
            },
            {
                "name": "TSSEC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Timestamp protection"
            },
            {
                "name": "CALSEC",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Shift register, daylight saving, calibration and reference clock protection"
            },
            {
                "name": "INITSEC",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Initialization protection"
            },
            {
                "name": "SEC",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "RTC global protection"
            }
        ]
    },
    "1140881444": {
        "name": "RTC_WPR",
        "address": 1140881444,
        "size": 32,
        "access": "write-only",
        "desc": "RTC write protection register",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Write protection key\n"
            }
        ]
    },
    "1140881448": {
        "name": "RTC_CALR",
        "address": 1140881448,
        "size": 32,
        "access": "read-write",
        "desc": "RTC calibration register",
        "fields": [
            {
                "name": "CALM",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Calibration minus\n"
            },
            {
                "name": "LPCAL",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "RTC low-power mode"
            },
            {
                "name": "CALW16",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Use a 16-second calibration cycle period\n"
            },
            {
                "name": "CALW8",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Use an 8-second calibration cycle period\n"
            },
            {
                "name": "CALP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Increase frequency of RTC by 488."
            }
        ]
    },
    "1140881452": {
        "name": "RTC_SHIFTR",
        "address": 1140881452,
        "size": 32,
        "access": "write-only",
        "desc": "RTC shift control register",
        "fields": [
            {
                "name": "SUBFS",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Subtract a fraction of a second\n"
            },
            {
                "name": "ADD1S",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Add one second\n"
            }
        ]
    },
    "1140881456": {
        "name": "RTC_TSTR",
        "address": 1140881456,
        "size": 32,
        "access": "read-only",
        "desc": "RTC timestamp time register",
        "fields": [
            {
                "name": "SU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Second units in BCD format."
            },
            {
                "name": "ST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Second tens in BCD format."
            },
            {
                "name": "MNU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Minute units in BCD format."
            },
            {
                "name": "MNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Minute tens in BCD format."
            },
            {
                "name": "HU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Hour units in BCD format."
            },
            {
                "name": "HT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Hour tens in BCD format."
            },
            {
                "name": "PM",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AM/PM notation"
            }
        ]
    },
    "1140881460": {
        "name": "RTC_TSDR",
        "address": 1140881460,
        "size": 32,
        "access": "read-only",
        "desc": "RTC timestamp date register",
        "fields": [
            {
                "name": "DU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Date units in BCD format"
            },
            {
                "name": "DT",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Date tens in BCD format"
            },
            {
                "name": "MU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Month units in BCD format"
            },
            {
                "name": "MT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Month tens in BCD format"
            },
            {
                "name": "WDU",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "Week day units"
            }
        ]
    },
    "1140881464": {
        "name": "RTC_TSSSR",
        "address": 1140881464,
        "size": 32,
        "access": "read-only",
        "desc": "RTC timestamp subsecond register",
        "fields": [
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Subsecond value/synchronous binary counter values\n"
            }
        ]
    },
    "1140881472": {
        "name": "RTC_ALRMAR",
        "address": 1140881472,
        "size": 32,
        "access": "read-write",
        "desc": "RTC alarm A register",
        "fields": [
            {
                "name": "SU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Second units in BCD format."
            },
            {
                "name": "ST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Second tens in BCD format."
            },
            {
                "name": "MSK1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Alarm A seconds mask"
            },
            {
                "name": "MNU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Minute units in BCD format"
            },
            {
                "name": "MNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Minute tens in BCD format"
            },
            {
                "name": "MSK2",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Alarm A minutes mask"
            },
            {
                "name": "HU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Hour units in BCD format"
            },
            {
                "name": "HT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Hour tens in BCD format"
            },
            {
                "name": "PM",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AM/PM notation"
            },
            {
                "name": "MSK3",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Alarm A hours mask"
            },
            {
                "name": "DU",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Date units or day in BCD format"
            },
            {
                "name": "DT",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Date tens in BCD format"
            },
            {
                "name": "WDSEL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Week day selection"
            },
            {
                "name": "MSK4",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Alarm A date mask"
            }
        ]
    },
    "1140881476": {
        "name": "RTC_ALRMASSR",
        "address": 1140881476,
        "size": 32,
        "access": "read-write",
        "desc": "RTC alarm A subsecond register",
        "fields": [
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Subseconds value\n"
            },
            {
                "name": "MASKSS",
                "bitOffset": 24,
                "bitWidth": 6,
                "desc": "Mask the most-significant bits starting at this bit\n"
            },
            {
                "name": "SSCLR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Clear synchronous counter on alarm (Binary mode only)\n"
            }
        ]
    },
    "1140881480": {
        "name": "RTC_ALRMBR",
        "address": 1140881480,
        "size": 32,
        "access": "read-write",
        "desc": "RTC alarm B register",
        "fields": [
            {
                "name": "SU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Second units in BCD format"
            },
            {
                "name": "ST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Second tens in BCD format"
            },
            {
                "name": "MSK1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Alarm B seconds mask"
            },
            {
                "name": "MNU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Minute units in BCD format"
            },
            {
                "name": "MNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Minute tens in BCD format"
            },
            {
                "name": "MSK2",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Alarm B minutes mask"
            },
            {
                "name": "HU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Hour units in BCD format"
            },
            {
                "name": "HT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Hour tens in BCD format"
            },
            {
                "name": "PM",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AM/PM notation"
            },
            {
                "name": "MSK3",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Alarm B hours mask"
            },
            {
                "name": "DU",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Date units or day in BCD format"
            },
            {
                "name": "DT",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Date tens in BCD format"
            },
            {
                "name": "WDSEL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Week day selection"
            },
            {
                "name": "MSK4",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Alarm B date mask"
            }
        ]
    },
    "1140881484": {
        "name": "RTC_ALRMBSSR",
        "address": 1140881484,
        "size": 32,
        "access": "read-write",
        "desc": "RTC alarm B subsecond register",
        "fields": [
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Subseconds value\n"
            },
            {
                "name": "MASKSS",
                "bitOffset": 24,
                "bitWidth": 6,
                "desc": "Mask the most-significant bits starting at this bit\n"
            },
            {
                "name": "SSCLR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Clear synchronous counter on alarm (Binary mode only)\n"
            }
        ]
    },
    "1140881488": {
        "name": "RTC_SR",
        "address": 1140881488,
        "size": 32,
        "access": "read-only",
        "desc": "RTC status register",
        "fields": [
            {
                "name": "ALRAF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Alarm A flag\n"
            },
            {
                "name": "ALRBF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Alarm B flag\n"
            },
            {
                "name": "WUTF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Wake-up timer flag\n"
            },
            {
                "name": "TSF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Timestamp flag\n"
            },
            {
                "name": "TSOVF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Timestamp overflow flag\n"
            },
            {
                "name": "ITSF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Internal timestamp flag\n"
            },
            {
                "name": "SSRUF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "SSR underflow flag\n"
            }
        ]
    },
    "1140881492": {
        "name": "RTC_MISR",
        "address": 1140881492,
        "size": 32,
        "access": "read-only",
        "desc": "RTC nonsecure masked interrupt status register",
        "fields": [
            {
                "name": "ALRAMF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Alarm A masked flag\n"
            },
            {
                "name": "ALRBMF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Alarm B nonsecure masked flag\n"
            },
            {
                "name": "WUTMF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Wake-up timer nonsecure masked flag\n"
            },
            {
                "name": "TSMF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Timestamp nonsecure masked flag\n"
            },
            {
                "name": "TSOVMF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Timestamp overflow nonsecure masked flag\n"
            },
            {
                "name": "ITSMF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Internal timestamp nonsecure masked flag\n"
            },
            {
                "name": "SSRUMF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "SSR underflow nonsecure masked flag\n"
            }
        ]
    },
    "1140881496": {
        "name": "RTC_SMISR",
        "address": 1140881496,
        "size": 32,
        "access": "read-only",
        "desc": "RTC secure masked interrupt status register",
        "fields": [
            {
                "name": "ALRAMF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Alarm A interrupt secure masked flag\n"
            },
            {
                "name": "ALRBMF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Alarm B interrupt secure masked flag\n"
            },
            {
                "name": "WUTMF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Wake-up timer interrupt secure masked flag\n"
            },
            {
                "name": "TSMF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Timestamp interrupt secure masked flag\n"
            },
            {
                "name": "TSOVMF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Timestamp overflow interrupt secure masked flag\n"
            },
            {
                "name": "ITSMF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Internal timestamp interrupt secure masked flag\n"
            },
            {
                "name": "SSRUMF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "SSR underflow secure masked flag\n"
            }
        ]
    },
    "1140881500": {
        "name": "RTC_SCR",
        "address": 1140881500,
        "size": 32,
        "access": "write-only",
        "desc": "RTC status clear register",
        "fields": [
            {
                "name": "CALRAF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear alarm A flag\n"
            },
            {
                "name": "CALRBF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear alarm B flag\n"
            },
            {
                "name": "CWUTF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clear wake-up timer flag\n"
            },
            {
                "name": "CTSF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clear timestamp flag\n"
            },
            {
                "name": "CTSOVF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Clear timestamp overflow flag\n"
            },
            {
                "name": "CITSF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Clear internal timestamp flag\n"
            },
            {
                "name": "CSSRUF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Clear SSR underflow flag\n"
            }
        ]
    },
    "1140881504": {
        "name": "RTC_OR",
        "address": 1140881504,
        "size": 32,
        "access": "read-write",
        "desc": "RTC option register",
        "fields": [
            {
                "name": "OUT2_RMP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "RTC_OUT2 mapping"
            }
        ]
    },
    "1140881520": {
        "name": "RTC_ALRABINR",
        "address": 1140881520,
        "size": 32,
        "access": "read-write",
        "desc": "RTC alarm A binary mode register",
        "fields": [
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Synchronous counter alarm value in Binary mode\n"
            }
        ]
    },
    "1140881524": {
        "name": "RTC_ALRBBINR",
        "address": 1140881524,
        "size": 32,
        "access": "read-write",
        "desc": "RTC alarm B binary mode register",
        "fields": [
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Synchronous counter alarm value in Binary mode\n"
            }
        ]
    },
    "1108085760": {
        "name": "SAES_CR",
        "address": 1108085760,
        "size": 32,
        "access": "read-write",
        "desc": "SAES control register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable\n"
            },
            {
                "name": "DATATYPE",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Data type\n"
            },
            {
                "name": "MODE",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Operating mode\n"
            },
            {
                "name": "CHMOD",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "CHMOD[1:0]: Chaining mode\n"
            },
            {
                "name": "DMAINEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "DMA input enable\n"
            },
            {
                "name": "DMAOUTEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "DMA output enable\n"
            },
            {
                "name": "GCMPH",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "GCM or CCM phase selection\n"
            },
            {
                "name": "CHMOD_1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "CHMOD[2]"
            },
            {
                "name": "KEYSIZE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Key size selection\n"
            },
            {
                "name": "KEYPROT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Key protection\n"
            },
            {
                "name": "NPBLB",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Number of padding bytes in last block\n"
            },
            {
                "name": "KMOD",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Key mode selection\n"
            },
            {
                "name": "KSHAREID",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Key share identification\n"
            },
            {
                "name": "KEYSEL",
                "bitOffset": 28,
                "bitWidth": 3,
                "desc": "Key selection\n"
            },
            {
                "name": "IPRST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "SAES peripheral software reset\n"
            }
        ]
    },
    "1108085764": {
        "name": "SAES_SR",
        "address": 1108085764,
        "size": 32,
        "access": "read-only",
        "desc": "SAES status register",
        "fields": [
            {
                "name": "RDERRF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Read error flag\n"
            },
            {
                "name": "WRERRF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Write error flag\n"
            },
            {
                "name": "BUSY",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Busy\n"
            },
            {
                "name": "KEYVALID",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Key valid flag\n"
            }
        ]
    },
    "1108085768": {
        "name": "SAES_DINR",
        "address": 1108085768,
        "size": 32,
        "access": "write-only",
        "desc": "SAES data input register",
        "fields": [
            {
                "name": "DIN",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data input\n"
            }
        ]
    },
    "1108085772": {
        "name": "SAES_DOUTR",
        "address": 1108085772,
        "size": 32,
        "access": "read-only",
        "desc": "SAES data output register",
        "fields": [
            {
                "name": "DOUT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data output\n"
            }
        ]
    },
    "1108085776": {
        "name": "SAES_KEYR0",
        "address": 1108085776,
        "size": 32,
        "access": "write-only",
        "desc": "SAES key register 0",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Cryptographic key, bits [31:0]\n"
            }
        ]
    },
    "1108085780": {
        "name": "SAES_KEYR1",
        "address": 1108085780,
        "size": 32,
        "access": "write-only",
        "desc": "SAES key register 1",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Cryptographic key, bits [63:32]\n"
            }
        ]
    },
    "1108085784": {
        "name": "SAES_KEYR2",
        "address": 1108085784,
        "size": 32,
        "access": "write-only",
        "desc": "SAES key register 2",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Cryptographic key, bits [95:64]\n"
            }
        ]
    },
    "1108085788": {
        "name": "SAES_KEYR3",
        "address": 1108085788,
        "size": 32,
        "access": "write-only",
        "desc": "SAES key register 3",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Cryptographic key, bits [127:96]\n"
            }
        ]
    },
    "1108085792": {
        "name": "SAES_IVR0",
        "address": 1108085792,
        "size": 32,
        "access": "read-write",
        "desc": "SAES initialization vector register 0",
        "fields": [
            {
                "name": "IVI",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Initialization vector input, bits [31:0]\n"
            }
        ]
    },
    "1108085796": {
        "name": "SAES_IVR1",
        "address": 1108085796,
        "size": 32,
        "access": "read-write",
        "desc": "SAES initialization vector register 1",
        "fields": [
            {
                "name": "IVI",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Initialization vector input, bits [63:32]\n"
            }
        ]
    },
    "1108085800": {
        "name": "SAES_IVR2",
        "address": 1108085800,
        "size": 32,
        "access": "read-write",
        "desc": "SAES initialization vector register 2",
        "fields": [
            {
                "name": "IVI",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Initialization vector input, bits [95:64]\n"
            }
        ]
    },
    "1108085804": {
        "name": "SAES_IVR3",
        "address": 1108085804,
        "size": 32,
        "access": "read-write",
        "desc": "SAES initialization vector register 3",
        "fields": [
            {
                "name": "IVI",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Initialization vector input, bits [127:96]\n"
            }
        ]
    },
    "1108085808": {
        "name": "SAES_KEYR4",
        "address": 1108085808,
        "size": 32,
        "access": "write-only",
        "desc": "SAES key register 4",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Cryptographic key, bits [159:128]\n"
            }
        ]
    },
    "1108085812": {
        "name": "SAES_KEYR5",
        "address": 1108085812,
        "size": 32,
        "access": "write-only",
        "desc": "SAES key register 5",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Cryptographic key, bits [191:160]\n"
            }
        ]
    },
    "1108085816": {
        "name": "SAES_KEYR6",
        "address": 1108085816,
        "size": 32,
        "access": "write-only",
        "desc": "SAES key register 6",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Cryptographic key, bits [223:192]\n"
            }
        ]
    },
    "1108085820": {
        "name": "SAES_KEYR7",
        "address": 1108085820,
        "size": 32,
        "access": "write-only",
        "desc": "SAES key register 7",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Cryptographic key, bits [255:224]\n"
            }
        ]
    },
    "1108085824": {
        "name": "SAES_SUSPR0",
        "address": 1108085824,
        "size": 32,
        "access": "read-write",
        "desc": "SAES suspend registers",
        "fields": [
            {
                "name": "SUSP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Suspend data\n"
            }
        ]
    },
    "1108085828": {
        "name": "SAES_SUSPR1",
        "address": 1108085828,
        "size": 32,
        "access": "read-write",
        "desc": "SAES suspend registers",
        "fields": [
            {
                "name": "SUSP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Suspend data\n"
            }
        ]
    },
    "1108085832": {
        "name": "SAES_SUSPR2",
        "address": 1108085832,
        "size": 32,
        "access": "read-write",
        "desc": "SAES suspend registers",
        "fields": [
            {
                "name": "SUSP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Suspend data\n"
            }
        ]
    },
    "1108085836": {
        "name": "SAES_SUSPR3",
        "address": 1108085836,
        "size": 32,
        "access": "read-write",
        "desc": "SAES suspend registers",
        "fields": [
            {
                "name": "SUSP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Suspend data\n"
            }
        ]
    },
    "1108085840": {
        "name": "SAES_SUSPR4",
        "address": 1108085840,
        "size": 32,
        "access": "read-write",
        "desc": "SAES suspend registers",
        "fields": [
            {
                "name": "SUSP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Suspend data\n"
            }
        ]
    },
    "1108085844": {
        "name": "SAES_SUSPR5",
        "address": 1108085844,
        "size": 32,
        "access": "read-write",
        "desc": "SAES suspend registers",
        "fields": [
            {
                "name": "SUSP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Suspend data\n"
            }
        ]
    },
    "1108085848": {
        "name": "SAES_SUSPR6",
        "address": 1108085848,
        "size": 32,
        "access": "read-write",
        "desc": "SAES suspend registers",
        "fields": [
            {
                "name": "SUSP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Suspend data\n"
            }
        ]
    },
    "1108085852": {
        "name": "SAES_SUSPR7",
        "address": 1108085852,
        "size": 32,
        "access": "read-write",
        "desc": "SAES suspend registers",
        "fields": [
            {
                "name": "SUSP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Suspend data\n"
            }
        ]
    },
    "1108086528": {
        "name": "SAES_IER",
        "address": 1108086528,
        "size": 32,
        "access": "read-write",
        "desc": "SAES interrupt enable register",
        "fields": [
            {
                "name": "CCFIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Computation complete flag interrupt enable\n"
            },
            {
                "name": "RWEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Read or write error interrupt enable\n"
            },
            {
                "name": "KEIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Key error interrupt enable\n"
            },
            {
                "name": "RNGEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "RNG error interrupt enable\n"
            }
        ]
    },
    "1108086532": {
        "name": "SAES_ISR",
        "address": 1108086532,
        "size": 32,
        "access": "read-only",
        "desc": "SAES interrupt status register",
        "fields": [
            {
                "name": "CCF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Computation complete flag\n"
            },
            {
                "name": "RWEIF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Read or write error interrupt flag\n"
            },
            {
                "name": "KEIF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Key error interrupt flag\n"
            },
            {
                "name": "RNGEIF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "RNG error interrupt flag\n"
            }
        ]
    },
    "1108086536": {
        "name": "SAES_ICR",
        "address": 1108086536,
        "size": 32,
        "access": "write-only",
        "desc": "SAES interrupt clear register",
        "fields": [
            {
                "name": "CCF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Computation complete flag clear\n"
            },
            {
                "name": "RWEIF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Read or write error interrupt flag clear\n"
            },
            {
                "name": "KEIF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Key error interrupt flag clear\n"
            },
            {
                "name": "RNGEIF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "RNG error interrupt flag clear\n"
            }
        ]
    },
    "1140851728": {
        "name": "SBS_HDPLCR",
        "address": 1140851728,
        "size": 32,
        "access": "read-write",
        "desc": "SBS temporal isolation control register",
        "fields": [
            {
                "name": "INCR_HDPL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "increment HDPL value\n"
            }
        ]
    },
    "1140851732": {
        "name": "SBS_HDPLSR",
        "address": 1140851732,
        "size": 32,
        "access": "read-only",
        "desc": "SBS temporal isolation status register",
        "fields": [
            {
                "name": "HDPL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "temporal isolation level\n"
            }
        ]
    },
    "1140851736": {
        "name": "SBS_NEXTHDPLCR",
        "address": 1140851736,
        "size": 32,
        "access": "read-write",
        "desc": "SBS next HDPL control register",
        "fields": [
            {
                "name": "NEXTHDPL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "index to point to a higher HDPL than the current one\n"
            }
        ]
    },
    "1140851744": {
        "name": "SBS_DBGCR",
        "address": 1140851744,
        "size": 32,
        "access": "read-write",
        "desc": "SBS debug control register",
        "fields": [
            {
                "name": "AP_UNLOCK",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "access port unlock\n"
            },
            {
                "name": "DBG_UNLOCK",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "debug unlock when DBG_AUTH_HDPL is reached\n"
            },
            {
                "name": "DBG_AUTH_HDPL",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "authenticated debug temporal isolation level\n"
            },
            {
                "name": "DBG_AUTH_SEC",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "control debug opening secure/non-secure\n"
            }
        ]
    },
    "1140851748": {
        "name": "SBS_DBGLOCKR",
        "address": 1140851748,
        "size": 32,
        "access": "read-write",
        "desc": "SBS debug lock register",
        "fields": [
            {
                "name": "DBGCFG_LOCK",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "debug configuration lock\n"
            }
        ]
    },
    "1140851764": {
        "name": "SBS_RSSCMDR",
        "address": 1140851764,
        "size": 32,
        "access": "read-write",
        "desc": "SBS RSS command register",
        "fields": [
            {
                "name": "RSSCMD",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "RSS command\n"
            }
        ]
    },
    "1140851872": {
        "name": "SBS_EPOCHSELCR",
        "address": 1140851872,
        "size": 32,
        "access": "read-write",
        "desc": "SBS EPOCH selection control register",
        "fields": [
            {
                "name": "EPOCH_SEL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "select EPOCH value to be sent to the SAES\n"
            }
        ]
    },
    "1140851904": {
        "name": "SBS_SECCFGR",
        "address": 1140851904,
        "size": 32,
        "access": "read-write",
        "desc": "SBS security mode configuration control register",
        "fields": [
            {
                "name": "SBSSEC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SBS clock control, memory-erase status register and compensation cell register security enable"
            },
            {
                "name": "CLASSBSEC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ClassB security enable"
            },
            {
                "name": "FPUSEC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "FPU security enable\n"
            }
        ]
    },
    "1140851968": {
        "name": "SBS_PMCR",
        "address": 1140851968,
        "size": 32,
        "access": "read-write",
        "desc": "SBS product mode and configuration register",
        "fields": [
            {
                "name": "PB6_FMP",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Fast-mode Plus driving capability activation on PB6\n"
            },
            {
                "name": "PB7_FMP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Fast-mode Plus driving capability activation on PB7\n"
            },
            {
                "name": "PB8_FMP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Fast-mode Plus driving capability activation on PB8\n"
            },
            {
                "name": "PB9_FMP",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Fast-mode Plus driving capability activation on PB9\n"
            },
            {
                "name": "ETH_SEL_PHY",
                "bitOffset": 21,
                "bitWidth": 3,
                "desc": "Ethernet PHY interface selection\n"
            }
        ]
    },
    "1140851972": {
        "name": "SBS_FPUIMR",
        "address": 1140851972,
        "size": 32,
        "access": "read-write",
        "desc": "SBS FPU interrupt mask register",
        "fields": [
            {
                "name": "FPU_IE",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "FPU interrupt enable\n"
            }
        ]
    },
    "1140851976": {
        "name": "SBS_MESR",
        "address": 1140851976,
        "size": 32,
        "access": "read-write",
        "desc": "SBS memory erase status register",
        "fields": [
            {
                "name": "MCLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "device memories erase status\n"
            },
            {
                "name": "IPMEE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "ICACHE erase status\n"
            }
        ]
    },
    "1140851984": {
        "name": "SBS_CCCSR",
        "address": 1140851984,
        "size": 32,
        "access": "read-write",
        "desc": "SBS compensation cell for I/Os control and status register",
        "fields": [
            {
                "name": "EN1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "enable compensation cell for VDDIO power rail\n"
            },
            {
                "name": "CS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "code selection for VDDIO power rail (reset value set to 1)\n"
            },
            {
                "name": "EN2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "enable compensation cell for VDDIO2 power rail\n"
            },
            {
                "name": "CS2",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "code selection for VDDIO2 power rail (reset value set to 1)\n"
            },
            {
                "name": "RDY1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "VDDIO compensation cell ready flag\n"
            },
            {
                "name": "RDY2",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "VDDIO2 compensation cell ready flag\n"
            }
        ]
    },
    "1140851988": {
        "name": "SBS_CCVALR",
        "address": 1140851988,
        "size": 32,
        "access": "read-only",
        "desc": "SBS compensation cell for I/Os value register",
        "fields": [
            {
                "name": "ANSRC1",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "compensation value for the NMOS transistor\n"
            },
            {
                "name": "APSRC1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "compensation value for the PMOS transistor\n"
            },
            {
                "name": "ANSRC2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Compensation value for the NMOS transistor\n"
            },
            {
                "name": "APSRC2",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "compensation value for the PMOS transistor\n"
            }
        ]
    },
    "1140851992": {
        "name": "SBS_CCSWCR",
        "address": 1140851992,
        "size": 32,
        "access": "read-write",
        "desc": "SBS compensation cell for I/Os software code register",
        "fields": [
            {
                "name": "SW_ANSRC1",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "NMOS compensation code for VDD power rails\n"
            },
            {
                "name": "SW_APSRC1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "PMOS compensation code for the VDD power rails\n"
            },
            {
                "name": "SW_ANSRC2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "NMOS compensation code for VDDIO power rails\n"
            },
            {
                "name": "SW_APSRC2",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "PMOS compensation code for the Vless thansub>DDIOless than/sub> power rails\n"
            }
        ]
    },
    "1140852000": {
        "name": "SBS_CFGR2",
        "address": 1140852000,
        "size": 32,
        "access": "read-write",
        "desc": "SBS Class B register",
        "fields": [
            {
                "name": "CLL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "core lockup lock\n"
            },
            {
                "name": "SEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SRAM ECC error lock\n"
            },
            {
                "name": "PVDL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "PVD lock\n"
            },
            {
                "name": "ECCL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ECC lock\n"
            }
        ]
    },
    "1140852036": {
        "name": "SBS_CNSLCKR",
        "address": 1140852036,
        "size": 32,
        "access": "read-write",
        "desc": "SBS CPU non-secure lock register",
        "fields": [
            {
                "name": "LOCKNSVTOR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "VTOR_NS register lock\n"
            },
            {
                "name": "LOCKNSMPU",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "non-secure MPU register lock\n"
            }
        ]
    },
    "1140852040": {
        "name": "SBS_CSLCKR",
        "address": 1140852040,
        "size": 32,
        "access": "read-write",
        "desc": "SBS CPU secure lock register",
        "fields": [
            {
                "name": "LOCKSVTAIRCR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "VTOR_S and AIRCR register lock\n"
            },
            {
                "name": "LOCKSMPU",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "secure MPU registers lock\n"
            },
            {
                "name": "LOCKSAU",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "SAU registers lock\n"
            }
        ]
    },
    "1140852044": {
        "name": "SBS_ECCNMIR",
        "address": 1140852044,
        "size": 32,
        "access": "read-write",
        "desc": "SBS flift ECC NMI mask register",
        "fields": [
            {
                "name": "ECCNMI_MASK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "NMI behavior setup when a double ECC error occurs on flitf data part"
            }
        ]
    },
    "1174437888": {
        "name": "SDMMC_POWER",
        "address": 1174437888,
        "size": 32,
        "access": "read-write",
        "desc": "SDMMC power control register",
        "fields": [
            {
                "name": "PWRCTRL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "SDMMC state control bits\n"
            },
            {
                "name": "VSWITCH",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Voltage switch sequence start\n"
            },
            {
                "name": "VSWITCHEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Voltage switch procedure enable\n"
            },
            {
                "name": "DIRPOL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Data and command direction signals polarity selection\n"
            }
        ]
    },
    "1174437892": {
        "name": "SDMMC_CLKCR",
        "address": 1174437892,
        "size": 32,
        "access": "read-write",
        "desc": "SDMMC clock control register",
        "fields": [
            {
                "name": "CLKDIV",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "Clock divide factor\n"
            },
            {
                "name": "PWRSAV",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Power saving configuration bit\n"
            },
            {
                "name": "WIDBUS",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Wide bus mode enable bit\n"
            },
            {
                "name": "NEGEDGE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SDMMC_CK dephasing selection bit for data and command\n"
            },
            {
                "name": "HWFC_EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Hardware flow control enable\n"
            },
            {
                "name": "DDR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Data rate signaling selection\n"
            },
            {
                "name": "BUSSPEED",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Bus speed for selection of SDMMC operating modes\n"
            },
            {
                "name": "SELCLKRX",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Receive clock selection\n"
            }
        ]
    },
    "1174437896": {
        "name": "SDMMC_ARGR",
        "address": 1174437896,
        "size": 32,
        "access": "read-write",
        "desc": "SDMMC argument register",
        "fields": [
            {
                "name": "CMDARG",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Command argument\n"
            }
        ]
    },
    "1174437900": {
        "name": "SDMMC_CMDR",
        "address": 1174437900,
        "size": 32,
        "access": "read-write",
        "desc": "SDMMC command register",
        "fields": [
            {
                "name": "CMDINDEX",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Command index\n"
            },
            {
                "name": "CMDTRANS",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The CPSM treats the command as a data transfer command, stops the interrupt period, and signals DataEnable to the DPSM\n"
            },
            {
                "name": "CMDSTOP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The CPSM treats the command as a Stop Transmission command and signals abort to the DPSM\n"
            },
            {
                "name": "WAITRESP",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Wait for response bits\n"
            },
            {
                "name": "WAITINT",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CPSM waits for interrupt request\n"
            },
            {
                "name": "WAITPEND",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CPSM waits for end of data transfer (CmdPend internal signal) from DPSM\n"
            },
            {
                "name": "CPSMEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Command path state machine (CPSM) enable bit\n"
            },
            {
                "name": "DTHOLD",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Hold new data block transmission and reception in the DPSM\n"
            },
            {
                "name": "BOOTMODE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Select the boot mode procedure to be used\n"
            },
            {
                "name": "BOOTEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Enable boot mode procedure"
            },
            {
                "name": "CMDSUSPEND",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "The CPSM treats the command as a Suspend or Resume command and signals interrupt period start/end\n"
            }
        ]
    },
    "1174437904": {
        "name": "SDMMC_RESPCMDR",
        "address": 1174437904,
        "size": 32,
        "access": "read-only",
        "desc": "SDMMC command response register",
        "fields": [
            {
                "name": "RESPCMD",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Response command index\n"
            }
        ]
    },
    "1174437908": {
        "name": "SDMMC_RESP1R",
        "address": 1174437908,
        "size": 32,
        "access": "read-only",
        "desc": "SDMMC response 1 register",
        "fields": [
            {
                "name": "CARDSTATUS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Card status according table below\n"
            }
        ]
    },
    "1174437912": {
        "name": "SDMMC_RESP2R",
        "address": 1174437912,
        "size": 32,
        "access": "read-only",
        "desc": "SDMMC response 2 register",
        "fields": [
            {
                "name": "CARDSTATUS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Card status according table below\n"
            }
        ]
    },
    "1174437916": {
        "name": "SDMMC_RESP3R",
        "address": 1174437916,
        "size": 32,
        "access": "read-only",
        "desc": "SDMMC response 3 register",
        "fields": [
            {
                "name": "CARDSTATUS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Card status according table below\n"
            }
        ]
    },
    "1174437920": {
        "name": "SDMMC_RESP4R",
        "address": 1174437920,
        "size": 32,
        "access": "read-only",
        "desc": "SDMMC response 4 register",
        "fields": [
            {
                "name": "CARDSTATUS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Card status according table below\n"
            }
        ]
    },
    "1174437924": {
        "name": "SDMMC_DTIMER",
        "address": 1174437924,
        "size": 32,
        "access": "read-write",
        "desc": "SDMMC data timer register",
        "fields": [
            {
                "name": "DATATIME",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data and R1b busy timeout period\n"
            }
        ]
    },
    "1174437928": {
        "name": "SDMMC_DLENR",
        "address": 1174437928,
        "size": 32,
        "access": "read-write",
        "desc": "SDMMC data length register",
        "fields": [
            {
                "name": "DATALENGTH",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "Data length value\n"
            }
        ]
    },
    "1174437932": {
        "name": "SDMMC_DCTRL",
        "address": 1174437932,
        "size": 32,
        "access": "read-write",
        "desc": "SDMMC data control register",
        "fields": [
            {
                "name": "DTEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Data transfer enable bit\n"
            },
            {
                "name": "DTDIR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Data transfer direction selection\n"
            },
            {
                "name": "DTMODE",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Data transfer mode selection\n"
            },
            {
                "name": "DBLOCKSIZE",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Data block size\n"
            },
            {
                "name": "RWSTART",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Read Wait start\n"
            },
            {
                "name": "RWSTOP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Read Wait stop\n"
            },
            {
                "name": "RWMOD",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Read Wait mode\n"
            },
            {
                "name": "SDIOEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "SD I/O interrupt enable functions\n"
            },
            {
                "name": "BOOTACKEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Enable the reception of the boot acknowledgment\n"
            },
            {
                "name": "FIFORST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "FIFO reset, flushes any remaining data\n"
            }
        ]
    },
    "1174437936": {
        "name": "SDMMC_DCNTR",
        "address": 1174437936,
        "size": 32,
        "access": "read-only",
        "desc": "SDMMC data counter register",
        "fields": [
            {
                "name": "DATACOUNT",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "Data count value\n"
            }
        ]
    },
    "1174437940": {
        "name": "SDMMC_STAR",
        "address": 1174437940,
        "size": 32,
        "access": "read-only",
        "desc": "SDMMC status register",
        "fields": [
            {
                "name": "CCRCFAIL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Command response received (CRC check failed)\n"
            },
            {
                "name": "DCRCFAIL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Data block sent/received (CRC check failed)\n"
            },
            {
                "name": "CTIMEOUT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Command response timeout\n"
            },
            {
                "name": "DTIMEOUT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Data timeout\n"
            },
            {
                "name": "TXUNDERR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transmit FIFO underrun error (masked by hardware when IDMA is enabled)\n"
            },
            {
                "name": "RXOVERR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Received FIFO overrun error (masked by hardware when IDMA is enabled)\n"
            },
            {
                "name": "CMDREND",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Command response received (CRC check passed, or no CRC)\n"
            },
            {
                "name": "CMDSENT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Command sent (no response required)\n"
            },
            {
                "name": "DATAEND",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Data transfer ended correctly\n"
            },
            {
                "name": "DHOLD",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Data transfer Hold\n"
            },
            {
                "name": "DBCKEND",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data block sent/received\n"
            },
            {
                "name": "DABORT",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Data transfer aborted by CMD12\n"
            },
            {
                "name": "DPSMACT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Data path state machine active, i."
            },
            {
                "name": "CPSMACT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Command path state machine active, i."
            },
            {
                "name": "TXFIFOHE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Transmit FIFO half empty\n"
            },
            {
                "name": "RXFIFOHF",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Receive FIFO half full\n"
            },
            {
                "name": "TXFIFOF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Transmit FIFO full\n"
            },
            {
                "name": "RXFIFOF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Receive FIFO full\n"
            },
            {
                "name": "TXFIFOE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Transmit FIFO empty\n"
            },
            {
                "name": "RXFIFOE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Receive FIFO empty\n"
            },
            {
                "name": "BUSYD0",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Inverted value of SDMMC_D0 line (Busy), sampled at the end of a CMD response and a second time 2 SDMMC_CK cycles after the CMD response\n"
            },
            {
                "name": "BUSYD0END",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "end of SDMMC_D0 Busy following a CMD response detected\n"
            },
            {
                "name": "SDIOIT",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SDIO interrupt received\n"
            },
            {
                "name": "ACKFAIL",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Boot acknowledgment received (boot acknowledgment check fail)\n"
            },
            {
                "name": "ACKTIMEOUT",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Boot acknowledgment timeout\n"
            },
            {
                "name": "VSWEND",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Voltage switch critical timing section completion\n"
            },
            {
                "name": "CKSTOP",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "SDMMC_CK stopped in Voltage switch procedure\n"
            },
            {
                "name": "IDMATE",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "IDMA transfer error\n"
            },
            {
                "name": "IDMABTC",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "IDMA buffer transfer complete\n"
            }
        ]
    },
    "1174437944": {
        "name": "SDMMC_ICR",
        "address": 1174437944,
        "size": 32,
        "access": "read-write",
        "desc": "SDMMC interrupt clear register",
        "fields": [
            {
                "name": "CCRCFAILC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CCRCFAIL flag clear bit\n"
            },
            {
                "name": "DCRCFAILC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DCRCFAIL flag clear bit\n"
            },
            {
                "name": "CTIMEOUTC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CTIMEOUT flag clear bit\n"
            },
            {
                "name": "DTIMEOUTC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "DTIMEOUT flag clear bit\n"
            },
            {
                "name": "TXUNDERRC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TXUNDERR flag clear bit\n"
            },
            {
                "name": "RXOVERRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXOVERR flag clear bit\n"
            },
            {
                "name": "CMDRENDC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CMDREND flag clear bit\n"
            },
            {
                "name": "CMDSENTC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CMDSENT flag clear bit\n"
            },
            {
                "name": "DATAENDC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "DATAEND flag clear bit\n"
            },
            {
                "name": "DHOLDC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "DHOLD flag clear bit\n"
            },
            {
                "name": "DBCKENDC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "DBCKEND flag clear bit\n"
            },
            {
                "name": "DABORTC",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "DABORT flag clear bit\n"
            },
            {
                "name": "BUSYD0ENDC",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "BUSYD0END flag clear bit\n"
            },
            {
                "name": "SDIOITC",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SDIOIT flag clear bit\n"
            },
            {
                "name": "ACKFAILC",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "ACKFAIL flag clear bit\n"
            },
            {
                "name": "ACKTIMEOUTC",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "ACKTIMEOUT flag clear bit\n"
            },
            {
                "name": "VSWENDC",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "VSWEND flag clear bit\n"
            },
            {
                "name": "CKSTOPC",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "CKSTOP flag clear bit\n"
            },
            {
                "name": "IDMATEC",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "IDMA transfer error clear bit\n"
            },
            {
                "name": "IDMABTCC",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "IDMA buffer transfer complete clear bit\n"
            }
        ]
    },
    "1174437948": {
        "name": "SDMMC_MASKR",
        "address": 1174437948,
        "size": 32,
        "access": "read-write",
        "desc": "SDMMC mask register",
        "fields": [
            {
                "name": "CCRCFAILIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Command CRC fail interrupt enable\n"
            },
            {
                "name": "DCRCFAILIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Data CRC fail interrupt enable\n"
            },
            {
                "name": "CTIMEOUTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Command timeout interrupt enable\n"
            },
            {
                "name": "DTIMEOUTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Data timeout interrupt enable\n"
            },
            {
                "name": "TXUNDERRIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Tx FIFO underrun error interrupt enable\n"
            },
            {
                "name": "RXOVERRIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Rx FIFO overrun error interrupt enable\n"
            },
            {
                "name": "CMDRENDIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Command response received interrupt enable\n"
            },
            {
                "name": "CMDSENTIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Command sent interrupt enable\n"
            },
            {
                "name": "DATAENDIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Data end interrupt enable\n"
            },
            {
                "name": "DHOLDIE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Data hold interrupt enable\n"
            },
            {
                "name": "DBCKENDIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data block end interrupt enable\n"
            },
            {
                "name": "DABORTIE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Data transfer aborted interrupt enable\n"
            },
            {
                "name": "TXFIFOHEIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Tx FIFO half empty interrupt enable\n"
            },
            {
                "name": "RXFIFOHFIE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Rx FIFO half full interrupt enable\n"
            },
            {
                "name": "RXFIFOFIE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Rx FIFO full interrupt enable\n"
            },
            {
                "name": "TXFIFOEIE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Tx FIFO empty interrupt enable\n"
            },
            {
                "name": "BUSYD0ENDIE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "BUSYD0END interrupt enable\n"
            },
            {
                "name": "SDIOITIE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SDIO mode interrupt received interrupt enable\n"
            },
            {
                "name": "ACKFAILIE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Acknowledgment Fail interrupt enable\n"
            },
            {
                "name": "ACKTIMEOUTIE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Acknowledgment timeout interrupt enable\n"
            },
            {
                "name": "VSWENDIE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Voltage switch critical timing section completion interrupt enable\n"
            },
            {
                "name": "CKSTOPIE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Voltage Switch clock stopped interrupt enable\n"
            },
            {
                "name": "IDMABTCIE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "IDMA buffer transfer complete interrupt enable\n"
            }
        ]
    },
    "1174437952": {
        "name": "SDMMC_ACKTIMER",
        "address": 1174437952,
        "size": 32,
        "access": "read-write",
        "desc": "SDMMC acknowledgment timer register",
        "fields": [
            {
                "name": "ACKTIME",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "Boot acknowledgment timeout period\n"
            }
        ]
    },
    "1174437968": {
        "name": "SDMMC_IDMACTRLR",
        "address": 1174437968,
        "size": 32,
        "access": "read-write",
        "desc": "SDMMC DMA control register",
        "fields": [
            {
                "name": "IDMAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "IDMA enable\n"
            },
            {
                "name": "IDMABMODE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Buffer mode selection\n"
            }
        ]
    },
    "1174437972": {
        "name": "SDMMC_IDMABSIZER",
        "address": 1174437972,
        "size": 32,
        "access": "read-write",
        "desc": "SDMMC IDMA buffer size register",
        "fields": [
            {
                "name": "IDMABNDT",
                "bitOffset": 5,
                "bitWidth": 12,
                "desc": "Number of bytes per buffer\n"
            }
        ]
    },
    "1174437976": {
        "name": "SDMMC_IDMABASER",
        "address": 1174437976,
        "size": 32,
        "access": "read-write",
        "desc": "SDMMC IDMA buffer base address register",
        "fields": [
            {
                "name": "IDMABASE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Buffer memory base address bits [31:2], must be word aligned (bit [1:0] are always 0 and read only)\n"
            }
        ]
    },
    "1174437988": {
        "name": "SDMMC_IDMALAR",
        "address": 1174437988,
        "size": 32,
        "access": "read-write",
        "desc": "SDMMC IDMA linked list address register",
        "fields": [
            {
                "name": "IDMALA",
                "bitOffset": 2,
                "bitWidth": 14,
                "desc": "Word aligned linked list item address offset\n"
            },
            {
                "name": "ABR",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Acknowledge linked list buffer ready\n"
            },
            {
                "name": "ULS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Update SDMMC_IDMABSIZE from the next linked list when in linked list mode (SDMMC_IDMACTRLR."
            },
            {
                "name": "ULA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Update SDMMC_IDMALAR from linked list when in linked list mode (SDMMC_IDMACTRLR."
            }
        ]
    },
    "1174437992": {
        "name": "SDMMC_IDMABAR",
        "address": 1174437992,
        "size": 32,
        "access": "read-write",
        "desc": "SDMMC IDMA linked list memory base register",
        "fields": [
            {
                "name": "IDMABA",
                "bitOffset": 2,
                "bitWidth": 30,
                "desc": "Word aligned Linked list memory base address\n"
            }
        ]
    },
    "1174438016": {
        "name": "SDMMC_FIFOR0",
        "address": 1174438016,
        "size": 32,
        "access": "read-write",
        "desc": "SDMMC data FIFO registers 0",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data\n"
            }
        ]
    },
    "1174438020": {
        "name": "SDMMC_FIFOR1",
        "address": 1174438020,
        "size": 32,
        "access": "read-write",
        "desc": "SDMMC data FIFO registers 1",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data\n"
            }
        ]
    },
    "1174438024": {
        "name": "SDMMC_FIFOR2",
        "address": 1174438024,
        "size": 32,
        "access": "read-write",
        "desc": "SDMMC data FIFO registers 2",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data\n"
            }
        ]
    },
    "1174438028": {
        "name": "SDMMC_FIFOR3",
        "address": 1174438028,
        "size": 32,
        "access": "read-write",
        "desc": "SDMMC data FIFO registers 3",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data\n"
            }
        ]
    },
    "1174438032": {
        "name": "SDMMC_FIFOR4",
        "address": 1174438032,
        "size": 32,
        "access": "read-write",
        "desc": "SDMMC data FIFO registers 4",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data\n"
            }
        ]
    },
    "1174438036": {
        "name": "SDMMC_FIFOR5",
        "address": 1174438036,
        "size": 32,
        "access": "read-write",
        "desc": "SDMMC data FIFO registers 5",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data\n"
            }
        ]
    },
    "1174438040": {
        "name": "SDMMC_FIFOR6",
        "address": 1174438040,
        "size": 32,
        "access": "read-write",
        "desc": "SDMMC data FIFO registers 6",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data\n"
            }
        ]
    },
    "1174438044": {
        "name": "SDMMC_FIFOR7",
        "address": 1174438044,
        "size": 32,
        "access": "read-write",
        "desc": "SDMMC data FIFO registers 7",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data\n"
            }
        ]
    },
    "1174438048": {
        "name": "SDMMC_FIFOR8",
        "address": 1174438048,
        "size": 32,
        "access": "read-write",
        "desc": "SDMMC data FIFO registers 8",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data\n"
            }
        ]
    },
    "1174438052": {
        "name": "SDMMC_FIFOR9",
        "address": 1174438052,
        "size": 32,
        "access": "read-write",
        "desc": "SDMMC data FIFO registers 9",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data\n"
            }
        ]
    },
    "1174438056": {
        "name": "SDMMC_FIFOR10",
        "address": 1174438056,
        "size": 32,
        "access": "read-write",
        "desc": "SDMMC data FIFO registers 10",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data\n"
            }
        ]
    },
    "1174438060": {
        "name": "SDMMC_FIFOR11",
        "address": 1174438060,
        "size": 32,
        "access": "read-write",
        "desc": "SDMMC data FIFO registers 11",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data\n"
            }
        ]
    },
    "1174438064": {
        "name": "SDMMC_FIFOR12",
        "address": 1174438064,
        "size": 32,
        "access": "read-write",
        "desc": "SDMMC data FIFO registers 12",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data\n"
            }
        ]
    },
    "1174438068": {
        "name": "SDMMC_FIFOR13",
        "address": 1174438068,
        "size": 32,
        "access": "read-write",
        "desc": "SDMMC data FIFO registers 13",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data\n"
            }
        ]
    },
    "1174438072": {
        "name": "SDMMC_FIFOR14",
        "address": 1174438072,
        "size": 32,
        "access": "read-write",
        "desc": "SDMMC data FIFO registers 14",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data\n"
            }
        ]
    },
    "1174438076": {
        "name": "SDMMC_FIFOR15",
        "address": 1174438076,
        "size": 32,
        "access": "read-write",
        "desc": "SDMMC data FIFO registers 15",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data\n"
            }
        ]
    },
    "1073819648": {
        "name": "SPI_CR1",
        "address": 1073819648,
        "size": 32,
        "access": "read-write",
        "desc": "SPI/I2S control register 1",
        "fields": [
            {
                "name": "SPE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "serial peripheral enable\n"
            },
            {
                "name": "MASRX",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "master automatic suspension in Receive mode\n"
            },
            {
                "name": "CSTART",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "master transfer start\n"
            },
            {
                "name": "CSUSP",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "master suspend request\n"
            },
            {
                "name": "HDDIR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Rx/Tx direction at half-duplex mode\n"
            },
            {
                "name": "SSI",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "internal SS signal input level\n"
            },
            {
                "name": "CRC33_17",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "32-bit CRC polynomial configuration"
            },
            {
                "name": "RCRCINI",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "CRC calculation initialization pattern control for receiver"
            },
            {
                "name": "TCRCINI",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "CRC calculation initialization pattern control for transmitter"
            },
            {
                "name": "IOLOCK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "locking the AF configuration of associated I/Os\n"
            }
        ]
    },
    "1073819652": {
        "name": "SPI_CR2",
        "address": 1073819652,
        "size": 32,
        "access": "read-write",
        "desc": "SPI/I2S control register 2",
        "fields": [
            {
                "name": "TSIZE",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "number of data at current transfer\n"
            }
        ]
    },
    "1073819656": {
        "name": "SPI_CFG1",
        "address": 1073819656,
        "size": 32,
        "access": "read-write",
        "desc": "SPI/I2S configuration register 1",
        "fields": [
            {
                "name": "DSIZE",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "number of bits in a single SPI data frame\n"
            },
            {
                "name": "FTHLV",
                "bitOffset": 5,
                "bitWidth": 4,
                "desc": "FIFO threshold level\n"
            },
            {
                "name": "UDRCFG",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "behavior of slave transmitter at underrun condition\n"
            },
            {
                "name": "RXDMAEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Rx DMA stream enable"
            },
            {
                "name": "TXDMAEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Tx DMA stream enable"
            },
            {
                "name": "CRCSIZE",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "length of CRC frame to be transacted and compared\n"
            },
            {
                "name": "CRCEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "hardware CRC computation enable"
            },
            {
                "name": "MBR",
                "bitOffset": 28,
                "bitWidth": 3,
                "desc": "master baud rate prescaler setting\n"
            },
            {
                "name": "BPASS",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "bypass of the prescaler at master baud rate clock generator"
            }
        ]
    },
    "1073819660": {
        "name": "SPI_CFG2",
        "address": 1073819660,
        "size": 32,
        "access": "read-write",
        "desc": "SPI/I2S configuration register 2",
        "fields": [
            {
                "name": "MSSI",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Master SS Idleness\n"
            },
            {
                "name": "MIDI",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "master Inter-Data Idleness\n"
            },
            {
                "name": "RDIOM",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "RDY signal input/output management\n"
            },
            {
                "name": "RDIOP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "RDY signal input/output polarity"
            },
            {
                "name": "IOSWP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "swap functionality of MISO and MOSI pins\n"
            },
            {
                "name": "COMM",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "SPI Communication Mode"
            },
            {
                "name": "SP",
                "bitOffset": 19,
                "bitWidth": 3,
                "desc": "serial protocol\n"
            },
            {
                "name": "MASTER",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SPI master"
            },
            {
                "name": "LSBFRST",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "data frame format\n"
            },
            {
                "name": "CPHA",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "clock phase"
            },
            {
                "name": "CPOL",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "clock polarity"
            },
            {
                "name": "SSM",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "software management of SS signal input\n"
            },
            {
                "name": "SSIOP",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "SS input/output polarity"
            },
            {
                "name": "SSOE",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "SS output enable\n"
            },
            {
                "name": "SSOM",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "SS output management in master mode\n"
            },
            {
                "name": "AFCNTR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "alternate function GPIOs control\n"
            }
        ]
    },
    "1073819664": {
        "name": "SPI_IER",
        "address": 1073819664,
        "size": 32,
        "access": "read-write",
        "desc": "SPI/I2S interrupt enable register",
        "fields": [
            {
                "name": "RXPIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "RXP interrupt enable"
            },
            {
                "name": "TXPIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TXP interrupt enable\n"
            },
            {
                "name": "DXPIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "DXP interrupt enabled\n"
            },
            {
                "name": "EOTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "EOT, SUSP and TXC interrupt enable"
            },
            {
                "name": "TXTFIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TXTFIE interrupt enable"
            },
            {
                "name": "UDRIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "UDR interrupt enable"
            },
            {
                "name": "OVRIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "OVR interrupt enable"
            },
            {
                "name": "CRCEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CRC error interrupt enable"
            },
            {
                "name": "TIFREIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "TIFRE interrupt enable"
            },
            {
                "name": "MODFIE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "mode Fault interrupt enable"
            }
        ]
    },
    "1073819668": {
        "name": "SPI_SR",
        "address": 1073819668,
        "size": 32,
        "access": "read-only",
        "desc": "SPI/I2S status register",
        "fields": [
            {
                "name": "RXP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rx-packet available\n"
            },
            {
                "name": "TXP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Tx-packet space available\n"
            },
            {
                "name": "DXP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "duplex packet\n"
            },
            {
                "name": "EOT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "end of transfer\n"
            },
            {
                "name": "TXTF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "transmission transfer filled\n"
            },
            {
                "name": "UDR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "underrun\n"
            },
            {
                "name": "OVR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "overrun\n"
            },
            {
                "name": "CRCE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CRC error\n"
            },
            {
                "name": "TIFRE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "TI frame format error\n"
            },
            {
                "name": "MODF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "mode fault\n"
            },
            {
                "name": "SUSP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "suspension status\n"
            },
            {
                "name": "TXC",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "TxFIFO transmission complete\n"
            },
            {
                "name": "RXPLVL",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "RxFIFO packing level\n"
            },
            {
                "name": "RXWNE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "RxFIFO word not empty\n"
            },
            {
                "name": "CTSIZE",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "number of data frames remaining in current TSIZE session\n"
            }
        ]
    },
    "1073819672": {
        "name": "SPI_IFCR",
        "address": 1073819672,
        "size": 32,
        "access": "write-only",
        "desc": "SPI/I2S interrupt/status flags clear register",
        "fields": [
            {
                "name": "EOTC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "end of transfer flag clear\n"
            },
            {
                "name": "TXTFC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "transmission transfer filled flag clear\n"
            },
            {
                "name": "UDRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "underrun flag clear\n"
            },
            {
                "name": "OVRC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "overrun flag clear\n"
            },
            {
                "name": "CRCEC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CRC error flag clear\n"
            },
            {
                "name": "TIFREC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "TI frame format error flag clear\n"
            },
            {
                "name": "MODFC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "mode fault flag clear\n"
            },
            {
                "name": "SUSPC",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Suspend flag clear\n"
            }
        ]
    },
    "1073819680": {
        "name": "SPI_TXDR",
        "address": 1073819680,
        "size": 32,
        "access": "write-only",
        "desc": "/I2SSPI/I2S transmit data register",
        "fields": [
            {
                "name": "TXDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "transmit data register\n"
            }
        ]
    },
    "1073819696": {
        "name": "SPI_RXDR",
        "address": 1073819696,
        "size": 32,
        "access": "read-only",
        "desc": "SPI/I2S receive data register",
        "fields": [
            {
                "name": "RXDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "receive data register\n"
            }
        ]
    },
    "1073819712": {
        "name": "SPI_CRCPOLY",
        "address": 1073819712,
        "size": 32,
        "access": "read-write",
        "desc": "SPI/I2S polynomial register",
        "fields": [
            {
                "name": "CRCPOLY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CRC polynomial register\n"
            }
        ]
    },
    "1073819716": {
        "name": "SPI_TXCRC",
        "address": 1073819716,
        "size": 32,
        "access": "read-only",
        "desc": "SPI/I2S transmitter CRC register",
        "fields": [
            {
                "name": "TXCRC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CRC register for transmitter\n"
            }
        ]
    },
    "1073819720": {
        "name": "SPI_RXCRC",
        "address": 1073819720,
        "size": 32,
        "access": "read-only",
        "desc": "SPI/I2S receiver CRC register",
        "fields": [
            {
                "name": "RXCRC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CRC register for receiver\n"
            }
        ]
    },
    "1073819724": {
        "name": "SPI_UDRDR",
        "address": 1073819724,
        "size": 32,
        "access": "read-write",
        "desc": "SPI underrun data register",
        "fields": [
            {
                "name": "UDRDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data at slave underrun condition\n"
            }
        ]
    },
    "1073819728": {
        "name": "SPI_I2SCFGR",
        "address": 1073819728,
        "size": 32,
        "access": "read-write",
        "desc": "SPI/I2S configuration register",
        "fields": [
            {
                "name": "I2SMOD",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "I2S mode selection"
            },
            {
                "name": "I2SCFG",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "I2S configuration mode\n"
            },
            {
                "name": "I2SSTD",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Iless thansup>2less than/sup>S standard selection\n"
            },
            {
                "name": "PCMSYNC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "PCM frame synchronization"
            },
            {
                "name": "DATLEN",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "data length to be transferred."
            },
            {
                "name": "CHLEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "channel length (number of bits per audio channel)"
            },
            {
                "name": "CKPOL",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "serial audio clock polarity"
            },
            {
                "name": "FIXCH",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "fixed channel length in slave"
            },
            {
                "name": "WSINV",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "word select inversion\n"
            },
            {
                "name": "DATFMT",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "data format"
            },
            {
                "name": "I2SDIV",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Iless thansup>2less than/sup>S linear prescaler\n"
            },
            {
                "name": "ODD",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "odd factor for the prescaler\n"
            },
            {
                "name": "MCKOE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "master clock output enable"
            }
        ]
    },
    "1140882432": {
        "name": "TAMP_CR1",
        "address": 1140882432,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP control register 1",
        "fields": [
            {
                "name": "TAMP1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Tamper detection on TAMP_IN1 enable"
            },
            {
                "name": "TAMP2E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Tamper detection on TAMP_IN2 enableless thansup>(1)less than/sup>"
            },
            {
                "name": "TAMP3E",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Tamper detection on TAMP_IN3 enableless thansup>(1)less than/sup>"
            },
            {
                "name": "TAMP4E",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Tamper detection on TAMP_IN4 enableless thansup>(1)less than/sup>"
            },
            {
                "name": "TAMP5E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Tamper detection on TAMP_IN5 enableless thansup>(1)less than/sup>"
            },
            {
                "name": "TAMP6E",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Tamper detection on TAMP_IN6 enableless thansup>(1)less than/sup>"
            },
            {
                "name": "TAMP7E",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Tamper detection on TAMP_IN7 enableless thansup>(1)less than/sup>"
            },
            {
                "name": "TAMP8E",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Tamper detection on TAMP_IN8 enableless thansup>(1)less than/sup>"
            },
            {
                "name": "ITAMP1E",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Internal tamper 1 enable"
            },
            {
                "name": "ITAMP2E",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Internal tamper 2 enable"
            },
            {
                "name": "ITAMP3E",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Internal tamper 3 enable"
            },
            {
                "name": "ITAMP4E",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Internal tamper 4 enable"
            },
            {
                "name": "ITAMP5E",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Internal tamper 5 enable"
            },
            {
                "name": "ITAMP6E",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Internal tamper 6 enable"
            },
            {
                "name": "ITAMP7E",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Internal tamper 7 enable"
            },
            {
                "name": "ITAMP8E",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Internal tamper 8 enable"
            },
            {
                "name": "ITAMP9E",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Internal tamper 9 enable"
            },
            {
                "name": "ITAMP11E",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Internal tamper 11 enable"
            },
            {
                "name": "ITAMP12E",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Internal tamper 12 enable"
            },
            {
                "name": "ITAMP13E",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Internal tamper 13 enable"
            },
            {
                "name": "ITAMP15E",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Internal tamper 15 enable"
            }
        ]
    },
    "1140882436": {
        "name": "TAMP_CR2",
        "address": 1140882436,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP control register 2",
        "fields": [
            {
                "name": "TAMP1POM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Tamper 1 potential mode"
            },
            {
                "name": "TAMP2POM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Tamper 2 potential mode"
            },
            {
                "name": "TAMP3POM",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Tamper 3 potential mode"
            },
            {
                "name": "TAMP4POM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Tamper 4 potential mode"
            },
            {
                "name": "TAMP5POM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Tamper 5 potential mode"
            },
            {
                "name": "TAMP6POM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Tamper 6 potential mode"
            },
            {
                "name": "TAMP7POM",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Tamper 7 potential mode"
            },
            {
                "name": "TAMP8POM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Tamper 8 potential mode"
            },
            {
                "name": "TAMP1MSK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Tamper 1 mask\n"
            },
            {
                "name": "TAMP2MSK",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Tamper 2 mask\n"
            },
            {
                "name": "TAMP3MSK",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Tamper 3 mask\n"
            },
            {
                "name": "BKBLOCK",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Backup registers and device secretsless thansup>(1)less than/sup> access blocked"
            },
            {
                "name": "BKERASE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Backup registers and device secretsless thansup>(1)less than/sup> erase\n"
            },
            {
                "name": "TAMP1TRG",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Active level for tamper 1 input\n"
            },
            {
                "name": "TAMP2TRG",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Active level for tamper 2 input\n"
            },
            {
                "name": "TAMP3TRG",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Active level for tamper 3 input\n"
            },
            {
                "name": "TAMP4TRG",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Active level for tamper 4 input (active mode disabled)\n"
            },
            {
                "name": "TAMP5TRG",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Active level for tamper 5 input (active mode disabled)\n"
            },
            {
                "name": "TAMP6TRG",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Active level for tamper 6 input (active mode disabled)\n"
            },
            {
                "name": "TAMP7TRG",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Active level for tamper 7 input (active mode disabled)\n"
            },
            {
                "name": "TAMP8TRG",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Active level for tamper 8 input (active mode disabled)\n"
            }
        ]
    },
    "1140882440": {
        "name": "TAMP_CR3",
        "address": 1140882440,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP control register 3",
        "fields": [
            {
                "name": "ITAMP1POM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Internal tamper 1 potential mode"
            },
            {
                "name": "ITAMP2POM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Internal tamper 2 potential mode"
            },
            {
                "name": "ITAMP3POM",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Internal tamper 3 potential mode"
            },
            {
                "name": "ITAMP4POM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Internal tamper 4 potential mode"
            },
            {
                "name": "ITAMP5POM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Internal tamper 5 potential mode"
            },
            {
                "name": "ITAMP6POM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Internal tamper 6 potential mode"
            },
            {
                "name": "ITAMP7POM",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Internal tamper 7 potential mode"
            },
            {
                "name": "ITAMP8POM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Internal tamper 8 potential mode"
            },
            {
                "name": "ITAMP9POM",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Internal tamper 9 potential mode"
            },
            {
                "name": "ITAMP11POM",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Internal tamper 11 potential mode"
            },
            {
                "name": "ITAMP12POM",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Internal tamper 12 potential mode"
            },
            {
                "name": "ITAMP13POM",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Internal tamper 13 potential mode"
            },
            {
                "name": "ITAMP15POM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Internal tamper 15 potential mode"
            }
        ]
    },
    "1140882444": {
        "name": "TAMP_FLTCR",
        "address": 1140882444,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP filter control register",
        "fields": [
            {
                "name": "TAMPFREQ",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Tamper sampling frequency\n"
            },
            {
                "name": "TAMPFLT",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "TAMP_INx filter count\n"
            },
            {
                "name": "TAMPPRCH",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "TAMP_INx precharge duration\n"
            },
            {
                "name": "TAMPPUDIS",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TAMP_INx pull-up disable\n"
            }
        ]
    },
    "1140882448": {
        "name": "TAMP_ATCR1",
        "address": 1140882448,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP active tamper control register 1",
        "fields": [
            {
                "name": "TAMP1AM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Tamper 1 active mode"
            },
            {
                "name": "TAMP2AM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Tamper 2 active mode"
            },
            {
                "name": "TAMP3AM",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Tamper 3 active mode"
            },
            {
                "name": "TAMP4AM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Tamper 4 active mode"
            },
            {
                "name": "TAMP5AM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Tamper 5 active mode"
            },
            {
                "name": "TAMP6AM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Tamper 6 active mode"
            },
            {
                "name": "TAMP7AM",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Tamper 7 active mode"
            },
            {
                "name": "TAMP8AM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Tamper 8 active mode"
            },
            {
                "name": "ATOSEL1",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Active tamper shared output 1 selection\n"
            },
            {
                "name": "ATOSEL2",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Active tamper shared output 2 selection\n"
            },
            {
                "name": "ATOSEL3",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Active tamper shared output 3 selection\n"
            },
            {
                "name": "ATOSEL4",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Active tamper shared output 4 selection\n"
            },
            {
                "name": "ATCKSEL",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Active tamper RTC asynchronous prescaler clock selection\n"
            },
            {
                "name": "ATPER",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Active tamper output change period\n"
            },
            {
                "name": "ATOSHARE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Active tamper output sharing"
            },
            {
                "name": "FLTEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Active tamper filter enable"
            }
        ]
    },
    "1140882452": {
        "name": "TAMP_ATSEEDR",
        "address": 1140882452,
        "size": 32,
        "access": "write-only",
        "desc": "TAMP active tamper seed register",
        "fields": [
            {
                "name": "SEED",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Pseudo-random generator seed value\n"
            }
        ]
    },
    "1140882456": {
        "name": "TAMP_ATOR",
        "address": 1140882456,
        "size": 32,
        "access": "read-only",
        "desc": "TAMP active tamper output register",
        "fields": [
            {
                "name": "PRNG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Pseudo-random generator value\n"
            },
            {
                "name": "SEEDF",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Seed running flag\n"
            },
            {
                "name": "INITS",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Active tamper initialization status\n"
            }
        ]
    },
    "1140882460": {
        "name": "TAMP_ATCR2",
        "address": 1140882460,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP active tamper control register 2",
        "fields": [
            {
                "name": "ATOSEL1",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Active tamper shared output 1 selection\n"
            },
            {
                "name": "ATOSEL2",
                "bitOffset": 11,
                "bitWidth": 3,
                "desc": "Active tamper shared output 2 selection\n"
            },
            {
                "name": "ATOSEL3",
                "bitOffset": 14,
                "bitWidth": 3,
                "desc": "Active tamper shared output 3 selection\n"
            },
            {
                "name": "ATOSEL4",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "Active tamper shared output 4 selection\n"
            },
            {
                "name": "ATOSEL5",
                "bitOffset": 20,
                "bitWidth": 3,
                "desc": "Active tamper shared output 5 selection\n"
            },
            {
                "name": "ATOSEL6",
                "bitOffset": 23,
                "bitWidth": 3,
                "desc": "Active tamper shared output 6 selection\n"
            },
            {
                "name": "ATOSEL7",
                "bitOffset": 26,
                "bitWidth": 3,
                "desc": "Active tamper shared output 7 selection\n"
            },
            {
                "name": "ATOSEL8",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "Active tamper shared output 8 selection\n"
            }
        ]
    },
    "1140882464": {
        "name": "TAMP_SECCFGR",
        "address": 1140882464,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP secure configuration register",
        "fields": [
            {
                "name": "BKPRWSEC",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Backup registers read/write protection offset\n"
            },
            {
                "name": "CNT1SEC",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Monotonic counter 1 secure protection"
            },
            {
                "name": "BKPWSEC",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Backup registers write protection offset\n"
            },
            {
                "name": "BHKLOCK",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Boot hardware key lock\n"
            },
            {
                "name": "TAMPSEC",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Tamper protection (excluding monotonic counters and backup registers)\n"
            }
        ]
    },
    "1140882468": {
        "name": "TAMP_PRIVCFGR",
        "address": 1140882468,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP privilege configuration register",
        "fields": [
            {
                "name": "CNT1PRIV",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Monotonic counter 1 privilege protection"
            },
            {
                "name": "BKPRWPRIV",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Backup registers zone 1 privilege protection"
            },
            {
                "name": "BKPWPRIV",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Backup registers zone 2 privilege protection"
            },
            {
                "name": "TAMPPRIV",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Tamper privilege protection (excluding backup registers)\n"
            }
        ]
    },
    "1140882476": {
        "name": "TAMP_IER",
        "address": 1140882476,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP interrupt enable register",
        "fields": [
            {
                "name": "TAMP1IE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Tamper 1 interrupt enable"
            },
            {
                "name": "TAMP2IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Tamper 2 interrupt enable"
            },
            {
                "name": "TAMP3IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Tamper 3 interrupt enable"
            },
            {
                "name": "TAMP4IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Tamper 4 interrupt enable"
            },
            {
                "name": "TAMP5IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Tamper 5 interrupt enable"
            },
            {
                "name": "TAMP6IE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Tamper 6 interrupt enable"
            },
            {
                "name": "TAMP7IE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Tamper 7interrupt enable"
            },
            {
                "name": "TAMP8IE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Tamper 8 interrupt enable"
            },
            {
                "name": "ITAMP1IE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Internal tamper 1 interrupt enable"
            },
            {
                "name": "ITAMP2IE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Internal tamper 2 interrupt enable"
            },
            {
                "name": "ITAMP3IE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Internal tamper 3 interrupt enable"
            },
            {
                "name": "ITAMP4IE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Internal tamper 4 interrupt enable"
            },
            {
                "name": "ITAMP5IE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Internal tamper 5 interrupt enable"
            },
            {
                "name": "ITAMP6IE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Internal tamper 6 interrupt enable"
            },
            {
                "name": "ITAMP7IE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Internal tamper 7 interrupt enable"
            },
            {
                "name": "ITAMP8IE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Internal tamper 8 interrupt enable"
            },
            {
                "name": "ITAMP9IE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Internal tamper 9 interrupt enable"
            },
            {
                "name": "ITAMP11IE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Internal tamper 11 interrupt enable"
            },
            {
                "name": "ITAMP12IE",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Internal tamper 12 interrupt enable"
            },
            {
                "name": "ITAMP13IE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Internal tamper 13 interrupt enable"
            },
            {
                "name": "ITAMP15IE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Internal tamper 15 interrupt enable"
            }
        ]
    },
    "1140882480": {
        "name": "TAMP_SR",
        "address": 1140882480,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP status register",
        "fields": [
            {
                "name": "TAMP1F",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TAMP1 detection flag\n"
            },
            {
                "name": "TAMP2F",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TAMP2 detection flag\n"
            },
            {
                "name": "TAMP3F",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TAMP3 detection flag\n"
            },
            {
                "name": "TAMP4F",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TAMP4 detection flag\n"
            },
            {
                "name": "TAMP5F",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TAMP5 detection flag\n"
            },
            {
                "name": "TAMP6F",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TAMP6 detection flag\n"
            },
            {
                "name": "TAMP7F",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TAMP7 detection flag\n"
            },
            {
                "name": "TAMP8F",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TAMP8 detection flag\n"
            },
            {
                "name": "ITAMP1F",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Internal tamper 1 flag\n"
            },
            {
                "name": "ITAMP2F",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Internal tamper 2 flag\n"
            },
            {
                "name": "ITAMP3F",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Internal tamper 3 flag\n"
            },
            {
                "name": "ITAMP4F",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Internal tamper 4 flag\n"
            },
            {
                "name": "ITAMP5F",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Internal tamper 5 flag\n"
            },
            {
                "name": "ITAMP6F",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Internal tamper 6 flag\n"
            },
            {
                "name": "ITAMP7F",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Internal tamper 7 flag\n"
            },
            {
                "name": "ITAMP8F",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Internal tamper 8 flag\n"
            },
            {
                "name": "ITAMP9F",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Internal tamper 9 flag\n"
            },
            {
                "name": "ITAMP11F",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Internal tamper 11 flag\n"
            },
            {
                "name": "ITAMP12F",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Internal tamper 12 flag\n"
            },
            {
                "name": "ITAMP13F",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Internal tamper 13 flag\n"
            },
            {
                "name": "ITAMP15F",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Internal tamper 15 flag\n"
            }
        ]
    },
    "1140882484": {
        "name": "TAMP_MISR",
        "address": 1140882484,
        "size": 32,
        "access": "read-only",
        "desc": "TAMP nonsecure masked interrupt status register",
        "fields": [
            {
                "name": "TAMP1MF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TAMP1 nonsecure interrupt masked flag\n"
            },
            {
                "name": "TAMP2MF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TAMP2 nonsecure interrupt masked flag\n"
            },
            {
                "name": "TAMP3MF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TAMP3 nonsecure interrupt masked flag\n"
            },
            {
                "name": "TAMP4MF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TAMP4 nonsecure interrupt masked flag\n"
            },
            {
                "name": "TAMP5MF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TAMP5 nonsecure interrupt masked flag\n"
            },
            {
                "name": "TAMP6MF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TAMP6 nonsecure interrupt masked flag\n"
            },
            {
                "name": "TAMP7MF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TAMP7 nonsecure interrupt masked flag\n"
            },
            {
                "name": "TAMP8MF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TAMP8 nonsecure interrupt masked flag\n"
            },
            {
                "name": "ITAMP1MF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Internal tamper 1 nonsecure interrupt masked flag\n"
            },
            {
                "name": "ITAMP2MF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Internal tamper 2 nonsecure interrupt masked flag\n"
            },
            {
                "name": "ITAMP3MF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Internal tamper 3 nonsecure interrupt masked flag\n"
            },
            {
                "name": "ITAMP4MF",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Internal tamper 4 nonsecure interrupt masked flag\n"
            },
            {
                "name": "ITAMP5MF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Internal tamper 5 nonsecure interrupt masked flag\n"
            },
            {
                "name": "ITAMP6MF",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Internal tamper 6 nonsecure interrupt masked flag\n"
            },
            {
                "name": "ITAMP7MF",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Internal tamper 7 tamper nonsecure interrupt masked flag\n"
            },
            {
                "name": "ITAMP8MF",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Internal tamper 8 nonsecure interrupt masked flag\n"
            },
            {
                "name": "ITAMP9MF",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "internal tamper 9 nonsecure interrupt masked flag\n"
            },
            {
                "name": "ITAMP11MF",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "internal tamper 11 nonsecure interrupt masked flag\n"
            },
            {
                "name": "ITAMP12MF",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "internal tamper 12 nonsecure interrupt masked flag\n"
            },
            {
                "name": "ITAMP13MF",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "internal tamper 13 nonsecure interrupt masked flag\n"
            },
            {
                "name": "ITAMP15MF",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "internal tamper 15 nonsecure interrupt masked flag\n"
            }
        ]
    },
    "1140882488": {
        "name": "TAMP_SMISR",
        "address": 1140882488,
        "size": 32,
        "access": "read-only",
        "desc": "TAMP secure masked interrupt status register",
        "fields": [
            {
                "name": "TAMP1MF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TAMP1 secure interrupt masked flag\n"
            },
            {
                "name": "TAMP2MF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TAMP2 secure interrupt masked flag\n"
            },
            {
                "name": "TAMP3MF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TAMP3 secure interrupt masked flag\n"
            },
            {
                "name": "TAMP4MF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TAMP4 secure interrupt masked flag\n"
            },
            {
                "name": "TAMP5MF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TAMP5 secure interrupt masked flag\n"
            },
            {
                "name": "TAMP6MF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TAMP6 secure interrupt masked flag\n"
            },
            {
                "name": "TAMP7MF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TAMP7 secure interrupt masked flag\n"
            },
            {
                "name": "TAMP8MF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TAMP8 secure interrupt masked flag\n"
            },
            {
                "name": "ITAMP1MF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Internal tamper 1 secure interrupt masked flag\n"
            },
            {
                "name": "ITAMP2MF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Internal tamper 2 secure interrupt masked flag\n"
            },
            {
                "name": "ITAMP3MF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Internal tamper 3 secure interrupt masked flag\n"
            },
            {
                "name": "ITAMP4MF",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Internal tamper 4 secure interrupt masked flag\n"
            },
            {
                "name": "ITAMP5MF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Internal tamper 5 secure interrupt masked flag\n"
            },
            {
                "name": "ITAMP6MF",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Internal tamper 6 secure interrupt masked flag\n"
            },
            {
                "name": "ITAMP7MF",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Internal tamper 7 secure interrupt masked flag\n"
            },
            {
                "name": "ITAMP8MF",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Internal tamper 8 secure interrupt masked flag\n"
            },
            {
                "name": "ITAMP9MF",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "internal tamper 9 secure interrupt masked flag\n"
            },
            {
                "name": "ITAMP11MF",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "internal tamper 11 secure interrupt masked flag\n"
            },
            {
                "name": "ITAMP12MF",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "internal tamper 12 secure interrupt masked flag\n"
            },
            {
                "name": "ITAMP13MF",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "internal tamper 13 secure interrupt masked flag\n"
            },
            {
                "name": "ITAMP15MF",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "internal tamper 15 secure interrupt masked flag\n"
            }
        ]
    },
    "1140882492": {
        "name": "TAMP_SCR",
        "address": 1140882492,
        "size": 32,
        "access": "write-only",
        "desc": "TAMP status clear register",
        "fields": [
            {
                "name": "CTAMP1F",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear TAMP1 detection flag\n"
            },
            {
                "name": "CTAMP2F",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear TAMP2 detection flag\n"
            },
            {
                "name": "CTAMP3F",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clear TAMP3 detection flag\n"
            },
            {
                "name": "CTAMP4F",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clear TAMP4 detection flag\n"
            },
            {
                "name": "CTAMP5F",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Clear TAMP5 detection flag\n"
            },
            {
                "name": "CTAMP6F",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Clear TAMP6 detection flag\n"
            },
            {
                "name": "CTAMP7F",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Clear TAMP7 detection flag\n"
            },
            {
                "name": "CTAMP8F",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Clear TAMP8 detection flag\n"
            },
            {
                "name": "CITAMP1F",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Clear ITAMP1 detection flag\n"
            },
            {
                "name": "CITAMP2F",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Clear ITAMP2 detection flag\n"
            },
            {
                "name": "CITAMP3F",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Clear ITAMP3 detection flag\n"
            },
            {
                "name": "CITAMP4F",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Clear ITAMP4 detection flag\n"
            },
            {
                "name": "CITAMP5F",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Clear ITAMP5 detection flag\n"
            },
            {
                "name": "CITAMP6F",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Clear ITAMP6 detection flag\n"
            },
            {
                "name": "CITAMP7F",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Clear ITAMP7 detection flag\n"
            },
            {
                "name": "CITAMP8F",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Clear ITAMP8 detection flag\n"
            },
            {
                "name": "CITAMP9F",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Clear ITAMP9 detection flag\n"
            },
            {
                "name": "CITAMP11F",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Clear ITAMP11 detection flag\n"
            },
            {
                "name": "CITAMP12F",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Clear ITAMP12 detection flag\n"
            },
            {
                "name": "CITAMP13F",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Clear ITAMP13 detection flag\n"
            },
            {
                "name": "CITAMP15F",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Clear ITAMP15 detection flag\n"
            }
        ]
    },
    "1140882496": {
        "name": "TAMP_COUNT1R",
        "address": 1140882496,
        "size": 32,
        "access": "read-only",
        "desc": "TAMP monotonic counter 1 register",
        "fields": [
            {
                "name": "COUNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register is read-only only and is incremented by one when a write access is done to this register."
            }
        ]
    },
    "1140882512": {
        "name": "TAMP_OR",
        "address": 1140882512,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP option register",
        "fields": [
            {
                "name": "OUT3_RMP",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "TAMP_OUT3 mapping"
            },
            {
                "name": "OUT5_RMP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TAMP_OUT5 mapping"
            },
            {
                "name": "IN2_RMP",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "TAMP_IN2 mapping"
            },
            {
                "name": "IN3_RMP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "TAMP_IN3 mapping"
            },
            {
                "name": "IN4_RMP",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "TAMP_IN4 mapping"
            }
        ]
    },
    "1140882516": {
        "name": "TAMP_RPCFGR",
        "address": 1140882516,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP resources protection configuration register",
        "fields": [
            {
                "name": "RPCFG0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Configurable resource 0 protection"
            }
        ]
    },
    "1140882688": {
        "name": "TAMP_BKP0R",
        "address": 1140882688,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup 0 register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data to and from these registers."
            }
        ]
    },
    "1140882692": {
        "name": "TAMP_BKP1R",
        "address": 1140882692,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup 1 register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data to and from these registers."
            }
        ]
    },
    "1140882696": {
        "name": "TAMP_BKP2R",
        "address": 1140882696,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup 2 register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data to and from these registers."
            }
        ]
    },
    "1140882700": {
        "name": "TAMP_BKP3R",
        "address": 1140882700,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup 3 register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data to and from these registers."
            }
        ]
    },
    "1140882704": {
        "name": "TAMP_BKP4R",
        "address": 1140882704,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup 4 register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data to and from these registers."
            }
        ]
    },
    "1140882708": {
        "name": "TAMP_BKP5R",
        "address": 1140882708,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup 5 register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data to and from these registers."
            }
        ]
    },
    "1140882712": {
        "name": "TAMP_BKP6R",
        "address": 1140882712,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup 6 register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data to and from these registers."
            }
        ]
    },
    "1140882716": {
        "name": "TAMP_BKP7R",
        "address": 1140882716,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup 7 register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data to and from these registers."
            }
        ]
    },
    "1140882720": {
        "name": "TAMP_BKP8R",
        "address": 1140882720,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup 8 register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data to and from these registers."
            }
        ]
    },
    "1140882724": {
        "name": "TAMP_BKP9R",
        "address": 1140882724,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup 9 register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data to and from these registers."
            }
        ]
    },
    "1140882728": {
        "name": "TAMP_BKP10R",
        "address": 1140882728,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup 10 register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data to and from these registers."
            }
        ]
    },
    "1140882732": {
        "name": "TAMP_BKP11R",
        "address": 1140882732,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup 11 register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data to and from these registers."
            }
        ]
    },
    "1140882736": {
        "name": "TAMP_BKP12R",
        "address": 1140882736,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup 12 register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data to and from these registers."
            }
        ]
    },
    "1140882740": {
        "name": "TAMP_BKP13R",
        "address": 1140882740,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup 13 register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data to and from these registers."
            }
        ]
    },
    "1140882744": {
        "name": "TAMP_BKP14R",
        "address": 1140882744,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup 14 register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data to and from these registers."
            }
        ]
    },
    "1140882748": {
        "name": "TAMP_BKP15R",
        "address": 1140882748,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup 15 register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data to and from these registers."
            }
        ]
    },
    "1140882752": {
        "name": "TAMP_BKP16R",
        "address": 1140882752,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup 16 register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data to and from these registers."
            }
        ]
    },
    "1140882756": {
        "name": "TAMP_BKP17R",
        "address": 1140882756,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup 17 register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data to and from these registers."
            }
        ]
    },
    "1140882760": {
        "name": "TAMP_BKP18R",
        "address": 1140882760,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup 18 register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data to and from these registers."
            }
        ]
    },
    "1140882764": {
        "name": "TAMP_BKP19R",
        "address": 1140882764,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup 19 register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data to and from these registers."
            }
        ]
    },
    "1140882768": {
        "name": "TAMP_BKP20R",
        "address": 1140882768,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup 20 register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data to and from these registers."
            }
        ]
    },
    "1140882772": {
        "name": "TAMP_BKP21R",
        "address": 1140882772,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup 21 register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data to and from these registers."
            }
        ]
    },
    "1140882776": {
        "name": "TAMP_BKP22R",
        "address": 1140882776,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup 22 register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data to and from these registers."
            }
        ]
    },
    "1140882780": {
        "name": "TAMP_BKP23R",
        "address": 1140882780,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup 23 register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data to and from these registers."
            }
        ]
    },
    "1140882784": {
        "name": "TAMP_BKP24R",
        "address": 1140882784,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup 24 register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data to and from these registers."
            }
        ]
    },
    "1140882788": {
        "name": "TAMP_BKP25R",
        "address": 1140882788,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup 25 register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data to and from these registers."
            }
        ]
    },
    "1140882792": {
        "name": "TAMP_BKP26R",
        "address": 1140882792,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup 26 register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data to and from these registers."
            }
        ]
    },
    "1140882796": {
        "name": "TAMP_BKP27R",
        "address": 1140882796,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup 27 register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data to and from these registers."
            }
        ]
    },
    "1140882800": {
        "name": "TAMP_BKP28R",
        "address": 1140882800,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup 28 register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data to and from these registers."
            }
        ]
    },
    "1140882804": {
        "name": "TAMP_BKP29R",
        "address": 1140882804,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup 29 register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data to and from these registers."
            }
        ]
    },
    "1140882808": {
        "name": "TAMP_BKP30R",
        "address": 1140882808,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup 30 register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data to and from these registers."
            }
        ]
    },
    "1140882812": {
        "name": "TAMP_BKP31R",
        "address": 1140882812,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup 31 register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data to and from these registers."
            }
        ]
    },
    "1073818624": {
        "name": "TIM1_CR1",
        "address": 1073818624,
        "size": 22,
        "access": "read-write",
        "desc": "TIM1 control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable\n"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable\n"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source\n"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Direction\n"
            },
            {
                "name": "CMS",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Center-aligned mode selection\n"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division\n"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            },
            {
                "name": "DITHEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Dithering enable\n"
            }
        ]
    },
    "1073818628": {
        "name": "TIM1_CR2",
        "address": 1073818628,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 control register 2",
        "fields": [
            {
                "name": "CCPC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/compare preloaded control\n"
            },
            {
                "name": "CCUS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare control update selection\n"
            },
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA selection"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "MMS[2:0]: Master mode selection\n"
            },
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "tim_ti1 selection"
            },
            {
                "name": "OIS1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Output idle state 1 (tim_oc1 output)\n"
            },
            {
                "name": "OIS1N",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Output idle state 1 (tim_oc1n output)\n"
            },
            {
                "name": "OIS2",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output idle state 2 (tim_oc2 output)\n"
            },
            {
                "name": "OIS2N",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output idle state 2 (tim_oc2n output)\n"
            },
            {
                "name": "OIS3",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Output idle state 3 (tim_oc3n output)\n"
            },
            {
                "name": "OIS3N",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Output idle state 3 (tim_oc3n output)\n"
            },
            {
                "name": "OIS4",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Output idle state 4 (tim_oc4 output)\n"
            },
            {
                "name": "OIS4N",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Output idle state 4 (tim_oc4n output)\n"
            },
            {
                "name": "OIS5",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Output idle state 5 (tim_oc5 output)\n"
            },
            {
                "name": "OIS6",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Output idle state 6 (tim_oc6 output)\n"
            },
            {
                "name": "MMS2",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Master mode selection 2\n"
            },
            {
                "name": "MMS_1",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "MMS[3]"
            }
        ]
    },
    "1073818632": {
        "name": "TIM1_SMCR",
        "address": 1073818632,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 slave mode control register",
        "fields": [
            {
                "name": "SMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "SMS[2:0]: Slave mode selection\n"
            },
            {
                "name": "OCCS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OCREF clear selection\n"
            },
            {
                "name": "TS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "TS[2:0]: Trigger selection\n"
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/slave mode"
            },
            {
                "name": "ETF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "External trigger filter\n"
            },
            {
                "name": "ETPS",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "External trigger prescaler\n"
            },
            {
                "name": "ECE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "External clock enable\n"
            },
            {
                "name": "ETP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "External trigger polarity\n"
            },
            {
                "name": "SMS_1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Slave mode selection\nWhen external signals are selected the active edge of the trigger signal (tim_trgi) is linked to the polarity selected on the external input (see Input Control register and Control Register description.\nNote: The gated mode must not be used if tim_ti1f_ed is selected as the trigger input (TS=00100). Indeed, tim_ti1f_ed outputs 1 pulse for each transition on tim_ti1f, whereas the gated mode checks the level of the trigger signal.\nNote: The clock of the slave peripherals (timer, ADC, ...) receiving the tim_trgo signal must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer."
            },
            {
                "name": "TS_1",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Trigger selection\nThis bit-field selects the trigger input to be used to synchronize the counter.\nOthers: Reserved\nSee  for product specific implementation details.\nNote: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition."
            },
            {
                "name": "SMSPE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "SMS preload enable\n"
            },
            {
                "name": "SMSPS",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "SMS preload source\n"
            }
        ]
    },
    "1073818636": {
        "name": "TIM1_DIER",
        "address": 1073818636,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 DMA/interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 2 interrupt enable"
            },
            {
                "name": "CC3IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare 3 interrupt enable"
            },
            {
                "name": "CC4IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/compare 4 interrupt enable"
            },
            {
                "name": "COMIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "BIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/compare 1 DMA request enable"
            },
            {
                "name": "CC2DE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/compare 2 DMA request enable"
            },
            {
                "name": "CC3DE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/compare 3 DMA request enable"
            },
            {
                "name": "CC4DE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/compare 4 DMA request enable"
            },
            {
                "name": "COMDE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "COM DMA request enable"
            },
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Trigger DMA request enable"
            },
            {
                "name": "IDXIE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Index interrupt enable"
            },
            {
                "name": "DIRIE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Direction change interrupt enable"
            },
            {
                "name": "IERRIE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Index error interrupt enable"
            },
            {
                "name": "TERRIE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Transition error interrupt enable"
            }
        ]
    },
    "1073818640": {
        "name": "TIM1_SR",
        "address": 1073818640,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag\n"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt flag\n"
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 2 interrupt flag\n"
            },
            {
                "name": "CC3IF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare 3 interrupt flag\n"
            },
            {
                "name": "CC4IF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/compare 4 interrupt flag\n"
            },
            {
                "name": "COMIF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt flag\n"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag\n"
            },
            {
                "name": "BIF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt flag\n"
            },
            {
                "name": "B2IF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Break 2 interrupt flag\n"
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/compare 1 overcapture flag\n"
            },
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/compare 2 overcapture flag\n"
            },
            {
                "name": "CC3OF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/compare 3 overcapture flag\n"
            },
            {
                "name": "CC4OF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/compare 4 overcapture flag\n"
            },
            {
                "name": "SBIF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "System break interrupt flag\n"
            },
            {
                "name": "CC5IF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Compare 5 interrupt flag\n"
            },
            {
                "name": "CC6IF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Compare 6 interrupt flag\n"
            },
            {
                "name": "IDXF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Index interrupt flag\n"
            },
            {
                "name": "DIRF",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Direction change interrupt flag\n"
            },
            {
                "name": "IERRF",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Index error interrupt flag\n"
            },
            {
                "name": "TERRF",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Transition error interrupt flag\n"
            }
        ]
    },
    "1073818644": {
        "name": "TIM1_EGR",
        "address": 1073818644,
        "size": 22,
        "access": "write-only",
        "desc": "TIM1 event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation\n"
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 generation\n"
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 2 generation\n"
            },
            {
                "name": "CC3G",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare 3 generation\n"
            },
            {
                "name": "CC4G",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/compare 4 generation\n"
            },
            {
                "name": "COMG",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/compare control update generation\n"
            },
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation\n"
            },
            {
                "name": "BG",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break generation\n"
            },
            {
                "name": "B2G",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Break 2 generation\n"
            }
        ]
    },
    "1073818648": {
        "name": "TIM1_CCMR1",
        "address": 1073818648,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 capture/compare mode register 1",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/compare 1 Selection\n"
            },
            {
                "name": "IC1PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 1 prescaler\n"
            },
            {
                "name": "IC1F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 1 filter\n"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/compare 2 selection\n"
            },
            {
                "name": "IC2PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 2 prescaler"
            },
            {
                "name": "IC2F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 2 filter"
            }
        ]
    },
    "1073818652": {
        "name": "TIM1_CCMR2",
        "address": 1073818652,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 capture/compare mode register 2",
        "fields": [
            {
                "name": "CC3S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/compare 3 selection\n"
            },
            {
                "name": "IC3PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 3 prescaler"
            },
            {
                "name": "IC3F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 3 filter"
            },
            {
                "name": "CC4S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/compare 4 selection\n"
            },
            {
                "name": "IC4PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 4 prescaler"
            },
            {
                "name": "IC4F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 4 filter"
            }
        ]
    },
    "1073818656": {
        "name": "TIM1_CCER",
        "address": 1073818656,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 capture/compare enable register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/compare 1 output enable\n"
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 output polarity\n"
            },
            {
                "name": "CC1NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 1 complementary output enable\n"
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare 1 complementary output polarity\n"
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/compare 2 output enable\n"
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/compare 2 output polarity\n"
            },
            {
                "name": "CC2NE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Capture/compare 2 complementary output enable\n"
            },
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Capture/compare 2 complementary output polarity\n"
            },
            {
                "name": "CC3E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Capture/compare 3 output enable\n"
            },
            {
                "name": "CC3P",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/compare 3 output polarity\n"
            },
            {
                "name": "CC3NE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/compare 3 complementary output enable\n"
            },
            {
                "name": "CC3NP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/compare 3 complementary output polarity\n"
            },
            {
                "name": "CC4E",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/compare 4 output enable\n"
            },
            {
                "name": "CC4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Capture/compare 4 output polarity\n"
            },
            {
                "name": "CC4NE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Capture/compare 4 complementary output enable\n"
            },
            {
                "name": "CC4NP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Capture/compare 4 complementary output polarity\n"
            },
            {
                "name": "CC5E",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Capture/compare 5 output enable\n"
            },
            {
                "name": "CC5P",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Capture/compare 5 output polarity\n"
            },
            {
                "name": "CC6E",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Capture/compare 6 output enable\n"
            },
            {
                "name": "CC6P",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Capture/compare 6 output polarity\n"
            }
        ]
    },
    "1073818660": {
        "name": "TIM1_CNT",
        "address": 1073818660,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Counter value\n"
            },
            {
                "name": "UIFCPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIF copy\n"
            }
        ]
    },
    "1073818664": {
        "name": "TIM1_PSC",
        "address": 1073818664,
        "size": 22,
        "access": "read-write",
        "desc": "TIM1 prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value\n"
            }
        ]
    },
    "1073818668": {
        "name": "TIM1_ARR",
        "address": 1073818668,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Auto-reload value\n"
            }
        ]
    },
    "1073818672": {
        "name": "TIM1_RCR",
        "address": 1073818672,
        "size": 22,
        "access": "read-write",
        "desc": "TIM1 repetition counter register",
        "fields": [
            {
                "name": "REP",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Repetition counter reload value\n"
            }
        ]
    },
    "1073818676": {
        "name": "TIM1_CCR1",
        "address": 1073818676,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Capture/compare 1 value\n"
            }
        ]
    },
    "1073818680": {
        "name": "TIM1_CCR2",
        "address": 1073818680,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 capture/compare register 2",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Capture/compare 2 value\n"
            }
        ]
    },
    "1073818684": {
        "name": "TIM1_CCR3",
        "address": 1073818684,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 capture/compare register 3",
        "fields": [
            {
                "name": "CCR3",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Capture/compare value\n"
            }
        ]
    },
    "1073818688": {
        "name": "TIM1_CCR4",
        "address": 1073818688,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 capture/compare register 4",
        "fields": [
            {
                "name": "CCR4",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Capture/compare value\n"
            }
        ]
    },
    "1073818692": {
        "name": "TIM1_BDTR",
        "address": 1073818692,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 break and dead-time register",
        "fields": [
            {
                "name": "DTG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Dead-time generator setup\n"
            },
            {
                "name": "LOCK",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Lock configuration\n"
            },
            {
                "name": "OSSI",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Off-state selection for idle mode\n"
            },
            {
                "name": "OSSR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Off-state selection for Run mode\n"
            },
            {
                "name": "BKE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Break enable\n"
            },
            {
                "name": "BKP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Break polarity\n"
            },
            {
                "name": "AOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Automatic output enable\n"
            },
            {
                "name": "MOE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Main output enable\n"
            },
            {
                "name": "BKF",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Break filter\n"
            },
            {
                "name": "BK2F",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Break 2 filter\n"
            },
            {
                "name": "BK2E",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Break 2 enable\n"
            },
            {
                "name": "BK2P",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Break 2 polarity\n"
            },
            {
                "name": "BKDSRM",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Break disarm\n"
            },
            {
                "name": "BK2DSRM",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Break2 disarm\n"
            },
            {
                "name": "BKBID",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Break bidirectional\n"
            },
            {
                "name": "BK2BID",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Break2 bidirectional\n"
            }
        ]
    },
    "1073818696": {
        "name": "TIM1_CCR5",
        "address": 1073818696,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 capture/compare register 5",
        "fields": [
            {
                "name": "CCR5",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Capture/compare 5 value\n"
            },
            {
                "name": "GC5C1",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Group channel 5 and channel 1\n"
            },
            {
                "name": "GC5C2",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Group channel 5 and channel 2\n"
            },
            {
                "name": "GC5C3",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Group channel 5 and channel 3\n"
            }
        ]
    },
    "1073818700": {
        "name": "TIM1_CCR6",
        "address": 1073818700,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 capture/compare register 6",
        "fields": [
            {
                "name": "CCR6",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Capture/compare 6 value\n"
            }
        ]
    },
    "1073818704": {
        "name": "TIM1_CCMR3",
        "address": 1073818704,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 capture/compare mode register 3",
        "fields": [
            {
                "name": "OC5FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output compare 5 fast enable"
            },
            {
                "name": "OC5PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output compare 5 preload enable"
            },
            {
                "name": "OC5M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "OC5M[2:0]: Output compare 5 mode"
            },
            {
                "name": "OC5CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Output compare 5 clear enable"
            },
            {
                "name": "OC6FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output compare 6 fast enable"
            },
            {
                "name": "OC6PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output compare 6 preload enable"
            },
            {
                "name": "OC6M",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "OC6M[2:0]: Output compare 6 mode"
            },
            {
                "name": "OC6CE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Output compare 6 clear enable"
            },
            {
                "name": "OC5M_1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "OC5M[3]"
            },
            {
                "name": "OC6M_1",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "OC6M[3]"
            }
        ]
    },
    "1073818708": {
        "name": "TIM1_DTR2",
        "address": 1073818708,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 timer deadtime register 2",
        "fields": [
            {
                "name": "DTGF",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Dead-time falling edge generator setup\n"
            },
            {
                "name": "DTAE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Deadtime asymmetric enable\n"
            },
            {
                "name": "DTPE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Deadtime preload enable\n"
            }
        ]
    },
    "1073818712": {
        "name": "TIM1_ECR",
        "address": 1073818712,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 timer encoder control register",
        "fields": [
            {
                "name": "IE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Index enable\n"
            },
            {
                "name": "IDIR",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Index direction\n"
            },
            {
                "name": "IBLK",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Index blanking\n"
            },
            {
                "name": "FIDX",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "First index\n"
            },
            {
                "name": "IPOS",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Index positioning\n"
            },
            {
                "name": "PW",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Pulse width\n"
            },
            {
                "name": "PWPRSC",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Pulse width prescaler\n"
            }
        ]
    },
    "1073818716": {
        "name": "TIM1_TISEL",
        "address": 1073818716,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 timer input selection register",
        "fields": [
            {
                "name": "TI1SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Selects tim_ti1[15:0] input\n"
            },
            {
                "name": "TI2SEL",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Selects tim_ti2[15:0] input\n"
            },
            {
                "name": "TI3SEL",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Selects tim_ti3[15:0] input\n"
            },
            {
                "name": "TI4SEL",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Selects tim_ti4[15:0] input\n"
            }
        ]
    },
    "1073818720": {
        "name": "TIM1_AF1",
        "address": 1073818720,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 alternate function option register 1",
        "fields": [
            {
                "name": "BKINE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIMx_BKIN input enable\n"
            },
            {
                "name": "BKCMP1E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "tim_brk_cmp1 enable\n"
            },
            {
                "name": "BKCMP2E",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "tim_brk_cmp2 enable\n"
            },
            {
                "name": "BKCMP3E",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "tim_brk_cmp3 enable\n"
            },
            {
                "name": "BKCMP4E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "tim_brk_cmp4 enable\n"
            },
            {
                "name": "BKCMP5E",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "tim_brk_cmp5 enable\n"
            },
            {
                "name": "BKCMP6E",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "tim_brk_cmp6 enable\n"
            },
            {
                "name": "BKCMP7E",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "tim_brk_cmp7 enable\n"
            },
            {
                "name": "BKCMP8E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "tim_brk_cmp8 enable\n"
            },
            {
                "name": "BKINP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "TIMx_BKIN input polarity\n"
            },
            {
                "name": "BKCMP1P",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "tim_brk_cmp1 input polarity\n"
            },
            {
                "name": "BKCMP2P",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "tim_brk_cmp2 input polarity\n"
            },
            {
                "name": "BKCMP3P",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "tim_brk_cmp3 input polarity\n"
            },
            {
                "name": "BKCMP4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "tim_brk_cmp4 input polarity\n"
            },
            {
                "name": "ETRSEL",
                "bitOffset": 14,
                "bitWidth": 4,
                "desc": "etr_in source selection\n"
            }
        ]
    },
    "1073818724": {
        "name": "TIM1_AF2",
        "address": 1073818724,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 alternate function register 2",
        "fields": [
            {
                "name": "BK2INE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIMx_BKIN2 input enable\n"
            },
            {
                "name": "BK2CMP1E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "tim_brk2_cmp1 enable\n"
            },
            {
                "name": "BK2CMP2E",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "tim_brk2_cmp2 enable\n"
            },
            {
                "name": "BK2CMP3E",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "tim_brk2_cmp3 enable\n"
            },
            {
                "name": "BK2CMP4E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "tim_brk2_cmp4 enable\n"
            },
            {
                "name": "BK2CMP5E",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "tim_brk2_cmp5 enable\n"
            },
            {
                "name": "BK2CMP6E",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "tim_brk2_cmp6 enable\n"
            },
            {
                "name": "BK2CMP7E",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "tim_brk2_cmp7 enable\n"
            },
            {
                "name": "BK2CMP8E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "tim_brk2_cmp8 enable\n"
            },
            {
                "name": "BK2INP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "TIMx_BKIN2 input polarity\n"
            },
            {
                "name": "BK2CMP1P",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "tim_brk2_cmp1 input polarity\n"
            },
            {
                "name": "BK2CMP2P",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "tim_brk2_cmp2 input polarity\n"
            },
            {
                "name": "BK2CMP3P",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "tim_brk2_cmp3 input polarity\n"
            },
            {
                "name": "BK2CMP4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "tim_brk2_cmp4 input polarity\n"
            },
            {
                "name": "OCRSEL",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "ocref_clr source selection\n"
            }
        ]
    },
    "1073819612": {
        "name": "TIM1_DCR",
        "address": 1073819612,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 DMA control register",
        "fields": [
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address\n"
            },
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length\n"
            },
            {
                "name": "DBSS",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "DMA burst source selection\n"
            }
        ]
    },
    "1073819616": {
        "name": "TIM1_DMAR",
        "address": 1073819616,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DMA register for burst accesses\n"
            }
        ]
    },
    "1073741824": {
        "name": "TIM2_CR1",
        "address": 1073741824,
        "size": 22,
        "access": "read-write",
        "desc": "TIM2 control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable\n"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable\n"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source\n"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Direction\n"
            },
            {
                "name": "CMS",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Center-aligned mode selection\n"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division\n"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            },
            {
                "name": "DITHEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Dithering Enable\n"
            }
        ]
    },
    "1073741828": {
        "name": "TIM2_CR2",
        "address": 1073741828,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 control register 2",
        "fields": [
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA selection"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "MMS[2:0]: Master mode selection\n"
            },
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "tim_ti1 selection"
            },
            {
                "name": "MMS_1",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "MMS[3]"
            }
        ]
    },
    "1073741832": {
        "name": "TIM2_SMCR",
        "address": 1073741832,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 slave mode control register",
        "fields": [
            {
                "name": "SMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "SMS[2:0]: Slave mode selection\n"
            },
            {
                "name": "OCCS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OCREF clear selection\n"
            },
            {
                "name": "TS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "TS[2:0]: Trigger selection\n"
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/Slave mode"
            },
            {
                "name": "ETF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "External trigger filter\n"
            },
            {
                "name": "ETPS",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "External trigger prescaler\n"
            },
            {
                "name": "ECE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "External clock enable\n"
            },
            {
                "name": "ETP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "External trigger polarity\n"
            },
            {
                "name": "SMS_1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Slave mode selection\nWhen external signals are selected the active edge of the trigger signal (tim_trgi) is linked to the polarity selected on the external input (see Input Control register and Control Register description.\nNote: The gated mode must not be used if tim_ti1f_ed is selected as the trigger input (TS=00100). Indeed, tim_ti1f_ed outputs 1 pulse for each transition on tim_ti1f, whereas the gated mode checks the level of the trigger signal.\nNote: The clock of the slave peripherals (timer, ADC, ...) receiving the tim_trgo signal must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer."
            },
            {
                "name": "TS_1",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Trigger selection\nThis bit-field selects the trigger input to be used to synchronize the counter.\nOthers: Reserved\nSee  for product specific implementation details.\nNote: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition."
            },
            {
                "name": "SMSPE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "SMS preload enable\n"
            },
            {
                "name": "SMSPS",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "SMS preload source\n"
            }
        ]
    },
    "1073741836": {
        "name": "TIM2_DIER",
        "address": 1073741836,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 DMA/Interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt enable"
            },
            {
                "name": "CC3IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt enable"
            },
            {
                "name": "CC4IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request enable"
            },
            {
                "name": "CC2DE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 DMA request enable"
            },
            {
                "name": "CC3DE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 DMA request enable"
            },
            {
                "name": "CC4DE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 DMA request enable"
            },
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Trigger DMA request enable"
            },
            {
                "name": "IDXIE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Index interrupt enable"
            },
            {
                "name": "DIRIE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Direction change interrupt enable"
            },
            {
                "name": "IERRIE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Index error interrupt enable"
            },
            {
                "name": "TERRIE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Transition error interrupt enable"
            }
        ]
    },
    "1073741840": {
        "name": "TIM2_SR",
        "address": 1073741840,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag\n"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt flag\n"
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt flag\n"
            },
            {
                "name": "CC3IF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt flag\n"
            },
            {
                "name": "CC4IF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt flag\n"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag\n"
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture flag\n"
            },
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/compare 2 overcapture flag\n"
            },
            {
                "name": "CC3OF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 overcapture flag\n"
            },
            {
                "name": "CC4OF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 overcapture flag\n"
            },
            {
                "name": "IDXF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Index interrupt flag\n"
            },
            {
                "name": "DIRF",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Direction change interrupt flag\n"
            },
            {
                "name": "IERRF",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Index error interrupt flag\n"
            },
            {
                "name": "TERRF",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Transition error interrupt flag\n"
            }
        ]
    },
    "1073741844": {
        "name": "TIM2_EGR",
        "address": 1073741844,
        "size": 22,
        "access": "write-only",
        "desc": "TIM2 event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation\n"
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 generation\n"
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 2 generation\n"
            },
            {
                "name": "CC3G",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare 3 generation\n"
            },
            {
                "name": "CC4G",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/compare 4 generation\n"
            },
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation\n"
            }
        ]
    },
    "1073741848": {
        "name": "TIM2_CCMR1",
        "address": 1073741848,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 capture/compare mode register 1",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1 selection\n"
            },
            {
                "name": "IC1PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 1 prescaler\n"
            },
            {
                "name": "IC1F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 1 filter\n"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/compare 2 selection\n"
            },
            {
                "name": "IC2PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 2 prescaler"
            },
            {
                "name": "IC2F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 2 filter"
            }
        ]
    },
    "1073741852": {
        "name": "TIM2_CCMR2",
        "address": 1073741852,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 capture/compare mode register 2",
        "fields": [
            {
                "name": "CC3S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 3 selection\n"
            },
            {
                "name": "IC3PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 3 prescaler"
            },
            {
                "name": "IC3F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 3 filter"
            },
            {
                "name": "CC4S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 4 selection\n"
            },
            {
                "name": "IC4PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 4 prescaler"
            },
            {
                "name": "IC4F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 4 filter"
            }
        ]
    },
    "1073741856": {
        "name": "TIM2_CCER",
        "address": 1073741856,
        "size": 22,
        "access": "read-write",
        "desc": "TIM2 capture/compare enable register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output enable."
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output Polarity."
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output Polarity."
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output enable."
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output Polarity."
            },
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output Polarity."
            },
            {
                "name": "CC3E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output enable."
            },
            {
                "name": "CC3P",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output Polarity."
            },
            {
                "name": "CC3NP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output Polarity."
            },
            {
                "name": "CC4E",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output enable."
            },
            {
                "name": "CC4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output Polarity."
            },
            {
                "name": "CC4NP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output Polarity."
            }
        ]
    },
    "1073741860": {
        "name": "TIM2_CNT",
        "address": 1073741860,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 31,
                "desc": "Least significant part of counter value\n"
            },
            {
                "name": "UIFCPY_CNT",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Value depends on IUFREMAP in TIMx_CR1."
            }
        ]
    },
    "1073741864": {
        "name": "TIM2_PSC",
        "address": 1073741864,
        "size": 22,
        "access": "read-write",
        "desc": "TIM2 prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value\n"
            }
        ]
    },
    "1073741868": {
        "name": "TIM2_ARR",
        "address": 1073741868,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Auto-reload value\n"
            }
        ]
    },
    "1073741876": {
        "name": "TIM2_CCR1",
        "address": 1073741876,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Capture/compare 1 value\n"
            }
        ]
    },
    "1073741880": {
        "name": "TIM2_CCR2",
        "address": 1073741880,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 capture/compare register 2",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Capture/compare 2 value\n"
            }
        ]
    },
    "1073741884": {
        "name": "TIM2_CCR3",
        "address": 1073741884,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 capture/compare register 3",
        "fields": [
            {
                "name": "CCR3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Capture/compare 3 value\n"
            }
        ]
    },
    "1073741888": {
        "name": "TIM2_CCR4",
        "address": 1073741888,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 capture/compare register 4",
        "fields": [
            {
                "name": "CCR4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Capture/compare 4 value\n"
            }
        ]
    },
    "1073741912": {
        "name": "TIM2_ECR",
        "address": 1073741912,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 timer encoder control register",
        "fields": [
            {
                "name": "IE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Index enable\n"
            },
            {
                "name": "IDIR",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Index direction\n"
            },
            {
                "name": "IBLK",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Index blanking\n"
            },
            {
                "name": "FIDX",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "First index\n"
            },
            {
                "name": "IPOS",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Index positioning\n"
            },
            {
                "name": "PW",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Pulse width\n"
            },
            {
                "name": "PWPRSC",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Pulse width prescaler\n"
            }
        ]
    },
    "1073741916": {
        "name": "TIM2_TISEL",
        "address": 1073741916,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 timer input selection register",
        "fields": [
            {
                "name": "TI1SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Selects tim_ti1[15:0] input\n"
            },
            {
                "name": "TI2SEL",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Selects tim_ti2[15:0] input\n"
            },
            {
                "name": "TI3SEL",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Selects tim_ti3[15:0] input\n"
            },
            {
                "name": "TI4SEL",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Selects tim_ti4[15:0] input\n"
            }
        ]
    },
    "1073741920": {
        "name": "TIM2_AF1",
        "address": 1073741920,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 alternate function register 1",
        "fields": [
            {
                "name": "ETRSEL",
                "bitOffset": 14,
                "bitWidth": 4,
                "desc": "etr_in source selection\n"
            }
        ]
    },
    "1073741924": {
        "name": "TIM2_AF2",
        "address": 1073741924,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 alternate function register 2",
        "fields": [
            {
                "name": "OCRSEL",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "ocref_clr source selection\n"
            }
        ]
    },
    "1073742812": {
        "name": "TIM2_DCR",
        "address": 1073742812,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 DMA control register",
        "fields": [
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address\n"
            },
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length\n"
            },
            {
                "name": "DBSS",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "DMA burst source selection\n"
            }
        ]
    },
    "1073742816": {
        "name": "TIM2_DMAR",
        "address": 1073742816,
        "size": 32,
        "access": "read-write",
        "desc": "TIM2 DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DMA register for burst accesses\n"
            }
        ]
    },
    "1073742848": {
        "name": "TIM3_CR1",
        "address": 1073742848,
        "size": 22,
        "access": "read-write",
        "desc": "TIM3 control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable\n"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable\n"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source\n"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Direction\n"
            },
            {
                "name": "CMS",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Center-aligned mode selection\n"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division\n"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            },
            {
                "name": "DITHEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Dithering Enable\n"
            }
        ]
    },
    "1073742852": {
        "name": "TIM3_CR2",
        "address": 1073742852,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 control register 2",
        "fields": [
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA selection"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "MMS[2:0]: Master mode selection\n"
            },
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "tim_ti1 selection"
            },
            {
                "name": "MMS_1",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "MMS[3]"
            }
        ]
    },
    "1073742856": {
        "name": "TIM3_SMCR",
        "address": 1073742856,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 slave mode control register",
        "fields": [
            {
                "name": "SMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "SMS[2:0]: Slave mode selection\n"
            },
            {
                "name": "OCCS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OCREF clear selection\n"
            },
            {
                "name": "TS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "TS[2:0]: Trigger selection\n"
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/Slave mode"
            },
            {
                "name": "ETF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "External trigger filter\n"
            },
            {
                "name": "ETPS",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "External trigger prescaler\n"
            },
            {
                "name": "ECE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "External clock enable\n"
            },
            {
                "name": "ETP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "External trigger polarity\n"
            },
            {
                "name": "SMS_1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Slave mode selection\nWhen external signals are selected the active edge of the trigger signal (tim_trgi) is linked to the polarity selected on the external input (see Input Control register and Control Register description.\nNote: The gated mode must not be used if tim_ti1f_ed is selected as the trigger input (TS=00100). Indeed, tim_ti1f_ed outputs 1 pulse for each transition on tim_ti1f, whereas the gated mode checks the level of the trigger signal.\nNote: The clock of the slave peripherals (timer, ADC, ...) receiving the tim_trgo signal must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer."
            },
            {
                "name": "TS_1",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Trigger selection\nThis bit-field selects the trigger input to be used to synchronize the counter.\nOthers: Reserved\nSee  for product specific implementation details.\nNote: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition."
            },
            {
                "name": "SMSPE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "SMS preload enable\n"
            },
            {
                "name": "SMSPS",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "SMS preload source\n"
            }
        ]
    },
    "1073742860": {
        "name": "TIM3_DIER",
        "address": 1073742860,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 DMA/Interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt enable"
            },
            {
                "name": "CC3IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt enable"
            },
            {
                "name": "CC4IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request enable"
            },
            {
                "name": "CC2DE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 DMA request enable"
            },
            {
                "name": "CC3DE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 DMA request enable"
            },
            {
                "name": "CC4DE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 DMA request enable"
            },
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Trigger DMA request enable"
            },
            {
                "name": "IDXIE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Index interrupt enable"
            },
            {
                "name": "DIRIE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Direction change interrupt enable"
            },
            {
                "name": "IERRIE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Index error interrupt enable"
            },
            {
                "name": "TERRIE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Transition error interrupt enable"
            }
        ]
    },
    "1073742864": {
        "name": "TIM3_SR",
        "address": 1073742864,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag\n"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt flag\n"
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt flag\n"
            },
            {
                "name": "CC3IF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt flag\n"
            },
            {
                "name": "CC4IF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt flag\n"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag\n"
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture flag\n"
            },
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/compare 2 overcapture flag\n"
            },
            {
                "name": "CC3OF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 overcapture flag\n"
            },
            {
                "name": "CC4OF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 overcapture flag\n"
            },
            {
                "name": "IDXF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Index interrupt flag\n"
            },
            {
                "name": "DIRF",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Direction change interrupt flag\n"
            },
            {
                "name": "IERRF",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Index error interrupt flag\n"
            },
            {
                "name": "TERRF",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Transition error interrupt flag\n"
            }
        ]
    },
    "1073742868": {
        "name": "TIM3_EGR",
        "address": 1073742868,
        "size": 22,
        "access": "write-only",
        "desc": "TIM3 event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation\n"
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 generation\n"
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 2 generation\n"
            },
            {
                "name": "CC3G",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare 3 generation\n"
            },
            {
                "name": "CC4G",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/compare 4 generation\n"
            },
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation\n"
            }
        ]
    },
    "1073742872": {
        "name": "TIM3_CCMR1",
        "address": 1073742872,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 capture/compare mode register 1",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1 selection\n"
            },
            {
                "name": "IC1PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 1 prescaler\n"
            },
            {
                "name": "IC1F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 1 filter\n"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/compare 2 selection\n"
            },
            {
                "name": "IC2PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 2 prescaler"
            },
            {
                "name": "IC2F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 2 filter"
            }
        ]
    },
    "1073742876": {
        "name": "TIM3_CCMR2",
        "address": 1073742876,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 capture/compare mode register 2",
        "fields": [
            {
                "name": "CC3S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 3 selection\n"
            },
            {
                "name": "IC3PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 3 prescaler"
            },
            {
                "name": "IC3F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 3 filter"
            },
            {
                "name": "CC4S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 4 selection\n"
            },
            {
                "name": "IC4PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 4 prescaler"
            },
            {
                "name": "IC4F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 4 filter"
            }
        ]
    },
    "1073742880": {
        "name": "TIM3_CCER",
        "address": 1073742880,
        "size": 22,
        "access": "read-write",
        "desc": "TIM3 capture/compare enable register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output enable."
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output Polarity."
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output Polarity."
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output enable."
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output Polarity."
            },
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output Polarity."
            },
            {
                "name": "CC3E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output enable."
            },
            {
                "name": "CC3P",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output Polarity."
            },
            {
                "name": "CC3NP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output Polarity."
            },
            {
                "name": "CC4E",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output enable."
            },
            {
                "name": "CC4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output Polarity."
            },
            {
                "name": "CC4NP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output Polarity."
            }
        ]
    },
    "1073742884": {
        "name": "TIM3_CNT",
        "address": 1073742884,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Counter value\n"
            },
            {
                "name": "UIFCPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Value depends on IUFREMAP in TIMx_CR1."
            }
        ]
    },
    "1073742888": {
        "name": "TIM3_PSC",
        "address": 1073742888,
        "size": 22,
        "access": "read-write",
        "desc": "TIM3 prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value\n"
            }
        ]
    },
    "1073742892": {
        "name": "TIM3_ARR",
        "address": 1073742892,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Low Auto-reload value\n"
            }
        ]
    },
    "1073742900": {
        "name": "TIM3_CCR1",
        "address": 1073742900,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Capture/compare 1 value\n"
            }
        ]
    },
    "1073742904": {
        "name": "TIM3_CCR2",
        "address": 1073742904,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 capture/compare register 2",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Capture/compare 1 value\n"
            }
        ]
    },
    "1073742908": {
        "name": "TIM3_CCR3",
        "address": 1073742908,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 capture/compare register 3",
        "fields": [
            {
                "name": "CCR3",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Capture/compare 3 value\n"
            }
        ]
    },
    "1073742912": {
        "name": "TIM3_CCR4",
        "address": 1073742912,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 capture/compare register 4",
        "fields": [
            {
                "name": "CCR4",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Capture/compare 4 value\n"
            }
        ]
    },
    "1073742936": {
        "name": "TIM3_ECR",
        "address": 1073742936,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 timer encoder control register",
        "fields": [
            {
                "name": "IE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Index enable\n"
            },
            {
                "name": "IDIR",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Index direction\n"
            },
            {
                "name": "IBLK",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Index blanking\n"
            },
            {
                "name": "FIDX",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "First index\n"
            },
            {
                "name": "IPOS",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Index positioning\n"
            },
            {
                "name": "PW",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Pulse width\n"
            },
            {
                "name": "PWPRSC",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Pulse width prescaler\n"
            }
        ]
    },
    "1073742940": {
        "name": "TIM3_TISEL",
        "address": 1073742940,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 timer input selection register",
        "fields": [
            {
                "name": "TI1SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Selects tim_ti1[15:0] input\n"
            },
            {
                "name": "TI2SEL",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Selects tim_ti2[15:0] input\n"
            },
            {
                "name": "TI3SEL",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Selects tim_ti3[15:0] input\n"
            },
            {
                "name": "TI4SEL",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Selects tim_ti4[15:0] input\n"
            }
        ]
    },
    "1073742944": {
        "name": "TIM3_AF1",
        "address": 1073742944,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 alternate function register 1",
        "fields": [
            {
                "name": "ETRSEL",
                "bitOffset": 14,
                "bitWidth": 4,
                "desc": "etr_in source selection\n"
            }
        ]
    },
    "1073742948": {
        "name": "TIM3_AF2",
        "address": 1073742948,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 alternate function register 2",
        "fields": [
            {
                "name": "OCRSEL",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "ocref_clr source selection\n"
            }
        ]
    },
    "1073743836": {
        "name": "TIM3_DCR",
        "address": 1073743836,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 DMA control register",
        "fields": [
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address\n"
            },
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length\n"
            },
            {
                "name": "DBSS",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "DMA burst source selection\n"
            }
        ]
    },
    "1073743840": {
        "name": "TIM3_DMAR",
        "address": 1073743840,
        "size": 32,
        "access": "read-write",
        "desc": "TIM3 DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DMA register for burst accesses\n"
            }
        ]
    },
    "1073743872": {
        "name": "TIM4_CR1",
        "address": 1073743872,
        "size": 22,
        "access": "read-write",
        "desc": "TIM4 control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable\n"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable\n"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source\n"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Direction\n"
            },
            {
                "name": "CMS",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Center-aligned mode selection\n"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division\n"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            },
            {
                "name": "DITHEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Dithering Enable\n"
            }
        ]
    },
    "1073743876": {
        "name": "TIM4_CR2",
        "address": 1073743876,
        "size": 32,
        "access": "read-write",
        "desc": "TIM4 control register 2",
        "fields": [
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA selection"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "MMS[2:0]: Master mode selection\n"
            },
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "tim_ti1 selection"
            },
            {
                "name": "MMS_1",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "MMS[3]"
            }
        ]
    },
    "1073743880": {
        "name": "TIM4_SMCR",
        "address": 1073743880,
        "size": 32,
        "access": "read-write",
        "desc": "TIM4 slave mode control register",
        "fields": [
            {
                "name": "SMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "SMS[2:0]: Slave mode selection\n"
            },
            {
                "name": "OCCS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OCREF clear selection\n"
            },
            {
                "name": "TS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "TS[2:0]: Trigger selection\n"
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/Slave mode"
            },
            {
                "name": "ETF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "External trigger filter\n"
            },
            {
                "name": "ETPS",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "External trigger prescaler\n"
            },
            {
                "name": "ECE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "External clock enable\n"
            },
            {
                "name": "ETP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "External trigger polarity\n"
            },
            {
                "name": "SMS_1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Slave mode selection\nWhen external signals are selected the active edge of the trigger signal (tim_trgi) is linked to the polarity selected on the external input (see Input Control register and Control Register description.\nNote: The gated mode must not be used if tim_ti1f_ed is selected as the trigger input (TS=00100). Indeed, tim_ti1f_ed outputs 1 pulse for each transition on tim_ti1f, whereas the gated mode checks the level of the trigger signal.\nNote: The clock of the slave peripherals (timer, ADC, ...) receiving the tim_trgo signal must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer."
            },
            {
                "name": "TS_1",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Trigger selection\nThis bit-field selects the trigger input to be used to synchronize the counter.\nOthers: Reserved\nSee  for product specific implementation details.\nNote: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition."
            },
            {
                "name": "SMSPE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "SMS preload enable\n"
            },
            {
                "name": "SMSPS",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "SMS preload source\n"
            }
        ]
    },
    "1073743884": {
        "name": "TIM4_DIER",
        "address": 1073743884,
        "size": 32,
        "access": "read-write",
        "desc": "TIM4 DMA/Interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt enable"
            },
            {
                "name": "CC3IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt enable"
            },
            {
                "name": "CC4IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request enable"
            },
            {
                "name": "CC2DE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 DMA request enable"
            },
            {
                "name": "CC3DE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 DMA request enable"
            },
            {
                "name": "CC4DE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 DMA request enable"
            },
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Trigger DMA request enable"
            },
            {
                "name": "IDXIE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Index interrupt enable"
            },
            {
                "name": "DIRIE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Direction change interrupt enable"
            },
            {
                "name": "IERRIE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Index error interrupt enable"
            },
            {
                "name": "TERRIE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Transition error interrupt enable"
            }
        ]
    },
    "1073743888": {
        "name": "TIM4_SR",
        "address": 1073743888,
        "size": 32,
        "access": "read-write",
        "desc": "TIM4 status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag\n"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt flag\n"
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt flag\n"
            },
            {
                "name": "CC3IF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt flag\n"
            },
            {
                "name": "CC4IF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt flag\n"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag\n"
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture flag\n"
            },
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/compare 2 overcapture flag\n"
            },
            {
                "name": "CC3OF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 overcapture flag\n"
            },
            {
                "name": "CC4OF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 overcapture flag\n"
            },
            {
                "name": "IDXF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Index interrupt flag\n"
            },
            {
                "name": "DIRF",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Direction change interrupt flag\n"
            },
            {
                "name": "IERRF",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Index error interrupt flag\n"
            },
            {
                "name": "TERRF",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Transition error interrupt flag\n"
            }
        ]
    },
    "1073743892": {
        "name": "TIM4_EGR",
        "address": 1073743892,
        "size": 22,
        "access": "write-only",
        "desc": "TIM4 event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation\n"
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 generation\n"
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 2 generation\n"
            },
            {
                "name": "CC3G",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare 3 generation\n"
            },
            {
                "name": "CC4G",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/compare 4 generation\n"
            },
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation\n"
            }
        ]
    },
    "1073743896": {
        "name": "TIM4_CCMR1",
        "address": 1073743896,
        "size": 32,
        "access": "read-write",
        "desc": "TIM4 capture/compare mode register 1",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1 selection\n"
            },
            {
                "name": "IC1PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 1 prescaler\n"
            },
            {
                "name": "IC1F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 1 filter\n"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/compare 2 selection\n"
            },
            {
                "name": "IC2PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 2 prescaler"
            },
            {
                "name": "IC2F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 2 filter"
            }
        ]
    },
    "1073743900": {
        "name": "TIM4_CCMR2",
        "address": 1073743900,
        "size": 32,
        "access": "read-write",
        "desc": "TIM4 capture/compare mode register 2",
        "fields": [
            {
                "name": "CC3S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 3 selection\n"
            },
            {
                "name": "IC3PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 3 prescaler"
            },
            {
                "name": "IC3F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 3 filter"
            },
            {
                "name": "CC4S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 4 selection\n"
            },
            {
                "name": "IC4PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 4 prescaler"
            },
            {
                "name": "IC4F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 4 filter"
            }
        ]
    },
    "1073743904": {
        "name": "TIM4_CCER",
        "address": 1073743904,
        "size": 22,
        "access": "read-write",
        "desc": "TIM4 capture/compare enable register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output enable."
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output Polarity."
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output Polarity."
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output enable."
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output Polarity."
            },
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output Polarity."
            },
            {
                "name": "CC3E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output enable."
            },
            {
                "name": "CC3P",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output Polarity."
            },
            {
                "name": "CC3NP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output Polarity."
            },
            {
                "name": "CC4E",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output enable."
            },
            {
                "name": "CC4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output Polarity."
            },
            {
                "name": "CC4NP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output Polarity."
            }
        ]
    },
    "1073743908": {
        "name": "TIM4_CNT",
        "address": 1073743908,
        "size": 32,
        "access": "read-write",
        "desc": "TIM4 counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Counter value\n"
            },
            {
                "name": "UIFCPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Value depends on IUFREMAP in TIMx_CR1."
            }
        ]
    },
    "1073743912": {
        "name": "TIM4_PSC",
        "address": 1073743912,
        "size": 22,
        "access": "read-write",
        "desc": "TIM4 prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value\n"
            }
        ]
    },
    "1073743916": {
        "name": "TIM4_ARR",
        "address": 1073743916,
        "size": 32,
        "access": "read-write",
        "desc": "TIM4 auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Low Auto-reload value\n"
            }
        ]
    },
    "1073743924": {
        "name": "TIM4_CCR1",
        "address": 1073743924,
        "size": 32,
        "access": "read-write",
        "desc": "TIM4 capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Capture/compare 1 value\n"
            }
        ]
    },
    "1073743928": {
        "name": "TIM4_CCR2",
        "address": 1073743928,
        "size": 32,
        "access": "read-write",
        "desc": "TIM4 capture/compare register 2",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Capture/compare 1 value\n"
            }
        ]
    },
    "1073743932": {
        "name": "TIM4_CCR3",
        "address": 1073743932,
        "size": 32,
        "access": "read-write",
        "desc": "TIM4 capture/compare register 3",
        "fields": [
            {
                "name": "CCR3",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Capture/compare 3 value\n"
            }
        ]
    },
    "1073743936": {
        "name": "TIM4_CCR4",
        "address": 1073743936,
        "size": 32,
        "access": "read-write",
        "desc": "TIM4 capture/compare register 4",
        "fields": [
            {
                "name": "CCR4",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Capture/compare 4 value\n"
            }
        ]
    },
    "1073743960": {
        "name": "TIM4_ECR",
        "address": 1073743960,
        "size": 32,
        "access": "read-write",
        "desc": "TIM4 timer encoder control register",
        "fields": [
            {
                "name": "IE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Index enable\n"
            },
            {
                "name": "IDIR",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Index direction\n"
            },
            {
                "name": "IBLK",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Index blanking\n"
            },
            {
                "name": "FIDX",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "First index\n"
            },
            {
                "name": "IPOS",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Index positioning\n"
            },
            {
                "name": "PW",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Pulse width\n"
            },
            {
                "name": "PWPRSC",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Pulse width prescaler\n"
            }
        ]
    },
    "1073743964": {
        "name": "TIM4_TISEL",
        "address": 1073743964,
        "size": 32,
        "access": "read-write",
        "desc": "TIM4 timer input selection register",
        "fields": [
            {
                "name": "TI1SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Selects tim_ti1[15:0] input\n"
            },
            {
                "name": "TI2SEL",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Selects tim_ti2[15:0] input\n"
            },
            {
                "name": "TI3SEL",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Selects tim_ti3[15:0] input\n"
            },
            {
                "name": "TI4SEL",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Selects tim_ti4[15:0] input\n"
            }
        ]
    },
    "1073743968": {
        "name": "TIM4_AF1",
        "address": 1073743968,
        "size": 32,
        "access": "read-write",
        "desc": "TIM4 alternate function register 1",
        "fields": [
            {
                "name": "ETRSEL",
                "bitOffset": 14,
                "bitWidth": 4,
                "desc": "etr_in source selection\n"
            }
        ]
    },
    "1073743972": {
        "name": "TIM4_AF2",
        "address": 1073743972,
        "size": 32,
        "access": "read-write",
        "desc": "TIM4 alternate function register 2",
        "fields": [
            {
                "name": "OCRSEL",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "ocref_clr source selection\n"
            }
        ]
    },
    "1073744860": {
        "name": "TIM4_DCR",
        "address": 1073744860,
        "size": 32,
        "access": "read-write",
        "desc": "TIM4 DMA control register",
        "fields": [
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address\n"
            },
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length\n"
            },
            {
                "name": "DBSS",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "DMA burst source selection\n"
            }
        ]
    },
    "1073744864": {
        "name": "TIM4_DMAR",
        "address": 1073744864,
        "size": 32,
        "access": "read-write",
        "desc": "TIM4 DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DMA register for burst accesses\n"
            }
        ]
    },
    "1073744896": {
        "name": "TIM5_CR1",
        "address": 1073744896,
        "size": 22,
        "access": "read-write",
        "desc": "TIM5 control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable\n"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable\n"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source\n"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Direction\n"
            },
            {
                "name": "CMS",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Center-aligned mode selection\n"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division\n"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            },
            {
                "name": "DITHEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Dithering Enable\n"
            }
        ]
    },
    "1073744900": {
        "name": "TIM5_CR2",
        "address": 1073744900,
        "size": 32,
        "access": "read-write",
        "desc": "TIM5 control register 2",
        "fields": [
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA selection"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "MMS[2:0]: Master mode selection\n"
            },
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "tim_ti1 selection"
            },
            {
                "name": "MMS_1",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "MMS[3]"
            }
        ]
    },
    "1073744904": {
        "name": "TIM5_SMCR",
        "address": 1073744904,
        "size": 32,
        "access": "read-write",
        "desc": "TIM5 slave mode control register",
        "fields": [
            {
                "name": "SMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "SMS[2:0]: Slave mode selection\n"
            },
            {
                "name": "OCCS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OCREF clear selection\n"
            },
            {
                "name": "TS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "TS[2:0]: Trigger selection\n"
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/Slave mode"
            },
            {
                "name": "ETF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "External trigger filter\n"
            },
            {
                "name": "ETPS",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "External trigger prescaler\n"
            },
            {
                "name": "ECE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "External clock enable\n"
            },
            {
                "name": "ETP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "External trigger polarity\n"
            },
            {
                "name": "SMS_1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Slave mode selection\nWhen external signals are selected the active edge of the trigger signal (tim_trgi) is linked to the polarity selected on the external input (see Input Control register and Control Register description.\nNote: The gated mode must not be used if tim_ti1f_ed is selected as the trigger input (TS=00100). Indeed, tim_ti1f_ed outputs 1 pulse for each transition on tim_ti1f, whereas the gated mode checks the level of the trigger signal.\nNote: The clock of the slave peripherals (timer, ADC, ...) receiving the tim_trgo signal must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer."
            },
            {
                "name": "TS_1",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Trigger selection\nThis bit-field selects the trigger input to be used to synchronize the counter.\nOthers: Reserved\nSee  for product specific implementation details.\nNote: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition."
            },
            {
                "name": "SMSPE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "SMS preload enable\n"
            },
            {
                "name": "SMSPS",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "SMS preload source\n"
            }
        ]
    },
    "1073744908": {
        "name": "TIM5_DIER",
        "address": 1073744908,
        "size": 32,
        "access": "read-write",
        "desc": "TIM5 DMA/Interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt enable"
            },
            {
                "name": "CC3IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt enable"
            },
            {
                "name": "CC4IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request enable"
            },
            {
                "name": "CC2DE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 DMA request enable"
            },
            {
                "name": "CC3DE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 DMA request enable"
            },
            {
                "name": "CC4DE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 DMA request enable"
            },
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Trigger DMA request enable"
            },
            {
                "name": "IDXIE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Index interrupt enable"
            },
            {
                "name": "DIRIE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Direction change interrupt enable"
            },
            {
                "name": "IERRIE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Index error interrupt enable"
            },
            {
                "name": "TERRIE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Transition error interrupt enable"
            }
        ]
    },
    "1073744912": {
        "name": "TIM5_SR",
        "address": 1073744912,
        "size": 32,
        "access": "read-write",
        "desc": "TIM5 status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag\n"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt flag\n"
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt flag\n"
            },
            {
                "name": "CC3IF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt flag\n"
            },
            {
                "name": "CC4IF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt flag\n"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag\n"
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture flag\n"
            },
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/compare 2 overcapture flag\n"
            },
            {
                "name": "CC3OF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 overcapture flag\n"
            },
            {
                "name": "CC4OF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 overcapture flag\n"
            },
            {
                "name": "IDXF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Index interrupt flag\n"
            },
            {
                "name": "DIRF",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Direction change interrupt flag\n"
            },
            {
                "name": "IERRF",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Index error interrupt flag\n"
            },
            {
                "name": "TERRF",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Transition error interrupt flag\n"
            }
        ]
    },
    "1073744916": {
        "name": "TIM5_EGR",
        "address": 1073744916,
        "size": 22,
        "access": "write-only",
        "desc": "TIM5 event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation\n"
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 generation\n"
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 2 generation\n"
            },
            {
                "name": "CC3G",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare 3 generation\n"
            },
            {
                "name": "CC4G",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/compare 4 generation\n"
            },
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation\n"
            }
        ]
    },
    "1073744920": {
        "name": "TIM5_CCMR1",
        "address": 1073744920,
        "size": 32,
        "access": "read-write",
        "desc": "TIM5 capture/compare mode register 1",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1 selection\n"
            },
            {
                "name": "IC1PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 1 prescaler\n"
            },
            {
                "name": "IC1F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 1 filter\n"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/compare 2 selection\n"
            },
            {
                "name": "IC2PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 2 prescaler"
            },
            {
                "name": "IC2F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 2 filter"
            }
        ]
    },
    "1073744924": {
        "name": "TIM5_CCMR2",
        "address": 1073744924,
        "size": 32,
        "access": "read-write",
        "desc": "TIM5 capture/compare mode register 2",
        "fields": [
            {
                "name": "CC3S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 3 selection\n"
            },
            {
                "name": "IC3PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 3 prescaler"
            },
            {
                "name": "IC3F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 3 filter"
            },
            {
                "name": "CC4S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 4 selection\n"
            },
            {
                "name": "IC4PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 4 prescaler"
            },
            {
                "name": "IC4F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 4 filter"
            }
        ]
    },
    "1073744928": {
        "name": "TIM5_CCER",
        "address": 1073744928,
        "size": 22,
        "access": "read-write",
        "desc": "TIM5 capture/compare enable register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output enable."
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output Polarity."
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output Polarity."
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output enable."
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output Polarity."
            },
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output Polarity."
            },
            {
                "name": "CC3E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output enable."
            },
            {
                "name": "CC3P",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output Polarity."
            },
            {
                "name": "CC3NP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output Polarity."
            },
            {
                "name": "CC4E",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output enable."
            },
            {
                "name": "CC4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output Polarity."
            },
            {
                "name": "CC4NP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output Polarity."
            }
        ]
    },
    "1073744932": {
        "name": "TIM5_CNT",
        "address": 1073744932,
        "size": 32,
        "access": "read-write",
        "desc": "TIM5 counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 31,
                "desc": "Least significant part of counter value\n"
            },
            {
                "name": "UIFCPY_CNT",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Value depends on IUFREMAP in TIMx_CR1."
            }
        ]
    },
    "1073744936": {
        "name": "TIM5_PSC",
        "address": 1073744936,
        "size": 22,
        "access": "read-write",
        "desc": "TIM5 prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value\n"
            }
        ]
    },
    "1073744940": {
        "name": "TIM5_ARR",
        "address": 1073744940,
        "size": 32,
        "access": "read-write",
        "desc": "TIM5 auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Auto-reload value\n"
            }
        ]
    },
    "1073744948": {
        "name": "TIM5_CCR1",
        "address": 1073744948,
        "size": 32,
        "access": "read-write",
        "desc": "TIM5 capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Capture/compare 1 value\n"
            }
        ]
    },
    "1073744952": {
        "name": "TIM5_CCR2",
        "address": 1073744952,
        "size": 32,
        "access": "read-write",
        "desc": "TIM5 capture/compare register 2",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Capture/compare 2 value\n"
            }
        ]
    },
    "1073744956": {
        "name": "TIM5_CCR3",
        "address": 1073744956,
        "size": 32,
        "access": "read-write",
        "desc": "TIM5 capture/compare register 3",
        "fields": [
            {
                "name": "CCR3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Capture/compare 3 value\n"
            }
        ]
    },
    "1073744960": {
        "name": "TIM5_CCR4",
        "address": 1073744960,
        "size": 32,
        "access": "read-write",
        "desc": "TIM5 capture/compare register 4",
        "fields": [
            {
                "name": "CCR4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Capture/compare 4 value\n"
            }
        ]
    },
    "1073744984": {
        "name": "TIM5_ECR",
        "address": 1073744984,
        "size": 32,
        "access": "read-write",
        "desc": "TIM5 timer encoder control register",
        "fields": [
            {
                "name": "IE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Index enable\n"
            },
            {
                "name": "IDIR",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Index direction\n"
            },
            {
                "name": "IBLK",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Index blanking\n"
            },
            {
                "name": "FIDX",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "First index\n"
            },
            {
                "name": "IPOS",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Index positioning\n"
            },
            {
                "name": "PW",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Pulse width\n"
            },
            {
                "name": "PWPRSC",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Pulse width prescaler\n"
            }
        ]
    },
    "1073744988": {
        "name": "TIM5_TISEL",
        "address": 1073744988,
        "size": 32,
        "access": "read-write",
        "desc": "TIM5 timer input selection register",
        "fields": [
            {
                "name": "TI1SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Selects tim_ti1[15:0] input\n"
            },
            {
                "name": "TI2SEL",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Selects tim_ti2[15:0] input\n"
            },
            {
                "name": "TI3SEL",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Selects tim_ti3[15:0] input\n"
            },
            {
                "name": "TI4SEL",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Selects tim_ti4[15:0] input\n"
            }
        ]
    },
    "1073744992": {
        "name": "TIM5_AF1",
        "address": 1073744992,
        "size": 32,
        "access": "read-write",
        "desc": "TIM5 alternate function register 1",
        "fields": [
            {
                "name": "ETRSEL",
                "bitOffset": 14,
                "bitWidth": 4,
                "desc": "etr_in source selection\n"
            }
        ]
    },
    "1073744996": {
        "name": "TIM5_AF2",
        "address": 1073744996,
        "size": 32,
        "access": "read-write",
        "desc": "TIM5 alternate function register 2",
        "fields": [
            {
                "name": "OCRSEL",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "ocref_clr source selection\n"
            }
        ]
    },
    "1073745884": {
        "name": "TIM5_DCR",
        "address": 1073745884,
        "size": 32,
        "access": "read-write",
        "desc": "TIM5 DMA control register",
        "fields": [
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address\n"
            },
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length\n"
            },
            {
                "name": "DBSS",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "DMA burst source selection\n"
            }
        ]
    },
    "1073745888": {
        "name": "TIM5_DMAR",
        "address": 1073745888,
        "size": 32,
        "access": "read-write",
        "desc": "TIM5 DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DMA register for burst accesses\n"
            }
        ]
    },
    "1073745920": {
        "name": "TIM6_CR1",
        "address": 1073745920,
        "size": 22,
        "access": "read-write",
        "desc": "TIM6 control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable\n"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable\n"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source\n"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            },
            {
                "name": "DITHEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Dithering enable\n"
            }
        ]
    },
    "1073745924": {
        "name": "TIM6_CR2",
        "address": 1073745924,
        "size": 22,
        "access": "read-write",
        "desc": "TIM6 control register 2",
        "fields": [
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Master mode selection\n"
            }
        ]
    },
    "1073745932": {
        "name": "TIM6_DIER",
        "address": 1073745932,
        "size": 22,
        "access": "read-write",
        "desc": "TIM6 DMA/Interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            }
        ]
    },
    "1073745936": {
        "name": "TIM6_SR",
        "address": 1073745936,
        "size": 22,
        "access": "read-write",
        "desc": "TIM6 status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag\n"
            }
        ]
    },
    "1073745940": {
        "name": "TIM6_EGR",
        "address": 1073745940,
        "size": 22,
        "access": "write-only",
        "desc": "TIM6 event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation\n"
            }
        ]
    },
    "1073745956": {
        "name": "TIM6_CNT",
        "address": 1073745956,
        "size": 32,
        "access": "read-write",
        "desc": "TIM6 counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Counter value\n"
            },
            {
                "name": "UIFCPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIF copy\n"
            }
        ]
    },
    "1073745960": {
        "name": "TIM6_PSC",
        "address": 1073745960,
        "size": 22,
        "access": "read-write",
        "desc": "TIM6 prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value\n"
            }
        ]
    },
    "1073745964": {
        "name": "TIM6_ARR",
        "address": 1073745964,
        "size": 32,
        "access": "read-write",
        "desc": "TIM6 auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Auto-reload value\n"
            }
        ]
    },
    "1073746944": {
        "name": "TIM7_CR1",
        "address": 1073746944,
        "size": 22,
        "access": "read-write",
        "desc": "TIM7 control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable\n"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable\n"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source\n"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            },
            {
                "name": "DITHEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Dithering enable\n"
            }
        ]
    },
    "1073746948": {
        "name": "TIM7_CR2",
        "address": 1073746948,
        "size": 22,
        "access": "read-write",
        "desc": "TIM7 control register 2",
        "fields": [
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Master mode selection\n"
            }
        ]
    },
    "1073746956": {
        "name": "TIM7_DIER",
        "address": 1073746956,
        "size": 22,
        "access": "read-write",
        "desc": "TIM7 DMA/Interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            }
        ]
    },
    "1073746960": {
        "name": "TIM7_SR",
        "address": 1073746960,
        "size": 22,
        "access": "read-write",
        "desc": "TIM7 status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag\n"
            }
        ]
    },
    "1073746964": {
        "name": "TIM7_EGR",
        "address": 1073746964,
        "size": 22,
        "access": "write-only",
        "desc": "TIM7 event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation\n"
            }
        ]
    },
    "1073746980": {
        "name": "TIM7_CNT",
        "address": 1073746980,
        "size": 32,
        "access": "read-write",
        "desc": "TIM7 counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Counter value\n"
            },
            {
                "name": "UIFCPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIF copy\n"
            }
        ]
    },
    "1073746984": {
        "name": "TIM7_PSC",
        "address": 1073746984,
        "size": 22,
        "access": "read-write",
        "desc": "TIM7 prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value\n"
            }
        ]
    },
    "1073746988": {
        "name": "TIM7_ARR",
        "address": 1073746988,
        "size": 32,
        "access": "read-write",
        "desc": "TIM7 auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Auto-reload value\n"
            }
        ]
    },
    "1073820672": {
        "name": "TIM8_CR1",
        "address": 1073820672,
        "size": 22,
        "access": "read-write",
        "desc": "TIM8 control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable\n"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable\n"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source\n"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Direction\n"
            },
            {
                "name": "CMS",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Center-aligned mode selection\n"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division\n"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            },
            {
                "name": "DITHEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Dithering enable\n"
            }
        ]
    },
    "1073820676": {
        "name": "TIM8_CR2",
        "address": 1073820676,
        "size": 32,
        "access": "read-write",
        "desc": "TIM8 control register 2",
        "fields": [
            {
                "name": "CCPC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/compare preloaded control\n"
            },
            {
                "name": "CCUS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare control update selection\n"
            },
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA selection"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "MMS[2:0]: Master mode selection\n"
            },
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "tim_ti1 selection"
            },
            {
                "name": "OIS1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Output idle state 1 (tim_oc1 output)\n"
            },
            {
                "name": "OIS1N",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Output idle state 1 (tim_oc1n output)\n"
            },
            {
                "name": "OIS2",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output idle state 2 (tim_oc2 output)\n"
            },
            {
                "name": "OIS2N",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output idle state 2 (tim_oc2n output)\n"
            },
            {
                "name": "OIS3",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Output idle state 3 (tim_oc3n output)\n"
            },
            {
                "name": "OIS3N",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Output idle state 3 (tim_oc3n output)\n"
            },
            {
                "name": "OIS4",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Output idle state 4 (tim_oc4 output)\n"
            },
            {
                "name": "OIS4N",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Output idle state 4 (tim_oc4n output)\n"
            },
            {
                "name": "OIS5",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Output idle state 5 (tim_oc5 output)\n"
            },
            {
                "name": "OIS6",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Output idle state 6 (tim_oc6 output)\n"
            },
            {
                "name": "MMS2",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Master mode selection 2\n"
            },
            {
                "name": "MMS_1",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "MMS[3]"
            }
        ]
    },
    "1073820680": {
        "name": "TIM8_SMCR",
        "address": 1073820680,
        "size": 32,
        "access": "read-write",
        "desc": "TIM8 slave mode control register",
        "fields": [
            {
                "name": "SMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "SMS[2:0]: Slave mode selection\n"
            },
            {
                "name": "OCCS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OCREF clear selection\n"
            },
            {
                "name": "TS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "TS[2:0]: Trigger selection\n"
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/slave mode"
            },
            {
                "name": "ETF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "External trigger filter\n"
            },
            {
                "name": "ETPS",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "External trigger prescaler\n"
            },
            {
                "name": "ECE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "External clock enable\n"
            },
            {
                "name": "ETP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "External trigger polarity\n"
            },
            {
                "name": "SMS_1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Slave mode selection\nWhen external signals are selected the active edge of the trigger signal (tim_trgi) is linked to the polarity selected on the external input (see Input Control register and Control Register description.\nNote: The gated mode must not be used if tim_ti1f_ed is selected as the trigger input (TS=00100). Indeed, tim_ti1f_ed outputs 1 pulse for each transition on tim_ti1f, whereas the gated mode checks the level of the trigger signal.\nNote: The clock of the slave peripherals (timer, ADC, ...) receiving the tim_trgo signal must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer."
            },
            {
                "name": "TS_1",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Trigger selection\nThis bit-field selects the trigger input to be used to synchronize the counter.\nOthers: Reserved\nSee  for product specific implementation details.\nNote: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition."
            },
            {
                "name": "SMSPE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "SMS preload enable\n"
            },
            {
                "name": "SMSPS",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "SMS preload source\n"
            }
        ]
    },
    "1073820684": {
        "name": "TIM8_DIER",
        "address": 1073820684,
        "size": 32,
        "access": "read-write",
        "desc": "TIM8 DMA/interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 2 interrupt enable"
            },
            {
                "name": "CC3IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare 3 interrupt enable"
            },
            {
                "name": "CC4IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/compare 4 interrupt enable"
            },
            {
                "name": "COMIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "BIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/compare 1 DMA request enable"
            },
            {
                "name": "CC2DE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/compare 2 DMA request enable"
            },
            {
                "name": "CC3DE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/compare 3 DMA request enable"
            },
            {
                "name": "CC4DE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/compare 4 DMA request enable"
            },
            {
                "name": "COMDE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "COM DMA request enable"
            },
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Trigger DMA request enable"
            },
            {
                "name": "IDXIE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Index interrupt enable"
            },
            {
                "name": "DIRIE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Direction change interrupt enable"
            },
            {
                "name": "IERRIE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Index error interrupt enable"
            },
            {
                "name": "TERRIE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Transition error interrupt enable"
            }
        ]
    },
    "1073820688": {
        "name": "TIM8_SR",
        "address": 1073820688,
        "size": 32,
        "access": "read-write",
        "desc": "TIM8 status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag\n"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt flag\n"
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 2 interrupt flag\n"
            },
            {
                "name": "CC3IF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare 3 interrupt flag\n"
            },
            {
                "name": "CC4IF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/compare 4 interrupt flag\n"
            },
            {
                "name": "COMIF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt flag\n"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag\n"
            },
            {
                "name": "BIF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt flag\n"
            },
            {
                "name": "B2IF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Break 2 interrupt flag\n"
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/compare 1 overcapture flag\n"
            },
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/compare 2 overcapture flag\n"
            },
            {
                "name": "CC3OF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/compare 3 overcapture flag\n"
            },
            {
                "name": "CC4OF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/compare 4 overcapture flag\n"
            },
            {
                "name": "SBIF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "System break interrupt flag\n"
            },
            {
                "name": "CC5IF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Compare 5 interrupt flag\n"
            },
            {
                "name": "CC6IF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Compare 6 interrupt flag\n"
            },
            {
                "name": "IDXF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Index interrupt flag\n"
            },
            {
                "name": "DIRF",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Direction change interrupt flag\n"
            },
            {
                "name": "IERRF",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Index error interrupt flag\n"
            },
            {
                "name": "TERRF",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Transition error interrupt flag\n"
            }
        ]
    },
    "1073820692": {
        "name": "TIM8_EGR",
        "address": 1073820692,
        "size": 22,
        "access": "write-only",
        "desc": "TIM8 event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation\n"
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 generation\n"
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 2 generation\n"
            },
            {
                "name": "CC3G",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare 3 generation\n"
            },
            {
                "name": "CC4G",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/compare 4 generation\n"
            },
            {
                "name": "COMG",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/compare control update generation\n"
            },
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation\n"
            },
            {
                "name": "BG",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break generation\n"
            },
            {
                "name": "B2G",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Break 2 generation\n"
            }
        ]
    },
    "1073820696": {
        "name": "TIM8_CCMR1",
        "address": 1073820696,
        "size": 32,
        "access": "read-write",
        "desc": "TIM8 capture/compare mode register 1",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/compare 1 Selection\n"
            },
            {
                "name": "IC1PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 1 prescaler\n"
            },
            {
                "name": "IC1F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 1 filter\n"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/compare 2 selection\n"
            },
            {
                "name": "IC2PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 2 prescaler"
            },
            {
                "name": "IC2F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 2 filter"
            }
        ]
    },
    "1073820700": {
        "name": "TIM8_CCMR2",
        "address": 1073820700,
        "size": 32,
        "access": "read-write",
        "desc": "TIM8 capture/compare mode register 2",
        "fields": [
            {
                "name": "CC3S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/compare 3 selection\n"
            },
            {
                "name": "IC3PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 3 prescaler"
            },
            {
                "name": "IC3F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 3 filter"
            },
            {
                "name": "CC4S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/compare 4 selection\n"
            },
            {
                "name": "IC4PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 4 prescaler"
            },
            {
                "name": "IC4F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 4 filter"
            }
        ]
    },
    "1073820704": {
        "name": "TIM8_CCER",
        "address": 1073820704,
        "size": 32,
        "access": "read-write",
        "desc": "TIM8 capture/compare enable register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/compare 1 output enable\n"
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 output polarity\n"
            },
            {
                "name": "CC1NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 1 complementary output enable\n"
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare 1 complementary output polarity\n"
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/compare 2 output enable\n"
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/compare 2 output polarity\n"
            },
            {
                "name": "CC2NE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Capture/compare 2 complementary output enable\n"
            },
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Capture/compare 2 complementary output polarity\n"
            },
            {
                "name": "CC3E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Capture/compare 3 output enable\n"
            },
            {
                "name": "CC3P",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/compare 3 output polarity\n"
            },
            {
                "name": "CC3NE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/compare 3 complementary output enable\n"
            },
            {
                "name": "CC3NP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/compare 3 complementary output polarity\n"
            },
            {
                "name": "CC4E",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/compare 4 output enable\n"
            },
            {
                "name": "CC4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Capture/compare 4 output polarity\n"
            },
            {
                "name": "CC4NE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Capture/compare 4 complementary output enable\n"
            },
            {
                "name": "CC4NP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Capture/compare 4 complementary output polarity\n"
            },
            {
                "name": "CC5E",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Capture/compare 5 output enable\n"
            },
            {
                "name": "CC5P",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Capture/compare 5 output polarity\n"
            },
            {
                "name": "CC6E",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Capture/compare 6 output enable\n"
            },
            {
                "name": "CC6P",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Capture/compare 6 output polarity\n"
            }
        ]
    },
    "1073820708": {
        "name": "TIM8_CNT",
        "address": 1073820708,
        "size": 32,
        "access": "read-write",
        "desc": "TIM8 counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Counter value\n"
            },
            {
                "name": "UIFCPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIF copy\n"
            }
        ]
    },
    "1073820712": {
        "name": "TIM8_PSC",
        "address": 1073820712,
        "size": 22,
        "access": "read-write",
        "desc": "TIM8 prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value\n"
            }
        ]
    },
    "1073820716": {
        "name": "TIM8_ARR",
        "address": 1073820716,
        "size": 32,
        "access": "read-write",
        "desc": "TIM8 auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Auto-reload value\n"
            }
        ]
    },
    "1073820720": {
        "name": "TIM8_RCR",
        "address": 1073820720,
        "size": 22,
        "access": "read-write",
        "desc": "TIM8 repetition counter register",
        "fields": [
            {
                "name": "REP",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Repetition counter reload value\n"
            }
        ]
    },
    "1073820724": {
        "name": "TIM8_CCR1",
        "address": 1073820724,
        "size": 32,
        "access": "read-write",
        "desc": "TIM8 capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Capture/compare 1 value\n"
            }
        ]
    },
    "1073820728": {
        "name": "TIM8_CCR2",
        "address": 1073820728,
        "size": 32,
        "access": "read-write",
        "desc": "TIM8 capture/compare register 2",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Capture/compare 2 value\n"
            }
        ]
    },
    "1073820732": {
        "name": "TIM8_CCR3",
        "address": 1073820732,
        "size": 32,
        "access": "read-write",
        "desc": "TIM8 capture/compare register 3",
        "fields": [
            {
                "name": "CCR3",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Capture/compare value\n"
            }
        ]
    },
    "1073820736": {
        "name": "TIM8_CCR4",
        "address": 1073820736,
        "size": 32,
        "access": "read-write",
        "desc": "TIM8 capture/compare register 4",
        "fields": [
            {
                "name": "CCR4",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Capture/compare value\n"
            }
        ]
    },
    "1073820740": {
        "name": "TIM8_BDTR",
        "address": 1073820740,
        "size": 32,
        "access": "read-write",
        "desc": "TIM8 break and dead-time register",
        "fields": [
            {
                "name": "DTG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Dead-time generator setup\n"
            },
            {
                "name": "LOCK",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Lock configuration\n"
            },
            {
                "name": "OSSI",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Off-state selection for idle mode\n"
            },
            {
                "name": "OSSR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Off-state selection for Run mode\n"
            },
            {
                "name": "BKE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Break enable\n"
            },
            {
                "name": "BKP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Break polarity\n"
            },
            {
                "name": "AOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Automatic output enable\n"
            },
            {
                "name": "MOE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Main output enable\n"
            },
            {
                "name": "BKF",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Break filter\n"
            },
            {
                "name": "BK2F",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Break 2 filter\n"
            },
            {
                "name": "BK2E",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Break 2 enable\n"
            },
            {
                "name": "BK2P",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Break 2 polarity\n"
            },
            {
                "name": "BKDSRM",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Break disarm\n"
            },
            {
                "name": "BK2DSRM",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Break2 disarm\n"
            },
            {
                "name": "BKBID",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Break bidirectional\n"
            },
            {
                "name": "BK2BID",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Break2 bidirectional\n"
            }
        ]
    },
    "1073820744": {
        "name": "TIM8_CCR5",
        "address": 1073820744,
        "size": 32,
        "access": "read-write",
        "desc": "TIM8 capture/compare register 5",
        "fields": [
            {
                "name": "CCR5",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Capture/compare 5 value\n"
            },
            {
                "name": "GC5C1",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Group channel 5 and channel 1\n"
            },
            {
                "name": "GC5C2",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Group channel 5 and channel 2\n"
            },
            {
                "name": "GC5C3",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Group channel 5 and channel 3\n"
            }
        ]
    },
    "1073820748": {
        "name": "TIM8_CCR6",
        "address": 1073820748,
        "size": 32,
        "access": "read-write",
        "desc": "TIM8 capture/compare register 6",
        "fields": [
            {
                "name": "CCR6",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Capture/compare 6 value\n"
            }
        ]
    },
    "1073820752": {
        "name": "TIM8_CCMR3",
        "address": 1073820752,
        "size": 32,
        "access": "read-write",
        "desc": "TIM8 capture/compare mode register 3",
        "fields": [
            {
                "name": "OC5FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output compare 5 fast enable"
            },
            {
                "name": "OC5PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output compare 5 preload enable"
            },
            {
                "name": "OC5M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "OC5M[2:0]: Output compare 5 mode"
            },
            {
                "name": "OC5CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Output compare 5 clear enable"
            },
            {
                "name": "OC6FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output compare 6 fast enable"
            },
            {
                "name": "OC6PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output compare 6 preload enable"
            },
            {
                "name": "OC6M",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "OC6M[2:0]: Output compare 6 mode"
            },
            {
                "name": "OC6CE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Output compare 6 clear enable"
            },
            {
                "name": "OC5M_1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "OC5M[3]"
            },
            {
                "name": "OC6M_1",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "OC6M[3]"
            }
        ]
    },
    "1073820756": {
        "name": "TIM8_DTR2",
        "address": 1073820756,
        "size": 32,
        "access": "read-write",
        "desc": "TIM8 timer deadtime register 2",
        "fields": [
            {
                "name": "DTGF",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Dead-time falling edge generator setup\n"
            },
            {
                "name": "DTAE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Deadtime asymmetric enable\n"
            },
            {
                "name": "DTPE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Deadtime preload enable\n"
            }
        ]
    },
    "1073820760": {
        "name": "TIM8_ECR",
        "address": 1073820760,
        "size": 32,
        "access": "read-write",
        "desc": "TIM8 timer encoder control register",
        "fields": [
            {
                "name": "IE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Index enable\n"
            },
            {
                "name": "IDIR",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Index direction\n"
            },
            {
                "name": "IBLK",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Index blanking\n"
            },
            {
                "name": "FIDX",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "First index\n"
            },
            {
                "name": "IPOS",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Index positioning\n"
            },
            {
                "name": "PW",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Pulse width\n"
            },
            {
                "name": "PWPRSC",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Pulse width prescaler\n"
            }
        ]
    },
    "1073820764": {
        "name": "TIM8_TISEL",
        "address": 1073820764,
        "size": 32,
        "access": "read-write",
        "desc": "TIM8 timer input selection register",
        "fields": [
            {
                "name": "TI1SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Selects tim_ti1[15:0] input\n"
            },
            {
                "name": "TI2SEL",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Selects tim_ti2[15:0] input\n"
            },
            {
                "name": "TI3SEL",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Selects tim_ti3[15:0] input\n"
            },
            {
                "name": "TI4SEL",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Selects tim_ti4[15:0] input\n"
            }
        ]
    },
    "1073820768": {
        "name": "TIM8_AF1",
        "address": 1073820768,
        "size": 32,
        "access": "read-write",
        "desc": "TIM8 alternate function option register 1",
        "fields": [
            {
                "name": "BKINE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIMx_BKIN input enable\n"
            },
            {
                "name": "BKCMP1E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "tim_brk_cmp1 enable\n"
            },
            {
                "name": "BKCMP2E",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "tim_brk_cmp2 enable\n"
            },
            {
                "name": "BKCMP3E",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "tim_brk_cmp3 enable\n"
            },
            {
                "name": "BKCMP4E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "tim_brk_cmp4 enable\n"
            },
            {
                "name": "BKCMP5E",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "tim_brk_cmp5 enable\n"
            },
            {
                "name": "BKCMP6E",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "tim_brk_cmp6 enable\n"
            },
            {
                "name": "BKCMP7E",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "tim_brk_cmp7 enable\n"
            },
            {
                "name": "BKCMP8E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "tim_brk_cmp8 enable\n"
            },
            {
                "name": "BKINP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "TIMx_BKIN input polarity\n"
            },
            {
                "name": "BKCMP1P",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "tim_brk_cmp1 input polarity\n"
            },
            {
                "name": "BKCMP2P",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "tim_brk_cmp2 input polarity\n"
            },
            {
                "name": "BKCMP3P",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "tim_brk_cmp3 input polarity\n"
            },
            {
                "name": "BKCMP4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "tim_brk_cmp4 input polarity\n"
            },
            {
                "name": "ETRSEL",
                "bitOffset": 14,
                "bitWidth": 4,
                "desc": "etr_in source selection\n"
            }
        ]
    },
    "1073820772": {
        "name": "TIM8_AF2",
        "address": 1073820772,
        "size": 32,
        "access": "read-write",
        "desc": "TIM8 alternate function register 2",
        "fields": [
            {
                "name": "BK2INE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIMx_BKIN2 input enable\n"
            },
            {
                "name": "BK2CMP1E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "tim_brk2_cmp1 enable\n"
            },
            {
                "name": "BK2CMP2E",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "tim_brk2_cmp2 enable\n"
            },
            {
                "name": "BK2CMP3E",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "tim_brk2_cmp3 enable\n"
            },
            {
                "name": "BK2CMP4E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "tim_brk2_cmp4 enable\n"
            },
            {
                "name": "BK2CMP5E",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "tim_brk2_cmp5 enable\n"
            },
            {
                "name": "BK2CMP6E",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "tim_brk2_cmp6 enable\n"
            },
            {
                "name": "BK2CMP7E",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "tim_brk2_cmp7 enable\n"
            },
            {
                "name": "BK2CMP8E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "tim_brk2_cmp8 enable\n"
            },
            {
                "name": "BK2INP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "TIMx_BKIN2 input polarity\n"
            },
            {
                "name": "BK2CMP1P",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "tim_brk2_cmp1 input polarity\n"
            },
            {
                "name": "BK2CMP2P",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "tim_brk2_cmp2 input polarity\n"
            },
            {
                "name": "BK2CMP3P",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "tim_brk2_cmp3 input polarity\n"
            },
            {
                "name": "BK2CMP4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "tim_brk2_cmp4 input polarity\n"
            },
            {
                "name": "OCRSEL",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "ocref_clr source selection\n"
            }
        ]
    },
    "1073821660": {
        "name": "TIM8_DCR",
        "address": 1073821660,
        "size": 32,
        "access": "read-write",
        "desc": "TIM8 DMA control register",
        "fields": [
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address\n"
            },
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length\n"
            },
            {
                "name": "DBSS",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "DMA burst source selection\n"
            }
        ]
    },
    "1073821664": {
        "name": "TIM8_DMAR",
        "address": 1073821664,
        "size": 32,
        "access": "read-write",
        "desc": "TIM8 DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DMA register for burst accesses\n"
            }
        ]
    },
    "1073747968": {
        "name": "TIM12_CR1",
        "address": 1073747968,
        "size": 22,
        "access": "",
        "desc": "TIM12 control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            },
            {
                "name": "DITHEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Dithering Enable"
            }
        ]
    },
    "1073747972": {
        "name": "TIM12_CR2",
        "address": 1073747972,
        "size": 32,
        "access": "",
        "desc": "TIM12 control register 2",
        "fields": [
            {
                "name": "MMS1",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Master mode selection"
            },
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "tim_ti1 selection"
            }
        ]
    },
    "1073747976": {
        "name": "TIM12_SMCR",
        "address": 1073747976,
        "size": 32,
        "access": "",
        "desc": "TIM12 slave mode control register",
        "fields": [
            {
                "name": "SMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Slave mode selection"
            },
            {
                "name": "TS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Trigger selection (see bits 21:20 for TS[4:3])"
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/Slave mode"
            },
            {
                "name": "SMS_2",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Slave mode selection"
            },
            {
                "name": "TS_2",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Trigger selection (see bits 21:20 for TS[4:3])"
            }
        ]
    },
    "1073747980": {
        "name": "TIM12_DIER",
        "address": 1073747980,
        "size": 32,
        "access": "",
        "desc": "TIM12 DMA/Interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            }
        ]
    },
    "1073747984": {
        "name": "TIM12_SR",
        "address": 1073747984,
        "size": 32,
        "access": "",
        "desc": "TIM12 status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt flag"
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt flag"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag"
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture flag"
            },
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/compare 2 overcapture flag"
            }
        ]
    },
    "1073747988": {
        "name": "TIM12_EGR",
        "address": 1073747988,
        "size": 22,
        "access": "",
        "desc": "TIM12 event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation"
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 generation"
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 2 generation"
            },
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation"
            }
        ]
    },
    "1073747992": {
        "name": "TIM12_CCMR1_Input",
        "address": 1073747992,
        "size": 32,
        "access": "",
        "desc": "TIM12 capture/compare mode register 1 [alternate]",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1 selection"
            },
            {
                "name": "IC1PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 1 prescaler"
            },
            {
                "name": "IC1F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 1 filter"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/compare 2 selection"
            },
            {
                "name": "IC2PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 2 prescaler"
            },
            {
                "name": "IC2F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 2 filter"
            }
        ]
    },
    "1073748000": {
        "name": "TIM12_CCER",
        "address": 1073748000,
        "size": 22,
        "access": "",
        "desc": "TIM12 capture/compare enable register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output enable."
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output Polarity."
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output Polarity."
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output enable."
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output Polarity."
            },
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output Polarity."
            }
        ]
    },
    "1073748004": {
        "name": "TIM12_CNT",
        "address": 1073748004,
        "size": 32,
        "access": "",
        "desc": "TIM12 counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "or UIFCPY: Value depends on IUFREMAP in TIMx_CR1."
            },
            {
                "name": "UIFCPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIF Copy"
            }
        ]
    },
    "1073748008": {
        "name": "TIM12_PSC",
        "address": 1073748008,
        "size": 22,
        "access": "",
        "desc": "TIM12 prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value"
            }
        ]
    },
    "1073748012": {
        "name": "TIM12_ARR",
        "address": 1073748012,
        "size": 32,
        "access": "",
        "desc": "TIM12 auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Auto-reload value"
            }
        ]
    },
    "1073748020": {
        "name": "TIM12_CCR1",
        "address": 1073748020,
        "size": 32,
        "access": "",
        "desc": "TIM12 capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Capture/compare 1 value"
            }
        ]
    },
    "1073748024": {
        "name": "TIM12_CCR2",
        "address": 1073748024,
        "size": 32,
        "access": "",
        "desc": "TIM12 capture/compare register 2",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Capture/compare 2 value"
            }
        ]
    },
    "1073748060": {
        "name": "TIM12_TISEL",
        "address": 1073748060,
        "size": 32,
        "access": "",
        "desc": "TIM12 timer input selection register",
        "fields": [
            {
                "name": "TI1SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Selects tim_ti1[0..15] input"
            },
            {
                "name": "TI2SEL",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Selects tim_ti2[0..15] input"
            }
        ]
    },
    "1073823744": {
        "name": "TIM15_CR1",
        "address": 1073823744,
        "size": 22,
        "access": "read-write",
        "desc": "TIM15 control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable\n"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable\n"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source\n"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division\n"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            },
            {
                "name": "DITHEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Dithering enable\n"
            }
        ]
    },
    "1073823748": {
        "name": "TIM15_CR2",
        "address": 1073823748,
        "size": 22,
        "access": "read-write",
        "desc": "TIM15 control register 2",
        "fields": [
            {
                "name": "CCPC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/compare preloaded control\n"
            },
            {
                "name": "CCUS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare control update selection\n"
            },
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA selection"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Master mode selection\n"
            },
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "tim_ti1 selection"
            },
            {
                "name": "OIS1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Output Idle state 1 (tim_oc1 output)\n"
            },
            {
                "name": "OIS1N",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Output Idle state 1 (tim_oc1n output)\n"
            },
            {
                "name": "OIS2",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output idle state 2 (tim_oc2 output)\n"
            }
        ]
    },
    "1073823752": {
        "name": "TIM15_SMCR",
        "address": 1073823752,
        "size": 32,
        "access": "read-write",
        "desc": "TIM15 slave mode control register",
        "fields": [
            {
                "name": "SMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "SMS[2:0]: Slave mode selection\n"
            },
            {
                "name": "TS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "TS[2:0]: Trigger selection\n"
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/slave mode"
            },
            {
                "name": "SMS_1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Slave mode selection\nWhen external signals are selected the active edge of the trigger signal (tim_trgi) is linked to the polarity selected on the external input (see Input Control register and Control Register description.\nNote: The gated mode must not be used if tim_ti1f_ed is selected as the trigger input (TS=00100). Indeed, tim_ti1f_ed outputs 1 pulse for each transition on tim_ti1f, whereas the gated mode checks the level of the trigger signal.\nNote: The clock of the slave peripherals (timer, ADC, ...) receiving the tim_trgo signal must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer."
            },
            {
                "name": "TS_1",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Trigger selection\nThis bit-field selects the trigger input to be used to synchronize the counter.\nOthers: Reserved\nSee  for product specific implementation details.\nNote: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition."
            },
            {
                "name": "SMSPE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "SMS preload enable\n"
            }
        ]
    },
    "1073823756": {
        "name": "TIM15_DIER",
        "address": 1073823756,
        "size": 22,
        "access": "read-write",
        "desc": "TIM15 DMA/interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt enable"
            },
            {
                "name": "COMIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "BIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request enable"
            },
            {
                "name": "COMDE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "COM DMA request enable"
            },
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Trigger DMA request enable"
            }
        ]
    },
    "1073823760": {
        "name": "TIM15_SR",
        "address": 1073823760,
        "size": 22,
        "access": "read-write",
        "desc": "TIM15 status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag\n"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt flag\n"
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt flag\n"
            },
            {
                "name": "COMIF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt flag\n"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag\n"
            },
            {
                "name": "BIF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt flag\n"
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture flag\n"
            },
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 overcapture flag\n"
            }
        ]
    },
    "1073823764": {
        "name": "TIM15_EGR",
        "address": 1073823764,
        "size": 22,
        "access": "read-write",
        "desc": "TIM15 event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation\n"
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 generation\n"
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 generation\n"
            },
            {
                "name": "COMG",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare control update generation\n"
            },
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation\n"
            },
            {
                "name": "BG",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break generation\n"
            }
        ]
    },
    "1073823768": {
        "name": "TIM15_CCMR1",
        "address": 1073823768,
        "size": 32,
        "access": "read-write",
        "desc": "TIM15 capture/compare mode register 1",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1 selection\n"
            },
            {
                "name": "IC1PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 1 prescaler\n"
            },
            {
                "name": "IC1F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 1 filter\n"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 2 selection\n"
            },
            {
                "name": "IC2PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 2 prescaler"
            },
            {
                "name": "IC2F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 2 filter"
            }
        ]
    },
    "1073823776": {
        "name": "TIM15_CCER",
        "address": 1073823776,
        "size": 22,
        "access": "read-write",
        "desc": "TIM15 capture/compare enable register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output enable\n"
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output polarity\n"
            },
            {
                "name": "CC1NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 complementary output enable"
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 complementary output polarity\n"
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output enable\n"
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output polarity\n"
            },
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 complementary output polarity\n"
            }
        ]
    },
    "1073823780": {
        "name": "TIM15_CNT",
        "address": 1073823780,
        "size": 32,
        "access": "read-write",
        "desc": "TIM15 counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Counter value\n"
            },
            {
                "name": "UIFCPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIF Copy\n"
            }
        ]
    },
    "1073823784": {
        "name": "TIM15_PSC",
        "address": 1073823784,
        "size": 22,
        "access": "read-write",
        "desc": "TIM15 prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value\n"
            }
        ]
    },
    "1073823788": {
        "name": "TIM15_ARR",
        "address": 1073823788,
        "size": 32,
        "access": "read-write",
        "desc": "TIM15 auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Auto-reload value\n"
            }
        ]
    },
    "1073823792": {
        "name": "TIM15_RCR",
        "address": 1073823792,
        "size": 22,
        "access": "read-write",
        "desc": "TIM15 repetition counter register",
        "fields": [
            {
                "name": "REP",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Repetition counter reload value\n"
            }
        ]
    },
    "1073823796": {
        "name": "TIM15_CCR1",
        "address": 1073823796,
        "size": 32,
        "access": "read-write",
        "desc": "TIM15 capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Capture/compare 1 value\n"
            }
        ]
    },
    "1073823800": {
        "name": "TIM15_CCR2",
        "address": 1073823800,
        "size": 32,
        "access": "read-write",
        "desc": "TIM15 capture/compare register 2",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Capture/compare 2 value\n"
            }
        ]
    },
    "1073823812": {
        "name": "TIM15_BDTR",
        "address": 1073823812,
        "size": 32,
        "access": "read-write",
        "desc": "TIM15 break and dead-time register",
        "fields": [
            {
                "name": "DTG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Dead-time generator setup\n"
            },
            {
                "name": "LOCK",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Lock configuration\n"
            },
            {
                "name": "OSSI",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Off-state selection for Idle mode\n"
            },
            {
                "name": "OSSR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Off-state selection for Run mode\n"
            },
            {
                "name": "BKE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Break enable\n"
            },
            {
                "name": "BKP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Break polarity\n"
            },
            {
                "name": "AOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Automatic output enable\n"
            },
            {
                "name": "MOE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Main output enable\n"
            },
            {
                "name": "BKF",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Break filter\n"
            },
            {
                "name": "BKDSRM",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Break disarm\n"
            },
            {
                "name": "BKBID",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Break bidirectional\n"
            }
        ]
    },
    "1073823828": {
        "name": "TIM15_DTR2",
        "address": 1073823828,
        "size": 32,
        "access": "read-write",
        "desc": "TIM15 timer deadtime register 2",
        "fields": [
            {
                "name": "DTGF",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Dead-time falling edge generator setup\n"
            },
            {
                "name": "DTAE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Deadtime asymmetric enable\n"
            },
            {
                "name": "DTPE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Deadtime preload enable\n"
            }
        ]
    },
    "1073823836": {
        "name": "TIM15_TISEL",
        "address": 1073823836,
        "size": 32,
        "access": "read-write",
        "desc": "TIM15 input selection register",
        "fields": [
            {
                "name": "TI1SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "selects tim_ti1_in[15:0] input\n"
            },
            {
                "name": "TI2SEL",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "selects tim_ti2_in[15:0] input\n"
            }
        ]
    },
    "1073823840": {
        "name": "TIM15_AF1",
        "address": 1073823840,
        "size": 32,
        "access": "read-write",
        "desc": "TIM15 alternate function register 1",
        "fields": [
            {
                "name": "BKINE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIMx_BKIN input enable\n"
            },
            {
                "name": "BKCMP1E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "tim_brk_cmp1 enable\n"
            },
            {
                "name": "BKCMP2E",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "tim_brk_cmp2 enable\n"
            },
            {
                "name": "BKCMP3E",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "tim_brk_cmp3 enable\n"
            },
            {
                "name": "BKCMP4E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "tim_brk_cmp4 enable\n"
            },
            {
                "name": "BKCMP5E",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "tim_brk_cmp5 enable\n"
            },
            {
                "name": "BKCMP6E",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "tim_brk_cmp6 enable\n"
            },
            {
                "name": "BKCMP7E",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "tim_brk_cmp7 enable\n"
            },
            {
                "name": "BKCMP8E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "tim_brk_cmp8 enable\n"
            },
            {
                "name": "BKINP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "TIMx_BKIN input polarity\n"
            },
            {
                "name": "BKCMP1P",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "tim_brk_cmp1 input polarity\n"
            },
            {
                "name": "BKCMP2P",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "tim_brk_cmp2 input polarity\n"
            },
            {
                "name": "BKCMP3P",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "tim_brk_cmp3 input polarity\n"
            },
            {
                "name": "BKCMP4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "tim_brk_cmp4 input polarity\n"
            }
        ]
    },
    "1073823844": {
        "name": "TIM15_AF2",
        "address": 1073823844,
        "size": 32,
        "access": "read-write",
        "desc": "TIM15 alternate function register 2",
        "fields": [
            {
                "name": "OCRSEL",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "ocref_clr source selection\n"
            }
        ]
    },
    "1073824732": {
        "name": "TIM15_DCR",
        "address": 1073824732,
        "size": 32,
        "access": "read-write",
        "desc": "TIM15 DMA control register",
        "fields": [
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address\n"
            },
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length\n"
            },
            {
                "name": "DBSS",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "DMA burst source selection\n"
            }
        ]
    },
    "1073824736": {
        "name": "TIM15_DMAR",
        "address": 1073824736,
        "size": 32,
        "access": "read-write",
        "desc": "TIM15 DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DMA register for burst accesses\n"
            }
        ]
    },
    "1073798144": {
        "name": "UCPD_CFGR1",
        "address": 1073798144,
        "size": 32,
        "access": "read-write",
        "desc": "UCPD configuration register 1",
        "fields": [
            {
                "name": "HBITCLKDIV",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Division ratio for producing half-bit clock\n"
            },
            {
                "name": "IFRGAP",
                "bitOffset": 6,
                "bitWidth": 5,
                "desc": "Division ratio for producing inter-frame gap timer clock\n"
            },
            {
                "name": "TRANSWIN",
                "bitOffset": 11,
                "bitWidth": 5,
                "desc": "Transition window duration\n"
            },
            {
                "name": "PSC_USBPDCLK",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "Pre-scaler division ratio for generating ucpd_clk\n"
            },
            {
                "name": "RXORDSETEN",
                "bitOffset": 20,
                "bitWidth": 9,
                "desc": "Receiver ordered set enable\n"
            },
            {
                "name": "TXDMAEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Transmission DMA mode enable\n"
            },
            {
                "name": "RXDMAEN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Reception DMA mode enable\n"
            },
            {
                "name": "UCPDEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UCPD peripheral enable\n"
            }
        ]
    },
    "1073798148": {
        "name": "UCPD_CFGR2",
        "address": 1073798148,
        "size": 32,
        "access": "read-write",
        "desc": "UCPD configuration register 2",
        "fields": [
            {
                "name": "RXFILTDIS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BMC decoder Rx pre-filter enable\n"
            },
            {
                "name": "RXFILT2N3",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "BMC decoder Rx pre-filter sampling method\n"
            },
            {
                "name": "FORCECLK",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Force ClkReq clock request"
            },
            {
                "name": "WUPEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Wake-up from Stop mode enable\n"
            },
            {
                "name": "RXAFILTEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Rx analog filter enable\n"
            }
        ]
    },
    "1073798152": {
        "name": "UCPD_CFGR3",
        "address": 1073798152,
        "size": 32,
        "access": "read-write",
        "desc": "UCPD configuration register 3",
        "fields": [
            {
                "name": "TRIM_CC1_RD",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "SW trim value for Rd resistor on the CC1 line"
            },
            {
                "name": "TRIM_CC1_RP",
                "bitOffset": 9,
                "bitWidth": 4,
                "desc": "SW trim value for Rp current sources on the CC1 line"
            },
            {
                "name": "TRIM_CC2_RD",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "SW trim value for Rd resistor on the CC2 line"
            },
            {
                "name": "TRIM_CC2_RP",
                "bitOffset": 25,
                "bitWidth": 4,
                "desc": "SW trim value for Rp current sources on the CC2 line"
            }
        ]
    },
    "1073798156": {
        "name": "UCPD_CR",
        "address": 1073798156,
        "size": 32,
        "access": "read-write",
        "desc": "UCPD control register",
        "fields": [
            {
                "name": "TXMODE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Type of Tx packet\n"
            },
            {
                "name": "TXSEND",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Command to send a Tx packet\n"
            },
            {
                "name": "TXHRST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Command to send a Tx Hard Reset\n"
            },
            {
                "name": "RXMODE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Receiver mode\n"
            },
            {
                "name": "PHYRXEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "USB Power Delivery receiver enable\n"
            },
            {
                "name": "PHYCCSEL",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CC1/CC2 line selector for USB Power Delivery signaling\n"
            },
            {
                "name": "ANASUBMODE",
                "bitOffset": 7,
                "bitWidth": 2,
                "desc": "Analog PHY sub-mode\n"
            },
            {
                "name": "ANAMODE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Analog PHY operating mode\n"
            },
            {
                "name": "CCENABLE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "CC line enable\n"
            },
            {
                "name": "FRSRXEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "FRS event detection enable\n"
            },
            {
                "name": "FRSTX",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "FRS Tx signaling enable."
            },
            {
                "name": "RDCH",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Rdch condition drive\n"
            },
            {
                "name": "CC1TCDIS",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "CC1 Type-C detector disable\n"
            },
            {
                "name": "CC2TCDIS",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "CC2 Type-C detector disable\n"
            }
        ]
    },
    "1073798160": {
        "name": "UCPD_IMR",
        "address": 1073798160,
        "size": 32,
        "access": "read-write",
        "desc": "UCPD interrupt mask register",
        "fields": [
            {
                "name": "TXISIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TXIS interrupt enable"
            },
            {
                "name": "TXMSGDISCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TXMSGDISC interrupt enable"
            },
            {
                "name": "TXMSGSENTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TXMSGSENT interrupt enable"
            },
            {
                "name": "TXMSGABTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TXMSGABT interrupt enable"
            },
            {
                "name": "HRSTDISCIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "HRSTDISC interrupt enable"
            },
            {
                "name": "HRSTSENTIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "HRSTSENT interrupt enable"
            },
            {
                "name": "TXUNDIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TXUND interrupt enable"
            },
            {
                "name": "RXNEIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "RXNE interrupt enable"
            },
            {
                "name": "RXORDDETIE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "RXORDDET interrupt enable"
            },
            {
                "name": "RXHRSTDETIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "RXHRSTDET interrupt enable"
            },
            {
                "name": "RXOVRIE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "RXOVR interrupt enable"
            },
            {
                "name": "RXMSGENDIE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "RXMSGEND interrupt enable"
            },
            {
                "name": "TYPECEVT1IE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "TYPECEVT1 interrupt enable"
            },
            {
                "name": "TYPECEVT2IE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "TYPECEVT2 interrupt enable"
            },
            {
                "name": "FRSEVTIE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "FRSEVT interrupt enable"
            }
        ]
    },
    "1073798164": {
        "name": "UCPD_SR",
        "address": 1073798164,
        "size": 32,
        "access": "read-only",
        "desc": "UCPD status register",
        "fields": [
            {
                "name": "TXIS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transmit interrupt status\n"
            },
            {
                "name": "TXMSGDISC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Message transmission discarded\n"
            },
            {
                "name": "TXMSGSENT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Message transmission completed\n"
            },
            {
                "name": "TXMSGABT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transmit message abort\n"
            },
            {
                "name": "HRSTDISC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Hard Reset discarded\n"
            },
            {
                "name": "HRSTSENT",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Hard Reset message sent\n"
            },
            {
                "name": "TXUND",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Tx data underrun detection\n"
            },
            {
                "name": "RXNE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Receive data register not empty detection\n"
            },
            {
                "name": "RXORDDET",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Rx ordered set (4 K-codes) detection\n"
            },
            {
                "name": "RXHRSTDET",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Rx Hard Reset receipt detection\n"
            },
            {
                "name": "RXOVR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Rx data overflow detection\n"
            },
            {
                "name": "RXMSGEND",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Rx message received\n"
            },
            {
                "name": "RXERR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Receive message error\n"
            },
            {
                "name": "TYPECEVT1",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Type-C voltage level event on CC1 line\n"
            },
            {
                "name": "TYPECEVT2",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Type-C voltage level event on CC2 line\n"
            },
            {
                "name": "TYPEC_VSTATE_CC1",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "The status bitfield indicates the voltage level on the CC1 line in its steady state."
            },
            {
                "name": "TYPEC_VSTATE_CC2",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "CC2 line voltage level\n"
            },
            {
                "name": "FRSEVT",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "FRS detection event\n"
            }
        ]
    },
    "1073798168": {
        "name": "UCPD_ICR",
        "address": 1073798168,
        "size": 32,
        "access": "write-only",
        "desc": "UCPD interrupt clear register",
        "fields": [
            {
                "name": "TXMSGDISCCF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Tx message discard flag (TXMSGDISC) clear\n"
            },
            {
                "name": "TXMSGSENTCF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Tx message send flag (TXMSGSENT) clear\n"
            },
            {
                "name": "TXMSGABTCF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Tx message abort flag (TXMSGABT) clear\n"
            },
            {
                "name": "HRSTDISCCF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Hard reset discard flag (HRSTDISC) clear\n"
            },
            {
                "name": "HRSTSENTCF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Hard reset send flag (HRSTSENT) clear\n"
            },
            {
                "name": "TXUNDCF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Tx underflow flag (TXUND) clear\n"
            },
            {
                "name": "RXORDDETCF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Rx ordered set detect flag (RXORDDET) clear\n"
            },
            {
                "name": "RXHRSTDETCF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Rx Hard Reset detect flag (RXHRSTDET) clear\n"
            },
            {
                "name": "RXOVRCF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Rx overflow flag (RXOVR) clear\n"
            },
            {
                "name": "RXMSGENDCF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Rx message received flag (RXMSGEND) clear\n"
            },
            {
                "name": "TYPECEVT1CF",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Type-C CC1 event flag (TYPECEVT1) clear\n"
            },
            {
                "name": "TYPECEVT2CF",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Type-C CC2 line event flag (TYPECEVT2) clear\n"
            },
            {
                "name": "FRSEVTCF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "FRS event flag (FRSEVT) clear\n"
            }
        ]
    },
    "1073798172": {
        "name": "UCPD_TX_ORDSETR",
        "address": 1073798172,
        "size": 32,
        "access": "read-write",
        "desc": "UCPD Tx ordered set type register",
        "fields": [
            {
                "name": "TXORDSET",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Ordered set to transmit\n"
            }
        ]
    },
    "1073798176": {
        "name": "UCPD_TX_PAYSZR",
        "address": 1073798176,
        "size": 32,
        "access": "read-write",
        "desc": "UCPD Tx payload size register",
        "fields": [
            {
                "name": "TXPAYSZ",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "Payload size yet to transmit\n"
            }
        ]
    },
    "1073798180": {
        "name": "UCPD_TXDR",
        "address": 1073798180,
        "size": 32,
        "access": "read-write",
        "desc": "UCPD Tx data register",
        "fields": [
            {
                "name": "TXDATA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Data byte to transmit"
            }
        ]
    },
    "1073798184": {
        "name": "UCPD_RX_ORDSETR",
        "address": 1073798184,
        "size": 32,
        "access": "read-only",
        "desc": "UCPD Rx ordered set register",
        "fields": [
            {
                "name": "RXORDSET",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Rx ordered set code detected"
            },
            {
                "name": "RXSOP3OF4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The bit indicates the number of correct K-codes."
            },
            {
                "name": "RXSOPKINVALID",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "The bitfield is for debug purposes only."
            }
        ]
    },
    "1073798188": {
        "name": "UCPD_RX_PAYSZR",
        "address": 1073798188,
        "size": 32,
        "access": "read-only",
        "desc": "UCPD Rx payload size register",
        "fields": [
            {
                "name": "RXPAYSZ",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "Rx payload size received\n"
            }
        ]
    },
    "1073798192": {
        "name": "UCPD_RXDR",
        "address": 1073798192,
        "size": 32,
        "access": "read-only",
        "desc": "UCPD receive data register",
        "fields": [
            {
                "name": "RXDATA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Data byte received"
            }
        ]
    },
    "1073798196": {
        "name": "UCPD_RX_ORDEXTR1",
        "address": 1073798196,
        "size": 32,
        "access": "read-write",
        "desc": "UCPD Rx ordered set extension register 1",
        "fields": [
            {
                "name": "RXSOPX1",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Ordered set 1 received\n"
            }
        ]
    },
    "1073798200": {
        "name": "UCPD_RX_ORDEXTR2",
        "address": 1073798200,
        "size": 32,
        "access": "read-write",
        "desc": "UCPD Rx ordered set extension register 2",
        "fields": [
            {
                "name": "RXSOPX2",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Ordered set 2 received\n"
            }
        ]
    },
    "1073821696": {
        "name": "USART_CR1",
        "address": 1073821696,
        "size": 32,
        "access": "read-write",
        "desc": "USART control register 1",
        "fields": [
            {
                "name": "UE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "USART enable\n"
            },
            {
                "name": "UESM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "USART enable in low-power mode\n"
            },
            {
                "name": "RE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Receiver enable\n"
            },
            {
                "name": "TE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transmitter enable\n"
            },
            {
                "name": "IDLEIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLE interrupt enable\n"
            },
            {
                "name": "RXFNEIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXFIFO not empty interrupt enable\n"
            },
            {
                "name": "TCIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete interrupt enable\n"
            },
            {
                "name": "TXFNFIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TXFIFO not full interrupt enable\n"
            },
            {
                "name": "PEIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PE interrupt enable\n"
            },
            {
                "name": "PS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Parity selection\n"
            },
            {
                "name": "PCE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Parity control enable\n"
            },
            {
                "name": "WAKE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Receiver wake-up method\n"
            },
            {
                "name": "M0",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Word length\n"
            },
            {
                "name": "MME",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Mute mode enable\n"
            },
            {
                "name": "CMIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Character match interrupt enable\n"
            },
            {
                "name": "OVER8",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Oversampling mode\n"
            },
            {
                "name": "DEDT",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "Driver Enable deassertion time\n"
            },
            {
                "name": "DEAT",
                "bitOffset": 21,
                "bitWidth": 5,
                "desc": "Driver Enable assertion time\n"
            },
            {
                "name": "RTOIE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Receiver timeout interrupt enable\n"
            },
            {
                "name": "EOBIE",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "End of block interrupt enable\n"
            },
            {
                "name": "M1",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Word length\n"
            },
            {
                "name": "FIFOEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "FIFO mode enable\n"
            },
            {
                "name": "TXFEIE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "TXFIFO empty interrupt enable\n"
            },
            {
                "name": "RXFFIE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "RXFIFO Full interrupt enable\n"
            }
        ]
    },
    "1073821700": {
        "name": "USART_CR2",
        "address": 1073821700,
        "size": 32,
        "access": "read-write",
        "desc": "USART control register 2",
        "fields": [
            {
                "name": "SLVEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Synchronous slave mode enable\n"
            },
            {
                "name": "DIS_NSS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "When the DIS_NSS bit is set, the NSS pin input is ignored."
            },
            {
                "name": "ADDM7",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "7-bit Address Detection/4-bit Address Detection\n"
            },
            {
                "name": "LBDL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "LIN break detection length\n"
            },
            {
                "name": "LBDIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "LIN break detection interrupt enable\n"
            },
            {
                "name": "LBCL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Last bit clock pulse\n"
            },
            {
                "name": "CPHA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Clock phase\n"
            },
            {
                "name": "CPOL",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Clock polarity\n"
            },
            {
                "name": "CLKEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Clock enable\n"
            },
            {
                "name": "STOP",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "stop bits\n"
            },
            {
                "name": "LINEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "LIN mode enable\n"
            },
            {
                "name": "SWAP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Swap TX/RX pins\n"
            },
            {
                "name": "RXINV",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "RX pin active level inversion\n"
            },
            {
                "name": "TXINV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TX pin active level inversion\n"
            },
            {
                "name": "DATAINV",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Binary data inversion\n"
            },
            {
                "name": "MSBFIRST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Most significant bit first\n"
            },
            {
                "name": "ABREN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Auto baud rate enable\n"
            },
            {
                "name": "ABRMOD",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Auto baud rate mode\n"
            },
            {
                "name": "RTOEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Receiver timeout enable\n"
            },
            {
                "name": "ADD",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Address of the USART node\n"
            }
        ]
    },
    "1073821704": {
        "name": "USART_CR3",
        "address": 1073821704,
        "size": 32,
        "access": "read-write",
        "desc": "USART control register 3",
        "fields": [
            {
                "name": "EIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Error interrupt enable\n"
            },
            {
                "name": "IREN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "IrDA mode enable\n"
            },
            {
                "name": "IRLP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "IrDA low-power\n"
            },
            {
                "name": "HDSEL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Half-duplex selection\n"
            },
            {
                "name": "NACK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Smartcard NACK enable\n"
            },
            {
                "name": "SCEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Smartcard mode enable\n"
            },
            {
                "name": "DMAR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "DMA enable receiver\n"
            },
            {
                "name": "DMAT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "DMA enable transmitter\n"
            },
            {
                "name": "RTSE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "RTS enable\n"
            },
            {
                "name": "CTSE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTS enable\n"
            },
            {
                "name": "CTSIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTS interrupt enable\n"
            },
            {
                "name": "ONEBIT",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "One sample bit method enable\n"
            },
            {
                "name": "OVRDIS",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Overrun Disable\n"
            },
            {
                "name": "DDRE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DMA Disable on reception Error\n"
            },
            {
                "name": "DEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Driver enable mode\n"
            },
            {
                "name": "DEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Driver enable polarity selection\n"
            },
            {
                "name": "SCARCNT",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "Smartcard auto-retry count\n"
            },
            {
                "name": "WUS0",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Wake-up from low-power mode interrupt flag selection\n"
            },
            {
                "name": "WUS1",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Wake-up from low-power mode interrupt flag selection\n"
            },
            {
                "name": "WUFIE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Wake-up from low-power mode interrupt enable\n"
            },
            {
                "name": "TXFTIE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "TXFIFO threshold interrupt enable\n"
            },
            {
                "name": "TCBGTIE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Transmission Complete before guard time, interrupt enable\n"
            },
            {
                "name": "RXFTCFG",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "Receive FIFO threshold configuration\n"
            },
            {
                "name": "RXFTIE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "RXFIFO threshold interrupt enable\n"
            },
            {
                "name": "TXFTCFG",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "TXFIFO threshold configuration\n"
            }
        ]
    },
    "1073821708": {
        "name": "USART_BRR",
        "address": 1073821708,
        "size": 32,
        "access": "read-write",
        "desc": "USART baud rate register",
        "fields": [
            {
                "name": "BRR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "USART baud rate\n"
            }
        ]
    },
    "1073821712": {
        "name": "USART_GTPR",
        "address": 1073821712,
        "size": 32,
        "access": "read-write",
        "desc": "USART guard time and prescaler register",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Prescaler value\n"
            },
            {
                "name": "GT",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Guard time value\n"
            }
        ]
    },
    "1073821716": {
        "name": "USART_RTOR",
        "address": 1073821716,
        "size": 32,
        "access": "read-write",
        "desc": "USART receiver timeout register",
        "fields": [
            {
                "name": "RTO",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "Receiver timeout value\n"
            },
            {
                "name": "BLEN",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Block Length\n"
            }
        ]
    },
    "1073821720": {
        "name": "USART_RQR",
        "address": 1073821720,
        "size": 32,
        "access": "write-only",
        "desc": "USART request register",
        "fields": [
            {
                "name": "ABRRQ",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Auto baud rate request\n"
            },
            {
                "name": "SBKRQ",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Send break request\n"
            },
            {
                "name": "MMRQ",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Mute mode request\n"
            },
            {
                "name": "RXFRQ",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Receive data flush request\n"
            },
            {
                "name": "TXFRQ",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transmit data flush request\n"
            }
        ]
    },
    "1073821724": {
        "name": "USART_ISR",
        "address": 1073821724,
        "size": 32,
        "access": "read-only",
        "desc": "USART interrupt and status register",
        "fields": [
            {
                "name": "PE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Parity error\n"
            },
            {
                "name": "FE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Framing error\n"
            },
            {
                "name": "NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Noise detection flag\n"
            },
            {
                "name": "ORE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Overrun error\n"
            },
            {
                "name": "IDLE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Idle line detected\n"
            },
            {
                "name": "RXFNE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXFIFO not empty\n"
            },
            {
                "name": "TC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete\n"
            },
            {
                "name": "TXFNF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TXFIFO not full\n"
            },
            {
                "name": "LBDF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "LIN break detection flag\n"
            },
            {
                "name": "CTSIF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTS interrupt flag\n"
            },
            {
                "name": "CTS",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTS flag\n"
            },
            {
                "name": "RTOF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Receiver timeout\n"
            },
            {
                "name": "EOBF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "End of block flag\n"
            },
            {
                "name": "UDR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "SPI slave underrun error flag\n"
            },
            {
                "name": "ABRE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Auto baud rate error\n"
            },
            {
                "name": "ABRF",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Auto baud rate flag\n"
            },
            {
                "name": "BUSY",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Busy flag\n"
            },
            {
                "name": "CMF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Character match flag\n"
            },
            {
                "name": "SBKF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Send break flag\n"
            },
            {
                "name": "RWU",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Receiver wake-up from mute mode\n"
            },
            {
                "name": "WUF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Wake-up from low-power mode flag\n"
            },
            {
                "name": "TEACK",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Transmit enable acknowledge flag\n"
            },
            {
                "name": "REACK",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Receive enable acknowledge flag\n"
            },
            {
                "name": "TXFE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "TXFIFO Empty\n"
            },
            {
                "name": "RXFF",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "RXFIFO Full\n"
            },
            {
                "name": "TCBGT",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Transmission complete before guard time flag\n"
            },
            {
                "name": "RXFT",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "RXFIFO threshold flag\n"
            },
            {
                "name": "TXFT",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "TXFIFO threshold flag\n"
            }
        ]
    },
    "1073821728": {
        "name": "USART_ICR",
        "address": 1073821728,
        "size": 32,
        "access": "write-only",
        "desc": "USART interrupt flag clear register",
        "fields": [
            {
                "name": "PECF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Parity error clear flag\n"
            },
            {
                "name": "FECF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Framing error clear flag\n"
            },
            {
                "name": "NECF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Noise detected clear flag\n"
            },
            {
                "name": "ORECF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Overrun error clear flag\n"
            },
            {
                "name": "IDLECF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Idle line detected clear flag\n"
            },
            {
                "name": "TXFECF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TXFIFO empty clear flag\n"
            },
            {
                "name": "TCCF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete clear flag\n"
            },
            {
                "name": "TCBGTCF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transmission complete before Guard time clear flag\n"
            },
            {
                "name": "LBDCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "LIN break detection clear flag\n"
            },
            {
                "name": "CTSCF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTS clear flag\n"
            },
            {
                "name": "RTOCF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Receiver timeout clear flag\n"
            },
            {
                "name": "EOBCF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "End of block clear flag\n"
            },
            {
                "name": "UDRCF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "SPI slave underrun clear flag\n"
            },
            {
                "name": "CMCF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Character match clear flag\n"
            },
            {
                "name": "WUCF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Wake-up from low-power mode clear flag\n"
            }
        ]
    },
    "1073821732": {
        "name": "USART_RDR",
        "address": 1073821732,
        "size": 32,
        "access": "read-only",
        "desc": "USART receive data register",
        "fields": [
            {
                "name": "RDR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Receive data value\n"
            }
        ]
    },
    "1073821736": {
        "name": "USART_TDR",
        "address": 1073821736,
        "size": 32,
        "access": "read-write",
        "desc": "USART transmit data register",
        "fields": [
            {
                "name": "TDR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Transmit data value\n"
            }
        ]
    },
    "1073821740": {
        "name": "USART_PRESC",
        "address": 1073821740,
        "size": 32,
        "access": "read-write",
        "desc": "USART prescaler register",
        "fields": [
            {
                "name": "PRESCALER",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Clock prescaler\n"
            }
        ]
    },
    "1073831936": {
        "name": "USB_CHEP0R",
        "address": 1073831936,
        "size": 32,
        "access": "read-write",
        "desc": "USB endpoint/channel 0 register",
        "fields": [
            {
                "name": "EA",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "endpoint/channel address\n"
            },
            {
                "name": "STATTX",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Status bits, for transmission transfers\n"
            },
            {
                "name": "DTOGTX",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Data toggle, for transmission transfers\n"
            },
            {
                "name": "VTTX",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Valid USB transaction transmitted\n"
            },
            {
                "name": "EPKIND",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "endpoint/channel kind\n"
            },
            {
                "name": "UTYPE",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "USB type of transaction\n"
            },
            {
                "name": "SETUP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Setup transaction completed\n"
            },
            {
                "name": "STATRX",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Status bits, for reception transfers\n"
            },
            {
                "name": "DTOGRX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Data Toggle, for reception transfers\n"
            },
            {
                "name": "VTRX",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "USB valid transaction received\n"
            },
            {
                "name": "DEVADDR",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Host mode\n"
            },
            {
                "name": "NAK",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Host mode\n"
            },
            {
                "name": "LS_EP",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Low speed endpoint   host with HUB only\n"
            },
            {
                "name": "ERR_TX",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Received error for an OUT/SETUP transaction\n"
            },
            {
                "name": "ERR_RX",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Received error for an IN transaction\n"
            },
            {
                "name": "THREE_ERR_TX",
                "bitOffset": 27,
                "bitWidth": 2,
                "desc": "Three errors for an OUT or SETUP transaction\n"
            },
            {
                "name": "THREE_ERR_RX",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Three errors for an IN transaction\n"
            }
        ]
    },
    "1073831940": {
        "name": "USB_CHEP1R",
        "address": 1073831940,
        "size": 32,
        "access": "read-write",
        "desc": "USB endpoint/channel 1 register",
        "fields": [
            {
                "name": "EA",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "endpoint/channel address\n"
            },
            {
                "name": "STATTX",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Status bits, for transmission transfers\n"
            },
            {
                "name": "DTOGTX",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Data toggle, for transmission transfers\n"
            },
            {
                "name": "VTTX",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Valid USB transaction transmitted\n"
            },
            {
                "name": "EPKIND",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "endpoint/channel kind\n"
            },
            {
                "name": "UTYPE",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "USB type of transaction\n"
            },
            {
                "name": "SETUP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Setup transaction completed\n"
            },
            {
                "name": "STATRX",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Status bits, for reception transfers\n"
            },
            {
                "name": "DTOGRX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Data Toggle, for reception transfers\n"
            },
            {
                "name": "VTRX",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "USB valid transaction received\n"
            },
            {
                "name": "DEVADDR",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Host mode\n"
            },
            {
                "name": "NAK",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Host mode\n"
            },
            {
                "name": "LS_EP",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Low speed endpoint   host with HUB only\n"
            },
            {
                "name": "ERR_TX",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Received error for an OUT/SETUP transaction\n"
            },
            {
                "name": "ERR_RX",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Received error for an IN transaction\n"
            },
            {
                "name": "THREE_ERR_TX",
                "bitOffset": 27,
                "bitWidth": 2,
                "desc": "Three errors for an OUT or SETUP transaction\n"
            },
            {
                "name": "THREE_ERR_RX",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Three errors for an IN transaction\n"
            }
        ]
    },
    "1073831944": {
        "name": "USB_CHEP2R",
        "address": 1073831944,
        "size": 32,
        "access": "read-write",
        "desc": "USB endpoint/channel 2 register",
        "fields": [
            {
                "name": "EA",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "endpoint/channel address\n"
            },
            {
                "name": "STATTX",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Status bits, for transmission transfers\n"
            },
            {
                "name": "DTOGTX",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Data toggle, for transmission transfers\n"
            },
            {
                "name": "VTTX",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Valid USB transaction transmitted\n"
            },
            {
                "name": "EPKIND",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "endpoint/channel kind\n"
            },
            {
                "name": "UTYPE",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "USB type of transaction\n"
            },
            {
                "name": "SETUP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Setup transaction completed\n"
            },
            {
                "name": "STATRX",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Status bits, for reception transfers\n"
            },
            {
                "name": "DTOGRX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Data Toggle, for reception transfers\n"
            },
            {
                "name": "VTRX",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "USB valid transaction received\n"
            },
            {
                "name": "DEVADDR",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Host mode\n"
            },
            {
                "name": "NAK",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Host mode\n"
            },
            {
                "name": "LS_EP",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Low speed endpoint   host with HUB only\n"
            },
            {
                "name": "ERR_TX",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Received error for an OUT/SETUP transaction\n"
            },
            {
                "name": "ERR_RX",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Received error for an IN transaction\n"
            },
            {
                "name": "THREE_ERR_TX",
                "bitOffset": 27,
                "bitWidth": 2,
                "desc": "Three errors for an OUT or SETUP transaction\n"
            },
            {
                "name": "THREE_ERR_RX",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Three errors for an IN transaction\n"
            }
        ]
    },
    "1073831948": {
        "name": "USB_CHEP3R",
        "address": 1073831948,
        "size": 32,
        "access": "read-write",
        "desc": "USB endpoint/channel 3 register",
        "fields": [
            {
                "name": "EA",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "endpoint/channel address\n"
            },
            {
                "name": "STATTX",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Status bits, for transmission transfers\n"
            },
            {
                "name": "DTOGTX",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Data toggle, for transmission transfers\n"
            },
            {
                "name": "VTTX",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Valid USB transaction transmitted\n"
            },
            {
                "name": "EPKIND",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "endpoint/channel kind\n"
            },
            {
                "name": "UTYPE",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "USB type of transaction\n"
            },
            {
                "name": "SETUP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Setup transaction completed\n"
            },
            {
                "name": "STATRX",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Status bits, for reception transfers\n"
            },
            {
                "name": "DTOGRX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Data Toggle, for reception transfers\n"
            },
            {
                "name": "VTRX",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "USB valid transaction received\n"
            },
            {
                "name": "DEVADDR",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Host mode\n"
            },
            {
                "name": "NAK",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Host mode\n"
            },
            {
                "name": "LS_EP",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Low speed endpoint   host with HUB only\n"
            },
            {
                "name": "ERR_TX",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Received error for an OUT/SETUP transaction\n"
            },
            {
                "name": "ERR_RX",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Received error for an IN transaction\n"
            },
            {
                "name": "THREE_ERR_TX",
                "bitOffset": 27,
                "bitWidth": 2,
                "desc": "Three errors for an OUT or SETUP transaction\n"
            },
            {
                "name": "THREE_ERR_RX",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Three errors for an IN transaction\n"
            }
        ]
    },
    "1073831952": {
        "name": "USB_CHEP4R",
        "address": 1073831952,
        "size": 32,
        "access": "read-write",
        "desc": "USB endpoint/channel 4 register",
        "fields": [
            {
                "name": "EA",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "endpoint/channel address\n"
            },
            {
                "name": "STATTX",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Status bits, for transmission transfers\n"
            },
            {
                "name": "DTOGTX",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Data toggle, for transmission transfers\n"
            },
            {
                "name": "VTTX",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Valid USB transaction transmitted\n"
            },
            {
                "name": "EPKIND",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "endpoint/channel kind\n"
            },
            {
                "name": "UTYPE",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "USB type of transaction\n"
            },
            {
                "name": "SETUP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Setup transaction completed\n"
            },
            {
                "name": "STATRX",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Status bits, for reception transfers\n"
            },
            {
                "name": "DTOGRX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Data Toggle, for reception transfers\n"
            },
            {
                "name": "VTRX",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "USB valid transaction received\n"
            },
            {
                "name": "DEVADDR",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Host mode\n"
            },
            {
                "name": "NAK",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Host mode\n"
            },
            {
                "name": "LS_EP",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Low speed endpoint   host with HUB only\n"
            },
            {
                "name": "ERR_TX",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Received error for an OUT/SETUP transaction\n"
            },
            {
                "name": "ERR_RX",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Received error for an IN transaction\n"
            },
            {
                "name": "THREE_ERR_TX",
                "bitOffset": 27,
                "bitWidth": 2,
                "desc": "Three errors for an OUT or SETUP transaction\n"
            },
            {
                "name": "THREE_ERR_RX",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Three errors for an IN transaction\n"
            }
        ]
    },
    "1073831956": {
        "name": "USB_CHEP5R",
        "address": 1073831956,
        "size": 32,
        "access": "read-write",
        "desc": "USB endpoint/channel 5 register",
        "fields": [
            {
                "name": "EA",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "endpoint/channel address\n"
            },
            {
                "name": "STATTX",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Status bits, for transmission transfers\n"
            },
            {
                "name": "DTOGTX",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Data toggle, for transmission transfers\n"
            },
            {
                "name": "VTTX",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Valid USB transaction transmitted\n"
            },
            {
                "name": "EPKIND",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "endpoint/channel kind\n"
            },
            {
                "name": "UTYPE",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "USB type of transaction\n"
            },
            {
                "name": "SETUP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Setup transaction completed\n"
            },
            {
                "name": "STATRX",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Status bits, for reception transfers\n"
            },
            {
                "name": "DTOGRX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Data Toggle, for reception transfers\n"
            },
            {
                "name": "VTRX",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "USB valid transaction received\n"
            },
            {
                "name": "DEVADDR",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Host mode\n"
            },
            {
                "name": "NAK",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Host mode\n"
            },
            {
                "name": "LS_EP",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Low speed endpoint   host with HUB only\n"
            },
            {
                "name": "ERR_TX",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Received error for an OUT/SETUP transaction\n"
            },
            {
                "name": "ERR_RX",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Received error for an IN transaction\n"
            },
            {
                "name": "THREE_ERR_TX",
                "bitOffset": 27,
                "bitWidth": 2,
                "desc": "Three errors for an OUT or SETUP transaction\n"
            },
            {
                "name": "THREE_ERR_RX",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Three errors for an IN transaction\n"
            }
        ]
    },
    "1073831960": {
        "name": "USB_CHEP6R",
        "address": 1073831960,
        "size": 32,
        "access": "read-write",
        "desc": "USB endpoint/channel 6 register",
        "fields": [
            {
                "name": "EA",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "endpoint/channel address\n"
            },
            {
                "name": "STATTX",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Status bits, for transmission transfers\n"
            },
            {
                "name": "DTOGTX",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Data toggle, for transmission transfers\n"
            },
            {
                "name": "VTTX",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Valid USB transaction transmitted\n"
            },
            {
                "name": "EPKIND",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "endpoint/channel kind\n"
            },
            {
                "name": "UTYPE",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "USB type of transaction\n"
            },
            {
                "name": "SETUP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Setup transaction completed\n"
            },
            {
                "name": "STATRX",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Status bits, for reception transfers\n"
            },
            {
                "name": "DTOGRX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Data Toggle, for reception transfers\n"
            },
            {
                "name": "VTRX",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "USB valid transaction received\n"
            },
            {
                "name": "DEVADDR",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Host mode\n"
            },
            {
                "name": "NAK",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Host mode\n"
            },
            {
                "name": "LS_EP",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Low speed endpoint   host with HUB only\n"
            },
            {
                "name": "ERR_TX",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Received error for an OUT/SETUP transaction\n"
            },
            {
                "name": "ERR_RX",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Received error for an IN transaction\n"
            },
            {
                "name": "THREE_ERR_TX",
                "bitOffset": 27,
                "bitWidth": 2,
                "desc": "Three errors for an OUT or SETUP transaction\n"
            },
            {
                "name": "THREE_ERR_RX",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Three errors for an IN transaction\n"
            }
        ]
    },
    "1073831964": {
        "name": "USB_CHEP7R",
        "address": 1073831964,
        "size": 32,
        "access": "read-write",
        "desc": "USB endpoint/channel 7 register",
        "fields": [
            {
                "name": "EA",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "endpoint/channel address\n"
            },
            {
                "name": "STATTX",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Status bits, for transmission transfers\n"
            },
            {
                "name": "DTOGTX",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Data toggle, for transmission transfers\n"
            },
            {
                "name": "VTTX",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Valid USB transaction transmitted\n"
            },
            {
                "name": "EPKIND",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "endpoint/channel kind\n"
            },
            {
                "name": "UTYPE",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "USB type of transaction\n"
            },
            {
                "name": "SETUP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Setup transaction completed\n"
            },
            {
                "name": "STATRX",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Status bits, for reception transfers\n"
            },
            {
                "name": "DTOGRX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Data Toggle, for reception transfers\n"
            },
            {
                "name": "VTRX",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "USB valid transaction received\n"
            },
            {
                "name": "DEVADDR",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Host mode\n"
            },
            {
                "name": "NAK",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Host mode\n"
            },
            {
                "name": "LS_EP",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Low speed endpoint   host with HUB only\n"
            },
            {
                "name": "ERR_TX",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Received error for an OUT/SETUP transaction\n"
            },
            {
                "name": "ERR_RX",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Received error for an IN transaction\n"
            },
            {
                "name": "THREE_ERR_TX",
                "bitOffset": 27,
                "bitWidth": 2,
                "desc": "Three errors for an OUT or SETUP transaction\n"
            },
            {
                "name": "THREE_ERR_RX",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Three errors for an IN transaction\n"
            }
        ]
    },
    "1073832000": {
        "name": "USB_CNTR",
        "address": 1073832000,
        "size": 32,
        "access": "read-write",
        "desc": "USB control register",
        "fields": [
            {
                "name": "USBRST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "USB Reset\n"
            },
            {
                "name": "PDWN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Power down\n"
            },
            {
                "name": "SUSPRDY",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Suspend state effective\n"
            },
            {
                "name": "SUSPEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Suspend state enable\n"
            },
            {
                "name": "L2RES",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "L2 remote wake-up / resume driver\n"
            },
            {
                "name": "L1RES",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "L1 remote wake-up / resume driver\n"
            },
            {
                "name": "L1REQM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "LPM L1 state request interrupt mask"
            },
            {
                "name": "ESOFM",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Expected start of frame interrupt mask"
            },
            {
                "name": "SOFM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Start of frame interrupt mask"
            },
            {
                "name": "RST_DCONM",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "USB reset request (Device mode) or device connect/disconnect (Host mode) interrupt mask"
            },
            {
                "name": "SUSPM",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Suspend mode interrupt mask"
            },
            {
                "name": "WKUPM",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Wake-up interrupt mask"
            },
            {
                "name": "ERRM",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Error interrupt mask"
            },
            {
                "name": "PMAOVRM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Packet memory area over / underrun interrupt mask"
            },
            {
                "name": "CTRM",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Correct transfer interrupt mask"
            },
            {
                "name": "THR512M",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "512 byte threshold interrupt mask"
            },
            {
                "name": "DDISCM",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Device disconnection mask\n"
            },
            {
                "name": "HOST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "HOST mode\n"
            }
        ]
    },
    "1073832004": {
        "name": "USB_ISTR",
        "address": 1073832004,
        "size": 32,
        "access": "read-write",
        "desc": "USB interrupt status register",
        "fields": [
            {
                "name": "IDN",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Device Endpoint / host channel identification number\n"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Direction of transaction\n"
            },
            {
                "name": "L1REQ",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "LPM L1 state request\n"
            },
            {
                "name": "ESOF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Expected start of frame\n"
            },
            {
                "name": "SOF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Start of frame\n"
            },
            {
                "name": "RST_DCON",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "USB reset request (Device mode) or device connect/disconnect (Host mode)\n"
            },
            {
                "name": "SUSP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Suspend mode request\n"
            },
            {
                "name": "WKUP",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Wake-up\n"
            },
            {
                "name": "ERR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Error\n"
            },
            {
                "name": "PMAOVR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Packet memory area over / underrun\n"
            },
            {
                "name": "CTR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Completed transfer in host mode\n"
            },
            {
                "name": "THR512",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "512 byte threshold interrupt\n"
            },
            {
                "name": "DDISC",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Device connection\n"
            },
            {
                "name": "DCON_STAT",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Device connection status\n"
            },
            {
                "name": "LS_DCON",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Low speed device connected\n"
            }
        ]
    },
    "1073832008": {
        "name": "USB_FNR",
        "address": 1073832008,
        "size": 32,
        "access": "read-only",
        "desc": "USB frame number register",
        "fields": [
            {
                "name": "FN",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Frame number\n"
            },
            {
                "name": "LSOF",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "Lost SOF\n"
            },
            {
                "name": "LCK",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Locked\n"
            },
            {
                "name": "RXDM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Receive data - line status\n"
            },
            {
                "name": "RXDP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Receive data + line status\n"
            }
        ]
    },
    "1073832012": {
        "name": "USB_DADDR",
        "address": 1073832012,
        "size": 32,
        "access": "read-write",
        "desc": "USB Device address",
        "fields": [
            {
                "name": "ADD",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Device address\n"
            },
            {
                "name": "EF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Enable function\n"
            }
        ]
    },
    "1073832020": {
        "name": "USB_LPMCSR",
        "address": 1073832020,
        "size": 32,
        "access": "read-write",
        "desc": "LPM control and status register",
        "fields": [
            {
                "name": "LPMEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LPM support enable\n"
            },
            {
                "name": "LPMACK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LPM token acknowledge enable\n"
            },
            {
                "name": "REMWAKE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "bRemoteWake value\n"
            },
            {
                "name": "BESL",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "BESL value\n"
            }
        ]
    },
    "1073832024": {
        "name": "USB_BCDR",
        "address": 1073832024,
        "size": 32,
        "access": "read-write",
        "desc": "Battery charging detector",
        "fields": [
            {
                "name": "BCDEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Battery charging detector (BCD) enable\n"
            },
            {
                "name": "DCDEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Data contact detection (DCD) mode enable\n"
            },
            {
                "name": "PDEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Primary detection (PD) mode enable\n"
            },
            {
                "name": "SDEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Secondary detection (SD) mode enable\n"
            },
            {
                "name": "DCDET",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Data contact detection (DCD) status\n"
            },
            {
                "name": "PDET",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Primary detection (PD) status\n"
            },
            {
                "name": "SDET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Secondary detection (SD) status\n"
            },
            {
                "name": "PS2DET",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "DM pull-up detection status\n"
            },
            {
                "name": "DPPU_DPD",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "DP pull-up / DPDM pull-down\n"
            }
        ]
    },
    "1073832960": {
        "name": "USBSRAM_CHEP_TXRXBD_0",
        "address": 1073832960,
        "size": 32,
        "access": "read-write",
        "desc": "Channel/endpoint transmit buffer descriptor 0",
        "fields": [
            {
                "name": "ADDR_TX",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Transmission buffer address\n"
            },
            {
                "name": "COUNT_TX",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "Transmission byte count\n"
            }
        ]
    },
    "1073832964": {
        "name": "USBSRAM_CHEP_RXTXBD_0",
        "address": 1073832964,
        "size": 32,
        "access": "read-write",
        "desc": "Channel/endpoint receive buffer descriptor 0",
        "fields": [
            {
                "name": "ADDR_RX",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Reception buffer address\n"
            },
            {
                "name": "COUNT_RX",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "Reception byte count\n"
            },
            {
                "name": "NUM_BLOCK",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "Number of blocks\n"
            },
            {
                "name": "BLSIZE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Block size\n"
            }
        ]
    },
    "1073832968": {
        "name": "USBSRAM_CHEP_TXRXBD_1",
        "address": 1073832968,
        "size": 32,
        "access": "read-write",
        "desc": "Channel/endpoint transmit buffer descriptor 1",
        "fields": [
            {
                "name": "ADDR_TX",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Transmission buffer address\n"
            },
            {
                "name": "COUNT_TX",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "Transmission byte count\n"
            }
        ]
    },
    "1073832972": {
        "name": "USBSRAM_CHEP_RXTXBD_1",
        "address": 1073832972,
        "size": 32,
        "access": "read-write",
        "desc": "Channel/endpoint receive buffer descriptor 1",
        "fields": [
            {
                "name": "ADDR_RX",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Reception buffer address\n"
            },
            {
                "name": "COUNT_RX",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "Reception byte count\n"
            },
            {
                "name": "NUM_BLOCK",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "Number of blocks\n"
            },
            {
                "name": "BLSIZE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Block size\n"
            }
        ]
    },
    "1073832976": {
        "name": "USBSRAM_CHEP_TXRXBD_2",
        "address": 1073832976,
        "size": 32,
        "access": "read-write",
        "desc": "Channel/endpoint transmit buffer descriptor 2",
        "fields": [
            {
                "name": "ADDR_TX",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Transmission buffer address\n"
            },
            {
                "name": "COUNT_TX",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "Transmission byte count\n"
            }
        ]
    },
    "1073832980": {
        "name": "USBSRAM_CHEP_RXTXBD_2",
        "address": 1073832980,
        "size": 32,
        "access": "read-write",
        "desc": "Channel/endpoint receive buffer descriptor 2",
        "fields": [
            {
                "name": "ADDR_RX",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Reception buffer address\n"
            },
            {
                "name": "COUNT_RX",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "Reception byte count\n"
            },
            {
                "name": "NUM_BLOCK",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "Number of blocks\n"
            },
            {
                "name": "BLSIZE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Block size\n"
            }
        ]
    },
    "1073832984": {
        "name": "USBSRAM_CHEP_TXRXBD_3",
        "address": 1073832984,
        "size": 32,
        "access": "read-write",
        "desc": "Channel/endpoint transmit buffer descriptor 3",
        "fields": [
            {
                "name": "ADDR_TX",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Transmission buffer address\n"
            },
            {
                "name": "COUNT_TX",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "Transmission byte count\n"
            }
        ]
    },
    "1073832988": {
        "name": "USBSRAM_CHEP_RXTXBD_3",
        "address": 1073832988,
        "size": 32,
        "access": "read-write",
        "desc": "Channel/endpoint receive buffer descriptor 3",
        "fields": [
            {
                "name": "ADDR_RX",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Reception buffer address\n"
            },
            {
                "name": "COUNT_RX",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "Reception byte count\n"
            },
            {
                "name": "NUM_BLOCK",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "Number of blocks\n"
            },
            {
                "name": "BLSIZE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Block size\n"
            }
        ]
    },
    "1073832992": {
        "name": "USBSRAM_CHEP_TXRXBD_4",
        "address": 1073832992,
        "size": 32,
        "access": "read-write",
        "desc": "Channel/endpoint transmit buffer descriptor 4",
        "fields": [
            {
                "name": "ADDR_TX",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Transmission buffer address\n"
            },
            {
                "name": "COUNT_TX",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "Transmission byte count\n"
            }
        ]
    },
    "1073832996": {
        "name": "USBSRAM_CHEP_RXTXBD_4",
        "address": 1073832996,
        "size": 32,
        "access": "read-write",
        "desc": "Channel/endpoint receive buffer descriptor 4",
        "fields": [
            {
                "name": "ADDR_RX",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Reception buffer address\n"
            },
            {
                "name": "COUNT_RX",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "Reception byte count\n"
            },
            {
                "name": "NUM_BLOCK",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "Number of blocks\n"
            },
            {
                "name": "BLSIZE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Block size\n"
            }
        ]
    },
    "1073833000": {
        "name": "USBSRAM_CHEP_TXRXBD_5",
        "address": 1073833000,
        "size": 32,
        "access": "read-write",
        "desc": "Channel/endpoint transmit buffer descriptor 5",
        "fields": [
            {
                "name": "ADDR_TX",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Transmission buffer address\n"
            },
            {
                "name": "COUNT_TX",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "Transmission byte count\n"
            }
        ]
    },
    "1073833004": {
        "name": "USBSRAM_CHEP_RXTXBD_5",
        "address": 1073833004,
        "size": 32,
        "access": "read-write",
        "desc": "Channel/endpoint receive buffer descriptor 5",
        "fields": [
            {
                "name": "ADDR_RX",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Reception buffer address\n"
            },
            {
                "name": "COUNT_RX",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "Reception byte count\n"
            },
            {
                "name": "NUM_BLOCK",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "Number of blocks\n"
            },
            {
                "name": "BLSIZE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Block size\n"
            }
        ]
    },
    "1073833008": {
        "name": "USBSRAM_CHEP_TXRXBD_6",
        "address": 1073833008,
        "size": 32,
        "access": "read-write",
        "desc": "Channel/endpoint transmit buffer descriptor 6",
        "fields": [
            {
                "name": "ADDR_TX",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Transmission buffer address\n"
            },
            {
                "name": "COUNT_TX",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "Transmission byte count\n"
            }
        ]
    },
    "1073833012": {
        "name": "USBSRAM_CHEP_RXTXBD_6",
        "address": 1073833012,
        "size": 32,
        "access": "read-write",
        "desc": "Channel/endpoint receive buffer descriptor 6",
        "fields": [
            {
                "name": "ADDR_RX",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Reception buffer address\n"
            },
            {
                "name": "COUNT_RX",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "Reception byte count\n"
            },
            {
                "name": "NUM_BLOCK",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "Number of blocks\n"
            },
            {
                "name": "BLSIZE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Block size\n"
            }
        ]
    },
    "1073833016": {
        "name": "USBSRAM_CHEP_TXRXBD_7",
        "address": 1073833016,
        "size": 32,
        "access": "read-write",
        "desc": "Channel/endpoint transmit buffer descriptor 7",
        "fields": [
            {
                "name": "ADDR_TX",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Transmission buffer address\n"
            },
            {
                "name": "COUNT_TX",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "Transmission byte count\n"
            }
        ]
    },
    "1073833020": {
        "name": "USBSRAM_CHEP_RXTXBD_7",
        "address": 1073833020,
        "size": 32,
        "access": "read-write",
        "desc": "Channel/endpoint receive buffer descriptor 7",
        "fields": [
            {
                "name": "ADDR_RX",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Reception buffer address\n"
            },
            {
                "name": "COUNT_RX",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "Reception byte count\n"
            },
            {
                "name": "NUM_BLOCK",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "Number of blocks\n"
            },
            {
                "name": "BLSIZE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Block size\n"
            }
        ]
    },
    "1140880384": {
        "name": "VREFBUF_CSR",
        "address": 1140880384,
        "size": 32,
        "access": "read-write",
        "desc": "VREFBUF control and status register",
        "fields": [
            {
                "name": "ENVR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Voltage reference buffer mode enable\n"
            },
            {
                "name": "HIZ",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "High impedance mode\n"
            },
            {
                "name": "VRR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Voltage reference buffer ready"
            },
            {
                "name": "VRS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Voltage reference scale\n"
            }
        ]
    },
    "1140880388": {
        "name": "VREFBUF_CCR",
        "address": 1140880388,
        "size": 32,
        "access": "read-write",
        "desc": "VREFBUF calibration control register",
        "fields": [
            {
                "name": "TRIM",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Trimming code\n"
            }
        ]
    },
    "1073753088": {
        "name": "WWDG_CR",
        "address": 1073753088,
        "size": 32,
        "access": "read-write",
        "desc": "WWDG control register",
        "fields": [
            {
                "name": "T",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "7-bit counter (MSB to LSB)\n"
            },
            {
                "name": "WDGA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Activation bit\n"
            }
        ]
    },
    "1073753092": {
        "name": "WWDG_CFR",
        "address": 1073753092,
        "size": 32,
        "access": "read-write",
        "desc": "WWDG configuration register",
        "fields": [
            {
                "name": "W",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "7-bit window value\n"
            },
            {
                "name": "EWI",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Early wake-up interrupt enable\n"
            },
            {
                "name": "WDGTB",
                "bitOffset": 11,
                "bitWidth": 3,
                "desc": "Timer base\n"
            }
        ]
    },
    "1073753096": {
        "name": "WWDG_SR",
        "address": 1073753096,
        "size": 32,
        "access": "read-write",
        "desc": "WWDG status register",
        "fields": [
            {
                "name": "EWIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Early wake-up interrupt flag\n"
            }
        ]
    }
}