---
title: FSM (Finite State Machine)
aliases:
  - "Finite State Machine"
  - "–∫–æ–Ω–µ—á–Ω—ã–π –∞–≤—Ç–æ–º–∞—Ç"
  - "–ö–î–ê"
  - "–¥–µ—Ç–µ—Ä–º–∏–Ω–∏—Ä–æ–≤–∞–Ω–Ω—ã–π –∫–æ–Ω–µ—á–Ω—ã–π –∞–≤—Ç–æ–º–∞—Ç"
tags:
  - "#fsm"
  - "#automaton"
  - "#hardware"
  - "#software"
  - "#glossary"
path:
  - "concepts/fsm"
---

## üìå FSM

**FSM** (Finite State Machine, –∫–æ–Ω–µ—á–Ω—ã–π –∞–≤—Ç–æ–º–∞—Ç) ‚Äî —Ñ–æ—Ä–º–∞–ª—å–Ω–∞—è –º–æ–¥–µ–ª—å –≤—ã—á–∏—Å–ª–∏—Ç–µ–ª—å–Ω–æ–π —Å–∏—Å—Ç–µ–º—ã –∏–ª–∏ –ø—Ä–æ—Ü–µ—Å—Å–∞, –æ—Å–Ω–æ–≤–∞–Ω–Ω–∞—è –Ω–∞ –∫–æ–Ω–µ—á–Ω–æ–º —á–∏—Å–ª–µ —Å–æ—Å—Ç–æ—è–Ω–∏–π, –ø–µ—Ä–µ—Ö–æ–¥–∞—Ö –º–µ–∂–¥—É –Ω–∏–º–∏, –æ–ø—Ä–µ–¥–µ–ª—è–µ–º—ã—Ö –≤—Ö–æ–¥–Ω—ã–º–∏ —Å–∏–≥–Ω–∞–ª–∞–º–∏ –∏ —Ç–µ–∫—É—â–∏–º —Å–æ—Å—Ç–æ—è–Ω–∏–µ–º. FSM –æ–ø–∏—Å—ã–≤–∞–µ—Ç –ø–æ–≤–µ–¥–µ–Ω–∏–µ —Å–∏—Å—Ç–µ–º—ã –∫–∞–∫ –ø–æ—Å–ª–µ–¥–æ–≤–∞—Ç–µ–ª—å–Ω–æ—Å—Ç—å —Å–æ—Å—Ç–æ—è–Ω–∏–π –∏ —É–ø—Ä–∞–≤–ª—è—é—â–∏—Ö –ø–µ—Ä–µ—Ö–æ–¥–æ–≤, —á—Ç–æ —à–∏—Ä–æ–∫–æ –∏—Å–ø–æ–ª—å–∑—É–µ—Ç—Å—è –≤ —Ü–∏—Ñ—Ä–æ–≤–æ–π –ª–æ–≥–∏–∫–µ, –ø—Ä–æ–µ–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏–∏ –∞–ø–ø–∞—Ä–∞—Ç—É—Ä—ã, —Å–∏—Å—Ç–µ–º–∞—Ö —É–ø—Ä–∞–≤–ª–µ–Ω–∏—è, –ø—Ä–æ—Ç–æ–∫–æ–ª–∞—Ö —Å–≤—è–∑–∏, –ø—Ä–æ–≥—Ä–∞–º–º–∏—Ä–æ–≤–∞–Ω–∏–∏ –∏ –º–æ–¥–µ–ª–∏—Ä–æ–≤–∞–Ω–∏–∏ –ø—Ä–æ—Ü–µ—Å—Å–æ–≤.

---

## üß† –ö–∞–∫ —Ä–∞–±–æ—Ç–∞–µ—Ç

### –û—Å–Ω–æ–≤–Ω—ã–µ –∫–æ–º–ø–æ–Ω–µ–Ω—Ç—ã FSM

- **–ù–∞–±–æ—Ä —Å–æ—Å—Ç–æ—è–Ω–∏–π (S):** –∫–æ–Ω–µ—á–Ω—ã–π, —Ñ–∏–∫—Å–∏—Ä–æ–≤–∞–Ω–Ω—ã–π –ø–µ—Ä–µ—á–µ–Ω—å —Å–æ—Å—Ç–æ—è–Ω–∏–π, –≤ –∫–æ—Ç–æ—Ä—ã—Ö –º–æ–∂–µ—Ç –Ω–∞—Ö–æ–¥–∏—Ç—å—Å—è —Å–∏—Å—Ç–µ–º–∞.
- **–í—Ö–æ–¥–Ω–æ–π –∞–ª—Ñ–∞–≤–∏—Ç (I):** –º–Ω–æ–∂–µ—Å—Ç–≤–æ –≤–æ–∑–º–æ–∂–Ω—ã—Ö –≤—Ö–æ–¥–Ω—ã—Ö —Å–∏–≥–Ω–∞–ª–æ–≤ –∏–ª–∏ —Å–æ–±—ã—Ç–∏–π, –≤–ª–∏—è—é—â–∏—Ö –Ω–∞ –ø–µ—Ä–µ—Ö–æ–¥—ã.
- **–§—É–Ω–∫—Ü–∏—è –ø–µ—Ä–µ—Ö–æ–¥–æ–≤ (Œ¥):** –æ—Ç–æ–±—Ä–∞–∂–µ–Ω–∏–µ —Ç–µ–∫—É—â–µ–≥–æ —Å–æ—Å—Ç–æ—è–Ω–∏—è –∏ –≤—Ö–æ–¥–Ω–æ–≥–æ —Å–∏–≥–Ω–∞–ª–∞ –≤ —Å–ª–µ–¥—É—é—â–µ–µ —Å–æ—Å—Ç–æ—è–Ω–∏–µ ‚Äî  
  Œ¥: S √ó I ‚Üí S.
- **–ù–∞—á–∞–ª—å–Ω–æ–µ —Å–æ—Å—Ç–æ—è–Ω–∏–µ (s‚ÇÄ):** –æ–¥–Ω–æ –∏–∑ —Å–æ—Å—Ç–æ—è–Ω–∏–π, –≤ –∫–æ—Ç–æ—Ä–æ–º —Å–∏—Å—Ç–µ–º–∞ —Å—Ç–∞—Ä—Ç—É–µ—Ç.
- **(–û–ø—Ü–∏–æ–Ω–∞–ª—å–Ω–æ) –ù–∞–±–æ—Ä –≤—ã—Ö–æ–¥–Ω—ã—Ö —Å–∏–≥–Ω–∞–ª–æ–≤ (O):** –æ–ø—Ä–µ–¥–µ–ª—è–µ—Ç —Ä–µ–∞–∫—Ü–∏—é –∞–≤—Ç–æ–º–∞—Ç–∞.
- **(–û–ø—Ü–∏–æ–Ω–∞–ª—å–Ω–æ) –§—É–Ω–∫—Ü–∏—è –≤—ã—Ö–æ–¥–æ–≤ (Œª):** –∑–∞–≤–∏—Å–∏–º–æ—Å—Ç–∏ –≤—ã—Ö–æ–¥–∞ –æ—Ç —Å–æ—Å—Ç–æ—è–Ω–∏–π –∏–ª–∏ –ø–µ—Ä–µ—Ö–æ–¥–æ–≤ ‚Äî —Ä–∞–∑–ª–∏—á–∞—é—Ç –∞–≤—Ç–æ–º–∞—Ç—ã –ú–∏–ª–∏ –∏ –ú—É—Ä–∞.

### –ö–ª–∞—Å—Å–∏—Ñ–∏–∫–∞—Ü–∏—è FSM

- **–î–µ—Ç–µ—Ä–º–∏–Ω–∏—Ä–æ–≤–∞–Ω–Ω—ã–π –∫–æ–Ω–µ—á–Ω—ã–π –∞–≤—Ç–æ–º–∞—Ç (DFA):** –≤ –∫–∞–∂–¥–æ–º —Å–æ—Å—Ç–æ—è–Ω–∏–∏ –∏ –¥–ª—è –∫–∞–∂–¥–æ–≥–æ –≤—Ö–æ–¥–∞ –æ–ø—Ä–µ–¥–µ–ª—ë–Ω —Ä–æ–≤–Ω–æ –æ–¥–∏–Ω –ø–µ—Ä–µ—Ö–æ–¥.
- **–ù–µ–¥–µ—Ç–µ—Ä–º–∏–Ω–∏—Ä–æ–≤–∞–Ω–Ω—ã–π –∫–æ–Ω–µ—á–Ω—ã–π –∞–≤—Ç–æ–º–∞—Ç (NFA):** –º–æ–∂–µ—Ç –∏–º–µ—Ç—å –Ω–µ—Å–∫–æ–ª—å–∫–æ –ø–µ—Ä–µ—Ö–æ–¥–æ–≤ –ø–æ –æ–¥–Ω–æ–º—É –≤—Ö–æ–¥—É –∏–ª–∏ –ø–µ—Ä–µ—Ö–æ–¥—ã –±–µ–∑ –≤—Ö–æ–¥–∞ (Œµ-–ø–µ—Ä–µ—Ö–æ–¥—ã).
- **–ê–≤—Ç–æ–º–∞—Ç –ú—É—Ä–∞:** –≤—ã—Ö–æ–¥—ã –∑–∞–≤–∏—Å—è—Ç —Ç–æ–ª—å–∫–æ –æ—Ç —Å–æ—Å—Ç–æ—è–Ω–∏—è.
- **–ê–≤—Ç–æ–º–∞—Ç –ú–∏–ª–∏:** –≤—ã—Ö–æ–¥—ã –∑–∞–≤–∏—Å—è—Ç –æ—Ç —Å–æ—Å—Ç–æ—è–Ω–∏—è –∏ –≤—Ö–æ–¥–∞.

---

### –§–æ—Ä–º–∞–ª—å–Ω–æ–µ –æ–ø–∏—Å–∞–Ω–∏–µ

FSM –º–æ–∂–Ω–æ —Ñ–æ—Ä–º–∞–ª–∏–∑–æ–≤–∞—Ç—å –∫–∞–∫ –∫–æ—Ä—Ç–µ–∂:

\[
FSM = (S, I, O, \delta, \lambda, s_0)
\]

- \(S\) ‚Äî –∫–æ–Ω–µ—á–Ω–æ–µ –º–Ω–æ–∂–µ—Å—Ç–≤–æ —Å–æ—Å—Ç–æ—è–Ω–∏–π,
- \(I\) ‚Äî –º–Ω–æ–∂–µ—Å—Ç–≤–æ –≤—Ö–æ–¥–Ω—ã—Ö —Å–∏–º–≤–æ–ª–æ–≤,
- \(O\) ‚Äî –º–Ω–æ–∂–µ—Å—Ç–≤–æ –≤—ã—Ö–æ–¥–Ω—ã—Ö —Å–∏–º–≤–æ–ª–æ–≤,
- \(\delta: S \times I \to S\) ‚Äî —Ñ—É–Ω–∫—Ü–∏—è –ø–µ—Ä–µ—Ö–æ–¥–∞,
- \(\lambda: S \to O\) (–¥–ª—è –∞–≤—Ç–æ–º–∞—Ç–∞ –ú—É—Ä–∞) –∏–ª–∏ \(\lambda: S \times I \to O\) (–¥–ª—è –∞–≤—Ç–æ–º–∞—Ç–∞ –ú–∏–ª–∏),
- \(s_0 \in S\) ‚Äî –Ω–∞—á–∞–ª—å–Ω–æ–µ —Å–æ—Å—Ç–æ—è–Ω–∏–µ.

---

### –†–∞–±–æ—Ç–∞ FSM

1. –°–∏—Å—Ç–µ–º–∞ —Å—Ç–∞—Ä—Ç—É–µ—Ç –∏–∑ —Å–æ—Å—Ç–æ—è–Ω–∏—è \(s_0\).
2. –ü—Ä–∏ –ø–æ—Å—Ç—É–ø–ª–µ–Ω–∏–∏ –≤—Ö–æ–¥–Ω–æ–≥–æ —Å–∏–≥–Ω–∞–ª–∞ \(i \in I\), —Å–∏—Å—Ç–µ–º–∞ –ø–æ —Ñ—É–Ω–∫—Ü–∏–∏ \(\delta\) –ø–µ—Ä–µ—Ö–æ–¥–∏—Ç –≤ —Å–æ—Å—Ç–æ—è–Ω–∏–µ \(s' = \delta(s, i)\).
3. –í –∑–∞–≤–∏—Å–∏–º–æ—Å—Ç–∏ –æ—Ç —Ç–∏–ø–∞ –∞–≤—Ç–æ–º–∞—Ç–∞, —Ñ–æ—Ä–º–∏—Ä—É–µ—Ç—Å—è –≤—ã—Ö–æ–¥–Ω–æ–π —Å–∏–≥–Ω–∞–ª \(o = \lambda(s)\) –∏–ª–∏ \(o = \lambda(s, i)\).
4. –ü—Ä–æ—Ü–µ—Å—Å –ø–æ–≤—Ç–æ—Ä—è–µ—Ç—Å—è –ø—Ä–∏ –Ω–æ–≤—ã—Ö –≤—Ö–æ–¥–Ω—ã—Ö –¥–∞–Ω–Ω—ã—Ö.

---

### –°—Ö–µ–º–∞ FSM (–ø—Ä–æ—Å—Ç–æ–π –ø—Ä–∏–º–µ—Ä –∞–≤—Ç–æ–º–∞—Ç –ú—É—Ä–∞)

```mermaid
flowchart TD
    S0["S0: Initial"]
    S1["S1"]
    S2["S2"]
    S3["S3"]

    S0 -- "input=0" --> S0
    S0 -- "input=1" --> S1
    S1 -- "input=0" --> S2
    S1 -- "input=1" --> S1
    S2 -- "input=0" --> S0
    S2 -- "input=1" --> S3
    S3 -- "input=0" --> S2
    S3 -- "input=1" --> S1
````

---

### –†–∞—Å—à–∏—Ä–µ–Ω–Ω–∞—è —Å—Ö–µ–º–∞ FSM —Å –≤—Ö–æ–¥–∞–º–∏ –∏ –≤—ã—Ö–æ–¥–∞–º–∏

```mermaid
stateDiagram-v2
    [*] --> S0
    S0 --> S1 : input=1 / output=0
    S1 --> S2 : input=0 / output=1
    S2 --> S0 : input=0 / output=0
    S2 --> S3 : input=1 / output=1
    S3 --> S2 : input=0 / output=0
    S3 --> S1 : input=1 / output=1
```

---

## ‚öôÔ∏è –ì–¥–µ –ø—Ä–∏–º–µ–Ω—è–µ—Ç—Å—è

- **–ê–ø–ø–∞—Ä–∞—Ç–Ω–æ–µ –ø—Ä–æ–µ–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ:** —É–ø—Ä–∞–≤–ª–µ–Ω–∏–µ —Ü–∏—Ñ—Ä–æ–≤—ã–º–∏ —Å—Ö–µ–º–∞–º–∏, –º–∏–∫—Ä–æ–ø—Ä–æ—Ü–µ—Å—Å–æ—Ä–∞–º–∏, —à–∏–Ω–∞–º–∏, –ø—Ä–æ—Ç–æ–∫–æ–ª–∞–º–∏ –ø–µ—Ä–µ–¥–∞—á–∏, –∫–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä–∞–º–∏ –ø–∞–º—è—Ç–∏.
    
- **–°–∏—Å—Ç–µ–º—ã –≤–≤–æ–¥–∞-–≤—ã–≤–æ–¥–∞:** USB, Ethernet, SPI, I2C, UART ‚Äî –≤ –ø—Ä–æ—Ç–æ–∫–æ–ª–∞—Ö –∏ –∏—Ö –∫–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä–∞—Ö.
    
- **–ü—Ä–æ–≥—Ä–∞–º–º–∏—Ä–æ–≤–∞–Ω–∏–µ:** –∞–Ω–∞–ª–∏–∑ –ª–µ–∫—Å–∏–∫–∏ –∏ —Å–∏–Ω—Ç–∞–∫—Å–∏—Å–∞, —Ä–∞—Å–ø–æ–∑–Ω–∞–≤–∞–Ω–∏–µ –ø–∞—Ç—Ç–µ—Ä–Ω–æ–≤, UI, –∏–≥—Ä–æ–≤—ã–µ –º–µ—Ö–∞–Ω–∏–∫–∏.
    
- **–ê–≤—Ç–æ–º–∞—Ç–∏–∫–∞ –∏ —Ä–æ–±–æ—Ç–æ—Ç–µ—Ö–Ω–∏–∫–∞:** —É–ø—Ä–∞–≤–ª–µ–Ω–∏–µ –ø—Ä–æ—Ü–µ—Å—Å–∞–º–∏, —Å–∏–≥–Ω–∞–ª–∏–∑–∞—Ü–∏—è, –¥–∞—Ç—á–∏–∫–∏, –º–∞—à–∏–Ω—ã —Å–æ—Å—Ç–æ—è–Ω–∏–π.
    
- **–ö–æ–º–ø–∏–ª—è—Ç–æ—Ä—ã:** –ø–æ—Å—Ç—Ä–æ–µ–Ω–∏–µ –ø–∞—Ä—Å–µ—Ä–æ–≤, —Ä–µ–≥—É–ª—è—Ä–Ω—ã—Ö –≤—ã—Ä–∞–∂–µ–Ω–∏–π.
    
- **–°–∏—Å—Ç–µ–º—ã —Ä–µ–∞–ª—å–Ω–æ–≥–æ –≤—Ä–µ–º–µ–Ω–∏ –∏ RTOS:** –ø–ª–∞–Ω–∏—Ä–æ–≤—â–∏–∫–∏, —Ç–∞–π–º–µ—Ä—ã, –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏—è.
    
- **–¢–µ—Å—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ –∏ –º–æ–¥–µ–ª–∏—Ä–æ–≤–∞–Ω–∏–µ:** –ø—Ä–æ–≤–µ—Ä–∫–∞ –ª–æ–≥–∏–∫–∏, —Ñ–æ—Ä–º–∞–ª—å–Ω—ã–µ –º–µ—Ç–æ–¥—ã.
    

---

## ‚úÖ –ü—Ä–µ–∏–º—É—â–µ—Å—Ç–≤–∞

- **–î–µ—Ç–µ—Ä–º–∏–Ω–∏—Ä–æ–≤–∞–Ω–Ω–æ—Å—Ç—å –∏ –ø—Ä–µ–¥—Å–∫–∞–∑—É–µ–º–æ—Å—Ç—å:** —á—ë—Ç–∫–∏–µ —Å–æ—Å—Ç–æ—è–Ω–∏—è –∏ –ø–µ—Ä–µ—Ö–æ–¥—ã, –ª–µ–≥–∫–æ –∞–Ω–∞–ª–∏–∑–∏—Ä–æ–≤–∞—Ç—å –∏ —Ç–µ—Å—Ç–∏—Ä–æ–≤–∞—Ç—å.
    
- **–ü—Ä–æ—Å—Ç–æ—Ç–∞ —Ä–µ–∞–ª–∏–∑–∞—Ü–∏–∏:** –≤ —Ü–∏—Ñ—Ä–æ–≤–æ–π –ª–æ–≥–∏–∫–µ, –∞–ø–ø–∞—Ä–∞—Ç—É—Ä–µ, –ü–û.
    
- **–ú–æ–¥—É–ª—å–Ω–æ—Å—Ç—å:** FSM –ª–µ–≥–∫–æ —Ä–∞–∑–±–∏–≤–∞—é—Ç—Å—è –Ω–∞ –ø–æ–¥–º–æ–¥—É–ª–∏.
    
- **–í—ã—Å–æ–∫–∞—è —Å–∫–æ—Ä–æ—Å—Ç—å —Ä–∞–±–æ—Ç—ã:** –ø–æ–¥—Ö–æ–¥–∏—Ç –¥–ª—è –∞–ø–ø–∞—Ä–∞—Ç–Ω—ã—Ö —Ä–µ–∞–ª–∏–∑–∞—Ü–∏–π —Å –º–∞–ª—ã–º–∏ –∑–∞–¥–µ—Ä–∂–∫–∞–º–∏.
    
- **–£–Ω–∏–≤–µ—Ä—Å–∞–ª—å–Ω–æ—Å—Ç—å:** –ø—Ä–∏–º–µ–Ω—è–µ—Ç—Å—è –≤–æ –º–Ω–æ–∂–µ—Å—Ç–≤–µ –æ–±–ª–∞—Å—Ç–µ–π, –æ—Ç –∂–µ–ª–µ–∑–∞ –¥–æ –∞–ª–≥–æ—Ä–∏—Ç–º–æ–≤.
    

---

## ‚ùå –ù–µ–¥–æ—Å—Ç–∞—Ç–∫–∏

- **–û–≥—Ä–∞–Ω–∏—á–µ–Ω–Ω–æ—Å—Ç—å:** –∫–æ–Ω–µ—á–Ω–æ–µ —á–∏—Å–ª–æ —Å–æ—Å—Ç–æ—è–Ω–∏–π –æ–≥—Ä–∞–Ω–∏—á–∏–≤–∞–µ—Ç —Å–ª–æ–∂–Ω–æ—Å—Ç—å –º–æ–¥–µ–ª–∏.
    
- **–ö–æ–º–±–∏–Ω–∞—Ç–æ—Ä–Ω—ã–π –≤–∑—Ä—ã–≤:** –∫–æ–ª–∏—á–µ—Å—Ç–≤–æ —Å–æ—Å—Ç–æ—è–Ω–∏–π –º–æ–∂–µ—Ç —Ä–∞—Å—Ç–∏ —ç–∫—Å–ø–æ–Ω–µ–Ω—Ü–∏–∞–ª—å–Ω–æ –ø—Ä–∏ —É—Å–ª–æ–∂–Ω–µ–Ω–∏–∏ —Å–∏—Å—Ç–µ–º—ã.
    
- **–¢—Ä—É–¥–Ω–æ—Å—Ç–∏ –º–∞—Å—à—Ç–∞–±–∏—Ä–æ–≤–∞–Ω–∏—è:** –±–æ–ª—å—à–∏–µ FSM —Ç—è–∂–µ–ª–æ —á–∏—Ç–∞—Ç—å, –ø–æ–¥–¥–µ—Ä–∂–∏–≤–∞—Ç—å, –æ–ø—Ç–∏–º–∏–∑–∏—Ä–æ–≤–∞—Ç—å.
    
- **–û—Ç—Å—É—Ç—Å—Ç–≤–∏–µ –ø–∞–º—è—Ç–∏:** FSM –Ω–µ —Ö—Ä–∞–Ω–∏—Ç –∏—Å—Ç–æ—Ä–∏—é, –∫—Ä–æ–º–µ —Ç–µ–∫—É—â–µ–≥–æ —Å–æ—Å—Ç–æ—è–Ω–∏—è (–¥–ª—è —Å–ª–æ–∂–Ω—ã—Ö –∑–∞–¥–∞—á –Ω—É–∂–Ω–∞ —Ä–∞—Å—à–∏—Ä–µ–Ω–Ω–∞—è –ª–æ–≥–∏–∫–∞).
    
- **–ù–µ–≤–æ–∑–º–æ–∂–Ω–æ—Å—Ç—å –æ–ø–∏—Å–∞—Ç—å –≤—Å–µ –≤—ã—á–∏—Å–ª–∏–º—ã–µ —Ñ—É–Ω–∫—Ü–∏–∏:** –ø–æ —Å—Ä–∞–≤–Ω–µ–Ω–∏—é —Å –¢—å—é—Ä–∏–Ω–≥-–º–∞—à–∏–Ω–æ–π.
    

---

## üîó –°–≤—è–∑–∞–Ω–Ω—ã–µ —Ç–µ—Ö–Ω–æ–ª–æ–≥–∏–∏

[[Microcontroller]], [[CPU]], [[State Machine]], [[VHDL]], [[Verilog]], [[HDL]], [[Protocol]], [[RTOS]], [[FSM#Mealy]], [[FSM#Moore]], [[Formal Verification]], [[Parser]], [[Compiler]], [[FPGA]]

---

## –†–µ–∑—é–º–µ

FSM ‚Äî —Ñ—É–Ω–¥–∞–º–µ–Ω—Ç–∞–ª—å–Ω–∞—è –º–æ–¥–µ–ª—å –¥–ª—è –æ–ø–∏—Å–∞–Ω–∏—è –¥–∏—Å–∫—Ä–µ—Ç–Ω—ã—Ö —Å–∏—Å—Ç–µ–º —Å –∫–æ–Ω–µ—á–Ω—ã–º —á–∏—Å–ª–æ–º —Å–æ—Å—Ç–æ—è–Ω–∏–π –∏ –ø–µ—Ä–µ—Ö–æ–¥–æ–≤, —à–∏—Ä–æ–∫–æ –∏—Å–ø–æ–ª—å–∑—É–µ–º–∞—è –≤ –∞–ø–ø–∞—Ä–∞—Ç—É—Ä–µ –∏ –ø—Ä–æ–≥—Ä–∞–º–º–∏—Ä–æ–≤–∞–Ω–∏–∏. –ü–æ–∑–≤–æ–ª—è–µ—Ç —Å—Ç—Ä—É–∫—Ç—É—Ä–∏—Ä–æ–≤–∞—Ç—å –ø–æ–≤–µ–¥–µ–Ω–∏–µ —Å–∏—Å—Ç–µ–º, —Ä–µ–∞–ª–∏–∑–æ–≤—ã–≤–∞—Ç—å –ø—Ä–æ—Ç–æ–∫–æ–ª—ã, –∫–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä—ã –∏ –∞–ª–≥–æ—Ä–∏—Ç–º—ã —É–ø—Ä–∞–≤–ª–µ–Ω–∏—è —Å —è—Å–Ω–æ–π –ª–æ–≥–∏–∫–æ–π –ø–µ—Ä–µ—Ö–æ–¥–æ–≤. –û–≥—Ä–∞–Ω–∏—á–µ–Ω–∞ –ø–æ –æ–±—ä—ë–º—É –ø–∞–º—è—Ç–∏ –∏ —Å–ª–æ–∂–Ω–æ—Å—Ç—è–º, –Ω–æ –ø—Ä–∏ –≥—Ä–∞–º–æ—Ç–Ω–æ–º –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏–∏ –æ–±–µ—Å–ø–µ—á–∏–≤–∞–µ—Ç –Ω–∞–¥—ë–∂–Ω–æ—Å—Ç—å –∏ –ø—Ä–µ–¥—Å–∫–∞–∑—É–µ–º–æ—Å—Ç—å —Ä–∞–±–æ—Ç—ã.

---

### –ü—Ä–∏–º–µ—Ä—ã –∫–æ–¥–∞

#### VHDL: –ø—Ä–æ—Å—Ç–æ–π FSM –Ω–∞ 3 —Å–æ—Å—Ç–æ—è–Ω–∏—è

```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity fsm_example is
    Port ( clk : in STD_LOGIC;
           rst : in STD_LOGIC;
           input_signal : in STD_LOGIC;
           output_signal : out STD_LOGIC);
end fsm_example;

architecture Behavioral of fsm_example is
    type state_type is (S0, S1, S2);
    signal state, next_state : state_type;
begin
    process(clk, rst)
    begin
        if rst = '1' then
            state <= S0;
        elsif rising_edge(clk) then
            state <= next_state;
        end if;
    end process;

    process(state, input_signal)
    begin
        case state is
            when S0 =>
                if input_signal = '1' then
                    next_state <= S1;
                else
                    next_state <= S0;
                end if;
            when S1 =>
                if input_signal = '0' then
                    next_state <= S2;
                else
                    next_state <= S1;
                end if;
            when S2 =>
                next_state <= S0;
            when others =>
                next_state <= S0;
        end case;
    end process;

    output_signal <= '1' when state = S2 else '0';
end Behavioral;
```

#### C: –ø—Ä–æ–≥—Ä–∞–º–º–Ω–∞—è —Ä–µ–∞–ª–∏–∑–∞—Ü–∏—è FSM

```c
typedef enum {S0, S1, S2} State;

State fsm(State current, int input) {
    switch(current) {
        case S0:
            return (input == 1) ? S1 : S0;
        case S1:
            return (input == 0) ? S2 : S1;
        case S2:
            return S0;
        default:
            return S0;
    }
}

int main() {
    State state = S0;
    int inputs[] = {0,1,0,1,0};
    for (int i = 0; i < 5; i++) {
        state = fsm(state, inputs[i]);
        printf("State: %d\n", state);
    }
    return 0;
}
```

---

**–ò—Å—Ç–æ—á–Ω–∏–∫–∏:**  
Hopcroft & Ullman "Introduction to Automata Theory", IEEE Std 1016 (UML State Machine), Harel "Statecharts", osdev.org, habr.com, –í–∏–∫–∏–ø–µ–¥–∏—è, Xilinx/Altera FPGA docs, ARM Cortex-M docs, VHDL/Verilog textbooks, ACM publications.