// Seed: 401555232
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1'b0;
  id_4(
      .id_0(id_3), .id_1(1)
  ); id_5(
      .id_0(~id_1),
      .id_1(id_1),
      .id_2(id_3),
      .id_3(1),
      .id_4(1),
      .id_5(id_4),
      .id_6(1),
      .id_7(id_4),
      .id_8(1),
      .id_9(1),
      .id_10(1),
      .id_11(1),
      .id_12(id_1),
      .id_13(id_2),
      .id_14(id_3),
      .id_15(1'b0),
      .id_16(id_1 | 1)
  );
endmodule
module module_1 (
    input  wire  id_0,
    output uwire id_1
    , id_4,
    input  tri1  id_2
);
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  assign modCall_1.id_2 = 0;
endmodule
