{"vcs1":{"timestamp_begin":1750454218.397636771, "rt":1.00, "ut":0.45, "st":0.11}}
{"vcselab":{"timestamp_begin":1750454219.494629125, "rt":0.75, "ut":0.21, "st":0.09}}
{"link":{"timestamp_begin":1750454220.319804163, "rt":0.20, "ut":0.14, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750454218.013351266}
{"VCS_COMP_START_TIME": 1750454218.013351266}
{"VCS_COMP_END_TIME": 1750454223.171795948}
{"VCS_USER_OPTIONS": "-R -sverilog tb_1.sv -debug_access+all -full64"}
{"vcs1": {"peak_mem": 2552723}}
{"stitch_vcselab": {"peak_mem": 2552782}}
