/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [17:0] celloutsig_0_5z;
  reg [4:0] celloutsig_0_6z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [16:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire [27:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(celloutsig_0_3z & in_data[3]);
  assign celloutsig_0_3z = ~(celloutsig_0_0z & celloutsig_0_0z);
  assign celloutsig_0_2z = ~celloutsig_0_0z;
  assign celloutsig_1_19z = ~celloutsig_1_12z[12];
  assign celloutsig_0_9z = ~((celloutsig_0_4z | celloutsig_0_2z) & celloutsig_0_5z[12]);
  assign celloutsig_0_13z = { celloutsig_0_6z[4:1], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z } / { 1'h1, celloutsig_0_6z[3:0], celloutsig_0_3z, celloutsig_0_1z[3:1], in_data[0] };
  assign celloutsig_1_1z = { in_data[131:119], celloutsig_1_0z } / { 1'h1, in_data[140:128] };
  assign celloutsig_1_18z = { in_data[190:170], celloutsig_1_4z } >= celloutsig_1_15z[24:3];
  assign celloutsig_1_8z = { in_data[153:145], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_3z } > { celloutsig_1_1z[12:1], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_0z = in_data[114:101] <= in_data[110:97];
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z } <= { in_data[190:176], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_4z = in_data[136:130] <= { in_data[152:147], celloutsig_1_2z };
  assign celloutsig_0_5z = { in_data[46:35], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z } * in_data[29:12];
  assign celloutsig_1_13z = { celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_0z } * { celloutsig_1_12z[1:0], celloutsig_1_9z, celloutsig_1_10z };
  assign celloutsig_1_15z = { in_data[106:103], celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_7z } * { celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_13z };
  assign celloutsig_0_12z = celloutsig_0_0z ? { celloutsig_0_1z[2:1], celloutsig_0_2z, 1'h1 } : { celloutsig_0_6z[0], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_1_6z = { in_data[150:145], celloutsig_1_2z } != in_data[121:115];
  assign celloutsig_1_5z = | { celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_7z = | { celloutsig_1_3z, in_data[111:107] };
  assign celloutsig_1_10z = | { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, in_data[172:163] };
  assign celloutsig_0_0z = ~^ in_data[75:69];
  assign celloutsig_1_2z = ~^ in_data[145:136];
  assign celloutsig_1_9z = ~^ { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_1z = in_data[87:84] >> in_data[9:6];
  always_latch
    if (clkin_data[32]) celloutsig_0_6z = 5'h00;
    else if (celloutsig_1_18z) celloutsig_0_6z = { celloutsig_0_5z[17:14], celloutsig_0_2z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_12z = 17'h00000;
    else if (clkin_data[0]) celloutsig_1_12z = { celloutsig_1_1z[13:2], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_9z };
  assign { out_data[128], out_data[96], out_data[35:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
