{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699415442186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699415442187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  7 21:50:42 2023 " "Processing started: Tue Nov  7 21:50:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699415442187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699415442187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Comparison -c Comparison " "Command: quartus_map --read_settings_files=on --write_settings_files=off Comparison -c Comparison" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699415442187 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699415442400 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699415442400 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \";\", or \"is\" Comparison.vhd(20) " "VHDL syntax error at Comparison.vhd(20) near text \"begin\";  expecting \";\", or \"is\"" {  } { { "Comparison.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Comparisson/Comparison.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699415454070 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"or\";  expecting \"<=\" Comparison.vhd(22) " "VHDL syntax error at Comparison.vhd(22) near text \"or\";  expecting \"<=\"" {  } { { "Comparison.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Comparisson/Comparison.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699415454070 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" Comparison.vhd(22) " "VHDL syntax error at Comparison.vhd(22) near text \"then\";  expecting \"<=\"" {  } { { "Comparison.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Comparisson/Comparison.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699415454070 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement Comparison.vhd(32) " "VHDL syntax error at Comparison.vhd(32) near text \"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement" {  } { { "Comparison.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Comparisson/Comparison.vhd" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699415454070 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" Comparison.vhd(32) " "VHDL syntax error at Comparison.vhd(32) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "Comparison.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Comparisson/Comparison.vhd" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699415454070 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement Comparison.vhd(36) " "VHDL syntax error at Comparison.vhd(36) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement" {  } { { "Comparison.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Comparisson/Comparison.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699415454070 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" Comparison.vhd(36) " "VHDL syntax error at Comparison.vhd(36) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "Comparison.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Comparisson/Comparison.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699415454070 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement Comparison.vhd(40) " "VHDL syntax error at Comparison.vhd(40) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement" {  } { { "Comparison.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Comparisson/Comparison.vhd" 40 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699415454070 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" Comparison.vhd(44) " "VHDL syntax error at Comparison.vhd(44) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "Comparison.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Comparisson/Comparison.vhd" 44 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699415454070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Comparison.vhd 0 0 " "Found 0 design units, including 0 entities, in source file Comparison.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699415454071 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "411 " "Peak virtual memory: 411 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699415454176 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov  7 21:50:54 2023 " "Processing ended: Tue Nov  7 21:50:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699415454176 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699415454176 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699415454176 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699415454176 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 1  " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699415454874 ""}
