

#ifdef __cplusplus
extern "C" {
#endif

//#include <OSAL.h>
#include <linux/kernel.h>
#include <linux/slab.h>
#include <linux/delay.h>
//#include <rtk_kdriver/rtk_crt.h>
#include <mach/io.h>
#include <mach/rtk_log.h>


#include "rtk_tv_fe_types.h"
#include "tv_osal.h"
//#include "rbusCRTReg.h"
#include "rbus/ifd_108_reg.h"
#include "rbus/ifd49_reg.h"
#include "rbus/ifd27_reg.h"
#include "rbus/vd_ifd_input_reg.h"
#include "rbus/vd_ifd_input_108_reg.h"
#include "rbus/vdtop_reg.h"
#include "rbus/pll27x_reg_reg.h"
#include "rbus/tv_sb1_ana_reg.h"
#include "ifd_table.h"
#include "ifd_agc.h"
#include "ifd_analog.h"
#include "ifd_cr.h"
#include "ifd_video.h"
#ifdef CONFIG_KDRIVER_USE_NEW_COMMON
#include "demod/demodcomm/kadp_audio_atv.h"
#else
#include "kadp_audio_atv.h"
#endif
//#include <tvscalercontrol/vdc/video.h>

//#include <Platform_Lib/TSDControl/audio_atv.h>

/***Data Types**********************************************************************/
#ifndef UINT8
typedef unsigned char  UINT8;
#endif
#ifndef UINT16
typedef unsigned short UINT16;
#endif
#ifndef UINT32
typedef unsigned int   UINT32;
#endif
#ifndef INT8
typedef  char INT8;
#endif
#ifndef INT16
typedef  short INT16;
#endif
#ifndef INT32
typedef  int INT32;
#endif
#ifndef BOOL
typedef int BOOL;
//typedef unsigned char BOOL;
#endif

//unsigned char BOOL;

/*
	typedef signed char         INT8;
	typedef unsigned char  UINT8;
	typedef unsigned short UINT16;
	typedef unsigned int   UINT32;
	typedef  int INT32;
*/


//#define rtd_outl(addr, value)   pli_writeReg32(addr, value)
//#define rtd_inl(addr)           pli_readReg32(addr)
//#define rtd_maskl(addr, mask, value)    rtd_outl(addr, ((rtd_inl(addr) & mask) | value))
#define _BIT(x)       (1UL <<x)


#ifndef _TRUE
#define _TRUE 1
#endif
#ifndef _FALSE
#define _FALSE 0
#endif


#define ScalerTimer_DelayXms(mSec)	tv_osal_msleep(mSec)
#define ScalerTimer_DelayXus(uSec)	tv_osal_usleep(uSec)

//IFD
#define IFD_ENABLE  (1)
#define IFD_DISABLE (0)
#define CR_BPF_TABLE_NUM (11)
#define CR_BPF_TABLE_SIZE (41)
#define GP_BPF_TABLE_SIZE (34)
#define OUPUT_LPF_TABLE_SIZE (96)
#define DOWN_SAMPLE_LPF_TABLE_SIZE (18)
#define EQ_TABLE_SIZE (32)
#define PGA_TABLE_SIZE (144)
#define IFD_FLASH_MAGIC_CODE					0x69666421
#define IFD_CRLOCK_THR_RATIO	0x10UL
#define IFD_FREQ_UNIT KHz*10
#define INPUT_FILTER_TABLE_SIZE (72)

#define	IFD_AGC_KRF						0x400UL
//#define	IFD_CR_OFFSET_SAT					0x0000A6DFUL  //550K
//#define	IFD_CR_OFFSET_SAT					0x0000E38EUL  //750K
//#define	IFD_CR_OFFSET_SAT					0x0001230CUL  //950K
#define	IFD_CR_OFFSET_SAT					0x00013E93UL  //1050K
#define	IFD_CLAMP_MAX_THD				0x1fffUL
#define	IFD_CLAMP_MIN_THD				0x3500UL
#define	IFD_CLAMP_MID_THD_NEG			0x3a00UL
#define	IFD_CLAMP_MID_THD_POS			0x0100UL
#define	IFD_UNLOCK_MAX_DEC_CNT			0x20UL
#define	IFD_LOCK_MAX_DEC_CNT				0x20UL
#define	IFD_UNLOCK_MAX2_DEC_CNT			0x10UL
#define	IFD_LOCK_MAX2_DEC_CNT			0x10UL
//#define	IFD_PEAK_DEC_CNT					0xdb0UL
//#define	IFD_PEAK2_DEC_CNT					0xdb0UL
#define	IFD_LOOP1_AGC_LOCK_IN_THD		0x10UL
#define	IFD_LOOP1_AGC_LOCK_OUT_THD		0x18UL
#define	IFD_LOOP2_AGC_LOCK_IN_THD		0x10UL
#define	IFD_LOOP2_AGC_LOCK_OUT_THD		0x18UL
#define	IFD_AGC_2STEP_DGAIN_LOW_THD	0x7f00UL
#define	IFD_AGC_2STEP_DGAIN_HIGH_THD	0xfff0UL
#define	IFD_AGC_2STEP_PGA_STEP              	0x04UL
#define	IFD_VSmode1_Hstart_NTSC			0xadUL
#define	IFD_VSmode1_Hend_NTSC			0xbdUL
#define	IFD_VSmode1_Vstart_NTSC			0x0100UL //@@@
#define	IFD_VSmode1_Vend_NTSC			0x0150UL //@@@
#define	IFD_VSmode1_Hstart_PAL			0xb5UL
#define	IFD_VSmode1_Hend_PAL				0xc5UL
#define	IFD_VSmode1_Vstart_PAL			0x8080UL
#define	IFD_VSmode1_Vend_PAL				0x0993UL
#define	IFD_VSmode1_Hstart_SECAM			0xa4UL
#define	IFD_VSmode1_Hend_SECAM			0xb5UL
#define	IFD_VSmode1_Vstart_SECAM			0x8180UL//0x8080UL
#define	IFD_VSmode1_Vend_SECAM			0x0850UL//0x0993UL
#define	IFD_OUTPUTLPF_VSYNC_START_PAL	0x8200UL
#define	IFD_OUTPUTLPF_VSYNC_END_PAL		0x0E00UL
#define	IFD_OUTPUTLPF_VSYNC_START_NTSC	0x6c00UL
#define	IFD_OUTPUTLPF_VSYNC_END_NTSC	0x0200UL
#define	IFD_OUTPUTLPF_VSYNC_START_SECAM 0x8200UL
#define	IFD_OUTPUTLPF_VSYNC_END_SECAM	0x0E00UL
#define	IFD_CR_VSYNC_START_PAL	0x8200UL
#define	IFD_CR_VSYNC_END_PAL		0x0200UL
#define	IFD_CR_VSYNC_START_NTSC	0x6c00UL
#define	IFD_CR_VSYNC_END_NTSC	0x0200UL
#define	IFD_CR_VSYNC_START_SECAM 0x8200UL
#define	IFD_CR_VSYNC_END_SECAM	0x0200UL
#define   IFD_NONSTD_STABLE_CNTNUM 10
#define   IFD_NONSTD_DGAIN_200 0x36b
#define   IFD_NONSTD_DGAIN_50 0x4cf
#define   IFD_NONSTD_DGAIN_THR 0x10
#define   IFD_PRE_DISTORTION_RF_THD  400
#define   IFD_PRE_DISTORTION_PGA_THD	120
#define   IFD_PRE_DISTORTION_DGAIN_THD      5000
#define	IFD_CR_FREQ_ERROR_AVG_VINTERVAL 0x10
#define	IFD_CR_FREQ_ERROR_AVG_INTERVAL 0x200
#define	IFD_CR_FREQ_ERROR_AVG_LENGTH 0x2
#define	IFD_CR_FREQ_ERROR_AVG_LINEBASE 0x0
#define	IFD_CR_PHASE_ERROR_AVG_INTERVAL 0x200
#define	IFD_CR_PHASE_ERROR_AVG_LENGTH 0x2
#define	IFD_CR_PHASE_ERROR_AVG_LINEBASE 0x0

#define ZNTSC				0x10
#define ZPAL_M				0x11
#define ZNTSC_50			0x12
#define ZPAL_N				0x13
#define ZNTSC_443			0x14
#define ZPAL_60				0x15
#define ZPAL_I				0x16
#define ZSECAM				0x17
#define ZSECAML				0x27
#define ZSECAMLA 			0x37
#define ZAUTO				0x18
#define ZMODE_ERROR		0x19
#define ZCR_NOT_LOCK		0x1A
#define ZHV_NOT_LOCK		0x1B
#define ZFRQ_NOT_IN_BAND    0x1C
#define ZMODE_525_STD		0x1D
#define ZPAL_L                       0x1E
#define ZFM_RADIO			0x1F
#define ZPAL_DK_MONO		0x20



//CR Shift En Config For Select CR BPF
#undef CONFIG_IFD_CR_SHIFT_EN


typedef struct {
	UINT16	CrBpf_Table[IFD_CR_BPF_TABLE_SIZE];
} StructCrBpfNew;

typedef enum _TUNER_AGCTYPE_SEL {
	TUNER_NONE_IC_RFAGC = 0,
	TUNER_RFAGC_IC_IFAGC,
	TUNER_NONE_IC_RFAGC_IFAGC,
} TUNER_AGCTYPE_SEL;

/////Todd

typedef enum  {
	IFD_AGC_DOUBLE_NOIFAMP_PGA = 0,
	IFD_AGC_DOUBLE_IFAMP_NOPGA,
	IFD_AGC_DOUBLE_IFAMP_FIXPGA,
	IFD_AGC_2STEP_NOIFAMP_PGA,
	IFD_AGC_2STEP_IFAMP_NOPGA,
} IFD_MODE_AGC_PGA_CONFIG;

typedef enum  {
	IFD_MODE_AGC_PGA_FIXGAIN_LEVEL_N7DB = -8,
	IFD_MODE_AGC_PGA_FIXGAIN_LEVEL_N6DB = -7,
	IFD_MODE_AGC_PGA_FIXGAIN_LEVEL_N5DB = -6,
	IFD_MODE_AGC_PGA_FIXGAIN_LEVEL_N4DB = -5,
	IFD_MODE_AGC_PGA_FIXGAIN_LEVEL_N3DB = -4,
	IFD_MODE_AGC_PGA_FIXGAIN_LEVEL_N2DB = -3,
	IFD_MODE_AGC_PGA_FIXGAIN_LEVEL_N1DB = -2,
	IFD_MODE_AGC_PGA_FIXGAIN_LEVEL_2P5DB = -1,
	IFD_MODE_AGC_PGA_FIXGAIN_LEVEL_6DB = 0,
	IFD_MODE_AGC_PGA_FIXGAIN_LEVEL_7DB = 1,
	IFD_MODE_AGC_PGA_FIXGAIN_LEVEL_8DB = 2,
	//Add by yourself
} IFD_MODE_AGC_PGA_FIXGAIN_LEVEL;


typedef enum  {
	IFD_MODE_CH_SCAN = 0,
	IFD_MODE_CH_SET,
} IFD_MODE_OPERATE;

typedef enum  {
	IFD_CR_STATE_SET_TUNER = 0,
	IFD_CR_STATE_CHECK,
	IFD_CR_FLOW_STATE_ENABLE_BY_FACTORYMODE,
	IFD_CR_FLOW_STATE_DISABLE_BY_FACTORYMODE,
} IFD_CR_FLOW_STATE;

typedef enum  {
	IFD_CLAMP_RESET_NEG = 0  ,
	IFD_CLAMP_RESET_POS,
} IFD_CLAMP_RESET_POLARITY;

typedef enum  {
	IFD_CR_LOCK_THD_150K = 1500,
	IFD_CR_LOCK_THD_300K = 3000,
	IFD_CR_LOCK_THD_500K = 5000,
	IFD_CR_LOCK_THD_550K = 5500,
} IFD_CR_LOCK_THD;

typedef enum  {
	IFD_CR_LOCK_OFFSET_THD_150K = 0xb6,
	IFD_CR_LOCK_OFFSET_THD_300K = 0x16c,
	IFD_CR_LOCK_OFFSET_THD_500K = 0x25e,
	IFD_CR_LOCK_OFFSET_THD_550K = 0x29b,
	IFD_CR_LOCK_OFFSET_THD_650K = 0x314,
	IFD_CR_LOCK_OFFSET_THD_750K = 0x38e,
	IFD_CR_LOCK_OFFSET_THD_850K = 0x407,
	IFD_CR_LOCK_OFFSET_THD_950K = 0x480,
	IFD_CR_LOCK_OFFSET_THD_1050K = 0x4FA,
	IFD_CR_LOCK_OFFSET_THD_DISABLE = 0xfff,
} IFD_CR_LOCK_OFFSET_THD;

/*
	typedef enum {
		ATV_SOUND_DK_SYSTEM = 	0,
		ATV_SOUND_I_SYSTEM = 1,
		ATV_SOUND_BG_SYSTEM = 2,
		ATV_SOUND_MN_SYSTEM = 3,
		ATV_SOUND_L_SYSTEM	= 4,
		ATV_SOUND_LA_SYSTEM	= 5,
		ATV_SOUND_UNKNOWN_SYSTEM = 6,
	} ATV_SOUND_STD_MAIN_SYSTEM;
*/
typedef enum _TUNER_AGCPOLARITY_SEL {
	TUNER_RF_POS_IF_POS = 0,
	TUNER_RF_POS_IF_NONE,
	TUNER_RF_POS_IF_NEG,
	TUNER_RF_NONE_IF_POS,
	TUNER_RF_NONE_IF_NONE,
	TUNER_RF_NONE_IF_NEG,
	TUNER_RF_NEG_IF_POS,
	TUNER_RF_NEG_IF_NONE,
	TUNER_RF_NEG_IF_NEG,
} TUNER_AGCPOLARITY_SEL;

typedef enum _TUNER_TYPE_SEL {
	TUNER_NORMAL = 0,
	TUNER_SILICON_NORMAL,
	TUNER_LOW_IF,
	TUNER_ZERO_IF,
} TUNER_TYPE_SEL;

typedef enum {
	TUNER_IF_TYPE_NEG = 0,
	TUNER_IF_TYPE_POS = 1,
} TUNER_IF_TYPE;

typedef struct {
	unsigned char video_mode;
	ATV_SOUND_STD_MAIN_SYSTEM audio_mode;
	UINT32 freq;
	int rf_input;
	unsigned char scan_flow_type;
	int scan_mode;
} StructATVModule;

//=================================================================
//Input Filter Table
//=================================================================
typedef struct {
	bool		InputFilter_En;
	UINT16	InputFilter_Table[INPUT_FILTER_TABLE_SIZE];
} StructInputFltCoef;


//IFD
#define IFD_INPUTFILTER_TABLE_NULL					\
       {  \
              0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
              0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
              0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
              0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
              0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
              0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
              0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
              0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
              0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
              0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
              0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
              0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
              0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
              0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
              0x0000, 0x0000,   \
       }//6MHz

#define IFD_INPUTFILTER_TABLE_MNB					\
       {  \
              0x1FFE, 0x0003, 0x0002, 0x1FF8, 0x0007,   \
              0x0004, 0x1FF3, 0x0009, 0x0003, 0x1FFA,   \
              0x0001, 0x1FFF, 0x000C, 0x1FF0, 0x1FFE,   \
              0x0017, 0x1FEA, 0x0000, 0x000B, 0x1FFF,   \
              0x1FFE, 0x1FEC, 0x0022, 0x1FF8, 0x1FDD,   \
              0x002A, 0x1FF7, 0x1FF4, 0x1FFD, 0x0009,   \
              0x001D, 0x1FBF, 0x0021, 0x002A, 0x1FBC,   \
              0x0018, 0x0009, 0x0010, 0x1FE1, 0x1FDE,   \
              0x0070, 0x1FAF, 0x1FDA, 0x0062, 0x1FD3,   \
              0x1FFD, 0x1FD2, 0x0053, 0x0017, 0x1F4C,   \
              0x00AC, 0x000B, 0x1F7D, 0x0042, 0x0001,   \
              0x0069, 0x1F2F, 0x0026, 0x0128, 0x1E90,   \
              0x0047, 0x00B4, 0x1FAF, 0x1FD8, 0x1EF4,   \
              0x02AF, 0x1E8E, 0x1CFE, 0x0601, 0x1CF3,   \
              0x1C2D, 0x0773,   \
       }//6MHz

#define IFD_INPUTFILTER_TABLE_MNB_7D75					\
       {  \
              0x1FFF, 0x1FFF, 0x0000, 0x0000, 0x0001,   \
              0x0001, 0x0002, 0x0003, 0x0003, 0x0002,   \
              0x0002, 0x0000, 0x1FFF, 0x1FFD, 0x1FFC,   \
              0x1FFB, 0x1FFA, 0x1FFA, 0x1FFC, 0x1FFE,   \
              0x0001, 0x0004, 0x0007, 0x0009, 0x000B,   \
              0x000B, 0x0009, 0x0006, 0x0002, 0x1FFC,   \
              0x1FF7, 0x1FF2, 0x1FEF, 0x1FED, 0x1FEE,   \
              0x1FF2, 0x1FF9, 0x0001, 0x000A, 0x0013,   \
              0x001A, 0x001E, 0x001F, 0x001A, 0x0012,   \
              0x0006, 0x1FF7, 0x1FE8, 0x1FDA, 0x1FD0,   \
              0x1FCC, 0x1FCF, 0x1FD9, 0x1FEA, 0x0002,   \
              0x001C, 0x0037, 0x004E, 0x005E, 0x0062,   \
              0x0059, 0x0040, 0x0018, 0x1FE1, 0x1F9E,   \
              0x1F54, 0x1F07, 0x1EBE, 0x1E7D, 0x1E4B,   \
              0x1E2B, 0x0E20,   \
       }//6MHz
#define IFD_INPUTFILTER_TABLE_DKL				\
       {  \
              0x0001, 0x0000, 0x0002, 0x1FFB, 0x0006,   \
              0x0001, 0x1FF8, 0x0007, 0x1FFF, 0x0002,   \
              0x1FF7, 0x0009, 0x0005, 0x1FEF, 0x000C,   \
              0x1FFF, 0x0003, 0x1FF2, 0x000B, 0x000E,   \
              0x1FE2, 0x0012, 0x0001, 0x0005, 0x1FE9,   \
              0x000A, 0x001F, 0x1FCF, 0x0016, 0x0005,   \
              0x000B, 0x1FE0, 0x0002, 0x003B, 0x1FB8,   \
              0x0016, 0x000B, 0x0014, 0x1FD5, 0x1FEF,   \
              0x0066, 0x1F9E, 0x000F, 0x0012, 0x0024,   \
              0x1FCC, 0x1FC8, 0x00A7, 0x1F80, 0x1FFE,   \
              0x001A, 0x003F, 0x1FC9, 0x1F7B, 0x0111,   \
              0x1F5E, 0x1FDA, 0x0021, 0x0071, 0x1FD9,   \
              0x1ECC, 0x01EB, 0x1F26, 0x1F7D, 0x0026,   \
              0x00FD, 0x003B, 0x1BDF, 0x0635, 0x1DBF,   \
              0x1A9E, 0x094C,   \
       }//8MHz
#define IFD_INPUTFILTER_TABLE_G				\
       {  \
              0x1FFE, 0x0002, 0x0002, 0x1FF9, 0x0007,   \
              0x0002, 0x1FF7, 0x0007, 0x0000, 0x0000,   \
              0x1FFA, 0x0003, 0x000C, 0x1FEC, 0x0009,   \
              0x0008, 0x1FF6, 0x0000, 0x1FFD, 0x0016,   \
              0x1FE7, 0x1FFD, 0x001F, 0x1FE7, 0x0002,   \
              0x1FFD, 0x0017, 0x1FF0, 0x1FE1, 0x003D,   \
              0x1FE0, 0x1FF1, 0x0010, 0x000A, 0x0006,   \
              0x1FBF, 0x004F, 0x1FF9, 0x1FBF, 0x0035,   \
              0x1FFC, 0x0016, 0x1FAD, 0x003E, 0x003F,   \
              0x1F70, 0x0051, 0x000F, 0x0001, 0x1FBE,   \
              0x0000, 0x00AF, 0x1F21, 0x0033, 0x0076,   \
              0x1FB1, 0x1FED, 0x1FA6, 0x0133, 0x1F04,   \
              0x1F7D, 0x0188, 0x1F1B, 0x1FF9, 0x1F55,   \
              0x01E7, 0x1F77, 0x1C4C, 0x0638, 0x1D48,   \
              0x1B6E, 0x085A,   \
       }//7MHz
#define IFD_INPUTFILTER_TABLE_FMRADIO				\
{  \
	   0x0000, 0x0000, 0x0000, 0x0000, 0x0000,	 \
	   0x0000, 0x0000, 0x0000, 0x1FFF, 0x1FFF,	 \
	   0x1FFF, 0x1FFF, 0x1FFE, 0x1FFE, 0x1FFE,	 \
	   0x1FFE, 0x1FFE, 0x1FFE, 0x1FFE, 0x1FFE,	 \
	   0x1FFE, 0x1FFF, 0x1FFF, 0x0000, 0x0001,	 \
	   0x0002, 0x0003, 0x0004, 0x0005, 0x0006,	 \
	   0x0007, 0x0008, 0x0008, 0x0008, 0x0008,	 \
	   0x0008, 0x0007, 0x0005, 0x0003, 0x0001,	 \
	   0x1FFE, 0x1FFC, 0x1FF9, 0x1FF5, 0x1FF2,	 \
	   0x1FF0, 0x1FED, 0x1FEB, 0x1FEA, 0x1FE9,	 \
	   0x1FEA, 0x1FEC, 0x1FEE, 0x1FF2, 0x1FF7,	 \
	   0x1FFE, 0x0006, 0x000E, 0x0018, 0x0022,	 \
	   0x002D, 0x0039, 0x0044, 0x004F, 0x005A,	 \
	   0x0064, 0x006D, 0x0074, 0x007A, 0x007F,	 \
	   0x0082, 0x0082,	 \
}
//1.25 LPF
// VD
#ifdef CONFIG_Pacific_prime
#define IFD_INPUT_FILTER_COEF_VD_55M     \
       {  \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000,   \
       }
#define IFD_INPUT_FILTER_COEF_VD_60M     \
       {  \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000,   \
       }
#define IFD_INPUT_FILTER_COEF_VD_65M     \
       {  \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000,   \
       }
#define IFD_INPUT_FILTER_COEF_VD_70M     \
       {  \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000,   \
       }
#define IFD_INPUT_FILTER_COEF_VD_75M     \
       {  \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
       0x0000, 0x0000,   \
       }
#endif
//=================================================================
//CRBPF Table
//=================================================================
typedef enum  {
	IFD_IF_FREQ_33P9M = 339000,
	IFD_IF_FREQ_36P88M = 368800,
	IFD_IF_FREQ_38M = 380000,
	IFD_IF_FREQ_38P9M = 389000,
	IFD_IF_FREQ_32P2M = 322000,
	IFD_IF_FREQ_33P1M = 331000,
	IFD_IF_FREQ_45P75M = 457500,
	IFD_IF_FREQ_1P25M = 12500,
	IFD_IF_FREQ_1P32M = 13200,
	IFD_IF_FREQ_2P2M = 22000,
	IFD_IF_FREQ_2P25M = 22500,
	IFD_IF_FREQ_2P75M = 27500,
	IFD_IF_FREQ_3P25M = 32500,
	IFD_IF_FREQ_3P52M = 35200,
	IFD_IF_FREQ_4M = 40000,
	IFD_IF_FREQ_5M = 50000,
	IFD_IF_FREQ_5P1M = 51000,
	IFD_IF_FREQ_5P4M = 54000,
	IFD_IF_FREQ_5P5M = 55000,
	IFD_IF_FREQ_5P6M = 56000,
	IFD_IF_FREQ_5P75M = 57500,
	IFD_IF_FREQ_5P8M = 58000,
	IFD_IF_FREQ_5P82M = 58200,
	IFD_IF_FREQ_6P2M = 62000,
	IFD_IF_FREQ_6P25M = 62500,
	IFD_IF_FREQ_6P4M = 64000,
	IFD_IF_FREQ_6P5M = 65000,
	IFD_IF_FREQ_6P6M = 66000,
	IFD_IF_FREQ_6P75M = 67500,
	IFD_IF_FREQ_6P76M = 67600,
	IFD_IF_FREQ_6P85M = 68500,
	IFD_IF_FREQ_7M = 70000,
	IFD_IF_FREQ_7P02M = 70200,
	IFD_IF_FREQ_7P13M = 71300,
	IFD_IF_FREQ_7P25M = 72500,
	IFD_IF_FREQ_7P3M = 73000,
	IFD_IF_FREQ_7P45M = 74500,
	IFD_IF_FREQ_7P5M = 75000,
	IFD_IF_FREQ_7P75M = 77500,
	IFD_IF_FREQ_7P8M = 78000,
	IFD_IF_FREQ_7P82M = 78200,
	IFD_IF_FREQ_7P85M = 78500,
	IFD_IF_FREQ_8P2M = 82000,
	IFD_IF_FREQ_16M = 160000,
} IFD_IF_FREQ;

//NEG
#define IFD_CRBPF_NEG_5M_N0P5M					\
	{  \
		   0xFFF0, 0x0000, 0x0014, 0x0020, 0x0018,	 \
		   0xFFF8, 0xFFCC, 0xFFB0, 0xFFB4, 0xFFEC,	 \
		   0x0044, 0x0098, 0x00B4, 0x0074, 0xFFE4,	 \
		   0xFF3C, 0xFEC8, 0xFED4, 0xFF7C, 0x0084,	 \
		   0x0188, 0x0200, 0x019C, 0x0068, 0xFED4,	 \
		   0xFD8C, 0xFD38, 0xFE1C, 0xFFF0, 0x0200,	 \
		   0x035C, 0x035C, 0x01E8, 0xFF84, 0xFD34,	 \
		   0xFBFC, 0xFC6C, 0xFE64, 0x0118, 0x0360,	 \
		   0x0444,	 \
	}
#define IFD_CRBPF_NEG_5P1M_N0P6M					\
       {  \
              0x0014, 0x0004, 0xFFE4, 0xFFC4, 0xFFBC,   \
              0xFFD4, 0x0018, 0x0074, 0x00C0, 0x00D0,   \
              0x0080, 0xFFD0, 0xFEF8, 0xFE48, 0xFE20,   \
              0xFEB8, 0x0004, 0x01A4, 0x0304, 0x0380,   \
              0x02B8, 0x00BC, 0xFE18, 0xFBB4, 0xFA8C,   \
              0xFB40, 0xFDCC, 0x0178, 0x050C, 0x0730,   \
              0x06F8, 0x0440, 0xFFD4, 0xFB28, 0xF7E8,   \
              0xF748, 0xF9A8, 0xFE48, 0x039C, 0x07CC,   \
              0x0960,   \
       }
#define IFD_CRBPF_NEG_5P4M_N0P9M 				\
	{  \
		   0xFFDC, 0x0004, 0x0030, 0x004C, 0x0034,	 \
		   0xFFEC, 0xFF88, 0xFF44, 0xFF5C, 0xFFDC,	 \
		   0x00AC, 0x0164, 0x0198, 0x0100, 0xFFB0,	 \
		   0xFE28, 0xFD28, 0xFD54, 0xFEDC, 0x014C,	 \
		   0x039C, 0x04A8, 0x03B4, 0x00D8, 0xFD24,	 \
		   0xFA38, 0xF984, 0xFBA4, 0xFFF8, 0x04C0,	 \
		   0x07E8, 0x07DC, 0x0468, 0xFECC, 0xF964,	 \
		   0xF688, 0xF798, 0xFC3C, 0x0298, 0x07F4,	 \
		   0x0A08,	 \
	}

#define IFD_CRBPF_NEG_5P5M_N1P0M 				\
	{  \
		   0x0018, 0x0028, 0x0024, 0x0000, 0xFFC4,	 \
		   0xFF88, 0xFF74, 0xFFA8, 0x0024, 0x00C4,	 \
		   0x0140, 0x0148, 0x00B0, 0xFF90, 0xFE48,	 \
		   0xFD74, 0xFD90, 0xFED4, 0x00EC, 0x0314,	 \
		   0x0450, 0x03E8, 0x01BC, 0xFE74, 0xFB4C,	 \
		   0xF9B0, 0xFA7C, 0xFDB0, 0x0234, 0x064C,	 \
		   0x0834, 0x06F0, 0x02CC, 0xFD40, 0xF878,	 \
		   0xF674, 0xF81C, 0xFCEC, 0x0310, 0x0818,	 \
		   0x0A08,	 \
	}
#define IFD_CRBPF_NEG_5P6M_N1P1M 				\
	{  \
		   0xFFF4, 0x000C, 0x0028, 0x0034, 0x001C,	 \
		   0xFFE0, 0xFF94, 0xFF64, 0xFF80, 0xFFF4,	 \
		   0x00A8, 0x0140, 0x0168, 0x00D8, 0xFFA8,	 \
		   0xFE48, 0xFD64, 0xFD94, 0xFF00, 0x013C,	 \
		   0x0360, 0x0458, 0x0374, 0x00C8, 0xFD54,	 \
		   0xFA94, 0xF9E4, 0xFBE0, 0xFFF0, 0x0474,	 \
		   0x0774, 0x0774, 0x0434, 0xFEE8, 0xF9C4,	 \
		   0xF708, 0xF804, 0xFC6C, 0x0270, 0x0788,	 \
		   0x0984,	 \
	}
#define IFD_CRBPF_NEG_5P75M_N1P25M                          \
	{  \
		   0xFFD8, 0xFFF0, 0x001C, 0x004C, 0x0058,	 \
		   0x002C, 0xFFC8, 0xFF5C, 0xFF28, 0xFF64,	 \
		   0x0014, 0x00F8, 0x01A0, 0x0190, 0x00A0,	 \
		   0xFF18, 0xFDA4, 0xFD10, 0xFDDC, 0xFFEC,	 \
		   0x0270, 0x0434, 0x043C, 0x0230, 0xFEC8,	 \
		   0xFB78, 0xF9E0, 0xFAFC, 0xFE90, 0x032C,	 \
		   0x06BC, 0x0784, 0x04EC, 0xFFEC, 0xFAAC,	 \
		   0xF790, 0xF81C, 0xFC2C, 0x0208, 0x0718,	 \
		   0x0910,	 \
	}
#define IFD_CRBPF_NEG_5P8M_N1P3M					\
 	{										\
		0xFFE3, 0xFFF5, 0x0018, 0x003B,		\
		0x0044, 0x001E, 0xFFCC, 0xFF74,		\
		0xFF4E, 0xFF87, 0x0023, 0x00E7,		\
		0x016E, 0x0153, 0x0073, 0xFF11,		\
		0xFDCB, 0xFD57, 0xFE29, 0x001C,		\
		0x026E, 0x0403, 0x03EA, 0x01E3,		\
		0xFE9E, 0xFB81, 0xFA17, 0xFB46,		\
		0xFECF, 0x0348, 0x06AF, 0x0756,		\
		0x04B4, 0xFFC3, 0xFAA0, 0xF7A0, 		\
		0xF838, 0xFC45, 0x0211, 0x070E,		\
		0x0902,								\
	}
#define IFD_CRBPF_NEG_5P82M_N1P32M				\
	{										\
		0xFFE2, 0xFFF3, 0x0016, 0x003C,		\
		0x0049, 0x0025, 0xFFD2, 0xFF74,		\
		0xFF44, 0xFF78, 0x0014, 0x00E2,		\
		0x0178, 0x016B, 0x0090, 0xFF23,		\
		0xFDC7, 0xFD3B, 0xFDFE, 0xFFF7,		\
		0x0262, 0x0419, 0x041B, 0x021A,		\
		0xFEBF, 0xFB7B, 0xF9EA, 0xFB07,		\
		0xFE9B, 0x033A, 0x06D0, 0x0794,		\
		0x04F1, 0xFFE0, 0xFA8F, 0xF769,		\
		0xF7F8, 0xFC1D, 0x0216, 0x073D,		\
		0x0943,                        				\
	}
//need to confirm
#define IFD_CRBPF_NEG_6P2M_N1P7M							\
{																							\
		0xFFEB,	0x0000,	0x001E,	0x004A,	0x0071,		\
		0x0073,	0x003D,	0xFFCF,	0xFF4A,	0xFEE8,		\
		0xFEDF,	0xFF4A,	0x000E,	0x00E3,	0x0173,		\
		0x0184,	0x0116,	0x0066,	0xFFC7,	0xFF76,		\
		0xFF6F,	0xFF70,	0xFF2C,	0xFE89,	0xFDCD,		\
		0xFD90,	0xFE6E,	0x0096,	0x038B,	0x0623,		\
		0x06FC,	0x0527,	0x00C2,	0xFB24,	0xF674,		\
		0xF4CA,	0xF735,	0xFD28,	0x0490,	0x0A9E,		\
		0x0CF1,																		\
	}
#define IFD_CRBPF_NEG_6P25M_N1P75M							\
	{  \
		   0xFFFC, 0x0024, 0x0024, 0xFFF4, 0xFFB0,	 \
		   0xFF90, 0xFFCC, 0x0058, 0x00E0, 0x00E8,	 \
		   0x003C, 0xFF1C, 0xFE40, 0xFE68, 0xFFC8,	 \
		   0x01B8, 0x0300, 0x0280, 0x002C, 0xFD30,	 \
		   0xFB74, 0xFC68, 0xFFE8, 0x0414, 0x0644,	 \
		   0x04C4, 0x0004, 0xFAA8, 0xF804, 0xFA18,	 \
		   0x0008, 0x0678, 0x096C, 0x06D8, 0xFFF4,	 \
		   0xF8C0, 0xF598, 0xF890, 0x0004, 0x0798,	 \
		   0x0AC0,	 \
	}
//need to confirm
#define IFD_CRBPF_NEG_6P3M_N1P8M							\
{																		\
		0xFFDB,	0xFFDC,	0xFFF1,	0x002C,	0x0080,	\
		0x00C4,	0x00C7,	0x0064,	0xFFA5,	0xFECB,	\
		0xFE37,	0xFE45,	0xFF0E,	0x0059,	0x01A5,	\
		0x0268,	0x0252,	0x0177,	0x0042,	0xFF3A,	\
		0xFEB0,	0xFE98,	0xFE9A,	0xFE60,	0xFDEA,	\
		0xFDAA,	0xFE51,	0x0051,	0x0366,	0x0672,	\
		0x07D9,	0x064F,	0x01A8,	0xFB37,	0xF579,	\
		0xF30F,	0xF579,	0xFC41,	0x04FA,	0x0C37,	\
		0x0F05,																	\
		}
#define IFD_CRBPF_NEG_6P4M_N0P9M						\
	{  \
		   0x0018, 0x001C, 0xFFF8, 0xFFC4, 0xFFA8,	 \
		   0xFFCC, 0x0034, 0x00A8, 0x00CC, 0x0060,	 \
		   0xFF84, 0xFEAC, 0xFE7C, 0xFF50, 0x00E0,	 \
		   0x0248, 0x028C, 0x0134, 0xFEBC, 0xFC8C,	 \
		   0xFC1C, 0xFE0C, 0x0194, 0x04B8, 0x0574,	 \
		   0x02F4, 0xFE50, 0xFA20, 0xF8FC, 0xFBE4,	 \
		   0x0184, 0x06B8, 0x0864, 0x054C, 0xFEF4,	 \
		   0xF8E4, 0xF6AC, 0xF9B4, 0x0060, 0x06F4,	 \
		   0x09A8,	 \
	}
#define IFD_CRBPF_NEG_6P6M_N1P1M						\
	{  \
		   0xFFF0, 0x001C, 0x002C, 0x0008, 0xFFC4,	 \
		   0xFF94, 0xFFB0, 0x0028, 0x00B4, 0x00EC,	 \
		   0x0078, 0xFF78, 0xFE84, 0xFE60, 0xFF64,	 \
		   0x012C, 0x029C, 0x0290, 0x00B4, 0xFDEC,	 \
		   0xFBFC, 0xFC60, 0xFF48, 0x0328, 0x0598,	 \
		   0x04B8, 0x00AC, 0xFBAC, 0xF8DC, 0xFA48,	 \
		   0xFF74, 0x056C, 0x0878, 0x0678, 0x005C,	 \
		   0xF9B8, 0xF6A4, 0xF928, 0xFFE0, 0x06C8,	 \
		   0x09AC,	 \
	}
#define IFD_CRBPF_NEG_6P75M_N1P25M							\
	{  \
		   0xFFFC, 0x0024, 0x0024, 0xFFF4, 0xFFB0,	 \
		   0xFF90, 0xFFCC, 0x0058, 0x00E0, 0x00E8,	 \
		   0x003C, 0xFF1C, 0xFE40, 0xFE68, 0xFFC8,	 \
		   0x01B8, 0x0300, 0x0280, 0x002C, 0xFD30,	 \
		   0xFB74, 0xFC68, 0xFFE8, 0x0414, 0x0644,	 \
		   0x04C4, 0x0004, 0xFAA8, 0xF804, 0xFA18,	 \
		   0x0008, 0x0678, 0x096C, 0x06D8, 0xFFF4,	 \
		   0xF8C0, 0xF598, 0xF890, 0x0004, 0x0798,	 \
		   0x0AC0,	 \
	}
#define IFD_CRBPF_NEG_6P85M_N1P35M							\
	{  \
		   0xFFE4, 0x001C, 0x0038, 0x001C, 0xFFD0,	 \
		   0xFF84, 0xFF8C, 0x0004, 0x00B0, 0x0114,	 \
		   0x00BC, 0xFFAC, 0xFE7C, 0xFE10, 0xFEFC,	 \
		   0x00F0, 0x02BC, 0x0308, 0x013C, 0xFE2C,	 \
		   0xFBB8, 0xFBBC, 0xFEA8, 0x02FC, 0x0604,	 \
		   0x0580, 0x014C, 0xFBB8, 0xF844, 0xF970,	 \
		   0xFEE8, 0x058C, 0x0930, 0x074C, 0x00B8,	 \
		   0xF960, 0xF5D4, 0xF870, 0xFFC0, 0x0754,	 \
		   0x0A84,	 \
	}
#define IFD_CRBPF_NEG_7M_N0P5M \
	{  \
		   0xFFDC, 0x0004, 0x0034, 0x0040, 0x000C,	 \
		   0xFFB0, 0xFF74, 0xFF9C, 0x0030, 0x00D8,	 \
		   0x010C, 0x0074, 0xFF48, 0xFE4C, 0xFE5C,	 \
		   0xFFB0, 0x019C, 0x02D0, 0x0234, 0xFFDC,	 \
		   0xFD20, 0xFBF0, 0xFD6C, 0x00F4, 0x0460,	 \
		   0x0544, 0x02A4, 0xFDE4, 0xFA0C, 0xF9D0,	 \
		   0xFDB4, 0x0374, 0x0758, 0x06A8, 0x0190,	 \
		   0xFB38, 0xF7B4, 0xF970, 0xFF70, 0x05E4,	 \
		   0x08A4,	 \
	}
#define IFD_CRBPF_NEG_7P02M_N0P52M			\
      {  \
		0xFFFB,	0xFFF5,	0xFFEA,	0xFFDF,	0xFFD5,	\
		0xFFD3,	0xFFDD,	0xFFF8,	0x0026,	0x0062,	\
		0x00A0,	0x00D1,	0x00E1,	0x00C1,	0x0066,	\
		0xFFD5,	0xFF21,	0xFE6D,	0xFDE4,	0xFDB2,	\
		0xFDF9,	0xFEC1,	0xFFF9,	0x016F,	0x02D8,	\
		0x03E3,	0x0446,	0x03D1,	0x0282,	0x0088,	\
		0xFE3C,	0xFC13,	0xFA87,	0xF9F6,	0xFA91,	\
		0xFC4A,	0xFED2,	0x01AE,	0x0449,	0x061B,	\
		0x06C2,	                                \
       }
#define IFD_CRBPF_NEG_7P25M_N0P75M							\
	{  \
		   0xFFEC, 0xFFE8, 0x0010, 0x0040, 0x0048,	 \
		   0x0000, 0xFF90, 0xFF54, 0xFF9C, 0x0060,	 \
		   0x0120, 0x0130, 0x0044, 0xFED0, 0xFDE0,	 \
		   0xFE64, 0x0054, 0x0284, 0x0340, 0x01A8,	 \
		   0xFE74, 0xFBCC, 0xFBD0, 0xFEEC, 0x0354,	 \
		   0x05F4, 0x049C, 0xFFC8, 0xFA8C, 0xF8A8,	 \
		   0xFBC8, 0x0224, 0x077C, 0x07F8, 0x02F8,	 \
		   0xFBAC, 0xF70C, 0xF860, 0xFEEC, 0x0650,	 \
		   0x0980,	 \
	}
#define IFD_CRBPF_NEG_7P3M_N0P8M                          \
	{  \
		   0xFFF4, 0xFFE8, 0x0004, 0x0030, 0x0044,	 \
		   0x0014, 0xFFB4, 0xFF6C, 0xFF90, 0x0028,	 \
		   0x00E0, 0x0118, 0x0070, 0xFF30, 0xFE38,	 \
		   0xFE6C, 0xFFF8, 0x01EC, 0x02D8, 0x01C0,	 \
		   0xFF10, 0xFC90, 0xFC38, 0xFEA8, 0x027C,	 \
		   0x050C, 0x0440, 0x003C, 0xFB9C, 0xF9A4,	 \
		   0xFC10, 0x017C, 0x0648, 0x06F8, 0x02CC,	 \
		   0xFC7C, 0xF858, 0xF95C, 0xFEFC, 0x0564,	 \
		   0x082C,	 \
	}
#define IFD_CRBPF_NEG_7P45M_N1P45M							\
	{  \
		   0x000C, 0xFFDC, 0xFFDC, 0x0014, 0x0058,	 \
		   0x0060, 0xFFFC, 0xFF68, 0xFF28, 0xFF9C,	 \
		   0x00A4, 0x017C, 0x0148, 0xFFE0, 0xFE20,	 \
		   0xFD74, 0xFEC0, 0x0170, 0x0394, 0x0350,	 \
		   0x0050, 0xFC78, 0xFAB0, 0xFCC4, 0x01AC,	 \
		   0x060C, 0x0664, 0x01F0, 0xFB80, 0xF7C0,	 \
		   0xF9C8, 0x0098, 0x077C, 0x0960, 0x048C,	 \
		   0xFC30, 0xF638, 0xF714, 0xFE54, 0x06E4,	 \
		   0x0AA4,	 \
	}
#define IFD_CRBPF_NEG_7P5M_N1P0M							\
	{  \
		   0x000C, 0xFFF0, 0xFFE8, 0xFFFC, 0x0024,	 \
		   0x0034, 0x0018, 0xFFD0, 0xFF98, 0xFFB0,	 \
		   0x0020, 0x009C, 0x00B4, 0x0030, 0xFF58,	 \
		   0xFED4, 0xFF30, 0x0050, 0x0178, 0x01A8,	 \
		   0x0084, 0xFEC0, 0xFDA8, 0xFE40, 0x0054,	 \
		   0x0274, 0x02F8, 0x0140, 0xFE5C, 0xFC70,	 \
		   0xFD08, 0xFFEC, 0x0318, 0x042C, 0x0238,	 \
		   0xFE88, 0xFBC4, 0xFC04, 0xFF2C, 0x02FC,	 \
		   0x04AC,	 \
	}
#define IFD_CRBPF_NEG_7P75M_N1P25M							\
	{  \
		   0x0020, 0x0000, 0xFFCC, 0xFFC4, 0x0000,	 \
		   0x0060, 0x0088, 0x0030, 0xFF78, 0xFF00,	 \
		   0xFF58, 0x0074, 0x0184, 0x0180, 0x0014,	 \
		   0xFE2C, 0xFD6C, 0xFEC8, 0x0188, 0x038C,	 \
		   0x02E8, 0xFFA8, 0xFC1C, 0xFB40, 0xFE3C,	 \
		   0x0320, 0x0618, 0x0470, 0xFEFC, 0xF9CC,	 \
		   0xF91C, 0xFDE0, 0x04B4, 0x0840, 0x0580,	 \
		   0xFE50, 0xF824, 0xF7E4, 0xFDE4, 0x05A0,	 \
		   0x0918,	 \
	}

#define IFD_CRBPF_NEG_7P8M_N1P3M							\
     	{										\
		0x0018, 0xFFFC, 0xFFD7, 0xFFD2,		\
		0x0006, 0x0054, 0x006E, 0x001B,		\
		0xFF81, 0xFF24, 0xFF7F, 0x007E,		\
		0x0164, 0x0146, 0xFFED, 0xFE3B,		\
		0xFDA9, 0xFF09, 0x019D, 0x0363,		\
		0x029D, 0xFF6F, 0xFC20, 0xFB7E,		\
		0xFE86, 0x0340, 0x05F9, 0x042B,		\
		0xFEC2, 0xF9C1, 0xF943, 0xFE1A, 		\
		0x04D6, 0x083B, 0x0560, 0xFE2D,		\
		0xF815, 0xF7E6, 0xFDF1, 0x05AA,		\
		0x0922,								\
	}
#define IFD_CRBPF_NEG_7P82M_N1P32M					\
	{										\
		0x0018, 0xFFFE, 0xFFD7, 0xFFCF,		\
		0x0002, 0x0052, 0x0073, 0x0023,		\
		0xFF86, 0xFF1F, 0xFF71, 0x0072,		\
		0x0166, 0x0158, 0x0003, 0xFE41,		\
		0xFD96, 0xFEE9, 0x018A, 0x036F,		\
		0x02C2, 0xFF90, 0xFC21, 0xFB5A,		\
		0xFE5A, 0x0330, 0x0614, 0x045C,		\
		0xFEE1, 0xF9B3, 0xF914, 0xFDF1,		\
		0x04D6, 0x0863, 0x058E, 0xFE39,		\
		0xF7F5, 0xF7B9, 0xFDDF, 0x05C3,		\
		0x094F,                        				\
	}
#define IFD_CRBPF_NEG_8P2M_N1P7M                          \
    {                                       \
		0xFFF8,	0x0034,	0x0000,	0xFFD1,	0xFFBC,	\
		0xFFEC,	0x0051,	0x008E,	0x004A,	0xFF97,	\
		0xFF06,	0xFF45,	0x005A,	0x0175,	0x0178,	\
		0x0009,	0xFE29,	0xFD8F,	0xFF1F,	0x01E1,	\
		0x037C,	0x0233,	0xFEA7,	0xFBB4,	0xFC24,	\
		0x001A,	0x0489,	0x0589,	0x01CB,	0xFC14,	\
		0xF935,	0xFBF0,	0x0260,	0x073D,	0x063E,	\
		0xFFEA,	0xF965,	0xF82F,	0xFD76,	0x04F1,	\
		0x0865,	                                \
}
#define IFD_CRBPF_NEG_16M \
{  \
		   0x0004, 0x000C, 0xFFD0, 0x003C, 0x0008,	 \
		   0xFF94, 0x005C, 0x0054, 0xFF30, 0x0028,	 \
		   0x0108, 0xFF00, 0xFF54, 0x01D0, 0xFF9C,	 \
		   0xFDEC, 0x01EC, 0x0154, 0xFCBC, 0x0084,	 \
		   0x03A0, 0xFD10, 0xFD94, 0x04F4, 0xFFB4,	 \
		   0xFA80, 0x03BC, 0x03E8, 0xF978, 0xFFA0,	 \
		   0x075C, 0xFC00, 0xFA74, 0x078C, 0x0170,	 \
		   0xF740, 0x0398, 0x06F4, 0xF84C, 0xFD5C,	 \
		   0x0944,	 \
}
#define IFD_CRBPF_NEG_21P6M_N15P1M				\
	{									\
        	0x7FAA, 0x00F6, 0x7EE3, 0x009A,	\
 		0x004B, 0x7F08, 0x00FF, 0x7F85,	\
 		0x7FFF, 0x7FF3, 0x0095, 0x7F1C,	\
 		0x003C, 0x0166, 0x7CFA, 0x033E,	\
 		0x7E9C, 0x7E41, 0x0444, 0x7B82,	\
 		0x0249, 0x00B9, 0x7D9C, 0x01D5,	\
 		0x7FC0, 0x7FFB, 0x7DB6, 0x05BF,	\
 		0x7939, 0x0267, 0x06C4, 0x7046,	\
 		0x11C0, 0x76E6, 0x7890, 0x171B,	\
 		0x63EA, 0x11DB, 0x0338, 0x682B,	\
 		0x2056,							\
	}
#define IFD_CRBPF_NEG_22P5M_N16M				\
	{									\
		0x0000,	0x0000,	0x0057,	0x00B8,	\
		0x0027,	0x7FC6,	0x7FD6,	0x00B7,	\
		0x7EEC,	0x00F2,	0x7FB8,	0x7F6D,	\
		0x011A,	0x7F03,	0x006D,	0x0004,	\
		0x0024,	0x7F3B,	0x012D,	0x7F64,	\
		0x7F04,	0x02BE,	0x7C9A,	0x024E,	\
		0x7FF5,	0x7E1F,	0x0233,	0x7EFA,	\
		0x7FE7,	0x7F6B,	0x0353,	0x79D2,	\
		0x060E,	0x7EE4,	0x78B5,	0x0EAD,	\
		0x7009,	0x08EB,	0x03E2,	0x6FF4,	\
		0x1505,							\
	}

//POS
#define IFD_CRBPF_POS_1P25M_N7P75M				\
       {  \
              0xFFD0, 0xFFA0, 0xFF58, 0xFF00, 0xFEA0,   \
              0xFE48, 0xFE00, 0xFDD8, 0xFDE0, 0xFE20,   \
              0xFEA8, 0xFF70, 0x0078, 0x01A8, 0x02E0,   \
              0x0400, 0x04E0, 0x0558, 0x0548, 0x0490,   \
              0x0338, 0x0148, 0xFED8, 0xFC28, 0xF978,   \
              0xF720, 0xF578, 0xF4D8, 0xF588, 0xF7B8,   \
              0xFB80, 0x00D0, 0x0780, 0x0F30, 0x1778,   \
              0x1FD0, 0x27A8, 0x2E70, 0x33B0, 0x3700,   \
              0x3820,   \
       }
#define IFD_CRBPF_POS_1P32M_N7P75M				\
       {  \
              0xFFD0, 0xFFA0, 0xFF58, 0xFF00, 0xFEA0,   \
              0xFE48, 0xFE00, 0xFDD8, 0xFDE0, 0xFE20,   \
              0xFEA8, 0xFF70, 0x0078, 0x01A8, 0x02E0,   \
              0x0400, 0x04E0, 0x0558, 0x0548, 0x0490,   \
              0x0338, 0x0148, 0xFED8, 0xFC28, 0xF978,   \
              0xF720, 0xF578, 0xF4D8, 0xF588, 0xF7B8,   \
              0xFB80, 0x00D0, 0x0780, 0x0F30, 0x1778,   \
              0x1FD0, 0x27A8, 0x2E70, 0x33B0, 0x3700,   \
              0x3820,   \
       }

#define IFD_CRBPF_POS_2P2M_N8P7M                          \
    {                                       \
    		0xFFFA,	0xFFF3,	0xFFE7,	0xFFD6,	0xFFC0,	\
		0xFFA5,	0xFF8A,	0xFF71,	0xFF62,	0xFF62,	\
		0xFF79,	0xFFAB,	0xFFFC,	0x006D,	0x00F7,	\
		0x0191,	0x022D,	0x02B7,	0x031B,	0x0342,	\
		0x031D,	0x029D,	0x01BF,	0x008B,	0xFF14,	\
		0xFD76,	0xFBD7,	0xFA64,	0xF946,	0xF8A6,	\
		0xF8A2,	0xF948,	0xFA96,	0xFC78,	0xFECA,	\
		0x0157,	0x03E4,	0x0632,	0x0809,	0x0937,	\
		0x099F,	                                \
	}
#define IFD_CRBPF_POS_2P25M_N8P75M				\
       {  \
              0x0000, 0xFFF8, 0xFFF0, 0xFFD8, 0xFFB8,   \
              0xFF90, 0xFF58, 0xFF18, 0xFED8, 0xFEA0,   \
              0xFE88, 0xFE90, 0xFED8, 0xFF60, 0x0038,   \
              0x0150, 0x02A0, 0x0400, 0x0550, 0x0658,   \
              0x06E0, 0x06C0, 0x05D0, 0x0410, 0x0180,   \
              0xFE50, 0xFAD0, 0xF758, 0xF450, 0xF220,   \
              0xF128, 0xF198, 0xF390, 0xF6F8, 0xFB88,   \
              0x00C8, 0x0638, 0x0B40, 0x0F50, 0x11F8,   \
              0x12E0,   \
       }
#define IFD_CRBPF_POS_8P25M_N12P75M							\
	{										\
		0x0003, 0x0001, 0xFFF2, 0xFFD8,		\
		0xFFC8, 0xFFE4, 0x0032, 0x007F,		\
		0x0074, 0xFFEB, 0xFF32, 0xFEF9,		\
		0xFFB3, 0x0104, 0x01CA, 0x010D,		\
		0xFF0A, 0xFD62, 0xFDD3, 0x007B,		\
		0x034F, 0x0399, 0x0086, 0xFC5E,		\
		0xFAE4, 0xFDF4, 0x0363, 0x0670,		\
		0x03F2, 0xFD8B, 0xF8B5, 0xFA0B,		\
		0x00E2, 0x076F, 0x07BE, 0x0128,		\
		0xF93E, 0xF707, 0xFCA8, 0x0552,		\
		0x096A,								\
	}
#define IFD_CRBPF_POS_3P52M_N8P02M							\
	{										\
		0xFFF9,	0xFFF1,	0xFFE3,	0xFFD4,	0xFFC7,	\
		0xFFC4,	0xFFD1,	0xFFF6,	0x0033,	0x0082,	\
		0x00D5,	0x0116,	0x012C,	0x0101,	0x0088,	\
		0xFFC7,	0xFED7,	0xFDE7,	0xFD30,	0xFCEE,	\
		0xFD4C,	0xFE57,	0xFFF7,	0x01E9,	0x03CB,	\
		0x052F,	0x05B2,	0x0516,	0x0358,	0x00B5,	\
		0xFDA5,	0xFAC4,	0xF8B4,	0xF7F3,	0xF8C2,	\
		0xFB0D,	0xFE6E,	0x023D,	0x05B7,	0x0824,	\
		0x0903,																	\
	}
#define IFD_CRBPF_POS_15P1M_N21P6M							\
	{										\
		0x000D, 0x000A, 0xFFE0, 0xFFEC,		\
		0x003F, 0x0011, 0xFF91, 0x000C,		\
		0x00A8, 0xFFAD, 0xFF2C, 0x00CC,		\
		0x00D6, 0xFE91, 0xFF76, 0x021E,		\
		0xFFD4, 0xFD5D, 0x014E, 0x02BE,		\
		0xFD43, 0xFDCE, 0x0431, 0x00E0,		\
		0xFABB, 0x0127, 0x0593, 0xFC69,		\
		0xFB34, 0x05F3, 0x02E0, 0xF857,		\
		0xFFFB, 0x0839, 0xFCB9, 0xF8A6,		\
		0x065A, 0x0517, 0xF778, 0xFE2E,		\
		0x0951,								\
	}
#define  IFD_CRBPF_POS_16M_N22P5							\
	{										\
		0xFFEF, 0xFFE2, 0x0015, 0x002D,		\
		0xFFC9, 0xFFD2, 0x0073, 0x0006,		\
		0xFF4E, 0x0062, 0x00C5, 0xFEFB,		\
		0xFF91, 0x01A9, 0xFF8A, 0xFE1C,		\
		0x01C9, 0x014B, 0xFCF2, 0x0050,		\
		0x038C, 0xFD68, 0xFD60, 0x04B3,		\
		0x0027, 0xFA78, 0x033E, 0x0447,		\
		0xF9BC, 0xFF15, 0x0776, 0xFC77,		\
		0xFA13, 0x075E, 0x01DC, 0xF721,		\
		0x035D, 0x072E, 0xF84B, 0xFD40, 		\
		0x0964,								\
	}
#define  IFD_CRBPF_FMRADIO_1P25M							\
	{  \
		   0x0000, 0x0002, 0x0002, 0xFFF8, 0xFFFA,	 \
		   0x0012, 0x0016, 0xFFE0, 0xFFC6, 0x002C,	 \
		   0x007A, 0xFFD6, 0xFF20, 0x0002, 0x016C,	 \
		   0x0066, 0xFDF2, 0xFED4, 0x02A8, 0x0266,	 \
		   0xFCF8, 0xFBEC, 0x02F4, 0x0620, 0xFDD0,	 \
		   0xF7B0, 0x0092, 0x0A4E, 0x01F0, 0xF448,	 \
		   0xFAD0, 0x0C2E, 0x08E0, 0xF494, 0xF374,	 \
		   0x095E, 0x0FAC, 0xF9D8, 0xEE38, 0x0226,	 \
		   0x1286,	 \
	}


//=================================================================
//GroupDelay Table
//=================================================================

typedef struct {
	bool		GroupDelay_En;
	UINT16	GroupDelay_Table[GP_BPF_TABLE_SIZE];
} StructGroupDelay;

#define IFD_GROUPDELAY_TABLE_BG_CURVE_B  \
{                                   \
	0x02A,	0x7E0,	0x7D7,	0x0E2,	0x2CF,\
	0x11F,	0x716,	0x01A,	0x0BF,	0x6A9,\
	0x14A,	0x717,	0x075,	0x7E6,	0x7E7,\
	0x02C,	0x7D4,	0x024,	0x7E5,	0x012,\
	0x7F6,	0x004,	0x000,	0x7FD,	0x004,\
	0x7FC,	0x003,	0x7FE,	0x001,	0x7FF,\
	0x000,	0x000,	0x000,	0x000,\
}
#define IFD_GROUPDELAY_TABLE_BG_CURVE_MXL601  \
	{  \
		   0x02A, 0x7C4, 0x00B, 0x0D3,	 \
		   0x228, 0x7F7, 0x018, 0x7A9,	 \
		   0x091, 0x743, 0x0A1, 0x799,	 \
		   0x02A, 0x003, 0x7E7, 0x01F,	 \
		   0x7E4, 0x015, 0x7F2, 0x008,	 \
		   0x7FD, 0x000, 0x001, 0x7FD,	 \
		   0x003, 0x7FE, 0x002, 0x7FF,	 \
		   0x000, 0x7FF, 0x000, 0x000,	 \
		   0x000, 0x000,  \
	}

#define IFD_GROUPDELAY_TABLE_BG_CURVE_A  \
{                                   \
	0x02A,	0x7E0,	0x7D7,	0x0E2,	0x2CF,\
	0x11F,	0x716,	0x01A,	0x0BF,	0x6A9,\
	0x14A,	0x717,	0x075,	0x7E6,	0x7E7,\
	0x02C,	0x7D4,	0x024,	0x7E5,	0x012,\
	0x7F6,	0x004,	0x000,	0x7FD,	0x004,\
	0x7FC,	0x003,	0x7FE,	0x001,	0x7FF,\
	0x000,	0x000,	0x000,	0x000,\
}
#define IFD_GROUPDELAY_TABLE_BG_CURVE_C  \
{                                   \
	0x00A,	0x7E6,	0x795,	0x02E,	0x23E,\
	0x227,	0x7D0,	0x77D,	0x109,	0x77F,\
	0x7D6,	0x086,	0x7A1,	0x7E1,	0x0A9,\
	0x6FE,	0x113,	0x71A,	0x097,	0x7BB,\
	0x002,	0x028,	0x7C5,	0x03D,	0x7CB,\
	0x028,	0x7E4,	0x011,	0x7F7,	0x002,\
	0x003,	0x7FA,	0x007,	0x7F8,\
}
#define IFD_GROUPDELAY_TABLE_BG_RE232TN  \
{  \
              0x030, 0x7DB, 0x05D, 0x7B2,   \
              0x07C, 0x7A2, 0x18D, 0x1E7,   \
              0x1F8, 0x612, 0x067, 0x075,   \
              0x71F, 0x095, 0x7A2, 0x006,   \
              0x022, 0x7D8, 0x02C, 0x7DD,   \
              0x014, 0x7FF, 0x7F2, 0x013,   \
              0x7EF, 0x009, 0x7FF, 0x7FC,   \
              0x006, 0x7FA, 0x004, 0x7FF,   \
              0x7FF,   \
}
#define IFD_GROUPDELAY_TABLE_BG_SUTRX243  \
{  \
              0x000, 0x000, 0x004, 0x7FB,   \
              0x006, 0x005, 0x006, 0x00A,   \
              0x00D, 0x7EE, 0x014, 0x007,   \
              0x7F7, 0x112, 0x26D, 0x181,   \
              0x6B1, 0x7F1, 0x0FE, 0x6AB,   \
              0x126, 0x72C, 0x063, 0x7CD,   \
              0x01A, 0x7E6, 0x01C, 0x7E7,   \
              0x00D, 0x7FE, 0x7FD, 0x003,   \
              0x7FF,   \
}
#define IFD_GROUPDELAY_TABLE_BG_SUTRX243_RA  \
{  \
              0x000, 0x000, 0x004, 0x7FE,   \
              0x007, 0x7FF, 0x004, 0x005,   \
              0x004, 0x001, 0x009, 0x7EC,   \
              0x039, 0x1D4, 0x25B, 0x04A,   \
              0x6B0, 0x0D8, 0x026, 0x707,   \
              0x138, 0x6E6, 0x0BF, 0x790,   \
              0x037, 0x7DC, 0x01D, 0x7E3,   \
              0x01B, 0x7EC, 0x00E, 0x7F6,   \
              0x008,   \
}
#define IFD_GROUPDELAY_TABLE_BG_MXL661  \
{  \
              0x00B, 0x7E6, 0x036, 0x7A8,   \
              0x083, 0x756, 0x0C8, 0x736,   \
              0x0B6, 0x78A, 0x031, 0x013,   \
              0x7B3, 0x054, 0x784, 0x7E3,   \
              0x7C5, 0x15B, 0x30B, 0x002,   \
              0x773, 0x0F5, 0x7C6, 0x7E9,   \
              0x05C, 0x7BF, 0x01B, 0x00C,   \
              0x7DA, 0x020, 0x7F1, 0x7F7,   \
              0x012,   \
}
#define IFD_GROUPDELAY_TABLE_BG_SILICONLABS_SI2178B  \
 {  \
              0x002, 0x7F4, 0x02E, 0x7CA,   \
              0x03A, 0x72D, 0x102, 0x0DA,   \
              0x361, 0x76E, 0x75F, 0x108,   \
              0x79C, 0x7DC, 0x038, 0x7E0,   \
              0x007, 0x003, 0x7FA, 0x006,   \
              0x7FD, 0x000, 0x002, 0x7FE,   \
              0x001, 0x000, 0x000, 0x000,   \
              0x000, 0x000, 0x000, 0x000,   \
              0x000,   \
}
#define IFD_GROUPDELAY_TABLE_BG_SILICONLABS_SI2178B_1  \
       {  \
              0x005, 0x7EC, 0x036, 0x7C6,   \
              0x056, 0x709, 0x0AB, 0x031,   \
              0x389, 0x072, 0x725, 0x0EB,   \
              0x7F0, 0x7C0, 0x02E, 0x7F1,   \
              0x7FE, 0x004, 0x7FA, 0x005,   \
              0x7FE, 0x7FF, 0x002, 0x7FF,   \
              0x000, 0x000, 0x000, 0x000,   \
              0x000, 0x000, 0x000, 0x000,   \
              0x000,   \
       }

#define IFD_GROUPDELAY_TABLE_BG_SILICONLABS_SI2178B_2  \
      {  \
              0x005, 0x7F2, 0x016, 0x799,   \
              0x7E1, 0x063, 0x2D1, 0x148,   \
              0x7E0, 0x741, 0x1A3, 0x6C0,   \
              0x077, 0x04C, 0x75C, 0x09B,   \
              0x7A4, 0x019, 0x014, 0x7DA,   \
              0x026, 0x7E5, 0x00D, 0x7FE,   \
              0x7FA, 0x00A, 0x7F7, 0x006,   \
              0x7FE, 0x7FF, 0x002, 0x7FD,   \
              0x002,   \
       }


#define IFD_GROUPDELAY_TABLE_BG_SILICONLABS_SI2151_7D75 \
       {  \
               0x005, 0x7F3, 0x00A, 0x7F1,   \
               0x7AB, 0x7B5, 0x165, 0x255,   \
               0x17D, 0x63F, 0x1A3, 0x775,   \
               0x7F1, 0x04F, 0x7CF, 0x00C,   \
               0x006, 0x7FD, 0x7FC, 0x006,   \
               0x7FC, 0x000, 0x002, 0x7FE,   \
               0x001, 0x000, 0x000, 0x000,   \
               0x000, 0x000, 0x000, 0x000,   \
               0x000,   \
         }


#define IFD_GROUPDELAY_TABLE_BG_OIRT  \
{                                   \
	0x02A,	0x7E0,	0x7D7,	0x0E2,	0x2CF,\
	0x11F,	0x716,	0x01A,	0x0BF,	0x6A9,\
	0x14A,	0x717,	0x075,	0x7E6,	0x7E7,\
	0x02C,	0x7D4,	0x024,	0x7E5,	0x012,\
	0x7F6,	0x004,	0x000,	0x7FD,	0x004,\
	0x7FC,	0x003,	0x7FE,	0x001,	0x7FF,\
	0x000,	0x000,	0x000,	0x000,\
}
#define IFD_GROUPDELAY_TABLE_BG_SWEDEN  \
{                                   \
	0x02A,	0x7E0,	0x7D7,	0x0E2,	0x2CF,\
	0x11F,	0x716,	0x01A,	0x0BF,	0x6A9,\
	0x14A,	0x717,	0x075,	0x7E6,	0x7E7,\
	0x02C,	0x7D4,	0x024,	0x7E5,	0x012,\
	0x7F6,	0x004,	0x000,	0x7FD,	0x004,\
	0x7FC,	0x003,	0x7FE,	0x001,	0x7FF,\
	0x000,	0x000,	0x000,	0x000,\
}
#define IFD_GROUPDELAY_TABLE_BG_NEWZEALAND  \
{                                   \
	0x02A,	0x7E0,	0x7D7,	0x0E2,	0x2CF,\
	0x11F,	0x716,	0x01A,	0x0BF,	0x6A9,\
	0x14A,	0x717,	0x075,	0x7E6,	0x7E7,\
	0x02C,	0x7D4,	0x024,	0x7E5,	0x012,\
	0x7F6,	0x004,	0x000,	0x7FD,	0x004,\
	0x7FC,	0x003,	0x7FE,	0x001,	0x7FF,\
	0x000,	0x000,	0x000,	0x000,\
}
#define IFD_GROUPDELAY_TABLE_BG_AUSTRALIA  \
{                                   \
	0x02A,	0x7E0,	0x7D7,	0x0E2,	0x2CF,\
	0x11F,	0x716,	0x01A,	0x0BF,	0x6A9,\
	0x14A,	0x717,	0x075,	0x7E6,	0x7E7,\
	0x02C,	0x7D4,	0x024,	0x7E5,	0x012,\
	0x7F6,	0x004,	0x000,	0x7FD,	0x004,\
	0x7FC,	0x003,	0x7FE,	0x001,	0x7FF,\
	0x000,	0x000,	0x000,	0x000,\
}
#define IFD_GROUPDELAY_TABLE_BG_INDIA  \
{                                   \
	0x02A,	0x7E0,	0x7D7,	0x0E2,	0x2CF,\
	0x11F,	0x716,	0x01A,	0x0BF,	0x6A9,\
	0x14A,	0x717,	0x075,	0x7E6,	0x7E7,\
	0x02C,	0x7D4,	0x024,	0x7E5,	0x012,\
	0x7F6,	0x004,	0x000,	0x7FD,	0x004,\
	0x7FC,	0x003,	0x7FE,	0x001,	0x7FF,\
	0x000,	0x000,	0x000,	0x000,\
}
#define IFD_GROUPDELAY_TABLE_BG_DENMARK  \
{                                   \
	0x02A,	0x7E0,	0x7D7,	0x0E2,	0x2CF,\
	0x11F,	0x716,	0x01A,	0x0BF,	0x6A9,\
	0x14A,	0x717,	0x075,	0x7E6,	0x7E7,\
	0x02C,	0x7D4,	0x024,	0x7E5,	0x012,\
	0x7F6,	0x004,	0x000,	0x7FD,	0x004,\
	0x7FC,	0x003,	0x7FE,	0x001,	0x7FF,\
	0x000,	0x000,	0x000,	0x000,\
}
#define IFD_GROUPDELAY_TABLE_DK_POLAND  \
{                                   \
    0x026,0x7F4,0x7E7,0x7DE,        \
    0x146,0x207,0x1BF,0x711,        \
    0x7B5,0x086,0x052,0x69A,        \
    0x185,0x71E,0x018,0x065,        \
    0x77B,0x072,0x7B4,0x027,        \
    0x7F8,0x7F5,0x012,0x7EF,        \
    0x00D,0x7F6,0x007,0x7FC,        \
    0x001,0x002,0x7FD,0x004,        \
    0x7FD,0x000,                          \
}
#define IFD_GROUPDELAY_TABLE_DK_CZECH  \
{                                   \
    0x026,0x7F4,0x7E7,0x7DE,        \
    0x146,0x207,0x1BF,0x711,        \
    0x7B5,0x086,0x052,0x69A,        \
    0x185,0x71E,0x018,0x065,        \
    0x77B,0x072,0x7B4,0x027,        \
    0x7F8,0x7F5,0x012,0x7EF,        \
    0x00D,0x7F6,0x007,0x7FC,        \
    0x001,0x002,0x7FD,0x004,        \
    0x7FD,0x000,                          \
}

#define IFD_GROUPDELAY_TABLE_I_MXL661 \
{  \
	0x001, 0x000, 0x001, 0x7FF,   \
	0x000, 0x001, 0x7FF, 0x7FE,   \
	0x003, 0x7FF, 0x7FE, 0x7FF,   \
	0x7FB, 0x7F8, 0x01F, 0x768,   \
	0x3E7, 0x09F, 0x7F8, 0x000,   \
	0x006, 0x003, 0x001, 0x003,   \
	0x7FD, 0x001, 0x001, 0x000,   \
	0x7FF, 0x001, 0x7FF, 0x000,   \
	0x7FF,   \
}

#define IFD_GROUPDELAY_TABLE_DK_FOR_SILICON2178B  \
               {  \
              0x021, 0x7D1, 0x002, 0x710,   \
              0x165, 0x2B9, 0x0DD, 0x71C,   \
              0x180, 0x6FB, 0x0A5, 0x7BE,   \
              0x7F3, 0x040, 0x7A8, 0x055,   \
              0x7BF, 0x025, 0x7F5, 0x7F6,   \
              0x016, 0x7E7, 0x016, 0x7F0,   \
              0x008, 0x7FF, 0x7FC, 0x007,   \
              0x7F9, 0x006, 0x7FC, 0x001,   \
              0x000,   \
       }

#define IFD_GROUPDELAY_TABLE_DK_FOR_SILICON2151_7D75  \
               {  \
              0x011, 0x7f9, 0x01e, 0x7c2,   \
              0x001, 0x752, 0x1b4, 0x327,   \
              0x75b, 0x072, 0x03e, 0x7c2,   \
              0x05b, 0x78e, 0x06f, 0x787,   \
              0x077, 0x78b, 0x06d, 0x79c,   \
              0x059, 0x7b2, 0x043, 0x7c8,   \
              0x02e, 0x7dc, 0x01c, 0x7ec,   \
              0x00e, 0x7f7, 0x004, 0x7ff,   \
              0x7fe,   \
       }

#define IFD_GROUPDELAY_TABLE_DK_MXL601  \
       {  \
              0x034, 0x7A6, 0x7FD, 0x1A4,   \
              0x12E, 0x7BD, 0x015, 0x015,   \
              0x7CF, 0x01B, 0x7F9, 0x7F9,   \
              0x00C, 0x7F7, 0x005, 0x7FE,   \
              0x000, 0x000, 0x000, 0x001,   \
              0x7FF, 0x000, 0x7FF, 0x000,   \
              0x000, 0x000, 0x000, 0x000,   \
              0x000, 0x000, 0x000, 0x000,   \
              0x000, 0x000, \
       }
#define IFD_GROUPDELAY_TABLE_DK_MXL661  \
       {  \
              0x001, 0x003, 0x001, 0x000,   \
              0x001, 0x001, 0x000, 0x001,   \
              0x005, 0x009, 0x7FB, 0x00F,   \
              0x7FF, 0x77F, 0x7C5, 0x1A2,   \
              0x342, 0x6DA, 0x107, 0x7DF,   \
              0x7FE, 0x019, 0x7F1, 0x7FA,   \
              0x004, 0x7FA, 0x001, 0x7FF,   \
              0x000, 0x7FF, 0x7FD, 0x7FE,   \
              0x000,   \
       }
#define IFD_GROUPDELAY_TABLE_DK_RE232TN  \
{  \
              0x03A, 0x7BC, 0x076, 0x785,   \
              0x099, 0x79A, 0x04C, 0x12D,   \
              0x36C, 0x745, 0x7BC, 0x074,   \
              0x760, 0x076, 0x7A6, 0x011,   \
              0x001, 0x7CD, 0x042, 0x7CE,   \
              0x01A, 0x000, 0x7EF, 0x01A,   \
              0x7E9, 0x00F, 0x7FB, 0x7FC,   \
              0x00A, 0x7F5, 0x008, 0x7FC,   \
              0x000,   \
}
#define IFD_GROUPDELAY_TABLE_DK_SUTRX243  \
{  \
              0x000, 0x002, 0x003, 0x7FF,   \
              0x002, 0x000, 0x006, 0x7FC,   \
              0x00A, 0x003, 0x7FB, 0x00F,   \
              0x002, 0x7F9, 0x011, 0x25B,   \
              0x296, 0x66C, 0x0EC, 0x774,   \
              0x041, 0x7DB, 0x013, 0x7E8,   \
              0x00F, 0x7F5, 0x002, 0x001,   \
              0x7FD, 0x000, 0x7FC, 0x002,   \
              0x7FE,   \
}
#define IFD_GROUPDELAY_TABLE_DK_SUTRX243_RA  \
{  \
              0x000, 0x002, 0x002, 0x7FE,   \
              0x001, 0x000, 0x006, 0x7FC,   \
              0x00B, 0x004, 0x7FC, 0x012,   \
              0x005, 0x7FE, 0x01B, 0x260,   \
              0x28C, 0x663, 0x0EA, 0x770,   \
              0x040, 0x7DA, 0x013, 0x7E8,   \
              0x00F, 0x7F5, 0x002, 0x002,   \
              0x7FE, 0x001, 0x7FC, 0x002,   \
              0x7FE,   \
}
#define IFD_GROUPDELAY_TABLE_I_RE232TN  \
{  \
              0x023, 0x7E6, 0x03B, 0x7C7,   \
              0x06D, 0x7B1, 0x0EC, 0x756,   \
              0x360, 0x169, 0x711, 0x7FF,   \
              0x7D4, 0x7FD, 0x000, 0x7F0,   \
              0x003, 0x7EE, 0x003, 0x008,   \
              0x7FE, 0x002, 0x7FF, 0x000,   \
              0x000, 0x000, 0x000, 0x000,   \
              0x000, 0x000, 0x000, 0x000,   \
              0x000,   \
}
#define IFD_GROUPDELAY_TABLE_I_SUTRX243  \
{  \
              0x003, 0x002, 0x7FA, 0x004,   \
              0x002, 0x001, 0x006, 0x7FE,   \
              0x00C, 0x00B, 0x012, 0x013,   \
              0x009, 0x01F, 0x09A, 0x775,   \
              0x3D2, 0x0A4, 0x78A, 0x7B3,   \
              0x7F7, 0x7FB, 0x7EF, 0x7F8,   \
              0x7F5, 0x004, 0x7FF, 0x7FE,   \
              0x002, 0x7FC, 0x004, 0x002,   \
              0x7FD,   \
}
#define IFD_GROUPDELAY_TABLE_I_SUTRX243_RA  \
{  \
              0x002, 0x006, 0x001, 0x000,   \
              0x006, 0x7FE, 0x007, 0x005,   \
              0x00A, 0x009, 0x013, 0x014,   \
              0x010, 0x016, 0x0B4, 0x76B,   \
              0x3C5, 0x0B9, 0x775, 0x7AF,   \
              0x7F5, 0x7FC, 0x7EE, 0x7F7,   \
              0x7F9, 0x000, 0x7FA, 0x003,   \
              0x7FF, 0x7FD, 0x001, 0x7FD,   \
              0x7FD,   \
}
#define IFD_GROUPDELAY_TABLE_I_SILICONLABS_SI2178B  \
{  \
			0x00F, 0x7EC, 0x022, 0x7D9,   \
			0x028, 0x7F1, 0x7DF, 0x14E,   \
			0x392, 0x6F1, 0x076, 0x7CB,   \
			0x006, 0x014, 0x7DD, 0x020,   \
			0x7DE, 0x013, 0x7F8, 0x002,   \
			0x002, 0x7FC, 0x004, 0x7FD,   \
			0x002, 0x7FF, 0x000, 0x000,   \
			0x000, 0x000, 0x000, 0x000,   \
			0x000,   \
}

#define IFD_GROUPDELAY_TABLE_M                           \
{                                                   \
	0x026,0x7F4,0x7E7,0x7DE,\
	0x146,0x207,0x1BF,0x711,\
	0x7B5,0x086,0x052,0x69A,\
	0x185,0x71E,0x018,0x065,\
	0x77B,0x072,0x7B4,0x027,\
	0x7F8,0x7F5,0x012,0x7EF,\
	0x00D,0x7F6,0x007,0x7FC,\
	0x001,0x002,0x7FD,0x004,\
	0x7FD,0x000,\
}
#define IFD_GROUPDELAY_TABLE_M_MXL601                           \
		   {  \
				  0x05C, 0x744, 0x0D1, 0x705,	\
				  0x3E4, 0x6C8, 0x39D, 0x489,	\
				  0x2E2, 0x5E1, 0x13E, 0x781,	\
				  0x7B7, 0x0DC, 0x6EC, 0x0F4,	\
				  0x760, 0x048, 0x7FB, 0x7DE,	\
				  0x032, 0x7CF, 0x027, 0x7E6,	\
				  0x00C, 0x7FD, 0x7FC, 0x007,	\
				  0x7F9, 0x007, 0x7FC, 0x003,	\
				  0x7FE, 0x000, \
		   }

#define IFD_GROUPDELAY_TABLE_MN_MXL661                           \
		   {  \
              0x001, 0x7FB, 0x008, 0x002,   \
              0x001, 0x7FA, 0x7FF, 0x7F6,   \
              0x001, 0x004, 0x001, 0x7C9,   \
              0x7FD, 0x0D5, 0x201, 0x1C7,   \
              0x039, 0x624, 0x1F5, 0x731,   \
              0x7ED, 0x044, 0x7F3, 0x7FE,   \
              0x7FE, 0x009, 0x7F3, 0x002,   \
              0x001, 0x004, 0x7FB, 0x002,   \
              0x000,   \
           }
#define IFD_GROUPDELAY_TABLE_N                           \
{                                                   \
    0x023,    0x7A2,    0x09C,    0x729,    0x116,  \
    0x6E0,    0x08A,    0x09F,    0x1C8,    0x26D,  \
    0x74D,    0x739,    0x0F7,    0x7D6,    0x780,  \
    0x06E,    0x002,    0x7BF,    0x025,    0x003,  \
    0x7E9,    0x011,    0x7FE,    0x7F7,    0x009,  \
    0x7FD,    0x7FC,    0x005,    0x7FE,    0x7FE,  \
    0x003,    0x7FF,    0x7FF,    0x000,                 \
}
/////////////////////////////////////////////////
//Follow Standard Table To Add any new special table.
/////////////////////////////////////////////////
#define IFD_GROUPDELAY_TABLE_M_OTHER1	\
{ 											\
	0x017, 0x010, 0x7EA, 0x7DD, 0x0B0,			\
	0x1FB, 0x243, 0x07D, 0x744, 0x023,			\
	0x081, 0x75A, 0x012, 0x061, 0x786,			\
	0x04B, 0x7ED, 0x7F4, 0x016, 0x7E9,			\
	0x012, 0x7F4, 0x004, 0x001, 0x7FE,			\
	0x002, 0x7FE, 0x002, 0x7FF, 0x002,			\
	0x7FF, 0x000, 0x000, 0x7FE,				\
}
#define IFD_GROUPDELAY_TABLE_DK_OTHER1 \
       {  \
              0x000, 0x000, 0x000, 0x000,   \
              0x002, 0x000, 0x7FC, 0x008,   \
              0x7F8, 0x7FC, 0x01A, 0x7D8,   \
              0x014, 0x030, 0x76A, 0x0F4,   \
              0x2E4, 0x0F4, 0x76A, 0x030,   \
              0x014, 0x7D8, 0x01A, 0x7FC,   \
              0x7F8, 0x008, 0x7FC, 0x000,   \
              0x002, 0x000, 0x000, 0x000,   \
              0x000, 0x000,   \
       }
#define IFD_GROUPDELAY_TABLE_M_SUTRX243  \
{ \
              0x008, 0x7FF, 0x007, 0x004,   \
              0x006, 0x001, 0x00C, 0x001,   \
              0x7FF, 0x7FA, 0x021, 0x015,   \
              0x7FE, 0x7F7, 0x0D4, 0x1DB,   \
              0x2BE, 0x607, 0x099, 0x000,   \
              0x7B8, 0x00B, 0x007, 0x003,   \
              0x7EE, 0x001, 0x7FA, 0x7FE,   \
              0x7F7, 0x001, 0x7FC, 0x7FF,   \
              0x7FE,   \
}
#define IFD_GROUPDELAY_TABLE_M_SUTRX243_RA  \
{ \
		0x009, 0x000, 0x008, 0x000,   \
              0x003, 0x000, 0x00E, 0x001,   \
              0x000, 0x7F8, 0x021, 0x019,   \
              0x005, 0x7F1, 0x0D1, 0x1DF,   \
              0x2BC, 0x609, 0x09B, 0x7F8,   \
              0x7B5, 0x012, 0x004, 0x003,   \
              0x7ED, 0x002, 0x7FB, 0x002,   \
              0x7F8, 0x7FF, 0x7FA, 0x000,   \
              0x7FD,   \
}
#define IFD_GROUPDELAY_TABLE_M_RE232TN \
{  \
              0x024, 0x7F5, 0x7E6, 0x7FC,   \
              0x168, 0x239, 0x16E, 0x688,   \
              0x05D, 0x08D, 0x754, 0x7F5,   \
              0x0B6, 0x6FC, 0x0FB, 0x73F,   \
              0x077, 0x7D4, 0x7E9, 0x048,   \
              0x79F, 0x064, 0x7A9, 0x040,   \
              0x7D9, 0x00F, 0x006, 0x7EC,   \
              0x01C, 0x7E1, 0x01D, 0x7E9,   \
              0x010,   \
       }

#define IFD_GROUPDELAY_TABLE_M_SILICONLABS_SI2178B  \
{  \
	0x001, 0x7FF, 0x004, 0x7FC,   \
	0x00A, 0x7F5, 0x012, 0x7D1,   \
	0x3FD, 0x031, 0x7EF, 0x00B,   \
	0x7F7, 0x004, 0x7FD, 0x000,   \
	0x7FF, 0x000, 0x000, 0x000,   \
	0x000, 0x000, 0x000, 0x000,   \
	0x000, 0x000, 0x000, 0x000,   \
	0x000, 0x000, 0x000, 0x000,   \
	0x000,   \
}

#define IFD_GROUPDELAY_TABLE_M_SILICONLABS_SI2178B_1  \
       {  \
              0x005, 0x7D3, 0x074, 0x7B7,   \
              0x025, 0x781, 0x142, 0x176,   \
              0x2D5, 0x68B, 0x7F9, 0x0E0,   \
              0x72E, 0x032, 0x004, 0x007,   \
              0x001, 0x7E2, 0x02D, 0x7E5,   \
              0x7FE, 0x010, 0x7F3, 0x007,   \
              0x7FD, 0x002, 0x001, 0x7FC,   \
              0x004, 0x7FE, 0x000, 0x001,   \
              0x7FF,   \
       }

#define IFD_GROUPDELAY_TABLE_M_SILICONLABS_SI2178B_7D75  \
{  \
	0x000, 0x002, 0x00F, 0x7F5,   \
	0x028, 0x793, 0x099, 0x69C,   \
	0x333, 0x1CC, 0x7EA, 0x016,   \
	0x01A, 0x002, 0x7FC, 0x7F8,   \
	0x7FC, 0x000, 0x7FF, 0x000,   \
	0x000, 0x000, 0x000, 0x000,   \
	0x000, 0x000, 0x000, 0x000,   \
	0x000, 0x000, 0x000, 0x000,   \
	0x000,   \
}

#define IFD_GROUPDELAY_TABLE_M_SILICONLABS_SI2178B_7D75_LG  \
{  \
	0x029, 0x7AB, 0x09A, 0x70B,   \
	0x13E, 0x6E7, 0x05D, 0x013,   \
	0x056, 0x2D8, 0x17B, 0x716,   \
	0x7EF, 0x094, 0x7C9, 0x7CB,   \
	0x034, 0x006, 0x7E0, 0x000,   \
	0x007, 0x7FC, 0x7FF, 0x001,   \
	0x000, 0x000, 0x000, 0x000,   \
	0x000, 0x000, 0x000, 0x000,   \
	0x000,   \
}

//=================================================================
//Output LPF Table
//=================================================================
typedef struct {
	UINT16	StructOuputLpfCoef_Table[OUPUT_LPF_TABLE_SIZE];
} StructOuputLpfCoef;

#define IFD_OUTPUTLPF_COEF_TABLE_MN		 \
       {  \
              0x0002, 0x0004, 0x0001, 0x3FFD, 0x3FFF,   \
              0x0004, 0x3FFF, 0x3FFC, 0x0003, 0x0002,   \
              0x3FFB, 0x0002, 0x0004, 0x3FFB, 0x3FFF,   \
              0x0006, 0x3FFC, 0x3FFC, 0x0007, 0x3FFF,   \
              0x3FF9, 0x0007, 0x0002, 0x3FF6, 0x0005,   \
              0x0007, 0x3FF5, 0x0002, 0x000B, 0x3FF5,   \
              0x3FFD, 0x000F, 0x3FF7, 0x3FF7, 0x0011,   \
              0x3FFB, 0x3FF1, 0x0012, 0x0002, 0x3FEB,   \
              0x000F, 0x000A, 0x3FE7, 0x000A, 0x0013,   \
              0x3FE5, 0x0002, 0x001C, 0x3FE7, 0x3FF6,   \
              0x0024, 0x3FEC, 0x3FE9, 0x0028, 0x3FF7,   \
              0x3FDB, 0x0029, 0x0006, 0x3FCF, 0x0023,   \
              0x0018, 0x3FC5, 0x0017, 0x002D, 0x3FC1,   \
              0x0004, 0x0042, 0x3FC3, 0x3FEB, 0x0055,   \
              0x3FCF, 0x3FCB, 0x0063, 0x3FE6, 0x3FA8,   \
              0x0069, 0x0009, 0x3F81, 0x0063, 0x003B,   \
              0x3F5B, 0x004C, 0x007E, 0x3F37, 0x001C,   \
              0x00DB, 0x3F17, 0x3FC1, 0x0168, 0x3EFF,   \
              0x3F00, 0x0286, 0x3EF0, 0x3C3B, 0x094F,   \
              0x1440,   \
       }

#define IFD_OUTPUTLPF_COEF_TABLE_MN_SHARP		 \
	   {  \
              0x3FFF, 0x000A, 0x0019, 0x0002, 0x3FE6,   \
              0x0003, 0x001A, 0x3FF1, 0x3FED, 0x001A,   \
              0x0004, 0x3FE3, 0x0010, 0x0013, 0x3FE2,   \
              0x0001, 0x001E, 0x3FE9, 0x3FF3, 0x0022,   \
              0x3FF3, 0x3FE7, 0x0020, 0x0000, 0x3FDF,   \
              0x001B, 0x000D, 0x3FDA, 0x0012, 0x0019,   \
              0x3FDA, 0x0006, 0x0022, 0x3FDD, 0x3FFA,   \
              0x002A, 0x3FE4, 0x3FED, 0x002D, 0x3FEE,   \
              0x3FE1, 0x002E, 0x3FFA, 0x3FD6, 0x002B,   \
              0x0007, 0x3FCD, 0x0024, 0x0016, 0x3FC8,   \
              0x001A, 0x0025, 0x3FC5, 0x000D, 0x0033,   \
              0x3FC7, 0x3FFD, 0x003F, 0x3FCC, 0x3FEB,   \
              0x004A, 0x3FD6, 0x3FD7, 0x0051, 0x3FE4,   \
              0x3FC2, 0x0055, 0x3FF7, 0x3FAD, 0x0053,   \
              0x000F, 0x3F98, 0x004D, 0x002C, 0x3F84,   \
              0x003F, 0x004F, 0x3F71, 0x0029, 0x007B,   \
              0x3F60, 0x0007, 0x00B2, 0x3F52, 0x3FD2,   \
              0x00FD, 0x3F46, 0x3F79, 0x0174, 0x3F3D,   \
              0x3EC0, 0x027D, 0x3F38, 0x3C09, 0x0930,   \
              0x148C,   \
       }

#define IFD_OUTPUTLPF_COEF_TABLE_MN_FOR_SILICON2178B		 \
       {  \
              0x3FFF, 0x3FFE, 0x0001, 0x0001, 0x3FFE,       \
              0x0000, 0x0003, 0x3FFE, 0x3FFF, 0x0004,      \
              0x3FFE, 0x3FFD, 0x0004, 0x0000, 0x3FFB,   \
              0x0004, 0x0002, 0x3FFA, 0x0003, 0x0004,   \
              0x3FF8, 0x0002, 0x0007, 0x3FF8, 0x3FFF,       \
              0x000A, 0x3FF9, 0x3FFB, 0x000C, 0x3FFB,     \
              0x3FF6, 0x000E, 0x3FFF, 0x3FF2, 0x000D,   \
              0x0004, 0x3FEE, 0x000B, 0x000B, 0x3FEB,   \
              0x0006, 0x0012, 0x3FE9, 0x3FFF, 0x0019,      \
              0x3FEB, 0x3FF6, 0x001F, 0x3FF0, 0x3FEC,      \
              0x0023, 0x3FF8, 0x3FE0, 0x0024, 0x0004,   \
              0x3FD6, 0x0020, 0x0013, 0x3FCD, 0x0017,   \
              0x0024, 0x3FC7, 0x0009, 0x0036, 0x3FC7,    \
              0x3FF5, 0x0047, 0x3FCE, 0x3FDC, 0x0056,    \
              0x3FDD, 0x3FBF, 0x005F, 0x3FF6, 0x3F9F,   \
              0x0060, 0x0019, 0x3F7D, 0x0056, 0x004A,   \
              0x3F5B, 0x003C, 0x008B, 0x3F3C, 0x000B,    \
              0x00E3, 0x3F22, 0x3FB0, 0x016B, 0x3F0E,     \
              0x3EF1, 0x0284, 0x3F01, 0x3C2F, 0x0948,   \
              0x1452,   \
}

#define IFD_OUTPUTLPF_COEF_TABLE_BG		 \
       {  \
              0x0002, 0x0005, 0x3FFE, 0x3FFD, 0x0005,   \
              0x3FFD, 0x3FFF, 0x0005, 0x3FFB, 0x0003,   \
              0x0002, 0x3FFA, 0x0007, 0x3FFC, 0x3FFF,   \
              0x0006, 0x3FF8, 0x0006, 0x3FFF, 0x3FFA,   \
              0x000A, 0x3FF7, 0x0004, 0x0004, 0x3FF5,   \
              0x000D, 0x3FF8, 0x3FFF, 0x000A, 0x3FF0,   \
              0x000D, 0x3FFC, 0x3FF8, 0x0011, 0x3FED,   \
              0x000C, 0x0002, 0x3FF0, 0x0017, 0x3FEC,   \
              0x0006, 0x000B, 0x3FE7, 0x001C, 0x3FEF,   \
              0x3FFE, 0x0017, 0x3FDE, 0x001D, 0x3FF5,   \
              0x3FF1, 0x0023, 0x3FD7, 0x001B, 0x0001,   \
              0x3FE1, 0x0030, 0x3FD4, 0x0012, 0x0013,   \
              0x3FCE, 0x003C, 0x3FD6, 0x0003, 0x002A,   \
              0x3FB9, 0x0044, 0x3FDF, 0x3FEA, 0x0047,   \
              0x3FA4, 0x0046, 0x3FF4, 0x3FC6, 0x006C,   \
              0x3F90, 0x003E, 0x0018, 0x3F91, 0x009B,   \
              0x3F7E, 0x0025, 0x005A, 0x3F3E, 0x00DE,   \
              0x3F70, 0x3FE6, 0x00E2, 0x3E91, 0x0168,   \
              0x3F68, 0x3F09, 0x02FC, 0x3B02, 0x0677,   \
              0x18FE,   \
       }

#define IFD_OUTPUTLPF_COEF_TABLE_BG_SHARP		 \
{  \
 		0x0000, 0x0000, 0x0000, 0x0001, 0x3FFF,   \
 		0x0002, 0x3FFE, 0x0002, 0x3FFF, 0x3FFF,   \
 		0x0003, 0x3FFD, 0x0003, 0x3FFF, 0x3FFE,   \
 		0x0004, 0x3FFB, 0x0004, 0x3FFF, 0x3FFD,   \
 		0x0006, 0x3FF9, 0x0004, 0x0001, 0x3FFA,   \
 		0x0009, 0x3FF8, 0x0003, 0x0005, 0x3FF6,   \
 		0x000C, 0x3FF8, 0x3FFF, 0x000A, 0x3FF1,   \
 		0x000E, 0x3FFB, 0x3FFA, 0x0010, 0x3FED,   \
 		0x000D, 0x0000, 0x3FF1, 0x0018, 0x3FEA,   \
 		0x0009, 0x0009, 0x3FE7, 0x001E, 0x3FEB,   \
 		0x0001, 0x0016, 0x3FDC, 0x0022, 0x3FF1,   \
 		0x3FF3, 0x0026, 0x3FD1, 0x0021, 0x3FFE,   \
 		0x3FDF, 0x0038, 0x3FCB, 0x0018, 0x0014,   \
 		0x3FC6, 0x0048, 0x3FCD, 0x0003, 0x0034,   \
 		0x3FA9, 0x0053, 0x3FDB, 0x3FDF, 0x005E,   \
 		0x3F8B, 0x0053, 0x3FFC, 0x3FA7, 0x0096,  \
 		0x3F70, 0x0040, 0x003E, 0x3F4D, 0x00E3,   \
 		0x3F59, 0x0004, 0x00CB, 0x3E96, 0x0177,   \
 		0x3F4B, 0x3F26, 0x02ED, 0x3AFD, 0x068F,   \
 		0x18DF,   \
}
#define IFD_OUTPUTLPF_COEF_TABLE_BG_SILICONLABS_SI2178B		 \
 {  \
 		0x0002, 0x3FFB, 0x0008, 0x3FF6, 0x0009,   \
 		0x3FFA, 0x3FFF, 0x0007, 0x3FF4, 0x000C,   \
 		0x3FF8, 0x3FFF, 0x0009, 0x3FF2, 0x000E,   \
 		0x3FF9, 0x3FFC, 0x000D, 0x3FEF, 0x000D,   \
 		0x3FFD, 0x3FF6, 0x0012, 0x3FED, 0x000A,   \
 		0x0004, 0x3FEF, 0x0017, 0x3FEF, 0x0003,   \
 		0x000D, 0x3FE7, 0x0018, 0x3FF4, 0x3FF9,   \
 		0x0018, 0x3FE2, 0x0015, 0x3FFF, 0x3FEC,   \
 		0x0021, 0x3FE2, 0x000C, 0x000E, 0x3FDE,   \
 		0x0026, 0x3FE8, 0x3FFC, 0x001F, 0x3FD3,   \
 		0x0024, 0x3FF7, 0x3FE7, 0x0030, 0x3FCF,   \
 		0x0019, 0x000E, 0x3FD0, 0x003C, 0x3FD5,   \
 		0x0002, 0x002B, 0x3FBB, 0x003E, 0x3FEA,   \
 		0x3FE0, 0x004A, 0x3FAE, 0x0030, 0x000E,   \
 		0x3FB6, 0x0066, 0x3FB1, 0x000D, 0x0043,   \
 		0x3F87, 0x0076, 0x3FCC, 0x3FCF, 0x008A,   \
 		0x3F5A, 0x006E, 0x000E, 0x3F68, 0x00EA,   \
 		0x3F34, 0x0037, 0x00A3, 0x3EA1, 0x018F,   \
 		0x3F1B, 0x3F56, 0x02D3, 0x3AF4, 0x06B6,   \
 		0x18AC,   \
 }

#define IFD_OUTPUTLPF_COEF_TABLE_BG_SILICONLABS_SI2178B_2		 \
{  \
 		0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
 		0x0000, 0x0000, 0x0000, 0x0000, 0x0001,   \
 		0x3FFF, 0x0000, 0x0000, 0x3FFF, 0x0001,   \
 		0x3FFF, 0x0000, 0x0001, 0x3FFE, 0x0002,   \
 		0x3FFF, 0x3FFF, 0x0002, 0x3FFD, 0x0003,   \
 		0x0000, 0x3FFE, 0x0004, 0x3FFB, 0x0002,   \
 		0x0002, 0x3FFB, 0x0007, 0x3FFB, 0x0000,   \
 		0x0006, 0x3FF7, 0x0009, 0x3FFD, 0x3FFB,   \
 		0x000C, 0x3FF3, 0x0008, 0x0003, 0x3FF3,   \
 		0x0012, 0x3FF2, 0x0002, 0x000D, 0x3FE9,   \
 		0x0016, 0x3FF7, 0x3FF6, 0x001A, 0x3FE1,   \
 		0x0014, 0x0004, 0x3FE4, 0x0028, 0x3FDF,   \
 		0x0007, 0x0019, 0x3FCF, 0x0031, 0x3FE9,   \
 		0x3FEE, 0x0037, 0x3FBD, 0x002D, 0x0004,   \
 		0x3FC7, 0x0056, 0x3FB7, 0x0013, 0x0034,   \
 		0x3F97, 0x006D, 0x3FC9, 0x3FDB, 0x007C,   \
 		0x3F63, 0x006F, 0x0004, 0x3F75, 0x00E1,   \
 		0x3F34, 0x003F, 0x0098, 0x3EA9, 0x018F,   \
 		0x3F14, 0x3F61, 0x02CB, 0x3AF4, 0x06BD,   \
 		0x18A2,   \
 }
#define IFD_OUTPUTLPF_COEF_TABLE_BG_SILICONLABS_SI2178B_3		 \
       {  \
              0x0005, 0x3FF1, 0x001B, 0x3FDF, 0x001C,   \
              0x3FF6, 0x3FF2, 0x001E, 0x3FE4, 0x0008,   \
              0x0012, 0x3FE0, 0x0018, 0x0000, 0x3FE6,   \
              0x0021, 0x3FF0, 0x3FF3, 0x0021, 0x3FE3,   \
              0x0003, 0x001A, 0x3FDC, 0x0013, 0x000D,   \
              0x3FDC, 0x0020, 0x3FFD, 0x3FE3, 0x0027,   \
              0x3FED, 0x3FEF, 0x0029, 0x3FDF, 0x3FFF,   \
              0x0023, 0x3FD5, 0x0010, 0x0018, 0x3FD1,   \
              0x0021, 0x0008, 0x3FD4, 0x002E, 0x3FF5,   \
              0x3FDE, 0x0035, 0x3FE2, 0x3FEE, 0x0036,   \
              0x3FD0, 0x0002, 0x002F, 0x3FC4, 0x0019,   \
              0x0021, 0x3FBE, 0x0030, 0x000B, 0x3FC0,   \
              0x0043, 0x3FF1, 0x3FCB, 0x0051, 0x3FD4,   \
              0x3FE0, 0x0057, 0x3FB6, 0x3FFE, 0x0051,   \
              0x3F9C, 0x0024, 0x003F, 0x3F8A, 0x004F,   \
              0x001F, 0x3F82, 0x007D, 0x3FEF, 0x3F89,   \
              0x00AB, 0x3FAD, 0x3FA6, 0x00D6, 0x3F54,   \
              0x3FE2, 0x00FB, 0x3ED5, 0x0056, 0x0117,   \
              0x3DF7, 0x0166, 0x0129, 0x3B1F, 0x082C,   \
              0x1685,   \
       }

#define IFD_OUTPUTLPF_COEF_TABLE_BG_SILICONLABS_SI2151_7D75		 \
       {  \
              0x0000, 0x0000, 0x0000, 0x0000, 0x3FFF,   \
              0x0002, 0x3FFE, 0x0002, 0x3FFE, 0x0000,   \
              0x0001, 0x3FFE, 0x0003, 0x3FFD, 0x0002,   \
              0x0001, 0x3FFD, 0x0005, 0x3FFB, 0x0003,   \
              0x0000, 0x3FFC, 0x0007, 0x3FF9, 0x0005,   \
              0x0000, 0x3FFB, 0x0009, 0x3FF6, 0x0007,   \
              0x3FFF, 0x3FFA, 0x000C, 0x3FF3, 0x000A,   \
              0x3FFE, 0x3FF8, 0x000F, 0x3FEE, 0x000D,   \
              0x3FFE, 0x3FF6, 0x0014, 0x3FE9, 0x0011,   \
              0x3FFD, 0x3FF3, 0x001A, 0x3FE3, 0x0016,   \
              0x3FFC, 0x3FEF, 0x0021, 0x3FDB, 0x001B,   \
              0x3FFB, 0x3FEB, 0x002A, 0x3FD0, 0x0022,   \
              0x3FFA, 0x3FE4, 0x0036, 0x3FC4, 0x002B,   \
              0x3FF9, 0x3FDC, 0x0045, 0x3FB3, 0x0037,   \
              0x3FF8, 0x3FD0, 0x005B, 0x3F9B, 0x0048,   \
              0x3FF7, 0x3FBE, 0x007B, 0x3F76, 0x0061,   \
              0x3FF7, 0x3FA0, 0x00B3, 0x3F36, 0x008F,   \
              0x3FF6, 0x3F61, 0x012E, 0x3E9F, 0x0105,   \
              0x3FF6, 0x3E8B, 0x0336, 0x3B26, 0x0605,   \
              0x198F,   \
        }

#define IFD_OUTPUTLPF_COEF_TABLE_I		 \
       {  \
              0x0001, 0x0001, 0x3FFF, 0x0000, 0x0001,   \
              0x3FFE, 0x0001, 0x0000, 0x3FFF, 0x0002,   \
              0x3FFE, 0x0001, 0x0001, 0x3FFD, 0x0003,   \
              0x3FFE, 0x0000, 0x0002, 0x3FFC, 0x0004,   \
              0x3FFD, 0x3FFF, 0x0004, 0x3FFA, 0x0006,   \
              0x3FFD, 0x3FFE, 0x0006, 0x3FF7, 0x0008,   \
              0x3FFD, 0x3FFD, 0x0009, 0x3FF4, 0x000A,   \
              0x3FFD, 0x3FFB, 0x000D, 0x3FF0, 0x000D,   \
              0x3FFC, 0x3FF8, 0x0012, 0x3FEB, 0x0010,   \
              0x3FFC, 0x3FF4, 0x0018, 0x3FE5, 0x0014,   \
              0x3FFC, 0x3FF0, 0x001F, 0x3FDD, 0x0019,   \
              0x3FFC, 0x3FEA, 0x0029, 0x3FD3, 0x0020,   \
              0x3FFC, 0x3FE3, 0x0035, 0x3FC6, 0x0028,   \
              0x3FFC, 0x3FDA, 0x0045, 0x3FB5, 0x0033,   \
              0x3FFD, 0x3FCD, 0x005B, 0x3F9E, 0x0043,   \
              0x3FFD, 0x3FBA, 0x007C, 0x3F79, 0x005B,   \
              0x3FFD, 0x3F9B, 0x00B4, 0x3F39, 0x0089,   \
              0x3FFD, 0x3F5C, 0x012F, 0x3EA2, 0x00FF,   \
              0x3FFD, 0x3E85, 0x0338, 0x3B29, 0x05FF,   \
              0x1997,   \
       }

#define IFD_OUTPUTLPF_COEF_TABLE_I_SHARP		 \
 {  \
 		0x0000, 0x0000, 0x0000, 0x0001, 0x3FFF,   \
 		0x0002, 0x3FFE, 0x0002, 0x3FFF, 0x3FFF,   \
 		0x0003, 0x3FFD, 0x0003, 0x3FFF, 0x3FFE,   \
 		0x0004, 0x3FFB, 0x0004, 0x3FFF, 0x3FFD,   \
 		0x0006, 0x3FF9, 0x0004, 0x0001, 0x3FFA,   \
 		0x0009, 0x3FF8, 0x0003, 0x0005, 0x3FF6,   \
 		0x000C, 0x3FF8, 0x3FFF, 0x000A, 0x3FF1,   \
 		0x000E, 0x3FFB, 0x3FFA, 0x0010, 0x3FED,   \
 		0x000D, 0x0000, 0x3FF1, 0x0018, 0x3FEA,   \
 		0x0009, 0x0009, 0x3FE7, 0x001E, 0x3FEB,   \
 		0x0001, 0x0016, 0x3FDC, 0x0022, 0x3FF1,   \
 		0x3FF3, 0x0026, 0x3FD1, 0x0021, 0x3FFE,   \
 		0x3FDF, 0x0038, 0x3FCB, 0x0018, 0x0014,   \
 		0x3FC6, 0x0048, 0x3FCD, 0x0003, 0x0034,   \
 		0x3FA9, 0x0053, 0x3FDB, 0x3FDF, 0x005E,   \
 		0x3F8B, 0x0053, 0x3FFC, 0x3FA7, 0x0096,  \
 		0x3F70, 0x0040, 0x003E, 0x3F4D, 0x00E3,   \
 		0x3F59, 0x0004, 0x00CB, 0x3E96, 0x0177,   \
 		0x3F4B, 0x3F26, 0x02ED, 0x3AFD, 0x068F,   \
 		0x18DF,   \
 	}

#define IFD_OUTPUTLPF_COEF_TABLE_I_SILICONLABS_SI2151_7D75		 \
         {  \
 	           0x0000, 0x3fff, 0x0001, 0x3FFF, 0x0002,   \
 	           0x3FFF, 0x0001, 0x0000, 0x3FFE, 0x0002,   \
                        0x3FFE, 0x0001, 0x0000, 0x3FFE, 0x0004,   \
                        0x3FFC, 0x0002, 0x0000, 0x3FFD, 0x0005,   \
                        0x3FFB, 0x0004, 0x0000, 0x3FFC, 0x0007,   \
                        0x3FF8, 0x0005, 0x0000, 0x3FFA, 0x000A,   \
                        0x3FF6, 0x0006, 0x0001, 0x3FF7, 0x000E,   \
                        0x3FF3, 0x0007, 0x0003, 0x3FF3, 0x0012,   \
                        0x3FEF, 0x0008, 0x0005, 0x3FEE, 0x0018,   \
                        0x3FEB, 0x0008, 0x0009, 0x3FE8, 0x001F,   \
                        0x3FE7, 0x0008, 0x000E, 0x3FDF, 0x0027,   \
                        0x3FE2, 0x0006, 0x0016, 0x3FD4, 0x0031,   \
                        0x3FDE, 0x0003, 0x0021, 0x3FC6, 0x003D,   \
                        0x3FD9, 0x3FFD, 0x0030, 0x3FB3, 0x004C,   \
                        0x3FD5, 0x3FF3, 0x0045, 0x3F99, 0x0060,   \
                        0x3FD2, 0x3FE3, 0x0067, 0x3F72, 0x007C,  \
                        0x3FCE, 0x3FC5, 0x00A0, 0x3F30, 0x00AD,   \
                        0x3FCC, 0x3F87, 0x011C, 0x3E96, 0x0126,   \
                        0x3FCB, 0x3EAF, 0x0326, 0x3B1A, 0x0627,   \
                        0x1964,   \
        }

#define IFD_OUTPUTLPF_COEF_TABLE_DKL		 \
       {  \
              0x0001, 0x0001, 0x3FFF, 0x0000, 0x0001,   \
              0x3FFE, 0x0001, 0x0000, 0x3FFF, 0x0002,   \
              0x3FFE, 0x0001, 0x0001, 0x3FFD, 0x0003,   \
              0x3FFD, 0x0000, 0x0002, 0x3FFC, 0x0005,   \
              0x3FFD, 0x0000, 0x0004, 0x3FFA, 0x0006,   \
              0x3FFD, 0x3FFF, 0x0006, 0x3FF7, 0x0008,   \
              0x3FFC, 0x3FFD, 0x0009, 0x3FF4, 0x000B,   \
              0x3FFC, 0x3FFB, 0x000D, 0x3FF0, 0x000D,   \
              0x3FFC, 0x3FF9, 0x0012, 0x3FEB, 0x0011,   \
              0x3FFB, 0x3FF5, 0x0017, 0x3FE4, 0x0015,   \
              0x3FFB, 0x3FF1, 0x001F, 0x3FDC, 0x001A,   \
              0x3FFB, 0x3FEB, 0x0028, 0x3FD2, 0x0021,   \
              0x3FFB, 0x3FE4, 0x0034, 0x3FC6, 0x0029,   \
              0x3FFB, 0x3FDB, 0x0044, 0x3FB5, 0x0034,   \
              0x3FFB, 0x3FCE, 0x005A, 0x3F9D, 0x0044,   \
              0x3FFB, 0x3FBC, 0x007C, 0x3F79, 0x005D,   \
              0x3FFB, 0x3F9D, 0x00B4, 0x3F38, 0x008B,   \
              0x3FFB, 0x3F5E, 0x012F, 0x3EA1, 0x0101,   \
              0x3FFB, 0x3E87, 0x0337, 0x3B28, 0x0600,   \
              0x1994,   \
       }

#define IFD_OUTPUTLPF_COEF_TABLE_DKL_SHARP		 \
{  \
 		0x0000, 0x0000, 0x0000, 0x0001, 0x3FFF,   \
 		0x0002, 0x3FFE, 0x0002, 0x3FFF, 0x3FFF,   \
 		0x0003, 0x3FFD, 0x0003, 0x3FFF, 0x3FFE,   \
 		0x0004, 0x3FFB, 0x0004, 0x3FFF, 0x3FFD,   \
 		0x0006, 0x3FF9, 0x0004, 0x0001, 0x3FFA,   \
 		0x0009, 0x3FF8, 0x0003, 0x0005, 0x3FF6,   \
 		0x000C, 0x3FF8, 0x3FFF, 0x000A, 0x3FF1,   \
 		0x000E, 0x3FFB, 0x3FFA, 0x0010, 0x3FED,   \
 		0x000D, 0x0000, 0x3FF1, 0x0018, 0x3FEA,   \
 		0x0009, 0x0009, 0x3FE7, 0x001E, 0x3FEB,   \
 		0x0001, 0x0016, 0x3FDC, 0x0022, 0x3FF1,   \
 		0x3FF3, 0x0026, 0x3FD1, 0x0021, 0x3FFE,   \
 		0x3FDF, 0x0038, 0x3FCB, 0x0018, 0x0014,   \
 		0x3FC6, 0x0048, 0x3FCD, 0x0003, 0x0034,   \
 		0x3FA9, 0x0053, 0x3FDB, 0x3FDF, 0x005E,   \
 		0x3F8B, 0x0053, 0x3FFC, 0x3FA7, 0x0096,  \
 		0x3F70, 0x0040, 0x003E, 0x3F4D, 0x00E3,   \
 		0x3F59, 0x0004, 0x00CB, 0x3E96, 0x0177,   \
 		0x3F4B, 0x3F26, 0x02ED, 0x3AFD, 0x068F,   \
 		0x18DF,   \
}
#define IFD_OUTPUTLPF_COEF_TABLE_SCAN		 \
 {  \
              0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
              0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
              0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
              0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
              0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   \
              0x0000, 0x3FFF, 0x3FFF, 0x3FFF, 0x3FFF,   \
              0x0000, 0x0001, 0x0002, 0x0002, 0x0002,   \
              0x0001, 0x0000, 0x3FFE, 0x3FFC, 0x3FFC,   \
              0x3FFC, 0x3FFE, 0x0001, 0x0004, 0x0007,   \
              0x0008, 0x0007, 0x0003, 0x3FFD, 0x3FF8,   \
              0x3FF3, 0x3FF2, 0x3FF5, 0x3FFC, 0x0006,   \
              0x000F, 0x0016, 0x0017, 0x0011, 0x0005,   \
              0x3FF6, 0x3FE6, 0x3FDC, 0x3FDB, 0x3FE5,   \
              0x3FF9, 0x0012, 0x002A, 0x0039, 0x0039,   \
              0x0028, 0x0008, 0x3FE1, 0x3FBC, 0x3FA5,   \
              0x3FA6, 0x3FC3, 0x3FF6, 0x0036, 0x0071,   \
              0x0094, 0x0092, 0x0062, 0x000B, 0x3F9D,   \
              0x3F33, 0x3EEE, 0x3EED, 0x3F42, 0x3FF5,   \
              0x00F6, 0x0229, 0x0360, 0x046C, 0x0521,   \
              0x0561,   \
}

//=================================================================
//EQ notch Table
//=================================================================
typedef struct {
	bool		EQNotch_En;
	UINT16	EQNotch_Table[EQ_TABLE_SIZE];
} StructEQNotch;

#define IFD_EQ_TABLE_NTSC_0 \
       {  \
              0x000, 0x000, 0x000, 0x000,   \
              0x3ff, 0x000, 0x000, 0x000,   \
              0x000, 0x000, 0x000, 0x001,   \
              0x000, 0x3ff, 0x001, 0x001,   \
              0x3fe, 0x000, 0x001, 0x3ff,   \
              0x001, 0x3ff, 0x3fd, 0x007,   \
              0x001, 0x3f0, 0x008, 0x01a,   \
              0x3dc, 0x3db, 0x090, 0x113,   \
       }

#ifdef BUILD_TV033_1_ISDB //leo 20121213 modify EQ table for HTR 2958
#define IFD_EQ_TABLE_NTSC_TDA18273 \
       {  \
              0x004, 0x3fa, 0x006, 0x3fe,   \
              0x3ff, 0x002, 0x3ff, 0x000,   \
              0x001, 0x3ff, 0x000, 0x002,   \
              0x3ff, 0x3fe, 0x002, 0x001,   \
              0x3fe, 0x001, 0x003, 0x3ff,   \
              0x3ff, 0x002, 0x002, 0x001,   \
              0x000, 0x001, 0x008, 0x005,   \
              0x3fb, 0x01d, 0x078, 0x0ae,   \
       }
#else
#define IFD_EQ_TABLE_NTSC_TDA18273 \
{  \
	   0x3ff, 0x003, 0x3fe, 0x001,	 \
	   0x000, 0x3fd, 0x005, 0x3fa,	 \
	   0x003, 0x3ff, 0x3fd, 0x008,	 \
	   0x3f6, 0x005, 0x3fc, 0x3fe,	 \
	   0x00b, 0x3f5, 0x008, 0x3fc,	 \
	   0x001, 0x007, 0x3f3, 0x004,	 \
	   0x002, 0x00b, 0x005, 0x3ef,	 \
	   0x3e0, 0x3f5, 0x083, 0x0eb,	 \
}
#endif

#define IFD_EQ_TABLE_NTSC_SI2156 \
       {  \
              0x000, 0x000, 0x000, 0x000,   \
              0x000, 0x000, 0x000, 0x000,   \
              0x000, 0x000, 0x000, 0x000,   \
              0x001, 0x000, 0x001, 0x001,   \
              0x3ff, 0x001, 0x3fd, 0x001,   \
              0x001, 0x3fd, 0x005, 0x3ff,   \
              0x004, 0x3fd, 0x3f3, 0x019,   \
              0x3ef, 0x3d7, 0x097, 0x12c,   \
       }
#define IFD_EQ_TABLE_NTSC_SI2157 \
       {  \
              0x000, 0x000, 0x000, 0x000,   \
              0x000, 0x000, 0x000, 0x000,   \
              0x000, 0x000, 0x000, 0x000,   \
              0x001, 0x000, 0x001, 0x001,   \
              0x3ff, 0x001, 0x3fd, 0x001,   \
              0x001, 0x3fd, 0x005, 0x3ff,   \
              0x004, 0x3fd, 0x3f3, 0x019,   \
              0x3ef, 0x3d7, 0x097, 0x12c,   \
       }
#define IFD_EQ_TABLE_NTSC_SI2158 \
       {  \
              0x000, 0x000, 0x000, 0x000,   \
              0x000, 0x000, 0x000, 0x000,   \
              0x000, 0x000, 0x000, 0x000,   \
              0x001, 0x000, 0x001, 0x001,   \
              0x3ff, 0x001, 0x3fd, 0x001,   \
              0x001, 0x3fd, 0x005, 0x3ff,   \
              0x004, 0x3fd, 0x3f3, 0x019,   \
              0x3ef, 0x3d7, 0x097, 0x12c,   \
       }

#define IFD_EQ_TABLE_NTSC_SI2178B \
       {  \
              0x000, 0x000, 0x000, 0x000,   \
              0x000, 0x000, 0x3ff, 0x001,   \
              0x000, 0x000, 0x000, 0x3ff,   \
              0x001, 0x000, 0x3fe, 0x001,   \
              0x001, 0x3fe, 0x000, 0x001,   \
              0x000, 0x001, 0x3fc, 0x002,   \
              0x008, 0x3f1, 0x3fc, 0x022,   \
              0x3e6, 0x3c9, 0x09a, 0x143,   \
       }

#define IFD_EQ_TABLE_NTSC_SI2178B_1 \
       {  \
              0x3ff, 0x002, 0x3fd, 0x003,   \
              0x001, 0x3fc, 0x004, 0x3fd,   \
              0x3fe, 0x006, 0x3fb, 0x001,   \
              0x002, 0x3f9, 0x00a, 0x3fe,   \
              0x3fa, 0x00b, 0x3f1, 0x002,   \
              0x00b, 0x3ef, 0x012, 0x3fa,   \
              0x3ee, 0x026, 0x3dc, 0x001,   \
              0x02e, 0x37d, 0x078, 0x1dc,   \
       }

#define IFD_EQ_TABLE_NTSC_SI2178B_7D75 \
       {  \
              0x000, 0x000, 0x000, 0x000,   \
              0x000, 0x000, 0x000, 0x000,   \
              0x000, 0x000, 0x000, 0x001,   \
              0x000, 0x3ff, 0x001, 0x001,   \
              0x3ff, 0x000, 0x000, 0x000,   \
              0x002, 0x3fe, 0x3fc, 0x008,   \
              0x002, 0x3ef, 0x008, 0x01b,   \
              0x3de, 0x3df, 0x097, 0x11d,   \
       }
#define IFD_EQ_TABLE_NTSC_SI2178B_7D75_LG \
       {  \
              0x001, 0x3ff, 0x002, 0x3ff,   \
              0x3ff, 0x001, 0x000, 0x3ff,   \
              0x001, 0x000, 0x3ff, 0x001,   \
              0x000, 0x3ff, 0x002, 0x001,   \
              0x3fd, 0x002, 0x003, 0x3fc,   \
              0x3ff, 0x004, 0x3fe, 0x001,   \
              0x003, 0x3f7, 0x006, 0x014,   \
              0x3e6, 0x3ed, 0x092, 0x108,   \
       }
#define IFD_EQ_TABLE_NTSC_SI2178B_FOR_GROUP_GAIN  \
 {  \
              0x000, 0x000, 0x000, 0x000,   \
 		0x000, 0x000, 0x000, 0x001,   \
 		0x3ff, 0x000, 0x000, 0x002,   \
 		0x000, 0x3fc, 0x004, 0x3fe,   \
 		0x000, 0x3fb, 0x004, 0x00b,   \
 		0x3f3, 0x006, 0x3fb, 0x00c,   \
 		0x3ed, 0x3ee, 0x02d, 0x3f9,   \
 		0x01f, 0x38d, 0x052, 0x1ed,   \
       }
#define IFD_EQ_TABLE_NTSC_MXL601 \
	{  \
		   0x000, 0x000, 0x000, 0x000,	 \
		   0x000, 0x000, 0x000, 0x000,	 \
		   0x000, 0x001, 0x3ff, 0x000,	 \
		   0x001, 0x3fe, 0x000, 0x002,	 \
		   0x3ff, 0x000, 0x001, 0x3fe,	 \
		   0x002, 0x3ff, 0x3fa, 0x008,	 \
		   0x005, 0x3ef, 0x008, 0x017,	 \
		   0x3da, 0x3e7, 0x09e, 0x119,	 \
	}
/* old setting (the pattern is tested by FLUKE 5400)
#define IFD_EQ_TABLE_NTSC_MXL661 \
       {  \
              0x001, 0x3fe, 0x001, 0x000,   \
              0x3ff, 0x001, 0x000, 0x3ff,   \
              0x001, 0x000, 0x3fe, 0x001,   \
              0x001, 0x3fd, 0x001, 0x002,   \
              0x3fc, 0x000, 0x004, 0x3fc,   \
              0x000, 0x005, 0x3fb, 0x001,   \
              0x009, 0x3f5, 0x3fe, 0x01b,   \
              0x3ec, 0x3e2, 0x090, 0x116,   \
       }
*/
#define IFD_EQ_TABLE_NTSC_MXL661 \
       {  \
              0x000, 0x000, 0x000, 0x000,   \
              0x000, 0x000, 0x000, 0x000,   \
              0x000, 0x000, 0x000, 0x001,   \
              0x000, 0x3fe, 0x001, 0x001,   \
              0x3fe, 0x000, 0x001, 0x000,   \
              0x003, 0x3fe, 0x3fd, 0x009,   \
              0x002, 0x3f0, 0x006, 0x013,   \
              0x3e5, 0x3f6, 0x093, 0x0fd,   \
       }
#define IFD_EQ_TABLE_NTSC_SUTRX243 \
{ \
              0x3ff, 0x004, 0x000, 0x001,   \
              0x003, 0x3ff, 0x3fe, 0x3ff,   \
              0x3ff, 0x003, 0x002, 0x3ff,   \
              0x000, 0x000, 0x3ff, 0x001,   \
              0x3fe, 0x3ff, 0x005, 0x3fe,   \
              0x3fe, 0x003, 0x3fa, 0x002,   \
              0x00d, 0x3f6, 0x3fd, 0x018,   \
              0x3e5, 0x3da, 0x08a, 0x143,   \
}
#define IFD_EQ_TABLE_NTSC_SUTRX243_RA \
{ \
		0x3fd, 0x003, 0x003, 0x001,   \
              0x001, 0x3ff, 0x3ff, 0x000,   \
              0x3fe, 0x001, 0x003, 0x3fe,   \
              0x000, 0x001, 0x3fd, 0x001,   \
              0x000, 0x3ff, 0x005, 0x3fd,   \
              0x3fd, 0x004, 0x3fa, 0x001,   \
              0x00d, 0x3f4, 0x3fd, 0x01b,   \
              0x3e4, 0x3d8, 0x08b, 0x145,   \
}
#define IFD_EQ_TABLE_PAL_BG_SUTRX243 \
{  \
              0x000, 0x3ff, 0x001, 0x3fe,   \
              0x002, 0x3fe, 0x002, 0x3fe,   \
              0x000, 0x002, 0x3fc, 0x006,   \
              0x3f9, 0x008, 0x3f7, 0x007,   \
              0x3fc, 0x000, 0x006, 0x3f7,   \
              0x00b, 0x3f1, 0x011, 0x3ef,   \
              0x009, 0x001, 0x3f7, 0x00e,   \
              0x00a, 0x3c3, 0x065, 0x185,   \
}
#define IFD_EQ_TABLE_PAL_BG_SUTRX243_RA \
{  \
              0x000, 0x3ff, 0x002, 0x3fe,   \
              0x002, 0x3fe, 0x002, 0x3ff,   \
              0x000, 0x003, 0x3f9, 0x00a,   \
              0x3f5, 0x00a, 0x3f7, 0x007,   \
              0x3fb, 0x3ff, 0x009, 0x3f1,   \
              0x015, 0x3e9, 0x016, 0x3f1,   \
              0x004, 0x004, 0x3f1, 0x015,   \
              0x00b, 0x3b8, 0x063, 0x19b,   \
}
#define IFD_EQ_TABLE_PAL_I_SUTRX243 \
{  \
              0x000, 0x000, 0x000, 0x3ff,   \
              0x000, 0x000, 0x000, 0x000,   \
              0x000, 0x000, 0x001, 0x3ff,   \
              0x001, 0x000, 0x000, 0x000,   \
              0x001, 0x000, 0x3ff, 0x003,   \
              0x3fb, 0x004, 0x3fe, 0x003,   \
              0x3f7, 0x00d, 0x3f7, 0x002,   \
              0x01d, 0x3af, 0x077, 0x174,   \
}
#define IFD_EQ_TABLE_PAL_I_SUTRX243_RA \
{  \
              0x000, 0x3ff, 0x002, 0x3fe,   \
              0x002, 0x3fe, 0x002, 0x3ff,   \
              0x000, 0x003, 0x3fa, 0x00a,   \
              0x3f5, 0x00a, 0x3f8, 0x006,   \
              0x3fc, 0x3ff, 0x008, 0x3f2,   \
              0x015, 0x3e9, 0x015, 0x3f2,   \
              0x001, 0x007, 0x3f1, 0x012,   \
              0x010, 0x3b5, 0x063, 0x19e,   \
}
#define IFD_EQ_TABLE_PAL_DK_SUTRX243 \
{  \
+              0x001, 0x3ff, 0x000, 0x000,   \
+              0x000, 0x000, 0x3ff, 0x001,   \
+              0x3fe, 0x004, 0x3fc, 0x003,   \
+              0x3fd, 0x003, 0x3fe, 0x3ff,   \
+              0x004, 0x3fa, 0x008, 0x3f8,   \
+              0x007, 0x3f8, 0x009, 0x3f9,   \
+              0x3ff, 0x009, 0x3f7, 0x007,   \
+              0x012, 0x3bf, 0x065, 0x188,   \
}
#define IFD_EQ_TABLE_PAL_DK_SUTRX243_RA \
{  \
              0x3ff, 0x000, 0x001, 0x3ff,   \
              0x000, 0x001, 0x000, 0x3ff,   \
              0x000, 0x000, 0x000, 0x001,   \
              0x000, 0x3ff, 0x001, 0x001,   \
              0x3fd, 0x000, 0x003, 0x3ff,   \
              0x3fe, 0x003, 0x001, 0x3fc,   \
              0x001, 0x3fd, 0x001, 0x004,   \
              0x01a, 0x3ae, 0x062, 0x1a5,   \
}
#define IFD_EQ_TABLE_NTSC_RE232TN \
{  \
              0x000, 0x000, 0x000, 0x000,   \
              0x001, 0x000, 0x000, 0x001,   \
              0x000, 0x000, 0x000, 0x000,   \
              0x001, 0x000, 0x3fe, 0x001,   \
              0x001, 0x3fe, 0x000, 0x001,   \
              0x001, 0x001, 0x3fb, 0x002,   \
              0x00a, 0x3f2, 0x3fa, 0x022,   \
              0x3ea, 0x3cc, 0x096, 0x13c,   \
}
#define IFD_EQ_TABLE_PALBG_0 \
       {  \
              0x000, 0x3ff, 0x001, 0x3ff,   \
              0x000, 0x000, 0x000, 0x000,   \
              0x001, 0x3ff, 0x000, 0x000,   \
              0x3ff, 0x000, 0x001, 0x3fe,   \
              0x002, 0x3ff, 0x3ff, 0x001,   \
              0x000, 0x3fd, 0x006, 0x3fb,   \
              0x001, 0x003, 0x000, 0x3f4,   \
              0x022, 0x3c3, 0x052, 0x1a5,   \
       }
#define IFD_EQ_TABLE_PALBG_SI2156 \
       {  \
              0x001, 0x3ff, 0x001, 0x3ff,   \
              0x001, 0x3ff, 0x001, 0x000,   \
              0x000, 0x001, 0x3ff, 0x002,   \
              0x3ff, 0x001, 0x001, 0x3ff,   \
              0x002, 0x3ff, 0x001, 0x3ff,   \
              0x002, 0x3ff, 0x3ff, 0x006,   \
              0x3f6, 0x00c, 0x3fa, 0x3fa,   \
              0x020, 0x3cd, 0x06c, 0x154,   \
       }
#define IFD_EQ_TABLE_PALBG_SI2157 \
       {  \
              0x000, 0x000, 0x000, 0x000,   \
              0x000, 0x000, 0x000, 0x000,   \
              0x000, 0x000, 0x3ff, 0x001,   \
              0x3ff, 0x000, 0x000, 0x3ff,   \
              0x001, 0x000, 0x001, 0x3fe,   \
              0x003, 0x3fc, 0x001, 0x006,   \
              0x3f3, 0x011, 0x3f5, 0x3f7,   \
              0x029, 0x3b3, 0x06a, 0x189,   \
       }
#define IFD_EQ_TABLE_PALBG_SI2158 \
       {  \
              0x001, 0x3ff, 0x001, 0x3ff,   \
              0x001, 0x3ff, 0x001, 0x000,   \
              0x000, 0x001, 0x3ff, 0x002,   \
              0x3ff, 0x001, 0x001, 0x3ff,   \
              0x002, 0x3ff, 0x001, 0x3ff,   \
              0x002, 0x3ff, 0x3ff, 0x006,   \
              0x3f6, 0x00c, 0x3fa, 0x3fa,   \
              0x020, 0x3cd, 0x06c, 0x154,   \
       }
#define IFD_EQ_TABLE_PALBG_SI2178B \
       {  \
              0x001, 0x3ff, 0x001, 0x3ff,   \
              0x001, 0x3ff, 0x001, 0x000,   \
              0x000, 0x001, 0x3ff, 0x002,   \
              0x3ff, 0x001, 0x001, 0x3ff,   \
              0x002, 0x3ff, 0x001, 0x3ff,   \
              0x002, 0x3ff, 0x3ff, 0x006,   \
              0x3f6, 0x00c, 0x3fa, 0x3fa,   \
              0x020, 0x3cd, 0x06c, 0x154,   \
       }
#define IFD_EQ_TABLE_PALBG_SI2178B_2  \
{  \
	0x000, 0x000, 0x000, 0x000,   \
	0x000, 0x001, 0x000, 0x000,   \
	0x001, 0x3fe, 0x002, 0x3fe,   \
	0x3ff, 0x003, 0x3fb, 0x006,   \
	0x000, 0x3fe, 0x008, 0x3f1,   \
	0x008, 0x3fb, 0x3f3, 0x019,   \
	0x3f0, 0x01a, 0x3fe, 0x3eb,   \
	0x039, 0x360, 0x03d, 0x1ea,   \
}
#define IFD_EQ_TABLE_PALBG_SI2178B_3  \
     {  \
              0x001, 0x3fb, 0x005, 0x3ff,   \
              0x3fa, 0x00a, 0x3fb, 0x3fd,   \
              0x00c, 0x3f2, 0x005, 0x00a,   \
              0x3ea, 0x011, 0x002, 0x3ec,   \
              0x01f, 0x3f1, 0x3f2, 0x021,   \
              0x3dd, 0x003, 0x021, 0x3cf,   \
              0x01a, 0x018, 0x3c4, 0x040,   \
              0x004, 0x354, 0x08e, 0x1d0,   \
       }

#define IFD_EQ_TABLE_PALBG_SI2178B_4  \
       {  \
              0x002, 0x3fe, 0x3ff, 0x004,   \
              0x3fd, 0x000, 0x003, 0x3fd,   \
              0x3fd, 0x005, 0x3fb, 0x004,   \
              0x3ff, 0x3fa, 0x00b, 0x3fa,   \
              0x3fd, 0x00d, 0x3ef, 0x003,   \
              0x008, 0x3ef, 0x016, 0x3f5,   \
              0x3f1, 0x029, 0x3cf, 0x005,   \
              0x03d, 0x36f, 0x072, 0x1ee,   \
       }

#define IFD_EQ_TABLE_PALBG_SI2151_7D75  \
       {  \
              0x000, 0x001, 0x000, 0x000,   \
              0x001, 0x3ff, 0x000, 0x001,   \
              0x3ff, 0x001, 0x000, 0x3ff,   \
              0x002, 0x3fd, 0x001, 0x002,   \
              0x3fc, 0x005, 0x3fe, 0x3fe,   \
              0x007, 0x3f7, 0x006, 0x003,   \
              0x3f5, 0x011, 0x3f3, 0x000,   \
              0x01c, 0x3cc, 0x073, 0x14a,   \
       }

#define IFD_EQ_TABLE_PALBG_MXL601 \
	{  \
	 0x000, 0x001, 0x3ff, 0x000,	 \
	 0x001, 0x3ff, 0x3ff, 0x001,	 \
	 0x3ff, 0x000, 0x002, 0x3fd,	 \
	 0x000, 0x004, 0x3fb, 0x000,	 \
	 0x005, 0x3f9, 0x003, 0x005,	 \
	 0x3f4, 0x006, 0x007, 0x3ed,	 \
	 0x00c, 0x007, 0x3e2, 0x01c,	 \
	 0x004, 0x3a8, 0x070, 0x141,	 \
	}

#define IFD_EQ_TABLE_PALBG_MXL661 \
       {  \
       0x001, 0x000, 0x000, 0x001,   \
       0x000, 0x000, 0x001, 0x000,   \
       0x001, 0x001, 0x000, 0x001,   \
       0x000, 0x000, 0x002, 0x3ff,   \
       0x001, 0x001, 0x000, 0x002,   \
       0x001, 0x000, 0x004, 0x3fe,   \
       0x005, 0x004, 0x3fb, 0x008,   \
       0x00c, 0x3d5, 0x066, 0x137,   \
       }
#define IFD_EQ_TABLE_PAL_RE232TN \
	{  \
              0x000, 0x000, 0x000, 0x000,   \
              0x000, 0x000, 0x000, 0x000,   \
              0x001, 0x3ff, 0x001, 0x000,   \
              0x3ff, 0x001, 0x3fd, 0x002,   \
              0x000, 0x3fe, 0x006, 0x3fb,   \
              0x005, 0x3fe, 0x3fa, 0x00d,   \
              0x3ef, 0x00c, 0x002, 0x3f1,   \
              0x026, 0x3b9, 0x067, 0x187,   \
       }
#define IFD_EQ_TABLE_PAL_SI2178B \
	{  \
              0x000, 0x000, 0x000, 0x000,   \
              0x000, 0x000, 0x000, 0x000,   \
              0x001, 0x3ff, 0x001, 0x000,   \
              0x3ff, 0x002, 0x3fc, 0x003,   \
              0x001, 0x3fe, 0x006, 0x3f8,   \
              0x006, 0x3fd, 0x3f6, 0x011,   \
              0x3ef, 0x011, 0x3ff, 0x3ed,   \
              0x035, 0x39d, 0x05e, 0x1bb,   \
       }
#define IFD_EQ_TABLE_PALI_0 \
       {  \
              0x001, 0x3ff, 0x002, 0x3fe,   \
              0x002, 0x3ff, 0x001, 0x000,   \
              0x000, 0x001, 0x3ff, 0x002,   \
              0x3fe, 0x001, 0x001, 0x3fe,   \
              0x003, 0x3fe, 0x001, 0x000,   \
              0x000, 0x001, 0x3ff, 0x004,   \
              0x3fa, 0x009, 0x3fc, 0x3fd,   \
              0x019, 0x3dd, 0x06e, 0x131,   \
       }
#define IFD_EQ_TABLE_PALI_SI2156 \
       {  \
              0x001, 0x3ff, 0x001, 0x3ff,   \
              0x001, 0x3ff, 0x001, 0x000,   \
              0x000, 0x001, 0x3ff, 0x002,   \
              0x3ff, 0x001, 0x001, 0x3ff,   \
              0x002, 0x3ff, 0x001, 0x3ff,   \
              0x002, 0x3ff, 0x3ff, 0x006,   \
              0x3f6, 0x00c, 0x3fa, 0x3fa,   \
              0x020, 0x3cd, 0x06c, 0x154,   \
       }
#define IFD_EQ_TABLE_PALI_SI2157 \
       {  \
              0x000, 0x000, 0x000, 0x000,   \
              0x000, 0x000, 0x000, 0x000,   \
              0x000, 0x000, 0x3ff, 0x001,   \
              0x3ff, 0x000, 0x000, 0x3ff,   \
              0x001, 0x000, 0x001, 0x3fe,   \
              0x003, 0x3fc, 0x001, 0x006,   \
              0x3f3, 0x011, 0x3f5, 0x3f7,   \
              0x029, 0x3b3, 0x06a, 0x189,   \
       }
#define IFD_EQ_TABLE_PALI_SI2158 \
       {  \
              0x001, 0x3ff, 0x001, 0x3ff,   \
              0x001, 0x3ff, 0x001, 0x000,   \
              0x000, 0x001, 0x3ff, 0x002,   \
              0x3ff, 0x001, 0x001, 0x3ff,   \
              0x002, 0x3ff, 0x001, 0x3ff,   \
              0x002, 0x3ff, 0x3ff, 0x006,   \
              0x3f6, 0x00c, 0x3fa, 0x3fa,   \
              0x020, 0x3cd, 0x06c, 0x154,   \
       }
#define IFD_EQ_TABLE_PALI_SI2178B \
       {  \
              0x001, 0x3ff, 0x001, 0x3ff,   \
              0x001, 0x3ff, 0x001, 0x000,   \
              0x000, 0x001, 0x3ff, 0x002,   \
              0x3ff, 0x001, 0x001, 0x3ff,   \
              0x002, 0x3ff, 0x001, 0x3ff,   \
              0x002, 0x3ff, 0x3ff, 0x006,   \
              0x3f6, 0x00c, 0x3fa, 0x3fa,   \
              0x020, 0x3cd, 0x06c, 0x154,   \
       }


#define IFD_EQ_TABLE_PALI_SI2178B_2  \
{  \
	0x000, 0x000, 0x000, 0x000,   \
	0x000, 0x000, 0x000, 0x000,   \
	0x002, 0x3ff, 0x001, 0x3ff,   \
	0x3fe, 0x002, 0x3fb, 0x005,   \
	0x002, 0x3fd, 0x007, 0x3f4,   \
	0x006, 0x3fc, 0x3f3, 0x017,   \
	0x3ee, 0x01a, 0x000, 0x3e1,   \
	0x03a, 0x37e, 0x058, 0x1fb,   \
}
#define IFD_EQ_TABLE_PALI_SI2178B_3  \
{  \
	0x000, 0x000, 0x000, 0x000,   \
	0x000, 0x000, 0x000, 0x000,   \
	0x000, 0x000, 0x002, 0x3fe,   \
	0x3ff, 0x002, 0x3fd, 0x003,   \
	0x3ff, 0x002, 0x006, 0x3f3,   \
	0x007, 0x3fc, 0x3f5, 0x011,   \
	0x3f0, 0x020, 0x3f8, 0x3e4,   \
	0x041, 0x378, 0x057, 0x1ff,   \
}
#define IFD_EQ_TABLE_PALI_SI2178B_4  \
{  \
              0x001, 0x3fb, 0x005, 0x3ff,   \
              0x3fa, 0x00a, 0x3fb, 0x3fd,   \
              0x00c, 0x3f2, 0x005, 0x00a,   \
              0x3ea, 0x011, 0x002, 0x3ec,   \
              0x01f, 0x3f1, 0x3f2, 0x021,   \
              0x3dd, 0x003, 0x021, 0x3cf,   \
              0x01a, 0x018, 0x3c4, 0x040,   \
              0x004, 0x354, 0x08e, 0x1d0,   \
 }
#define IFD_EQ_TABLE_PALI_SI2178B_5  \
        {  \
              0x002, 0x3fe, 0x000, 0x001,   \
              0x000, 0x3fe, 0x004, 0x3fd,   \
              0x3fe, 0x004, 0x3fc, 0x003,   \
              0x000, 0x3fa, 0x009, 0x3fb,   \
              0x3fd, 0x00c, 0x3f2, 0x003,   \
              0x007, 0x3f0, 0x013, 0x3f7,   \
              0x3f2, 0x028, 0x3dd, 0x007,   \
              0x032, 0x37f, 0x06f, 0x1c6,   \
       }

#define IFD_EQ_TABLE_PALI_SI2151_7D75 \
       {  \
              0x001, 0x000, 0x000, 0x000,   \
              0x000, 0x000, 0x001, 0x3FE,   \
              0x001, 0x000, 0x3FF, 0x002,   \
              0x3FE, 0x000, 0x003, 0x3FD,   \
              0x001, 0x003, 0x3FA, 0x006,   \
              0x000, 0x3FA, 0x00A, 0x3FB,   \
              0x3FE, 0x00E, 0x3EF, 0x00A,   \
              0x015, 0x3D6, 0x078, 0x12B,   \
       }

#define IFD_EQ_TABLE_PALI_MXL601 \
	{  \
		   0x000, 0x002, 0x000, 0x3ff,	 \
		   0x001, 0x000, 0x3fe, 0x002,	 \
		   0x3ff, 0x3ff, 0x003, 0x3fe,	 \
		   0x3fe, 0x005, 0x3fc, 0x3fe,	 \
		   0x007, 0x3fa, 0x000, 0x008,	 \
		   0x3f4, 0x004, 0x00b, 0x3ec,	 \
		   0x009, 0x00e, 0x3e0, 0x017,	 \
		   0x010, 0x3b9, 0x076, 0x144,	 \
	}

#define IFD_EQ_TABLE_PALI_MXL661 \
	{  \
              0x001, 0x3ff, 0x001, 0x3fe,   \
              0x002, 0x3fe, 0x002, 0x3ff,   \
              0x3ff, 0x002, 0x3fc, 0x006,   \
              0x3f9, 0x008, 0x3f8, 0x007,   \
              0x3fd, 0x3ff, 0x005, 0x3f8,   \
              0x00d, 0x3f2, 0x010, 0x3f0,   \
              0x00c, 0x000, 0x3fb, 0x007,   \
              0x007, 0x3ef, 0x061, 0x13d,   \
        }
#define IFD_EQ_TABLE_PALDKL_0 \
       {  \
              0x000, 0x3ff, 0x001, 0x3ff,   \
              0x000, 0x000, 0x000, 0x000,   \
              0x001, 0x3ff, 0x000, 0x000,   \
              0x3ff, 0x000, 0x001, 0x3fe,   \
              0x002, 0x3ff, 0x3ff, 0x001,   \
              0x000, 0x3fd, 0x006, 0x3fb,   \
              0x001, 0x003, 0x000, 0x3f4,   \
              0x022, 0x3c3, 0x052, 0x1a5,   \
       }
#define IFD_EQ_TABLE_PALDKL_SI2156 \
       {  \
              0x001, 0x3ff, 0x001, 0x3ff,   \
              0x001, 0x3ff, 0x001, 0x000,   \
              0x000, 0x001, 0x3ff, 0x002,   \
              0x3ff, 0x001, 0x001, 0x3ff,   \
              0x002, 0x3ff, 0x001, 0x3ff,   \
              0x002, 0x3ff, 0x3ff, 0x006,   \
              0x3f6, 0x00c, 0x3fa, 0x3fa,   \
              0x020, 0x3cd, 0x06c, 0x154,   \
       }
#define IFD_EQ_TABLE_PALDKL_SI2157 \
       {  \
              0x000, 0x000, 0x000, 0x000,   \
              0x000, 0x000, 0x000, 0x000,   \
              0x000, 0x000, 0x3ff, 0x001,   \
              0x3ff, 0x000, 0x000, 0x3ff,   \
              0x001, 0x000, 0x001, 0x3fe,   \
              0x003, 0x3fc, 0x001, 0x006,   \
              0x3f3, 0x011, 0x3f5, 0x3f7,   \
              0x029, 0x3b3, 0x06a, 0x189,   \
       }
#define IFD_EQ_TABLE_PALDKL_SI2158 \
       {  \
              0x001, 0x3ff, 0x001, 0x3ff,   \
              0x001, 0x3ff, 0x001, 0x000,   \
              0x000, 0x001, 0x3ff, 0x002,   \
              0x3ff, 0x001, 0x001, 0x3ff,   \
              0x002, 0x3ff, 0x001, 0x3ff,   \
              0x002, 0x3ff, 0x3ff, 0x006,   \
              0x3f6, 0x00c, 0x3fa, 0x3fa,   \
              0x020, 0x3cd, 0x06c, 0x154,   \
       }
#define IFD_EQ_TABLE_PALDKL_SI2178B \
       {  \
              0x001, 0x3ff, 0x001, 0x3ff,   \
              0x001, 0x3ff, 0x001, 0x000,   \
              0x000, 0x001, 0x3ff, 0x002,   \
              0x3ff, 0x001, 0x001, 0x3ff,   \
              0x002, 0x3ff, 0x001, 0x3ff,   \
              0x002, 0x3ff, 0x3ff, 0x006,   \
              0x3f6, 0x00c, 0x3fa, 0x3fa,   \
              0x020, 0x3cd, 0x06c, 0x154,   \
       }

#define IFD_EQ_TABLE_PALDKL_SI2178B_2 \
 {  \
 		0x000, 0x000, 0x000, 0x000,   \
 		0x000, 0x000, 0x000, 0x000,   \
 		0x000, 0x3ff, 0x001, 0x3fe,   \
 		0x000, 0x002, 0x3fc, 0x005,   \
 		0x3ff, 0x001, 0x004, 0x3f5,   \
 		0x00a, 0x3f8, 0x3f9, 0x012,   \
 		0x3ef, 0x01b, 0x3f6, 0x3f4,   \
 		0x03b, 0x368, 0x050, 0x1ef,   \
 }
#define IFD_EQ_TABLE_PALDKL_SI2178B_3 \
       {  \
              0x3fd, 0x005, 0x3fc, 0x3fe,   \
              0x004, 0x000, 0x3fd, 0x003,   \
              0x3ff, 0x3fc, 0x004, 0x3fe,   \
              0x3fd, 0x007, 0x3fb, 0x3fd,   \
              0x00c, 0x3f7, 0x3fb, 0x00b,   \
              0x3ef, 0x003, 0x015, 0x3e6,   \
              0x009, 0x011, 0x3cc, 0x025,   \
              0x014, 0x36c, 0x086, 0x1ce,   \
       }
#define IFD_EQ_TABLE_PALDKL_SI2178B_4 \
       {  \
              0x005, 0x3fb, 0x001, 0x004,   \
              0x3fa, 0x002, 0x003, 0x3fd,   \
              0x3fe, 0x004, 0x3fc, 0x005,   \
              0x3fb, 0x3fd, 0x00a, 0x3f8,   \
              0x000, 0x00d, 0x3f0, 0x005,   \
              0x005, 0x3f3, 0x014, 0x3f0,   \
              0x3f7, 0x02d, 0x3d4, 0x00b,   \
              0x038, 0x377, 0x06d, 0x1cf,   \
       }

#define IFD_EQ_TABLE_PALDKL_SI2151_7D5 \
       {  \
              0x001, 0x3ff, 0x001, 0x000,   \
              0x000, 0x3ff, 0x001, 0x000,   \
              0x000, 0x000, 0x001, 0x000,   \
              0x001, 0x3ff, 0x000, 0x000,   \
              0x000, 0x3fe, 0x001, 0x000,   \
              0x001, 0x3ff, 0x003, 0x3fe,   \
              0x002, 0x3fe, 0x002, 0x3fb,   \
              0x018, 0x3d7, 0x05b, 0x16f,   \
       }

#define IFD_EQ_TABLE_PALDKL_MXL601 \
	{  \
		   0x000, 0x002, 0x000, 0x3ff,	 \
		   0x001, 0x000, 0x3fe, 0x002,	 \
		   0x3ff, 0x3fe, 0x003, 0x3fe,	 \
		   0x3fe, 0x005, 0x3fc, 0x3fe,	 \
		   0x007, 0x3f9, 0x000, 0x008,	 \
		   0x3f5, 0x003, 0x00a, 0x3ed,	 \
		   0x00a, 0x00c, 0x3df, 0x019,	 \
		   0x00e, 0x3ae, 0x067, 0x136,	 \
	}
#define IFD_EQ_TABLE_PALDK_MXL661 \
	{  \
			0x001, 0x3ff, 0x002, 0x3fe,   \
			0x003, 0x3fd, 0x002, 0x3ff,   \
			0x3ff, 0x004, 0x3fa, 0x009,   \
			0x3f5, 0x00c, 0x3f5, 0x00a,   \
			0x3fb, 0x3ff, 0x007, 0x3f3,   \
			0x013, 0x3ea, 0x019, 0x3ea,   \
			0x013, 0x3fb, 0x3ff, 0x00c,   \
			0x000, 0x3f3, 0x055, 0x149,   \
        }

//Ring
#define IFD_EQ_TABLE_PALDKL_2 \
{  \
	   0x000, 0x000, 0x000, 0x000,	 \
	   0x000, 0x000, 0x000, 0x3ff,	 \
	   0x001, 0x000, 0x000, 0x001,	 \
	   0x3fe, 0x000, 0x3fe, 0x3ff,	 \
	   0x002, 0x3fe, 0x005, 0x3fe,	 \
	   0x001, 0x000, 0x3f9, 0x008,	 \
	   0x3f5, 0x005, 0x005, 0x3fc,	 \
	   0x016, 0x3c2, 0x071, 0x171,	 \
}

//=================================================================
//EQ Detect N+1 Table
//=================================================================
typedef enum  {
	IFD_EQ_DETECT_N1_TABLE_INDEX0 = 0, //6.0M~6.2M
} IFD_EQ_DETECT_N1_INDEX;

typedef struct {
	UINT16	EQDetectN1_Table[EQ_TABLE_SIZE];
} StructEQDetectN1;

#define IFD_EQ_DETECT_N1_TABLE_NTSC0	\
       {  \
              0x000, 0x000, 0x000, 0x001,   \
              0x3FE, 0x003, 0x3FB, 0x007,   \
              0x3F7, 0x00B, 0x3F4, 0x00C,   \
              0x3F4, 0x00A, 0x3FA, 0x002,   \
              0x004, 0x3F6, 0x010, 0x3EB,   \
              0x018, 0x3E6, 0x019, 0x3EA,   \
              0x010, 0x3F7, 0x001, 0x008,   \
              0x3F0, 0x016, 0x3E6, 0x01C,   \
       }
//=================================================================
//              AFC Offset Table
//=================================================================
#define AFC_OFFSET_TABLE_NO 16

typedef struct {
	INT8 AFC_Offset_Table[AFC_OFFSET_TABLE_NO];
} StructAFCoffset;


#define AFC_offset_table1 {0, -2, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
#define AFC_offset_table2 {0, -2, -4, -2, 0, 2, 4, 2, 0, 0, 0, 0, 0, 0, 0, 0}
#define AFC_offset_table3 {0, -2, -4, -6, -4, -2, 0, 2, 4, 6, 4, 2, 0, 0, 0, 0}
#define AFC_offset_table4 {0, -2, -4, -6, -8, -6, -4, -2, 0, 2, 4, 6, 8, 6, 4, 2}

void drv_ifd_system_init(void);
void drv_ifd_init(void);
void drv_ifd_agc_mode_set(IFD_MODE_AGC_PGA_CONFIG ifd_agc_mode, IFD_MODE_AGC_PGA_FIXGAIN_LEVEL pga_fix_value);
void drv_ifd_agc_polarity(TUNER_AGCPOLARITY_SEL polarity);
void drvif_ifd_set_scanchannel(StructATVModule *pAtvModule);
void drvif_ifd_set_setchannel(StructATVModule *pAtvModule);
void drv_ifd_specific_function_enable(bool enable);
void drv_ifd_sw_detect_cancel(UINT8 agc_speed);
void drv_ifd_set_video_ntsc(bool scan_mode);
void drv_ifd_set_video_ntsc_dk(bool scan_mode);
void drv_ifd_set_video_pal(bool scan_mode);
void drv_ifd_set_video_secaml(bool scan_mode);
void drv_ifd_set_video_secamla(bool scan_mode);
void drv_ifd_clamp_reset(IFD_CLAMP_RESET_POLARITY polarity);
void drvif_ifd_group_delay_mode(ATV_SOUND_STD_MAIN_SYSTEM mode, UINT32 VD_MODE);
UINT32 drv_ifd_cal_nco(UINT32 pif_freq, bool cr_shift_enable);
void drv_ifd_shift_nco(INT32 pif_freq_shift);
UINT32 drv_ifd_if_frequency_getinfo(void);
INT32 drv_ifd_get_cr_offset_100hz(void);
bool drvif_ifd_get_agc_lock(void);
UINT16 drvif_ifd_get_noise_status(void);
void drvif_ifd_set_scan_mode_detect_cr_lock(UINT32 curr_tuner_if_freq);
UINT8 drvif_ifd_scan_mode_detect_cr_lock(void);

//296X
#define IFD_CODE
#define IFD_XDATA

//********************************************************************
//Debug Msg definition
//********************************************************************
typedef enum {
	IFD_MSG_NONE = _ZERO,
	IFD_MSG_TUNER = _BIT0,
	IFD_MSG_SCANCH = _BIT1,
	IFD_MSG_SETCH = _BIT2,
	IFD_MSG_AUTO = _BIT3,
	IFD_MSG_AFC = _BIT4,
	IFD_MSG_ADAPTIVE_TARGET = _BIT5,
	IFD_MSG_CR_STATE = _BIT6,
	IFD_MSG_STRONG_SIGNAL = _BIT7,
	IFD_MSG_DUMP_REG = _BIT8,
	IFD_MSG_AGC_VAR = _BIT9,
	IFD_MSG_INIT = _BIT10,
	IFD_MSG_OTHERS = _BIT11,
	IFD_MSG_INFO = _BIT15,
	IFD_MSG_ALL_MSG = 0xFFFF,
} IFD_MSG_LEVEL;

#define IFD_DEBUG_MSG(ifd_level,string,args...) \
{									\
	if(ifd_level==IFD_MSG_INFO)	\
	{								\
			rtd_printk(KERN_INFO, "DEMO", "[IFD_DEBUG][INFO], " string, ##args);				\
	}\
		if(ifd_level==IFD_MSG_TUNER)	\
		{								\
			rtd_printk(KERN_INFO, "DEMO", "[IFD_DEBUG][TUNER]" string, ##args);				\
		}								\
		if(ifd_level==IFD_MSG_SCANCH)	\
		{								\
			rtd_printk(KERN_INFO, "DEMO", "[IFD_DEBUG][SCAN_CH]" string, ##args);				\
		}								\
		if(ifd_level==IFD_MSG_SETCH)	\
		{								\
			rtd_printk(KERN_INFO, "DEMO", "[IFD_DEBUG][SET_CH]" string, ##args);				\
		}								\
		if(ifd_level==IFD_MSG_AUTO)	\
		{								\
			rtd_printk(KERN_INFO, "DEMO", "[IFD_DEBUG][SET_CH]" string, ##args);				\
		}								\
		if(ifd_level==IFD_MSG_AFC)	\
		{								\
			rtd_printk(KERN_INFO, "DEMO", "[IFD_DEBUG][AFC]" string, ##args);				\
		}								\
		if(ifd_level==IFD_MSG_ADAPTIVE_TARGET)	\
		{								\
			rtd_printk(KERN_INFO, "DEMO", "[IFD_DEBUG][ADAPTIVE_TARGET]" string, ##args);				\
		}								\
		if(ifd_level==IFD_MSG_CR_STATE)	\
		{								\
			rtd_printk(KERN_INFO, "DEMO", "[IFD_DEBUG][CR_STATE]" string, ##args);				\
		}								\
		if(ifd_level==IFD_MSG_STRONG_SIGNAL)	\
		{								\
			rtd_printk(KERN_INFO, "DEMO", "[IFD_DEBUG][STRONG_SIGNAL]" string, ##args);				\
		}								\
		if(ifd_level==IFD_MSG_DUMP_REG)	\
		{								\
			rtd_printk(KERN_INFO, "DEMO", "[IFD_DEBUG][DUMP_REG]" string, ##args);				\
		}								\
		if(ifd_level==IFD_MSG_AGC_VAR)	\
		{								\
			rtd_printk(KERN_INFO, "DEMO", "[IFD_DEBUG][AGC_VAR]" string, ##args);				\
		}								\
		if(ifd_level==IFD_MSG_INIT)	\
		{								\
			rtd_printk(KERN_INFO, "DEMO", "[IFD_DEBUG][INIT]" string, ##args);				\
		}								\
		if(ifd_level==IFD_MSG_OTHERS)	\
		{								\
			rtd_printk(KERN_INFO, "DEMO", "[IFD_DEBUG][OTHERS]" string, ##args);				\
		}								\
}



#ifdef __cplusplus
}
#endif




