/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* SW2 */
.set SW2__0__DM__MASK, 0xE00
.set SW2__0__DM__SHIFT, 9
.set SW2__0__DR, CYREG_PRT0_DR
.set SW2__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SW2__0__HSIOM_MASK, 0x0000F000
.set SW2__0__HSIOM_SHIFT, 12
.set SW2__0__INTCFG, CYREG_PRT0_INTCFG
.set SW2__0__INTSTAT, CYREG_PRT0_INTSTAT
.set SW2__0__MASK, 0x08
.set SW2__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SW2__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SW2__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SW2__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SW2__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SW2__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SW2__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SW2__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SW2__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SW2__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SW2__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SW2__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SW2__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SW2__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SW2__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SW2__0__PC, CYREG_PRT0_PC
.set SW2__0__PC2, CYREG_PRT0_PC2
.set SW2__0__PORT, 0
.set SW2__0__PS, CYREG_PRT0_PS
.set SW2__0__SHIFT, 3
.set SW2__DR, CYREG_PRT0_DR
.set SW2__INTCFG, CYREG_PRT0_INTCFG
.set SW2__INTSTAT, CYREG_PRT0_INTSTAT
.set SW2__MASK, 0x08
.set SW2__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SW2__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SW2__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SW2__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SW2__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SW2__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SW2__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SW2__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SW2__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SW2__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SW2__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SW2__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SW2__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SW2__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SW2__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SW2__PC, CYREG_PRT0_PC
.set SW2__PC2, CYREG_PRT0_PC2
.set SW2__PORT, 0
.set SW2__PS, CYREG_PRT0_PS
.set SW2__SHIFT, 3

/* Vbus */
.set Vbus__0__DM__MASK, 0x1C0000
.set Vbus__0__DM__SHIFT, 18
.set Vbus__0__DR, CYREG_PRT2_DR
.set Vbus__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Vbus__0__HSIOM_MASK, 0x0F000000
.set Vbus__0__HSIOM_SHIFT, 24
.set Vbus__0__INTCFG, CYREG_PRT2_INTCFG
.set Vbus__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Vbus__0__MASK, 0x40
.set Vbus__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Vbus__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Vbus__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Vbus__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Vbus__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Vbus__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Vbus__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Vbus__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Vbus__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Vbus__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Vbus__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Vbus__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Vbus__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Vbus__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Vbus__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Vbus__0__PC, CYREG_PRT2_PC
.set Vbus__0__PC2, CYREG_PRT2_PC2
.set Vbus__0__PORT, 2
.set Vbus__0__PS, CYREG_PRT2_PS
.set Vbus__0__SHIFT, 6
.set Vbus__DR, CYREG_PRT2_DR
.set Vbus__INTCFG, CYREG_PRT2_INTCFG
.set Vbus__INTSTAT, CYREG_PRT2_INTSTAT
.set Vbus__MASK, 0x40
.set Vbus__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Vbus__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Vbus__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Vbus__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Vbus__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Vbus__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Vbus__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Vbus__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Vbus__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Vbus__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Vbus__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Vbus__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Vbus__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Vbus__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Vbus__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Vbus__PC, CYREG_PRT2_PC
.set Vbus__PC2, CYREG_PRT2_PC2
.set Vbus__PORT, 2
.set Vbus__PS, CYREG_PRT2_PS
.set Vbus__SHIFT, 6

/* Vrpm */
.set Vrpm__0__DM__MASK, 0x38
.set Vrpm__0__DM__SHIFT, 3
.set Vrpm__0__DR, CYREG_PRT2_DR
.set Vrpm__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Vrpm__0__HSIOM_MASK, 0x000000F0
.set Vrpm__0__HSIOM_SHIFT, 4
.set Vrpm__0__INTCFG, CYREG_PRT2_INTCFG
.set Vrpm__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Vrpm__0__MASK, 0x02
.set Vrpm__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Vrpm__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Vrpm__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Vrpm__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Vrpm__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Vrpm__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Vrpm__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Vrpm__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Vrpm__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Vrpm__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Vrpm__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Vrpm__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Vrpm__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Vrpm__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Vrpm__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Vrpm__0__PC, CYREG_PRT2_PC
.set Vrpm__0__PC2, CYREG_PRT2_PC2
.set Vrpm__0__PORT, 2
.set Vrpm__0__PS, CYREG_PRT2_PS
.set Vrpm__0__SHIFT, 1
.set Vrpm__DR, CYREG_PRT2_DR
.set Vrpm__INTCFG, CYREG_PRT2_INTCFG
.set Vrpm__INTSTAT, CYREG_PRT2_INTSTAT
.set Vrpm__MASK, 0x02
.set Vrpm__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Vrpm__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Vrpm__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Vrpm__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Vrpm__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Vrpm__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Vrpm__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Vrpm__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Vrpm__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Vrpm__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Vrpm__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Vrpm__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Vrpm__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Vrpm__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Vrpm__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Vrpm__PC, CYREG_PRT2_PC
.set Vrpm__PC2, CYREG_PRT2_PC2
.set Vrpm__PORT, 2
.set Vrpm__PS, CYREG_PRT2_PS
.set Vrpm__SHIFT, 1

/* Hall1 */
.set Hall1__0__DM__MASK, 0xE00
.set Hall1__0__DM__SHIFT, 9
.set Hall1__0__DR, CYREG_PRT2_DR
.set Hall1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Hall1__0__HSIOM_MASK, 0x0000F000
.set Hall1__0__HSIOM_SHIFT, 12
.set Hall1__0__INTCFG, CYREG_PRT2_INTCFG
.set Hall1__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Hall1__0__MASK, 0x08
.set Hall1__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Hall1__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Hall1__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Hall1__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Hall1__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Hall1__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Hall1__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Hall1__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Hall1__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Hall1__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Hall1__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Hall1__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Hall1__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Hall1__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Hall1__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Hall1__0__PC, CYREG_PRT2_PC
.set Hall1__0__PC2, CYREG_PRT2_PC2
.set Hall1__0__PORT, 2
.set Hall1__0__PS, CYREG_PRT2_PS
.set Hall1__0__SHIFT, 3
.set Hall1__DR, CYREG_PRT2_DR
.set Hall1__INTCFG, CYREG_PRT2_INTCFG
.set Hall1__INTSTAT, CYREG_PRT2_INTSTAT
.set Hall1__MASK, 0x08
.set Hall1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Hall1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Hall1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Hall1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Hall1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Hall1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Hall1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Hall1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Hall1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Hall1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Hall1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Hall1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Hall1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Hall1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Hall1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Hall1__PC, CYREG_PRT2_PC
.set Hall1__PC2, CYREG_PRT2_PC2
.set Hall1__PORT, 2
.set Hall1__PS, CYREG_PRT2_PS
.set Hall1__SHIFT, 3

/* Hall2 */
.set Hall2__0__DM__MASK, 0x7000
.set Hall2__0__DM__SHIFT, 12
.set Hall2__0__DR, CYREG_PRT2_DR
.set Hall2__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Hall2__0__HSIOM_MASK, 0x000F0000
.set Hall2__0__HSIOM_SHIFT, 16
.set Hall2__0__INTCFG, CYREG_PRT2_INTCFG
.set Hall2__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Hall2__0__MASK, 0x10
.set Hall2__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Hall2__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Hall2__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Hall2__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Hall2__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Hall2__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Hall2__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Hall2__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Hall2__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Hall2__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Hall2__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Hall2__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Hall2__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Hall2__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Hall2__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Hall2__0__PC, CYREG_PRT2_PC
.set Hall2__0__PC2, CYREG_PRT2_PC2
.set Hall2__0__PORT, 2
.set Hall2__0__PS, CYREG_PRT2_PS
.set Hall2__0__SHIFT, 4
.set Hall2__DR, CYREG_PRT2_DR
.set Hall2__INTCFG, CYREG_PRT2_INTCFG
.set Hall2__INTSTAT, CYREG_PRT2_INTSTAT
.set Hall2__MASK, 0x10
.set Hall2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Hall2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Hall2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Hall2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Hall2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Hall2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Hall2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Hall2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Hall2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Hall2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Hall2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Hall2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Hall2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Hall2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Hall2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Hall2__PC, CYREG_PRT2_PC
.set Hall2__PC2, CYREG_PRT2_PC2
.set Hall2__PORT, 2
.set Hall2__PS, CYREG_PRT2_PS
.set Hall2__SHIFT, 4

/* Hall3 */
.set Hall3__0__DM__MASK, 0x1C0
.set Hall3__0__DM__SHIFT, 6
.set Hall3__0__DR, CYREG_PRT2_DR
.set Hall3__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Hall3__0__HSIOM_MASK, 0x00000F00
.set Hall3__0__HSIOM_SHIFT, 8
.set Hall3__0__INTCFG, CYREG_PRT2_INTCFG
.set Hall3__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Hall3__0__MASK, 0x04
.set Hall3__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Hall3__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Hall3__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Hall3__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Hall3__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Hall3__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Hall3__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Hall3__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Hall3__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Hall3__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Hall3__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Hall3__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Hall3__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Hall3__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Hall3__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Hall3__0__PC, CYREG_PRT2_PC
.set Hall3__0__PC2, CYREG_PRT2_PC2
.set Hall3__0__PORT, 2
.set Hall3__0__PS, CYREG_PRT2_PS
.set Hall3__0__SHIFT, 2
.set Hall3__DR, CYREG_PRT2_DR
.set Hall3__INTCFG, CYREG_PRT2_INTCFG
.set Hall3__INTSTAT, CYREG_PRT2_INTSTAT
.set Hall3__MASK, 0x04
.set Hall3__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Hall3__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Hall3__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Hall3__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Hall3__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Hall3__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Hall3__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Hall3__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Hall3__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Hall3__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Hall3__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Hall3__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Hall3__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Hall3__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Hall3__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Hall3__PC, CYREG_PRT2_PC
.set Hall3__PC2, CYREG_PRT2_PC2
.set Hall3__PORT, 2
.set Hall3__PS, CYREG_PRT2_PS
.set Hall3__SHIFT, 2

/* PWMAH */
.set PWMAH__0__DM__MASK, 0x7000
.set PWMAH__0__DM__SHIFT, 12
.set PWMAH__0__DR, CYREG_PRT3_DR
.set PWMAH__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set PWMAH__0__HSIOM_MASK, 0x000F0000
.set PWMAH__0__HSIOM_SHIFT, 16
.set PWMAH__0__INTCFG, CYREG_PRT3_INTCFG
.set PWMAH__0__INTSTAT, CYREG_PRT3_INTSTAT
.set PWMAH__0__MASK, 0x10
.set PWMAH__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set PWMAH__0__OUT_SEL_SHIFT, 8
.set PWMAH__0__OUT_SEL_VAL, 2
.set PWMAH__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set PWMAH__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set PWMAH__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set PWMAH__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set PWMAH__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set PWMAH__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set PWMAH__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set PWMAH__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set PWMAH__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set PWMAH__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set PWMAH__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set PWMAH__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set PWMAH__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set PWMAH__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set PWMAH__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set PWMAH__0__PC, CYREG_PRT3_PC
.set PWMAH__0__PC2, CYREG_PRT3_PC2
.set PWMAH__0__PORT, 3
.set PWMAH__0__PS, CYREG_PRT3_PS
.set PWMAH__0__SHIFT, 4
.set PWMAH__DR, CYREG_PRT3_DR
.set PWMAH__INTCFG, CYREG_PRT3_INTCFG
.set PWMAH__INTSTAT, CYREG_PRT3_INTSTAT
.set PWMAH__MASK, 0x10
.set PWMAH__PA__CFG0, CYREG_UDB_PA3_CFG0
.set PWMAH__PA__CFG1, CYREG_UDB_PA3_CFG1
.set PWMAH__PA__CFG10, CYREG_UDB_PA3_CFG10
.set PWMAH__PA__CFG11, CYREG_UDB_PA3_CFG11
.set PWMAH__PA__CFG12, CYREG_UDB_PA3_CFG12
.set PWMAH__PA__CFG13, CYREG_UDB_PA3_CFG13
.set PWMAH__PA__CFG14, CYREG_UDB_PA3_CFG14
.set PWMAH__PA__CFG2, CYREG_UDB_PA3_CFG2
.set PWMAH__PA__CFG3, CYREG_UDB_PA3_CFG3
.set PWMAH__PA__CFG4, CYREG_UDB_PA3_CFG4
.set PWMAH__PA__CFG5, CYREG_UDB_PA3_CFG5
.set PWMAH__PA__CFG6, CYREG_UDB_PA3_CFG6
.set PWMAH__PA__CFG7, CYREG_UDB_PA3_CFG7
.set PWMAH__PA__CFG8, CYREG_UDB_PA3_CFG8
.set PWMAH__PA__CFG9, CYREG_UDB_PA3_CFG9
.set PWMAH__PC, CYREG_PRT3_PC
.set PWMAH__PC2, CYREG_PRT3_PC2
.set PWMAH__PORT, 3
.set PWMAH__PS, CYREG_PRT3_PS
.set PWMAH__SHIFT, 4

/* PWMAL */
.set PWMAL__0__DM__MASK, 0x1C0000
.set PWMAL__0__DM__SHIFT, 18
.set PWMAL__0__DR, CYREG_PRT0_DR
.set PWMAL__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set PWMAL__0__HSIOM_MASK, 0x0F000000
.set PWMAL__0__HSIOM_SHIFT, 24
.set PWMAL__0__INTCFG, CYREG_PRT0_INTCFG
.set PWMAL__0__INTSTAT, CYREG_PRT0_INTSTAT
.set PWMAL__0__MASK, 0x40
.set PWMAL__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set PWMAL__0__OUT_SEL_SHIFT, 12
.set PWMAL__0__OUT_SEL_VAL, 3
.set PWMAL__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set PWMAL__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set PWMAL__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set PWMAL__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set PWMAL__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set PWMAL__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set PWMAL__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set PWMAL__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set PWMAL__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set PWMAL__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set PWMAL__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set PWMAL__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set PWMAL__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set PWMAL__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set PWMAL__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set PWMAL__0__PC, CYREG_PRT0_PC
.set PWMAL__0__PC2, CYREG_PRT0_PC2
.set PWMAL__0__PORT, 0
.set PWMAL__0__PS, CYREG_PRT0_PS
.set PWMAL__0__SHIFT, 6
.set PWMAL__DR, CYREG_PRT0_DR
.set PWMAL__INTCFG, CYREG_PRT0_INTCFG
.set PWMAL__INTSTAT, CYREG_PRT0_INTSTAT
.set PWMAL__MASK, 0x40
.set PWMAL__PA__CFG0, CYREG_UDB_PA0_CFG0
.set PWMAL__PA__CFG1, CYREG_UDB_PA0_CFG1
.set PWMAL__PA__CFG10, CYREG_UDB_PA0_CFG10
.set PWMAL__PA__CFG11, CYREG_UDB_PA0_CFG11
.set PWMAL__PA__CFG12, CYREG_UDB_PA0_CFG12
.set PWMAL__PA__CFG13, CYREG_UDB_PA0_CFG13
.set PWMAL__PA__CFG14, CYREG_UDB_PA0_CFG14
.set PWMAL__PA__CFG2, CYREG_UDB_PA0_CFG2
.set PWMAL__PA__CFG3, CYREG_UDB_PA0_CFG3
.set PWMAL__PA__CFG4, CYREG_UDB_PA0_CFG4
.set PWMAL__PA__CFG5, CYREG_UDB_PA0_CFG5
.set PWMAL__PA__CFG6, CYREG_UDB_PA0_CFG6
.set PWMAL__PA__CFG7, CYREG_UDB_PA0_CFG7
.set PWMAL__PA__CFG8, CYREG_UDB_PA0_CFG8
.set PWMAL__PA__CFG9, CYREG_UDB_PA0_CFG9
.set PWMAL__PC, CYREG_PRT0_PC
.set PWMAL__PC2, CYREG_PRT0_PC2
.set PWMAL__PORT, 0
.set PWMAL__PS, CYREG_PRT0_PS
.set PWMAL__SHIFT, 6

/* PWMBH */
.set PWMBH__0__DM__MASK, 0xE00000
.set PWMBH__0__DM__SHIFT, 21
.set PWMBH__0__DR, CYREG_PRT2_DR
.set PWMBH__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set PWMBH__0__HSIOM_MASK, 0xF0000000
.set PWMBH__0__HSIOM_SHIFT, 28
.set PWMBH__0__INTCFG, CYREG_PRT2_INTCFG
.set PWMBH__0__INTSTAT, CYREG_PRT2_INTSTAT
.set PWMBH__0__MASK, 0x80
.set PWMBH__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set PWMBH__0__OUT_SEL_SHIFT, 14
.set PWMBH__0__OUT_SEL_VAL, 3
.set PWMBH__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set PWMBH__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set PWMBH__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set PWMBH__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set PWMBH__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set PWMBH__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set PWMBH__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set PWMBH__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set PWMBH__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set PWMBH__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set PWMBH__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set PWMBH__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set PWMBH__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set PWMBH__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set PWMBH__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set PWMBH__0__PC, CYREG_PRT2_PC
.set PWMBH__0__PC2, CYREG_PRT2_PC2
.set PWMBH__0__PORT, 2
.set PWMBH__0__PS, CYREG_PRT2_PS
.set PWMBH__0__SHIFT, 7
.set PWMBH__DR, CYREG_PRT2_DR
.set PWMBH__INTCFG, CYREG_PRT2_INTCFG
.set PWMBH__INTSTAT, CYREG_PRT2_INTSTAT
.set PWMBH__MASK, 0x80
.set PWMBH__PA__CFG0, CYREG_UDB_PA2_CFG0
.set PWMBH__PA__CFG1, CYREG_UDB_PA2_CFG1
.set PWMBH__PA__CFG10, CYREG_UDB_PA2_CFG10
.set PWMBH__PA__CFG11, CYREG_UDB_PA2_CFG11
.set PWMBH__PA__CFG12, CYREG_UDB_PA2_CFG12
.set PWMBH__PA__CFG13, CYREG_UDB_PA2_CFG13
.set PWMBH__PA__CFG14, CYREG_UDB_PA2_CFG14
.set PWMBH__PA__CFG2, CYREG_UDB_PA2_CFG2
.set PWMBH__PA__CFG3, CYREG_UDB_PA2_CFG3
.set PWMBH__PA__CFG4, CYREG_UDB_PA2_CFG4
.set PWMBH__PA__CFG5, CYREG_UDB_PA2_CFG5
.set PWMBH__PA__CFG6, CYREG_UDB_PA2_CFG6
.set PWMBH__PA__CFG7, CYREG_UDB_PA2_CFG7
.set PWMBH__PA__CFG8, CYREG_UDB_PA2_CFG8
.set PWMBH__PA__CFG9, CYREG_UDB_PA2_CFG9
.set PWMBH__PC, CYREG_PRT2_PC
.set PWMBH__PC2, CYREG_PRT2_PC2
.set PWMBH__PORT, 2
.set PWMBH__PS, CYREG_PRT2_PS
.set PWMBH__SHIFT, 7

/* PWMBL */
.set PWMBL__0__DM__MASK, 0x1C0000
.set PWMBL__0__DM__SHIFT, 18
.set PWMBL__0__DR, CYREG_PRT3_DR
.set PWMBL__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set PWMBL__0__HSIOM_MASK, 0x0F000000
.set PWMBL__0__HSIOM_SHIFT, 24
.set PWMBL__0__INTCFG, CYREG_PRT3_INTCFG
.set PWMBL__0__INTSTAT, CYREG_PRT3_INTSTAT
.set PWMBL__0__MASK, 0x40
.set PWMBL__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set PWMBL__0__OUT_SEL_SHIFT, 12
.set PWMBL__0__OUT_SEL_VAL, 1
.set PWMBL__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set PWMBL__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set PWMBL__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set PWMBL__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set PWMBL__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set PWMBL__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set PWMBL__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set PWMBL__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set PWMBL__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set PWMBL__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set PWMBL__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set PWMBL__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set PWMBL__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set PWMBL__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set PWMBL__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set PWMBL__0__PC, CYREG_PRT3_PC
.set PWMBL__0__PC2, CYREG_PRT3_PC2
.set PWMBL__0__PORT, 3
.set PWMBL__0__PS, CYREG_PRT3_PS
.set PWMBL__0__SHIFT, 6
.set PWMBL__DR, CYREG_PRT3_DR
.set PWMBL__INTCFG, CYREG_PRT3_INTCFG
.set PWMBL__INTSTAT, CYREG_PRT3_INTSTAT
.set PWMBL__MASK, 0x40
.set PWMBL__PA__CFG0, CYREG_UDB_PA3_CFG0
.set PWMBL__PA__CFG1, CYREG_UDB_PA3_CFG1
.set PWMBL__PA__CFG10, CYREG_UDB_PA3_CFG10
.set PWMBL__PA__CFG11, CYREG_UDB_PA3_CFG11
.set PWMBL__PA__CFG12, CYREG_UDB_PA3_CFG12
.set PWMBL__PA__CFG13, CYREG_UDB_PA3_CFG13
.set PWMBL__PA__CFG14, CYREG_UDB_PA3_CFG14
.set PWMBL__PA__CFG2, CYREG_UDB_PA3_CFG2
.set PWMBL__PA__CFG3, CYREG_UDB_PA3_CFG3
.set PWMBL__PA__CFG4, CYREG_UDB_PA3_CFG4
.set PWMBL__PA__CFG5, CYREG_UDB_PA3_CFG5
.set PWMBL__PA__CFG6, CYREG_UDB_PA3_CFG6
.set PWMBL__PA__CFG7, CYREG_UDB_PA3_CFG7
.set PWMBL__PA__CFG8, CYREG_UDB_PA3_CFG8
.set PWMBL__PA__CFG9, CYREG_UDB_PA3_CFG9
.set PWMBL__PC, CYREG_PRT3_PC
.set PWMBL__PC2, CYREG_PRT3_PC2
.set PWMBL__PORT, 3
.set PWMBL__PS, CYREG_PRT3_PS
.set PWMBL__SHIFT, 6

/* PWMCH */
.set PWMCH__0__DM__MASK, 0xE00000
.set PWMCH__0__DM__SHIFT, 21
.set PWMCH__0__DR, CYREG_PRT3_DR
.set PWMCH__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set PWMCH__0__HSIOM_MASK, 0xF0000000
.set PWMCH__0__HSIOM_SHIFT, 28
.set PWMCH__0__INTCFG, CYREG_PRT3_INTCFG
.set PWMCH__0__INTSTAT, CYREG_PRT3_INTSTAT
.set PWMCH__0__MASK, 0x80
.set PWMCH__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set PWMCH__0__OUT_SEL_SHIFT, 14
.set PWMCH__0__OUT_SEL_VAL, 0
.set PWMCH__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set PWMCH__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set PWMCH__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set PWMCH__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set PWMCH__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set PWMCH__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set PWMCH__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set PWMCH__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set PWMCH__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set PWMCH__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set PWMCH__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set PWMCH__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set PWMCH__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set PWMCH__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set PWMCH__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set PWMCH__0__PC, CYREG_PRT3_PC
.set PWMCH__0__PC2, CYREG_PRT3_PC2
.set PWMCH__0__PORT, 3
.set PWMCH__0__PS, CYREG_PRT3_PS
.set PWMCH__0__SHIFT, 7
.set PWMCH__DR, CYREG_PRT3_DR
.set PWMCH__INTCFG, CYREG_PRT3_INTCFG
.set PWMCH__INTSTAT, CYREG_PRT3_INTSTAT
.set PWMCH__MASK, 0x80
.set PWMCH__PA__CFG0, CYREG_UDB_PA3_CFG0
.set PWMCH__PA__CFG1, CYREG_UDB_PA3_CFG1
.set PWMCH__PA__CFG10, CYREG_UDB_PA3_CFG10
.set PWMCH__PA__CFG11, CYREG_UDB_PA3_CFG11
.set PWMCH__PA__CFG12, CYREG_UDB_PA3_CFG12
.set PWMCH__PA__CFG13, CYREG_UDB_PA3_CFG13
.set PWMCH__PA__CFG14, CYREG_UDB_PA3_CFG14
.set PWMCH__PA__CFG2, CYREG_UDB_PA3_CFG2
.set PWMCH__PA__CFG3, CYREG_UDB_PA3_CFG3
.set PWMCH__PA__CFG4, CYREG_UDB_PA3_CFG4
.set PWMCH__PA__CFG5, CYREG_UDB_PA3_CFG5
.set PWMCH__PA__CFG6, CYREG_UDB_PA3_CFG6
.set PWMCH__PA__CFG7, CYREG_UDB_PA3_CFG7
.set PWMCH__PA__CFG8, CYREG_UDB_PA3_CFG8
.set PWMCH__PA__CFG9, CYREG_UDB_PA3_CFG9
.set PWMCH__PC, CYREG_PRT3_PC
.set PWMCH__PC2, CYREG_PRT3_PC2
.set PWMCH__PORT, 3
.set PWMCH__PS, CYREG_PRT3_PS
.set PWMCH__SHIFT, 7

/* PWMCL */
.set PWMCL__0__DM__MASK, 0x38000
.set PWMCL__0__DM__SHIFT, 15
.set PWMCL__0__DR, CYREG_PRT3_DR
.set PWMCL__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set PWMCL__0__HSIOM_MASK, 0x00F00000
.set PWMCL__0__HSIOM_SHIFT, 20
.set PWMCL__0__INTCFG, CYREG_PRT3_INTCFG
.set PWMCL__0__INTSTAT, CYREG_PRT3_INTSTAT
.set PWMCL__0__MASK, 0x20
.set PWMCL__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set PWMCL__0__OUT_SEL_SHIFT, 10
.set PWMCL__0__OUT_SEL_VAL, 3
.set PWMCL__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set PWMCL__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set PWMCL__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set PWMCL__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set PWMCL__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set PWMCL__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set PWMCL__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set PWMCL__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set PWMCL__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set PWMCL__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set PWMCL__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set PWMCL__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set PWMCL__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set PWMCL__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set PWMCL__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set PWMCL__0__PC, CYREG_PRT3_PC
.set PWMCL__0__PC2, CYREG_PRT3_PC2
.set PWMCL__0__PORT, 3
.set PWMCL__0__PS, CYREG_PRT3_PS
.set PWMCL__0__SHIFT, 5
.set PWMCL__DR, CYREG_PRT3_DR
.set PWMCL__INTCFG, CYREG_PRT3_INTCFG
.set PWMCL__INTSTAT, CYREG_PRT3_INTSTAT
.set PWMCL__MASK, 0x20
.set PWMCL__PA__CFG0, CYREG_UDB_PA3_CFG0
.set PWMCL__PA__CFG1, CYREG_UDB_PA3_CFG1
.set PWMCL__PA__CFG10, CYREG_UDB_PA3_CFG10
.set PWMCL__PA__CFG11, CYREG_UDB_PA3_CFG11
.set PWMCL__PA__CFG12, CYREG_UDB_PA3_CFG12
.set PWMCL__PA__CFG13, CYREG_UDB_PA3_CFG13
.set PWMCL__PA__CFG14, CYREG_UDB_PA3_CFG14
.set PWMCL__PA__CFG2, CYREG_UDB_PA3_CFG2
.set PWMCL__PA__CFG3, CYREG_UDB_PA3_CFG3
.set PWMCL__PA__CFG4, CYREG_UDB_PA3_CFG4
.set PWMCL__PA__CFG5, CYREG_UDB_PA3_CFG5
.set PWMCL__PA__CFG6, CYREG_UDB_PA3_CFG6
.set PWMCL__PA__CFG7, CYREG_UDB_PA3_CFG7
.set PWMCL__PA__CFG8, CYREG_UDB_PA3_CFG8
.set PWMCL__PA__CFG9, CYREG_UDB_PA3_CFG9
.set PWMCL__PC, CYREG_PRT3_PC
.set PWMCL__PC2, CYREG_PRT3_PC2
.set PWMCL__PORT, 3
.set PWMCL__PS, CYREG_PRT3_PS
.set PWMCL__SHIFT, 5

/* isr_oc */
.set isr_oc__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_oc__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_oc__INTC_MASK, 0x01
.set isr_oc__INTC_NUMBER, 0
.set isr_oc__INTC_PRIOR_MASK, 0xC0
.set isr_oc__INTC_PRIOR_NUM, 3
.set isr_oc__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isr_oc__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_oc__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Timer_1 */
.set Timer_1_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_1_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_1_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_1_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_1_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_1_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_1_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_1_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_UDB_W8_MSK_03
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_UDB_W8_ST_03
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_UDB_W8_A0_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_UDB_W8_A1_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_UDB_W8_D0_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_UDB_W8_D1_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_UDB_W8_F0_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_UDB_W8_F1_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set Timer_1_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_UDB_CAT16_A_03
.set Timer_1_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_UDB_W8_A0_03
.set Timer_1_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_UDB_W8_A1_03
.set Timer_1_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_UDB_CAT16_D_03
.set Timer_1_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_UDB_W8_D0_03
.set Timer_1_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_UDB_W8_D1_03
.set Timer_1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set Timer_1_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_UDB_CAT16_F_03
.set Timer_1_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_UDB_W8_F0_03
.set Timer_1_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_UDB_W8_F1_03

/* clock_1 */
.set clock_1__DIVIDER_MASK, 0x0000FFFF
.set clock_1__ENABLE, CYREG_CLK_DIVIDER_B00
.set clock_1__ENABLE_MASK, 0x80000000
.set clock_1__MASK, 0x80000000
.set clock_1__REGISTER, CYREG_CLK_DIVIDER_B00

/* clock_2 */
.set clock_2__DIVIDER_MASK, 0x0000FFFF
.set clock_2__ENABLE, CYREG_CLK_DIVIDER_A01
.set clock_2__ENABLE_MASK, 0x80000000
.set clock_2__MASK, 0x80000000
.set clock_2__REGISTER, CYREG_CLK_DIVIDER_A01

/* isr_pwm */
.set isr_pwm__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_pwm__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_pwm__INTC_MASK, 0x10000
.set isr_pwm__INTC_NUMBER, 16
.set isr_pwm__INTC_PRIOR_MASK, 0xC0
.set isr_pwm__INTC_PRIOR_NUM, 3
.set isr_pwm__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set isr_pwm__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_pwm__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* isr_spd */
.set isr_spd__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_spd__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_spd__INTC_MASK, 0x20000
.set isr_spd__INTC_NUMBER, 17
.set isr_spd__INTC_PRIOR_MASK, 0xC000
.set isr_spd__INTC_PRIOR_NUM, 3
.set isr_spd__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set isr_spd__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_spd__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Pin_Ibus */
.set Pin_Ibus__0__DM__MASK, 0x07
.set Pin_Ibus__0__DM__SHIFT, 0
.set Pin_Ibus__0__DR, CYREG_PRT0_DR
.set Pin_Ibus__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_Ibus__0__HSIOM_MASK, 0x0000000F
.set Pin_Ibus__0__HSIOM_SHIFT, 0
.set Pin_Ibus__0__INTCFG, CYREG_PRT0_INTCFG
.set Pin_Ibus__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Pin_Ibus__0__MASK, 0x01
.set Pin_Ibus__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_Ibus__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_Ibus__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_Ibus__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_Ibus__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_Ibus__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_Ibus__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_Ibus__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_Ibus__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_Ibus__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_Ibus__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_Ibus__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_Ibus__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_Ibus__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_Ibus__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_Ibus__0__PC, CYREG_PRT0_PC
.set Pin_Ibus__0__PC2, CYREG_PRT0_PC2
.set Pin_Ibus__0__PORT, 0
.set Pin_Ibus__0__PS, CYREG_PRT0_PS
.set Pin_Ibus__0__SHIFT, 0
.set Pin_Ibus__DR, CYREG_PRT0_DR
.set Pin_Ibus__INTCFG, CYREG_PRT0_INTCFG
.set Pin_Ibus__INTSTAT, CYREG_PRT0_INTSTAT
.set Pin_Ibus__MASK, 0x01
.set Pin_Ibus__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_Ibus__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_Ibus__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_Ibus__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_Ibus__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_Ibus__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_Ibus__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_Ibus__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_Ibus__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_Ibus__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_Ibus__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_Ibus__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_Ibus__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_Ibus__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_Ibus__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_Ibus__PC, CYREG_PRT0_PC
.set Pin_Ibus__PC2, CYREG_PRT0_PC2
.set Pin_Ibus__PORT, 0
.set Pin_Ibus__PS, CYREG_PRT0_PS
.set Pin_Ibus__SHIFT, 0

/* Pin_Iref */
.set Pin_Iref__0__DM__MASK, 0x38
.set Pin_Iref__0__DM__SHIFT, 3
.set Pin_Iref__0__DR, CYREG_PRT0_DR
.set Pin_Iref__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_Iref__0__HSIOM_MASK, 0x000000F0
.set Pin_Iref__0__HSIOM_SHIFT, 4
.set Pin_Iref__0__INTCFG, CYREG_PRT0_INTCFG
.set Pin_Iref__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Pin_Iref__0__MASK, 0x02
.set Pin_Iref__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set Pin_Iref__0__OUT_SEL_SHIFT, 2
.set Pin_Iref__0__OUT_SEL_VAL, 1
.set Pin_Iref__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_Iref__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_Iref__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_Iref__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_Iref__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_Iref__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_Iref__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_Iref__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_Iref__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_Iref__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_Iref__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_Iref__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_Iref__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_Iref__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_Iref__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_Iref__0__PC, CYREG_PRT0_PC
.set Pin_Iref__0__PC2, CYREG_PRT0_PC2
.set Pin_Iref__0__PORT, 0
.set Pin_Iref__0__PS, CYREG_PRT0_PS
.set Pin_Iref__0__SHIFT, 1
.set Pin_Iref__DR, CYREG_PRT0_DR
.set Pin_Iref__INTCFG, CYREG_PRT0_INTCFG
.set Pin_Iref__INTSTAT, CYREG_PRT0_INTSTAT
.set Pin_Iref__MASK, 0x02
.set Pin_Iref__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_Iref__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_Iref__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_Iref__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_Iref__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_Iref__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_Iref__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_Iref__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_Iref__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_Iref__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_Iref__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_Iref__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_Iref__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_Iref__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_Iref__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_Iref__PC, CYREG_PRT0_PC
.set Pin_Iref__PC2, CYREG_PRT0_PC2
.set Pin_Iref__PORT, 0
.set Pin_Iref__PS, CYREG_PRT0_PS
.set Pin_Iref__SHIFT, 1

/* UART_BCP */
.set UART_BCP_rx__0__DM__MASK, 0x07
.set UART_BCP_rx__0__DM__SHIFT, 0
.set UART_BCP_rx__0__DR, CYREG_PRT4_DR
.set UART_BCP_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set UART_BCP_rx__0__HSIOM_GPIO, 0
.set UART_BCP_rx__0__HSIOM_I2C, 14
.set UART_BCP_rx__0__HSIOM_I2C_SCL, 14
.set UART_BCP_rx__0__HSIOM_MASK, 0x0000000F
.set UART_BCP_rx__0__HSIOM_SHIFT, 0
.set UART_BCP_rx__0__HSIOM_SPI, 15
.set UART_BCP_rx__0__HSIOM_SPI_MOSI, 15
.set UART_BCP_rx__0__HSIOM_UART, 9
.set UART_BCP_rx__0__HSIOM_UART_RX, 9
.set UART_BCP_rx__0__INTCFG, CYREG_PRT4_INTCFG
.set UART_BCP_rx__0__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_BCP_rx__0__MASK, 0x01
.set UART_BCP_rx__0__PC, CYREG_PRT4_PC
.set UART_BCP_rx__0__PC2, CYREG_PRT4_PC2
.set UART_BCP_rx__0__PORT, 4
.set UART_BCP_rx__0__PS, CYREG_PRT4_PS
.set UART_BCP_rx__0__SHIFT, 0
.set UART_BCP_rx__DR, CYREG_PRT4_DR
.set UART_BCP_rx__INTCFG, CYREG_PRT4_INTCFG
.set UART_BCP_rx__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_BCP_rx__MASK, 0x01
.set UART_BCP_rx__PC, CYREG_PRT4_PC
.set UART_BCP_rx__PC2, CYREG_PRT4_PC2
.set UART_BCP_rx__PORT, 4
.set UART_BCP_rx__PS, CYREG_PRT4_PS
.set UART_BCP_rx__SHIFT, 0
.set UART_BCP_SCB__BIST_CONTROL, CYREG_SCB0_BIST_CONTROL
.set UART_BCP_SCB__BIST_DATA, CYREG_SCB0_BIST_DATA
.set UART_BCP_SCB__CTRL, CYREG_SCB0_CTRL
.set UART_BCP_SCB__EZ_DATA00, CYREG_SCB0_EZ_DATA00
.set UART_BCP_SCB__EZ_DATA01, CYREG_SCB0_EZ_DATA01
.set UART_BCP_SCB__EZ_DATA02, CYREG_SCB0_EZ_DATA02
.set UART_BCP_SCB__EZ_DATA03, CYREG_SCB0_EZ_DATA03
.set UART_BCP_SCB__EZ_DATA04, CYREG_SCB0_EZ_DATA04
.set UART_BCP_SCB__EZ_DATA05, CYREG_SCB0_EZ_DATA05
.set UART_BCP_SCB__EZ_DATA06, CYREG_SCB0_EZ_DATA06
.set UART_BCP_SCB__EZ_DATA07, CYREG_SCB0_EZ_DATA07
.set UART_BCP_SCB__EZ_DATA08, CYREG_SCB0_EZ_DATA08
.set UART_BCP_SCB__EZ_DATA09, CYREG_SCB0_EZ_DATA09
.set UART_BCP_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set UART_BCP_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set UART_BCP_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set UART_BCP_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set UART_BCP_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set UART_BCP_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set UART_BCP_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set UART_BCP_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set UART_BCP_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set UART_BCP_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set UART_BCP_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set UART_BCP_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set UART_BCP_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set UART_BCP_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set UART_BCP_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set UART_BCP_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set UART_BCP_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set UART_BCP_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set UART_BCP_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set UART_BCP_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set UART_BCP_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set UART_BCP_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set UART_BCP_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set UART_BCP_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set UART_BCP_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set UART_BCP_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set UART_BCP_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set UART_BCP_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set UART_BCP_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set UART_BCP_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set UART_BCP_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set UART_BCP_SCB__INTR_M, CYREG_SCB0_INTR_M
.set UART_BCP_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set UART_BCP_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set UART_BCP_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set UART_BCP_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set UART_BCP_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set UART_BCP_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set UART_BCP_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set UART_BCP_SCB__INTR_S, CYREG_SCB0_INTR_S
.set UART_BCP_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set UART_BCP_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set UART_BCP_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set UART_BCP_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set UART_BCP_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set UART_BCP_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set UART_BCP_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set UART_BCP_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set UART_BCP_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set UART_BCP_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set UART_BCP_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set UART_BCP_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set UART_BCP_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set UART_BCP_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set UART_BCP_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set UART_BCP_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set UART_BCP_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set UART_BCP_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set UART_BCP_SCB__SS0_POSISTION, 0
.set UART_BCP_SCB__SS1_POSISTION, 1
.set UART_BCP_SCB__SS2_POSISTION, 2
.set UART_BCP_SCB__SS3_POSISTION, 3
.set UART_BCP_SCB__STATUS, CYREG_SCB0_STATUS
.set UART_BCP_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set UART_BCP_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set UART_BCP_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set UART_BCP_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set UART_BCP_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set UART_BCP_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set UART_BCP_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set UART_BCP_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL
.set UART_BCP_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set UART_BCP_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_C00
.set UART_BCP_SCBCLK__ENABLE_MASK, 0x80000000
.set UART_BCP_SCBCLK__MASK, 0x80000000
.set UART_BCP_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_C00
.set UART_BCP_tx__0__DM__MASK, 0x38
.set UART_BCP_tx__0__DM__SHIFT, 3
.set UART_BCP_tx__0__DR, CYREG_PRT4_DR
.set UART_BCP_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set UART_BCP_tx__0__HSIOM_GPIO, 0
.set UART_BCP_tx__0__HSIOM_I2C, 14
.set UART_BCP_tx__0__HSIOM_I2C_SDA, 14
.set UART_BCP_tx__0__HSIOM_MASK, 0x000000F0
.set UART_BCP_tx__0__HSIOM_SHIFT, 4
.set UART_BCP_tx__0__HSIOM_SPI, 15
.set UART_BCP_tx__0__HSIOM_SPI_MISO, 15
.set UART_BCP_tx__0__HSIOM_UART, 9
.set UART_BCP_tx__0__HSIOM_UART_TX, 9
.set UART_BCP_tx__0__INTCFG, CYREG_PRT4_INTCFG
.set UART_BCP_tx__0__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_BCP_tx__0__MASK, 0x02
.set UART_BCP_tx__0__PC, CYREG_PRT4_PC
.set UART_BCP_tx__0__PC2, CYREG_PRT4_PC2
.set UART_BCP_tx__0__PORT, 4
.set UART_BCP_tx__0__PS, CYREG_PRT4_PS
.set UART_BCP_tx__0__SHIFT, 1
.set UART_BCP_tx__DR, CYREG_PRT4_DR
.set UART_BCP_tx__INTCFG, CYREG_PRT4_INTCFG
.set UART_BCP_tx__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_BCP_tx__MASK, 0x02
.set UART_BCP_tx__PC, CYREG_PRT4_PC
.set UART_BCP_tx__PC2, CYREG_PRT4_PC2
.set UART_BCP_tx__PORT, 4
.set UART_BCP_tx__PS, CYREG_PRT4_PS
.set UART_BCP_tx__SHIFT, 1

/* IDAC_Iref */
.set IDAC_Iref_cy_psoc4_idac__CONTROL, CYREG_CSD_CONFIG
.set IDAC_Iref_cy_psoc4_idac__CSD_IDAC, CYREG_CSD_IDAC
.set IDAC_Iref_cy_psoc4_idac__CSD_IDAC_SHIFT, 0
.set IDAC_Iref_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD_TRIM1
.set IDAC_Iref_cy_psoc4_idac__CSD_TRIM1_SHIFT, 0
.set IDAC_Iref_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD_TRIM2
.set IDAC_Iref_cy_psoc4_idac__CSD_TRIM2_SHIFT, 0
.set IDAC_Iref_cy_psoc4_idac__IDAC_NUMBER, 1
.set IDAC_Iref_cy_psoc4_idac__POLARITY, CYREG_CSD_CONFIG
.set IDAC_Iref_cy_psoc4_idac__POLARITY_SHIFT, 16

/* LPComp_OC */
.set LPComp_OC_cy_psoc4_lpcomp_1__LPCOMP_CONFIG, CYREG_LPCOMP_CONFIG
.set LPComp_OC_cy_psoc4_lpcomp_1__LPCOMP_CONFIG_SHIFT, 0
.set LPComp_OC_cy_psoc4_lpcomp_1__LPCOMP_ID, CYREG_LPCOMP_ID
.set LPComp_OC_cy_psoc4_lpcomp_1__LPCOMP_INTR, CYREG_LPCOMP_INTR
.set LPComp_OC_cy_psoc4_lpcomp_1__LPCOMP_INTR_SET, CYREG_LPCOMP_INTR_SET
.set LPComp_OC_cy_psoc4_lpcomp_1__LPCOMP_INTR_SET_SHIFT, 0
.set LPComp_OC_cy_psoc4_lpcomp_1__LPCOMP_INTR_SHIFT, 0
.set LPComp_OC_cy_psoc4_lpcomp_1__LPCOMP_NUMBER, 1
.set LPComp_OC_cy_psoc4_lpcomp_1__TRIM_A, CYREG_LPCOMP_TRIM1
.set LPComp_OC_cy_psoc4_lpcomp_1__TRIM_B, CYREG_LPCOMP_TRIM2

/* PWM_Drive */
.set PWM_Drive_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set PWM_Drive_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set PWM_Drive_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set PWM_Drive_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set PWM_Drive_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set PWM_Drive_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set PWM_Drive_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set PWM_Drive_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set PWM_Drive_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set PWM_Drive_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set PWM_Drive_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set PWM_Drive_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set PWM_Drive_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set PWM_Drive_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* Hall_Error */
.set Hall_Error_sts_sts_reg__0__MASK, 0x01
.set Hall_Error_sts_sts_reg__0__POS, 0
.set Hall_Error_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set Hall_Error_sts_sts_reg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_02
.set Hall_Error_sts_sts_reg__MASK, 0x01
.set Hall_Error_sts_sts_reg__MASK_REG, CYREG_UDB_W8_MSK_02
.set Hall_Error_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set Hall_Error_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set Hall_Error_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set Hall_Error_sts_sts_reg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_02
.set Hall_Error_sts_sts_reg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_02
.set Hall_Error_sts_sts_reg__STATUS_REG, CYREG_UDB_W8_ST_02

/* STATUS_LED */
.set STATUS_LED__0__DM__MASK, 0x1C0
.set STATUS_LED__0__DM__SHIFT, 6
.set STATUS_LED__0__DR, CYREG_PRT0_DR
.set STATUS_LED__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set STATUS_LED__0__HSIOM_MASK, 0x00000F00
.set STATUS_LED__0__HSIOM_SHIFT, 8
.set STATUS_LED__0__INTCFG, CYREG_PRT0_INTCFG
.set STATUS_LED__0__INTSTAT, CYREG_PRT0_INTSTAT
.set STATUS_LED__0__MASK, 0x04
.set STATUS_LED__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set STATUS_LED__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set STATUS_LED__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set STATUS_LED__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set STATUS_LED__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set STATUS_LED__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set STATUS_LED__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set STATUS_LED__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set STATUS_LED__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set STATUS_LED__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set STATUS_LED__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set STATUS_LED__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set STATUS_LED__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set STATUS_LED__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set STATUS_LED__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set STATUS_LED__0__PC, CYREG_PRT0_PC
.set STATUS_LED__0__PC2, CYREG_PRT0_PC2
.set STATUS_LED__0__PORT, 0
.set STATUS_LED__0__PS, CYREG_PRT0_PS
.set STATUS_LED__0__SHIFT, 2
.set STATUS_LED__DR, CYREG_PRT0_DR
.set STATUS_LED__INTCFG, CYREG_PRT0_INTCFG
.set STATUS_LED__INTSTAT, CYREG_PRT0_INTSTAT
.set STATUS_LED__MASK, 0x04
.set STATUS_LED__PA__CFG0, CYREG_UDB_PA0_CFG0
.set STATUS_LED__PA__CFG1, CYREG_UDB_PA0_CFG1
.set STATUS_LED__PA__CFG10, CYREG_UDB_PA0_CFG10
.set STATUS_LED__PA__CFG11, CYREG_UDB_PA0_CFG11
.set STATUS_LED__PA__CFG12, CYREG_UDB_PA0_CFG12
.set STATUS_LED__PA__CFG13, CYREG_UDB_PA0_CFG13
.set STATUS_LED__PA__CFG14, CYREG_UDB_PA0_CFG14
.set STATUS_LED__PA__CFG2, CYREG_UDB_PA0_CFG2
.set STATUS_LED__PA__CFG3, CYREG_UDB_PA0_CFG3
.set STATUS_LED__PA__CFG4, CYREG_UDB_PA0_CFG4
.set STATUS_LED__PA__CFG5, CYREG_UDB_PA0_CFG5
.set STATUS_LED__PA__CFG6, CYREG_UDB_PA0_CFG6
.set STATUS_LED__PA__CFG7, CYREG_UDB_PA0_CFG7
.set STATUS_LED__PA__CFG8, CYREG_UDB_PA0_CFG8
.set STATUS_LED__PA__CFG9, CYREG_UDB_PA0_CFG9
.set STATUS_LED__PC, CYREG_PRT0_PC
.set STATUS_LED__PC2, CYREG_PRT0_PC2
.set STATUS_LED__PORT, 0
.set STATUS_LED__PS, CYREG_PRT0_PS
.set STATUS_LED__SHIFT, 2

/* Counter_Spd */
.set Counter_Spd_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set Counter_Spd_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set Counter_Spd_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set Counter_Spd_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set Counter_Spd_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set Counter_Spd_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set Counter_Spd_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set Counter_Spd_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set Counter_Spd_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set Counter_Spd_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set Counter_Spd_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set Counter_Spd_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set Counter_Spd_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set Counter_Spd_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* CtrlReg_Dir */
.set CtrlReg_Dir_Sync_ctrl_reg__0__MASK, 0x01
.set CtrlReg_Dir_Sync_ctrl_reg__0__POS, 0
.set CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_01
.set CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_01
.set CtrlReg_Dir_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_01
.set CtrlReg_Dir_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_01
.set CtrlReg_Dir_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_01
.set CtrlReg_Dir_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_01
.set CtrlReg_Dir_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_01
.set CtrlReg_Dir_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_01
.set CtrlReg_Dir_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set CtrlReg_Dir_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL_01
.set CtrlReg_Dir_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_01
.set CtrlReg_Dir_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL_01
.set CtrlReg_Dir_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_01
.set CtrlReg_Dir_Sync_ctrl_reg__MASK, 0x01
.set CtrlReg_Dir_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set CtrlReg_Dir_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set CtrlReg_Dir_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK_01

/* ADC_SAR_Seq_1 */
.set ADC_SAR_Seq_1_Bypass__0__DM__MASK, 0xE00000
.set ADC_SAR_Seq_1_Bypass__0__DM__SHIFT, 21
.set ADC_SAR_Seq_1_Bypass__0__DR, CYREG_PRT1_DR
.set ADC_SAR_Seq_1_Bypass__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set ADC_SAR_Seq_1_Bypass__0__HSIOM_MASK, 0xF0000000
.set ADC_SAR_Seq_1_Bypass__0__HSIOM_SHIFT, 28
.set ADC_SAR_Seq_1_Bypass__0__INTCFG, CYREG_PRT1_INTCFG
.set ADC_SAR_Seq_1_Bypass__0__INTSTAT, CYREG_PRT1_INTSTAT
.set ADC_SAR_Seq_1_Bypass__0__MASK, 0x80
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ADC_SAR_Seq_1_Bypass__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ADC_SAR_Seq_1_Bypass__0__PC, CYREG_PRT1_PC
.set ADC_SAR_Seq_1_Bypass__0__PC2, CYREG_PRT1_PC2
.set ADC_SAR_Seq_1_Bypass__0__PORT, 1
.set ADC_SAR_Seq_1_Bypass__0__PS, CYREG_PRT1_PS
.set ADC_SAR_Seq_1_Bypass__0__SHIFT, 7
.set ADC_SAR_Seq_1_Bypass__DR, CYREG_PRT1_DR
.set ADC_SAR_Seq_1_Bypass__INTCFG, CYREG_PRT1_INTCFG
.set ADC_SAR_Seq_1_Bypass__INTSTAT, CYREG_PRT1_INTSTAT
.set ADC_SAR_Seq_1_Bypass__MASK, 0x80
.set ADC_SAR_Seq_1_Bypass__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ADC_SAR_Seq_1_Bypass__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ADC_SAR_Seq_1_Bypass__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ADC_SAR_Seq_1_Bypass__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ADC_SAR_Seq_1_Bypass__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ADC_SAR_Seq_1_Bypass__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ADC_SAR_Seq_1_Bypass__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ADC_SAR_Seq_1_Bypass__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ADC_SAR_Seq_1_Bypass__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ADC_SAR_Seq_1_Bypass__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ADC_SAR_Seq_1_Bypass__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ADC_SAR_Seq_1_Bypass__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ADC_SAR_Seq_1_Bypass__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ADC_SAR_Seq_1_Bypass__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ADC_SAR_Seq_1_Bypass__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ADC_SAR_Seq_1_Bypass__PC, CYREG_PRT1_PC
.set ADC_SAR_Seq_1_Bypass__PC2, CYREG_PRT1_PC2
.set ADC_SAR_Seq_1_Bypass__PORT, 1
.set ADC_SAR_Seq_1_Bypass__PS, CYREG_PRT1_PS
.set ADC_SAR_Seq_1_Bypass__SHIFT, 7
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_ANA_TRIM, CYREG_SAR_ANA_TRIM
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_AVG_STAT, CYREG_SAR_AVG_STAT
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG00
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG01
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG02
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG03
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG04
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG05
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG06
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG07
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT00
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT01
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT02
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT03
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT04
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT05
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT06
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT07
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK00
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK01
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK02
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK03
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK04
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK05
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK06
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK07
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_DFT_CTRL, CYREG_SAR_DFT_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0, CYREG_SAR_MUX_SWITCH_CLEAR0
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1, CYREG_SAR_MUX_SWITCH_CLEAR1
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS, CYREG_SAR_MUX_SWITCH_STATUS
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH1, CYREG_SAR_MUX_SWITCH1
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_PUMP_CTRL, CYREG_SAR_PUMP_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR, CYREG_SAR_RANGE_INTR
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR, CYREG_SAR_SATURATE_INTR
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_WOUNDING, CYREG_SAR_WOUNDING
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PIN, 6
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PORT, 0
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PIN, 1
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PORT, 0
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_AVG_STAT, CYREG_SAR_AVG_STAT
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG00
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG01
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG02
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG03
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG04
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG05
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG06
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG07
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT00
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT01
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT02
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT03
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT04
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT05
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT06
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT07
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK00
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK01
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK02
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK03
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK04
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK05
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK06
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK07
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG, CYREG_SAR_INJ_CHAN_CONFIG
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_RESULT, CYREG_SAR_INJ_RESULT
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR0, CYREG_SAR_MUX_SWITCH_CLEAR0
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR1, CYREG_SAR_MUX_SWITCH_CLEAR1
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_STATUS, CYREG_SAR_MUX_SWITCH_STATUS
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH1, CYREG_SAR_MUX_SWITCH1
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__VNEG0, 0
.set ADC_SAR_Seq_1_intClock__DIVIDER_MASK, 0x0000FFFF
.set ADC_SAR_Seq_1_intClock__ENABLE, CYREG_CLK_DIVIDER_A00
.set ADC_SAR_Seq_1_intClock__ENABLE_MASK, 0x80000000
.set ADC_SAR_Seq_1_intClock__MASK, 0x80000000
.set ADC_SAR_Seq_1_intClock__REGISTER, CYREG_CLK_DIVIDER_A00
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_SAR_Seq_1_IRQ__INTC_MASK, 0x4000
.set ADC_SAR_Seq_1_IRQ__INTC_NUMBER, 14
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK, 0xC00000
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM, 3
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* CtrlReg_PWMOut */
.set CtrlReg_PWMOut_Sync_ctrl_reg__0__MASK, 0x01
.set CtrlReg_PWMOut_Sync_ctrl_reg__0__POS, 0
.set CtrlReg_PWMOut_Sync_ctrl_reg__1__MASK, 0x02
.set CtrlReg_PWMOut_Sync_ctrl_reg__1__POS, 1
.set CtrlReg_PWMOut_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set CtrlReg_PWMOut_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set CtrlReg_PWMOut_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_00
.set CtrlReg_PWMOut_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set CtrlReg_PWMOut_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_00
.set CtrlReg_PWMOut_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_00
.set CtrlReg_PWMOut_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set CtrlReg_PWMOut_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_00
.set CtrlReg_PWMOut_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set CtrlReg_PWMOut_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set CtrlReg_PWMOut_Sync_ctrl_reg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL_00
.set CtrlReg_PWMOut_Sync_ctrl_reg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL_00
.set CtrlReg_PWMOut_Sync_ctrl_reg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK_00
.set CtrlReg_PWMOut_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set CtrlReg_PWMOut_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL_00
.set CtrlReg_PWMOut_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set CtrlReg_PWMOut_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL_00
.set CtrlReg_PWMOut_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set CtrlReg_PWMOut_Sync_ctrl_reg__MASK, 0x03
.set CtrlReg_PWMOut_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set CtrlReg_PWMOut_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set CtrlReg_PWMOut_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK_00

/* isr_timeMeasurementForSpeed */
.set isr_timeMeasurementForSpeed__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_timeMeasurementForSpeed__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_timeMeasurementForSpeed__INTC_MASK, 0x04
.set isr_timeMeasurementForSpeed__INTC_NUMBER, 2
.set isr_timeMeasurementForSpeed__INTC_PRIOR_MASK, 0xC00000
.set isr_timeMeasurementForSpeed__INTC_PRIOR_NUM, 3
.set isr_timeMeasurementForSpeed__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isr_timeMeasurementForSpeed__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_timeMeasurementForSpeed__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 1
.set CYDEV_DFT_SELECT_CLK1, 2
.set CYDEV_HEAP_SIZE, 0x0100
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 0
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
