{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616554525075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616554525078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 23 22:55:24 2021 " "Processing started: Tue Mar 23 22:55:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616554525078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616554525078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab05 -c lab05 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab05 -c lab05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616554525079 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616554526599 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616554526599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/alu_control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616554549519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616554549519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file imm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "imm_gen.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/imm_gen.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616554549567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616554549567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/ALU.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616554549602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616554549602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/reg_file.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616554549695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616554549695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab05.v 1 1 " "Found 1 design units, including 1 entities, in source file lab05.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab05 " "Found entity 1: lab05" {  } { { "lab05.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616554549703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616554549703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/control_unit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616554549804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616554549804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/control_unit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/control_unit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_tb " "Found entity 1: control_unit_tb" {  } { { "testbenches/control_unit_tb.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/control_unit_tb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616554549875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616554549875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/lab5_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/lab5_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_tb " "Found entity 1: lab5_tb" {  } { { "testbenches/lab5_tb.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab5_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616554549924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616554549924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_lab5.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_lab5 " "Found entity 1: rom_lab5" {  } { { "rom_lab5.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_lab5.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616554549936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616554549936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLOCK_50 ClOCK_50 lab05_for_test.v(2) " "Verilog HDL Declaration information at lab05_for_test.v(2): object \"CLOCK_50\" differs only in case from object \"ClOCK_50\" in the same scope" {  } { { "testbenches/lab05_for_test.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616554549976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/lab05_for_test.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/lab05_for_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab05_for_test " "Found entity 1: lab05_for_test" {  } { { "testbenches/lab05_for_test.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616554549979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616554549979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_ram " "Found entity 1: lab5_ram" {  } { { "lab5_ram.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab5_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616554549986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616554549986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_prog2.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_prog2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_prog2 " "Found entity 1: rom_prog2" {  } { { "rom_prog2.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_prog2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616554549991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616554549991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file load_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 load_rom " "Found entity 1: load_rom" {  } { { "load_rom.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/load_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616554550000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616554550000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_branch.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_branch.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_branch " "Found entity 1: rom_branch" {  } { { "rom_branch.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_branch.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616554550008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616554550008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_jal.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_jal.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_jal " "Found entity 1: rom_jal" {  } { { "rom_jal.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_jal.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616554550017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616554550017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog2_line.v 1 1 " "Found 1 design units, including 1 entities, in source file prog2_line.v" { { "Info" "ISGN_ENTITY_NAME" "1 prog2_line " "Found entity 1: prog2_line" {  } { { "prog2_line.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/prog2_line.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616554550022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616554550022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "factorial.v 1 1 " "Found 1 design units, including 1 entities, in source file factorial.v" { { "Info" "ISGN_ENTITY_NAME" "1 factorial " "Found entity 1: factorial" {  } { { "factorial.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/factorial.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616554550026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616554550026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_lab5.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_lab5 " "Found entity 1: pll_lab5" {  } { { "pll_lab5.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/pll_lab5.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616554550033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616554550033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_lab5/pll_lab5_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_lab5/pll_lab5_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_lab5_0002 " "Found entity 1: pll_lab5_0002" {  } { { "pll_lab5/pll_lab5_0002.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/pll_lab5/pll_lab5_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616554550109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616554550109 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab05 " "Elaborating entity \"lab05\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616554550407 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "q lab05.v(16) " "Verilog HDL warning at lab05.v(16): object q used but never assigned" {  } { { "lab05.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 16 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1616554550496 "|lab05"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "outclk_0 lab05.v(35) " "Verilog HDL warning at lab05.v(35): object outclk_0 used but never assigned" {  } { { "lab05.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 35 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1616554550497 "|lab05"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 lab05.v(49) " "Verilog HDL assignment warning at lab05.v(49): truncated value with size 32 to match size of target (11)" {  } { { "lab05.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616554550497 "|lab05"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 lab05.v(61) " "Verilog HDL assignment warning at lab05.v(61): truncated value with size 33 to match size of target (32)" {  } { { "lab05.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616554550497 "|lab05"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "q 0 lab05.v(16) " "Net \"q\" at lab05.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "lab05.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1616554550497 "|lab05"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "outclk_0 0 lab05.v(35) " "Net \"outclk_0\" at lab05.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "lab05.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1616554550497 "|lab05"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:ctrl " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:ctrl\"" {  } { { "lab05.v" "ctrl" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616554550523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:rf " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:rf\"" {  } { { "lab05.v" "rf" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616554550590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:a1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:a1\"" {  } { { "lab05.v" "a1" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616554550657 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(36) " "Verilog HDL warning at ALU.v(36): converting signed shift amount to unsigned" {  } { { "ALU.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/ALU.v" 36 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1616554550741 "|lab05|ALU:a1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:aluctrl " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:aluctrl\"" {  } { { "lab05.v" "aluctrl" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616554550743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen imm_gen:ig " "Elaborating entity \"imm_gen\" for hierarchy \"imm_gen:ig\"" {  } { { "lab05.v" "ig" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616554550848 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[30\] " "Net \"instr\[30\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[30\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551213 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[25\] " "Net \"instr\[25\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[25\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551213 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[14\] " "Net \"instr\[14\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[14\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551213 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[13\] " "Net \"instr\[13\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[13\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551213 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[12\] " "Net \"instr\[12\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[12\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551213 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1616554551213 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[30\] " "Net \"instr\[30\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[30\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[25\] " "Net \"instr\[25\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[25\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[14\] " "Net \"instr\[14\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[14\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[13\] " "Net \"instr\[13\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[13\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[12\] " "Net \"instr\[12\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[12\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551217 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1616554551217 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[30\] " "Net \"instr\[30\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[30\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[25\] " "Net \"instr\[25\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[25\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[24\] " "Net \"instr\[24\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[24\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[23\] " "Net \"instr\[23\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[23\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[22\] " "Net \"instr\[22\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[22\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[21\] " "Net \"instr\[21\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[21\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[20\] " "Net \"instr\[20\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[20\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[19\] " "Net \"instr\[19\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[19\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[18\] " "Net \"instr\[18\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[18\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[17\] " "Net \"instr\[17\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[17\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[16\] " "Net \"instr\[16\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[16\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[15\] " "Net \"instr\[15\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[15\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[14\] " "Net \"instr\[14\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[14\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[13\] " "Net \"instr\[13\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[13\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[12\] " "Net \"instr\[12\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[12\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[11\] " "Net \"instr\[11\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[11\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[10\] " "Net \"instr\[10\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[10\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[9\] " "Net \"instr\[9\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[9\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[8\] " "Net \"instr\[8\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[8\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[7\] " "Net \"instr\[7\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[7\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551221 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1616554551221 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[30\] " "Net \"instr\[30\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[30\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[25\] " "Net \"instr\[25\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[25\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[24\] " "Net \"instr\[24\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[24\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[23\] " "Net \"instr\[23\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[23\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[22\] " "Net \"instr\[22\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[22\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[21\] " "Net \"instr\[21\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[21\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[20\] " "Net \"instr\[20\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[20\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[19\] " "Net \"instr\[19\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[19\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[18\] " "Net \"instr\[18\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[18\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[17\] " "Net \"instr\[17\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[17\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[16\] " "Net \"instr\[16\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[16\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[15\] " "Net \"instr\[15\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[15\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[14\] " "Net \"instr\[14\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[14\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[13\] " "Net \"instr\[13\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[13\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[12\] " "Net \"instr\[12\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[12\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[11\] " "Net \"instr\[11\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[11\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[10\] " "Net \"instr\[10\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[10\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[9\] " "Net \"instr\[9\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[9\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[8\] " "Net \"instr\[8\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[8\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[7\] " "Net \"instr\[7\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[7\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[6\] " "Net \"instr\[6\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[6\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[5\] " "Net \"instr\[5\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[5\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[4\] " "Net \"instr\[4\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[4\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[3\] " "Net \"instr\[3\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[3\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[2\] " "Net \"instr\[2\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[2\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[1\] " "Net \"instr\[1\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[1\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instr\[0\] " "Net \"instr\[0\]\" is missing source, defaulting to GND" {  } { { "lab05.v" "instr\[0\]" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616554551224 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1616554551224 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV_Default 24 " "Ignored 24 assignments for entity \"DE0_CV_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616554553835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616554553835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616554553835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616554553835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616554553835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616554553835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616554553835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616554553835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616554553835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616554553835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616554553835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616554553835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616554553835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616554553835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616554553835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616554553835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616554553835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616554553835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616554553835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616554553835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616554553835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616554553835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616554553835 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616554553835 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1616554553835 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_lab5 16 " "Ignored 16 assignments for entity \"pll_lab5\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_lab5 -sip pll_lab5.sip -library lib_pll_lab5 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_lab5 -sip pll_lab5.sip -library lib_pll_lab5 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616554553838 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 20.1 -entity pll_lab5 -sip pll_lab5.sip -library lib_pll_lab5 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity pll_lab5 -sip pll_lab5.sip -library lib_pll_lab5 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616554553838 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_lab5 -sip pll_lab5.sip -library lib_pll_lab5 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_lab5 -sip pll_lab5.sip -library lib_pll_lab5 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616554553838 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1616554553838 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_lab5_0002 317 " "Ignored 317 assignments for entity \"pll_lab5_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1616554553838 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/engn1640/projects/sultan_and_michael_lab5/proj1/output_files/lab05.map.smsg " "Generated suppressed messages file D:/engn1640/projects/sultan_and_michael_lab5/proj1/output_files/lab05.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616554554141 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616554555272 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616554555272 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "lab05.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616554556213 "|lab05|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1616554556213 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616554556217 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616554556217 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616554556217 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 101 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616554556381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 23 22:55:56 2021 " "Processing ended: Tue Mar 23 22:55:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616554556381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616554556381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616554556381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616554556381 ""}
