This is the thing that translates the raw TLP interface provided by Altera into a useable interface
supporting register read/write and a pair of circular buffers for data transfer between CPU and
FPGA.
