{"version":"1.1.0","info":[["/Users/nathan/cse141l_project/src/alu_tb.sv",[[[[[["alu_tb",[[0,0],[0,14]],[[0,7],[0,13]],[],["module"]],[60,9]],[[["alu_cmd",[[3,2],[3,19]],[[3,12],[3,19]],["alu_tb"],["variable","reg"]],["inA",[[4,2],[4,15]],[[4,12],[4,15]],["alu_tb"],["variable","reg"]],["inB",[[4,2],[4,20]],[[4,17],[4,20]],["alu_tb"],["variable","inA"]],["sc_i",[[5,2],[5,10]],[[5,6],[5,10]],["alu_tb"],["variable","reg"]],["rslt",[[8,2],[8,17]],[[8,13],[8,17]],["alu_tb"],["variable","wire"]],["sc_o",[[9,2],[9,11]],[[9,7],[9,11]],["alu_tb"],["variable","wire"]],["pari",[[10,2],[10,11]],[[10,7],[10,11]],["alu_tb"],["variable","wire"]],["zero",[[11,2],[11,11]],[[11,7],[11,11]],["alu_tb"],["variable","wire"]],["neq",[[12,2],[12,10]],[[12,7],[12,10]],["alu_tb"],["variable","wire"]],["alu_inst",[[15,2],[25,3]],[[15,6],[15,14]],["alu_tb"],["instance","alu"]]]]]]],null,0]],["/Users/nathan/cse141l_project/src/alu.sv",[[[[[["alu",[[2,0],[13,2]],[[2,7],[2,10]],[],["module"]],[33,10]],[[["alu_cmd",[[3,4],[3,30]],[[3,23],[3,30]],["alu"],["port","input"]],["inA",[[4,4],[4,26]],[[4,23],[4,26]],["alu"],["port","input"]],["inB",[[5,4],[5,7]],[[5,4],[5,7]],["alu"],["port","inA"]],["rslt",[[7,4],[7,27]],[[7,23],[7,27]],["alu"],["port","logic"]],["pari",[[8,4],[10,8]],[[10,4],[10,8]],["alu"],["port","logic"]],["eq",[[12,4],[12,6]],[[12,4],[12,6]],["alu"],["port","pari"]]]]]]],null,0]],["/Users/nathan/cse141l_project/src/Control.sv",[[[[[["Control",[[1,0],[14,2]],[[1,7],[1,14]],[],["module"]],[88,10]],[[["opwidth",[[2,4],[2,25]],[[2,14],[2,21]],["Control"],["parameter-port","parameter"]],["mcodebits",[[3,4],[3,17]],[[3,4],[3,13]],["Control"],["parameter-port","opwidth"]],["instr",[[5,4],[5,31]],[[5,26],[5,31]],["Control"],["port","input"]],["RegDst",[[6,4],[6,23]],[[6,17],[6,23]],["Control"],["port","logic"]],["Branch",[[7,4],[7,10]],[[7,4],[7,10]],["Control"],["port","RegDst"]],["MemtoReg",[[8,4],[8,12]],[[8,4],[8,12]],["Control"],["port","Branch"]],["MemWrite",[[9,4],[9,12]],[[9,4],[9,12]],["Control"],["port","MemtoReg"]],["ALUSrc",[[10,4],[10,10]],[[10,4],[10,10]],["Control"],["port","MemWrite"]],["RegWrite",[[11,4],[11,12]],[[11,4],[11,12]],["Control"],["port","ALUSrc"]],["MoveCtrl",[[12,4],[12,12]],[[12,4],[12,12]],["Control"],["port","RegWrite"]],["ALUOp",[[13,4],[13,36]],[[13,31],[13,36]],["Control"],["port","logic"]]]]]]],null,0]],["/Users/nathan/cse141l_project/src/dat_mem.sv",[[[[[["dat_mem",[[1,0],[7,2]],[[1,7],[1,14]],[],["module"]],[19,10]],[[["dat_in",[[2,4],[2,29]],[[2,23],[2,29]],["dat_mem"],["port","input"]],["clk",[[3,4],[3,26]],[[3,23],[3,26]],["dat_mem"],["port","input"]],["wr_en",[[4,4],[4,28]],[[4,23],[4,28]],["dat_mem"],["port","input"]],["addr",[[5,4],[5,27]],[[5,23],[5,27]],["dat_mem"],["port","input"]],["dat_out",[[6,4],[6,30]],[[6,23],[6,30]],["dat_mem"],["port","logic"]],["core",[[9,2],[9,23]],[[9,14],[9,18]],["dat_mem"],["variable","logic"]]]]]]],null,0]],["/Users/nathan/cse141l_project/src/instr_ROM.sv",[[[[[["instr_ROM",[[3,0],[8,2]],[[3,7],[3,16]],[],["module"]],[18,1]],[[["D",[[4,4],[4,20]],[[4,14],[4,15]],["instr_ROM"],["parameter-port","parameter"]],["prog_ctr",[[6,4],[6,33]],[[6,25],[6,33]],["instr_ROM"],["port","input"]],["mach_code",[[7,4],[7,34]],[[7,25],[7,34]],["instr_ROM"],["port","logic"]],["core",[[10,2],[10,24]],[[10,14],[10,18]],["instr_ROM"],["variable","logic"]]]]]]],null,0]],["/Users/nathan/cse141l_project/src/mux2.sv",[[[[[["mux2",[[0,0],[7,2]],[[0,7],[0,11]],[],["module"]],[11,9]],[[["width",[[1,4],[1,23]],[[1,14],[1,19]],["mux2"],["parameter-port","parameter"]],["a",[[3,4],[3,29]],[[3,28],[3,29]],["mux2"],["port","logic"]],["b",[[4,4],[4,29]],[[4,28],[4,29]],["mux2"],["port","logic"]],["sel",[[5,4],[5,19]],[[5,16],[5,19]],["mux2"],["port","logic"]],["y",[[6,4],[6,30]],[[6,29],[6,30]],["mux2"],["port","logic"]]]]]]],null,0]],["/Users/nathan/cse141l_project/src/PC_LUT.sv",[[[[[["PC_LUT",[[0,0],[5,2]],[[0,7],[0,13]],[],["module"]],[14,10]],[[["D",[[1,4],[1,20]],[[1,14],[1,15]],["PC_LUT"],["parameter-port","parameter"]],["addr",[[3,4],[3,29]],[[3,25],[3,29]],["PC_LUT"],["port","input"]],["target",[[4,4],[4,31]],[[4,25],[4,31]],["PC_LUT"],["port","logic"]]]]]]],null,0]],["/Users/nathan/cse141l_project/src/PC.sv",[[[[[["PC",[[3,0],[12,2]],[[3,7],[3,9]],[],["module"]],[20,10]],[[["D",[[4,4],[4,20]],[[4,14],[4,15]],["PC"],["parameter-port","parameter"]],["reset",[[6,4],[6,30]],[[6,25],[6,30]],["PC"],["port","input"]],["clk",[[7,4],[7,7]],[[7,4],[7,7]],["PC"],["port","reset"]],["reljump_en",[[8,4],[8,14]],[[8,4],[8,14]],["PC"],["port","clk"]],["absjump_en",[[9,4],[9,14]],[[9,4],[9,14]],["PC"],["port","reljump_en"]],["target",[[10,4],[10,31]],[[10,25],[10,31]],["PC"],["port","input"]],["prog_ctr",[[11,4],[11,33]],[[11,25],[11,33]],["PC"],["port","logic"]]]]]]],null,0]],["/Users/nathan/cse141l_project/src/prog1_tb.sv",[[[[[["prog1_tb",[[9,0],[9,19]],[[9,7],[9,15]],[],["module"]],[78,10]],[[["clk",[[11,2],[12,9]],[[12,6],[12,9]],["prog1_tb"],["variable","bit"]],["reset",[[11,2],[13,11]],[[13,6],[13,11]],["prog1_tb"],["variable","clk"]],["done",[[14,2],[14,19]],[[14,15],[14,19]],["prog1_tb"],["variable","wire"]],["start",[[15,2],[15,20]],[[15,15],[15,20]],["prog1_tb"],["variable","logic"]],["d1_in",[[19,2],[19,63]],[[19,15],[19,20]],["prog1_tb"],["variable","bit"]],["p0",[[20,2],[20,8]],[[20,6],[20,8]],["prog1_tb"],["variable","bit"]],["p8",[[20,2],[20,12]],[[20,10],[20,12]],["prog1_tb"],["variable","p0"]],["p4",[[20,2],[20,16]],[[20,14],[20,16]],["prog1_tb"],["variable","p8"]],["p2",[[20,2],[20,20]],[[20,18],[20,20]],["prog1_tb"],["variable","p4"]],["p1",[[20,2],[20,24]],[[20,22],[20,24]],["prog1_tb"],["variable","p2"]],["d1_out",[[21,2],[21,23]],[[21,13],[21,19]],["prog1_tb"],["variable","bit"]],["score1",[[22,2],[22,19]],[[22,13],[22,19]],["prog1_tb"],["variable","bit"]],["case1",[[22,2],[22,26]],[[22,21],[22,26]],["prog1_tb"],["variable","score1"]],["DUT",[[28,2],[32,3]],[[28,12],[28,15]],["prog1_tb"],["instance","top_level"]]]]]]],null,0]],["/Users/nathan/cse141l_project/src/prog2_tb.sv",[[[[[["prog2_tb",[[9,0],[9,18]],[[9,7],[9,15]],[],["module"]],[114,12]],[[["clk",[[11,0],[11,9]],[[11,6],[11,9]],["prog2_tb"],["variable","bit"]],["req",[[11,0],[12,6]],[[12,3],[12,6]],["prog2_tb"],["variable","clk"]],["done",[[13,0],[13,10]],[[13,6],[13,10]],["prog2_tb"],["variable","wire"]],["d1_in",[[16,0],[16,21]],[[16,12],[16,17]],["prog2_tb"],["variable","bit"]],["p0",[[17,0],[17,13]],[[17,11],[17,13]],["prog2_tb"],["variable","logic"]],["p8",[[17,0],[17,17]],[[17,15],[17,17]],["prog2_tb"],["variable","p0"]],["p4",[[17,0],[17,21]],[[17,19],[17,21]],["prog2_tb"],["variable","p8"]],["p2",[[17,0],[17,25]],[[17,23],[17,25]],["prog2_tb"],["variable","p4"]],["p1",[[17,0],[17,29]],[[17,27],[17,29]],["prog2_tb"],["variable","p2"]],["d1_out",[[18,0],[18,22]],[[18,12],[18,18]],["prog2_tb"],["variable","logic"]],["d2_in",[[21,0],[21,21]],[[21,12],[21,17]],["prog2_tb"],["variable","logic"]],["d2_good",[[22,0],[22,23]],[[22,12],[22,19]],["prog2_tb"],["variable","logic"]],["flip",[[23,0],[23,20]],[[23,12],[23,16]],["prog2_tb"],["variable","logic"]],["flip2",[[24,0],[24,21]],[[24,12],[24,17]],["prog2_tb"],["variable","logic"]],["d2_bad1",[[25,0],[25,23]],[[25,12],[25,19]],["prog2_tb"],["variable","logic"]],["d2_bad",[[26,0],[26,22]],[[26,12],[26,18]],["prog2_tb"],["variable","logic"]],["s16",[[27,0],[27,15]],[[27,12],[27,15]],["prog2_tb"],["variable","logic"]],["s8",[[27,0],[27,19]],[[27,17],[27,19]],["prog2_tb"],["variable","s16"]],["s4",[[27,0],[27,23]],[[27,21],[27,23]],["prog2_tb"],["variable","s8"]],["s2",[[27,0],[27,27]],[[27,25],[27,27]],["prog2_tb"],["variable","s4"]],["s1",[[27,0],[27,31]],[[27,29],[27,31]],["prog2_tb"],["variable","s2"]],["err",[[28,0],[28,15]],[[28,12],[28,15]],["prog2_tb"],["variable","logic"]],["d2_corr",[[29,0],[29,23]],[[29,12],[29,19]],["prog2_tb"],["variable","logic"]],["score2",[[30,0],[30,18]],[[30,12],[30,18]],["prog2_tb"],["variable","bit"]],["case2",[[30,0],[30,25]],[[30,20],[30,25]],["prog2_tb"],["variable","score2"]],["DUT",[[34,0],[34,34]],[[34,10],[34,13]],["prog2_tb"],["instance","top_level"]]]]]]],null,0]],["/Users/nathan/cse141l_project/src/prog3_tb.sv",[[[[[["prog3_tb",[[2,0],[2,18]],[[2,7],[2,15]],[],["module"]],[67,12]],[[["clk",[[4,0],[4,9]],[[4,6],[4,9]],["prog3_tb"],["variable","bit"]],["req",[[4,0],[5,6]],[[5,3],[5,6]],["prog3_tb"],["variable","clk"]],["done",[[6,0],[6,10]],[[6,6],[6,10]],["prog3_tb"],["variable","wire"]],["cto",[[9,0],[9,16]],[[9,13],[9,16]],["prog3_tb"],["variable","logic"]],["cts",[[9,0],[10,16]],[[10,13],[10,16]],["prog3_tb"],["variable","cto"]],["ctb",[[9,0],[11,10]],[[11,7],[11,10]],["prog3_tb"],["variable","cts"]],["ctp",[[12,0],[12,16]],[[12,13],[12,16]],["prog3_tb"],["variable","logic"]],["pat",[[13,0],[13,16]],[[13,13],[13,16]],["prog3_tb"],["variable","logic"]],["str2",[[14,0],[14,17]],[[14,13],[14,17]],["prog3_tb"],["variable","logic"]],["mat_str",[[15,0],[15,24]],[[15,13],[15,20]],["prog3_tb"],["variable","logic"]],["DUT",[[19,0],[19,42]],[[19,10],[19,13]],["prog3_tb"],["instance","top_level"]]]]]]],null,0]],["/Users/nathan/cse141l_project/src/reg_file.sv",[[[[[["reg_file",[[2,0],[15,2]],[[2,7],[2,15]],[],["module"]],[39,10]],[[["pw",[[3,4],[3,20]],[[3,14],[3,16]],["reg_file"],["parameter-port","parameter"]],["dat_in",[[5,4],[5,32]],[[5,26],[5,32]],["reg_file"],["port","input"]],["clk",[[6,4],[6,29]],[[6,26],[6,29]],["reg_file"],["port","input"]],["wr_en",[[7,4],[7,31]],[[7,26],[7,31]],["reg_file"],["port","input"]],["wr_addr",[[8,4],[8,33]],[[8,26],[8,33]],["reg_file"],["port","input"]],["rd_addrA",[[9,4],[9,12]],[[9,4],[9,12]],["reg_file"],["port","wr_addr"]],["rd_addrB",[[10,4],[10,12]],[[10,4],[10,12]],["reg_file"],["port","rd_addrA"]],["par",[[11,4],[11,29]],[[11,26],[11,29]],["reg_file"],["port","input"]],["datA_out",[[12,4],[12,34]],[[12,26],[12,34]],["reg_file"],["port","logic"]],["datB_out",[[13,4],[13,12]],[[13,4],[13,12]],["reg_file"],["port","datA_out"]],["out_reg",[[14,4],[14,11]],[[14,4],[14,11]],["reg_file"],["port","datB_out"]],["core",[[17,2],[17,25]],[[17,14],[17,18]],["reg_file"],["variable","logic"]]]]]]],null,0]],["/Users/nathan/cse141l_project/src/top_level_tb.sv",[[[[[["top_level_tb",[[0,0],[0,20]],[[0,7],[0,19]],[],["module"]],[39,9]],[[["clk",[[3,2],[3,15]],[[3,8],[3,11]],["top_level_tb"],["variable","reg"]],["reset",[[4,2],[4,17]],[[4,8],[4,13]],["top_level_tb"],["variable","reg"]],["req",[[5,2],[5,15]],[[5,8],[5,11]],["top_level_tb"],["variable","reg"]],["done",[[6,2],[6,12]],[[6,8],[6,12]],["top_level_tb"],["variable","logic"]],["dut",[[9,2],[14,3]],[[9,12],[9,15]],["top_level_tb"],["instance","top_level"]]]]]]],null,0]],["/Users/nathan/cse141l_project/src/top_level.sv",[[[[[["top_level",[[1,0],[6,2]],[[1,7],[1,16]],[],["module"]],[131,10]],[[["clk",[[2,4],[2,20]],[[2,17],[2,20]],["top_level"],["port","input"]],["reset",[[3,4],[3,9]],[[3,4],[3,9]],["top_level"],["port","clk"]],["req",[[4,4],[4,7]],[[4,4],[4,7]],["top_level"],["port","reset"]],["done",[[5,4],[5,21]],[[5,17],[5,21]],["top_level"],["port","logic"]],["D",[[7,2],[7,19]],[[7,12],[7,13]],["top_level"],["parameter"]],["target",[[8,2],[8,21]],[[8,15],[8,21]],["top_level"],["variable","wire"]],["prog_ctr",[[8,2],[9,10]],[[9,2],[9,10]],["top_level"],["variable","target"]],["RegDst",[[11,2],[11,13]],[[11,7],[11,13]],["top_level"],["variable","wire"]],["MemtoReg",[[11,2],[11,23]],[[11,15],[11,23]],["top_level"],["variable","RegDst"]],["MemWrite",[[11,2],[11,33]],[[11,25],[11,33]],["top_level"],["variable","MemtoReg"]],["ALUSrc",[[11,2],[11,41]],[[11,35],[11,41]],["top_level"],["variable","MemWrite"]],["RegWrite",[[11,2],[11,51]],[[11,43],[11,51]],["top_level"],["variable","ALUSrc"]],["MoveCtrl",[[11,2],[11,61]],[[11,53],[11,61]],["top_level"],["variable","RegWrite"]],["ALUOp",[[12,2],[12,18]],[[12,13],[12,18]],["top_level"],["variable","wire"]],["instr",[[13,2],[13,18]],[[13,13],[13,18]],["top_level"],["variable","wire"]],["datA",[[14,2],[14,17]],[[14,13],[14,17]],["top_level"],["variable","wire"]],["datB",[[14,2],[14,23]],[[14,19],[14,23]],["top_level"],["variable","datA"]],["out",[[14,2],[14,28]],[[14,25],[14,28]],["top_level"],["variable","datB"]],["muxB",[[14,2],[15,6]],[[15,2],[15,6]],["top_level"],["variable","out"]],["rslt",[[14,2],[15,12]],[[15,8],[15,12]],["top_level"],["variable","muxB"]],["immed",[[14,2],[16,7]],[[16,2],[16,7]],["top_level"],["variable","rslt"]],["mem_out_data",[[14,2],[17,14]],[[17,2],[17,14]],["top_level"],["variable","immed"]],["regfile_dat",[[14,2],[18,13]],[[18,2],[18,13]],["top_level"],["variable","mem_out_data"]],["sc_o",[[19,2],[20,10]],[[20,6],[20,10]],["top_level"],["variable","logic"]],["sc_in",[[19,2],[21,11]],[[21,6],[21,11]],["top_level"],["variable","sc_o"]],["pariQ",[[19,2],[22,11]],[[22,6],[22,11]],["top_level"],["variable","sc_in"]],["zeroQ",[[19,2],[23,11]],[[23,6],[23,11]],["top_level"],["variable","pariQ"]],["relj",[[24,2],[24,11]],[[24,7],[24,11]],["top_level"],["variable","wire"]],["absj",[[25,2],[25,15]],[[25,7],[25,11]],["top_level"],["variable","wire"]],["pari",[[26,2],[26,11]],[[26,7],[26,11]],["top_level"],["variable","wire"]],["zero",[[26,2],[26,17]],[[26,13],[26,17]],["top_level"],["variable","pari"]],["eq",[[26,2],[26,21]],[[26,19],[26,21]],["top_level"],["variable","zero"]],["sc_clr",[[26,2],[26,29]],[[26,23],[26,29]],["top_level"],["variable","eq"]],["sc_en",[[26,2],[26,36]],[[26,31],[26,36]],["top_level"],["variable","sc_clr"]],["reljump_en",[[27,2],[27,17]],[[27,7],[27,17]],["top_level"],["variable","wire"]],["mach_code",[[28,2],[28,22]],[[28,13],[28,22]],["top_level"],["variable","wire"]],["rd_addrA",[[29,2],[29,21]],[[29,13],[29,21]],["top_level"],["variable","wire"]],["rd_addrB",[[29,2],[29,31]],[[29,23],[29,31]],["top_level"],["variable","rd_addrA"]],["pc1",[[45,2],[55,3]],[[48,6],[48,9]],["top_level"],["instance","PC"]],["pl1",[[58,2],[63,3]],[[60,4],[60,7]],["top_level"],["instance","PC_LUT"]],["ir1",[[66,2],[69,3]],[[66,12],[66,15]],["top_level"],["instance","instr_ROM"]],["ctl1",[[72,2],[82,3]],[[72,10],[72,14]],["top_level"],["instance","Control"]],["rf1",[[86,2],[99,3]],[[88,4],[88,7]],["top_level"],["instance","reg_file"]],["alu1",[[102,2],[111,3]],[[102,6],[102,10]],["top_level"],["instance","alu"]],["dm1",[[113,2],[119,3]],[[113,10],[113,13]],["top_level"],["instance","dat_mem"]]]]]]],null,0]]]}