<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>XDPP1100 Firmware: _COMMON_s Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="stylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo_infineon.jpg"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">XDPP1100 Firmware
   </div>
   <div id="projectbrief">The firmware documentation for the XDPP1100 device family.</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct___c_o_m_m_o_n__s.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">_COMMON_s Struct Reference<div class="ingroups"><a class="el" href="group___infineon.html">Infineon</a> &raquo; <a class="el" href="group___s_h_a_s_t_a.html">SHASTA</a> &raquo; <a class="el" href="group__common.html">Common</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;shasta_hal_common.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a009b0791a26a38c6917565d785cd8651"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#a009b0791a26a38c6917565d785cd8651">BALANCE_CFG</a></td></tr>
<tr class="separator:a009b0791a26a38c6917565d785cd8651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f2d756f97038e93dba340c339c0c514"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#a0f2d756f97038e93dba340c339c0c514">MP_FUNC1</a></td></tr>
<tr class="separator:a0f2d756f97038e93dba340c339c0c514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6d06293c2992843c8e8ef8a849be445"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#ae6d06293c2992843c8e8ef8a849be445">MP_FUNC2</a></td></tr>
<tr class="separator:ae6d06293c2992843c8e8ef8a849be445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbe51c5004003a785c29cd276a35b9ff"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#adbe51c5004003a785c29cd276a35b9ff">MP_FUNC3</a></td></tr>
<tr class="separator:adbe51c5004003a785c29cd276a35b9ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac25178a62d02d273b93e06ee02cb5d27"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#ac25178a62d02d273b93e06ee02cb5d27">MP_FUNC4</a></td></tr>
<tr class="separator:ac25178a62d02d273b93e06ee02cb5d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a241f119e2cef3a49f050f0c6c4ed4d52"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#a241f119e2cef3a49f050f0c6c4ed4d52">MP_FUNC5</a></td></tr>
<tr class="separator:a241f119e2cef3a49f050f0c6c4ed4d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a973fcd84d94a2aa0c956d61e87ffeafc"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#a973fcd84d94a2aa0c956d61e87ffeafc">VRS_CFG</a></td></tr>
<tr class="separator:a973fcd84d94a2aa0c956d61e87ffeafc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c82a267abd3dcdf2375a0d8a6d82c4"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#a43c82a267abd3dcdf2375a0d8a6d82c4">VRS_VOLTAGE_INIT</a></td></tr>
<tr class="separator:a43c82a267abd3dcdf2375a0d8a6d82c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f3e5cb2063414576a81601c27e285f0"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#a5f3e5cb2063414576a81601c27e285f0">ISHARE</a></td></tr>
<tr class="separator:a5f3e5cb2063414576a81601c27e285f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7772a63f63b4b13c2afd66fe863c96a"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#ad7772a63f63b4b13c2afd66fe863c96a">ISHARE1</a></td></tr>
<tr class="separator:ad7772a63f63b4b13c2afd66fe863c96a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa13b84be2cafe9e6b722ddb8a1220b74"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#aa13b84be2cafe9e6b722ddb8a1220b74">GPIO_DBEN</a></td></tr>
<tr class="separator:aa13b84be2cafe9e6b722ddb8a1220b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a610543252acef741c3eba9065c2ac483"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#a610543252acef741c3eba9065c2ac483">CGATE</a></td></tr>
<tr class="separator:a610543252acef741c3eba9065c2ac483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0518c80c844018ea403de1f8178d70fb"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#a0518c80c844018ea403de1f8178d70fb">FBAL_THRESH</a></td></tr>
<tr class="separator:a0518c80c844018ea403de1f8178d70fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4501800b19f80380993611715aa43351"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#a4501800b19f80380993611715aa43351">VSP1_VRS_VRECTE</a></td></tr>
<tr class="separator:a4501800b19f80380993611715aa43351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fe96682a8603ab0563722df223f53eb"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#a5fe96682a8603ab0563722df223f53eb">VSP1_VRS_VRECTO</a></td></tr>
<tr class="separator:a5fe96682a8603ab0563722df223f53eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa88e094a45cdff628249bb8f1f3701f8"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#aa88e094a45cdff628249bb8f1f3701f8">VSP1_VRS_VRECT_AVG</a></td></tr>
<tr class="separator:aa88e094a45cdff628249bb8f1f3701f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af65da333704a2591b0987631ddc0eafb"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#af65da333704a2591b0987631ddc0eafb">VSP2_VRS_VRECTE</a></td></tr>
<tr class="separator:af65da333704a2591b0987631ddc0eafb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac611a8e49029b217c7ed3170c551b2dd"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#ac611a8e49029b217c7ed3170c551b2dd">VSP2_VRS_VRECTO</a></td></tr>
<tr class="separator:ac611a8e49029b217c7ed3170c551b2dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2afedcffa46273051079298e5fbfeb8"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#ab2afedcffa46273051079298e5fbfeb8">VSP2_VRS_VRECT_AVG</a></td></tr>
<tr class="separator:ab2afedcffa46273051079298e5fbfeb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac27c81a9fdebbc2ee906d5fdedb8fa35"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#ac27c81a9fdebbc2ee906d5fdedb8fa35">EN_REG1</a></td></tr>
<tr class="separator:ac27c81a9fdebbc2ee906d5fdedb8fa35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dd0fe863e5d279c87f04c84d3617110"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#a4dd0fe863e5d279c87f04c84d3617110">EN_REG2</a></td></tr>
<tr class="separator:a4dd0fe863e5d279c87f04c84d3617110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac903a777b561badcc4a8507fa23bf9c5"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#ac903a777b561badcc4a8507fa23bf9c5">EN_REG3</a></td></tr>
<tr class="separator:ac903a777b561badcc4a8507fa23bf9c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae66298ec27a5b968d4beb8036a1ca823"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#ae66298ec27a5b968d4beb8036a1ca823">FPGA_STATUS</a></td></tr>
<tr class="separator:ae66298ec27a5b968d4beb8036a1ca823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a361dafa872d3688c5faa4e4cc4559bc9"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#a361dafa872d3688c5faa4e4cc4559bc9">FPGA_CONFIG</a></td></tr>
<tr class="separator:a361dafa872d3688c5faa4e4cc4559bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b23a1ded64ff7c02796016b35a0b447"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#a4b23a1ded64ff7c02796016b35a0b447">VSP1_SR_CNT</a></td></tr>
<tr class="separator:a4b23a1ded64ff7c02796016b35a0b447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d3c67c37b03ce0a35d73d40c4ba5e6"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#a22d3c67c37b03ce0a35d73d40c4ba5e6">VSP1_VRS_CNT</a></td></tr>
<tr class="separator:a22d3c67c37b03ce0a35d73d40c4ba5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd741a6c0497d0fd54a52e4dd0209aad"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#abd741a6c0497d0fd54a52e4dd0209aad">VSP2_SR_CNT</a></td></tr>
<tr class="separator:abd741a6c0497d0fd54a52e4dd0209aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81f04850cdcc51fac6cc5f349d8771d6"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#a81f04850cdcc51fac6cc5f349d8771d6">VSP2_VRS_CNT</a></td></tr>
<tr class="separator:a81f04850cdcc51fac6cc5f349d8771d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfc6ba778a0d017b99f79959ddbc0a28"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#adfc6ba778a0d017b99f79959ddbc0a28">FSW_IRQ0</a></td></tr>
<tr class="separator:adfc6ba778a0d017b99f79959ddbc0a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff4da3aa5d2eeb1920d052232444de5b"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#aff4da3aa5d2eeb1920d052232444de5b">FSW_IRQ1</a></td></tr>
<tr class="separator:aff4da3aa5d2eeb1920d052232444de5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64fcfe13299dec206903ebc6772ee411"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#a64fcfe13299dec206903ebc6772ee411">IBAL_FW</a></td></tr>
<tr class="separator:a64fcfe13299dec206903ebc6772ee411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b041e6d919647120768e6d270319e97"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#a1b041e6d919647120768e6d270319e97">FBAL1_FW</a></td></tr>
<tr class="separator:a1b041e6d919647120768e6d270319e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a596335d606e50492225578b4dcafc40f"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#a596335d606e50492225578b4dcafc40f">FBAL2_FW</a></td></tr>
<tr class="separator:a596335d606e50492225578b4dcafc40f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76bb248a18e5917fc6f4399ad9b012cd"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#a76bb248a18e5917fc6f4399ad9b012cd">ISHARE_FW</a></td></tr>
<tr class="separator:a76bb248a18e5917fc6f4399ad9b012cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac04ff7037d21fed87f5592d1ee65ee8f"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#ac04ff7037d21fed87f5592d1ee65ee8f">IDAC_FW</a></td></tr>
<tr class="separator:ac04ff7037d21fed87f5592d1ee65ee8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d8ac1bd3457e9a7262273904092f130"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#a8d8ac1bd3457e9a7262273904092f130">XADDR1</a></td></tr>
<tr class="separator:a8d8ac1bd3457e9a7262273904092f130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53ca34dac88f8f55b5bc0a2282edcc09"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#a53ca34dac88f8f55b5bc0a2282edcc09">IO_IN</a></td></tr>
<tr class="separator:a53ca34dac88f8f55b5bc0a2282edcc09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66628228b102f222c0cbfa81e2c61b8c"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#a66628228b102f222c0cbfa81e2c61b8c">CE0_IOFFSET</a></td></tr>
<tr class="separator:a66628228b102f222c0cbfa81e2c61b8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a349d5edc69ebc14e3d3ef882950c8294"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#a349d5edc69ebc14e3d3ef882950c8294">CE1_IOFFSET</a></td></tr>
<tr class="separator:a349d5edc69ebc14e3d3ef882950c8294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3b734ee29041a53637b1ea11995d73c"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#af3b734ee29041a53637b1ea11995d73c">CE2_IOFFSET</a></td></tr>
<tr class="separator:af3b734ee29041a53637b1ea11995d73c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6625b75117fa268bac8b578fb89f58d"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#ab6625b75117fa268bac8b578fb89f58d">ISHARE_DZ</a></td></tr>
<tr class="separator:ab6625b75117fa268bac8b578fb89f58d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99f168a22083090558121486278c4d63"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#a99f168a22083090558121486278c4d63">LO_SLEEP</a></td></tr>
<tr class="separator:a99f168a22083090558121486278c4d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a5962566f690f97eb055fda958eac10"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#a8a5962566f690f97eb055fda958eac10">DIG_SYNC</a></td></tr>
<tr class="separator:a8a5962566f690f97eb055fda958eac10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9e71487947bb7bfe3cada4a38176125"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#ab9e71487947bb7bfe3cada4a38176125">VDAC_CFG</a></td></tr>
<tr class="separator:ab9e71487947bb7bfe3cada4a38176125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d6f817d45b8d481e56ccd28746876b6"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#a3d6f817d45b8d481e56ccd28746876b6">VDAC_EN</a></td></tr>
<tr class="separator:a3d6f817d45b8d481e56ccd28746876b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad91cd481e158852ff3ad88f50f78a95e"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#ad91cd481e158852ff3ad88f50f78a95e">VDAC_MASK</a></td></tr>
<tr class="separator:ad91cd481e158852ff3ad88f50f78a95e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d25c632ebb85f0dbd31eceaa28f3142"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#a2d25c632ebb85f0dbd31eceaa28f3142">VDAC_DIG</a></td></tr>
<tr class="separator:a2d25c632ebb85f0dbd31eceaa28f3142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dc0c6f1935b02774a14c81aa67a43fe"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#a1dc0c6f1935b02774a14c81aa67a43fe">FW_RESET</a></td></tr>
<tr class="separator:a1dc0c6f1935b02774a14c81aa67a43fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1b7c58963765c3a3bedb575ba7e5482"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#ab1b7c58963765c3a3bedb575ba7e5482">FSW_IRQ_CLR</a></td></tr>
<tr class="separator:ab1b7c58963765c3a3bedb575ba7e5482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8d660a0e191e35a0a28d8d9f2fc7242"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___c_o_m_m_o_n__s.html#aa8d660a0e191e35a0a28d8d9f2fc7242">FSW_STAT</a></td></tr>
<tr class="separator:aa8d660a0e191e35a0a28d8d9f2fc7242"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>register file of the common block. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a009b0791a26a38c6917565d785cd8651"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t BALANCE_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x00000000) Current balance PI filter proportional coefficient index. Set to 0 to disable the proportional component of the filter. Note that index settings greater t...(more) </p>

</div>
</div>
<a class="anchor" id="a66628228b102f222c0cbfa81e2c61b8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t CE0_IOFFSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x00000094) CE0 / IS1 (ISEN) calibrated offset status register. LSB = 0.0625 Codes, Range = -256 to +255.9375 Codes </p>

</div>
</div>
<a class="anchor" id="a349d5edc69ebc14e3d3ef882950c8294"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t CE1_IOFFSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x00000098) CE1 / IS2 calibrated offset status register. LSB = 0.0625 Codes, Range = -256 to +255.9375 Codes </p>

</div>
</div>
<a class="anchor" id="af3b734ee29041a53637b1ea11995d73c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t CE2_IOFFSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x0000009C) CE2 / IS3 (BISEN) calibrated offset status register. LSB = 0.0625 Codes, Range = -256 to +255.9375 Codes </p>

</div>
</div>
<a class="anchor" id="a610543252acef741c3eba9065c2ac483"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t CGATE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x0000002C) HW block clock gating bypassed when bit is high. In general, since the HW block enables are FW controlled, these bits should all be set to 0. &lt;start table&gt;=""&gt;...(more) </p>

</div>
</div>
<a class="anchor" id="a8a5962566f690f97eb055fda958eac10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t DIG_SYNC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x000000A8) Current SYNC flywheel period, will match incoming period when lock achieved. LSB = 5ns, Range = 0 to 10.235us </p>

</div>
</div>
<a class="anchor" id="ac27c81a9fdebbc2ee906d5fdedb8fa35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t EN_REG1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x0000004C) FW driven HW block enable for Loop 0 VCONTROL function &lt;start table&gt;=""&gt; 0 "disabled" 1 "enabled" &lt;end table&gt;=""&gt; </p>

</div>
</div>
<a class="anchor" id="a4dd0fe863e5d279c87f04c84d3617110"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t EN_REG2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x00000050) FW driven HW block enable for Loop 1 VCONTROL function &lt;start table&gt;=""&gt; 0 "disabled" 1 "enabled" &lt;end table&gt;=""&gt; </p>

</div>
</div>
<a class="anchor" id="ac903a777b561badcc4a8507fa23bf9c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t EN_REG3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x00000054) FW driven HW block enable for TS ADC &lt;start table&gt;=""&gt; 0 "disabled" 1 "enabled" &lt;end table&gt;=""&gt; </p>

</div>
</div>
<a class="anchor" id="a1b041e6d919647120768e6d270319e97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t FBAL1_FW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x0000007C) When fbal1_fw_en is high, this register overrides the Loop 0, Phase 1 HW flux / voltage balance duty cycle adjust output with a FW controlled setting. LSB =...(more) </p>

</div>
</div>
<a class="anchor" id="a596335d606e50492225578b4dcafc40f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t FBAL2_FW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x00000080) When fbal2_fw_en is high, this register overrides the Loop 0, Phase 2 or Loop 1 HW flux / voltage balance duty cycle adjust output with a FW controlled sett...(more) </p>

</div>
</div>
<a class="anchor" id="a0518c80c844018ea403de1f8178d70fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t FBAL_THRESH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x00000030) Flux balance error fault threshold. LSB = 2 V-us, Range = 0 to 510 V-us </p>

</div>
</div>
<a class="anchor" id="a361dafa872d3688c5faa4e4cc4559bc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t FPGA_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x0000005C) FPGA Configuration Register: &lt;start table_with_header&gt;=""&gt; Bits Function [2:0] "ISEN Mapping (e.g., [2:0]=0, ISEN mapped to ISEN1)" [5:3] "BISEN Mapping (e.g., ...(more) </p>

</div>
</div>
<a class="anchor" id="ae66298ec27a5b968d4beb8036a1ca823"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t FPGA_STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x00000058) FPGA Status register. See bitfile release notes for description. </p>

</div>
</div>
<a class="anchor" id="adfc6ba778a0d017b99f79959ddbc0a28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t FSW_IRQ0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x00000070) Defines the Fswitch based interrupt rate in number of switching periods, tswitch0. Bit [3] controls when the IRQ's occur. If 0, IRQ's only occur in active...(more) </p>

</div>
</div>
<a class="anchor" id="aff4da3aa5d2eeb1920d052232444de5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t FSW_IRQ1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x00000074) Defines the Fswitch based interrupt rate in number of switching periods, tswitch1. Bit [3] controls when the IRQ's occur. If 0, IRQ's only occur in active...(more) </p>

</div>
</div>
<a class="anchor" id="ab1b7c58963765c3a3bedb575ba7e5482"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t FSW_IRQ_CLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x000000C0) FSW0_IRQ CLEAR &lt;start table&gt;=""&gt; 0 "fsw0_irq0 clear" 1 "fsw0_irq1 clear" 2 "fsw0_irq2 clear" 3 "fsw0_irq3 clear" 4 "fsw0_irq4 clear" 5 "fsw0_irq5 clear" 6 "fsw0...(more) </p>

</div>
</div>
<a class="anchor" id="aa8d660a0e191e35a0a28d8d9f2fc7242"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t FSW_STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x000000C4) FSW0_IRQ STATUS &lt;start table&gt;=""&gt; 0 "fsw0_irq0 status" 1 "fsw0_irq1 status" 2 "fsw0_irq2  status" 3 "fsw0_irq3  status" 4 "fsw0_irq4  status" 5 "fsw0_irq5 stat...(more) </p>

</div>
</div>
<a class="anchor" id="a1dc0c6f1935b02774a14c81aa67a43fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t FW_RESET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x000000BC) Controller reset. Setting this register high initiates the equivalent of a power on reset to all controller functions except the CPU debugger access port w...(more) </p>

</div>
</div>
<a class="anchor" id="aa13b84be2cafe9e6b722ddb8a1220b74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t GPIO_DBEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x00000028) Spare configuration register space </p>

</div>
</div>
<a class="anchor" id="a64fcfe13299dec206903ebc6772ee411"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t IBAL_FW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x00000078) When ibal_fw_en is high, this register overrides the HW current balance duty cycle adjust output with a FW controlled setting. LSB = 0.195 %, Range = 0.0 to...(more) </p>

</div>
</div>
<a class="anchor" id="ac04ff7037d21fed87f5592d1ee65ee8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t IDAC_FW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x00000088) When idac_fw_en is high, this register overrides the HW current DAC output with a FW controlled setting. LSB = 0.625uA, Range = 0.0 to 639.375uA </p>

</div>
</div>
<a class="anchor" id="a53ca34dac88f8f55b5bc0a2282edcc09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t IO_IN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x00000090) IO inputs for test. Only active when force_all_in=1. &lt;start table_with_header&gt;=""&gt; Bit Pin Bit Pin Bit Pin Bit Pin 0 EN 1 PWRGD 2 BEN 3 BPRWGD 4 SCL 5 SDA 6 SM...(more) </p>

</div>
</div>
<a class="anchor" id="a5f3e5cb2063414576a81601c27e285f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t ISHARE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x00000020) Used for current sharing, this register defines a pre-scale gain applied to the internal current telemetry before sending to the current output DAC on the I...(more) </p>

</div>
</div>
<a class="anchor" id="ad7772a63f63b4b13c2afd66fe863c96a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t ISHARE1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x00000024) Negative clamp applied to active current sharing voltage adjustment. This value reflects the voltage at the VSEN input. To convert to Vout divide by VOUT_...(more) </p>

</div>
</div>
<a class="anchor" id="ab6625b75117fa268bac8b578fb89f58d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t ISHARE_DZ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x000000A0) Ishare dead zone below which current sharing is not attempted. To convert to Amps divide by ishr_scale. LSB = 1 Code, Range = 0 to 255 Codes </p>

</div>
</div>
<a class="anchor" id="a76bb248a18e5917fc6f4399ad9b012cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t ISHARE_FW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x00000084) When ishr_fw_en is high, this register overrides the HW current share voltage adjust output with a FW controlled setting. LSB = 156.25uV, Range = -320 to +3...(more) </p>

</div>
</div>
<a class="anchor" id="a99f168a22083090558121486278c4d63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t LO_SLEEP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x000000A4) Function not in use. </p>

</div>
</div>
<a class="anchor" id="a0f2d756f97038e93dba340c339c0c514"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t MP_FUNC1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x00000004) Pin BEN function definition &lt;start table_with_header&gt;=""&gt; [2:0] "Direction" "Function" "[2:0]" "Direction" "Function" 0 "IO" "BEN (GPIO1[0])" "4" "I" "UARTRXD" ...(more) </p>

</div>
</div>
<a class="anchor" id="ae6d06293c2992843c8e8ef8a849be445"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t MP_FUNC2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x00000008) Pin IMON function definition &lt;start table_with_header&gt;=""&gt; [2:0] "Direction" "Function" "[2:0]" "Direction" "Function" 0 "Analog" "IMON" "4" "I" "FAN1_TACH" 1 "...(more) </p>

</div>
</div>
<a class="anchor" id="adbe51c5004003a785c29cd276a35b9ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t MP_FUNC3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x0000000C) Pin PWM1 function definition &lt;start table_with_header&gt;=""&gt; [2:0] "Direction" "Function" "[2:0]" "Direction" "Function" 0 "O" "PWM1" "4" "na" "na" 1 "IO" "GPIO0[...(more) </p>

</div>
</div>
<a class="anchor" id="ac25178a62d02d273b93e06ee02cb5d27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t MP_FUNC4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x00000010) Pin PWM6 function definition &lt;start table_with_header&gt;=""&gt; [2:0] "Direction" "Function" "[2:0]" "Direction" "Function" 0 "O" "PWM6" "4" "O" "UARTTXD" 1 "IO" "GP...(more) </p>

</div>
</div>
<a class="anchor" id="a241f119e2cef3a49f050f0c6c4ed4d52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t MP_FUNC5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x00000014) Pin PWM11 function definition &lt;start table_with_header&gt;=""&gt; [2:0] "Direction" "Function" "[2:0]" "Direction" "Function" 0 "O" "PWM11" "4" "O" "FAN1_PWM" 1 "IO" ...(more) </p>

</div>
</div>
<a class="anchor" id="ab9e71487947bb7bfe3cada4a38176125"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t VDAC_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x000000AC) Offset added to Voltage DAC 16-bit input word. </p>

</div>
</div>
<a class="anchor" id="a2d25c632ebb85f0dbd31eceaa28f3142"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t VDAC_DIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x000000B8) Voltage DAC output word. </p>

</div>
</div>
<a class="anchor" id="a3d6f817d45b8d481e56ccd28746876b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t VDAC_EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x000000B0) Voltage DAC analog block enable &lt;start table&gt;=""&gt; 0 "disabled" 1 "enabled" &lt;end table&gt;=""&gt; </p>

</div>
</div>
<a class="anchor" id="ad91cd481e158852ff3ad88f50f78a95e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t VDAC_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x000000B4) Active high mask applied to the Voltage DAC 16-bit input word to zero out selected bits. Applied as, &lt;start table&gt;=""&gt; "vdac_in_masked[15:0] = vdac_in[15:0] &amp; ...(more) </p>

</div>
</div>
<a class="anchor" id="a973fcd84d94a2aa0c956d61e87ffeafc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t VRS_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x00000018) Vrect comparator watchdog timeout threshold. The watchdog timer measures from the rising edge of the PWM's indicated in ceX_on_mask0 and ceX_on_mask1 (wher...(more) </p>

</div>
</div>
<a class="anchor" id="a43c82a267abd3dcdf2375a0d8a6d82c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t VRS_VOLTAGE_INIT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x0000001C) Initial voltage for VRSEN and BVRSEN tracking integrators when operating in VRS mode as observed at the VRSEN/BVRSEN inputs (i.e., after the sense resistor ...(more) </p>

</div>
</div>
<a class="anchor" id="a4b23a1ded64ff7c02796016b35a0b447"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t VSP1_SR_CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x00000060) Block averaged VRSEN SR FET falling edge to VRS Comp rising edge measurement result. LSB = 5ns, Range = 0 to 1275ns </p>

</div>
</div>
<a class="anchor" id="a22d3c67c37b03ce0a35d73d40c4ba5e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t VSP1_VRS_CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x00000064) Non-averaged VRSEN VRS Comp pulse width measurement result for ACF topology or the even half cycle of bridge topologies. LSB = 5ns, Range = 0 to 1025ns </p>

</div>
</div>
<a class="anchor" id="aa88e094a45cdff628249bb8f1f3701f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t VSP1_VRS_VRECT_AVG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x0000003C) Average of measured VRSEN even and odd half cycle rectification voltages. LSB = 1.25mV, Range = 0.0 to 2.1V </p>

</div>
</div>
<a class="anchor" id="a4501800b19f80380993611715aa43351"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t VSP1_VRS_VRECTE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x00000034) Measured VRSEN rectification voltage on the even half cycle. LSB = 1.25mV, Range = 0.0 to 2.1V </p>

</div>
</div>
<a class="anchor" id="a5fe96682a8603ab0563722df223f53eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t VSP1_VRS_VRECTO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x00000038) Measured VRSEN rectification voltage on the odd half cycle. LSB = 1.25mV, Range = 0.0 to 2.1V </p>

</div>
</div>
<a class="anchor" id="abd741a6c0497d0fd54a52e4dd0209aad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t VSP2_SR_CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x00000068) Block averaged BVRSEN SR FET falling edge to VRS Comp rising edge measurement result. LSB = 5ns, Range = 0 to 1275ns </p>

</div>
</div>
<a class="anchor" id="a81f04850cdcc51fac6cc5f349d8771d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t VSP2_VRS_CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x0000006C) Non-averaged BVRSEN VRS Comp pulse width measurement result for ACF topology or the even half cycle of bridge topologies. LSB = 5ns, Range = 0 to 1025ns </p>

</div>
</div>
<a class="anchor" id="ab2afedcffa46273051079298e5fbfeb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t VSP2_VRS_VRECT_AVG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x00000048) Average of measured BVRSEN even and odd half cycle rectification voltages. LSB = 1.25mV, Range = 0.0 to 2.1V </p>

</div>
</div>
<a class="anchor" id="af65da333704a2591b0987631ddc0eafb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t VSP2_VRS_VRECTE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x00000040) Measured BVRSEN rectification voltage on the even half cycle. LSB = 1.25mV, Range = 0.0 to 2.1V </p>

</div>
</div>
<a class="anchor" id="ac611a8e49029b217c7ed3170c551b2dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t VSP2_VRS_VRECTO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x00000044) Measured BVRSEN rectification voltage on the odd half cycle. LSB = 1.25mV, Range = 0.0 to 2.1V </p>

</div>
</div>
<a class="anchor" id="a8d8ac1bd3457e9a7262273904092f130"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t XADDR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@0x0000008C) XADDR1 weak pulldown control &lt;start table&gt;=""&gt; 0 "pulldown disabled" 1 "pulldown enabled except when xv_pinset1_meas=1" &lt;end table&gt;=""&gt; </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="shasta__hal__common_8h.html">shasta_hal_common.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct___c_o_m_m_o_n__s.html">_COMMON_s</a></li>
    <li class="footer">Generated on Wed Nov 8 2023 10:17:06 for XDPP1100 Firmware by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.9.1 </li>
  </ul>
</div>
</body>
</html>
