============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sat Oct 29 16:54:11 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'finger_img', assumed default net type 'wire' in ../../RTL/image_process.v(226)
HDL-7007 CRITICAL-WARNING: 'finger_img' is already implicitly declared on line 226 in ../../RTL/image_process.v(243)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6419 instances
RUN-0007 : 2649 luts, 2187 seqs, 954 mslices, 457 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7565 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 5105 nets have 2 pins
RUN-1001 : 1507 nets have [3 - 5] pins
RUN-1001 : 765 nets have [6 - 10] pins
RUN-1001 : 108 nets have [11 - 20] pins
RUN-1001 : 71 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1395     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     583     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    58   |  36   |    100     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 195
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6417 instances, 2649 luts, 2187 seqs, 1411 slices, 277 macros(1410 instances: 953 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1803 pins
PHY-0007 : Cell area utilization is 27%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 30294, tnet num: 7563, tinst num: 6417, tnode num: 37473, tedge num: 49933.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.188191s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (99.9%)

RUN-1004 : used memory is 272 MB, reserved memory is 252 MB, peak memory is 272 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7563 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.336712s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (100.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.79907e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6417.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.16975e+06, overlap = 45.25
PHY-3002 : Step(2): len = 1.04101e+06, overlap = 49.5
PHY-3002 : Step(3): len = 603229, overlap = 81.5625
PHY-3002 : Step(4): len = 551363, overlap = 78.2812
PHY-3002 : Step(5): len = 432705, overlap = 89
PHY-3002 : Step(6): len = 388111, overlap = 117.969
PHY-3002 : Step(7): len = 340677, overlap = 137.531
PHY-3002 : Step(8): len = 318477, overlap = 152.469
PHY-3002 : Step(9): len = 276001, overlap = 159.719
PHY-3002 : Step(10): len = 247735, overlap = 183.969
PHY-3002 : Step(11): len = 231390, overlap = 201.375
PHY-3002 : Step(12): len = 215056, overlap = 217.531
PHY-3002 : Step(13): len = 201910, overlap = 252.688
PHY-3002 : Step(14): len = 189036, overlap = 270.625
PHY-3002 : Step(15): len = 183139, overlap = 279.188
PHY-3002 : Step(16): len = 174882, overlap = 288.062
PHY-3002 : Step(17): len = 171792, overlap = 292.219
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.27672e-05
PHY-3002 : Step(18): len = 175531, overlap = 249.188
PHY-3002 : Step(19): len = 182259, overlap = 221.438
PHY-3002 : Step(20): len = 196942, overlap = 158.531
PHY-3002 : Step(21): len = 215501, overlap = 137.812
PHY-3002 : Step(22): len = 207024, overlap = 123.969
PHY-3002 : Step(23): len = 207246, overlap = 115.25
PHY-3002 : Step(24): len = 204024, overlap = 119.844
PHY-3002 : Step(25): len = 196980, overlap = 104.594
PHY-3002 : Step(26): len = 194486, overlap = 94.9375
PHY-3002 : Step(27): len = 193263, overlap = 86.8438
PHY-3002 : Step(28): len = 184337, overlap = 73.75
PHY-3002 : Step(29): len = 178024, overlap = 73
PHY-3002 : Step(30): len = 176368, overlap = 71.3125
PHY-3002 : Step(31): len = 175571, overlap = 71.1562
PHY-3002 : Step(32): len = 172621, overlap = 64.1562
PHY-3002 : Step(33): len = 169554, overlap = 61.4375
PHY-3002 : Step(34): len = 169436, overlap = 69.7188
PHY-3002 : Step(35): len = 166234, overlap = 63.0625
PHY-3002 : Step(36): len = 165155, overlap = 60.7812
PHY-3002 : Step(37): len = 163633, overlap = 54.625
PHY-3002 : Step(38): len = 163242, overlap = 44.3438
PHY-3002 : Step(39): len = 162616, overlap = 45.125
PHY-3002 : Step(40): len = 159882, overlap = 47.25
PHY-3002 : Step(41): len = 159687, overlap = 47.9375
PHY-3002 : Step(42): len = 159627, overlap = 51.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.55344e-05
PHY-3002 : Step(43): len = 159037, overlap = 45.4375
PHY-3002 : Step(44): len = 159327, overlap = 45.5
PHY-3002 : Step(45): len = 159542, overlap = 45.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.10688e-05
PHY-3002 : Step(46): len = 161388, overlap = 40.375
PHY-3002 : Step(47): len = 161909, overlap = 40.125
PHY-3002 : Step(48): len = 167916, overlap = 52.5625
PHY-3002 : Step(49): len = 170461, overlap = 53.0625
PHY-3002 : Step(50): len = 169346, overlap = 53.0312
PHY-3002 : Step(51): len = 170447, overlap = 49.2188
PHY-3002 : Step(52): len = 173831, overlap = 47
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018967s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (329.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7565.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 220408, over cnt = 842(2%), over = 4257, worst = 32
PHY-1001 : End global iterations;  0.381072s wall, 0.609375s user + 0.109375s system = 0.718750s CPU (188.6%)

PHY-1001 : Congestion index: top1 = 60.04, top5 = 42.83, top10 = 34.10, top15 = 29.06.
PHY-3001 : End congestion estimation;  0.495903s wall, 0.734375s user + 0.109375s system = 0.843750s CPU (170.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7563 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.172330s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.11532e-06
PHY-3002 : Step(53): len = 185038, overlap = 58.875
PHY-3002 : Step(54): len = 185419, overlap = 56.6562
PHY-3002 : Step(55): len = 174528, overlap = 58.3125
PHY-3002 : Step(56): len = 174564, overlap = 65.25
PHY-3002 : Step(57): len = 167936, overlap = 66.5625
PHY-3002 : Step(58): len = 167610, overlap = 70.0938
PHY-3002 : Step(59): len = 164165, overlap = 73.5938
PHY-3002 : Step(60): len = 163605, overlap = 72.625
PHY-3002 : Step(61): len = 162544, overlap = 79.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.23065e-06
PHY-3002 : Step(62): len = 160488, overlap = 71.2812
PHY-3002 : Step(63): len = 160412, overlap = 72.375
PHY-3002 : Step(64): len = 160349, overlap = 71.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.64613e-05
PHY-3002 : Step(65): len = 163431, overlap = 61.2812
PHY-3002 : Step(66): len = 163731, overlap = 60.5312
PHY-3002 : Step(67): len = 171962, overlap = 57.2188
PHY-3002 : Step(68): len = 172888, overlap = 57.9375
PHY-3002 : Step(69): len = 175724, overlap = 59.8125
PHY-3002 : Step(70): len = 176875, overlap = 65.25
PHY-3002 : Step(71): len = 181649, overlap = 69.9375
PHY-3002 : Step(72): len = 178385, overlap = 68.5312
PHY-3002 : Step(73): len = 178159, overlap = 68.0312
PHY-3002 : Step(74): len = 173834, overlap = 67.1562
PHY-3002 : Step(75): len = 171094, overlap = 64.3438
PHY-3002 : Step(76): len = 171094, overlap = 64.3438
PHY-3002 : Step(77): len = 170693, overlap = 65.7188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.29226e-05
PHY-3002 : Step(78): len = 177586, overlap = 61.7812
PHY-3002 : Step(79): len = 178915, overlap = 61.7812
PHY-3002 : Step(80): len = 186193, overlap = 52.1562
PHY-3002 : Step(81): len = 188081, overlap = 50.3125
PHY-3002 : Step(82): len = 194832, overlap = 29.3125
PHY-3002 : Step(83): len = 192125, overlap = 30.9375
PHY-3002 : Step(84): len = 191628, overlap = 31
PHY-3002 : Step(85): len = 185790, overlap = 32.25
PHY-3002 : Step(86): len = 185262, overlap = 31.4375
PHY-3002 : Step(87): len = 182015, overlap = 31.875
PHY-3002 : Step(88): len = 181425, overlap = 32.6875
PHY-3002 : Step(89): len = 181407, overlap = 32.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.58452e-05
PHY-3002 : Step(90): len = 182268, overlap = 31.4375
PHY-3002 : Step(91): len = 182408, overlap = 31.125
PHY-3002 : Step(92): len = 186127, overlap = 22.9375
PHY-3002 : Step(93): len = 189180, overlap = 18.4375
PHY-3002 : Step(94): len = 189941, overlap = 18.5625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00013169
PHY-3002 : Step(95): len = 191682, overlap = 17.75
PHY-3002 : Step(96): len = 192326, overlap = 16.9062
PHY-3002 : Step(97): len = 201131, overlap = 28.4375
PHY-3002 : Step(98): len = 202107, overlap = 27.0625
PHY-3002 : Step(99): len = 202348, overlap = 26.9062
PHY-3002 : Step(100): len = 202240, overlap = 26.3438
PHY-3002 : Step(101): len = 201103, overlap = 23.5938
PHY-3002 : Step(102): len = 201215, overlap = 23.0625
PHY-3002 : Step(103): len = 200875, overlap = 25.875
PHY-3002 : Step(104): len = 199881, overlap = 25.8438
PHY-3002 : Step(105): len = 199826, overlap = 24.4375
PHY-3002 : Step(106): len = 199450, overlap = 24.875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000263381
PHY-3002 : Step(107): len = 200926, overlap = 23.2188
PHY-3002 : Step(108): len = 202915, overlap = 23.8125
PHY-3002 : Step(109): len = 204467, overlap = 23.375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000492507
PHY-3002 : Step(110): len = 206945, overlap = 23.875
PHY-3002 : Step(111): len = 213808, overlap = 21.0938
PHY-3002 : Step(112): len = 220712, overlap = 17.9688
PHY-3002 : Step(113): len = 226135, overlap = 13.0312
PHY-3002 : Step(114): len = 225966, overlap = 12.6562
PHY-3002 : Step(115): len = 224971, overlap = 13.7188
PHY-3002 : Step(116): len = 224339, overlap = 13.1562
PHY-3002 : Step(117): len = 223377, overlap = 9.3125
PHY-3002 : Step(118): len = 222975, overlap = 10.375
PHY-3002 : Step(119): len = 223216, overlap = 10.1875
PHY-3002 : Step(120): len = 223539, overlap = 8.1875
PHY-3002 : Step(121): len = 224008, overlap = 7.25
PHY-3002 : Step(122): len = 224317, overlap = 8.125
PHY-3002 : Step(123): len = 224223, overlap = 7.625
PHY-3002 : Step(124): len = 223524, overlap = 7.75
PHY-3002 : Step(125): len = 222344, overlap = 6.625
PHY-3002 : Step(126): len = 221584, overlap = 6.375
PHY-3002 : Step(127): len = 221311, overlap = 6.0625
PHY-3002 : Step(128): len = 220164, overlap = 6.1875
PHY-3002 : Step(129): len = 219216, overlap = 6.6875
PHY-3002 : Step(130): len = 218898, overlap = 6.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000985013
PHY-3002 : Step(131): len = 219689, overlap = 6.375
PHY-3002 : Step(132): len = 220777, overlap = 6.1875
PHY-3002 : Step(133): len = 223174, overlap = 5.9375
PHY-3002 : Step(134): len = 224995, overlap = 5.1875
PHY-3002 : Step(135): len = 226440, overlap = 4.8125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00191507
PHY-3002 : Step(136): len = 226983, overlap = 4.875
PHY-3002 : Step(137): len = 228915, overlap = 5.46875
PHY-3002 : Step(138): len = 232226, overlap = 5.28125
PHY-3002 : Step(139): len = 235019, overlap = 4.96875
PHY-3002 : Step(140): len = 237202, overlap = 4.96875
PHY-3002 : Step(141): len = 238686, overlap = 4.78125
PHY-3002 : Step(142): len = 239671, overlap = 4.4375
PHY-3002 : Step(143): len = 240445, overlap = 4.5625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00383015
PHY-3002 : Step(144): len = 240801, overlap = 4.8125
PHY-3002 : Step(145): len = 241545, overlap = 5
PHY-3002 : Step(146): len = 242457, overlap = 5.03125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 19/7565.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 281304, over cnt = 1015(2%), over = 3939, worst = 23
PHY-1001 : End global iterations;  0.465574s wall, 0.781250s user + 0.062500s system = 0.843750s CPU (181.2%)

PHY-1001 : Congestion index: top1 = 46.42, top5 = 36.59, top10 = 31.33, top15 = 27.93.
PHY-3001 : End congestion estimation;  0.591342s wall, 0.921875s user + 0.062500s system = 0.984375s CPU (166.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7563 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.178824s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (96.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000122555
PHY-3002 : Step(147): len = 240367, overlap = 62.625
PHY-3002 : Step(148): len = 240462, overlap = 52.7812
PHY-3002 : Step(149): len = 237184, overlap = 41.0312
PHY-3002 : Step(150): len = 233549, overlap = 34.5312
PHY-3002 : Step(151): len = 227823, overlap = 36.4688
PHY-3002 : Step(152): len = 224354, overlap = 31.7188
PHY-3002 : Step(153): len = 223281, overlap = 33
PHY-3002 : Step(154): len = 222760, overlap = 30.3125
PHY-3002 : Step(155): len = 221923, overlap = 30.6562
PHY-3002 : Step(156): len = 219192, overlap = 30.0938
PHY-3002 : Step(157): len = 217862, overlap = 30.7188
PHY-3002 : Step(158): len = 217548, overlap = 29.25
PHY-3002 : Step(159): len = 217319, overlap = 31.3438
PHY-3002 : Step(160): len = 216739, overlap = 29.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000245109
PHY-3002 : Step(161): len = 219894, overlap = 28.5
PHY-3002 : Step(162): len = 222877, overlap = 30.8438
PHY-3002 : Step(163): len = 224979, overlap = 31.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000490219
PHY-3002 : Step(164): len = 226855, overlap = 30.9688
PHY-3002 : Step(165): len = 228327, overlap = 29.5625
PHY-3002 : Step(166): len = 230490, overlap = 28.7188
PHY-3002 : Step(167): len = 232776, overlap = 27.4688
PHY-3002 : Step(168): len = 234314, overlap = 25.9375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 30294, tnet num: 7563, tinst num: 6417, tnode num: 37473, tedge num: 49933.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.211116s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (99.3%)

RUN-1004 : used memory is 311 MB, reserved memory is 294 MB, peak memory is 325 MB
OPT-1001 : Total overflow 213.50 peak overflow 1.81
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 275/7565.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 292432, over cnt = 1040(2%), over = 3137, worst = 18
PHY-1001 : End global iterations;  0.435411s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (157.9%)

PHY-1001 : Congestion index: top1 = 40.65, top5 = 32.92, top10 = 28.54, top15 = 25.92.
PHY-1001 : End incremental global routing;  0.557975s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (142.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7563 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.189231s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (107.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.874630s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (128.6%)

OPT-1001 : Current memory(MB): used = 320, reserve = 302, peak = 325.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6055/7565.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 292432, over cnt = 1040(2%), over = 3137, worst = 18
PHY-1002 : len = 301968, over cnt = 627(1%), over = 1547, worst = 13
PHY-1002 : len = 309808, over cnt = 296(0%), over = 720, worst = 11
PHY-1002 : len = 313664, over cnt = 120(0%), over = 296, worst = 11
PHY-1002 : len = 315800, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.444005s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (151.3%)

PHY-1001 : Congestion index: top1 = 34.57, top5 = 29.03, top10 = 25.95, top15 = 23.89.
OPT-1001 : End congestion update;  0.556713s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (137.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7563 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.142098s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.0%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.698951s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (129.7%)

OPT-1001 : Current memory(MB): used = 323, reserve = 305, peak = 325.
OPT-1001 : End physical optimization;  2.842678s wall, 3.500000s user + 0.000000s system = 3.500000s CPU (123.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2649 LUT to BLE ...
SYN-4008 : Packed 2649 LUT and 1134 SEQ to BLE.
SYN-4003 : Packing 1053 remaining SEQ's ...
SYN-4005 : Packed 600 SEQ with LUT/SLICE
SYN-4006 : 1063 single LUT's are left
SYN-4006 : 453 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 3102/5703 primitive instances ...
PHY-3001 : End packing;  0.296747s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (100.0%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3342 instances
RUN-1001 : 1585 mslices, 1585 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6503 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4010 nets have 2 pins
RUN-1001 : 1521 nets have [3 - 5] pins
RUN-1001 : 783 nets have [6 - 10] pins
RUN-1001 : 108 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : design contains 3340 instances, 3170 slices, 277 macros(1410 instances: 953 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1049 pins
PHY-3001 : Cell area utilization is 38%
PHY-3001 : After packing: Len = 236665, Over = 50.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3164/6503.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 305368, over cnt = 440(1%), over = 641, worst = 6
PHY-1002 : len = 306704, over cnt = 264(0%), over = 351, worst = 5
PHY-1002 : len = 309016, over cnt = 103(0%), over = 122, worst = 3
PHY-1002 : len = 309984, over cnt = 17(0%), over = 20, worst = 2
PHY-1002 : len = 310136, over cnt = 6(0%), over = 7, worst = 2
PHY-1001 : End global iterations;  0.561476s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (155.8%)

PHY-1001 : Congestion index: top1 = 34.87, top5 = 28.54, top10 = 25.43, top15 = 23.34.
PHY-3001 : End congestion estimation;  0.701143s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (144.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26546, tnet num: 6501, tinst num: 3340, tnode num: 31761, tedge num: 45582.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.317478s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (99.6%)

RUN-1004 : used memory is 331 MB, reserved memory is 314 MB, peak memory is 331 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6501 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.492523s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (99.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.40094e-05
PHY-3002 : Step(169): len = 227800, overlap = 52
PHY-3002 : Step(170): len = 224776, overlap = 53.5
PHY-3002 : Step(171): len = 215742, overlap = 60.75
PHY-3002 : Step(172): len = 212529, overlap = 62.25
PHY-3002 : Step(173): len = 210310, overlap = 67.5
PHY-3002 : Step(174): len = 208119, overlap = 73
PHY-3002 : Step(175): len = 207647, overlap = 73.75
PHY-3002 : Step(176): len = 206602, overlap = 77.75
PHY-3002 : Step(177): len = 206548, overlap = 78.25
PHY-3002 : Step(178): len = 206546, overlap = 78.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.80187e-05
PHY-3002 : Step(179): len = 213995, overlap = 65.5
PHY-3002 : Step(180): len = 216287, overlap = 58.5
PHY-3002 : Step(181): len = 218983, overlap = 51.25
PHY-3002 : Step(182): len = 219698, overlap = 50.25
PHY-3002 : Step(183): len = 221340, overlap = 48.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000136037
PHY-3002 : Step(184): len = 227653, overlap = 37.25
PHY-3002 : Step(185): len = 230399, overlap = 33.5
PHY-3002 : Step(186): len = 237525, overlap = 28
PHY-3002 : Step(187): len = 234828, overlap = 28
PHY-3002 : Step(188): len = 234534, overlap = 28
PHY-3002 : Step(189): len = 232742, overlap = 27.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.882125s wall, 0.500000s user + 1.921875s system = 2.421875s CPU (274.6%)

PHY-3001 : Trial Legalized: Len = 252353
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 379/6503.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 310312, over cnt = 565(1%), over = 872, worst = 7
PHY-1002 : len = 313920, over cnt = 288(0%), over = 387, worst = 5
PHY-1002 : len = 317416, over cnt = 62(0%), over = 79, worst = 3
PHY-1002 : len = 318208, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 318304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.876624s wall, 1.390625s user + 0.078125s system = 1.468750s CPU (167.5%)

PHY-1001 : Congestion index: top1 = 34.12, top5 = 28.37, top10 = 25.52, top15 = 23.70.
PHY-3001 : End congestion estimation;  1.032059s wall, 1.546875s user + 0.078125s system = 1.625000s CPU (157.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6501 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.166654s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (103.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.67279e-05
PHY-3002 : Step(190): len = 242491, overlap = 1.25
PHY-3002 : Step(191): len = 237847, overlap = 5
PHY-3002 : Step(192): len = 235291, overlap = 6
PHY-3002 : Step(193): len = 234750, overlap = 7.25
PHY-3002 : Step(194): len = 233592, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009576s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 240434, Over = 0
PHY-3001 : Spreading special nets. 24 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.022643s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.0%)

PHY-3001 : 26 instances has been re-located, deltaX = 2, deltaY = 17, maxDist = 1.
PHY-3001 : Final: Len = 240804, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26546, tnet num: 6501, tinst num: 3340, tnode num: 31761, tedge num: 45582.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.366660s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (99.5%)

RUN-1004 : used memory is 332 MB, reserved memory is 317 MB, peak memory is 340 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2789/6503.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 305840, over cnt = 485(1%), over = 695, worst = 5
PHY-1002 : len = 308080, over cnt = 252(0%), over = 333, worst = 5
PHY-1002 : len = 309976, over cnt = 108(0%), over = 142, worst = 5
PHY-1002 : len = 310824, over cnt = 52(0%), over = 62, worst = 3
PHY-1002 : len = 311608, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.663504s wall, 0.921875s user + 0.203125s system = 1.125000s CPU (169.6%)

PHY-1001 : Congestion index: top1 = 32.39, top5 = 27.52, top10 = 24.81, top15 = 23.10.
PHY-1001 : End incremental global routing;  0.818818s wall, 1.078125s user + 0.203125s system = 1.281250s CPU (156.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6501 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.187444s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (100.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.135648s wall, 1.390625s user + 0.203125s system = 1.593750s CPU (140.3%)

OPT-1001 : Current memory(MB): used = 336, reserve = 320, peak = 340.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5578/6503.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 311608, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 311608, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 311624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.148148s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (94.9%)

PHY-1001 : Congestion index: top1 = 32.39, top5 = 27.54, top10 = 24.82, top15 = 23.11.
OPT-1001 : End congestion update;  0.276993s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (101.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6501 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.125350s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.7%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.402480s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (100.9%)

OPT-1001 : Current memory(MB): used = 337, reserve = 321, peak = 340.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6501 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.123213s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (101.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5578/6503.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 311624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042723s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (73.1%)

PHY-1001 : Congestion index: top1 = 32.39, top5 = 27.54, top10 = 24.82, top15 = 23.11.
PHY-1001 : End incremental global routing;  0.169761s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6501 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.166879s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (103.0%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5578/6503.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 311624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043411s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (108.0%)

PHY-1001 : Congestion index: top1 = 32.39, top5 = 27.54, top10 = 24.82, top15 = 23.11.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6501 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.125940s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.000000
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.712489s wall, 4.203125s user + 0.218750s system = 4.421875s CPU (119.1%)

RUN-1003 : finish command "place" in  21.376855s wall, 36.531250s user + 9.156250s system = 45.687500s CPU (213.7%)

RUN-1004 : used memory is 309 MB, reserved memory is 291 MB, peak memory is 340 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3342 instances
RUN-1001 : 1585 mslices, 1585 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6503 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4010 nets have 2 pins
RUN-1001 : 1521 nets have [3 - 5] pins
RUN-1001 : 783 nets have [6 - 10] pins
RUN-1001 : 108 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26546, tnet num: 6501, tinst num: 3340, tnode num: 31761, tedge num: 45582.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.368745s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (99.3%)

RUN-1004 : used memory is 327 MB, reserved memory is 311 MB, peak memory is 361 MB
PHY-1001 : 1585 mslices, 1585 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6501 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 295136, over cnt = 586(1%), over = 948, worst = 6
PHY-1002 : len = 299072, over cnt = 354(1%), over = 482, worst = 5
PHY-1002 : len = 302648, over cnt = 118(0%), over = 154, worst = 3
PHY-1002 : len = 304472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.831519s wall, 1.171875s user + 0.031250s system = 1.203125s CPU (144.7%)

PHY-1001 : Congestion index: top1 = 32.33, top5 = 27.45, top10 = 24.74, top15 = 22.94.
PHY-1001 : End global routing;  0.969878s wall, 1.312500s user + 0.031250s system = 1.343750s CPU (138.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 358, reserve = 343, peak = 362.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 611, reserve = 598, peak = 611.
PHY-1001 : End build detailed router design. 3.991832s wall, 3.953125s user + 0.031250s system = 3.984375s CPU (99.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 84392, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.303487s wall, 4.296875s user + 0.000000s system = 4.296875s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 645, reserve = 632, peak = 645.
PHY-1001 : End phase 1; 4.309990s wall, 4.312500s user + 0.000000s system = 4.312500s CPU (100.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Patch 2379 net; 2.386911s wall, 2.390625s user + 0.000000s system = 2.390625s CPU (100.2%)

PHY-1022 : len = 819272, over cnt = 159(0%), over = 159, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 648, reserve = 636, peak = 648.
PHY-1001 : End initial routed; 8.550303s wall, 17.437500s user + 0.078125s system = 17.515625s CPU (204.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5287(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.725     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.649834s wall, 1.656250s user + 0.000000s system = 1.656250s CPU (100.4%)

PHY-1001 : Current memory(MB): used = 654, reserve = 642, peak = 654.
PHY-1001 : End phase 2; 10.200208s wall, 19.093750s user + 0.078125s system = 19.171875s CPU (188.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 819272, over cnt = 159(0%), over = 159, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.023852s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (131.0%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 818360, over cnt = 27(0%), over = 27, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.135301s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (150.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 818416, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.070657s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (110.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 818520, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.059495s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (183.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5287(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.725     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.639360s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (100.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 36 feed throughs used by 31 nets
PHY-1001 : End commit to database; 0.770511s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (99.4%)

PHY-1001 : Current memory(MB): used = 689, reserve = 678, peak = 689.
PHY-1001 : End phase 3; 2.864316s wall, 2.953125s user + 0.031250s system = 2.984375s CPU (104.2%)

PHY-1003 : Routed, final wirelength = 818520
PHY-1001 : Current memory(MB): used = 691, reserve = 680, peak = 691.
PHY-1001 : End export database. 0.022829s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.4%)

PHY-1001 : End detail routing;  21.673328s wall, 30.609375s user + 0.156250s system = 30.765625s CPU (142.0%)

RUN-1003 : finish command "route" in  24.276897s wall, 33.562500s user + 0.187500s system = 33.750000s CPU (139.0%)

RUN-1004 : used memory is 625 MB, reserved memory is 613 MB, peak memory is 691 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5574   out of  19600   28.44%
#reg                     2190   out of  19600   11.17%
#le                      6026
  #lut only              3836   out of   6026   63.66%
  #reg only               452   out of   6026    7.50%
  #lut&reg               1738   out of   6026   28.84%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                            Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                 975
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                              186
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                              41
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                              38
#5        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/add2_syn_56.q1                                      25
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/add2_syn_56.q0                                      18
#7        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_Median_Gray_2/u_three_martix/reg11_syn_48.f0    10
#8        u_image_process/wrreq                                      GCLK               mslice             u_image_process/u_Dilation_Detector/post_img_Bit3_reg_syn_8.f0    9
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                  8
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                              0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                              0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |6026   |4163    |1411    |2190    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |761    |505     |161     |396     |2       |0       |
|    command1                          |command                                    |53     |53      |0       |47      |0       |0       |
|    control1                          |control_interface                          |96     |66      |24      |50      |0       |0       |
|    data_path1                        |sdr_data_path                              |5      |5       |0       |2       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |129    |75      |18      |101     |1       |0       |
|      dcfifo_component                |softfifo                                   |129    |75      |18      |101     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |33     |24      |0       |33      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |37     |27      |0       |37      |0       |0       |
|    sdram1                            |sdram                                      |1      |1       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |130    |68      |18      |101     |1       |0       |
|      dcfifo_component                |softfifo                                   |130    |68      |18      |101     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |40     |21      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |25      |0       |34      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |14     |14      |0       |8       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |111    |67      |44      |23      |0       |0       |
|  u_camera_init                       |camera_init                                |632    |611     |9       |85      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |199    |198     |0       |37      |0       |0       |
|  u_camera_reader                     |camera_reader                              |95     |44      |17      |59      |0       |0       |
|  u_image_process                     |image_process                              |4171   |2703    |1170    |1562    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |182    |126     |45      |83      |2       |0       |
|      u_three_martix_4                |three_martix                               |169    |113     |45      |70      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |174    |115     |45      |89      |2       |0       |
|      u_three_martix_3                |three_martix                               |162    |105     |45      |77      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |926    |642     |249     |248     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |767    |476     |235     |284     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |534    |332     |190     |139     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |92     |62      |30      |28      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |85     |55      |30      |30      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |94     |64      |30      |31      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |58     |38      |20      |9       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |57     |37      |20      |9       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |66     |36      |30      |12      |0       |0       |
|      u_three_martix                  |three_martix                               |233    |144     |45      |145     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |766    |490     |235     |267     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |550    |360     |190     |142     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |93     |63      |30      |30      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |101    |71      |30      |36      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |98     |68      |30      |31      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |59     |39      |20      |13      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |71     |41      |30      |11      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |59     |39      |20      |14      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |69     |39      |30      |7       |0       |0       |
|      u_three_martix                  |three_martix                               |216    |130     |45      |125     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |1      |1       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |742    |459     |235     |273     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |498    |308     |190     |132     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |89     |59      |30      |27      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |87     |57      |30      |35      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |28      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |10      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |12      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |12      |0       |0       |
|      u_three_martix                  |three_martix                               |244    |151     |45      |141     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |86     |24      |14      |57      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |363    |238     |92      |153     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |159    |109     |47      |47      |0       |0       |
|      u_three_martix_2                |three_martix                               |204    |129     |45      |106     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |50     |50      |0       |32      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |168    |145     |10      |23      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3929  
    #2          2       646   
    #3          3       566   
    #4          4       261   
    #5        5-10      801   
    #6        11-50     144   
    #7       51-100      10   
    #8       101-500     3    
    #9        >500       1    
  Average     2.92            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3340
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6503, pip num: 60683
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 36
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3037 valid insts, and 188092 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.371145s wall, 67.296875s user + 0.484375s system = 67.781250s CPU (1262.0%)

RUN-1004 : used memory is 647 MB, reserved memory is 639 MB, peak memory is 812 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221029_165411.log"
