
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//kmod_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401fa0 <.init>:
  401fa0:	stp	x29, x30, [sp, #-16]!
  401fa4:	mov	x29, sp
  401fa8:	bl	402890 <ferror@plt+0x260>
  401fac:	ldp	x29, x30, [sp], #16
  401fb0:	ret

Disassembly of section .plt:

0000000000401fc0 <memcpy@plt-0x20>:
  401fc0:	stp	x16, x30, [sp, #-16]!
  401fc4:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  401fc8:	ldr	x17, [x16, #4088]
  401fcc:	add	x16, x16, #0xff8
  401fd0:	br	x17
  401fd4:	nop
  401fd8:	nop
  401fdc:	nop

0000000000401fe0 <memcpy@plt>:
  401fe0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  401fe4:	ldr	x17, [x16]
  401fe8:	add	x16, x16, #0x0
  401fec:	br	x17

0000000000401ff0 <memmove@plt>:
  401ff0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  401ff4:	ldr	x17, [x16, #8]
  401ff8:	add	x16, x16, #0x8
  401ffc:	br	x17

0000000000402000 <gzclose@plt>:
  402000:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402004:	ldr	x17, [x16, #16]
  402008:	add	x16, x16, #0x10
  40200c:	br	x17

0000000000402010 <strtok@plt>:
  402010:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402014:	ldr	x17, [x16, #24]
  402018:	add	x16, x16, #0x18
  40201c:	br	x17

0000000000402020 <strlen@plt>:
  402020:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402024:	ldr	x17, [x16, #32]
  402028:	add	x16, x16, #0x20
  40202c:	br	x17

0000000000402030 <fputs@plt>:
  402030:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402034:	ldr	x17, [x16, #40]
  402038:	add	x16, x16, #0x28
  40203c:	br	x17

0000000000402040 <syslog@plt>:
  402040:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402044:	ldr	x17, [x16, #48]
  402048:	add	x16, x16, #0x30
  40204c:	br	x17

0000000000402050 <exit@plt>:
  402050:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402054:	ldr	x17, [x16, #56]
  402058:	add	x16, x16, #0x38
  40205c:	br	x17

0000000000402060 <lzma_code@plt>:
  402060:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402064:	ldr	x17, [x16, #64]
  402068:	add	x16, x16, #0x40
  40206c:	br	x17

0000000000402070 <strnlen@plt>:
  402070:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402074:	ldr	x17, [x16, #72]
  402078:	add	x16, x16, #0x48
  40207c:	br	x17

0000000000402080 <secure_getenv@plt>:
  402080:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402084:	ldr	x17, [x16, #80]
  402088:	add	x16, x16, #0x50
  40208c:	br	x17

0000000000402090 <setenv@plt>:
  402090:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402094:	ldr	x17, [x16, #88]
  402098:	add	x16, x16, #0x58
  40209c:	br	x17

00000000004020a0 <ftell@plt>:
  4020a0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  4020a4:	ldr	x17, [x16, #96]
  4020a8:	add	x16, x16, #0x60
  4020ac:	br	x17

00000000004020b0 <sprintf@plt>:
  4020b0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  4020b4:	ldr	x17, [x16, #104]
  4020b8:	add	x16, x16, #0x68
  4020bc:	br	x17

00000000004020c0 <putc@plt>:
  4020c0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  4020c4:	ldr	x17, [x16, #112]
  4020c8:	add	x16, x16, #0x70
  4020cc:	br	x17

00000000004020d0 <opendir@plt>:
  4020d0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  4020d4:	ldr	x17, [x16, #120]
  4020d8:	add	x16, x16, #0x78
  4020dc:	br	x17

00000000004020e0 <closelog@plt>:
  4020e0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  4020e4:	ldr	x17, [x16, #128]
  4020e8:	add	x16, x16, #0x80
  4020ec:	br	x17

00000000004020f0 <unlinkat@plt>:
  4020f0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  4020f4:	ldr	x17, [x16, #136]
  4020f8:	add	x16, x16, #0x88
  4020fc:	br	x17

0000000000402100 <fputc@plt>:
  402100:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402104:	ldr	x17, [x16, #144]
  402108:	add	x16, x16, #0x90
  40210c:	br	x17

0000000000402110 <qsort@plt>:
  402110:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402114:	ldr	x17, [x16, #152]
  402118:	add	x16, x16, #0x98
  40211c:	br	x17

0000000000402120 <asprintf@plt>:
  402120:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402124:	ldr	x17, [x16, #160]
  402128:	add	x16, x16, #0xa0
  40212c:	br	x17

0000000000402130 <gzdopen@plt>:
  402130:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402134:	ldr	x17, [x16, #168]
  402138:	add	x16, x16, #0xa8
  40213c:	br	x17

0000000000402140 <lseek@plt>:
  402140:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402144:	ldr	x17, [x16, #176]
  402148:	add	x16, x16, #0xb0
  40214c:	br	x17

0000000000402150 <snprintf@plt>:
  402150:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402154:	ldr	x17, [x16, #184]
  402158:	add	x16, x16, #0xb8
  40215c:	br	x17

0000000000402160 <fclose@plt>:
  402160:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402164:	ldr	x17, [x16, #192]
  402168:	add	x16, x16, #0xc0
  40216c:	br	x17

0000000000402170 <getpid@plt>:
  402170:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402174:	ldr	x17, [x16, #200]
  402178:	add	x16, x16, #0xc8
  40217c:	br	x17

0000000000402180 <strtok_r@plt>:
  402180:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402184:	ldr	x17, [x16, #208]
  402188:	add	x16, x16, #0xd0
  40218c:	br	x17

0000000000402190 <fopen@plt>:
  402190:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402194:	ldr	x17, [x16, #216]
  402198:	add	x16, x16, #0xd8
  40219c:	br	x17

00000000004021a0 <malloc@plt>:
  4021a0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  4021a4:	ldr	x17, [x16, #224]
  4021a8:	add	x16, x16, #0xe0
  4021ac:	br	x17

00000000004021b0 <open@plt>:
  4021b0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  4021b4:	ldr	x17, [x16, #232]
  4021b8:	add	x16, x16, #0xe8
  4021bc:	br	x17

00000000004021c0 <strncmp@plt>:
  4021c0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  4021c4:	ldr	x17, [x16, #240]
  4021c8:	add	x16, x16, #0xf0
  4021cc:	br	x17

00000000004021d0 <__libc_start_main@plt>:
  4021d0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  4021d4:	ldr	x17, [x16, #248]
  4021d8:	add	x16, x16, #0xf8
  4021dc:	br	x17

00000000004021e0 <memset@plt>:
  4021e0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  4021e4:	ldr	x17, [x16, #256]
  4021e8:	add	x16, x16, #0x100
  4021ec:	br	x17

00000000004021f0 <fdopen@plt>:
  4021f0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  4021f4:	ldr	x17, [x16, #264]
  4021f8:	add	x16, x16, #0x108
  4021fc:	br	x17

0000000000402200 <gettimeofday@plt>:
  402200:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402204:	ldr	x17, [x16, #272]
  402208:	add	x16, x16, #0x110
  40220c:	br	x17

0000000000402210 <calloc@plt>:
  402210:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402214:	ldr	x17, [x16, #280]
  402218:	add	x16, x16, #0x118
  40221c:	br	x17

0000000000402220 <readdir@plt>:
  402220:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402224:	ldr	x17, [x16, #288]
  402228:	add	x16, x16, #0x120
  40222c:	br	x17

0000000000402230 <realloc@plt>:
  402230:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402234:	ldr	x17, [x16, #296]
  402238:	add	x16, x16, #0x128
  40223c:	br	x17

0000000000402240 <system@plt>:
  402240:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402244:	ldr	x17, [x16, #304]
  402248:	add	x16, x16, #0x130
  40224c:	br	x17

0000000000402250 <strdup@plt>:
  402250:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402254:	ldr	x17, [x16, #312]
  402258:	add	x16, x16, #0x138
  40225c:	br	x17

0000000000402260 <closedir@plt>:
  402260:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402264:	ldr	x17, [x16, #320]
  402268:	add	x16, x16, #0x140
  40226c:	br	x17

0000000000402270 <strerror@plt>:
  402270:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402274:	ldr	x17, [x16, #328]
  402278:	add	x16, x16, #0x148
  40227c:	br	x17

0000000000402280 <close@plt>:
  402280:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402284:	ldr	x17, [x16, #336]
  402288:	add	x16, x16, #0x150
  40228c:	br	x17

0000000000402290 <gzread@plt>:
  402290:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402294:	ldr	x17, [x16, #344]
  402298:	add	x16, x16, #0x158
  40229c:	br	x17

00000000004022a0 <strrchr@plt>:
  4022a0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  4022a4:	ldr	x17, [x16, #352]
  4022a8:	add	x16, x16, #0x160
  4022ac:	br	x17

00000000004022b0 <__gmon_start__@plt>:
  4022b0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  4022b4:	ldr	x17, [x16, #360]
  4022b8:	add	x16, x16, #0x168
  4022bc:	br	x17

00000000004022c0 <fdopendir@plt>:
  4022c0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  4022c4:	ldr	x17, [x16, #368]
  4022c8:	add	x16, x16, #0x170
  4022cc:	br	x17

00000000004022d0 <write@plt>:
  4022d0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  4022d4:	ldr	x17, [x16, #376]
  4022d8:	add	x16, x16, #0x178
  4022dc:	br	x17

00000000004022e0 <fseek@plt>:
  4022e0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  4022e4:	ldr	x17, [x16, #384]
  4022e8:	add	x16, x16, #0x180
  4022ec:	br	x17

00000000004022f0 <abort@plt>:
  4022f0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  4022f4:	ldr	x17, [x16, #392]
  4022f8:	add	x16, x16, #0x188
  4022fc:	br	x17

0000000000402300 <openlog@plt>:
  402300:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402304:	ldr	x17, [x16, #400]
  402308:	add	x16, x16, #0x190
  40230c:	br	x17

0000000000402310 <puts@plt>:
  402310:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402314:	ldr	x17, [x16, #408]
  402318:	add	x16, x16, #0x198
  40231c:	br	x17

0000000000402320 <lzma_stream_decoder@plt>:
  402320:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402324:	ldr	x17, [x16, #416]
  402328:	add	x16, x16, #0x1a0
  40232c:	br	x17

0000000000402330 <memcmp@plt>:
  402330:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402334:	ldr	x17, [x16, #424]
  402338:	add	x16, x16, #0x1a8
  40233c:	br	x17

0000000000402340 <strsep@plt>:
  402340:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402344:	ldr	x17, [x16, #432]
  402348:	add	x16, x16, #0x1b0
  40234c:	br	x17

0000000000402350 <getopt_long@plt>:
  402350:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402354:	ldr	x17, [x16, #440]
  402358:	add	x16, x16, #0x1b8
  40235c:	br	x17

0000000000402360 <lzma_end@plt>:
  402360:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402364:	ldr	x17, [x16, #448]
  402368:	add	x16, x16, #0x1c0
  40236c:	br	x17

0000000000402370 <strcmp@plt>:
  402370:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402374:	ldr	x17, [x16, #456]
  402378:	add	x16, x16, #0x1c8
  40237c:	br	x17

0000000000402380 <basename@plt>:
  402380:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402384:	ldr	x17, [x16, #464]
  402388:	add	x16, x16, #0x1d0
  40238c:	br	x17

0000000000402390 <__ctype_b_loc@plt>:
  402390:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402394:	ldr	x17, [x16, #472]
  402398:	add	x16, x16, #0x1d8
  40239c:	br	x17

00000000004023a0 <mmap@plt>:
  4023a0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  4023a4:	ldr	x17, [x16, #480]
  4023a8:	add	x16, x16, #0x1e0
  4023ac:	br	x17

00000000004023b0 <strtol@plt>:
  4023b0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  4023b4:	ldr	x17, [x16, #488]
  4023b8:	add	x16, x16, #0x1e8
  4023bc:	br	x17

00000000004023c0 <fread@plt>:
  4023c0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  4023c4:	ldr	x17, [x16, #496]
  4023c8:	add	x16, x16, #0x1f0
  4023cc:	br	x17

00000000004023d0 <gzerror@plt>:
  4023d0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  4023d4:	ldr	x17, [x16, #504]
  4023d8:	add	x16, x16, #0x1f8
  4023dc:	br	x17

00000000004023e0 <free@plt>:
  4023e0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  4023e4:	ldr	x17, [x16, #512]
  4023e8:	add	x16, x16, #0x200
  4023ec:	br	x17

00000000004023f0 <renameat@plt>:
  4023f0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  4023f4:	ldr	x17, [x16, #520]
  4023f8:	add	x16, x16, #0x208
  4023fc:	br	x17

0000000000402400 <vasprintf@plt>:
  402400:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402404:	ldr	x17, [x16, #528]
  402408:	add	x16, x16, #0x210
  40240c:	br	x17

0000000000402410 <strchr@plt>:
  402410:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402414:	ldr	x17, [x16, #536]
  402418:	add	x16, x16, #0x218
  40241c:	br	x17

0000000000402420 <strtoull@plt>:
  402420:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402424:	ldr	x17, [x16, #544]
  402428:	add	x16, x16, #0x220
  40242c:	br	x17

0000000000402430 <init_module@plt>:
  402430:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402434:	ldr	x17, [x16, #552]
  402438:	add	x16, x16, #0x228
  40243c:	br	x17

0000000000402440 <fwrite@plt>:
  402440:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402444:	ldr	x17, [x16, #560]
  402448:	add	x16, x16, #0x230
  40244c:	br	x17

0000000000402450 <fnmatch@plt>:
  402450:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402454:	ldr	x17, [x16, #568]
  402458:	add	x16, x16, #0x238
  40245c:	br	x17

0000000000402460 <munmap@plt>:
  402460:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402464:	ldr	x17, [x16, #576]
  402468:	add	x16, x16, #0x240
  40246c:	br	x17

0000000000402470 <fflush@plt>:
  402470:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402474:	ldr	x17, [x16, #584]
  402478:	add	x16, x16, #0x248
  40247c:	br	x17

0000000000402480 <strcpy@plt>:
  402480:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402484:	ldr	x17, [x16, #592]
  402488:	add	x16, x16, #0x250
  40248c:	br	x17

0000000000402490 <dirfd@plt>:
  402490:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402494:	ldr	x17, [x16, #600]
  402498:	add	x16, x16, #0x258
  40249c:	br	x17

00000000004024a0 <unsetenv@plt>:
  4024a0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  4024a4:	ldr	x17, [x16, #608]
  4024a8:	add	x16, x16, #0x260
  4024ac:	br	x17

00000000004024b0 <get_current_dir_name@plt>:
  4024b0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  4024b4:	ldr	x17, [x16, #616]
  4024b8:	add	x16, x16, #0x268
  4024bc:	br	x17

00000000004024c0 <read@plt>:
  4024c0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  4024c4:	ldr	x17, [x16, #624]
  4024c8:	add	x16, x16, #0x270
  4024cc:	br	x17

00000000004024d0 <__fxstat@plt>:
  4024d0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  4024d4:	ldr	x17, [x16, #632]
  4024d8:	add	x16, x16, #0x278
  4024dc:	br	x17

00000000004024e0 <strstr@plt>:
  4024e0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  4024e4:	ldr	x17, [x16, #640]
  4024e8:	add	x16, x16, #0x280
  4024ec:	br	x17

00000000004024f0 <__isoc99_sscanf@plt>:
  4024f0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  4024f4:	ldr	x17, [x16, #648]
  4024f8:	add	x16, x16, #0x288
  4024fc:	br	x17

0000000000402500 <regexec@plt>:
  402500:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402504:	ldr	x17, [x16, #656]
  402508:	add	x16, x16, #0x290
  40250c:	br	x17

0000000000402510 <regfree@plt>:
  402510:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402514:	ldr	x17, [x16, #664]
  402518:	add	x16, x16, #0x298
  40251c:	br	x17

0000000000402520 <regcomp@plt>:
  402520:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402524:	ldr	x17, [x16, #672]
  402528:	add	x16, x16, #0x2a0
  40252c:	br	x17

0000000000402530 <strcspn@plt>:
  402530:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402534:	ldr	x17, [x16, #680]
  402538:	add	x16, x16, #0x2a8
  40253c:	br	x17

0000000000402540 <vfprintf@plt>:
  402540:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402544:	ldr	x17, [x16, #688]
  402548:	add	x16, x16, #0x2b0
  40254c:	br	x17

0000000000402550 <openat@plt>:
  402550:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402554:	ldr	x17, [x16, #696]
  402558:	add	x16, x16, #0x2b8
  40255c:	br	x17

0000000000402560 <printf@plt>:
  402560:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402564:	ldr	x17, [x16, #704]
  402568:	add	x16, x16, #0x2c0
  40256c:	br	x17

0000000000402570 <__assert_fail@plt>:
  402570:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402574:	ldr	x17, [x16, #712]
  402578:	add	x16, x16, #0x2c8
  40257c:	br	x17

0000000000402580 <__errno_location@plt>:
  402580:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402584:	ldr	x17, [x16, #720]
  402588:	add	x16, x16, #0x2d0
  40258c:	br	x17

0000000000402590 <uname@plt>:
  402590:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402594:	ldr	x17, [x16, #728]
  402598:	add	x16, x16, #0x2d8
  40259c:	br	x17

00000000004025a0 <getenv@plt>:
  4025a0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  4025a4:	ldr	x17, [x16, #736]
  4025a8:	add	x16, x16, #0x2e0
  4025ac:	br	x17

00000000004025b0 <__xstat@plt>:
  4025b0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  4025b4:	ldr	x17, [x16, #744]
  4025b8:	add	x16, x16, #0x2e8
  4025bc:	br	x17

00000000004025c0 <syscall@plt>:
  4025c0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  4025c4:	ldr	x17, [x16, #752]
  4025c8:	add	x16, x16, #0x2f0
  4025cc:	br	x17

00000000004025d0 <mkdir@plt>:
  4025d0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  4025d4:	ldr	x17, [x16, #760]
  4025d8:	add	x16, x16, #0x2f8
  4025dc:	br	x17

00000000004025e0 <fprintf@plt>:
  4025e0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  4025e4:	ldr	x17, [x16, #768]
  4025e8:	add	x16, x16, #0x300
  4025ec:	br	x17

00000000004025f0 <fgets@plt>:
  4025f0:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  4025f4:	ldr	x17, [x16, #776]
  4025f8:	add	x16, x16, #0x308
  4025fc:	br	x17

0000000000402600 <__uflow@plt>:
  402600:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402604:	ldr	x17, [x16, #784]
  402608:	add	x16, x16, #0x310
  40260c:	br	x17

0000000000402610 <delete_module@plt>:
  402610:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402614:	ldr	x17, [x16, #792]
  402618:	add	x16, x16, #0x318
  40261c:	br	x17

0000000000402620 <__fxstatat@plt>:
  402620:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402624:	ldr	x17, [x16, #800]
  402628:	add	x16, x16, #0x320
  40262c:	br	x17

0000000000402630 <ferror@plt>:
  402630:	adrp	x16, 432000 <ferror@plt+0x2f9d0>
  402634:	ldr	x17, [x16, #808]
  402638:	add	x16, x16, #0x328
  40263c:	br	x17

Disassembly of section .text:

0000000000402640 <.text>:
  402640:	stp	x29, x30, [sp, #-64]!
  402644:	adrp	x2, 432000 <ferror@plt+0x2f9d0>
  402648:	mov	x29, sp
  40264c:	stp	x21, x22, [sp, #32]
  402650:	mov	w21, w0
  402654:	ldr	x0, [x2, #936]
  402658:	stp	x19, x20, [sp, #16]
  40265c:	mov	x20, x1
  402660:	adrp	x1, 417000 <ferror@plt+0x149d0>
  402664:	add	x1, x1, #0x528
  402668:	bl	402370 <strcmp@plt>
  40266c:	cbnz	w0, 4026d4 <ferror@plt+0xa4>
  402670:	mov	w19, w0
  402674:	mov	x1, x20
  402678:	mov	w0, w21
  40267c:	adrp	x3, 417000 <ferror@plt+0x149d0>
  402680:	adrp	x2, 417000 <ferror@plt+0x149d0>
  402684:	add	x3, x3, #0x630
  402688:	add	x2, x2, #0x690
  40268c:	mov	x4, #0x0                   	// #0
  402690:	bl	402350 <getopt_long@plt>
  402694:	cmn	w0, #0x1
  402698:	b.eq	40272c <ferror@plt+0xfc>  // b.none
  40269c:	cmp	w0, #0x56
  4026a0:	b.eq	4027f4 <ferror@plt+0x1c4>  // b.none
  4026a4:	cmp	w0, #0x68
  4026a8:	b.eq	402810 <ferror@plt+0x1e0>  // b.none
  4026ac:	cmp	w0, #0x3f
  4026b0:	b.eq	4027ec <ferror@plt+0x1bc>  // b.none
  4026b4:	adrp	x3, 432000 <ferror@plt+0x2f9d0>
  4026b8:	mov	w2, w0
  4026bc:	adrp	x1, 417000 <ferror@plt+0x149d0>
  4026c0:	mov	w19, #0x1                   	// #1
  4026c4:	ldr	x0, [x3, #904]
  4026c8:	add	x1, x1, #0x568
  4026cc:	bl	4025e0 <fprintf@plt>
  4026d0:	b	402718 <ferror@plt+0xe8>
  4026d4:	ldr	x0, [x20]
  4026d8:	adrp	x22, 417000 <ferror@plt+0x149d0>
  4026dc:	add	x22, x22, #0x600
  4026e0:	stp	x23, x24, [sp, #48]
  4026e4:	mov	x19, #0x0                   	// #0
  4026e8:	bl	402380 <basename@plt>
  4026ec:	mov	x23, x0
  4026f0:	ldr	x24, [x22, x19, lsl #3]
  4026f4:	mov	x1, x23
  4026f8:	add	x19, x19, #0x1
  4026fc:	ldr	x0, [x24]
  402700:	bl	402370 <strcmp@plt>
  402704:	cbz	w0, 4027a0 <ferror@plt+0x170>
  402708:	cmp	x19, #0x6
  40270c:	b.ne	4026f0 <ferror@plt+0xc0>  // b.any
  402710:	ldp	x23, x24, [sp, #48]
  402714:	mov	w19, #0xfffffffe            	// #-2
  402718:	mov	w0, w19
  40271c:	ldp	x19, x20, [sp, #16]
  402720:	ldp	x21, x22, [sp, #32]
  402724:	ldp	x29, x30, [sp], #64
  402728:	ret
  40272c:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  402730:	ldr	w0, [x0, #920]
  402734:	cmp	w21, w0
  402738:	b.le	402820 <ferror@plt+0x1f0>
  40273c:	stp	x23, x24, [sp, #48]
  402740:	adrp	x23, 417000 <ferror@plt+0x149d0>
  402744:	add	x23, x23, #0x5e8
  402748:	ldr	x24, [x20, w0, sxtw #3]
  40274c:	mov	x19, #0x0                   	// #0
  402750:	ldr	x22, [x23, x19, lsl #3]
  402754:	mov	x1, x24
  402758:	add	x19, x19, #0x1
  40275c:	ldr	x0, [x22]
  402760:	bl	402370 <strcmp@plt>
  402764:	cbz	w0, 4027c4 <ferror@plt+0x194>
  402768:	cmp	x19, #0x3
  40276c:	b.ne	402750 <ferror@plt+0x120>  // b.any
  402770:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  402774:	mov	x2, x24
  402778:	adrp	x1, 417000 <ferror@plt+0x149d0>
  40277c:	add	x1, x1, #0x5b0
  402780:	ldr	x0, [x0, #904]
  402784:	bl	4025e0 <fprintf@plt>
  402788:	ldp	x23, x24, [sp, #48]
  40278c:	mov	x1, x20
  402790:	mov	w0, w21
  402794:	mov	w19, #0x1                   	// #1
  402798:	bl	402950 <ferror@plt+0x320>
  40279c:	b	402718 <ferror@plt+0xe8>
  4027a0:	mov	x1, x20
  4027a4:	mov	w0, w21
  4027a8:	ldr	x2, [x24, #8]
  4027ac:	ldp	x19, x20, [sp, #16]
  4027b0:	mov	x16, x2
  4027b4:	ldp	x21, x22, [sp, #32]
  4027b8:	ldp	x23, x24, [sp, #48]
  4027bc:	ldp	x29, x30, [sp], #64
  4027c0:	br	x16
  4027c4:	ldr	x2, [x22, #8]
  4027c8:	sub	w21, w21, #0x1
  4027cc:	add	x20, x20, #0x8
  4027d0:	mov	w0, w21
  4027d4:	mov	x1, x20
  4027d8:	blr	x2
  4027dc:	mov	w19, w0
  4027e0:	tbnz	w0, #31, 402770 <ferror@plt+0x140>
  4027e4:	ldp	x23, x24, [sp, #48]
  4027e8:	b	402718 <ferror@plt+0xe8>
  4027ec:	mov	w19, #0x1                   	// #1
  4027f0:	b	402718 <ferror@plt+0xe8>
  4027f4:	adrp	x0, 417000 <ferror@plt+0x149d0>
  4027f8:	add	x0, x0, #0x530
  4027fc:	bl	402310 <puts@plt>
  402800:	adrp	x0, 417000 <ferror@plt+0x149d0>
  402804:	add	x0, x0, #0x540
  402808:	bl	402310 <puts@plt>
  40280c:	b	402718 <ferror@plt+0xe8>
  402810:	mov	x1, x20
  402814:	mov	w0, w21
  402818:	bl	402950 <ferror@plt+0x320>
  40281c:	b	402718 <ferror@plt+0xe8>
  402820:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  402824:	adrp	x0, 417000 <ferror@plt+0x149d0>
  402828:	mov	x2, #0x10                  	// #16
  40282c:	add	x0, x0, #0x598
  402830:	ldr	x3, [x1, #904]
  402834:	mov	x1, #0x1                   	// #1
  402838:	bl	402440 <fwrite@plt>
  40283c:	b	40278c <ferror@plt+0x15c>
  402840:	mov	x29, #0x0                   	// #0
  402844:	mov	x30, #0x0                   	// #0
  402848:	mov	x5, x0
  40284c:	ldr	x1, [sp]
  402850:	add	x2, sp, #0x8
  402854:	mov	x6, sp
  402858:	movz	x0, #0x0, lsl #48
  40285c:	movk	x0, #0x0, lsl #32
  402860:	movk	x0, #0x40, lsl #16
  402864:	movk	x0, #0x2640
  402868:	movz	x3, #0x0, lsl #48
  40286c:	movk	x3, #0x0, lsl #32
  402870:	movk	x3, #0x41, lsl #16
  402874:	movk	x3, #0x7350
  402878:	movz	x4, #0x0, lsl #48
  40287c:	movk	x4, #0x0, lsl #32
  402880:	movk	x4, #0x41, lsl #16
  402884:	movk	x4, #0x73d0
  402888:	bl	4021d0 <__libc_start_main@plt>
  40288c:	bl	4022f0 <abort@plt>
  402890:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  402894:	ldr	x0, [x0, #4064]
  402898:	cbz	x0, 4028a0 <ferror@plt+0x270>
  40289c:	b	4022b0 <__gmon_start__@plt>
  4028a0:	ret
  4028a4:	nop
  4028a8:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  4028ac:	add	x0, x0, #0x388
  4028b0:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  4028b4:	add	x1, x1, #0x388
  4028b8:	cmp	x1, x0
  4028bc:	b.eq	4028d4 <ferror@plt+0x2a4>  // b.none
  4028c0:	adrp	x1, 417000 <ferror@plt+0x149d0>
  4028c4:	ldr	x1, [x1, #1000]
  4028c8:	cbz	x1, 4028d4 <ferror@plt+0x2a4>
  4028cc:	mov	x16, x1
  4028d0:	br	x16
  4028d4:	ret
  4028d8:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  4028dc:	add	x0, x0, #0x388
  4028e0:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  4028e4:	add	x1, x1, #0x388
  4028e8:	sub	x1, x1, x0
  4028ec:	lsr	x2, x1, #63
  4028f0:	add	x1, x2, x1, asr #3
  4028f4:	cmp	xzr, x1, asr #1
  4028f8:	asr	x1, x1, #1
  4028fc:	b.eq	402914 <ferror@plt+0x2e4>  // b.none
  402900:	adrp	x2, 417000 <ferror@plt+0x149d0>
  402904:	ldr	x2, [x2, #1008]
  402908:	cbz	x2, 402914 <ferror@plt+0x2e4>
  40290c:	mov	x16, x2
  402910:	br	x16
  402914:	ret
  402918:	stp	x29, x30, [sp, #-32]!
  40291c:	mov	x29, sp
  402920:	str	x19, [sp, #16]
  402924:	adrp	x19, 432000 <ferror@plt+0x2f9d0>
  402928:	ldrb	w0, [x19, #944]
  40292c:	cbnz	w0, 40293c <ferror@plt+0x30c>
  402930:	bl	4028a8 <ferror@plt+0x278>
  402934:	mov	w0, #0x1                   	// #1
  402938:	strb	w0, [x19, #944]
  40293c:	ldr	x19, [sp, #16]
  402940:	ldp	x29, x30, [sp], #32
  402944:	ret
  402948:	b	4028d8 <ferror@plt+0x2a8>
  40294c:	nop
  402950:	stp	x29, x30, [sp, #-48]!
  402954:	mov	x29, sp
  402958:	ldr	x0, [x1]
  40295c:	stp	x19, x20, [sp, #16]
  402960:	mov	x19, #0x0                   	// #0
  402964:	str	x21, [sp, #32]
  402968:	adrp	x20, 417000 <ferror@plt+0x149d0>
  40296c:	bl	402380 <basename@plt>
  402970:	mov	x1, x0
  402974:	adrp	x0, 417000 <ferror@plt+0x149d0>
  402978:	add	x0, x0, #0x410
  40297c:	bl	402560 <printf@plt>
  402980:	adrp	x21, 417000 <ferror@plt+0x149d0>
  402984:	adrp	x2, 417000 <ferror@plt+0x149d0>
  402988:	adrp	x1, 417000 <ferror@plt+0x149d0>
  40298c:	add	x20, x20, #0x5e8
  402990:	add	x2, x2, #0x3f8
  402994:	add	x1, x1, #0x5d0
  402998:	add	x21, x21, #0x4d0
  40299c:	add	x19, x19, #0x1
  4029a0:	cbz	x2, 4029b0 <ferror@plt+0x380>
  4029a4:	ldr	x1, [x1]
  4029a8:	mov	x0, x21
  4029ac:	bl	402560 <printf@plt>
  4029b0:	cmp	x19, #0x3
  4029b4:	b.eq	4029d0 <ferror@plt+0x3a0>  // b.none
  4029b8:	ldr	x1, [x20, x19, lsl #3]
  4029bc:	add	x19, x19, #0x1
  4029c0:	ldr	x2, [x1, #16]
  4029c4:	cbnz	x2, 4029a4 <ferror@plt+0x374>
  4029c8:	cmp	x19, #0x3
  4029cc:	b.ne	4029b8 <ferror@plt+0x388>  // b.any
  4029d0:	adrp	x0, 417000 <ferror@plt+0x149d0>
  4029d4:	add	x0, x0, #0x4e0
  4029d8:	bl	402310 <puts@plt>
  4029dc:	adrp	x20, 417000 <ferror@plt+0x149d0>
  4029e0:	adrp	x1, 417000 <ferror@plt+0x149d0>
  4029e4:	adrp	x21, 417000 <ferror@plt+0x149d0>
  4029e8:	add	x1, x1, #0x778
  4029ec:	add	x20, x20, #0x4d0
  4029f0:	add	x21, x21, #0x600
  4029f4:	mov	x19, #0x0                   	// #0
  4029f8:	b	402a00 <ferror@plt+0x3d0>
  4029fc:	ldr	x1, [x21, x19, lsl #3]
  402a00:	add	x19, x19, #0x1
  402a04:	ldr	x2, [x1, #16]
  402a08:	mov	x0, x20
  402a0c:	cbz	x2, 402a18 <ferror@plt+0x3e8>
  402a10:	ldr	x1, [x1]
  402a14:	bl	402560 <printf@plt>
  402a18:	cmp	x19, #0x6
  402a1c:	b.ne	4029fc <ferror@plt+0x3cc>  // b.any
  402a20:	mov	w0, #0x0                   	// #0
  402a24:	ldp	x19, x20, [sp, #16]
  402a28:	ldr	x21, [sp, #32]
  402a2c:	ldp	x29, x30, [sp], #48
  402a30:	ret
  402a34:	nop
  402a38:	stp	x29, x30, [sp, #-112]!
  402a3c:	cmp	w0, #0x1
  402a40:	mov	x29, sp
  402a44:	str	xzr, [sp, #96]
  402a48:	b.eq	402a70 <ferror@plt+0x440>  // b.none
  402a4c:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  402a50:	adrp	x3, 417000 <ferror@plt+0x149d0>
  402a54:	ldr	x2, [x1]
  402a58:	add	x1, x3, #0x698
  402a5c:	ldr	x0, [x0, #904]
  402a60:	bl	4025e0 <fprintf@plt>
  402a64:	mov	w0, #0x1                   	// #1
  402a68:	ldp	x29, x30, [sp], #112
  402a6c:	ret
  402a70:	add	x1, sp, #0x60
  402a74:	stp	x19, x20, [sp, #16]
  402a78:	mov	w19, w0
  402a7c:	mov	x0, #0x0                   	// #0
  402a80:	str	x27, [sp, #80]
  402a84:	bl	40c2f0 <ferror@plt+0x9cc0>
  402a88:	mov	x27, x0
  402a8c:	cbz	x0, 402bdc <ferror@plt+0x5ac>
  402a90:	add	x1, sp, #0x68
  402a94:	bl	412320 <ferror@plt+0xfcf0>
  402a98:	tbnz	w0, #31, 402c08 <ferror@plt+0x5d8>
  402a9c:	adrp	x0, 417000 <ferror@plt+0x149d0>
  402aa0:	add	x0, x0, #0x6f8
  402aa4:	stp	x25, x26, [sp, #64]
  402aa8:	bl	402310 <puts@plt>
  402aac:	ldr	x25, [sp, #104]
  402ab0:	cbz	x25, 402bb4 <ferror@plt+0x584>
  402ab4:	adrp	x26, 417000 <ferror@plt+0x149d0>
  402ab8:	add	x26, x26, #0x720
  402abc:	stp	x21, x22, [sp, #32]
  402ac0:	adrp	x21, 432000 <ferror@plt+0x2f9d0>
  402ac4:	add	x21, x21, #0x3a0
  402ac8:	stp	x23, x24, [sp, #48]
  402acc:	nop
  402ad0:	mov	x0, x25
  402ad4:	bl	4116c8 <ferror@plt+0xf098>
  402ad8:	mov	x24, x0
  402adc:	bl	4116d8 <ferror@plt+0xf0a8>
  402ae0:	mov	x19, x0
  402ae4:	mov	x0, x24
  402ae8:	bl	412fc8 <ferror@plt+0x10998>
  402aec:	mov	w20, w0
  402af0:	mov	x0, x24
  402af4:	bl	412c88 <ferror@plt+0x10658>
  402af8:	mov	x2, x0
  402afc:	mov	x1, x19
  402b00:	mov	w3, w20
  402b04:	mov	x0, x26
  402b08:	bl	402560 <printf@plt>
  402b0c:	mov	x0, x24
  402b10:	mov	w22, #0x1                   	// #1
  402b14:	bl	4130e8 <ferror@plt+0x10ab8>
  402b18:	mov	x23, x0
  402b1c:	mov	x19, x0
  402b20:	cbz	x0, 402b78 <ferror@plt+0x548>
  402b24:	nop
  402b28:	mov	x0, x19
  402b2c:	bl	4116c8 <ferror@plt+0xf098>
  402b30:	mov	x20, x0
  402b34:	mov	w0, #0x2c                  	// #44
  402b38:	ldr	x1, [x21]
  402b3c:	cbz	w22, 402b44 <ferror@plt+0x514>
  402b40:	mov	w0, #0x20                  	// #32
  402b44:	bl	4020c0 <putc@plt>
  402b48:	mov	w22, #0x0                   	// #0
  402b4c:	mov	x0, x20
  402b50:	bl	4116d8 <ferror@plt+0xf0a8>
  402b54:	ldr	x1, [x21]
  402b58:	bl	402030 <fputs@plt>
  402b5c:	mov	x0, x20
  402b60:	bl	411270 <ferror@plt+0xec40>
  402b64:	mov	x1, x19
  402b68:	mov	x0, x23
  402b6c:	bl	40d1f0 <ferror@plt+0xabc0>
  402b70:	mov	x19, x0
  402b74:	cbnz	x0, 402b28 <ferror@plt+0x4f8>
  402b78:	ldr	x1, [x21]
  402b7c:	mov	w0, #0xa                   	// #10
  402b80:	bl	4020c0 <putc@plt>
  402b84:	mov	x0, x23
  402b88:	bl	410f08 <ferror@plt+0xe8d8>
  402b8c:	mov	x0, x24
  402b90:	bl	411270 <ferror@plt+0xec40>
  402b94:	ldr	x0, [sp, #104]
  402b98:	mov	x1, x25
  402b9c:	bl	40d1f0 <ferror@plt+0xabc0>
  402ba0:	mov	x25, x0
  402ba4:	cbnz	x0, 402ad0 <ferror@plt+0x4a0>
  402ba8:	ldp	x21, x22, [sp, #32]
  402bac:	ldp	x23, x24, [sp, #48]
  402bb0:	ldr	x25, [sp, #104]
  402bb4:	mov	x0, x25
  402bb8:	bl	410f08 <ferror@plt+0xe8d8>
  402bbc:	mov	x0, x27
  402bc0:	bl	40cd80 <ferror@plt+0xa750>
  402bc4:	mov	w0, #0x0                   	// #0
  402bc8:	ldp	x19, x20, [sp, #16]
  402bcc:	ldp	x25, x26, [sp, #64]
  402bd0:	ldr	x27, [sp, #80]
  402bd4:	ldp	x29, x30, [sp], #112
  402bd8:	ret
  402bdc:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  402be0:	adrp	x0, 417000 <ferror@plt+0x149d0>
  402be4:	mov	x2, #0x1a                  	// #26
  402be8:	add	x0, x0, #0x6a8
  402bec:	ldr	x3, [x1, #904]
  402bf0:	mov	x1, #0x1                   	// #1
  402bf4:	bl	402440 <fwrite@plt>
  402bf8:	mov	w0, w19
  402bfc:	ldp	x19, x20, [sp, #16]
  402c00:	ldr	x27, [sp, #80]
  402c04:	b	402a68 <ferror@plt+0x438>
  402c08:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  402c0c:	neg	w0, w0
  402c10:	ldr	x20, [x1, #904]
  402c14:	bl	402270 <strerror@plt>
  402c18:	adrp	x1, 417000 <ferror@plt+0x149d0>
  402c1c:	mov	x2, x0
  402c20:	add	x1, x1, #0x6c8
  402c24:	mov	x0, x20
  402c28:	bl	4025e0 <fprintf@plt>
  402c2c:	mov	x0, x27
  402c30:	bl	40cd80 <ferror@plt+0xa750>
  402c34:	mov	w0, w19
  402c38:	ldp	x19, x20, [sp, #16]
  402c3c:	ldr	x27, [sp, #80]
  402c40:	ldp	x29, x30, [sp], #112
  402c44:	ret
  402c48:	stp	x29, x30, [sp, #-272]!
  402c4c:	mov	x29, sp
  402c50:	stp	x19, x20, [sp, #16]
  402c54:	mov	x19, x1
  402c58:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  402c5c:	stp	x21, x22, [sp, #32]
  402c60:	mov	w22, w0
  402c64:	adrp	x21, 417000 <ferror@plt+0x149d0>
  402c68:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  402c6c:	add	x21, x21, #0xb30
  402c70:	stp	x23, x24, [sp, #48]
  402c74:	adrp	x23, 417000 <ferror@plt+0x149d0>
  402c78:	add	x24, x0, #0x330
  402c7c:	add	x23, x23, #0xa70
  402c80:	stp	x25, x26, [sp, #64]
  402c84:	add	x25, x1, #0x3b4
  402c88:	mov	w20, #0x0                   	// #0
  402c8c:	mov	w26, #0x1                   	// #1
  402c90:	str	xzr, [sp, #128]
  402c94:	add	x4, sp, #0x90
  402c98:	mov	x3, x23
  402c9c:	mov	x2, x21
  402ca0:	mov	x1, x19
  402ca4:	mov	w0, w22
  402ca8:	str	wzr, [sp, #144]
  402cac:	bl	402350 <getopt_long@plt>
  402cb0:	cmn	w0, #0x1
  402cb4:	b.eq	402dcc <ferror@plt+0x79c>  // b.none
  402cb8:	cmp	w0, #0x68
  402cbc:	b.eq	402d24 <ferror@plt+0x6f4>  // b.none
  402cc0:	b.gt	402cdc <ferror@plt+0x6ac>
  402cc4:	cmp	w0, #0x56
  402cc8:	b.eq	402d94 <ferror@plt+0x764>  // b.none
  402ccc:	cmp	w0, #0x66
  402cd0:	b.ne	402cfc <ferror@plt+0x6cc>  // b.any
  402cd4:	mov	w20, #0x200                 	// #512
  402cd8:	b	402c94 <ferror@plt+0x664>
  402cdc:	cmp	w0, #0x73
  402ce0:	b.eq	402d58 <ferror@plt+0x728>  // b.none
  402ce4:	cmp	w0, #0x76
  402ce8:	b.ne	402d60 <ferror@plt+0x730>  // b.any
  402cec:	ldr	w0, [x24]
  402cf0:	add	w0, w0, #0x1
  402cf4:	str	w0, [x24]
  402cf8:	b	402c94 <ferror@plt+0x664>
  402cfc:	cmp	w0, #0x3f
  402d00:	mov	w19, #0x1                   	// #1
  402d04:	b.ne	402d60 <ferror@plt+0x730>  // b.any
  402d08:	mov	w0, w19
  402d0c:	ldp	x19, x20, [sp, #16]
  402d10:	ldp	x21, x22, [sp, #32]
  402d14:	ldp	x23, x24, [sp, #48]
  402d18:	ldp	x25, x26, [sp, #64]
  402d1c:	ldp	x29, x30, [sp], #272
  402d20:	ret
  402d24:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  402d28:	mov	w19, #0x0                   	// #0
  402d2c:	adrp	x0, 417000 <ferror@plt+0x149d0>
  402d30:	add	x0, x0, #0x7a8
  402d34:	ldr	x1, [x1, #936]
  402d38:	bl	402560 <printf@plt>
  402d3c:	mov	w0, w19
  402d40:	ldp	x19, x20, [sp, #16]
  402d44:	ldp	x21, x22, [sp, #32]
  402d48:	ldp	x23, x24, [sp, #48]
  402d4c:	ldp	x25, x26, [sp, #64]
  402d50:	ldp	x29, x30, [sp], #272
  402d54:	ret
  402d58:	str	w26, [x25]
  402d5c:	b	402c94 <ferror@plt+0x664>
  402d60:	mov	w2, w0
  402d64:	mov	w19, #0x1                   	// #1
  402d68:	mov	w0, #0x3                   	// #3
  402d6c:	adrp	x1, 417000 <ferror@plt+0x149d0>
  402d70:	add	x1, x1, #0x928
  402d74:	bl	40a228 <ferror@plt+0x7bf8>
  402d78:	mov	w0, w19
  402d7c:	ldp	x19, x20, [sp, #16]
  402d80:	ldp	x21, x22, [sp, #32]
  402d84:	ldp	x23, x24, [sp, #48]
  402d88:	ldp	x25, x26, [sp, #64]
  402d8c:	ldp	x29, x30, [sp], #272
  402d90:	ret
  402d94:	adrp	x0, 417000 <ferror@plt+0x149d0>
  402d98:	add	x0, x0, #0x530
  402d9c:	bl	402310 <puts@plt>
  402da0:	mov	w19, #0x0                   	// #0
  402da4:	adrp	x0, 417000 <ferror@plt+0x149d0>
  402da8:	add	x0, x0, #0x540
  402dac:	bl	402310 <puts@plt>
  402db0:	mov	w0, w19
  402db4:	ldp	x19, x20, [sp, #16]
  402db8:	ldp	x21, x22, [sp, #32]
  402dbc:	ldp	x23, x24, [sp, #48]
  402dc0:	ldp	x25, x26, [sp, #64]
  402dc4:	ldp	x29, x30, [sp], #272
  402dc8:	ret
  402dcc:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  402dd0:	adrp	x21, 432000 <ferror@plt+0x2f9d0>
  402dd4:	ldr	w0, [x0, #948]
  402dd8:	cmp	w0, #0x0
  402ddc:	cset	w0, ne  // ne = any
  402de0:	bl	40a1e8 <ferror@plt+0x7bb8>
  402de4:	ldr	w0, [x21, #920]
  402de8:	cmp	w0, w22
  402dec:	b.ge	402f28 <ferror@plt+0x8f8>  // b.tcont
  402df0:	add	x1, sp, #0x80
  402df4:	mov	x0, #0x0                   	// #0
  402df8:	bl	40c2f0 <ferror@plt+0x9cc0>
  402dfc:	mov	x23, x0
  402e00:	cbz	x0, 402f74 <ferror@plt+0x944>
  402e04:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  402e08:	ldr	w1, [x1, #816]
  402e0c:	bl	40a360 <ferror@plt+0x7d30>
  402e10:	ldr	w0, [x21, #920]
  402e14:	cmp	w22, w0
  402e18:	b.le	403028 <ferror@plt+0x9f8>
  402e1c:	sxtw	x21, w0
  402e20:	mvn	w0, w0
  402e24:	add	w22, w0, w22
  402e28:	adrp	x25, 417000 <ferror@plt+0x149d0>
  402e2c:	add	x0, x21, #0x1
  402e30:	add	x25, x25, #0xa18
  402e34:	add	x22, x22, x0
  402e38:	adrp	x26, 417000 <ferror@plt+0x149d0>
  402e3c:	mov	w24, #0x0                   	// #0
  402e40:	add	x0, x26, #0xa00
  402e44:	stp	x27, x28, [sp, #80]
  402e48:	str	x0, [sp, #112]
  402e4c:	nop
  402e50:	ldr	x27, [x19, x21, lsl #3]
  402e54:	add	x2, sp, #0x90
  402e58:	mov	w0, #0x0                   	// #0
  402e5c:	mov	x1, x27
  402e60:	bl	4025b0 <__xstat@plt>
  402e64:	add	x2, sp, #0x88
  402e68:	mov	x1, x27
  402e6c:	cbnz	w0, 402ef8 <ferror@plt+0x8c8>
  402e70:	mov	x0, x23
  402e74:	bl	410ce8 <ferror@plt+0xe6b8>
  402e78:	tbnz	w0, #31, 402f44 <ferror@plt+0x914>
  402e7c:	ldr	x28, [sp, #136]
  402e80:	cbnz	w20, 402eb8 <ferror@plt+0x888>
  402e84:	mov	x0, x28
  402e88:	bl	412588 <ferror@plt+0xff58>
  402e8c:	cmp	w0, #0x0
  402e90:	cbz	w0, 403050 <ferror@plt+0xa20>
  402e94:	mov	x0, x28
  402e98:	b.lt	403030 <ferror@plt+0xa00>  // b.tstop
  402e9c:	bl	4130e8 <ferror@plt+0x10ab8>
  402ea0:	mov	x26, x0
  402ea4:	mov	x0, x28
  402ea8:	cbnz	x26, 402f90 <ferror@plt+0x960>
  402eac:	bl	412fc8 <ferror@plt+0x10998>
  402eb0:	cbnz	w0, 403074 <ferror@plt+0xa44>
  402eb4:	ldr	x28, [sp, #136]
  402eb8:	mov	x0, x28
  402ebc:	mov	w1, w20
  402ec0:	bl	4117d8 <ferror@plt+0xf1a8>
  402ec4:	tbnz	w0, #31, 402f04 <ferror@plt+0x8d4>
  402ec8:	ldr	x0, [sp, #136]
  402ecc:	add	x21, x21, #0x1
  402ed0:	bl	411270 <ferror@plt+0xec40>
  402ed4:	cmp	x21, x22
  402ed8:	b.ne	402e50 <ferror@plt+0x820>  // b.any
  402edc:	ldp	x27, x28, [sp, #80]
  402ee0:	cmp	w24, #0x0
  402ee4:	cset	w19, ne  // ne = any
  402ee8:	mov	x0, x23
  402eec:	bl	40cd80 <ferror@plt+0xa750>
  402ef0:	bl	40a210 <ferror@plt+0x7be0>
  402ef4:	b	402d08 <ferror@plt+0x6d8>
  402ef8:	mov	x0, x23
  402efc:	bl	410b90 <ferror@plt+0xe560>
  402f00:	b	402e78 <ferror@plt+0x848>
  402f04:	neg	w0, w0
  402f08:	bl	402270 <strerror@plt>
  402f0c:	add	w24, w24, #0x1
  402f10:	mov	x3, x0
  402f14:	mov	x2, x27
  402f18:	mov	x1, x25
  402f1c:	mov	w0, #0x3                   	// #3
  402f20:	bl	40a228 <ferror@plt+0x7bf8>
  402f24:	b	402ec8 <ferror@plt+0x898>
  402f28:	adrp	x1, 417000 <ferror@plt+0x149d0>
  402f2c:	add	x1, x1, #0x950
  402f30:	mov	w0, #0x3                   	// #3
  402f34:	mov	w19, #0x1                   	// #1
  402f38:	bl	40a228 <ferror@plt+0x7bf8>
  402f3c:	bl	40a210 <ferror@plt+0x7be0>
  402f40:	b	402d08 <ferror@plt+0x6d8>
  402f44:	neg	w0, w0
  402f48:	bl	402270 <strerror@plt>
  402f4c:	mov	x2, x27
  402f50:	mov	x3, x0
  402f54:	adrp	x1, 417000 <ferror@plt+0x149d0>
  402f58:	mov	w0, #0x3                   	// #3
  402f5c:	add	x1, x1, #0x980
  402f60:	bl	40a228 <ferror@plt+0x7bf8>
  402f64:	cmp	w24, #0x0
  402f68:	cset	w19, ne  // ne = any
  402f6c:	ldp	x27, x28, [sp, #80]
  402f70:	b	402ee8 <ferror@plt+0x8b8>
  402f74:	adrp	x1, 417000 <ferror@plt+0x149d0>
  402f78:	add	x1, x1, #0x968
  402f7c:	mov	w0, #0x3                   	// #3
  402f80:	mov	w19, #0x1                   	// #1
  402f84:	bl	40a228 <ferror@plt+0x7bf8>
  402f88:	bl	40a210 <ferror@plt+0x7be0>
  402f8c:	b	402d08 <ferror@plt+0x6d8>
  402f90:	bl	4116d8 <ferror@plt+0xf0a8>
  402f94:	mov	x28, x26
  402f98:	mov	x2, x0
  402f9c:	adrp	x1, 417000 <ferror@plt+0x149d0>
  402fa0:	mov	w0, #0x3                   	// #3
  402fa4:	add	x1, x1, #0x9e0
  402fa8:	bl	40a228 <ferror@plt+0x7bf8>
  402fac:	adrp	x27, 417000 <ferror@plt+0x149d0>
  402fb0:	add	x0, x27, #0x9f8
  402fb4:	str	x0, [sp, #120]
  402fb8:	mov	x0, x28
  402fbc:	bl	4116c8 <ferror@plt+0xf098>
  402fc0:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  402fc4:	add	x1, x1, #0x388
  402fc8:	mov	x27, x0
  402fcc:	ldr	x6, [x1]
  402fd0:	str	x6, [sp, #104]
  402fd4:	bl	4116d8 <ferror@plt+0xf0a8>
  402fd8:	mov	x2, x0
  402fdc:	ldr	x6, [sp, #104]
  402fe0:	ldr	x1, [sp, #120]
  402fe4:	mov	x0, x6
  402fe8:	bl	4025e0 <fprintf@plt>
  402fec:	mov	x0, x27
  402ff0:	bl	411270 <ferror@plt+0xec40>
  402ff4:	mov	x1, x28
  402ff8:	mov	x0, x26
  402ffc:	bl	40d1f0 <ferror@plt+0xabc0>
  403000:	mov	x28, x0
  403004:	cbnz	x0, 402fb8 <ferror@plt+0x988>
  403008:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  40300c:	add	w24, w24, #0x1
  403010:	ldr	x1, [x0, #904]
  403014:	mov	w0, #0xa                   	// #10
  403018:	bl	402100 <fputc@plt>
  40301c:	mov	x0, x26
  403020:	bl	410f08 <ferror@plt+0xe8d8>
  403024:	b	402ec8 <ferror@plt+0x898>
  403028:	mov	w19, #0x0                   	// #0
  40302c:	b	402ee8 <ferror@plt+0x8b8>
  403030:	bl	4116d8 <ferror@plt+0xf0a8>
  403034:	add	w24, w24, #0x1
  403038:	mov	x2, x0
  40303c:	adrp	x1, 417000 <ferror@plt+0x149d0>
  403040:	mov	w0, #0x3                   	// #3
  403044:	add	x1, x1, #0x9b8
  403048:	bl	40a228 <ferror@plt+0x7bf8>
  40304c:	b	402ec8 <ferror@plt+0x898>
  403050:	mov	x0, x28
  403054:	bl	4116d8 <ferror@plt+0xf0a8>
  403058:	adrp	x1, 417000 <ferror@plt+0x149d0>
  40305c:	mov	x2, x0
  403060:	add	x1, x1, #0x9a0
  403064:	mov	w0, #0x3                   	// #3
  403068:	add	w24, w24, #0x1
  40306c:	bl	40a228 <ferror@plt+0x7bf8>
  403070:	b	402ec8 <ferror@plt+0x898>
  403074:	mov	x0, x28
  403078:	bl	4116d8 <ferror@plt+0xf0a8>
  40307c:	ldr	x1, [sp, #112]
  403080:	mov	x2, x0
  403084:	add	w24, w24, #0x1
  403088:	mov	w0, #0x3                   	// #3
  40308c:	bl	40a228 <ferror@plt+0x7bf8>
  403090:	b	402ec8 <ferror@plt+0x898>
  403094:	nop
  403098:	stp	x29, x30, [sp, #-128]!
  40309c:	mov	x29, sp
  4030a0:	stp	x19, x20, [sp, #16]
  4030a4:	mov	w19, w0
  4030a8:	mov	x20, x1
  4030ac:	stp	x21, x22, [sp, #32]
  4030b0:	adrp	x22, 417000 <ferror@plt+0x149d0>
  4030b4:	adrp	x21, 417000 <ferror@plt+0x149d0>
  4030b8:	add	x22, x22, #0xcf0
  4030bc:	add	x21, x21, #0xd50
  4030c0:	stp	x23, x24, [sp, #48]
  4030c4:	mov	w23, #0x0                   	// #0
  4030c8:	str	xzr, [sp, #120]
  4030cc:	mov	x2, x21
  4030d0:	add	x4, sp, #0x70
  4030d4:	mov	x3, x22
  4030d8:	mov	x1, x20
  4030dc:	mov	w0, w19
  4030e0:	str	wzr, [sp, #112]
  4030e4:	bl	402350 <getopt_long@plt>
  4030e8:	mov	w2, w0
  4030ec:	cmn	w0, #0x1
  4030f0:	b.eq	4031b8 <ferror@plt+0xb88>  // b.none
  4030f4:	cmp	w0, #0x66
  4030f8:	b.eq	403188 <ferror@plt+0xb58>  // b.none
  4030fc:	b.gt	403144 <ferror@plt+0xb14>
  403100:	cmp	w0, #0x3f
  403104:	mov	w0, #0x1                   	// #1
  403108:	b.eq	403130 <ferror@plt+0xb00>  // b.none
  40310c:	cmp	w2, #0x56
  403110:	b.ne	403190 <ferror@plt+0xb60>  // b.any
  403114:	adrp	x0, 417000 <ferror@plt+0x149d0>
  403118:	add	x0, x0, #0x530
  40311c:	bl	402310 <puts@plt>
  403120:	adrp	x0, 417000 <ferror@plt+0x149d0>
  403124:	add	x0, x0, #0x540
  403128:	bl	402310 <puts@plt>
  40312c:	mov	w0, #0x0                   	// #0
  403130:	ldp	x19, x20, [sp, #16]
  403134:	ldp	x21, x22, [sp, #32]
  403138:	ldp	x23, x24, [sp, #48]
  40313c:	ldp	x29, x30, [sp], #128
  403140:	ret
  403144:	cmp	w0, #0x70
  403148:	b.eq	4030cc <ferror@plt+0xa9c>  // b.none
  40314c:	cmp	w0, #0x73
  403150:	b.eq	4030cc <ferror@plt+0xa9c>  // b.none
  403154:	cmp	w0, #0x68
  403158:	b.ne	403190 <ferror@plt+0xb60>  // b.any
  40315c:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  403160:	adrp	x0, 417000 <ferror@plt+0x149d0>
  403164:	add	x0, x0, #0xbc0
  403168:	ldr	x1, [x1, #936]
  40316c:	bl	402560 <printf@plt>
  403170:	mov	w0, #0x0                   	// #0
  403174:	ldp	x19, x20, [sp, #16]
  403178:	ldp	x21, x22, [sp, #32]
  40317c:	ldp	x23, x24, [sp, #48]
  403180:	ldp	x29, x30, [sp], #128
  403184:	ret
  403188:	mov	w23, #0x3                   	// #3
  40318c:	b	4030cc <ferror@plt+0xa9c>
  403190:	mov	w0, #0x3                   	// #3
  403194:	adrp	x1, 417000 <ferror@plt+0x149d0>
  403198:	add	x1, x1, #0x928
  40319c:	bl	40a228 <ferror@plt+0x7bf8>
  4031a0:	mov	w0, #0x1                   	// #1
  4031a4:	ldp	x19, x20, [sp, #16]
  4031a8:	ldp	x21, x22, [sp, #32]
  4031ac:	ldp	x23, x24, [sp, #48]
  4031b0:	ldp	x29, x30, [sp], #128
  4031b4:	ret
  4031b8:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  4031bc:	ldr	w0, [x0, #920]
  4031c0:	cmp	w0, w19
  4031c4:	b.ge	403304 <ferror@plt+0xcd4>  // b.tcont
  4031c8:	sxtw	x1, w0
  4031cc:	ldr	x3, [x20, x1, lsl #3]
  4031d0:	str	x3, [sp, #104]
  4031d4:	ldrb	w2, [x3]
  4031d8:	cmp	w2, #0x2d
  4031dc:	b.ne	403200 <ferror@plt+0xbd0>  // b.any
  4031e0:	ldrb	w2, [x3, #1]
  4031e4:	cbnz	w2, 403200 <ferror@plt+0xbd0>
  4031e8:	mov	w0, #0x3                   	// #3
  4031ec:	adrp	x1, 417000 <ferror@plt+0x149d0>
  4031f0:	add	x1, x1, #0xc50
  4031f4:	bl	40a228 <ferror@plt+0x7bf8>
  4031f8:	mov	w0, #0x1                   	// #1
  4031fc:	b	403130 <ferror@plt+0xb00>
  403200:	stp	x27, x28, [sp, #80]
  403204:	add	w28, w0, #0x1
  403208:	cmp	w19, w28
  40320c:	b.le	4033cc <ferror@plt+0xd9c>
  403210:	sub	w19, w19, w0
  403214:	add	x1, x1, #0x2
  403218:	sub	w19, w19, #0x2
  40321c:	sxtw	x28, w28
  403220:	add	x19, x19, x1
  403224:	mov	x22, #0x0                   	// #0
  403228:	mov	w27, #0x20                  	// #32
  40322c:	stp	x25, x26, [sp, #64]
  403230:	mov	x25, #0x0                   	// #0
  403234:	b	403260 <ferror@plt+0xc30>
  403238:	add	x0, x0, x1
  40323c:	strb	w27, [x22, x25]
  403240:	add	x25, x24, x1
  403244:	mov	x2, x24
  403248:	mov	x1, x21
  40324c:	bl	401fe0 <memcpy@plt>
  403250:	strb	wzr, [x22, x25]
  403254:	add	x28, x28, #0x1
  403258:	cmp	x19, x28
  40325c:	b.eq	40329c <ferror@plt+0xc6c>  // b.none
  403260:	ldr	x21, [x20, x28, lsl #3]
  403264:	mov	x26, x22
  403268:	mov	x0, x21
  40326c:	bl	402020 <strlen@plt>
  403270:	mov	x24, x0
  403274:	mov	x0, x22
  403278:	add	x1, x25, x24
  40327c:	add	x1, x1, #0x2
  403280:	bl	402230 <realloc@plt>
  403284:	add	x1, x25, #0x1
  403288:	mov	x22, x0
  40328c:	cbz	x0, 4033e0 <ferror@plt+0xdb0>
  403290:	cbnz	x25, 403238 <ferror@plt+0xc08>
  403294:	mov	x25, x24
  403298:	b	403244 <ferror@plt+0xc14>
  40329c:	ldp	x25, x26, [sp, #64]
  4032a0:	add	x1, sp, #0x78
  4032a4:	mov	x0, #0x0                   	// #0
  4032a8:	bl	40c2f0 <ferror@plt+0x9cc0>
  4032ac:	mov	x20, x0
  4032b0:	cbz	x0, 403340 <ferror@plt+0xd10>
  4032b4:	ldr	x1, [sp, #104]
  4032b8:	add	x2, sp, #0x70
  4032bc:	bl	410ce8 <ferror@plt+0xe6b8>
  4032c0:	mov	w19, w0
  4032c4:	tbnz	w0, #31, 40331c <ferror@plt+0xcec>
  4032c8:	ldr	x0, [sp, #112]
  4032cc:	mov	w1, w23
  4032d0:	mov	x2, x22
  4032d4:	bl	411878 <ferror@plt+0xf248>
  4032d8:	mov	w19, w0
  4032dc:	tbnz	w0, #31, 403364 <ferror@plt+0xd34>
  4032e0:	ldr	x0, [sp, #112]
  4032e4:	bl	411270 <ferror@plt+0xec40>
  4032e8:	mov	x0, x20
  4032ec:	bl	40cd80 <ferror@plt+0xa750>
  4032f0:	mov	x0, x22
  4032f4:	bl	4023e0 <free@plt>
  4032f8:	lsr	w0, w19, #31
  4032fc:	ldp	x27, x28, [sp, #80]
  403300:	b	403130 <ferror@plt+0xb00>
  403304:	mov	w0, #0x3                   	// #3
  403308:	adrp	x1, 417000 <ferror@plt+0x149d0>
  40330c:	add	x1, x1, #0xc38
  403310:	bl	40a228 <ferror@plt+0x7bf8>
  403314:	mov	w0, #0x1                   	// #1
  403318:	b	403130 <ferror@plt+0xb00>
  40331c:	neg	w0, w0
  403320:	bl	402270 <strerror@plt>
  403324:	ldr	x2, [sp, #104]
  403328:	mov	x3, x0
  40332c:	adrp	x1, 417000 <ferror@plt+0x149d0>
  403330:	mov	w0, #0x3                   	// #3
  403334:	add	x1, x1, #0xc90
  403338:	bl	40a228 <ferror@plt+0x7bf8>
  40333c:	b	4032e8 <ferror@plt+0xcb8>
  403340:	adrp	x1, 417000 <ferror@plt+0x149d0>
  403344:	add	x1, x1, #0x968
  403348:	mov	w0, #0x3                   	// #3
  40334c:	bl	40a228 <ferror@plt+0x7bf8>
  403350:	mov	x0, x22
  403354:	bl	4023e0 <free@plt>
  403358:	mov	w0, #0x1                   	// #1
  40335c:	ldp	x27, x28, [sp, #80]
  403360:	b	403130 <ferror@plt+0xb00>
  403364:	cmn	w0, #0x8
  403368:	neg	w0, w0
  40336c:	b.eq	4033d4 <ferror@plt+0xda4>  // b.none
  403370:	b.lt	4033a4 <ferror@plt+0xd74>  // b.tstop
  403374:	cmn	w19, #0x2
  403378:	b.eq	4033c0 <ferror@plt+0xd90>  // b.none
  40337c:	cmn	w19, #0x3
  403380:	b.ne	4033b4 <ferror@plt+0xd84>  // b.any
  403384:	adrp	x3, 417000 <ferror@plt+0x149d0>
  403388:	add	x3, x3, #0xb88
  40338c:	ldr	x2, [sp, #104]
  403390:	adrp	x1, 417000 <ferror@plt+0x149d0>
  403394:	mov	w0, #0x3                   	// #3
  403398:	add	x1, x1, #0xcb0
  40339c:	bl	40a228 <ferror@plt+0x7bf8>
  4033a0:	b	4032e0 <ferror@plt+0xcb0>
  4033a4:	adrp	x3, 417000 <ferror@plt+0x149d0>
  4033a8:	cmn	w19, #0x16
  4033ac:	add	x3, x3, #0xba8
  4033b0:	b.eq	40338c <ferror@plt+0xd5c>  // b.none
  4033b4:	bl	402270 <strerror@plt>
  4033b8:	mov	x3, x0
  4033bc:	b	40338c <ferror@plt+0xd5c>
  4033c0:	adrp	x3, 417000 <ferror@plt+0x149d0>
  4033c4:	add	x3, x3, #0xb68
  4033c8:	b	40338c <ferror@plt+0xd5c>
  4033cc:	mov	x22, #0x0                   	// #0
  4033d0:	b	4032a0 <ferror@plt+0xc70>
  4033d4:	adrp	x3, 417000 <ferror@plt+0x149d0>
  4033d8:	add	x3, x3, #0xb50
  4033dc:	b	40338c <ferror@plt+0xd5c>
  4033e0:	adrp	x1, 417000 <ferror@plt+0x149d0>
  4033e4:	add	x1, x1, #0xc80
  4033e8:	mov	w0, #0x3                   	// #3
  4033ec:	bl	40a228 <ferror@plt+0x7bf8>
  4033f0:	mov	x0, x26
  4033f4:	bl	4023e0 <free@plt>
  4033f8:	mov	w0, #0x1                   	// #1
  4033fc:	ldp	x25, x26, [sp, #64]
  403400:	ldp	x27, x28, [sp, #80]
  403404:	b	403130 <ferror@plt+0xb00>
  403408:	stp	x29, x30, [sp, #-112]!
  40340c:	mov	x29, sp
  403410:	stp	x19, x20, [sp, #16]
  403414:	mov	x20, x0
  403418:	mov	x0, x1
  40341c:	stp	x21, x22, [sp, #32]
  403420:	mov	x21, x1
  403424:	mov	w1, #0x3a                  	// #58
  403428:	stp	x23, x24, [sp, #48]
  40342c:	mov	x23, x2
  403430:	bl	402410 <strchr@plt>
  403434:	cbz	x0, 40354c <ferror@plt+0xf1c>
  403438:	adrp	x1, 417000 <ferror@plt+0x149d0>
  40343c:	add	x1, x1, #0xd98
  403440:	mov	x19, x0
  403444:	mov	x0, x20
  403448:	add	x24, x19, #0x1
  40344c:	sub	x20, x19, x21
  403450:	stp	x25, x26, [sp, #64]
  403454:	stp	x27, x28, [sp, #80]
  403458:	bl	402370 <strcmp@plt>
  40345c:	mov	w27, w20
  403460:	mov	w22, w0
  403464:	mov	x0, x24
  403468:	bl	402020 <strlen@plt>
  40346c:	mov	w25, w0
  403470:	cbz	w22, 4034f4 <ferror@plt+0xec4>
  403474:	mov	x28, #0x0                   	// #0
  403478:	str	wzr, [sp, #108]
  40347c:	ldr	x26, [x23]
  403480:	cbz	x26, 403524 <ferror@plt+0xef4>
  403484:	mov	x19, x26
  403488:	sxtw	x22, w27
  40348c:	b	403498 <ferror@plt+0xe68>
  403490:	ldr	x19, [x19]
  403494:	cbz	x19, 403524 <ferror@plt+0xef4>
  403498:	ldr	w0, [x19, #32]
  40349c:	cmp	w27, w0
  4034a0:	b.ne	403490 <ferror@plt+0xe60>  // b.any
  4034a4:	ldr	x0, [x19, #8]
  4034a8:	mov	x2, x22
  4034ac:	mov	x1, x21
  4034b0:	bl	402330 <memcmp@plt>
  4034b4:	cbnz	w0, 403490 <ferror@plt+0xe60>
  4034b8:	cbz	x28, 4034c8 <ferror@plt+0xe98>
  4034bc:	ldr	w0, [sp, #108]
  4034c0:	str	x28, [x19, #16]
  4034c4:	str	w0, [x19, #36]
  4034c8:	mov	w0, #0x0                   	// #0
  4034cc:	cbz	x24, 403508 <ferror@plt+0xed8>
  4034d0:	ldp	x27, x28, [sp, #80]
  4034d4:	str	w25, [x19, #40]
  4034d8:	ldp	x25, x26, [sp, #64]
  4034dc:	str	x24, [x19, #24]
  4034e0:	ldp	x19, x20, [sp, #16]
  4034e4:	ldp	x21, x22, [sp, #32]
  4034e8:	ldp	x23, x24, [sp, #48]
  4034ec:	ldp	x29, x30, [sp], #112
  4034f0:	ret
  4034f4:	mov	x28, x24
  4034f8:	mov	w25, #0x0                   	// #0
  4034fc:	mov	x24, #0x0                   	// #0
  403500:	str	w0, [sp, #108]
  403504:	b	40347c <ferror@plt+0xe4c>
  403508:	ldp	x19, x20, [sp, #16]
  40350c:	ldp	x21, x22, [sp, #32]
  403510:	ldp	x23, x24, [sp, #48]
  403514:	ldp	x25, x26, [sp, #64]
  403518:	ldp	x27, x28, [sp, #80]
  40351c:	ldp	x29, x30, [sp], #112
  403520:	ret
  403524:	mov	x0, #0x30                  	// #48
  403528:	bl	4021a0 <malloc@plt>
  40352c:	mov	x19, x0
  403530:	cbz	x0, 40356c <ferror@plt+0xf3c>
  403534:	stp	x26, x21, [x19]
  403538:	str	x19, [x23]
  40353c:	stp	xzr, xzr, [x19, #16]
  403540:	str	w20, [x19, #32]
  403544:	stur	xzr, [x19, #36]
  403548:	b	4034b8 <ferror@plt+0xe88>
  40354c:	mov	w0, #0x3                   	// #3
  403550:	mov	x3, x21
  403554:	mov	x2, x20
  403558:	adrp	x1, 417000 <ferror@plt+0x149d0>
  40355c:	add	x1, x1, #0xd70
  403560:	bl	40a228 <ferror@plt+0x7bf8>
  403564:	mov	w0, #0x0                   	// #0
  403568:	b	4034e0 <ferror@plt+0xeb0>
  40356c:	mov	w0, #0x3                   	// #3
  403570:	adrp	x1, 417000 <ferror@plt+0x149d0>
  403574:	add	x1, x1, #0xda0
  403578:	bl	40a228 <ferror@plt+0x7bf8>
  40357c:	mov	w0, #0xfffffff4            	// #-12
  403580:	ldp	x25, x26, [sp, #64]
  403584:	ldp	x27, x28, [sp, #80]
  403588:	b	4034e0 <ferror@plt+0xeb0>
  40358c:	nop
  403590:	sub	sp, sp, #0x90
  403594:	stp	x29, x30, [sp, #16]
  403598:	add	x29, sp, #0x10
  40359c:	stp	x23, x24, [sp, #64]
  4035a0:	adrp	x24, 432000 <ferror@plt+0x2f9d0>
  4035a4:	ldr	x1, [x24, #952]
  4035a8:	stp	x19, x20, [sp, #32]
  4035ac:	mov	x19, x0
  4035b0:	stp	x21, x22, [sp, #48]
  4035b4:	stp	xzr, xzr, [sp, #120]
  4035b8:	cbz	x1, 403928 <ferror@plt+0x12f8>
  4035bc:	mov	x0, x1
  4035c0:	adrp	x1, 417000 <ferror@plt+0x149d0>
  4035c4:	add	x1, x1, #0xdb0
  4035c8:	bl	402370 <strcmp@plt>
  4035cc:	mov	w21, w0
  4035d0:	cbz	w0, 4039f0 <ferror@plt+0x13c0>
  4035d4:	add	x1, sp, #0x78
  4035d8:	mov	x0, x19
  4035dc:	bl	4133b8 <ferror@plt+0x10d88>
  4035e0:	mov	w21, w0
  4035e4:	tbnz	w0, #31, 403960 <ferror@plt+0x1330>
  4035e8:	ldr	x0, [x24, #952]
  4035ec:	ldr	x19, [sp, #120]
  4035f0:	cbz	x0, 403810 <ferror@plt+0x11e0>
  4035f4:	adrp	x23, 417000 <ferror@plt+0x149d0>
  4035f8:	add	x23, x23, #0xd98
  4035fc:	mov	x1, x23
  403600:	bl	402370 <strcmp@plt>
  403604:	mov	w22, w0
  403608:	cbz	w0, 403818 <ferror@plt+0x11e8>
  40360c:	cbz	x19, 4037ec <ferror@plt+0x11bc>
  403610:	adrp	x22, 432000 <ferror@plt+0x2f9d0>
  403614:	adrp	x23, 417000 <ferror@plt+0x149d0>
  403618:	add	x22, x22, #0x3b8
  40361c:	add	x23, x23, #0xd98
  403620:	stp	x25, x26, [sp, #80]
  403624:	adrp	x25, 417000 <ferror@plt+0x149d0>
  403628:	add	x25, x25, #0xe10
  40362c:	b	40364c <ferror@plt+0x101c>
  403630:	bl	402370 <strcmp@plt>
  403634:	cbz	w0, 4037b4 <ferror@plt+0x1184>
  403638:	ldr	x0, [sp, #120]
  40363c:	mov	x1, x19
  403640:	bl	40d1f0 <ferror@plt+0xabc0>
  403644:	mov	x19, x0
  403648:	cbz	x0, 4036f0 <ferror@plt+0x10c0>
  40364c:	mov	x0, x19
  403650:	bl	413380 <ferror@plt+0x10d50>
  403654:	mov	x20, x0
  403658:	mov	x0, x19
  40365c:	bl	413398 <ferror@plt+0x10d68>
  403660:	mov	x26, x0
  403664:	ldr	x3, [x22]
  403668:	mov	x1, x20
  40366c:	mov	x0, x3
  403670:	cbnz	x3, 403630 <ferror@plt+0x1000>
  403674:	mov	x1, x23
  403678:	mov	x0, x20
  40367c:	bl	402370 <strcmp@plt>
  403680:	cbz	w0, 4037d0 <ferror@plt+0x11a0>
  403684:	mov	x1, x25
  403688:	mov	x0, x20
  40368c:	bl	402370 <strcmp@plt>
  403690:	adrp	x3, 432000 <ferror@plt+0x2f9d0>
  403694:	cbz	w0, 4037d0 <ferror@plt+0x11a0>
  403698:	str	x27, [sp, #96]
  40369c:	mov	x0, x20
  4036a0:	ldrb	w27, [x3, #820]
  4036a4:	cbz	w27, 4039a8 <ferror@plt+0x1378>
  4036a8:	bl	402020 <strlen@plt>
  4036ac:	mov	w5, w27
  4036b0:	mov	x4, x26
  4036b4:	mov	x1, x20
  4036b8:	mov	w2, #0xf                   	// #15
  4036bc:	adrp	x3, 41b000 <ferror@plt+0x189d0>
  4036c0:	sub	w2, w2, w0
  4036c4:	add	x3, x3, #0x340
  4036c8:	adrp	x0, 417000 <ferror@plt+0x149d0>
  4036cc:	add	x0, x0, #0xe60
  4036d0:	bl	402560 <printf@plt>
  4036d4:	ldr	x0, [sp, #120]
  4036d8:	mov	x1, x19
  4036dc:	ldr	x27, [sp, #96]
  4036e0:	bl	40d1f0 <ferror@plt+0xabc0>
  4036e4:	mov	x19, x0
  4036e8:	cbnz	x0, 40364c <ferror@plt+0x101c>
  4036ec:	nop
  4036f0:	ldr	x0, [x24, #952]
  4036f4:	ldp	x25, x26, [sp, #80]
  4036f8:	cbnz	x0, 4037ec <ferror@plt+0x11bc>
  4036fc:	ldr	x19, [sp, #128]
  403700:	cbz	x19, 403790 <ferror@plt+0x1160>
  403704:	adrp	x3, 432000 <ferror@plt+0x2f9d0>
  403708:	adrp	x22, 417000 <ferror@plt+0x149d0>
  40370c:	adrp	x24, 417000 <ferror@plt+0x149d0>
  403710:	adrp	x23, 417000 <ferror@plt+0x149d0>
  403714:	add	x20, x3, #0x334
  403718:	add	x22, x22, #0xe70
  40371c:	add	x24, x24, #0xe78
  403720:	add	x23, x23, #0xe90
  403724:	b	403744 <ferror@plt+0x1114>
  403728:	ldr	w6, [x19, #40]
  40372c:	str	w10, [sp]
  403730:	bl	402560 <printf@plt>
  403734:	mov	x0, x19
  403738:	bl	4023e0 <free@plt>
  40373c:	ldr	x19, [sp, #128]
  403740:	cbz	x19, 403790 <ferror@plt+0x1160>
  403744:	ldp	x8, x7, [x19, #16]
  403748:	mov	x1, x22
  40374c:	ldp	x0, x3, [x19]
  403750:	str	x0, [sp, #128]
  403754:	ldr	w9, [x19, #32]
  403758:	ldrb	w10, [x20]
  40375c:	mov	x0, x23
  403760:	mov	w2, w9
  403764:	mov	x5, x8
  403768:	cbz	x8, 403910 <ferror@plt+0x12e0>
  40376c:	ldr	w4, [x19, #36]
  403770:	cbnz	x7, 403728 <ferror@plt+0x10f8>
  403774:	mov	w6, w10
  403778:	mov	x0, x24
  40377c:	bl	402560 <printf@plt>
  403780:	mov	x0, x19
  403784:	bl	4023e0 <free@plt>
  403788:	ldr	x19, [sp, #128]
  40378c:	cbnz	x19, 403744 <ferror@plt+0x1114>
  403790:	ldr	x0, [sp, #120]
  403794:	bl	4133b0 <ferror@plt+0x10d80>
  403798:	mov	w0, w21
  40379c:	ldp	x29, x30, [sp, #16]
  4037a0:	ldp	x19, x20, [sp, #32]
  4037a4:	ldp	x21, x22, [sp, #48]
  4037a8:	ldp	x23, x24, [sp, #64]
  4037ac:	add	sp, sp, #0x90
  4037b0:	ret
  4037b4:	adrp	x3, 432000 <ferror@plt+0x2f9d0>
  4037b8:	mov	x1, x26
  4037bc:	adrp	x0, 417000 <ferror@plt+0x149d0>
  4037c0:	add	x0, x0, #0xdc0
  4037c4:	ldrb	w2, [x3, #820]
  4037c8:	bl	402560 <printf@plt>
  4037cc:	b	403638 <ferror@plt+0x1008>
  4037d0:	mov	x1, x26
  4037d4:	mov	x0, x20
  4037d8:	add	x2, sp, #0x80
  4037dc:	bl	403408 <ferror@plt+0xdd8>
  4037e0:	mov	w21, w0
  4037e4:	tbz	w0, #31, 403638 <ferror@plt+0x1008>
  4037e8:	ldp	x25, x26, [sp, #80]
  4037ec:	ldr	x0, [sp, #128]
  4037f0:	cbz	x0, 403790 <ferror@plt+0x1160>
  4037f4:	nop
  4037f8:	ldr	x1, [x0]
  4037fc:	str	x1, [sp, #128]
  403800:	bl	4023e0 <free@plt>
  403804:	ldr	x0, [sp, #128]
  403808:	cbnz	x0, 4037f8 <ferror@plt+0x11c8>
  40380c:	b	403790 <ferror@plt+0x1160>
  403810:	cbnz	x19, 403610 <ferror@plt+0xfe0>
  403814:	b	4036fc <ferror@plt+0x10cc>
  403818:	str	xzr, [sp, #136]
  40381c:	cbz	x19, 4039e8 <ferror@plt+0x13b8>
  403820:	mov	x20, x19
  403824:	stp	x25, x26, [sp, #80]
  403828:	adrp	x25, 417000 <ferror@plt+0x149d0>
  40382c:	add	x25, x25, #0xe10
  403830:	mov	x0, x20
  403834:	bl	413380 <ferror@plt+0x10d50>
  403838:	mov	x21, x0
  40383c:	mov	x0, x20
  403840:	bl	413398 <ferror@plt+0x10d68>
  403844:	mov	x24, x0
  403848:	mov	x1, x23
  40384c:	mov	x0, x21
  403850:	bl	402370 <strcmp@plt>
  403854:	cbz	w0, 403868 <ferror@plt+0x1238>
  403858:	mov	x1, x25
  40385c:	mov	x0, x21
  403860:	bl	402370 <strcmp@plt>
  403864:	cbnz	w0, 403880 <ferror@plt+0x1250>
  403868:	mov	x1, x24
  40386c:	mov	x0, x21
  403870:	add	x2, sp, #0x88
  403874:	bl	403408 <ferror@plt+0xdd8>
  403878:	mov	w22, w0
  40387c:	tbnz	w0, #31, 4039c8 <ferror@plt+0x1398>
  403880:	mov	x1, x20
  403884:	mov	x0, x19
  403888:	bl	40d1f0 <ferror@plt+0xabc0>
  40388c:	mov	x20, x0
  403890:	cbnz	x0, 403830 <ferror@plt+0x1200>
  403894:	ldr	x19, [sp, #136]
  403898:	cbz	x19, 4039e4 <ferror@plt+0x13b4>
  40389c:	adrp	x3, 432000 <ferror@plt+0x2f9d0>
  4038a0:	adrp	x23, 417000 <ferror@plt+0x149d0>
  4038a4:	adrp	x21, 417000 <ferror@plt+0x149d0>
  4038a8:	add	x20, x3, #0x334
  4038ac:	add	x23, x23, #0xe48
  4038b0:	add	x21, x21, #0xe30
  4038b4:	adrp	x24, 417000 <ferror@plt+0x149d0>
  4038b8:	b	4038d4 <ferror@plt+0x12a4>
  4038bc:	ldr	w5, [x19, #40]
  4038c0:	bl	402560 <printf@plt>
  4038c4:	mov	x0, x19
  4038c8:	bl	4023e0 <free@plt>
  4038cc:	ldr	x19, [sp, #136]
  4038d0:	cbz	x19, 4039e4 <ferror@plt+0x13b4>
  4038d4:	ldp	x1, x9, [x19]
  4038d8:	str	x1, [sp, #136]
  4038dc:	ldp	x8, x6, [x19, #16]
  4038e0:	mov	x0, x21
  4038e4:	ldrb	w5, [x20]
  4038e8:	ldr	w1, [x19, #32]
  4038ec:	mov	w7, w5
  4038f0:	mov	x2, x9
  4038f4:	mov	x4, x8
  4038f8:	cbz	x8, 403a2c <ferror@plt+0x13fc>
  4038fc:	ldr	w3, [x19, #36]
  403900:	cbnz	x6, 4038bc <ferror@plt+0x128c>
  403904:	mov	x0, x23
  403908:	bl	402560 <printf@plt>
  40390c:	b	4038c4 <ferror@plt+0x1294>
  403910:	ldr	w4, [x19, #40]
  403914:	mov	w6, w10
  403918:	mov	x5, x7
  40391c:	mov	x0, x24
  403920:	bl	402560 <printf@plt>
  403924:	b	403734 <ferror@plt+0x1104>
  403928:	bl	4116f0 <ferror@plt+0xf0c0>
  40392c:	mov	x2, x0
  403930:	adrp	x3, 432000 <ferror@plt+0x2f9d0>
  403934:	adrp	x1, 417000 <ferror@plt+0x149d0>
  403938:	adrp	x0, 417000 <ferror@plt+0x149d0>
  40393c:	add	x1, x1, #0xdc8
  403940:	ldrb	w3, [x3, #820]
  403944:	add	x0, x0, #0xdd8
  403948:	bl	402560 <printf@plt>
  40394c:	add	x1, sp, #0x78
  403950:	mov	x0, x19
  403954:	bl	4133b8 <ferror@plt+0x10d88>
  403958:	mov	w21, w0
  40395c:	tbz	w0, #31, 4035e8 <ferror@plt+0xfb8>
  403960:	mov	x0, x19
  403964:	bl	4116d8 <ferror@plt+0xf0a8>
  403968:	mov	x19, x0
  40396c:	neg	w0, w21
  403970:	bl	402270 <strerror@plt>
  403974:	mov	x3, x0
  403978:	mov	x2, x19
  40397c:	mov	w0, #0x3                   	// #3
  403980:	adrp	x1, 417000 <ferror@plt+0x149d0>
  403984:	add	x1, x1, #0xde8
  403988:	bl	40a228 <ferror@plt+0x7bf8>
  40398c:	mov	w0, w21
  403990:	ldp	x29, x30, [sp, #16]
  403994:	ldp	x19, x20, [sp, #32]
  403998:	ldp	x21, x22, [sp, #48]
  40399c:	ldp	x23, x24, [sp, #64]
  4039a0:	add	sp, sp, #0x90
  4039a4:	ret
  4039a8:	mov	x2, x26
  4039ac:	mov	x1, x20
  4039b0:	adrp	x0, 417000 <ferror@plt+0x149d0>
  4039b4:	mov	w3, #0x0                   	// #0
  4039b8:	add	x0, x0, #0xe58
  4039bc:	bl	402560 <printf@plt>
  4039c0:	ldr	x27, [sp, #96]
  4039c4:	b	403638 <ferror@plt+0x1008>
  4039c8:	ldr	x0, [sp, #136]
  4039cc:	cbz	x0, 4039e4 <ferror@plt+0x13b4>
  4039d0:	ldr	x1, [x0]
  4039d4:	str	x1, [sp, #136]
  4039d8:	bl	4023e0 <free@plt>
  4039dc:	ldr	x0, [sp, #136]
  4039e0:	cbnz	x0, 4039d0 <ferror@plt+0x13a0>
  4039e4:	ldp	x25, x26, [sp, #80]
  4039e8:	mov	w21, w22
  4039ec:	b	4037ec <ferror@plt+0x11bc>
  4039f0:	mov	x0, x19
  4039f4:	bl	4116f0 <ferror@plt+0xf0c0>
  4039f8:	adrp	x2, 432000 <ferror@plt+0x2f9d0>
  4039fc:	mov	x1, x0
  403a00:	adrp	x0, 417000 <ferror@plt+0x149d0>
  403a04:	add	x0, x0, #0xdc0
  403a08:	ldrb	w2, [x2, #820]
  403a0c:	bl	402560 <printf@plt>
  403a10:	mov	w0, w21
  403a14:	ldp	x29, x30, [sp, #16]
  403a18:	ldp	x19, x20, [sp, #32]
  403a1c:	ldp	x21, x22, [sp, #48]
  403a20:	ldp	x23, x24, [sp, #64]
  403a24:	add	sp, sp, #0x90
  403a28:	ret
  403a2c:	ldr	w3, [x19, #40]
  403a30:	mov	x4, x6
  403a34:	add	x0, x24, #0xe20
  403a38:	bl	402560 <printf@plt>
  403a3c:	b	4038c4 <ferror@plt+0x1294>
  403a40:	mov	x12, #0x1210                	// #4624
  403a44:	sub	sp, sp, x12
  403a48:	stp	x29, x30, [sp]
  403a4c:	mov	x29, sp
  403a50:	stp	x19, x20, [sp, #16]
  403a54:	mov	w20, w0
  403a58:	mov	x19, x1
  403a5c:	adrp	x0, 417000 <ferror@plt+0x149d0>
  403a60:	adrp	x1, 417000 <ferror@plt+0x149d0>
  403a64:	stp	x21, x22, [sp, #32]
  403a68:	adrp	x21, 418000 <ferror@plt+0x159d0>
  403a6c:	add	x22, x0, #0xec0
  403a70:	add	x21, x21, #0x3d0
  403a74:	stp	x23, x24, [sp, #48]
  403a78:	add	x23, x1, #0xeb0
  403a7c:	stp	x27, x28, [sp, #80]
  403a80:	adrp	x27, 418000 <ferror@plt+0x159d0>
  403a84:	add	x27, x27, #0x250
  403a88:	adrp	x24, 432000 <ferror@plt+0x2f9d0>
  403a8c:	stp	x25, x26, [sp, #64]
  403a90:	mov	x25, #0x0                   	// #0
  403a94:	mov	x26, #0x0                   	// #0
  403a98:	str	xzr, [sp, #120]
  403a9c:	add	x4, sp, #0x210
  403aa0:	mov	x3, x27
  403aa4:	mov	x2, x21
  403aa8:	mov	x1, x19
  403aac:	mov	w0, w20
  403ab0:	str	wzr, [sp, #528]
  403ab4:	bl	402350 <getopt_long@plt>
  403ab8:	cmn	w0, #0x1
  403abc:	b.eq	403c24 <ferror@plt+0x15f4>  // b.none
  403ac0:	cmp	w0, #0x64
  403ac4:	b.eq	403b9c <ferror@plt+0x156c>  // b.none
  403ac8:	b.gt	403af8 <ferror@plt+0x14c8>
  403acc:	cmp	w0, #0x56
  403ad0:	b.eq	403c04 <ferror@plt+0x15d4>  // b.none
  403ad4:	b.gt	403b54 <ferror@plt+0x1524>
  403ad8:	cmp	w0, #0x3f
  403adc:	b.eq	403b70 <ferror@plt+0x1540>  // b.none
  403ae0:	cmp	w0, #0x46
  403ae4:	b.ne	403b24 <ferror@plt+0x14f4>  // b.any
  403ae8:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  403aec:	ldr	x0, [x0, #912]
  403af0:	str	x0, [x24, #952]
  403af4:	b	403a9c <ferror@plt+0x146c>
  403af8:	cmp	w0, #0x6c
  403afc:	b.eq	403bfc <ferror@plt+0x15cc>  // b.none
  403b00:	b.le	403b38 <ferror@plt+0x1508>
  403b04:	cmp	w0, #0x6e
  403b08:	b.eq	403bd0 <ferror@plt+0x15a0>  // b.none
  403b0c:	cmp	w0, #0x70
  403b10:	b.ne	403be0 <ferror@plt+0x15b0>  // b.any
  403b14:	adrp	x0, 417000 <ferror@plt+0x149d0>
  403b18:	add	x0, x0, #0xd98
  403b1c:	str	x0, [x24, #952]
  403b20:	b	403a9c <ferror@plt+0x146c>
  403b24:	cmp	w0, #0x30
  403b28:	b.ne	403be0 <ferror@plt+0x15b0>  // b.any
  403b2c:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  403b30:	strb	wzr, [x0, #820]
  403b34:	b	403a9c <ferror@plt+0x146c>
  403b38:	cmp	w0, #0x68
  403b3c:	b.eq	403bb4 <ferror@plt+0x1584>  // b.none
  403b40:	cmp	w0, #0x6b
  403b44:	b.ne	403be0 <ferror@plt+0x15b0>  // b.any
  403b48:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  403b4c:	ldr	x26, [x0, #912]
  403b50:	b	403a9c <ferror@plt+0x146c>
  403b54:	cmp	w0, #0x61
  403b58:	b.eq	403ba4 <ferror@plt+0x1574>  // b.none
  403b5c:	cmp	w0, #0x62
  403b60:	b.ne	403be0 <ferror@plt+0x15b0>  // b.any
  403b64:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  403b68:	ldr	x25, [x0, #912]
  403b6c:	b	403a9c <ferror@plt+0x146c>
  403b70:	mov	w21, #0x1                   	// #1
  403b74:	mov	w0, w21
  403b78:	mov	x12, #0x1210                	// #4624
  403b7c:	ldp	x29, x30, [sp]
  403b80:	ldp	x19, x20, [sp, #16]
  403b84:	ldp	x21, x22, [sp, #32]
  403b88:	ldp	x23, x24, [sp, #48]
  403b8c:	ldp	x25, x26, [sp, #64]
  403b90:	ldp	x27, x28, [sp, #80]
  403b94:	add	sp, sp, x12
  403b98:	ret
  403b9c:	str	x23, [x24, #952]
  403ba0:	b	403a9c <ferror@plt+0x146c>
  403ba4:	adrp	x0, 417000 <ferror@plt+0x149d0>
  403ba8:	add	x0, x0, #0xea8
  403bac:	str	x0, [x24, #952]
  403bb0:	b	403a9c <ferror@plt+0x146c>
  403bb4:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  403bb8:	adrp	x0, 417000 <ferror@plt+0x149d0>
  403bbc:	mov	w21, #0x0                   	// #0
  403bc0:	add	x0, x0, #0xec8
  403bc4:	ldr	x1, [x1, #936]
  403bc8:	bl	402560 <printf@plt>
  403bcc:	b	403b74 <ferror@plt+0x1544>
  403bd0:	adrp	x0, 417000 <ferror@plt+0x149d0>
  403bd4:	add	x0, x0, #0xdb0
  403bd8:	str	x0, [x24, #952]
  403bdc:	b	403a9c <ferror@plt+0x146c>
  403be0:	mov	w2, w0
  403be4:	adrp	x1, 417000 <ferror@plt+0x149d0>
  403be8:	mov	w0, #0x3                   	// #3
  403bec:	add	x1, x1, #0x928
  403bf0:	mov	w21, #0x1                   	// #1
  403bf4:	bl	40a228 <ferror@plt+0x7bf8>
  403bf8:	b	403b74 <ferror@plt+0x1544>
  403bfc:	str	x22, [x24, #952]
  403c00:	b	403a9c <ferror@plt+0x146c>
  403c04:	adrp	x0, 417000 <ferror@plt+0x149d0>
  403c08:	add	x0, x0, #0x530
  403c0c:	bl	402310 <puts@plt>
  403c10:	mov	w21, #0x0                   	// #0
  403c14:	adrp	x0, 417000 <ferror@plt+0x149d0>
  403c18:	add	x0, x0, #0x540
  403c1c:	bl	402310 <puts@plt>
  403c20:	b	403b74 <ferror@plt+0x1544>
  403c24:	adrp	x21, 432000 <ferror@plt+0x2f9d0>
  403c28:	ldr	w0, [x21, #920]
  403c2c:	cmp	w0, w20
  403c30:	b.ge	403e48 <ferror@plt+0x1818>  // b.tcont
  403c34:	orr	x0, x26, x25
  403c38:	cbz	x0, 403c70 <ferror@plt+0x1640>
  403c3c:	cmp	x25, #0x0
  403c40:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  403c44:	add	x0, x0, #0x340
  403c48:	csel	x25, x0, x25, eq  // eq = none
  403c4c:	cbz	x26, 403e60 <ferror@plt+0x1830>
  403c50:	mov	x4, x26
  403c54:	mov	x3, x25
  403c58:	add	x0, sp, #0x210
  403c5c:	adrp	x2, 418000 <ferror@plt+0x159d0>
  403c60:	mov	x1, #0x1000                	// #4096
  403c64:	add	x2, x2, #0x178
  403c68:	bl	402150 <snprintf@plt>
  403c6c:	add	x0, sp, #0x210
  403c70:	add	x1, sp, #0x78
  403c74:	bl	40c2f0 <ferror@plt+0x9cc0>
  403c78:	mov	x25, x0
  403c7c:	cbz	x0, 403d94 <ferror@plt+0x1764>
  403c80:	ldr	w1, [x21, #920]
  403c84:	cmp	w20, w1
  403c88:	b.le	403e8c <ferror@plt+0x185c>
  403c8c:	sxtw	x0, w1
  403c90:	mvn	w1, w1
  403c94:	add	w20, w1, w20
  403c98:	add	x22, x0, #0x1
  403c9c:	adrp	x27, 418000 <ferror@plt+0x159d0>
  403ca0:	add	x26, x20, x22
  403ca4:	add	x1, x27, #0x190
  403ca8:	add	x24, sp, #0x88
  403cac:	adrp	x28, 418000 <ferror@plt+0x159d0>
  403cb0:	mov	w21, #0x0                   	// #0
  403cb4:	str	x1, [sp, #96]
  403cb8:	add	x1, x28, #0x1d0
  403cbc:	str	x1, [sp, #104]
  403cc0:	ldr	x23, [x19, x0, lsl #3]
  403cc4:	mov	x2, x24
  403cc8:	mov	w0, #0x0                   	// #0
  403ccc:	mov	x1, x23
  403cd0:	bl	4025b0 <__xstat@plt>
  403cd4:	cbnz	w0, 403ce8 <ferror@plt+0x16b8>
  403cd8:	ldr	w0, [sp, #152]
  403cdc:	and	w0, w0, #0xf000
  403ce0:	cmp	w0, #0x8, lsl #12
  403ce4:	b.eq	403dbc <ferror@plt+0x178c>  // b.none
  403ce8:	mov	x2, x24
  403cec:	mov	x1, x23
  403cf0:	mov	x0, x25
  403cf4:	str	xzr, [sp, #136]
  403cf8:	bl	411300 <ferror@plt+0xecd0>
  403cfc:	mov	w20, w0
  403d00:	tbnz	w0, #31, 403e1c <ferror@plt+0x17ec>
  403d04:	ldr	x2, [sp, #136]
  403d08:	cbz	x2, 403e94 <ferror@plt+0x1864>
  403d0c:	add	x3, sp, #0x80
  403d10:	mov	x0, x25
  403d14:	mov	w1, #0x2                   	// #2
  403d18:	bl	411b38 <ferror@plt+0xf508>
  403d1c:	mov	w20, w0
  403d20:	ldr	x0, [sp, #136]
  403d24:	bl	410f08 <ferror@plt+0xe8d8>
  403d28:	tbnz	w20, #31, 403e34 <ferror@plt+0x1804>
  403d2c:	ldr	x28, [sp, #128]
  403d30:	cbz	x28, 403e94 <ferror@plt+0x1864>
  403d34:	nop
  403d38:	mov	x0, x28
  403d3c:	bl	4116c8 <ferror@plt+0xf098>
  403d40:	mov	x27, x0
  403d44:	bl	403590 <ferror@plt+0xf60>
  403d48:	mov	w23, w0
  403d4c:	mov	x0, x27
  403d50:	bl	411270 <ferror@plt+0xec40>
  403d54:	ldr	x0, [sp, #128]
  403d58:	cmp	w23, #0x0
  403d5c:	mov	x1, x28
  403d60:	csel	w20, w20, w23, ge  // ge = tcont
  403d64:	bl	40d1f0 <ferror@plt+0xabc0>
  403d68:	mov	x28, x0
  403d6c:	cbnz	x0, 403d38 <ferror@plt+0x1708>
  403d70:	ldr	x0, [sp, #128]
  403d74:	bl	410f08 <ferror@plt+0xe8d8>
  403d78:	cmp	w20, #0x0
  403d7c:	csel	w21, w21, w20, ge  // ge = tcont
  403d80:	cmp	x26, x22
  403d84:	mov	x0, x22
  403d88:	b.eq	403dac <ferror@plt+0x177c>  // b.none
  403d8c:	add	x22, x22, #0x1
  403d90:	b	403cc0 <ferror@plt+0x1690>
  403d94:	adrp	x1, 417000 <ferror@plt+0x149d0>
  403d98:	mov	w0, #0x3                   	// #3
  403d9c:	add	x1, x1, #0x968
  403da0:	mov	w21, #0x1                   	// #1
  403da4:	bl	40a228 <ferror@plt+0x7bf8>
  403da8:	b	403b74 <ferror@plt+0x1544>
  403dac:	lsr	w21, w21, #31
  403db0:	mov	x0, x25
  403db4:	bl	40cd80 <ferror@plt+0xa750>
  403db8:	b	403b74 <ferror@plt+0x1544>
  403dbc:	mov	x0, x23
  403dc0:	bl	402020 <strlen@plt>
  403dc4:	mov	x1, x0
  403dc8:	mov	x0, x23
  403dcc:	bl	40b760 <ferror@plt+0x9130>
  403dd0:	tst	w0, #0xff
  403dd4:	b.eq	403ce8 <ferror@plt+0x16b8>  // b.none
  403dd8:	mov	x2, x24
  403ddc:	mov	x1, x23
  403de0:	mov	x0, x25
  403de4:	bl	410ce8 <ferror@plt+0xe6b8>
  403de8:	mov	w20, w0
  403dec:	tbnz	w0, #31, 403e08 <ferror@plt+0x17d8>
  403df0:	ldr	x0, [sp, #136]
  403df4:	bl	403590 <ferror@plt+0xf60>
  403df8:	mov	w20, w0
  403dfc:	ldr	x0, [sp, #136]
  403e00:	bl	411270 <ferror@plt+0xec40>
  403e04:	b	403d78 <ferror@plt+0x1748>
  403e08:	ldr	x1, [sp, #96]
  403e0c:	mov	x2, x23
  403e10:	mov	w0, #0x3                   	// #3
  403e14:	bl	40a228 <ferror@plt+0x7bf8>
  403e18:	b	403d78 <ferror@plt+0x1748>
  403e1c:	mov	x2, x23
  403e20:	adrp	x1, 418000 <ferror@plt+0x159d0>
  403e24:	mov	w0, #0x3                   	// #3
  403e28:	add	x1, x1, #0x1b0
  403e2c:	bl	40a228 <ferror@plt+0x7bf8>
  403e30:	b	403d78 <ferror@plt+0x1748>
  403e34:	adrp	x1, 418000 <ferror@plt+0x159d0>
  403e38:	mov	w0, #0x3                   	// #3
  403e3c:	add	x1, x1, #0x1e8
  403e40:	bl	40a228 <ferror@plt+0x7bf8>
  403e44:	b	403d78 <ferror@plt+0x1748>
  403e48:	adrp	x1, 418000 <ferror@plt+0x159d0>
  403e4c:	mov	w0, #0x3                   	// #3
  403e50:	add	x1, x1, #0x140
  403e54:	mov	w21, #0x1                   	// #1
  403e58:	bl	40a228 <ferror@plt+0x7bf8>
  403e5c:	b	403b74 <ferror@plt+0x1544>
  403e60:	add	x24, sp, #0x88
  403e64:	mov	x0, x24
  403e68:	add	x26, x24, #0x82
  403e6c:	bl	402590 <uname@plt>
  403e70:	tbz	w0, #31, 403c50 <ferror@plt+0x1620>
  403e74:	adrp	x1, 418000 <ferror@plt+0x159d0>
  403e78:	mov	w0, #0x3                   	// #3
  403e7c:	add	x1, x1, #0x160
  403e80:	mov	w21, #0x1                   	// #1
  403e84:	bl	40a228 <ferror@plt+0x7bf8>
  403e88:	b	403b74 <ferror@plt+0x1544>
  403e8c:	mov	w21, #0x0                   	// #0
  403e90:	b	403db0 <ferror@plt+0x1780>
  403e94:	ldr	x1, [sp, #104]
  403e98:	mov	x2, x23
  403e9c:	mov	w0, #0x3                   	// #3
  403ea0:	mov	w21, #0xfffffffe            	// #-2
  403ea4:	bl	40a228 <ferror@plt+0x7bf8>
  403ea8:	b	403d80 <ferror@plt+0x1750>
  403eac:	nop
  403eb0:	stp	x29, x30, [sp, #-48]!
  403eb4:	mov	x29, sp
  403eb8:	stp	x19, x20, [sp, #16]
  403ebc:	adrp	x19, 418000 <ferror@plt+0x159d0>
  403ec0:	add	x19, x19, #0x578
  403ec4:	mov	x20, x0
  403ec8:	mov	x0, x19
  403ecc:	bl	4025a0 <getenv@plt>
  403ed0:	cbz	x0, 403f4c <ferror@plt+0x191c>
  403ed4:	mov	x2, x0
  403ed8:	adrp	x1, 418000 <ferror@plt+0x159d0>
  403edc:	mov	x3, x20
  403ee0:	add	x0, sp, #0x28
  403ee4:	add	x1, x1, #0x590
  403ee8:	bl	402120 <asprintf@plt>
  403eec:	tbnz	w0, #31, 403f18 <ferror@plt+0x18e8>
  403ef0:	ldr	x1, [sp, #40]
  403ef4:	mov	x0, x19
  403ef8:	mov	w2, #0x1                   	// #1
  403efc:	bl	402090 <setenv@plt>
  403f00:	tbnz	w0, #31, 403f34 <ferror@plt+0x1904>
  403f04:	ldr	x0, [sp, #40]
  403f08:	bl	4023e0 <free@plt>
  403f0c:	ldp	x19, x20, [sp, #16]
  403f10:	ldp	x29, x30, [sp], #48
  403f14:	ret
  403f18:	mov	w0, #0x3                   	// #3
  403f1c:	adrp	x1, 418000 <ferror@plt+0x159d0>
  403f20:	add	x1, x1, #0x598
  403f24:	bl	40a228 <ferror@plt+0x7bf8>
  403f28:	ldp	x19, x20, [sp, #16]
  403f2c:	ldp	x29, x30, [sp], #48
  403f30:	ret
  403f34:	ldr	x2, [sp, #40]
  403f38:	adrp	x1, 418000 <ferror@plt+0x159d0>
  403f3c:	mov	w0, #0x3                   	// #3
  403f40:	add	x1, x1, #0x5c8
  403f44:	bl	40a228 <ferror@plt+0x7bf8>
  403f48:	b	403f04 <ferror@plt+0x18d4>
  403f4c:	mov	x1, x20
  403f50:	mov	x0, x19
  403f54:	mov	w2, #0x1                   	// #1
  403f58:	bl	402090 <setenv@plt>
  403f5c:	ldp	x19, x20, [sp, #16]
  403f60:	ldp	x29, x30, [sp], #48
  403f64:	ret
  403f68:	stp	x29, x30, [sp, #-288]!
  403f6c:	adrp	x8, 432000 <ferror@plt+0x2f9d0>
  403f70:	mov	x29, sp
  403f74:	ldr	w9, [x8, #960]
  403f78:	mov	x8, x0
  403f7c:	str	q0, [sp, #96]
  403f80:	str	q1, [sp, #112]
  403f84:	str	q2, [sp, #128]
  403f88:	str	q3, [sp, #144]
  403f8c:	str	q4, [sp, #160]
  403f90:	str	q5, [sp, #176]
  403f94:	str	q6, [sp, #192]
  403f98:	str	q7, [sp, #208]
  403f9c:	stp	x1, x2, [sp, #232]
  403fa0:	stp	x3, x4, [sp, #248]
  403fa4:	stp	x5, x6, [sp, #264]
  403fa8:	str	x7, [sp, #280]
  403fac:	cbnz	w9, 403fc0 <ferror@plt+0x1990>
  403fb0:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  403fb4:	ldr	w0, [x0, #828]
  403fb8:	cmp	w0, #0x4
  403fbc:	b.le	404010 <ferror@plt+0x19e0>
  403fc0:	add	x1, sp, #0x120
  403fc4:	stp	x1, x1, [sp, #64]
  403fc8:	mov	w3, #0xffffff80            	// #-128
  403fcc:	add	x2, sp, #0xe0
  403fd0:	mov	w4, #0xffffffc8            	// #-56
  403fd4:	str	x2, [sp, #80]
  403fd8:	mov	x1, x8
  403fdc:	stp	w4, w3, [sp, #88]
  403fe0:	add	x2, sp, #0x20
  403fe4:	ldp	x4, x5, [sp, #64]
  403fe8:	str	x19, [sp, #16]
  403fec:	adrp	x19, 432000 <ferror@plt+0x2f9d0>
  403ff0:	stp	x4, x5, [sp, #32]
  403ff4:	ldp	x4, x5, [sp, #80]
  403ff8:	stp	x4, x5, [sp, #48]
  403ffc:	ldr	x0, [x19, #928]
  404000:	bl	402540 <vfprintf@plt>
  404004:	ldr	x0, [x19, #928]
  404008:	bl	402470 <fflush@plt>
  40400c:	ldr	x19, [sp, #16]
  404010:	ldp	x29, x30, [sp], #288
  404014:	ret
  404018:	stp	x29, x30, [sp, #-48]!
  40401c:	mov	x29, sp
  404020:	stp	x19, x20, [sp, #16]
  404024:	mov	x19, x0
  404028:	stp	x21, x22, [sp, #32]
  40402c:	bl	4116d8 <ferror@plt+0xf0a8>
  404030:	mov	x20, x0
  404034:	mov	x0, x19
  404038:	bl	4116d8 <ferror@plt+0xf0a8>
  40403c:	mov	x1, x0
  404040:	adrp	x0, 418000 <ferror@plt+0x159d0>
  404044:	add	x0, x0, #0x5f8
  404048:	bl	403f68 <ferror@plt+0x1938>
  40404c:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  404050:	mov	w22, #0x0                   	// #0
  404054:	ldr	w1, [x1, #964]
  404058:	cbnz	w1, 4040d0 <ferror@plt+0x1aa0>
  40405c:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  404060:	mov	x0, x19
  404064:	ldr	w1, [x1, #972]
  404068:	cmp	w1, #0x0
  40406c:	cset	w1, ne  // ne = any
  404070:	lsl	w1, w1, #9
  404074:	bl	4117d8 <ferror@plt+0xf1a8>
  404078:	mov	w22, w0
  40407c:	cmn	w0, #0x11
  404080:	b.eq	4040e4 <ferror@plt+0x1ab4>  // b.none
  404084:	mov	x0, x19
  404088:	bl	4115a8 <ferror@plt+0xef78>
  40408c:	mov	x21, x0
  404090:	cbz	x0, 4040d0 <ferror@plt+0x1aa0>
  404094:	mov	x19, x0
  404098:	mov	x0, x19
  40409c:	bl	4116c8 <ferror@plt+0xf098>
  4040a0:	mov	x20, x0
  4040a4:	bl	412fc8 <ferror@plt+0x10998>
  4040a8:	cbz	w0, 404108 <ferror@plt+0x1ad8>
  4040ac:	mov	x0, x20
  4040b0:	bl	411270 <ferror@plt+0xec40>
  4040b4:	mov	x1, x19
  4040b8:	mov	x0, x21
  4040bc:	bl	40d1f0 <ferror@plt+0xabc0>
  4040c0:	mov	x19, x0
  4040c4:	cbnz	x0, 404098 <ferror@plt+0x1a68>
  4040c8:	mov	x0, x21
  4040cc:	bl	410f08 <ferror@plt+0xe8d8>
  4040d0:	mov	w0, w22
  4040d4:	ldp	x19, x20, [sp, #16]
  4040d8:	ldp	x21, x22, [sp, #32]
  4040dc:	ldp	x29, x30, [sp], #48
  4040e0:	ret
  4040e4:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  4040e8:	ldr	w0, [x0, #968]
  4040ec:	cbnz	w0, 404114 <ferror@plt+0x1ae4>
  4040f0:	mov	x0, x19
  4040f4:	mov	w22, #0x0                   	// #0
  4040f8:	bl	4115a8 <ferror@plt+0xef78>
  4040fc:	mov	x21, x0
  404100:	cbnz	x0, 404094 <ferror@plt+0x1a64>
  404104:	b	4040d0 <ferror@plt+0x1aa0>
  404108:	mov	x0, x20
  40410c:	bl	404018 <ferror@plt+0x19e8>
  404110:	b	4040ac <ferror@plt+0x1a7c>
  404114:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  404118:	mov	x2, x20
  40411c:	adrp	x1, 418000 <ferror@plt+0x159d0>
  404120:	add	x1, x1, #0x608
  404124:	ldr	w0, [x0, #824]
  404128:	bl	40a228 <ferror@plt+0x7bf8>
  40412c:	b	404084 <ferror@plt+0x1a54>
  404130:	stp	x29, x30, [sp, #-112]!
  404134:	mov	x29, sp
  404138:	stp	x19, x20, [sp, #16]
  40413c:	mov	x20, x0
  404140:	stp	x21, x22, [sp, #32]
  404144:	mov	x21, x1
  404148:	stp	x23, x24, [sp, #48]
  40414c:	mov	x24, x2
  404150:	add	x2, sp, #0x68
  404154:	stp	x27, x28, [sp, #80]
  404158:	str	xzr, [sp, #104]
  40415c:	bl	411300 <ferror@plt+0xecd0>
  404160:	ldr	x19, [sp, #104]
  404164:	cmp	w0, #0x0
  404168:	ccmp	x19, #0x0, #0x4, ge  // ge = tcont
  40416c:	b.eq	404454 <ferror@plt+0x1e24>  // b.none
  404170:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  404174:	adrp	x2, 432000 <ferror@plt+0x2f9d0>
  404178:	mov	w27, w0
  40417c:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  404180:	ldr	w1, [x1, #972]
  404184:	ldr	w2, [x2, #992]
  404188:	stp	x25, x26, [sp, #64]
  40418c:	ldr	w0, [x0, #996]
  404190:	orr	w2, w1, w2
  404194:	cbz	w2, 404328 <ferror@plt+0x1cf8>
  404198:	orr	w0, w1, w0
  40419c:	cmp	w0, #0x0
  4041a0:	cset	w0, ne  // ne = any
  4041a4:	add	w0, w0, #0x2
  4041a8:	adrp	x2, 432000 <ferror@plt+0x2f9d0>
  4041ac:	adrp	x4, 432000 <ferror@plt+0x2f9d0>
  4041b0:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  4041b4:	orr	w3, w0, #0x4
  4041b8:	ldr	w5, [x2, #976]
  4041bc:	adrp	x2, 432000 <ferror@plt+0x2f9d0>
  4041c0:	ldr	w4, [x4, #980]
  4041c4:	cmp	w5, #0x0
  4041c8:	ldr	w1, [x1, #960]
  4041cc:	csel	w0, w3, w0, ne  // ne = any
  4041d0:	ldr	w2, [x2, #964]
  4041d4:	cmp	w4, #0x0
  4041d8:	orr	w3, w0, #0x8
  4041dc:	csel	w0, w3, w0, ne  // ne = any
  4041e0:	cmp	w2, #0x0
  4041e4:	orr	w2, w0, #0x10
  4041e8:	csel	w0, w2, w0, ne  // ne = any
  4041ec:	cbnz	w1, 40431c <ferror@plt+0x1cec>
  4041f0:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  4041f4:	adrp	x23, 404000 <ferror@plt+0x19d0>
  4041f8:	add	x23, x23, #0x498
  4041fc:	ldr	w1, [x1, #828]
  404200:	cmp	w1, #0x4
  404204:	csel	x23, x23, xzr, gt
  404208:	adrp	x2, 432000 <ferror@plt+0x2f9d0>
  40420c:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  404210:	orr	w21, w0, #0x40000
  404214:	orr	w0, w0, #0x60000
  404218:	ldr	w2, [x2, #1000]
  40421c:	adrp	x22, 432000 <ferror@plt+0x2f9d0>
  404220:	ldr	w1, [x1, #968]
  404224:	adrp	x26, 418000 <ferror@plt+0x159d0>
  404228:	cmp	w2, #0x0
  40422c:	adrp	x25, 418000 <ferror@plt+0x159d0>
  404230:	csel	w21, w0, w21, ne  // ne = any
  404234:	cmp	w1, #0x0
  404238:	orr	w0, w21, #0x20
  40423c:	add	x22, x22, #0x3d8
  404240:	add	x26, x26, #0x660
  404244:	csel	w21, w0, w21, ne  // ne = any
  404248:	add	x25, x25, #0x698
  40424c:	mov	x0, x19
  404250:	bl	4116c8 <ferror@plt+0xf098>
  404254:	ldr	w1, [x22]
  404258:	mov	x20, x0
  40425c:	cbz	w1, 404380 <ferror@plt+0x1d50>
  404260:	bl	4116d8 <ferror@plt+0xf0a8>
  404264:	bl	402310 <puts@plt>
  404268:	tbnz	w27, #31, 404334 <ferror@plt+0x1d04>
  40426c:	mov	x0, x20
  404270:	bl	411270 <ferror@plt+0xec40>
  404274:	ldr	x0, [sp, #104]
  404278:	mov	x1, x19
  40427c:	bl	40d1f0 <ferror@plt+0xabc0>
  404280:	mov	x19, x0
  404284:	cbz	x0, 4042f0 <ferror@plt+0x1cc0>
  404288:	bl	4116c8 <ferror@plt+0xf098>
  40428c:	mov	x20, x0
  404290:	ldr	w1, [x22]
  404294:	cbz	w1, 404380 <ferror@plt+0x1d50>
  404298:	bl	4116d8 <ferror@plt+0xf0a8>
  40429c:	bl	402310 <puts@plt>
  4042a0:	mov	x0, x20
  4042a4:	bl	411270 <ferror@plt+0xec40>
  4042a8:	ldr	x0, [sp, #104]
  4042ac:	mov	x1, x19
  4042b0:	bl	40d1f0 <ferror@plt+0xabc0>
  4042b4:	mov	x19, x0
  4042b8:	cbz	x0, 4042f0 <ferror@plt+0x1cc0>
  4042bc:	bl	4116c8 <ferror@plt+0xf098>
  4042c0:	mov	x20, x0
  4042c4:	ldr	w1, [x22]
  4042c8:	cbz	w1, 404380 <ferror@plt+0x1d50>
  4042cc:	bl	4116d8 <ferror@plt+0xf0a8>
  4042d0:	bl	402310 <puts@plt>
  4042d4:	mov	x0, x20
  4042d8:	bl	411270 <ferror@plt+0xec40>
  4042dc:	ldr	x0, [sp, #104]
  4042e0:	mov	x1, x19
  4042e4:	bl	40d1f0 <ferror@plt+0xabc0>
  4042e8:	mov	x19, x0
  4042ec:	cbnz	x0, 404288 <ferror@plt+0x1c58>
  4042f0:	mov	w27, #0x0                   	// #0
  4042f4:	ldr	x0, [sp, #104]
  4042f8:	bl	410f08 <ferror@plt+0xe8d8>
  4042fc:	ldp	x25, x26, [sp, #64]
  404300:	mov	w0, w27
  404304:	ldp	x19, x20, [sp, #16]
  404308:	ldp	x21, x22, [sp, #32]
  40430c:	ldp	x23, x24, [sp, #48]
  404310:	ldp	x27, x28, [sp, #80]
  404314:	ldp	x29, x30, [sp], #112
  404318:	ret
  40431c:	adrp	x23, 404000 <ferror@plt+0x19d0>
  404320:	add	x23, x23, #0x498
  404324:	b	404208 <ferror@plt+0x1bd8>
  404328:	cmp	w0, #0x0
  40432c:	csinc	w0, w0, wzr, eq  // eq = none
  404330:	b	4041a8 <ferror@plt+0x1b78>
  404334:	cmn	w27, #0x11
  404338:	b.ne	4043a4 <ferror@plt+0x1d74>  // b.any
  40433c:	mov	x0, x20
  404340:	bl	4116d8 <ferror@plt+0xf0a8>
  404344:	mov	x1, x26
  404348:	mov	x2, x0
  40434c:	mov	w0, #0x3                   	// #3
  404350:	bl	40a228 <ferror@plt+0x7bf8>
  404354:	mov	x0, x20
  404358:	bl	411270 <ferror@plt+0xec40>
  40435c:	ldr	x0, [sp, #104]
  404360:	mov	x1, x19
  404364:	bl	40d1f0 <ferror@plt+0xabc0>
  404368:	mov	x19, x0
  40436c:	cbz	x0, 4042f4 <ferror@plt+0x1cc4>
  404370:	bl	4116c8 <ferror@plt+0xf098>
  404374:	mov	x20, x0
  404378:	ldr	w1, [x22]
  40437c:	cbnz	w1, 404448 <ferror@plt+0x1e18>
  404380:	mov	x5, x23
  404384:	mov	x2, x24
  404388:	mov	w1, w21
  40438c:	mov	x0, x20
  404390:	mov	x4, #0x0                   	// #0
  404394:	mov	x3, #0x0                   	// #0
  404398:	bl	4125d0 <ferror@plt+0xffa0>
  40439c:	mov	w27, w0
  4043a0:	b	404268 <ferror@plt+0x1c38>
  4043a4:	cmn	w27, #0x2
  4043a8:	b.ne	4043fc <ferror@plt+0x1dcc>  // b.any
  4043ac:	mov	x0, x20
  4043b0:	bl	4116d8 <ferror@plt+0xf0a8>
  4043b4:	mov	x1, x25
  4043b8:	mov	x2, x0
  4043bc:	mov	w0, #0x3                   	// #3
  4043c0:	bl	40a228 <ferror@plt+0x7bf8>
  4043c4:	mov	x0, x20
  4043c8:	bl	411270 <ferror@plt+0xec40>
  4043cc:	ldr	x0, [sp, #104]
  4043d0:	mov	x1, x19
  4043d4:	bl	40d1f0 <ferror@plt+0xabc0>
  4043d8:	mov	x19, x0
  4043dc:	cbz	x0, 4042f4 <ferror@plt+0x1cc4>
  4043e0:	bl	4116c8 <ferror@plt+0xf098>
  4043e4:	mov	x20, x0
  4043e8:	ldr	w1, [x22]
  4043ec:	cbz	w1, 404380 <ferror@plt+0x1d50>
  4043f0:	bl	4116d8 <ferror@plt+0xf0a8>
  4043f4:	bl	402310 <puts@plt>
  4043f8:	b	4043ac <ferror@plt+0x1d7c>
  4043fc:	mov	x0, x20
  404400:	bl	4116d8 <ferror@plt+0xf0a8>
  404404:	mov	x28, x0
  404408:	neg	w0, w27
  40440c:	bl	402270 <strerror@plt>
  404410:	mov	x3, x0
  404414:	mov	x2, x28
  404418:	adrp	x1, 418000 <ferror@plt+0x159d0>
  40441c:	add	x1, x1, #0x6f0
  404420:	mov	w0, #0x3                   	// #3
  404424:	bl	40a228 <ferror@plt+0x7bf8>
  404428:	mov	x0, x20
  40442c:	bl	411270 <ferror@plt+0xec40>
  404430:	ldr	x0, [sp, #104]
  404434:	mov	x1, x19
  404438:	bl	40d1f0 <ferror@plt+0xabc0>
  40443c:	mov	x19, x0
  404440:	cbnz	x0, 40424c <ferror@plt+0x1c1c>
  404444:	b	4042f4 <ferror@plt+0x1cc4>
  404448:	bl	4116d8 <ferror@plt+0xf0a8>
  40444c:	bl	402310 <puts@plt>
  404450:	b	40433c <ferror@plt+0x1d0c>
  404454:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  404458:	ldr	w19, [x0, #824]
  40445c:	cbz	x20, 404488 <ferror@plt+0x1e58>
  404460:	mov	x0, x20
  404464:	bl	40c098 <ferror@plt+0x9a68>
  404468:	mov	x3, x0
  40446c:	mov	x2, x21
  404470:	mov	w0, w19
  404474:	adrp	x1, 418000 <ferror@plt+0x159d0>
  404478:	mov	w27, #0xfffffffe            	// #-2
  40447c:	add	x1, x1, #0x638
  404480:	bl	40a228 <ferror@plt+0x7bf8>
  404484:	b	404300 <ferror@plt+0x1cd0>
  404488:	adrp	x3, 418000 <ferror@plt+0x159d0>
  40448c:	add	x3, x3, #0x628
  404490:	b	40446c <ferror@plt+0x1e3c>
  404494:	nop
  404498:	stp	x29, x30, [sp, #-32]!
  40449c:	tst	w1, #0xff
  4044a0:	mov	x29, sp
  4044a4:	stp	x19, x20, [sp, #16]
  4044a8:	mov	x19, x2
  4044ac:	b.ne	4044e0 <ferror@plt+0x1eb0>  // b.any
  4044b0:	mov	x20, x0
  4044b4:	bl	4116f0 <ferror@plt+0xf0c0>
  4044b8:	cbz	x0, 404500 <ferror@plt+0x1ed0>
  4044bc:	mov	x0, x20
  4044c0:	bl	4116f0 <ferror@plt+0xf0c0>
  4044c4:	mov	x2, x19
  4044c8:	mov	x1, x0
  4044cc:	ldp	x19, x20, [sp, #16]
  4044d0:	adrp	x0, 418000 <ferror@plt+0x159d0>
  4044d4:	ldp	x29, x30, [sp], #32
  4044d8:	add	x0, x0, #0x730
  4044dc:	b	402560 <printf@plt>
  4044e0:	bl	411dc0 <ferror@plt+0xf790>
  4044e4:	mov	x1, x0
  4044e8:	mov	x2, x19
  4044ec:	adrp	x0, 418000 <ferror@plt+0x159d0>
  4044f0:	ldp	x19, x20, [sp, #16]
  4044f4:	add	x0, x0, #0x710
  4044f8:	ldp	x29, x30, [sp], #32
  4044fc:	b	402560 <printf@plt>
  404500:	mov	x0, x20
  404504:	bl	412588 <ferror@plt+0xff58>
  404508:	cbz	w0, 404518 <ferror@plt+0x1ee8>
  40450c:	ldp	x19, x20, [sp, #16]
  404510:	ldp	x29, x30, [sp], #32
  404514:	ret
  404518:	mov	x0, x20
  40451c:	bl	4116d8 <ferror@plt+0xf0a8>
  404520:	ldp	x19, x20, [sp, #16]
  404524:	mov	x1, x0
  404528:	ldp	x29, x30, [sp], #32
  40452c:	adrp	x2, 418000 <ferror@plt+0x159d0>
  404530:	add	x0, x2, #0x720
  404534:	b	402560 <printf@plt>
  404538:	stp	x29, x30, [sp, #-112]!
  40453c:	mov	x29, sp
  404540:	stp	x19, x20, [sp, #16]
  404544:	mov	x19, x0
  404548:	stp	x21, x22, [sp, #32]
  40454c:	and	w22, w1, #0xff
  404550:	stp	x23, x24, [sp, #48]
  404554:	bl	4116d8 <ferror@plt+0xf0a8>
  404558:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  40455c:	stp	xzr, xzr, [sp, #96]
  404560:	mov	x21, x0
  404564:	ldr	w1, [x1, #976]
  404568:	cbz	w1, 404710 <ferror@plt+0x20e0>
  40456c:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  404570:	ldr	w0, [x0, #980]
  404574:	cbz	w0, 4046dc <ferror@plt+0x20ac>
  404578:	mov	x24, #0x0                   	// #0
  40457c:	ldr	x0, [sp, #104]
  404580:	mov	w1, #0x0                   	// #0
  404584:	bl	404890 <ferror@plt+0x2260>
  404588:	cbz	w22, 404598 <ferror@plt+0x1f68>
  40458c:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  404590:	ldr	w1, [x1, #988]
  404594:	cbnz	w1, 4047b0 <ferror@plt+0x2180>
  404598:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  40459c:	ldr	w1, [x1, #980]
  4045a0:	cbz	w1, 4046b4 <ferror@plt+0x2084>
  4045a4:	cbz	x24, 4046c8 <ferror@plt+0x2098>
  4045a8:	mov	x0, x19
  4045ac:	bl	4116d8 <ferror@plt+0xf0a8>
  4045b0:	mov	x23, x0
  4045b4:	mov	x0, x24
  4045b8:	bl	402250 <strdup@plt>
  4045bc:	mov	x19, x0
  4045c0:	cbz	x0, 404884 <ferror@plt+0x2254>
  4045c4:	stp	x25, x26, [sp, #64]
  4045c8:	adrp	x25, 418000 <ferror@plt+0x159d0>
  4045cc:	add	x25, x25, #0x780
  4045d0:	str	x27, [sp, #80]
  4045d4:	bl	402020 <strlen@plt>
  4045d8:	mov	x24, x0
  4045dc:	b	40461c <ferror@plt+0x1fec>
  4045e0:	bl	4021a0 <malloc@plt>
  4045e4:	sub	x27, x22, x21
  4045e8:	mov	x20, x0
  4045ec:	mov	x1, x19
  4045f0:	mov	x2, x21
  4045f4:	cbz	x0, 40486c <ferror@plt+0x223c>
  4045f8:	bl	401fe0 <memcpy@plt>
  4045fc:	mov	x2, x27
  404600:	mov	x1, x26
  404604:	add	x0, x20, x21
  404608:	bl	401fe0 <memcpy@plt>
  40460c:	strb	wzr, [x20, x22]
  404610:	mov	x0, x19
  404614:	mov	x19, x20
  404618:	bl	4023e0 <free@plt>
  40461c:	mov	x1, x25
  404620:	mov	x0, x19
  404624:	sub	x22, x24, #0xd
  404628:	bl	4024e0 <strstr@plt>
  40462c:	mov	x1, x0
  404630:	sub	x0, x24, #0xc
  404634:	sub	x21, x1, x19
  404638:	mov	x24, x22
  40463c:	add	x26, x1, #0xd
  404640:	cbnz	x1, 4045e0 <ferror@plt+0x1fb0>
  404644:	adrp	x21, 418000 <ferror@plt+0x159d0>
  404648:	add	x21, x21, #0x410
  40464c:	mov	x1, x21
  404650:	mov	x2, x19
  404654:	adrp	x0, 419000 <ferror@plt+0x169d0>
  404658:	add	x0, x0, #0xba8
  40465c:	bl	403f68 <ferror@plt+0x1938>
  404660:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  404664:	ldr	w0, [x0, #964]
  404668:	cbz	w0, 40473c <ferror@plt+0x210c>
  40466c:	mov	x0, x19
  404670:	bl	4023e0 <free@plt>
  404674:	ldp	x25, x26, [sp, #64]
  404678:	mov	w20, #0x0                   	// #0
  40467c:	ldr	x27, [sp, #80]
  404680:	mov	w1, #0x0                   	// #0
  404684:	ldr	x0, [sp, #96]
  404688:	bl	404890 <ferror@plt+0x2260>
  40468c:	ldr	x0, [sp, #96]
  404690:	bl	410f08 <ferror@plt+0xe8d8>
  404694:	ldr	x0, [sp, #104]
  404698:	bl	410f08 <ferror@plt+0xe8d8>
  40469c:	mov	w0, w20
  4046a0:	ldp	x19, x20, [sp, #16]
  4046a4:	ldp	x21, x22, [sp, #32]
  4046a8:	ldp	x23, x24, [sp, #48]
  4046ac:	ldp	x29, x30, [sp], #112
  4046b0:	ret
  4046b4:	cbnz	x24, 4045a8 <ferror@plt+0x1f78>
  4046b8:	mov	x0, x19
  4046bc:	bl	412fc8 <ferror@plt+0x10998>
  4046c0:	cmp	w0, #0x0
  4046c4:	b.gt	40484c <ferror@plt+0x221c>
  4046c8:	mov	x0, x19
  4046cc:	bl	404018 <ferror@plt+0x19e8>
  4046d0:	mov	w20, w0
  4046d4:	tbnz	w20, #31, 40468c <ferror@plt+0x205c>
  4046d8:	b	404680 <ferror@plt+0x2050>
  4046dc:	mov	x0, x19
  4046e0:	bl	412588 <ferror@plt+0xff58>
  4046e4:	cmp	w0, #0x0
  4046e8:	b.lt	4047cc <ferror@plt+0x219c>  // b.tstop
  4046ec:	b.ne	404578 <ferror@plt+0x1f48>  // b.any
  4046f0:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  4046f4:	mov	x2, x21
  4046f8:	adrp	x1, 417000 <ferror@plt+0x149d0>
  4046fc:	mov	w20, #0xfffffffe            	// #-2
  404700:	ldr	w0, [x0, #824]
  404704:	add	x1, x1, #0x9a0
  404708:	bl	40a228 <ferror@plt+0x7bf8>
  40470c:	b	40468c <ferror@plt+0x205c>
  404710:	add	x2, sp, #0x68
  404714:	add	x1, sp, #0x60
  404718:	mov	x0, x19
  40471c:	bl	411e80 <ferror@plt+0xf850>
  404720:	mov	w20, w0
  404724:	tbnz	w0, #31, 4047f8 <ferror@plt+0x21c8>
  404728:	mov	x0, x19
  40472c:	bl	412260 <ferror@plt+0xfc30>
  404730:	mov	x24, x0
  404734:	cbnz	x0, 40457c <ferror@plt+0x1f4c>
  404738:	b	40456c <ferror@plt+0x1f3c>
  40473c:	mov	x1, x23
  404740:	mov	w2, #0x1                   	// #1
  404744:	adrp	x22, 418000 <ferror@plt+0x159d0>
  404748:	add	x22, x22, #0x790
  40474c:	mov	x0, x22
  404750:	bl	402090 <setenv@plt>
  404754:	mov	x0, x19
  404758:	bl	402240 <system@plt>
  40475c:	mov	w20, w0
  404760:	mov	x0, x22
  404764:	bl	4024a0 <unsetenv@plt>
  404768:	cmn	w20, #0x1
  40476c:	b.eq	40481c <ferror@plt+0x21ec>  // b.none
  404770:	ubfx	x0, x20, #8, #8
  404774:	cbz	w0, 404798 <ferror@plt+0x2168>
  404778:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  40477c:	neg	w20, w0
  404780:	mov	x3, x23
  404784:	mov	x2, x21
  404788:	ldr	w0, [x1, #824]
  40478c:	adrp	x1, 418000 <ferror@plt+0x159d0>
  404790:	add	x1, x1, #0x7a0
  404794:	bl	40a228 <ferror@plt+0x7bf8>
  404798:	mov	x0, x19
  40479c:	bl	4023e0 <free@plt>
  4047a0:	ldp	x25, x26, [sp, #64]
  4047a4:	ldr	x27, [sp, #80]
  4047a8:	tbnz	w20, #31, 40468c <ferror@plt+0x205c>
  4047ac:	b	404680 <ferror@plt+0x2050>
  4047b0:	mov	x0, x19
  4047b4:	bl	4115a8 <ferror@plt+0xef78>
  4047b8:	mov	w1, #0x1                   	// #1
  4047bc:	bl	404890 <ferror@plt+0x2260>
  4047c0:	mov	w20, w0
  4047c4:	tbz	w0, #31, 404598 <ferror@plt+0x1f68>
  4047c8:	b	40468c <ferror@plt+0x205c>
  4047cc:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  4047d0:	ldr	w20, [x0, #968]
  4047d4:	cbz	w20, 40468c <ferror@plt+0x205c>
  4047d8:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  4047dc:	mov	x2, x21
  4047e0:	adrp	x1, 418000 <ferror@plt+0x159d0>
  4047e4:	mov	w20, #0xfffffffe            	// #-2
  4047e8:	ldr	w0, [x0, #824]
  4047ec:	add	x1, x1, #0x608
  4047f0:	bl	40a228 <ferror@plt+0x7bf8>
  4047f4:	b	40468c <ferror@plt+0x205c>
  4047f8:	neg	w0, w0
  4047fc:	bl	402270 <strerror@plt>
  404800:	mov	x2, x21
  404804:	mov	x3, x0
  404808:	adrp	x1, 418000 <ferror@plt+0x159d0>
  40480c:	mov	w0, #0x4                   	// #4
  404810:	add	x1, x1, #0x740
  404814:	bl	40a228 <ferror@plt+0x7bf8>
  404818:	b	40469c <ferror@plt+0x206c>
  40481c:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  404820:	mov	x3, x23
  404824:	mov	x2, x21
  404828:	adrp	x1, 418000 <ferror@plt+0x159d0>
  40482c:	ldr	w0, [x0, #824]
  404830:	add	x1, x1, #0x7a0
  404834:	bl	40a228 <ferror@plt+0x7bf8>
  404838:	mov	x0, x19
  40483c:	bl	4023e0 <free@plt>
  404840:	ldp	x25, x26, [sp, #64]
  404844:	ldr	x27, [sp, #80]
  404848:	b	40468c <ferror@plt+0x205c>
  40484c:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  404850:	mov	x2, x21
  404854:	adrp	x1, 418000 <ferror@plt+0x159d0>
  404858:	mov	w20, #0xfffffff0            	// #-16
  40485c:	ldr	w0, [x0, #824]
  404860:	add	x1, x1, #0x768
  404864:	bl	40a228 <ferror@plt+0x7bf8>
  404868:	b	40468c <ferror@plt+0x205c>
  40486c:	mov	x0, x19
  404870:	mov	w20, #0xfffffff4            	// #-12
  404874:	bl	4023e0 <free@plt>
  404878:	ldp	x25, x26, [sp, #64]
  40487c:	ldr	x27, [sp, #80]
  404880:	b	40468c <ferror@plt+0x205c>
  404884:	mov	w20, #0xfffffff4            	// #-12
  404888:	b	40468c <ferror@plt+0x205c>
  40488c:	nop
  404890:	stp	x29, x30, [sp, #-64]!
  404894:	mov	x29, sp
  404898:	stp	x19, x20, [sp, #16]
  40489c:	stp	x21, x22, [sp, #32]
  4048a0:	mov	x22, x0
  4048a4:	str	x23, [sp, #48]
  4048a8:	and	w23, w1, #0xff
  4048ac:	bl	40d298 <ferror@plt+0xac68>
  4048b0:	cbz	x0, 404914 <ferror@plt+0x22e4>
  4048b4:	mov	x19, x0
  4048b8:	b	4048c8 <ferror@plt+0x2298>
  4048bc:	bl	40d1d0 <ferror@plt+0xaba0>
  4048c0:	mov	x19, x0
  4048c4:	cbz	x0, 404914 <ferror@plt+0x22e4>
  4048c8:	mov	x0, x19
  4048cc:	bl	4116c8 <ferror@plt+0xf098>
  4048d0:	mov	w1, #0x0                   	// #0
  4048d4:	mov	x21, x0
  4048d8:	bl	404538 <ferror@plt+0x1f08>
  4048dc:	mov	w20, w0
  4048e0:	mov	x0, x21
  4048e4:	bl	411270 <ferror@plt+0xec40>
  4048e8:	cmp	w20, #0x0
  4048ec:	mov	x1, x19
  4048f0:	mov	x0, x22
  4048f4:	ccmp	w23, #0x0, #0x4, lt  // lt = tstop
  4048f8:	b.eq	4048bc <ferror@plt+0x228c>  // b.none
  4048fc:	mov	w0, w20
  404900:	ldp	x19, x20, [sp, #16]
  404904:	ldp	x21, x22, [sp, #32]
  404908:	ldr	x23, [sp, #48]
  40490c:	ldp	x29, x30, [sp], #64
  404910:	ret
  404914:	mov	w20, #0x0                   	// #0
  404918:	mov	w0, w20
  40491c:	ldp	x19, x20, [sp, #16]
  404920:	ldp	x21, x22, [sp, #32]
  404924:	ldr	x23, [sp, #48]
  404928:	ldp	x29, x30, [sp], #64
  40492c:	ret
  404930:	mov	x12, #0x1230                	// #4656
  404934:	sub	sp, sp, x12
  404938:	stp	x29, x30, [sp]
  40493c:	mov	x29, sp
  404940:	stp	x19, x20, [sp, #16]
  404944:	stp	x21, x22, [sp, #32]
  404948:	mov	w21, w0
  40494c:	adrp	x0, 418000 <ferror@plt+0x159d0>
  404950:	add	x0, x0, #0x578
  404954:	stp	x23, x24, [sp, #48]
  404958:	stp	x25, x26, [sp, #64]
  40495c:	mov	x26, x1
  404960:	bl	4025a0 <getenv@plt>
  404964:	cbz	x0, 404e0c <ferror@plt+0x27dc>
  404968:	ldrb	w2, [x0]
  40496c:	mov	x23, x0
  404970:	cbz	w2, 404f94 <ferror@plt+0x2964>
  404974:	mov	x4, x0
  404978:	mov	x3, #0x0                   	// #0
  40497c:	nop
  404980:	cmp	w2, #0x20
  404984:	ldrb	w2, [x4, #1]!
  404988:	cinc	x3, x3, eq  // eq = none
  40498c:	cbnz	w2, 404980 <ferror@plt+0x2350>
  404990:	sub	x20, x4, x23
  404994:	sxtw	x22, w21
  404998:	add	x22, x22, #0x3
  40499c:	add	x22, x22, x3
  4049a0:	add	x0, x22, x20
  4049a4:	lsl	x0, x0, #3
  4049a8:	bl	4021a0 <malloc@plt>
  4049ac:	mov	x19, x0
  4049b0:	cbz	x0, 404e10 <ferror@plt+0x27e0>
  4049b4:	lsl	x22, x22, #3
  4049b8:	stp	x27, x28, [sp, #80]
  4049bc:	add	x5, x0, x22
  4049c0:	ldr	x0, [x26]
  4049c4:	str	x0, [x19]
  4049c8:	add	x2, x20, #0x1
  4049cc:	mov	x1, x23
  4049d0:	mov	x0, x5
  4049d4:	bl	401fe0 <memcpy@plt>
  4049d8:	ldrb	w3, [x19, x22]
  4049dc:	add	x8, x0, x20
  4049e0:	mov	x5, x0
  4049e4:	mov	x2, x0
  4049e8:	mov	w20, #0x1                   	// #1
  4049ec:	add	x0, x19, #0x8
  4049f0:	mov	x1, #0x0                   	// #0
  4049f4:	mov	w9, #0x27                  	// #39
  4049f8:	cbnz	w3, 404a1c <ferror@plt+0x23ec>
  4049fc:	b	404a6c <ferror@plt+0x243c>
  404a00:	ldrb	w6, [x1]
  404a04:	cmp	w6, w3
  404a08:	b.eq	404b0c <ferror@plt+0x24dc>  // b.none
  404a0c:	mov	x3, x2
  404a10:	add	x2, x2, #0x1
  404a14:	ldrb	w3, [x3, #1]
  404a18:	cbz	w3, 404a58 <ferror@plt+0x2428>
  404a1c:	sbfiz	x4, x20, #3, #32
  404a20:	add	x0, x19, x4
  404a24:	cbnz	x1, 404a00 <ferror@plt+0x23d0>
  404a28:	cmp	w3, #0x20
  404a2c:	add	x6, x2, #0x1
  404a30:	b.eq	404bf0 <ferror@plt+0x25c0>  // b.none
  404a34:	cmp	w3, #0x22
  404a38:	ccmp	w3, w9, #0x4, ne  // ne = any
  404a3c:	b.ne	404c14 <ferror@plt+0x25e4>  // b.any
  404a40:	mov	x3, x2
  404a44:	mov	x1, x2
  404a48:	mov	x2, x6
  404a4c:	ldrb	w3, [x3, #1]
  404a50:	cbnz	w3, 404a1c <ferror@plt+0x23ec>
  404a54:	nop
  404a58:	cmp	x5, x2
  404a5c:	b.cs	404a6c <ferror@plt+0x243c>  // b.hs, b.nlast
  404a60:	add	w20, w20, #0x1
  404a64:	str	x5, [x0]
  404a68:	add	x0, x19, w20, sxtw #3
  404a6c:	add	w20, w20, w21
  404a70:	sub	w2, w21, #0x1
  404a74:	sub	w21, w20, #0x1
  404a78:	add	x1, x26, #0x8
  404a7c:	sbfiz	x2, x2, #3, #32
  404a80:	bl	401fe0 <memcpy@plt>
  404a84:	str	xzr, [x19, w20, sxtw #3]
  404a88:	adrp	x24, 419000 <ferror@plt+0x169d0>
  404a8c:	adrp	x23, 419000 <ferror@plt+0x169d0>
  404a90:	adrp	x22, 419000 <ferror@plt+0x169d0>
  404a94:	add	x24, x24, #0x2b8
  404a98:	add	x23, x23, #0x638
  404a9c:	add	x22, x22, #0x168
  404aa0:	adrp	x0, 418000 <ferror@plt+0x159d0>
  404aa4:	mov	w25, #0x0                   	// #0
  404aa8:	add	x0, x0, #0x820
  404aac:	mov	w20, #0x0                   	// #0
  404ab0:	mov	x28, #0x0                   	// #0
  404ab4:	mov	w27, #0x1                   	// #1
  404ab8:	str	wzr, [sp, #104]
  404abc:	stp	xzr, xzr, [sp, #112]
  404ac0:	str	wzr, [sp, #128]
  404ac4:	stp	wzr, wzr, [sp, #136]
  404ac8:	str	x0, [sp, #144]
  404acc:	add	x4, sp, #0x230
  404ad0:	mov	x3, x24
  404ad4:	mov	x2, x23
  404ad8:	mov	x1, x19
  404adc:	mov	w0, w21
  404ae0:	str	wzr, [sp, #560]
  404ae4:	bl	402350 <getopt_long@plt>
  404ae8:	cmn	w0, #0x1
  404aec:	b.eq	404e28 <ferror@plt+0x27f8>  // b.none
  404af0:	sub	w1, w0, #0x1
  404af4:	cmp	w1, #0x75
  404af8:	b.hi	404c3c <ferror@plt+0x260c>  // b.pmore
  404afc:	ldrh	w1, [x22, w1, uxtw #1]
  404b00:	adr	x2, 404b0c <ferror@plt+0x24dc>
  404b04:	add	x1, x2, w1, sxth #2
  404b08:	br	x1
  404b0c:	cmp	x5, x1
  404b10:	b.ne	404b98 <ferror@plt+0x2568>  // b.any
  404b14:	add	x1, x5, #0x1
  404b18:	mov	x5, x2
  404b1c:	str	x1, [x0]
  404b20:	add	x4, x4, #0x8
  404b24:	mov	x3, x2
  404b28:	add	w20, w20, #0x1
  404b2c:	strb	wzr, [x5], #1
  404b30:	add	x0, x19, x4
  404b34:	mov	x1, #0x0                   	// #0
  404b38:	mov	x2, x5
  404b3c:	b	404a14 <ferror@plt+0x23e4>
  404b40:	mov	w20, #0x1                   	// #1
  404b44:	b	404acc <ferror@plt+0x249c>
  404b48:	mov	w20, #0x1                   	// #1
  404b4c:	bl	40a210 <ferror@plt+0x7be0>
  404b50:	cmp	x26, x19
  404b54:	b.eq	404b60 <ferror@plt+0x2530>  // b.none
  404b58:	mov	x0, x19
  404b5c:	bl	4023e0 <free@plt>
  404b60:	mov	x0, x28
  404b64:	bl	4023e0 <free@plt>
  404b68:	ldp	x27, x28, [sp, #80]
  404b6c:	mov	w0, w20
  404b70:	mov	x12, #0x1230                	// #4656
  404b74:	ldp	x29, x30, [sp]
  404b78:	ldp	x19, x20, [sp, #16]
  404b7c:	ldp	x21, x22, [sp, #32]
  404b80:	ldp	x23, x24, [sp, #48]
  404b84:	ldp	x25, x26, [sp, #64]
  404b88:	add	sp, sp, x12
  404b8c:	ret
  404b90:	mov	w25, #0x1                   	// #1
  404b94:	b	404acc <ferror@plt+0x249c>
  404b98:	sub	x6, x2, #0x1
  404b9c:	cmp	x6, x1
  404ba0:	b.ls	404bb8 <ferror@plt+0x2588>  // b.plast
  404ba4:	nop
  404ba8:	ldrb	w3, [x1, #1]
  404bac:	strb	w3, [x1], #1
  404bb0:	cmp	x6, x1
  404bb4:	b.ne	404ba8 <ferror@plt+0x2578>  // b.any
  404bb8:	sub	x7, x8, #0x2
  404bbc:	mov	x1, x6
  404bc0:	cmp	x6, x7
  404bc4:	b.cs	404bd8 <ferror@plt+0x25a8>  // b.hs, b.nlast
  404bc8:	ldrb	w3, [x1, #2]
  404bcc:	strb	w3, [x1], #1
  404bd0:	cmp	x1, x7
  404bd4:	b.ne	404bc8 <ferror@plt+0x2598>  // b.any
  404bd8:	sub	x3, x2, #0x2
  404bdc:	mov	x1, #0x0                   	// #0
  404be0:	mov	x2, x6
  404be4:	sturb	wzr, [x8, #-2]
  404be8:	mov	x8, x7
  404bec:	b	404a14 <ferror@plt+0x23e4>
  404bf0:	add	x4, x4, #0x8
  404bf4:	str	x5, [x0]
  404bf8:	mov	x3, x2
  404bfc:	add	w20, w20, #0x1
  404c00:	add	x0, x19, x4
  404c04:	mov	x5, x6
  404c08:	strb	wzr, [x2]
  404c0c:	mov	x2, x6
  404c10:	b	404a14 <ferror@plt+0x23e4>
  404c14:	mov	x3, x2
  404c18:	mov	x2, x6
  404c1c:	b	404a14 <ferror@plt+0x23e4>
  404c20:	ldr	x0, [sp, #144]
  404c24:	bl	403eb0 <ferror@plt+0x1880>
  404c28:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  404c2c:	ldr	w0, [x1, #828]
  404c30:	add	w0, w0, #0x1
  404c34:	str	w0, [x1, #828]
  404c38:	b	404acc <ferror@plt+0x249c>
  404c3c:	mov	w2, w0
  404c40:	adrp	x1, 417000 <ferror@plt+0x149d0>
  404c44:	mov	w0, #0x3                   	// #3
  404c48:	add	x1, x1, #0x928
  404c4c:	mov	w20, #0x1                   	// #1
  404c50:	bl	40a228 <ferror@plt+0x7bf8>
  404c54:	b	404b4c <ferror@plt+0x251c>
  404c58:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  404c5c:	str	w27, [x0, #996]
  404c60:	b	404acc <ferror@plt+0x249c>
  404c64:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  404c68:	str	w27, [x0, #992]
  404c6c:	b	404acc <ferror@plt+0x249c>
  404c70:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  404c74:	str	w27, [x0, #968]
  404c78:	b	404acc <ferror@plt+0x249c>
  404c7c:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  404c80:	str	w27, [x0, #988]
  404c84:	b	404acc <ferror@plt+0x249c>
  404c88:	mov	w0, #0x1                   	// #1
  404c8c:	str	w0, [sp, #136]
  404c90:	b	404acc <ferror@plt+0x249c>
  404c94:	ldr	w0, [sp, #104]
  404c98:	add	w1, w0, #0x2
  404c9c:	mov	x0, x28
  404ca0:	sbfiz	x1, x1, #3, #32
  404ca4:	str	x1, [sp, #152]
  404ca8:	bl	402230 <realloc@plt>
  404cac:	ldr	x1, [sp, #152]
  404cb0:	cbz	x0, 405524 <ferror@plt+0x2ef4>
  404cb4:	ldr	w3, [sp, #104]
  404cb8:	add	x1, x0, x1
  404cbc:	adrp	x2, 432000 <ferror@plt+0x2f9d0>
  404cc0:	mov	x28, x0
  404cc4:	add	w3, w3, #0x1
  404cc8:	str	w3, [sp, #104]
  404ccc:	ldr	x0, [x2, #912]
  404cd0:	stp	x0, xzr, [x1, #-16]
  404cd4:	adrp	x0, 418000 <ferror@plt+0x159d0>
  404cd8:	add	x0, x0, #0x808
  404cdc:	bl	403eb0 <ferror@plt+0x1880>
  404ce0:	adrp	x2, 432000 <ferror@plt+0x2f9d0>
  404ce4:	ldr	x0, [x2, #912]
  404ce8:	bl	403eb0 <ferror@plt+0x1880>
  404cec:	b	404acc <ferror@plt+0x249c>
  404cf0:	adrp	x2, 432000 <ferror@plt+0x2f9d0>
  404cf4:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  404cf8:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  404cfc:	str	w27, [x2, #980]
  404d00:	str	w27, [x1, #964]
  404d04:	str	w27, [x0, #960]
  404d08:	b	404acc <ferror@plt+0x249c>
  404d0c:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  404d10:	str	w27, [x0, #984]
  404d14:	b	404acc <ferror@plt+0x249c>
  404d18:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  404d1c:	ldr	x0, [x0, #912]
  404d20:	str	x0, [sp, #120]
  404d24:	b	404acc <ferror@plt+0x249c>
  404d28:	adrp	x0, 417000 <ferror@plt+0x149d0>
  404d2c:	add	x0, x0, #0x530
  404d30:	bl	402310 <puts@plt>
  404d34:	mov	w20, #0x0                   	// #0
  404d38:	adrp	x0, 417000 <ferror@plt+0x149d0>
  404d3c:	add	x0, x0, #0x540
  404d40:	bl	402310 <puts@plt>
  404d44:	b	404b4c <ferror@plt+0x251c>
  404d48:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  404d4c:	mov	w1, #0x4                   	// #4
  404d50:	mov	w2, #0x1                   	// #1
  404d54:	str	w2, [sp, #140]
  404d58:	str	w1, [x0, #824]
  404d5c:	b	404acc <ferror@plt+0x249c>
  404d60:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  404d64:	str	w27, [x0, #1000]
  404d68:	b	404acc <ferror@plt+0x249c>
  404d6c:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  404d70:	ldr	x0, [x0, #912]
  404d74:	str	x0, [sp, #112]
  404d78:	b	404acc <ferror@plt+0x249c>
  404d7c:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  404d80:	str	w27, [x0, #972]
  404d84:	b	404acc <ferror@plt+0x249c>
  404d88:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  404d8c:	adrp	x0, 418000 <ferror@plt+0x159d0>
  404d90:	mov	w20, #0x0                   	// #0
  404d94:	add	x0, x0, #0x828
  404d98:	ldr	x6, [x1, #936]
  404d9c:	mov	x5, x6
  404da0:	mov	x4, x6
  404da4:	mov	x3, x6
  404da8:	mov	x2, x6
  404dac:	mov	x1, x6
  404db0:	bl	402560 <printf@plt>
  404db4:	b	404b4c <ferror@plt+0x251c>
  404db8:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  404dbc:	str	w27, [x0, #976]
  404dc0:	b	404acc <ferror@plt+0x249c>
  404dc4:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  404dc8:	str	w27, [x0, #964]
  404dcc:	b	404acc <ferror@plt+0x249c>
  404dd0:	adrp	x0, 418000 <ferror@plt+0x159d0>
  404dd4:	add	x0, x0, #0x818
  404dd8:	bl	403eb0 <ferror@plt+0x1880>
  404ddc:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  404de0:	str	wzr, [x0, #828]
  404de4:	b	404acc <ferror@plt+0x249c>
  404de8:	mov	w0, #0x1                   	// #1
  404dec:	str	w0, [sp, #128]
  404df0:	b	404acc <ferror@plt+0x249c>
  404df4:	adrp	x0, 418000 <ferror@plt+0x159d0>
  404df8:	add	x0, x0, #0x810
  404dfc:	bl	403eb0 <ferror@plt+0x1880>
  404e00:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  404e04:	str	w27, [x0, #1004]
  404e08:	b	404acc <ferror@plt+0x249c>
  404e0c:	cbnz	x26, 404fa0 <ferror@plt+0x2970>
  404e10:	adrp	x1, 418000 <ferror@plt+0x159d0>
  404e14:	mov	w0, #0x3                   	// #3
  404e18:	add	x1, x1, #0x7c8
  404e1c:	mov	w20, #0x1                   	// #1
  404e20:	bl	40a228 <ferror@plt+0x7bf8>
  404e24:	b	404b6c <ferror@plt+0x253c>
  404e28:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  404e2c:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  404e30:	ldr	w0, [x0, #1004]
  404e34:	ldr	w23, [x1, #920]
  404e38:	cmp	w0, #0x0
  404e3c:	cset	w0, ne  // ne = any
  404e40:	sub	w21, w21, w23
  404e44:	bl	40a1e8 <ferror@plt+0x7bb8>
  404e48:	orr	w0, w20, w21
  404e4c:	cbz	w0, 4053b8 <ferror@plt+0x2d88>
  404e50:	ldp	x1, x2, [sp, #112]
  404e54:	orr	x0, x1, x2
  404e58:	cbz	x0, 404e90 <ferror@plt+0x2860>
  404e5c:	cmp	x1, #0x0
  404e60:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  404e64:	add	x0, x0, #0x340
  404e68:	csel	x0, x0, x1, eq  // eq = none
  404e6c:	str	x0, [sp, #112]
  404e70:	cbz	x2, 4050bc <ferror@plt+0x2a8c>
  404e74:	ldp	x3, x4, [sp, #112]
  404e78:	add	x0, sp, #0x230
  404e7c:	adrp	x2, 418000 <ferror@plt+0x159d0>
  404e80:	mov	x1, #0x1000                	// #4096
  404e84:	add	x2, x2, #0x178
  404e88:	bl	402150 <snprintf@plt>
  404e8c:	add	x0, sp, #0x230
  404e90:	mov	x1, x28
  404e94:	bl	40c2f0 <ferror@plt+0x9cc0>
  404e98:	mov	x22, x0
  404e9c:	cbz	x0, 40510c <ferror@plt+0x2adc>
  404ea0:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  404ea4:	ldr	w1, [x1, #828]
  404ea8:	bl	40a360 <ferror@plt+0x7d30>
  404eac:	mov	x0, x22
  404eb0:	bl	40ce38 <ferror@plt+0xa808>
  404eb4:	cbnz	w20, 404fac <ferror@plt+0x297c>
  404eb8:	add	x1, x19, w23, sxtw #3
  404ebc:	str	x1, [sp, #104]
  404ec0:	sxtw	x0, w23
  404ec4:	cbnz	w25, 405124 <ferror@plt+0x2af4>
  404ec8:	ldr	w0, [sp, #136]
  404ecc:	cbnz	w0, 405324 <ferror@plt+0x2cf4>
  404ed0:	ldr	w0, [sp, #128]
  404ed4:	cbz	w0, 4051dc <ferror@plt+0x2bac>
  404ed8:	cmp	w21, #0x0
  404edc:	b.le	404f88 <ferror@plt+0x2958>
  404ee0:	adrp	x23, 418000 <ferror@plt+0x159d0>
  404ee4:	add	x24, sp, #0xa8
  404ee8:	add	x0, x23, #0x1d0
  404eec:	adrp	x25, 432000 <ferror@plt+0x2f9d0>
  404ef0:	mov	x20, #0x0                   	// #0
  404ef4:	str	x0, [sp, #112]
  404ef8:	add	x0, x25, #0x338
  404efc:	str	x0, [sp, #120]
  404f00:	ldr	x0, [sp, #104]
  404f04:	mov	x2, x24
  404f08:	str	xzr, [sp, #168]
  404f0c:	ldr	x25, [x0, x20, lsl #3]
  404f10:	mov	x0, x22
  404f14:	mov	x1, x25
  404f18:	bl	411300 <ferror@plt+0xecd0>
  404f1c:	tbnz	w0, #31, 405104 <ferror@plt+0x2ad4>
  404f20:	ldr	x27, [sp, #168]
  404f24:	cbnz	x27, 404f3c <ferror@plt+0x290c>
  404f28:	b	4051b0 <ferror@plt+0x2b80>
  404f2c:	mov	x1, x27
  404f30:	bl	40d1f0 <ferror@plt+0xabc0>
  404f34:	mov	x27, x0
  404f38:	cbz	x0, 4050f8 <ferror@plt+0x2ac8>
  404f3c:	mov	x0, x27
  404f40:	bl	4116c8 <ferror@plt+0xf098>
  404f44:	mov	w1, #0x1                   	// #1
  404f48:	mov	x23, x0
  404f4c:	bl	404538 <ferror@plt+0x1f08>
  404f50:	mov	w25, w0
  404f54:	mov	x0, x23
  404f58:	bl	411270 <ferror@plt+0xec40>
  404f5c:	ldr	x0, [sp, #168]
  404f60:	tbz	w25, #31, 404f2c <ferror@plt+0x28fc>
  404f64:	str	w25, [sp, #136]
  404f68:	bl	410f08 <ferror@plt+0xe8d8>
  404f6c:	nop
  404f70:	add	x20, x20, #0x1
  404f74:	cmp	w21, w20
  404f78:	b.gt	404f00 <ferror@plt+0x28d0>
  404f7c:	ldr	w0, [sp, #136]
  404f80:	lsr	w20, w0, #31
  404f84:	nop
  404f88:	mov	x0, x22
  404f8c:	bl	40cd80 <ferror@plt+0xa750>
  404f90:	b	404b4c <ferror@plt+0x251c>
  404f94:	mov	x20, #0x0                   	// #0
  404f98:	mov	x3, #0x0                   	// #0
  404f9c:	b	404994 <ferror@plt+0x2364>
  404fa0:	mov	x19, x26
  404fa4:	stp	x27, x28, [sp, #80]
  404fa8:	b	404a88 <ferror@plt+0x2458>
  404fac:	adrp	x0, 419000 <ferror@plt+0x169d0>
  404fb0:	add	x0, x0, #0x258
  404fb4:	add	x23, sp, #0xa8
  404fb8:	adrp	x24, 418000 <ferror@plt+0x159d0>
  404fbc:	add	x27, x23, #0x60
  404fc0:	add	x24, x24, #0x590
  404fc4:	ldp	x2, x3, [x0]
  404fc8:	stp	x2, x3, [sp, #168]
  404fcc:	adrp	x25, 432000 <ferror@plt+0x2f9d0>
  404fd0:	ldp	x4, x5, [x0, #16]
  404fd4:	stp	x4, x5, [sp, #184]
  404fd8:	ldp	x2, x3, [x0, #32]
  404fdc:	stp	x2, x3, [sp, #200]
  404fe0:	ldp	x4, x5, [x0, #48]
  404fe4:	stp	x4, x5, [sp, #216]
  404fe8:	ldp	x2, x3, [x0, #64]
  404fec:	stp	x2, x3, [sp, #232]
  404ff0:	ldp	x0, x1, [x0, #80]
  404ff4:	stp	x0, x1, [sp, #248]
  404ff8:	mov	x0, x22
  404ffc:	ldr	x1, [x23, #8]
  405000:	blr	x1
  405004:	mov	x21, x0
  405008:	cbz	x0, 405074 <ferror@plt+0x2a44>
  40500c:	mov	x0, x21
  405010:	bl	40eb90 <ferror@plt+0xc560>
  405014:	tst	w0, #0xff
  405018:	b.eq	40506c <ferror@plt+0x2a3c>  // b.none
  40501c:	ldr	x20, [x23]
  405020:	mov	x0, x21
  405024:	bl	40eaf0 <ferror@plt+0xc4c0>
  405028:	mov	x2, x0
  40502c:	mov	x1, x20
  405030:	mov	x0, x24
  405034:	bl	402560 <printf@plt>
  405038:	mov	x0, x21
  40503c:	bl	40eb18 <ferror@plt+0xc4e8>
  405040:	mov	x20, x0
  405044:	ldr	x1, [x25, #928]
  405048:	cbz	x0, 4050ec <ferror@plt+0x2abc>
  40504c:	mov	w0, #0x20                  	// #32
  405050:	bl	4020c0 <putc@plt>
  405054:	mov	x0, x20
  405058:	bl	402310 <puts@plt>
  40505c:	mov	x0, x21
  405060:	bl	40eb90 <ferror@plt+0xc560>
  405064:	tst	w0, #0xff
  405068:	b.ne	40501c <ferror@plt+0x29ec>  // b.any
  40506c:	mov	x0, x21
  405070:	bl	40ebe8 <ferror@plt+0xc5b8>
  405074:	add	x23, x23, #0x10
  405078:	cmp	x27, x23
  40507c:	b.ne	404ff8 <ferror@plt+0x29c8>  // b.any
  405080:	adrp	x0, 419000 <ferror@plt+0x169d0>
  405084:	add	x0, x0, #0xa0
  405088:	bl	402310 <puts@plt>
  40508c:	mov	w20, #0x0                   	// #0
  405090:	ldr	x0, [x25, #928]
  405094:	bl	402470 <fflush@plt>
  405098:	mov	w2, #0x1                   	// #1
  40509c:	mov	x0, x22
  4050a0:	mov	w1, w2
  4050a4:	bl	40cf48 <ferror@plt+0xa918>
  4050a8:	mov	x0, x22
  4050ac:	mov	w2, #0x1                   	// #1
  4050b0:	mov	w1, #0x2                   	// #2
  4050b4:	bl	40cf48 <ferror@plt+0xa918>
  4050b8:	b	404f88 <ferror@plt+0x2958>
  4050bc:	add	x24, sp, #0xa8
  4050c0:	add	x1, x24, #0x82
  4050c4:	mov	x0, x24
  4050c8:	str	x1, [sp, #120]
  4050cc:	bl	402590 <uname@plt>
  4050d0:	tbz	w0, #31, 404e74 <ferror@plt+0x2844>
  4050d4:	adrp	x1, 418000 <ferror@plt+0x159d0>
  4050d8:	mov	w0, #0x3                   	// #3
  4050dc:	add	x1, x1, #0x160
  4050e0:	mov	w20, #0x1                   	// #1
  4050e4:	bl	40a228 <ferror@plt+0x7bf8>
  4050e8:	b	404b4c <ferror@plt+0x251c>
  4050ec:	mov	w0, #0xa                   	// #10
  4050f0:	bl	4020c0 <putc@plt>
  4050f4:	b	40500c <ferror@plt+0x29dc>
  4050f8:	ldr	x0, [sp, #168]
  4050fc:	bl	410f08 <ferror@plt+0xe8d8>
  405100:	b	404f70 <ferror@plt+0x2940>
  405104:	str	w0, [sp, #136]
  405108:	b	404f70 <ferror@plt+0x2940>
  40510c:	adrp	x1, 417000 <ferror@plt+0x149d0>
  405110:	mov	w0, #0x3                   	// #3
  405114:	add	x1, x1, #0x968
  405118:	mov	w20, #0x1                   	// #1
  40511c:	bl	40a228 <ferror@plt+0x7bf8>
  405120:	b	404b4c <ferror@plt+0x251c>
  405124:	ldr	x21, [x19, x0, lsl #3]
  405128:	add	x2, sp, #0xa8
  40512c:	mov	x0, x22
  405130:	str	xzr, [sp, #160]
  405134:	mov	x1, x21
  405138:	bl	410ce8 <ferror@plt+0xe6b8>
  40513c:	tbnz	w0, #31, 405414 <ferror@plt+0x2de4>
  405140:	ldr	x0, [sp, #168]
  405144:	add	x1, sp, #0xa0
  405148:	bl	4136a0 <ferror@plt+0x11070>
  40514c:	tbnz	w0, #31, 4054b4 <ferror@plt+0x2e84>
  405150:	ldr	x21, [sp, #160]
  405154:	cbz	x21, 40519c <ferror@plt+0x2b6c>
  405158:	adrp	x23, 419000 <ferror@plt+0x169d0>
  40515c:	add	x23, x23, #0x100
  405160:	mov	x0, x21
  405164:	bl	413658 <ferror@plt+0x11028>
  405168:	mov	x24, x0
  40516c:	mov	x0, x21
  405170:	bl	413678 <ferror@plt+0x11048>
  405174:	mov	x1, x0
  405178:	mov	x2, x24
  40517c:	mov	x0, x23
  405180:	bl	402560 <printf@plt>
  405184:	ldr	x0, [sp, #160]
  405188:	mov	x1, x21
  40518c:	bl	40d1f0 <ferror@plt+0xabc0>
  405190:	mov	x21, x0
  405194:	cbnz	x0, 405160 <ferror@plt+0x2b30>
  405198:	ldr	x21, [sp, #160]
  40519c:	mov	x0, x21
  4051a0:	bl	413698 <ferror@plt+0x11068>
  4051a4:	ldr	x0, [sp, #168]
  4051a8:	bl	411270 <ferror@plt+0xec40>
  4051ac:	b	404f88 <ferror@plt+0x2958>
  4051b0:	ldp	x1, x0, [sp, #112]
  4051b4:	mov	x2, x25
  4051b8:	ldr	w0, [x0]
  4051bc:	bl	40a228 <ferror@plt+0x7bf8>
  4051c0:	ldr	x27, [sp, #168]
  4051c4:	cbnz	x27, 404f3c <ferror@plt+0x290c>
  4051c8:	mov	w1, #0xfffffffe            	// #-2
  4051cc:	mov	x0, #0x0                   	// #0
  4051d0:	str	w1, [sp, #136]
  4051d4:	bl	410f08 <ferror@plt+0xe8d8>
  4051d8:	b	404f70 <ferror@plt+0x2940>
  4051dc:	ldr	w0, [sp, #140]
  4051e0:	cbnz	w0, 4053d0 <ferror@plt+0x2da0>
  4051e4:	cmp	w21, #0x1
  4051e8:	mov	x25, #0x1                   	// #1
  4051ec:	mov	x27, #0x0                   	// #0
  4051f0:	mov	x23, #0x0                   	// #0
  4051f4:	b.gt	405220 <ferror@plt+0x2bf0>
  4051f8:	b	405488 <ferror@plt+0x2e58>
  4051fc:	ldr	x2, [sp, #112]
  405200:	mov	x1, x20
  405204:	add	x23, x23, x2
  405208:	add	x2, x2, #0x1
  40520c:	bl	401fe0 <memcpy@plt>
  405210:	add	x25, x25, #0x1
  405214:	cmp	w21, w25
  405218:	b.le	40548c <ferror@plt+0x2e5c>
  40521c:	mov	x27, x24
  405220:	ldr	x0, [sp, #104]
  405224:	ldr	x20, [x0, x25, lsl #3]
  405228:	mov	x0, x20
  40522c:	bl	402020 <strlen@plt>
  405230:	mov	x24, x0
  405234:	mov	w1, #0x3d                  	// #61
  405238:	mov	x0, x20
  40523c:	str	x24, [sp, #112]
  405240:	add	x24, x24, x23
  405244:	bl	402410 <strchr@plt>
  405248:	cbz	x0, 405318 <ferror@plt+0x2ce8>
  40524c:	ldrb	w1, [x0, #1]
  405250:	add	x0, x0, #0x1
  405254:	str	x0, [sp, #120]
  405258:	mov	w2, #0x27                  	// #39
  40525c:	cmp	w1, #0x22
  405260:	ccmp	w1, w2, #0x4, ne  // ne = any
  405264:	b.eq	40530c <ferror@plt+0x2cdc>  // b.none
  405268:	mov	w1, #0x20                  	// #32
  40526c:	bl	402410 <strchr@plt>
  405270:	cmp	x0, #0x0
  405274:	mov	x2, #0x2                   	// #2
  405278:	mov	x1, #0x4                   	// #4
  40527c:	csel	x1, x2, x1, eq  // eq = none
  405280:	csel	x0, xzr, x2, eq  // eq = none
  405284:	str	x0, [sp, #128]
  405288:	add	x1, x24, x1
  40528c:	mov	x0, x27
  405290:	bl	402230 <realloc@plt>
  405294:	mov	x24, x0
  405298:	cbz	x0, 405434 <ferror@plt+0x2e04>
  40529c:	cbz	x23, 4052b0 <ferror@plt+0x2c80>
  4052a0:	mov	w0, #0x20                  	// #32
  4052a4:	strb	w0, [x24, x23]
  4052a8:	add	x23, x23, #0x1
  4052ac:	add	x0, x24, x23
  4052b0:	ldr	x1, [sp, #128]
  4052b4:	cbz	x1, 4051fc <ferror@plt+0x2bcc>
  4052b8:	ldr	x1, [sp, #120]
  4052bc:	sub	x27, x1, x20
  4052c0:	mov	x1, x20
  4052c4:	mov	x2, x27
  4052c8:	bl	401fe0 <memcpy@plt>
  4052cc:	ldp	x0, x1, [sp, #112]
  4052d0:	add	x23, x23, x27
  4052d4:	mov	w4, #0x22                  	// #34
  4052d8:	str	w4, [sp, #112]
  4052dc:	strb	w4, [x24, x23]
  4052e0:	sub	x20, x0, x27
  4052e4:	add	x27, x23, #0x1
  4052e8:	mov	x2, x20
  4052ec:	add	x20, x20, x27
  4052f0:	add	x0, x24, x27
  4052f4:	add	x23, x20, #0x1
  4052f8:	bl	401fe0 <memcpy@plt>
  4052fc:	ldr	w4, [sp, #112]
  405300:	strb	w4, [x24, x20]
  405304:	strb	wzr, [x24, x23]
  405308:	b	405210 <ferror@plt+0x2be0>
  40530c:	mov	x1, #0x2                   	// #2
  405310:	str	xzr, [sp, #128]
  405314:	b	405288 <ferror@plt+0x2c58>
  405318:	mov	x1, #0x2                   	// #2
  40531c:	stp	xzr, xzr, [sp, #120]
  405320:	b	405288 <ferror@plt+0x2c58>
  405324:	ldr	x0, [sp, #104]
  405328:	add	x2, sp, #0xa8
  40532c:	str	xzr, [sp, #160]
  405330:	ldr	x21, [x0]
  405334:	mov	x0, x22
  405338:	mov	x1, x21
  40533c:	bl	410ce8 <ferror@plt+0xe6b8>
  405340:	tbnz	w0, #31, 405468 <ferror@plt+0x2e38>
  405344:	ldr	x0, [sp, #168]
  405348:	add	x1, sp, #0xa0
  40534c:	bl	413868 <ferror@plt+0x11238>
  405350:	tbnz	w0, #31, 4054ec <ferror@plt+0x2ebc>
  405354:	ldr	x0, [sp, #160]
  405358:	adrp	x23, 419000 <ferror@plt+0x169d0>
  40535c:	add	x23, x23, #0x100
  405360:	mov	x20, x0
  405364:	cbz	x0, 4053a4 <ferror@plt+0x2d74>
  405368:	mov	x0, x20
  40536c:	bl	413820 <ferror@plt+0x111f0>
  405370:	mov	x21, x0
  405374:	mov	x0, x20
  405378:	bl	413840 <ferror@plt+0x11210>
  40537c:	mov	x1, x0
  405380:	mov	x2, x21
  405384:	mov	x0, x23
  405388:	bl	402560 <printf@plt>
  40538c:	ldr	x0, [sp, #160]
  405390:	mov	x1, x20
  405394:	bl	40d1f0 <ferror@plt+0xabc0>
  405398:	mov	x20, x0
  40539c:	cbnz	x0, 405368 <ferror@plt+0x2d38>
  4053a0:	ldr	x0, [sp, #160]
  4053a4:	bl	413860 <ferror@plt+0x11230>
  4053a8:	ldr	x0, [sp, #168]
  4053ac:	mov	w20, #0x0                   	// #0
  4053b0:	bl	411270 <ferror@plt+0xec40>
  4053b4:	b	404f88 <ferror@plt+0x2958>
  4053b8:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4053bc:	mov	w0, #0x3                   	// #3
  4053c0:	add	x1, x1, #0x80
  4053c4:	mov	w20, #0x1                   	// #1
  4053c8:	bl	40a228 <ferror@plt+0x7bf8>
  4053cc:	b	404b4c <ferror@plt+0x251c>
  4053d0:	cmp	w21, #0x0
  4053d4:	b.le	404f88 <ferror@plt+0x2958>
  4053d8:	mov	x20, #0x0                   	// #0
  4053dc:	ldr	x0, [sp, #104]
  4053e0:	mov	x2, #0x0                   	// #0
  4053e4:	ldr	x1, [x0, x20, lsl #3]
  4053e8:	mov	x0, x22
  4053ec:	add	x20, x20, #0x1
  4053f0:	bl	404130 <ferror@plt+0x1b00>
  4053f4:	cmp	w0, #0x0
  4053f8:	ldr	w1, [sp, #128]
  4053fc:	csel	w0, w1, w0, ge  // ge = tcont
  405400:	str	w0, [sp, #128]
  405404:	cmp	w21, w20
  405408:	b.gt	4053dc <ferror@plt+0x2dac>
  40540c:	lsr	w20, w0, #31
  405410:	b	404f88 <ferror@plt+0x2958>
  405414:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  405418:	mov	x2, x21
  40541c:	mov	w20, w25
  405420:	adrp	x1, 418000 <ferror@plt+0x159d0>
  405424:	ldr	w0, [x0, #824]
  405428:	add	x1, x1, #0x1d0
  40542c:	bl	40a228 <ferror@plt+0x7bf8>
  405430:	b	404f88 <ferror@plt+0x2958>
  405434:	bl	402580 <__errno_location@plt>
  405438:	mov	x1, x0
  40543c:	mov	x0, x27
  405440:	ldr	w20, [x1]
  405444:	bl	4023e0 <free@plt>
  405448:	mov	w0, #0x3                   	// #3
  40544c:	adrp	x1, 419000 <ferror@plt+0x169d0>
  405450:	add	x1, x1, #0x138
  405454:	bl	40a228 <ferror@plt+0x7bf8>
  405458:	cmp	w20, #0x0
  40545c:	cbz	w20, 405488 <ferror@plt+0x2e58>
  405460:	cset	w20, gt
  405464:	b	404f88 <ferror@plt+0x2958>
  405468:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  40546c:	ldr	w20, [sp, #136]
  405470:	mov	x2, x21
  405474:	adrp	x1, 418000 <ferror@plt+0x159d0>
  405478:	ldr	w0, [x0, #824]
  40547c:	add	x1, x1, #0x1d0
  405480:	bl	40a228 <ferror@plt+0x7bf8>
  405484:	b	404f88 <ferror@plt+0x2958>
  405488:	mov	x24, #0x0                   	// #0
  40548c:	ldr	x0, [sp, #104]
  405490:	mov	x2, x24
  405494:	ldr	x1, [x0]
  405498:	mov	x0, x22
  40549c:	bl	404130 <ferror@plt+0x1b00>
  4054a0:	mov	w20, w0
  4054a4:	mov	x0, x24
  4054a8:	bl	4023e0 <free@plt>
  4054ac:	lsr	w20, w20, #31
  4054b0:	b	404f88 <ferror@plt+0x2958>
  4054b4:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  4054b8:	neg	w0, w0
  4054bc:	mov	w20, w25
  4054c0:	ldr	w23, [x1, #824]
  4054c4:	bl	402270 <strerror@plt>
  4054c8:	mov	x2, x21
  4054cc:	mov	x3, x0
  4054d0:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4054d4:	mov	w0, w23
  4054d8:	add	x1, x1, #0xd8
  4054dc:	bl	40a228 <ferror@plt+0x7bf8>
  4054e0:	ldr	x0, [sp, #168]
  4054e4:	bl	411270 <ferror@plt+0xec40>
  4054e8:	b	404f88 <ferror@plt+0x2958>
  4054ec:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  4054f0:	ldr	w20, [sp, #136]
  4054f4:	neg	w0, w0
  4054f8:	ldr	w23, [x1, #824]
  4054fc:	bl	402270 <strerror@plt>
  405500:	mov	x2, x21
  405504:	mov	x3, x0
  405508:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40550c:	mov	w0, w23
  405510:	add	x1, x1, #0x110
  405514:	bl	40a228 <ferror@plt+0x7bf8>
  405518:	ldr	x0, [sp, #168]
  40551c:	bl	411270 <ferror@plt+0xec40>
  405520:	b	404f88 <ferror@plt+0x2958>
  405524:	adrp	x1, 418000 <ferror@plt+0x159d0>
  405528:	mov	w0, #0x3                   	// #3
  40552c:	add	x1, x1, #0x7f8
  405530:	mov	w20, #0x1                   	// #1
  405534:	bl	40a228 <ferror@plt+0x7bf8>
  405538:	b	404b4c <ferror@plt+0x251c>
  40553c:	nop
  405540:	ldr	x2, [x0]
  405544:	ldr	x0, [x1]
  405548:	ldr	w1, [x2, #96]
  40554c:	ldr	w0, [x0, #96]
  405550:	sub	w0, w1, w0
  405554:	ret
  405558:	ldr	x2, [x0]
  40555c:	ldr	x0, [x1]
  405560:	ldr	w1, [x2, #100]
  405564:	ldr	w0, [x0, #100]
  405568:	sub	w0, w1, w0
  40556c:	ret
  405570:	stp	x29, x30, [sp, #-48]!
  405574:	mov	x29, sp
  405578:	stp	x19, x20, [sp, #16]
  40557c:	ldr	x20, [x0, #56]
  405580:	cbz	x20, 4055b0 <ferror@plt+0x2f80>
  405584:	ldr	x19, [x0, #48]
  405588:	str	x21, [sp, #32]
  40558c:	add	x21, x19, x20, lsl #3
  405590:	mov	x20, #0x0                   	// #0
  405594:	ldr	x0, [x19], #8
  405598:	bl	405570 <ferror@plt+0x2f40>
  40559c:	add	x0, x0, #0x1
  4055a0:	cmp	x21, x19
  4055a4:	add	x20, x20, x0
  4055a8:	b.ne	405594 <ferror@plt+0x2f64>  // b.any
  4055ac:	ldr	x21, [sp, #32]
  4055b0:	mov	x0, x20
  4055b4:	ldp	x19, x20, [sp, #16]
  4055b8:	ldp	x29, x30, [sp], #48
  4055bc:	ret
  4055c0:	stp	x29, x30, [sp, #-64]!
  4055c4:	mov	x29, sp
  4055c8:	stp	x21, x22, [sp, #32]
  4055cc:	mov	x21, x3
  4055d0:	ldr	x3, [x0, #56]
  4055d4:	cbz	x3, 4056a8 <ferror@plt+0x3078>
  4055d8:	mov	x22, x0
  4055dc:	str	x23, [sp, #48]
  4055e0:	mov	x23, x2
  4055e4:	stp	x19, x20, [sp, #16]
  4055e8:	mov	x19, x1
  4055ec:	mov	x20, #0x0                   	// #0
  4055f0:	mov	w1, #0x0                   	// #0
  4055f4:	nop
  4055f8:	ldr	x6, [x21]
  4055fc:	ldr	x0, [x22, #48]
  405600:	ldr	x0, [x0, x20, lsl #3]
  405604:	cbz	x6, 40564c <ferror@plt+0x301c>
  405608:	mov	x4, #0x0                   	// #0
  40560c:	b	405618 <ferror@plt+0x2fe8>
  405610:	cmp	x6, x4
  405614:	b.eq	40564c <ferror@plt+0x301c>  // b.none
  405618:	ldr	x5, [x19, x4, lsl #3]
  40561c:	add	x4, x4, #0x1
  405620:	cmp	x5, x0
  405624:	b.ne	405610 <ferror@plt+0x2fe0>  // b.any
  405628:	add	x20, x20, #0x1
  40562c:	cmp	x3, x20
  405630:	b.hi	4055f8 <ferror@plt+0x2fc8>  // b.pmore
  405634:	ldp	x19, x20, [sp, #16]
  405638:	ldr	x23, [sp, #48]
  40563c:	mov	w0, w1
  405640:	ldp	x21, x22, [sp, #32]
  405644:	ldp	x29, x30, [sp], #64
  405648:	ret
  40564c:	cmp	x23, x6
  405650:	b.ls	40568c <ferror@plt+0x305c>  // b.plast
  405654:	str	x0, [x19, x6, lsl #3]
  405658:	add	x6, x6, #0x1
  40565c:	str	x6, [x21]
  405660:	mov	x1, x19
  405664:	mov	x3, x21
  405668:	mov	x2, x23
  40566c:	bl	4055c0 <ferror@plt+0x2f90>
  405670:	mov	w1, w0
  405674:	tbnz	w0, #31, 405634 <ferror@plt+0x3004>
  405678:	ldr	x3, [x22, #56]
  40567c:	add	x20, x20, #0x1
  405680:	cmp	x3, x20
  405684:	b.hi	4055f8 <ferror@plt+0x2fc8>  // b.pmore
  405688:	b	405634 <ferror@plt+0x3004>
  40568c:	mov	w1, #0xffffffe4            	// #-28
  405690:	mov	w0, w1
  405694:	ldp	x19, x20, [sp, #16]
  405698:	ldp	x21, x22, [sp, #32]
  40569c:	ldr	x23, [sp, #48]
  4056a0:	ldp	x29, x30, [sp], #64
  4056a4:	ret
  4056a8:	mov	w1, #0x0                   	// #0
  4056ac:	b	40563c <ferror@plt+0x300c>
  4056b0:	stp	x29, x30, [sp, #-48]!
  4056b4:	mov	x29, sp
  4056b8:	stp	x19, x20, [sp, #16]
  4056bc:	mov	x20, x0
  4056c0:	ldrb	w19, [x0, #16]
  4056c4:	ldrb	w1, [x0, #17]
  4056c8:	cmp	w1, w19
  4056cc:	b.cc	4056fc <ferror@plt+0x30cc>  // b.lo, b.ul, b.last
  4056d0:	and	x19, x19, #0xff
  4056d4:	str	x21, [sp, #32]
  4056d8:	add	x21, x0, #0x18
  4056dc:	ldr	x0, [x21, x19, lsl #3]
  4056e0:	add	x19, x19, #0x1
  4056e4:	cbz	x0, 4056f0 <ferror@plt+0x30c0>
  4056e8:	bl	4056b0 <ferror@plt+0x3080>
  4056ec:	ldrb	w1, [x20, #17]
  4056f0:	cmp	w1, w19
  4056f4:	b.ge	4056dc <ferror@plt+0x30ac>  // b.tcont
  4056f8:	ldr	x21, [sp, #32]
  4056fc:	ldr	x19, [x20, #8]
  405700:	cbz	x19, 405718 <ferror@plt+0x30e8>
  405704:	nop
  405708:	mov	x0, x19
  40570c:	ldr	x19, [x19]
  405710:	bl	4023e0 <free@plt>
  405714:	cbnz	x19, 405708 <ferror@plt+0x30d8>
  405718:	ldr	x0, [x20]
  40571c:	bl	4023e0 <free@plt>
  405720:	mov	x0, x20
  405724:	ldp	x19, x20, [sp, #16]
  405728:	ldp	x29, x30, [sp], #48
  40572c:	b	4023e0 <free@plt>
  405730:	stp	x29, x30, [sp, #-32]!
  405734:	mov	x29, sp
  405738:	str	x19, [sp, #16]
  40573c:	mov	x19, x0
  405740:	ldr	x0, [x0, #4120]
  405744:	cbz	x0, 405774 <ferror@plt+0x3144>
  405748:	ldr	x1, [x0]
  40574c:	str	x1, [x19, #4120]
  405750:	bl	4023e0 <free@plt>
  405754:	ldr	x0, [x19, #4120]
  405758:	cbnz	x0, 405748 <ferror@plt+0x3118>
  40575c:	ldr	x0, [x19, #4128]
  405760:	cbz	x0, 405794 <ferror@plt+0x3164>
  405764:	nop
  405768:	ldr	x1, [x0]
  40576c:	str	x1, [x19, #4128]
  405770:	bl	4023e0 <free@plt>
  405774:	ldr	x0, [x19, #4128]
  405778:	cbnz	x0, 405768 <ferror@plt+0x3138>
  40577c:	ldr	x0, [x19, #4136]
  405780:	cbz	x0, 40579c <ferror@plt+0x316c>
  405784:	nop
  405788:	ldr	x1, [x0]
  40578c:	str	x1, [x19, #4136]
  405790:	bl	4023e0 <free@plt>
  405794:	ldr	x0, [x19, #4136]
  405798:	cbnz	x0, 405788 <ferror@plt+0x3158>
  40579c:	ldr	x19, [sp, #16]
  4057a0:	ldp	x29, x30, [sp], #32
  4057a4:	ret
  4057a8:	mov	x3, x0
  4057ac:	stp	x29, x30, [sp, #-32]!
  4057b0:	mov	x29, sp
  4057b4:	ldr	x4, [x3], #16
  4057b8:	str	x19, [sp, #16]
  4057bc:	mov	x19, x0
  4057c0:	cbz	x4, 4057ec <ferror@plt+0x31bc>
  4057c4:	ldr	x5, [x4, #8]
  4057c8:	mov	x2, x19
  4057cc:	mov	w0, #0x7                   	// #7
  4057d0:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4057d4:	add	x1, x1, #0x668
  4057d8:	bl	40a228 <ferror@plt+0x7bf8>
  4057dc:	mov	x0, x19
  4057e0:	ldr	x19, [sp, #16]
  4057e4:	ldp	x29, x30, [sp], #32
  4057e8:	b	4023e0 <free@plt>
  4057ec:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  4057f0:	add	x5, x5, #0x340
  4057f4:	b	4057c8 <ferror@plt+0x3198>
  4057f8:	ldrb	w3, [x0]
  4057fc:	cbz	w3, 405860 <ferror@plt+0x3230>
  405800:	stp	x29, x30, [sp, #-48]!
  405804:	mov	x29, sp
  405808:	stp	x19, x20, [sp, #16]
  40580c:	mov	x20, x0
  405810:	add	x19, x0, #0x1
  405814:	str	x21, [sp, #32]
  405818:	adrp	x21, 419000 <ferror@plt+0x169d0>
  40581c:	add	x21, x21, #0x688
  405820:	b	40582c <ferror@plt+0x31fc>
  405824:	ldrb	w3, [x19], #1
  405828:	cbz	w3, 405850 <ferror@plt+0x3220>
  40582c:	cmp	w3, #0x7f
  405830:	b.le	405824 <ferror@plt+0x31f4>
  405834:	mov	w2, w3
  405838:	mov	x4, x20
  40583c:	mov	x1, x21
  405840:	mov	w0, #0x2                   	// #2
  405844:	bl	40a228 <ferror@plt+0x7bf8>
  405848:	ldrb	w3, [x19], #1
  40584c:	cbnz	w3, 40582c <ferror@plt+0x31fc>
  405850:	ldp	x19, x20, [sp, #16]
  405854:	ldr	x21, [sp, #32]
  405858:	ldp	x29, x30, [sp], #48
  40585c:	ret
  405860:	ret
  405864:	nop
  405868:	stp	x29, x30, [sp, #-240]!
  40586c:	mov	x29, sp
  405870:	stp	x19, x20, [sp, #16]
  405874:	mov	x20, x2
  405878:	mov	x19, x0
  40587c:	stp	x21, x22, [sp, #32]
  405880:	mov	x22, x3
  405884:	mov	w21, #0x7562                	// #30050
  405888:	stp	x23, x24, [sp, #48]
  40588c:	mov	w23, #0x6f73                	// #28531
  405890:	movk	w21, #0x6c69, lsl #16
  405894:	stp	x25, x26, [sp, #64]
  405898:	movk	w23, #0x7275, lsl #16
  40589c:	adrp	x25, 419000 <ferror@plt+0x169d0>
  4058a0:	stp	x27, x28, [sp, #80]
  4058a4:	mov	w27, #0x1                   	// #1
  4058a8:	str	x1, [sp, #104]
  4058ac:	bl	402490 <dirfd@plt>
  4058b0:	mov	w24, w0
  4058b4:	add	x0, x25, #0x790
  4058b8:	str	x0, [sp, #96]
  4058bc:	nop
  4058c0:	mov	x0, x19
  4058c4:	bl	402220 <readdir@plt>
  4058c8:	cbz	x0, 405988 <ferror@plt+0x3358>
  4058cc:	ldrb	w1, [x0, #19]
  4058d0:	add	x28, x0, #0x13
  4058d4:	cmp	w1, #0x2e
  4058d8:	b.eq	4059a8 <ferror@plt+0x3378>  // b.none
  4058dc:	ldur	w1, [x0, #19]
  4058e0:	cmp	w1, w21
  4058e4:	b.eq	4059d0 <ferror@plt+0x33a0>  // b.none
  4058e8:	ldur	w0, [x0, #19]
  4058ec:	cmp	w0, w23
  4058f0:	b.eq	4059e8 <ferror@plt+0x33b8>  // b.none
  4058f4:	mov	x0, x28
  4058f8:	bl	402020 <strlen@plt>
  4058fc:	add	x26, x0, x20
  405900:	mov	x25, x0
  405904:	add	x0, x26, #0x2
  405908:	cmp	x0, #0xfff
  40590c:	b.hi	405a20 <ferror@plt+0x33f0>  // b.pmore
  405910:	add	x3, sp, #0x70
  405914:	mov	x2, x28
  405918:	mov	w1, w24
  40591c:	mov	w4, #0x0                   	// #0
  405920:	mov	w0, #0x0                   	// #0
  405924:	bl	402620 <__fxstatat@plt>
  405928:	tbnz	w0, #31, 405af4 <ferror@plt+0x34c4>
  40592c:	ldr	w3, [sp, #128]
  405930:	and	w3, w3, #0xf000
  405934:	cmp	w3, #0x4, lsl #12
  405938:	b.eq	405a54 <ferror@plt+0x3424>  // b.none
  40593c:	cmp	w3, #0x8, lsl #12
  405940:	b.ne	405a40 <ferror@plt+0x3410>  // b.any
  405944:	mov	x1, x25
  405948:	mov	x0, x28
  40594c:	bl	40b760 <ferror@plt+0x9130>
  405950:	tst	w0, #0xff
  405954:	b.eq	4058c0 <ferror@plt+0x3290>  // b.none
  405958:	add	x2, x25, #0x1
  40595c:	mov	x1, x28
  405960:	add	x0, x22, x20
  405964:	bl	401fe0 <memcpy@plt>
  405968:	ldr	x0, [sp, #104]
  40596c:	ldr	x3, [sp, #200]
  405970:	cmp	x3, x0
  405974:	b.gt	405b2c <ferror@plt+0x34fc>
  405978:	mov	x0, x19
  40597c:	mov	w27, #0x1                   	// #1
  405980:	bl	402220 <readdir@plt>
  405984:	cbnz	x0, 4058cc <ferror@plt+0x329c>
  405988:	mov	w0, w27
  40598c:	ldp	x19, x20, [sp, #16]
  405990:	ldp	x21, x22, [sp, #32]
  405994:	ldp	x23, x24, [sp, #48]
  405998:	ldp	x25, x26, [sp, #64]
  40599c:	ldp	x27, x28, [sp, #80]
  4059a0:	ldp	x29, x30, [sp], #240
  4059a4:	ret
  4059a8:	ldrb	w1, [x0, #20]
  4059ac:	cbz	w1, 4058c0 <ferror@plt+0x3290>
  4059b0:	cmp	w1, #0x2e
  4059b4:	b.ne	4058dc <ferror@plt+0x32ac>  // b.any
  4059b8:	ldrb	w1, [x0, #21]
  4059bc:	cbz	w1, 4058c0 <ferror@plt+0x3290>
  4059c0:	ldur	w1, [x0, #19]
  4059c4:	cmp	w1, w21
  4059c8:	b.ne	4058e8 <ferror@plt+0x32b8>  // b.any
  4059cc:	nop
  4059d0:	ldrh	w1, [x28, #4]
  4059d4:	cmp	w1, #0x64
  4059d8:	b.eq	4058c0 <ferror@plt+0x3290>  // b.none
  4059dc:	ldur	w0, [x0, #19]
  4059e0:	cmp	w0, w23
  4059e4:	b.ne	4058f4 <ferror@plt+0x32c4>  // b.any
  4059e8:	ldrh	w1, [x28, #4]
  4059ec:	mov	w0, #0x6563                	// #25955
  4059f0:	cmp	w1, w0
  4059f4:	b.ne	4058f4 <ferror@plt+0x32c4>  // b.any
  4059f8:	ldrb	w0, [x28, #6]
  4059fc:	cbz	w0, 4058c0 <ferror@plt+0x3290>
  405a00:	mov	x0, x28
  405a04:	bl	402020 <strlen@plt>
  405a08:	add	x26, x0, x20
  405a0c:	mov	x25, x0
  405a10:	add	x0, x26, #0x2
  405a14:	cmp	x0, #0xfff
  405a18:	b.ls	405910 <ferror@plt+0x32e0>  // b.plast
  405a1c:	nop
  405a20:	strb	wzr, [x22, x20]
  405a24:	mov	x3, x28
  405a28:	mov	x2, x22
  405a2c:	adrp	x1, 419000 <ferror@plt+0x169d0>
  405a30:	mov	w0, #0x3                   	// #3
  405a34:	add	x1, x1, #0x6e8
  405a38:	bl	40a228 <ferror@plt+0x7bf8>
  405a3c:	b	4058c0 <ferror@plt+0x3290>
  405a40:	ldr	x1, [sp, #96]
  405a44:	mov	x2, x22
  405a48:	mov	w0, #0x3                   	// #3
  405a4c:	bl	40a228 <ferror@plt+0x7bf8>
  405a50:	b	4058c0 <ferror@plt+0x3290>
  405a54:	add	x2, x25, #0x1
  405a58:	mov	x1, x28
  405a5c:	add	x0, x22, x20
  405a60:	bl	401fe0 <memcpy@plt>
  405a64:	add	x0, x26, #0x101
  405a68:	cmp	x0, #0xfff
  405a6c:	b.hi	405b4c <ferror@plt+0x351c>  // b.pmore
  405a70:	mov	x1, x28
  405a74:	mov	w0, w24
  405a78:	mov	w2, #0x0                   	// #0
  405a7c:	bl	402550 <openat@plt>
  405a80:	mov	w25, w0
  405a84:	tbnz	w0, #31, 405b10 <ferror@plt+0x34e0>
  405a88:	bl	4022c0 <fdopendir@plt>
  405a8c:	mov	x28, x0
  405a90:	cbz	x0, 405b64 <ferror@plt+0x3534>
  405a94:	add	x2, x26, #0x1
  405a98:	mov	w1, #0x2f                  	// #47
  405a9c:	strb	w1, [x22, x26]
  405aa0:	mov	x3, x22
  405aa4:	ldr	x1, [sp, #104]
  405aa8:	strb	wzr, [x22, x2]
  405aac:	bl	405868 <ferror@plt+0x3238>
  405ab0:	mov	w27, w0
  405ab4:	mov	x0, x28
  405ab8:	bl	402260 <closedir@plt>
  405abc:	cmp	w27, #0x0
  405ac0:	cbz	w27, 405b44 <ferror@plt+0x3514>
  405ac4:	b.ge	4058c0 <ferror@plt+0x3290>  // b.tcont
  405ac8:	strb	wzr, [x22, x26]
  405acc:	neg	w0, w27
  405ad0:	mov	w27, #0x1                   	// #1
  405ad4:	bl	402270 <strerror@plt>
  405ad8:	mov	x3, x0
  405adc:	mov	x2, x22
  405ae0:	adrp	x1, 419000 <ferror@plt+0x169d0>
  405ae4:	mov	w0, #0x3                   	// #3
  405ae8:	add	x1, x1, #0x7b0
  405aec:	bl	40a228 <ferror@plt+0x7bf8>
  405af0:	b	4058c0 <ferror@plt+0x3290>
  405af4:	mov	x3, x28
  405af8:	mov	w2, w24
  405afc:	adrp	x1, 419000 <ferror@plt+0x169d0>
  405b00:	mov	w0, #0x3                   	// #3
  405b04:	add	x1, x1, #0x700
  405b08:	bl	40a228 <ferror@plt+0x7bf8>
  405b0c:	b	4058c0 <ferror@plt+0x3290>
  405b10:	mov	x3, x28
  405b14:	mov	w2, w24
  405b18:	adrp	x1, 419000 <ferror@plt+0x169d0>
  405b1c:	mov	w0, #0x3                   	// #3
  405b20:	add	x1, x1, #0x738
  405b24:	bl	40a228 <ferror@plt+0x7bf8>
  405b28:	b	4058c0 <ferror@plt+0x3290>
  405b2c:	mov	x4, x0
  405b30:	adrp	x1, 419000 <ferror@plt+0x169d0>
  405b34:	mov	x2, x22
  405b38:	add	x1, x1, #0x770
  405b3c:	mov	w0, #0x7                   	// #7
  405b40:	bl	40a228 <ferror@plt+0x7bf8>
  405b44:	mov	w27, #0x0                   	// #0
  405b48:	b	405988 <ferror@plt+0x3358>
  405b4c:	mov	x2, x22
  405b50:	adrp	x1, 419000 <ferror@plt+0x169d0>
  405b54:	mov	w0, #0x3                   	// #3
  405b58:	add	x1, x1, #0x718
  405b5c:	bl	40a228 <ferror@plt+0x7bf8>
  405b60:	b	4058c0 <ferror@plt+0x3290>
  405b64:	mov	w2, w25
  405b68:	adrp	x1, 419000 <ferror@plt+0x169d0>
  405b6c:	add	x1, x1, #0x758
  405b70:	mov	w0, #0x3                   	// #3
  405b74:	bl	40a228 <ferror@plt+0x7bf8>
  405b78:	mov	w0, w25
  405b7c:	bl	402280 <close@plt>
  405b80:	b	4058c0 <ferror@plt+0x3290>
  405b84:	nop
  405b88:	stp	x29, x30, [sp, #-128]!
  405b8c:	mov	x29, sp
  405b90:	stp	x19, x20, [sp, #16]
  405b94:	mov	x20, x3
  405b98:	stp	x21, x22, [sp, #32]
  405b9c:	stp	x23, x24, [sp, #48]
  405ba0:	mov	x24, x2
  405ba4:	stp	x25, x26, [sp, #64]
  405ba8:	mov	x26, x0
  405bac:	mov	x25, x1
  405bb0:	mov	x0, x2
  405bb4:	stp	x27, x28, [sp, #80]
  405bb8:	bl	402020 <strlen@plt>
  405bbc:	mov	x22, x0
  405bc0:	cbz	x20, 405d28 <ferror@plt+0x36f8>
  405bc4:	mov	x0, x20
  405bc8:	bl	402020 <strlen@plt>
  405bcc:	mov	x23, x0
  405bd0:	ldr	x21, [x25]
  405bd4:	mov	x19, #0x0                   	// #0
  405bd8:	ldr	x28, [x26]
  405bdc:	cbnz	x21, 405bf4 <ferror@plt+0x35c4>
  405be0:	b	405c4c <ferror@plt+0x361c>
  405be4:	b.lt	405c4c <ferror@plt+0x361c>  // b.tstop
  405be8:	add	x19, x19, #0x1
  405bec:	cmp	x21, x19
  405bf0:	b.eq	405c48 <ferror@plt+0x3618>  // b.none
  405bf4:	ldr	x4, [x28, x19, lsl #3]
  405bf8:	mov	x0, x20
  405bfc:	ldr	x1, [x4, #16]
  405c00:	bl	402370 <strcmp@plt>
  405c04:	cmp	w0, #0x0
  405c08:	cbnz	w0, 405be4 <ferror@plt+0x35b4>
  405c0c:	mov	x4, x20
  405c10:	mov	x3, x24
  405c14:	mov	w2, w22
  405c18:	mov	w0, #0x7                   	// #7
  405c1c:	adrp	x1, 419000 <ferror@plt+0x169d0>
  405c20:	add	x1, x1, #0x7c0
  405c24:	bl	40a228 <ferror@plt+0x7bf8>
  405c28:	mov	w0, #0xffffffef            	// #-17
  405c2c:	ldp	x19, x20, [sp, #16]
  405c30:	ldp	x21, x22, [sp, #32]
  405c34:	ldp	x23, x24, [sp, #48]
  405c38:	ldp	x25, x26, [sp, #64]
  405c3c:	ldp	x27, x28, [sp, #80]
  405c40:	ldp	x29, x30, [sp], #128
  405c44:	ret
  405c48:	mov	x19, x21
  405c4c:	add	x0, x23, x22
  405c50:	str	x0, [sp, #104]
  405c54:	add	x0, x0, #0x1a
  405c58:	bl	4021a0 <malloc@plt>
  405c5c:	mov	x27, x0
  405c60:	cbz	x0, 405d68 <ferror@plt+0x3738>
  405c64:	add	x0, x21, #0x1
  405c68:	mov	x1, x0
  405c6c:	mov	x0, x28
  405c70:	str	x1, [sp, #112]
  405c74:	lsl	x1, x1, #3
  405c78:	bl	402230 <realloc@plt>
  405c7c:	mov	x4, x0
  405c80:	cbz	x0, 405d48 <ferror@plt+0x3718>
  405c84:	str	x0, [x26]
  405c88:	lsl	x26, x19, #3
  405c8c:	cmp	x21, x19
  405c90:	add	x1, x0, x26
  405c94:	b.hi	405d08 <ferror@plt+0x36d8>  // b.pmore
  405c98:	str	x27, [x4, x26]
  405c9c:	mov	x2, x22
  405ca0:	add	x19, x22, #0x1
  405ca4:	stp	x22, x23, [x27]
  405ca8:	add	x22, x27, x22
  405cac:	add	x0, x27, #0x18
  405cb0:	mov	x1, x24
  405cb4:	add	x19, x0, x19
  405cb8:	str	x19, [x27, #16]
  405cbc:	bl	401fe0 <memcpy@plt>
  405cc0:	mov	w4, #0x2f                  	// #47
  405cc4:	strb	w4, [x22, #24]
  405cc8:	mov	x1, x20
  405ccc:	mov	x0, x19
  405cd0:	mov	x2, x23
  405cd4:	bl	401fe0 <memcpy@plt>
  405cd8:	ldp	x0, x1, [sp, #104]
  405cdc:	str	x1, [x25]
  405ce0:	add	x28, x27, x0
  405ce4:	mov	w0, #0x0                   	// #0
  405ce8:	strb	wzr, [x28, #25]
  405cec:	ldp	x19, x20, [sp, #16]
  405cf0:	ldp	x21, x22, [sp, #32]
  405cf4:	ldp	x23, x24, [sp, #48]
  405cf8:	ldp	x25, x26, [sp, #64]
  405cfc:	ldp	x27, x28, [sp, #80]
  405d00:	ldp	x29, x30, [sp], #128
  405d04:	ret
  405d08:	sub	x2, x21, x19
  405d0c:	add	x0, x26, #0x8
  405d10:	add	x0, x4, x0
  405d14:	str	x4, [sp, #120]
  405d18:	lsl	x2, x2, #3
  405d1c:	bl	401ff0 <memmove@plt>
  405d20:	ldr	x4, [sp, #120]
  405d24:	b	405c98 <ferror@plt+0x3668>
  405d28:	sub	x22, x22, #0x1
  405d2c:	mov	x0, x24
  405d30:	bl	402380 <basename@plt>
  405d34:	mov	x20, x0
  405d38:	bl	402020 <strlen@plt>
  405d3c:	mov	x23, x0
  405d40:	sub	x22, x22, x0
  405d44:	b	405bd0 <ferror@plt+0x35a0>
  405d48:	adrp	x1, 419000 <ferror@plt+0x169d0>
  405d4c:	add	x1, x1, #0x7f0
  405d50:	mov	w0, #0x3                   	// #3
  405d54:	bl	40a228 <ferror@plt+0x7bf8>
  405d58:	mov	x0, x27
  405d5c:	bl	4023e0 <free@plt>
  405d60:	mov	w0, #0xfffffff4            	// #-12
  405d64:	b	405cec <ferror@plt+0x36bc>
  405d68:	mov	w0, #0x3                   	// #3
  405d6c:	adrp	x1, 419000 <ferror@plt+0x169d0>
  405d70:	add	x1, x1, #0x7f0
  405d74:	bl	40a228 <ferror@plt+0x7bf8>
  405d78:	mov	w0, #0xfffffff4            	// #-12
  405d7c:	b	405cec <ferror@plt+0x36bc>
  405d80:	stp	x29, x30, [sp, #-32]!
  405d84:	mov	x2, x0
  405d88:	adrp	x1, 419000 <ferror@plt+0x169d0>
  405d8c:	mov	x29, sp
  405d90:	str	x19, [sp, #16]
  405d94:	mov	x19, x0
  405d98:	add	x1, x1, #0x818
  405d9c:	mov	w0, #0x7                   	// #7
  405da0:	ldp	x3, x4, [x19]
  405da4:	bl	40a228 <ferror@plt+0x7bf8>
  405da8:	add	x0, x19, #0x30
  405dac:	bl	40a9f8 <ferror@plt+0x83c8>
  405db0:	ldr	x0, [x19]
  405db4:	bl	411270 <ferror@plt+0xec40>
  405db8:	ldr	x0, [x19, #32]
  405dbc:	bl	4133b0 <ferror@plt+0x10d80>
  405dc0:	ldr	x0, [x19, #40]
  405dc4:	bl	413a48 <ferror@plt+0x11418>
  405dc8:	ldr	x0, [x19, #24]
  405dcc:	bl	4023e0 <free@plt>
  405dd0:	ldr	x0, [x19, #8]
  405dd4:	bl	4023e0 <free@plt>
  405dd8:	mov	x0, x19
  405ddc:	ldr	x19, [sp, #16]
  405de0:	ldp	x29, x30, [sp], #32
  405de4:	b	4023e0 <free@plt>
  405de8:	stp	x29, x30, [sp, #-32]!
  405dec:	mov	x29, sp
  405df0:	stp	x19, x20, [sp, #16]
  405df4:	mov	x20, x0
  405df8:	ldr	x0, [x0, #64]
  405dfc:	bl	40aab0 <ferror@plt+0x8480>
  405e00:	ldr	x0, [x20, #48]
  405e04:	bl	40aab0 <ferror@plt+0x8480>
  405e08:	ldr	x0, [x20, #56]
  405e0c:	bl	40aab0 <ferror@plt+0x8480>
  405e10:	ldr	x0, [x20, #24]
  405e14:	cbz	x0, 405e3c <ferror@plt+0x380c>
  405e18:	mov	x19, #0x0                   	// #0
  405e1c:	nop
  405e20:	ldr	x0, [x20, #16]
  405e24:	ldr	x0, [x0, x19, lsl #3]
  405e28:	add	x19, x19, #0x1
  405e2c:	bl	405d80 <ferror@plt+0x3750>
  405e30:	ldr	x0, [x20, #24]
  405e34:	cmp	x0, x19
  405e38:	b.hi	405e20 <ferror@plt+0x37f0>  // b.pmore
  405e3c:	add	x0, x20, #0x10
  405e40:	bl	40a9f8 <ferror@plt+0x83c8>
  405e44:	ldr	x0, [x20, #8]
  405e48:	ldp	x19, x20, [sp, #16]
  405e4c:	ldp	x29, x30, [sp], #32
  405e50:	b	40cd80 <ferror@plt+0xa750>
  405e54:	nop
  405e58:	stp	x29, x30, [sp, #-80]!
  405e5c:	mov	x29, sp
  405e60:	stp	x19, x20, [sp, #16]
  405e64:	ldr	x19, [x0]
  405e68:	stp	x21, x22, [sp, #32]
  405e6c:	mov	x22, x0
  405e70:	stp	x23, x24, [sp, #48]
  405e74:	mov	x23, x1
  405e78:	mov	w24, w2
  405e7c:	cbz	x19, 405f2c <ferror@plt+0x38fc>
  405e80:	mov	x20, x19
  405e84:	mov	w21, #0x0                   	// #0
  405e88:	str	x25, [sp, #64]
  405e8c:	mov	w25, #0x1                   	// #1
  405e90:	add	x0, x20, #0xc
  405e94:	mov	x1, x23
  405e98:	bl	402370 <strcmp@plt>
  405e9c:	cmp	w0, #0x0
  405ea0:	ldr	x20, [x20]
  405ea4:	csel	w21, w21, w25, ne  // ne = any
  405ea8:	cbnz	x20, 405e90 <ferror@plt+0x3860>
  405eac:	ldr	w3, [x19, #8]
  405eb0:	cmp	w3, w24
  405eb4:	b.cs	405ed0 <ferror@plt+0x38a0>  // b.hs, b.nlast
  405eb8:	mov	x22, x19
  405ebc:	ldr	x19, [x19]
  405ec0:	cbz	x19, 405ed0 <ferror@plt+0x38a0>
  405ec4:	ldr	w3, [x19, #8]
  405ec8:	cmp	w3, w24
  405ecc:	b.cc	405eb8 <ferror@plt+0x3888>  // b.lo, b.ul, b.last
  405ed0:	ldr	x25, [sp, #64]
  405ed4:	mov	x0, x23
  405ed8:	bl	402020 <strlen@plt>
  405edc:	mov	x20, x0
  405ee0:	sxtw	x0, w0
  405ee4:	mov	x1, #0x1                   	// #1
  405ee8:	add	x0, x0, #0x11
  405eec:	bl	402210 <calloc@plt>
  405ef0:	add	w2, w20, #0x1
  405ef4:	mov	x20, x0
  405ef8:	mov	x1, x23
  405efc:	add	x0, x0, #0xc
  405f00:	sxtw	x2, w2
  405f04:	str	x19, [x20]
  405f08:	str	w24, [x20, #8]
  405f0c:	bl	401fe0 <memcpy@plt>
  405f10:	ldp	x23, x24, [sp, #48]
  405f14:	str	x20, [x22]
  405f18:	mov	w0, w21
  405f1c:	ldp	x19, x20, [sp, #16]
  405f20:	ldp	x21, x22, [sp, #32]
  405f24:	ldp	x29, x30, [sp], #80
  405f28:	ret
  405f2c:	mov	w21, #0x0                   	// #0
  405f30:	b	405ed4 <ferror@plt+0x38a4>
  405f34:	nop
  405f38:	stp	x29, x30, [sp, #-32]!
  405f3c:	mov	x1, #0x1                   	// #1
  405f40:	mov	x0, #0x418                 	// #1048
  405f44:	mov	x29, sp
  405f48:	str	x19, [sp, #16]
  405f4c:	bl	402210 <calloc@plt>
  405f50:	mov	x19, x0
  405f54:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  405f58:	add	x0, x0, #0x340
  405f5c:	bl	402250 <strdup@plt>
  405f60:	mov	w1, #0xffffff80            	// #-128
  405f64:	mov	x2, x0
  405f68:	mov	x0, x19
  405f6c:	str	x2, [x19]
  405f70:	strb	w1, [x19, #16]
  405f74:	ldr	x19, [sp, #16]
  405f78:	ldp	x29, x30, [sp], #32
  405f7c:	ret
  405f80:	stp	x29, x30, [sp, #-112]!
  405f84:	mov	x29, sp
  405f88:	stp	x23, x24, [sp, #48]
  405f8c:	mov	x24, x0
  405f90:	mov	x0, x1
  405f94:	stp	x19, x20, [sp, #16]
  405f98:	mov	x19, x2
  405f9c:	stp	x21, x22, [sp, #32]
  405fa0:	stp	x25, x26, [sp, #64]
  405fa4:	mov	x25, x1
  405fa8:	stp	x27, x28, [sp, #80]
  405fac:	str	x2, [sp, #96]
  405fb0:	str	w3, [sp, #108]
  405fb4:	bl	4057f8 <ferror@plt+0x31c8>
  405fb8:	mov	x0, x19
  405fbc:	bl	4057f8 <ferror@plt+0x31c8>
  405fc0:	ldr	x22, [x24]
  405fc4:	mov	w5, #0x0                   	// #0
  405fc8:	sxtw	x21, w5
  405fcc:	ldrb	w20, [x22]
  405fd0:	cbz	w20, 406098 <ferror@plt+0x3a68>
  405fd4:	nop
  405fd8:	add	x1, x25, x21
  405fdc:	mov	x19, #0x0                   	// #0
  405fe0:	b	405ff4 <ferror@plt+0x39c4>
  405fe4:	add	x19, x19, #0x1
  405fe8:	add	x21, x21, #0x1
  405fec:	ldrb	w20, [x22, x19]
  405ff0:	cbz	w20, 4060d0 <ferror@plt+0x3aa0>
  405ff4:	ldrb	w4, [x25, x21]
  405ff8:	add	w2, w19, #0x1
  405ffc:	add	x23, x22, x19
  406000:	add	w26, w5, w19
  406004:	cmp	w4, w20
  406008:	add	x28, x1, x19
  40600c:	b.eq	405fe4 <ferror@plt+0x39b4>  // b.none
  406010:	mov	x1, #0x1                   	// #1
  406014:	mov	x0, #0x418                 	// #1048
  406018:	bl	402210 <calloc@plt>
  40601c:	add	x19, x19, #0x1
  406020:	mov	x1, x24
  406024:	mov	x2, #0x418                 	// #1048
  406028:	mov	x27, x0
  40602c:	bl	401fe0 <memcpy@plt>
  406030:	add	x0, x22, x19
  406034:	bl	402250 <strdup@plt>
  406038:	mov	x4, x0
  40603c:	mov	x2, #0x418                 	// #1048
  406040:	mov	x0, x24
  406044:	mov	w1, #0x0                   	// #0
  406048:	str	x4, [x27]
  40604c:	bl	4021e0 <memset@plt>
  406050:	strb	wzr, [x23]
  406054:	add	x0, x24, w20, sxtw #3
  406058:	str	x22, [x24]
  40605c:	strb	w20, [x24, #16]
  406060:	strb	w20, [x24, #17]
  406064:	str	x27, [x0, #24]
  406068:	ldrb	w0, [x28]
  40606c:	cbz	w0, 4060a8 <ferror@plt+0x3a78>
  406070:	add	x1, x24, w0, sxtw #3
  406074:	sxtw	x19, w0
  406078:	ldr	x1, [x1, #24]
  40607c:	cbz	x1, 4060e0 <ferror@plt+0x3ab0>
  406080:	mov	x24, x1
  406084:	add	w5, w26, #0x1
  406088:	sxtw	x21, w5
  40608c:	ldr	x22, [x24]
  406090:	ldrb	w20, [x22]
  406094:	cbnz	w20, 405fd8 <ferror@plt+0x39a8>
  406098:	add	x28, x25, x21
  40609c:	mov	w26, w5
  4060a0:	ldrb	w0, [x28]
  4060a4:	cbnz	w0, 406070 <ferror@plt+0x3a40>
  4060a8:	ldr	w2, [sp, #108]
  4060ac:	add	x0, x24, #0x8
  4060b0:	ldp	x19, x20, [sp, #16]
  4060b4:	ldp	x21, x22, [sp, #32]
  4060b8:	ldp	x23, x24, [sp, #48]
  4060bc:	ldp	x25, x26, [sp, #64]
  4060c0:	ldp	x27, x28, [sp, #80]
  4060c4:	ldr	x1, [sp, #96]
  4060c8:	ldp	x29, x30, [sp], #112
  4060cc:	b	405e58 <ferror@plt+0x3828>
  4060d0:	add	w26, w5, w2
  4060d4:	sxtw	x21, w26
  4060d8:	add	x28, x25, x21
  4060dc:	b	406068 <ferror@plt+0x3a38>
  4060e0:	ldrb	w1, [x24, #16]
  4060e4:	cmp	w1, w0
  4060e8:	b.ls	4060f0 <ferror@plt+0x3ac0>  // b.plast
  4060ec:	strb	w0, [x24, #16]
  4060f0:	ldrb	w1, [x24, #17]
  4060f4:	cmp	w1, w0
  4060f8:	b.cs	406100 <ferror@plt+0x3ad0>  // b.hs, b.nlast
  4060fc:	strb	w0, [x24, #17]
  406100:	mov	x1, #0x1                   	// #1
  406104:	mov	x0, #0x418                 	// #1048
  406108:	bl	402210 <calloc@plt>
  40610c:	add	x21, x21, #0x1
  406110:	add	x6, x24, x19, lsl #3
  406114:	mov	x19, x0
  406118:	add	x0, x25, x21
  40611c:	str	x19, [x6, #24]
  406120:	bl	402250 <strdup@plt>
  406124:	mov	x4, x0
  406128:	ldr	w2, [sp, #108]
  40612c:	mov	w3, #0xffffff80            	// #-128
  406130:	ldr	x1, [sp, #96]
  406134:	str	x4, [x19]
  406138:	strb	w3, [x19, #16]
  40613c:	add	x0, x19, #0x8
  406140:	bl	405e58 <ferror@plt+0x3828>
  406144:	mov	w0, #0x0                   	// #0
  406148:	ldp	x19, x20, [sp, #16]
  40614c:	ldp	x21, x22, [sp, #32]
  406150:	ldp	x23, x24, [sp, #48]
  406154:	ldp	x25, x26, [sp, #64]
  406158:	ldp	x27, x28, [sp, #80]
  40615c:	ldp	x29, x30, [sp], #112
  406160:	ret
  406164:	nop
  406168:	stp	x29, x30, [sp, #-80]!
  40616c:	mov	x29, sp
  406170:	stp	x21, x22, [sp, #32]
  406174:	mov	x22, x0
  406178:	mov	x21, x1
  40617c:	mov	x0, x1
  406180:	stp	x19, x20, [sp, #16]
  406184:	stp	x23, x24, [sp, #48]
  406188:	stp	x25, x26, [sp, #64]
  40618c:	ldr	x26, [x22]
  406190:	bl	4116d8 <ferror@plt+0xf0a8>
  406194:	mov	x20, x0
  406198:	bl	402020 <strlen@plt>
  40619c:	mov	x1, x0
  4061a0:	mov	x0, #0x1                   	// #1
  4061a4:	add	x24, x1, x0
  4061a8:	add	x1, x1, #0x79
  4061ac:	bl	402210 <calloc@plt>
  4061b0:	cbz	x0, 406374 <ferror@plt+0x3d44>
  4061b4:	ldr	x3, [x22, #24]
  4061b8:	mov	x19, x0
  4061bc:	mov	w4, #0x7fffffff            	// #2147483647
  4061c0:	mov	x2, x24
  4061c4:	add	w3, w3, #0x1
  4061c8:	add	x23, x0, #0x78
  4061cc:	str	x21, [x19]
  4061d0:	mov	x1, x20
  4061d4:	stp	w3, w4, [x19, #96]
  4061d8:	mov	x0, x23
  4061dc:	bl	401fe0 <memcpy@plt>
  4061e0:	str	x24, [x19, #88]
  4061e4:	mov	x1, #0x4                   	// #4
  4061e8:	add	x0, x19, #0x30
  4061ec:	bl	40a908 <ferror@plt+0x82d8>
  4061f0:	mov	x0, x21
  4061f4:	bl	4116f0 <ferror@plt+0xf0c0>
  4061f8:	bl	402250 <strdup@plt>
  4061fc:	str	x0, [x19, #8]
  406200:	mov	x20, x0
  406204:	mov	w1, #0x2f                  	// #47
  406208:	bl	4022a0 <strrchr@plt>
  40620c:	sub	x3, x0, x20
  406210:	add	x1, x26, #0x8
  406214:	mov	x25, x0
  406218:	ldr	x26, [x26, #4104]
  40621c:	str	x3, [x19, #80]
  406220:	mov	x0, x20
  406224:	mov	x2, x26
  406228:	bl	4021c0 <strncmp@plt>
  40622c:	mov	x3, #0x0                   	// #0
  406230:	cbz	w0, 4062c8 <ferror@plt+0x3c98>
  406234:	ldr	x0, [x22, #56]
  406238:	str	x3, [x19, #16]
  40623c:	mov	x2, x19
  406240:	mov	x1, x23
  406244:	bl	40ada0 <ferror@plt+0x8770>
  406248:	mov	w20, w0
  40624c:	tbnz	w0, #31, 4062f4 <ferror@plt+0x3cc4>
  406250:	ldr	x0, [x19, #16]
  406254:	cbz	x0, 40628c <ferror@plt+0x3c5c>
  406258:	sub	x25, x25, x0
  40625c:	add	x24, x25, x24
  406260:	add	x1, x24, #0x4
  406264:	bl	40b508 <ferror@plt+0x8ed8>
  406268:	add	x24, x0, x24
  40626c:	str	x0, [x19, #24]
  406270:	mov	x2, x19
  406274:	strb	wzr, [x24, #3]
  406278:	ldr	x1, [x19, #24]
  40627c:	ldr	x0, [x22, #48]
  406280:	bl	40ada0 <ferror@plt+0x8770>
  406284:	mov	w20, w0
  406288:	tbnz	w0, #31, 406340 <ferror@plt+0x3d10>
  40628c:	ldr	x4, [x19, #8]
  406290:	adrp	x1, 419000 <ferror@plt+0x169d0>
  406294:	mov	x3, x21
  406298:	mov	x2, x19
  40629c:	add	x1, x1, #0x850
  4062a0:	mov	w0, #0x7                   	// #7
  4062a4:	mov	w20, #0x0                   	// #0
  4062a8:	bl	40a228 <ferror@plt+0x7bf8>
  4062ac:	mov	w0, w20
  4062b0:	ldp	x19, x20, [sp, #16]
  4062b4:	ldp	x21, x22, [sp, #32]
  4062b8:	ldp	x23, x24, [sp, #48]
  4062bc:	ldp	x25, x26, [sp, #64]
  4062c0:	ldp	x29, x30, [sp], #80
  4062c4:	ret
  4062c8:	ldrb	w0, [x20, x26]
  4062cc:	add	x20, x20, x26
  4062d0:	mov	x2, x19
  4062d4:	mov	x1, x23
  4062d8:	cmp	w0, #0x2f
  4062dc:	ldr	x0, [x22, #56]
  4062e0:	csinc	x3, xzr, x20, ne  // ne = any
  4062e4:	str	x3, [x19, #16]
  4062e8:	bl	40ada0 <ferror@plt+0x8770>
  4062ec:	mov	w20, w0
  4062f0:	tbz	w0, #31, 406250 <ferror@plt+0x3c20>
  4062f4:	neg	w0, w0
  4062f8:	bl	402270 <strerror@plt>
  4062fc:	adrp	x1, 419000 <ferror@plt+0x169d0>
  406300:	mov	x3, x0
  406304:	mov	x2, x23
  406308:	add	x1, x1, #0x838
  40630c:	mov	w0, #0x3                   	// #3
  406310:	bl	40a228 <ferror@plt+0x7bf8>
  406314:	ldr	x0, [x19, #24]
  406318:	bl	4023e0 <free@plt>
  40631c:	mov	x0, x19
  406320:	bl	4023e0 <free@plt>
  406324:	mov	w0, w20
  406328:	ldp	x19, x20, [sp, #16]
  40632c:	ldp	x21, x22, [sp, #32]
  406330:	ldp	x23, x24, [sp, #48]
  406334:	ldp	x25, x26, [sp, #64]
  406338:	ldp	x29, x30, [sp], #80
  40633c:	ret
  406340:	ldr	x21, [x19, #24]
  406344:	neg	w0, w0
  406348:	bl	402270 <strerror@plt>
  40634c:	mov	x3, x0
  406350:	mov	x2, x21
  406354:	mov	w0, #0x3                   	// #3
  406358:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40635c:	add	x1, x1, #0x838
  406360:	bl	40a228 <ferror@plt+0x7bf8>
  406364:	ldr	x0, [x22, #56]
  406368:	mov	x1, x23
  40636c:	bl	40b150 <ferror@plt+0x8b20>
  406370:	b	406314 <ferror@plt+0x3ce4>
  406374:	mov	w20, #0xfffffff4            	// #-12
  406378:	b	4062ac <ferror@plt+0x3c7c>
  40637c:	nop
  406380:	stp	x29, x30, [sp, #-128]!
  406384:	mov	x29, sp
  406388:	stp	x27, x28, [sp, #80]
  40638c:	mov	x28, x0
  406390:	mov	w0, #0x1                   	// #1
  406394:	str	w0, [sp, #100]
  406398:	ldr	x0, [x28, #24]
  40639c:	str	x1, [sp, #104]
  4063a0:	cbz	x0, 406498 <ferror@plt+0x3e68>
  4063a4:	stp	x21, x22, [sp, #32]
  4063a8:	adrp	x22, 418000 <ferror@plt+0x159d0>
  4063ac:	add	x22, x22, #0x470
  4063b0:	stp	x19, x20, [sp, #16]
  4063b4:	stp	x23, x24, [sp, #48]
  4063b8:	stp	x25, x26, [sp, #64]
  4063bc:	mov	x25, #0x0                   	// #0
  4063c0:	adrp	x23, 419000 <ferror@plt+0x169d0>
  4063c4:	ldr	x0, [x28, #16]
  4063c8:	add	x23, x23, #0x870
  4063cc:	mov	w27, #0x0                   	// #0
  4063d0:	mov	w24, #0x0                   	// #0
  4063d4:	mov	x21, #0x0                   	// #0
  4063d8:	str	wzr, [sp, #96]
  4063dc:	ldr	x20, [x0, x25, lsl #3]
  4063e0:	ldr	x26, [x20, #32]
  4063e4:	nop
  4063e8:	cbz	x26, 406454 <ferror@plt+0x3e24>
  4063ec:	mov	x0, x26
  4063f0:	bl	413380 <ferror@plt+0x10d50>
  4063f4:	mov	x19, x0
  4063f8:	mov	x0, x26
  4063fc:	bl	413398 <ferror@plt+0x10d68>
  406400:	mov	x2, x0
  406404:	mov	x1, x22
  406408:	mov	x0, x19
  40640c:	mov	x19, x2
  406410:	bl	402370 <strcmp@plt>
  406414:	cbnz	w0, 406444 <ferror@plt+0x3e14>
  406418:	mov	x1, x23
  40641c:	mov	x0, x19
  406420:	mov	x2, #0x8                   	// #8
  406424:	bl	4021c0 <strncmp@plt>
  406428:	cbnz	w0, 4064a8 <ferror@plt+0x3e78>
  40642c:	cmp	w24, #0x0
  406430:	add	x21, x19, #0x8
  406434:	cset	w0, ne  // ne = any
  406438:	cmp	x21, #0x0
  40643c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  406440:	b.ne	4064e8 <ferror@plt+0x3eb8>  // b.any
  406444:	ldr	x26, [x26]
  406448:	ldr	x0, [x20, #32]
  40644c:	cmp	x26, x0
  406450:	b.ne	4063e8 <ferror@plt+0x3db8>  // b.any
  406454:	cbz	x21, 406478 <ferror@plt+0x3e48>
  406458:	add	x20, x20, #0x78
  40645c:	cbnz	w24, 4064ec <ferror@plt+0x3ebc>
  406460:	adrp	x1, 419000 <ferror@plt+0x169d0>
  406464:	mov	x3, x21
  406468:	mov	x2, x20
  40646c:	add	x1, x1, #0x8f8
  406470:	mov	w0, #0x3                   	// #3
  406474:	bl	40a228 <ferror@plt+0x7bf8>
  406478:	ldr	x0, [x28, #24]
  40647c:	add	x25, x25, #0x1
  406480:	cmp	x0, x25
  406484:	b.hi	4063c0 <ferror@plt+0x3d90>  // b.pmore
  406488:	ldp	x19, x20, [sp, #16]
  40648c:	ldp	x21, x22, [sp, #32]
  406490:	ldp	x23, x24, [sp, #48]
  406494:	ldp	x25, x26, [sp, #64]
  406498:	mov	w0, #0x0                   	// #0
  40649c:	ldp	x27, x28, [sp, #80]
  4064a0:	ldp	x29, x30, [sp], #128
  4064a4:	ret
  4064a8:	add	x2, sp, #0x78
  4064ac:	add	x3, sp, #0x7c
  4064b0:	mov	x0, x19
  4064b4:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4064b8:	add	x1, x1, #0x880
  4064bc:	bl	4024f0 <__isoc99_sscanf@plt>
  4064c0:	cmp	w0, #0x2
  4064c4:	b.ne	406520 <ferror@plt+0x3ef0>  // b.any
  4064c8:	ldp	w1, w27, [sp, #120]
  4064cc:	str	w1, [sp, #96]
  4064d0:	cmp	x21, #0x0
  4064d4:	mov	w0, #0x1                   	// #1
  4064d8:	mov	w24, #0x63                  	// #99
  4064dc:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4064e0:	b.eq	406444 <ferror@plt+0x3e14>  // b.none
  4064e4:	nop
  4064e8:	add	x20, x20, #0x78
  4064ec:	ldr	w0, [sp, #100]
  4064f0:	cbnz	w0, 406560 <ferror@plt+0x3f30>
  4064f4:	ldr	w5, [sp, #96]
  4064f8:	mov	w6, w27
  4064fc:	ldr	x0, [sp, #104]
  406500:	mov	w4, w24
  406504:	mov	x3, x21
  406508:	mov	x2, x20
  40650c:	adrp	x1, 419000 <ferror@plt+0x169d0>
  406510:	add	x1, x1, #0x8e8
  406514:	str	wzr, [sp, #100]
  406518:	bl	4025e0 <fprintf@plt>
  40651c:	b	406478 <ferror@plt+0x3e48>
  406520:	add	x2, sp, #0x78
  406524:	mov	x0, x19
  406528:	add	x3, sp, #0x7c
  40652c:	adrp	x1, 419000 <ferror@plt+0x169d0>
  406530:	add	x1, x1, #0x898
  406534:	bl	4024f0 <__isoc99_sscanf@plt>
  406538:	cmp	w0, #0x2
  40653c:	b.eq	40654c <ferror@plt+0x3f1c>  // b.none
  406540:	cmp	w24, #0x0
  406544:	cset	w0, ne  // ne = any
  406548:	b	406438 <ferror@plt+0x3e08>
  40654c:	ldp	w0, w27, [sp, #120]
  406550:	mov	w24, #0x62                  	// #98
  406554:	str	w0, [sp, #96]
  406558:	mov	w0, #0x1                   	// #1
  40655c:	b	406438 <ferror@plt+0x3e08>
  406560:	ldr	x3, [sp, #104]
  406564:	adrp	x0, 419000 <ferror@plt+0x169d0>
  406568:	mov	x2, #0x34                  	// #52
  40656c:	mov	x1, #0x1                   	// #1
  406570:	add	x0, x0, #0x8b0
  406574:	bl	402440 <fwrite@plt>
  406578:	b	4064f4 <ferror@plt+0x3ec4>
  40657c:	nop
  406580:	stp	x29, x30, [sp, #-64]!
  406584:	mov	x3, x1
  406588:	mov	x2, #0x31                  	// #49
  40658c:	mov	x29, sp
  406590:	stp	x19, x20, [sp, #16]
  406594:	mov	x19, x0
  406598:	mov	x20, x1
  40659c:	adrp	x0, 419000 <ferror@plt+0x169d0>
  4065a0:	mov	x1, #0x1                   	// #1
  4065a4:	add	x0, x0, #0x948
  4065a8:	bl	402440 <fwrite@plt>
  4065ac:	ldr	x0, [x19, #64]
  4065b0:	adrp	x19, 419000 <ferror@plt+0x169d0>
  4065b4:	add	x19, x19, #0x980
  4065b8:	add	x1, sp, #0x30
  4065bc:	bl	40b3a0 <ferror@plt+0x8d70>
  4065c0:	mov	x1, #0x0                   	// #0
  4065c4:	add	x2, sp, #0x28
  4065c8:	add	x0, sp, #0x30
  4065cc:	bl	40b3b0 <ferror@plt+0x8d80>
  4065d0:	mov	x1, x19
  4065d4:	tst	w0, #0xff
  4065d8:	b.eq	406614 <ferror@plt+0x3fe4>  // b.none
  4065dc:	ldr	x3, [sp, #40]
  4065e0:	mov	x0, x20
  4065e4:	add	x2, x3, #0x10
  4065e8:	ldr	x4, [x3]
  4065ec:	add	x3, x4, #0x78
  4065f0:	cbz	x4, 4065c0 <ferror@plt+0x3f90>
  4065f4:	bl	4025e0 <fprintf@plt>
  4065f8:	mov	x1, #0x0                   	// #0
  4065fc:	add	x2, sp, #0x28
  406600:	add	x0, sp, #0x30
  406604:	bl	40b3b0 <ferror@plt+0x8d80>
  406608:	mov	x1, x19
  40660c:	tst	w0, #0xff
  406610:	b.ne	4065dc <ferror@plt+0x3fac>  // b.any
  406614:	mov	w0, #0x0                   	// #0
  406618:	ldp	x19, x20, [sp, #16]
  40661c:	ldp	x29, x30, [sp], #64
  406620:	ret
  406624:	nop
  406628:	stp	x29, x30, [sp, #-96]!
  40662c:	mov	x3, x1
  406630:	mov	x2, #0x37                  	// #55
  406634:	mov	x29, sp
  406638:	stp	x27, x28, [sp, #80]
  40663c:	mov	x27, x0
  406640:	adrp	x0, 419000 <ferror@plt+0x169d0>
  406644:	add	x0, x0, #0x998
  406648:	stp	x23, x24, [sp, #48]
  40664c:	mov	x24, x1
  406650:	mov	x1, #0x1                   	// #1
  406654:	bl	402440 <fwrite@plt>
  406658:	ldr	x0, [x27, #24]
  40665c:	cbz	x0, 406700 <ferror@plt+0x40d0>
  406660:	stp	x21, x22, [sp, #32]
  406664:	adrp	x22, 41a000 <ferror@plt+0x179d0>
  406668:	add	x22, x22, #0xc28
  40666c:	stp	x25, x26, [sp, #64]
  406670:	adrp	x25, 419000 <ferror@plt+0x169d0>
  406674:	add	x25, x25, #0x9d0
  406678:	mov	x26, #0x0                   	// #0
  40667c:	stp	x19, x20, [sp, #16]
  406680:	ldr	x0, [x27, #16]
  406684:	ldr	x21, [x0, x26, lsl #3]
  406688:	add	x23, x21, #0x78
  40668c:	ldr	x19, [x21, #32]
  406690:	b	4066dc <ferror@plt+0x40ac>
  406694:	bl	413380 <ferror@plt+0x10d50>
  406698:	mov	x20, x0
  40669c:	mov	x0, x19
  4066a0:	bl	413398 <ferror@plt+0x10d68>
  4066a4:	mov	x1, x22
  4066a8:	mov	x28, x0
  4066ac:	mov	x0, x20
  4066b0:	bl	402370 <strcmp@plt>
  4066b4:	cbnz	w0, 4066cc <ferror@plt+0x409c>
  4066b8:	mov	x3, x28
  4066bc:	mov	x2, x23
  4066c0:	mov	x1, x25
  4066c4:	mov	x0, x24
  4066c8:	bl	4025e0 <fprintf@plt>
  4066cc:	ldr	x19, [x19]
  4066d0:	ldr	x0, [x21, #32]
  4066d4:	cmp	x19, x0
  4066d8:	b.eq	4066e4 <ferror@plt+0x40b4>  // b.none
  4066dc:	mov	x0, x19
  4066e0:	cbnz	x19, 406694 <ferror@plt+0x4064>
  4066e4:	ldr	x0, [x27, #24]
  4066e8:	add	x26, x26, #0x1
  4066ec:	cmp	x0, x26
  4066f0:	b.hi	406680 <ferror@plt+0x4050>  // b.pmore
  4066f4:	ldp	x19, x20, [sp, #16]
  4066f8:	ldp	x21, x22, [sp, #32]
  4066fc:	ldp	x25, x26, [sp, #64]
  406700:	mov	w0, #0x0                   	// #0
  406704:	ldp	x23, x24, [sp, #48]
  406708:	ldp	x27, x28, [sp, #80]
  40670c:	ldp	x29, x30, [sp], #96
  406710:	ret
  406714:	nop
  406718:	stp	x29, x30, [sp, #-96]!
  40671c:	mov	x3, x1
  406720:	mov	x2, #0x2d                  	// #45
  406724:	mov	x29, sp
  406728:	stp	x27, x28, [sp, #80]
  40672c:	mov	x27, x0
  406730:	adrp	x0, 419000 <ferror@plt+0x169d0>
  406734:	add	x0, x0, #0x9e0
  406738:	stp	x23, x24, [sp, #48]
  40673c:	mov	x24, x1
  406740:	mov	x1, #0x1                   	// #1
  406744:	bl	402440 <fwrite@plt>
  406748:	ldr	x0, [x27, #24]
  40674c:	cbz	x0, 4067f0 <ferror@plt+0x41c0>
  406750:	stp	x21, x22, [sp, #32]
  406754:	adrp	x22, 418000 <ferror@plt+0x159d0>
  406758:	add	x22, x22, #0x470
  40675c:	stp	x25, x26, [sp, #64]
  406760:	adrp	x25, 419000 <ferror@plt+0x169d0>
  406764:	add	x25, x25, #0xa10
  406768:	mov	x26, #0x0                   	// #0
  40676c:	stp	x19, x20, [sp, #16]
  406770:	ldr	x0, [x27, #16]
  406774:	ldr	x21, [x0, x26, lsl #3]
  406778:	add	x23, x21, #0x78
  40677c:	ldr	x19, [x21, #32]
  406780:	b	4067cc <ferror@plt+0x419c>
  406784:	bl	413380 <ferror@plt+0x10d50>
  406788:	mov	x20, x0
  40678c:	mov	x0, x19
  406790:	bl	413398 <ferror@plt+0x10d68>
  406794:	mov	x1, x22
  406798:	mov	x28, x0
  40679c:	mov	x0, x20
  4067a0:	bl	402370 <strcmp@plt>
  4067a4:	cbnz	w0, 4067bc <ferror@plt+0x418c>
  4067a8:	mov	x2, x28
  4067ac:	mov	x3, x23
  4067b0:	mov	x1, x25
  4067b4:	mov	x0, x24
  4067b8:	bl	4025e0 <fprintf@plt>
  4067bc:	ldr	x19, [x19]
  4067c0:	ldr	x0, [x21, #32]
  4067c4:	cmp	x19, x0
  4067c8:	b.eq	4067d4 <ferror@plt+0x41a4>  // b.none
  4067cc:	mov	x0, x19
  4067d0:	cbnz	x19, 406784 <ferror@plt+0x4154>
  4067d4:	ldr	x0, [x27, #24]
  4067d8:	add	x26, x26, #0x1
  4067dc:	cmp	x0, x26
  4067e0:	b.hi	406770 <ferror@plt+0x4140>  // b.pmore
  4067e4:	ldp	x19, x20, [sp, #16]
  4067e8:	ldp	x21, x22, [sp, #32]
  4067ec:	ldp	x25, x26, [sp, #64]
  4067f0:	mov	w0, #0x0                   	// #0
  4067f4:	ldp	x23, x24, [sp, #48]
  4067f8:	ldp	x27, x28, [sp, #80]
  4067fc:	ldp	x29, x30, [sp], #96
  406800:	ret
  406804:	nop
  406808:	cbz	x0, 4069c8 <ferror@plt+0x4398>
  40680c:	stp	x29, x30, [sp, #-96]!
  406810:	mov	x29, sp
  406814:	stp	x19, x20, [sp, #16]
  406818:	mov	x19, x0
  40681c:	mov	x20, x1
  406820:	stp	x21, x22, [sp, #32]
  406824:	stp	x23, x24, [sp, #48]
  406828:	ldrb	w21, [x0, #16]
  40682c:	tbz	w21, #7, 4068ec <ferror@plt+0x42bc>
  406830:	mov	x0, x1
  406834:	bl	4020a0 <ftell@plt>
  406838:	ldr	x1, [x19]
  40683c:	mov	x21, x0
  406840:	mov	x23, #0x0                   	// #0
  406844:	ldrb	w0, [x1]
  406848:	cbnz	w0, 4069d0 <ferror@plt+0x43a0>
  40684c:	mov	x0, x23
  406850:	bl	4023e0 <free@plt>
  406854:	ldr	x1, [x19, #8]
  406858:	cbz	x1, 4068d4 <ferror@plt+0x42a4>
  40685c:	mov	w2, #0x0                   	// #0
  406860:	ldr	x1, [x1]
  406864:	add	w2, w2, #0x1
  406868:	cbnz	x1, 406860 <ferror@plt+0x4230>
  40686c:	rev	w4, w2
  406870:	add	x0, sp, #0x5c
  406874:	mov	x3, x20
  406878:	mov	x2, #0x1                   	// #1
  40687c:	mov	x1, #0x4                   	// #4
  406880:	str	w4, [sp, #92]
  406884:	bl	402440 <fwrite@plt>
  406888:	ldr	x19, [x19, #8]
  40688c:	cbz	x19, 4068d0 <ferror@plt+0x42a0>
  406890:	ldr	w4, [x19, #8]
  406894:	mov	x3, x20
  406898:	mov	x2, #0x1                   	// #1
  40689c:	mov	x1, #0x4                   	// #4
  4068a0:	rev	w4, w4
  4068a4:	add	x0, sp, #0x5c
  4068a8:	str	w4, [sp, #92]
  4068ac:	bl	402440 <fwrite@plt>
  4068b0:	mov	x1, x20
  4068b4:	add	x0, x19, #0xc
  4068b8:	bl	402030 <fputs@plt>
  4068bc:	mov	x1, x20
  4068c0:	mov	w0, #0x0                   	// #0
  4068c4:	bl	402100 <fputc@plt>
  4068c8:	ldr	x19, [x19]
  4068cc:	cbnz	x19, 406890 <ferror@plt+0x4260>
  4068d0:	orr	x21, x21, #0x40000000
  4068d4:	mov	w0, w21
  4068d8:	ldp	x19, x20, [sp, #16]
  4068dc:	ldp	x21, x22, [sp, #32]
  4068e0:	ldp	x23, x24, [sp, #48]
  4068e4:	ldp	x29, x30, [sp], #96
  4068e8:	ret
  4068ec:	stp	x25, x26, [sp, #64]
  4068f0:	ldrb	w26, [x0, #17]
  4068f4:	sub	w26, w26, w21
  4068f8:	add	w24, w26, #0x1
  4068fc:	sbfiz	x0, x24, #2, #32
  406900:	bl	4021a0 <malloc@plt>
  406904:	cmp	w24, #0x0
  406908:	mov	x23, x0
  40690c:	sxtw	x25, w24
  406910:	b.le	4069dc <ferror@plt+0x43ac>
  406914:	mov	x22, #0x0                   	// #0
  406918:	add	w21, w21, w22
  40691c:	mov	x1, x20
  406920:	add	x21, x19, w21, sxtw #3
  406924:	ldr	x0, [x21, #24]
  406928:	bl	406808 <ferror@plt+0x41d8>
  40692c:	rev	w0, w0
  406930:	str	w0, [x23, x22, lsl #2]
  406934:	cmp	x26, x22
  406938:	add	x22, x22, #0x1
  40693c:	b.eq	406948 <ferror@plt+0x4318>  // b.none
  406940:	ldrb	w21, [x19, #16]
  406944:	b	406918 <ferror@plt+0x42e8>
  406948:	mov	x0, x20
  40694c:	bl	4020a0 <ftell@plt>
  406950:	ldr	x1, [x19]
  406954:	mov	x21, x0
  406958:	ldrb	w0, [x1]
  40695c:	cbnz	w0, 406998 <ferror@plt+0x4368>
  406960:	ldrb	w0, [x19, #16]
  406964:	mov	x1, x20
  406968:	orr	x21, x21, #0x20000000
  40696c:	bl	402100 <fputc@plt>
  406970:	ldrb	w0, [x19, #17]
  406974:	mov	x1, x20
  406978:	bl	402100 <fputc@plt>
  40697c:	mov	x2, x25
  406980:	mov	x3, x20
  406984:	mov	x0, x23
  406988:	mov	x1, #0x4                   	// #4
  40698c:	bl	402440 <fwrite@plt>
  406990:	ldp	x25, x26, [sp, #64]
  406994:	b	40684c <ferror@plt+0x421c>
  406998:	ldp	x25, x26, [sp, #64]
  40699c:	mov	x0, x1
  4069a0:	mov	x1, x20
  4069a4:	bl	402030 <fputs@plt>
  4069a8:	orr	x21, x21, #0x80000000
  4069ac:	mov	x1, x20
  4069b0:	mov	w0, #0x0                   	// #0
  4069b4:	bl	402100 <fputc@plt>
  4069b8:	cbz	w24, 40684c <ferror@plt+0x421c>
  4069bc:	stp	x25, x26, [sp, #64]
  4069c0:	sxtw	x25, w24
  4069c4:	b	406960 <ferror@plt+0x4330>
  4069c8:	mov	w0, #0x0                   	// #0
  4069cc:	ret
  4069d0:	mov	w24, #0x0                   	// #0
  4069d4:	mov	x23, #0x0                   	// #0
  4069d8:	b	40699c <ferror@plt+0x436c>
  4069dc:	mov	x0, x20
  4069e0:	bl	4020a0 <ftell@plt>
  4069e4:	ldr	x1, [x19]
  4069e8:	mov	x21, x0
  4069ec:	ldp	x25, x26, [sp, #64]
  4069f0:	ldrb	w0, [x1]
  4069f4:	cbz	w0, 4069b8 <ferror@plt+0x4388>
  4069f8:	b	40699c <ferror@plt+0x436c>
  4069fc:	nop
  406a00:	stp	x29, x30, [sp, #-64]!
  406a04:	mov	w4, #0x7b0                 	// #1968
  406a08:	movk	w4, #0x57f4, lsl #16
  406a0c:	mov	x29, sp
  406a10:	mov	x3, x1
  406a14:	mov	x2, #0x1                   	// #1
  406a18:	stp	x19, x20, [sp, #16]
  406a1c:	mov	x19, x1
  406a20:	mov	x1, #0x4                   	// #4
  406a24:	str	x21, [sp, #32]
  406a28:	mov	x21, x0
  406a2c:	add	x0, sp, #0x3c
  406a30:	str	w4, [sp, #60]
  406a34:	bl	402440 <fwrite@plt>
  406a38:	mov	w4, #0x200                 	// #512
  406a3c:	mov	x3, x19
  406a40:	movk	w4, #0x100, lsl #16
  406a44:	mov	x2, #0x1                   	// #1
  406a48:	mov	x1, #0x4                   	// #4
  406a4c:	add	x0, sp, #0x3c
  406a50:	str	w4, [sp, #60]
  406a54:	bl	402440 <fwrite@plt>
  406a58:	mov	x0, x19
  406a5c:	bl	4020a0 <ftell@plt>
  406a60:	tbnz	x0, #63, 406ae8 <ferror@plt+0x44b8>
  406a64:	mov	x3, x19
  406a68:	mov	x2, #0x1                   	// #1
  406a6c:	mov	x1, #0x4                   	// #4
  406a70:	mov	x20, x0
  406a74:	add	x0, sp, #0x3c
  406a78:	str	wzr, [sp, #60]
  406a7c:	bl	402440 <fwrite@plt>
  406a80:	mov	x1, x19
  406a84:	mov	x0, x21
  406a88:	bl	406808 <ferror@plt+0x41d8>
  406a8c:	rev	w1, w0
  406a90:	mov	x0, x19
  406a94:	str	w1, [sp, #60]
  406a98:	bl	4020a0 <ftell@plt>
  406a9c:	mov	x21, x0
  406aa0:	tbnz	x0, #63, 406b08 <ferror@plt+0x44d8>
  406aa4:	mov	x1, x20
  406aa8:	mov	x0, x19
  406aac:	mov	w2, #0x0                   	// #0
  406ab0:	bl	4022e0 <fseek@plt>
  406ab4:	mov	x3, x19
  406ab8:	add	x0, sp, #0x3c
  406abc:	mov	x2, #0x1                   	// #1
  406ac0:	mov	x1, #0x4                   	// #4
  406ac4:	bl	402440 <fwrite@plt>
  406ac8:	mov	x1, x21
  406acc:	mov	x0, x19
  406ad0:	mov	w2, #0x0                   	// #0
  406ad4:	bl	4022e0 <fseek@plt>
  406ad8:	ldp	x19, x20, [sp, #16]
  406adc:	ldr	x21, [sp, #32]
  406ae0:	ldp	x29, x30, [sp], #64
  406ae4:	ret
  406ae8:	adrp	x3, 41a000 <ferror@plt+0x179d0>
  406aec:	adrp	x1, 419000 <ferror@plt+0x169d0>
  406af0:	adrp	x0, 419000 <ferror@plt+0x169d0>
  406af4:	add	x3, x3, #0xd48
  406af8:	add	x1, x1, #0xa20
  406afc:	add	x0, x0, #0xa30
  406b00:	mov	w2, #0x1a0                 	// #416
  406b04:	bl	402570 <__assert_fail@plt>
  406b08:	adrp	x3, 41a000 <ferror@plt+0x179d0>
  406b0c:	adrp	x1, 419000 <ferror@plt+0x169d0>
  406b10:	adrp	x0, 419000 <ferror@plt+0x169d0>
  406b14:	add	x3, x3, #0xd48
  406b18:	add	x1, x1, #0xa20
  406b1c:	add	x0, x0, #0xa48
  406b20:	mov	w2, #0x1a9                 	// #425
  406b24:	bl	402570 <__assert_fail@plt>
  406b28:	sub	sp, sp, #0x490
  406b2c:	adrp	x2, 432000 <ferror@plt+0x2f9d0>
  406b30:	mov	x3, #0x400                 	// #1024
  406b34:	stp	x29, x30, [sp]
  406b38:	mov	x29, sp
  406b3c:	ldr	x2, [x2, #928]
  406b40:	stp	x19, x20, [sp, #16]
  406b44:	stp	x21, x22, [sp, #32]
  406b48:	add	x22, sp, #0x90
  406b4c:	cmp	x2, x1
  406b50:	stp	x23, x24, [sp, #48]
  406b54:	stp	x22, x3, [sp, #120]
  406b58:	strb	wzr, [sp, #136]
  406b5c:	b.eq	406cac <ferror@plt+0x467c>  // b.none
  406b60:	stp	x25, x26, [sp, #64]
  406b64:	mov	x26, x1
  406b68:	mov	x25, x0
  406b6c:	bl	405f38 <ferror@plt+0x3908>
  406b70:	mov	x23, x0
  406b74:	cbz	x0, 406cec <ferror@plt+0x46bc>
  406b78:	adrp	x2, 419000 <ferror@plt+0x169d0>
  406b7c:	add	x2, x2, #0xa60
  406b80:	ldr	x0, [x25, #64]
  406b84:	str	x27, [sp, #80]
  406b88:	ldr	w3, [x2]
  406b8c:	adrp	x27, 419000 <ferror@plt+0x169d0>
  406b90:	ldur	w2, [x2, #3]
  406b94:	add	x1, sp, #0x68
  406b98:	str	w3, [x22]
  406b9c:	add	x24, sp, #0x78
  406ba0:	add	x27, x27, #0xa68
  406ba4:	stur	w2, [x22, #3]
  406ba8:	bl	40b3a0 <ferror@plt+0x8d70>
  406bac:	nop
  406bb0:	add	x2, sp, #0x60
  406bb4:	add	x0, sp, #0x68
  406bb8:	mov	x1, #0x0                   	// #0
  406bbc:	bl	40b3b0 <ferror@plt+0x8d80>
  406bc0:	tst	w0, #0xff
  406bc4:	b.eq	406c68 <ferror@plt+0x4638>  // b.none
  406bc8:	ldr	x19, [sp, #96]
  406bcc:	add	x21, x19, #0x10
  406bd0:	ldr	x1, [x19]
  406bd4:	mov	x0, x21
  406bd8:	cbz	x1, 406bb0 <ferror@plt+0x4580>
  406bdc:	bl	402020 <strlen@plt>
  406be0:	mov	x20, x0
  406be4:	add	x1, x20, #0x8
  406be8:	mov	x0, x24
  406bec:	bl	40b458 <ferror@plt+0x8e28>
  406bf0:	add	x2, x20, #0x1
  406bf4:	mov	x1, x21
  406bf8:	tbnz	w0, #31, 406cb8 <ferror@plt+0x4688>
  406bfc:	ldr	x0, [sp, #120]
  406c00:	add	x0, x0, #0x7
  406c04:	bl	401fe0 <memcpy@plt>
  406c08:	ldr	x3, [x19]
  406c0c:	mov	x1, x22
  406c10:	mov	x0, x23
  406c14:	add	x2, x3, #0x78
  406c18:	ldrh	w3, [x3, #104]
  406c1c:	bl	405f80 <ferror@plt+0x3950>
  406c20:	cbz	w0, 406bb0 <ferror@plt+0x4580>
  406c24:	ldr	x0, [x25]
  406c28:	add	x0, x0, #0x1, lsl #12
  406c2c:	ldrb	w0, [x0, #19]
  406c30:	cbz	w0, 406bb0 <ferror@plt+0x4580>
  406c34:	ldr	x3, [x19]
  406c38:	mov	x2, x22
  406c3c:	mov	x1, x27
  406c40:	mov	w0, #0x4                   	// #4
  406c44:	add	x3, x3, #0x78
  406c48:	bl	40a228 <ferror@plt+0x7bf8>
  406c4c:	add	x2, sp, #0x60
  406c50:	add	x0, sp, #0x68
  406c54:	mov	x1, #0x0                   	// #0
  406c58:	bl	40b3b0 <ferror@plt+0x8d80>
  406c5c:	tst	w0, #0xff
  406c60:	b.ne	406bc8 <ferror@plt+0x4598>  // b.any
  406c64:	nop
  406c68:	mov	x1, x26
  406c6c:	mov	x0, x23
  406c70:	bl	406a00 <ferror@plt+0x43d0>
  406c74:	mov	w19, #0x0                   	// #0
  406c78:	mov	x0, x23
  406c7c:	bl	4056b0 <ferror@plt+0x3080>
  406c80:	ldp	x25, x26, [sp, #64]
  406c84:	ldr	x27, [sp, #80]
  406c88:	mov	x0, x24
  406c8c:	bl	40b4f0 <ferror@plt+0x8ec0>
  406c90:	mov	w0, w19
  406c94:	ldp	x29, x30, [sp]
  406c98:	ldp	x19, x20, [sp, #16]
  406c9c:	ldp	x21, x22, [sp, #32]
  406ca0:	ldp	x23, x24, [sp, #48]
  406ca4:	add	sp, sp, #0x490
  406ca8:	ret
  406cac:	add	x24, sp, #0x78
  406cb0:	mov	w19, #0x0                   	// #0
  406cb4:	b	406c88 <ferror@plt+0x4658>
  406cb8:	mov	x0, x23
  406cbc:	bl	4056b0 <ferror@plt+0x3080>
  406cc0:	mov	w0, #0xc                   	// #12
  406cc4:	bl	402270 <strerror@plt>
  406cc8:	adrp	x1, 419000 <ferror@plt+0x169d0>
  406ccc:	mov	x2, x0
  406cd0:	add	x1, x1, #0xa88
  406cd4:	mov	w0, #0x3                   	// #3
  406cd8:	mov	w19, #0xfffffff4            	// #-12
  406cdc:	bl	40a228 <ferror@plt+0x7bf8>
  406ce0:	ldp	x25, x26, [sp, #64]
  406ce4:	ldr	x27, [sp, #80]
  406ce8:	b	406c88 <ferror@plt+0x4658>
  406cec:	add	x24, sp, #0x78
  406cf0:	mov	w19, #0xfffffff4            	// #-12
  406cf4:	ldp	x25, x26, [sp, #64]
  406cf8:	b	406c88 <ferror@plt+0x4658>
  406cfc:	nop
  406d00:	stp	x29, x30, [sp, #-64]!
  406d04:	mov	x29, sp
  406d08:	stp	x19, x20, [sp, #16]
  406d0c:	stp	x21, x22, [sp, #32]
  406d10:	mov	x21, x1
  406d14:	mov	x22, x0
  406d18:	str	xzr, [sp, #56]
  406d1c:	bl	405570 <ferror@plt+0x2f40>
  406d20:	str	x0, [x1]
  406d24:	cbz	x0, 406d88 <ferror@plt+0x4758>
  406d28:	mov	x19, x0
  406d2c:	lsl	x0, x0, #3
  406d30:	bl	4021a0 <malloc@plt>
  406d34:	mov	x20, x0
  406d38:	cbz	x0, 406d88 <ferror@plt+0x4758>
  406d3c:	mov	x2, x19
  406d40:	mov	x0, x22
  406d44:	add	x3, sp, #0x38
  406d48:	mov	x1, x20
  406d4c:	bl	4055c0 <ferror@plt+0x2f90>
  406d50:	tbnz	w0, #31, 406da0 <ferror@plt+0x4770>
  406d54:	ldr	x1, [sp, #56]
  406d58:	mov	x0, x20
  406d5c:	adrp	x3, 405000 <ferror@plt+0x29d0>
  406d60:	mov	x2, #0x8                   	// #8
  406d64:	add	x3, x3, #0x558
  406d68:	bl	402110 <qsort@plt>
  406d6c:	ldr	x0, [sp, #56]
  406d70:	str	x0, [x21]
  406d74:	mov	x0, x20
  406d78:	ldp	x19, x20, [sp, #16]
  406d7c:	ldp	x21, x22, [sp, #32]
  406d80:	ldp	x29, x30, [sp], #64
  406d84:	ret
  406d88:	mov	x20, #0x0                   	// #0
  406d8c:	mov	x0, x20
  406d90:	ldp	x19, x20, [sp, #16]
  406d94:	ldp	x21, x22, [sp, #32]
  406d98:	ldp	x29, x30, [sp], #64
  406d9c:	ret
  406da0:	mov	x0, x20
  406da4:	mov	x20, #0x0                   	// #0
  406da8:	bl	4023e0 <free@plt>
  406dac:	b	406d74 <ferror@plt+0x4744>
  406db0:	stp	x29, x30, [sp, #-112]!
  406db4:	mov	x29, sp
  406db8:	stp	x23, x24, [sp, #48]
  406dbc:	mov	x24, x0
  406dc0:	ldr	x0, [x0, #24]
  406dc4:	cbz	x0, 406ea8 <ferror@plt+0x4878>
  406dc8:	adrp	x23, 417000 <ferror@plt+0x149d0>
  406dcc:	add	x23, x23, #0x9f8
  406dd0:	stp	x19, x20, [sp, #16]
  406dd4:	mov	x20, x1
  406dd8:	stp	x25, x26, [sp, #64]
  406ddc:	adrp	x25, 419000 <ferror@plt+0x169d0>
  406de0:	adrp	x26, 419000 <ferror@plt+0x169d0>
  406de4:	add	x25, x25, #0xaa0
  406de8:	add	x26, x26, #0xaa8
  406dec:	stp	x21, x22, [sp, #32]
  406df0:	mov	x22, #0x0                   	// #0
  406df4:	str	x27, [sp, #80]
  406df8:	ldr	x0, [x24, #16]
  406dfc:	ldr	x19, [x0, x22, lsl #3]
  406e00:	ldr	x27, [x19, #16]
  406e04:	cbnz	x27, 406e0c <ferror@plt+0x47dc>
  406e08:	ldr	x27, [x19, #8]
  406e0c:	mov	x2, x27
  406e10:	mov	x1, x25
  406e14:	mov	x0, x20
  406e18:	bl	4025e0 <fprintf@plt>
  406e1c:	ldr	x0, [x19, #56]
  406e20:	cbz	x0, 406e7c <ferror@plt+0x484c>
  406e24:	mov	x0, x19
  406e28:	add	x1, sp, #0x68
  406e2c:	bl	406d00 <ferror@plt+0x46d0>
  406e30:	mov	x21, x0
  406e34:	cbz	x0, 406eb8 <ferror@plt+0x4888>
  406e38:	ldr	x0, [sp, #104]
  406e3c:	mov	x19, #0x0                   	// #0
  406e40:	cbz	x0, 406e74 <ferror@plt+0x4844>
  406e44:	nop
  406e48:	ldr	x3, [x21, x19, lsl #3]
  406e4c:	mov	x1, x23
  406e50:	mov	x0, x20
  406e54:	add	x19, x19, #0x1
  406e58:	ldr	x2, [x3, #16]
  406e5c:	cbnz	x2, 406e64 <ferror@plt+0x4834>
  406e60:	ldr	x2, [x3, #8]
  406e64:	bl	4025e0 <fprintf@plt>
  406e68:	ldr	x0, [sp, #104]
  406e6c:	cmp	x0, x19
  406e70:	b.hi	406e48 <ferror@plt+0x4818>  // b.pmore
  406e74:	mov	x0, x21
  406e78:	bl	4023e0 <free@plt>
  406e7c:	mov	x1, x20
  406e80:	mov	w0, #0xa                   	// #10
  406e84:	bl	4020c0 <putc@plt>
  406e88:	add	x22, x22, #0x1
  406e8c:	ldr	x0, [x24, #24]
  406e90:	cmp	x0, x22
  406e94:	b.hi	406df8 <ferror@plt+0x47c8>  // b.pmore
  406e98:	ldp	x19, x20, [sp, #16]
  406e9c:	ldp	x21, x22, [sp, #32]
  406ea0:	ldp	x25, x26, [sp, #64]
  406ea4:	ldr	x27, [sp, #80]
  406ea8:	mov	w0, #0x0                   	// #0
  406eac:	ldp	x23, x24, [sp, #48]
  406eb0:	ldp	x29, x30, [sp], #112
  406eb4:	ret
  406eb8:	mov	x2, x27
  406ebc:	mov	x1, x26
  406ec0:	mov	w0, #0x3                   	// #3
  406ec4:	bl	40a228 <ferror@plt+0x7bf8>
  406ec8:	b	406e7c <ferror@plt+0x484c>
  406ecc:	nop
  406ed0:	stp	x29, x30, [sp, #-48]!
  406ed4:	mov	x29, sp
  406ed8:	stp	x19, x20, [sp, #16]
  406edc:	mov	x20, x1
  406ee0:	stp	x21, x22, [sp, #32]
  406ee4:	mov	x21, x0
  406ee8:	mov	x0, x1
  406eec:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  406ef0:	add	x1, x1, #0xd28
  406ef4:	bl	402370 <strcmp@plt>
  406ef8:	cbz	w0, 406f80 <ferror@plt+0x4950>
  406efc:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  406f00:	mov	x0, x20
  406f04:	add	x1, x1, #0xd38
  406f08:	bl	402370 <strcmp@plt>
  406f0c:	cbz	w0, 406fc4 <ferror@plt+0x4994>
  406f10:	mov	x0, x20
  406f14:	bl	402020 <strlen@plt>
  406f18:	mov	x22, x0
  406f1c:	add	x0, x0, #0x19
  406f20:	bl	4021a0 <malloc@plt>
  406f24:	mov	x19, x0
  406f28:	cbz	x0, 406fa0 <ferror@plt+0x4970>
  406f2c:	str	wzr, [x19, #8]
  406f30:	add	x2, x22, #0x1
  406f34:	str	x22, [x19, #16]
  406f38:	mov	x1, x20
  406f3c:	add	x0, x0, #0x18
  406f40:	mov	w22, #0x0                   	// #0
  406f44:	bl	401fe0 <memcpy@plt>
  406f48:	mov	w3, w22
  406f4c:	mov	x2, x20
  406f50:	mov	w0, #0x7                   	// #7
  406f54:	adrp	x1, 419000 <ferror@plt+0x169d0>
  406f58:	add	x1, x1, #0xaf8
  406f5c:	bl	40a228 <ferror@plt+0x7bf8>
  406f60:	ldr	x1, [x21]
  406f64:	str	x1, [x19]
  406f68:	str	x19, [x21]
  406f6c:	mov	w0, #0x0                   	// #0
  406f70:	ldp	x19, x20, [sp, #16]
  406f74:	ldp	x21, x22, [sp, #32]
  406f78:	ldp	x29, x30, [sp], #48
  406f7c:	ret
  406f80:	mov	w22, #0x1                   	// #1
  406f84:	mov	x0, #0x18                  	// #24
  406f88:	bl	4021a0 <malloc@plt>
  406f8c:	mov	x19, x0
  406f90:	cbz	x0, 406fa0 <ferror@plt+0x4970>
  406f94:	str	w22, [x19, #8]
  406f98:	str	xzr, [x19, #16]
  406f9c:	b	406f48 <ferror@plt+0x4918>
  406fa0:	mov	w0, #0x3                   	// #3
  406fa4:	adrp	x1, 419000 <ferror@plt+0x169d0>
  406fa8:	add	x1, x1, #0xad8
  406fac:	bl	40a228 <ferror@plt+0x7bf8>
  406fb0:	mov	w0, #0xfffffff4            	// #-12
  406fb4:	ldp	x19, x20, [sp, #16]
  406fb8:	ldp	x21, x22, [sp, #32]
  406fbc:	ldp	x29, x30, [sp], #48
  406fc0:	ret
  406fc4:	mov	w22, #0x2                   	// #2
  406fc8:	b	406f84 <ferror@plt+0x4954>
  406fcc:	nop
  406fd0:	stp	x29, x30, [sp, #-80]!
  406fd4:	tst	w3, #0xff
  406fd8:	mov	x29, sp
  406fdc:	stp	x19, x20, [sp, #16]
  406fe0:	mov	x20, x2
  406fe4:	stp	x21, x22, [sp, #32]
  406fe8:	mov	x22, x1
  406fec:	mov	x21, x5
  406ff0:	stp	x23, x24, [sp, #48]
  406ff4:	mov	x23, x4
  406ff8:	str	x25, [sp, #64]
  406ffc:	b.ne	407018 <ferror@plt+0x49e8>  // b.any
  407000:	ldr	x0, [x0]
  407004:	ldrb	w1, [x2]
  407008:	add	x0, x0, #0x1, lsl #12
  40700c:	ldrb	w0, [x0, #16]
  407010:	cmp	w1, w0
  407014:	cinc	x20, x2, eq  // eq = none
  407018:	mov	x0, x20
  40701c:	bl	402020 <strlen@plt>
  407020:	add	x25, x0, #0x1
  407024:	add	x0, x0, #0x11
  407028:	bl	4021a0 <malloc@plt>
  40702c:	mov	x19, x0
  407030:	cbz	x0, 4070d8 <ferror@plt+0x4aa8>
  407034:	add	x24, x0, #0x10
  407038:	mov	x1, x20
  40703c:	mov	x2, x25
  407040:	mov	x0, x24
  407044:	stp	x21, x23, [x19]
  407048:	bl	401fe0 <memcpy@plt>
  40704c:	mov	x2, x19
  407050:	ldr	x0, [x22]
  407054:	mov	x1, x24
  407058:	bl	40ab68 <ferror@plt+0x8538>
  40705c:	mov	w20, w0
  407060:	tbnz	w0, #31, 4070b4 <ferror@plt+0x4a84>
  407064:	cbz	x21, 4070a8 <ferror@plt+0x4a78>
  407068:	ldr	x5, [x21, #8]
  40706c:	adrp	x1, 419000 <ferror@plt+0x169d0>
  407070:	mov	x4, x21
  407074:	mov	x3, x24
  407078:	mov	x2, x19
  40707c:	add	x1, x1, #0xb20
  407080:	mov	w0, #0x7                   	// #7
  407084:	mov	w20, #0x0                   	// #0
  407088:	bl	40a228 <ferror@plt+0x7bf8>
  40708c:	mov	w0, w20
  407090:	ldp	x19, x20, [sp, #16]
  407094:	ldp	x21, x22, [sp, #32]
  407098:	ldp	x23, x24, [sp, #48]
  40709c:	ldr	x25, [sp, #64]
  4070a0:	ldp	x29, x30, [sp], #80
  4070a4:	ret
  4070a8:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  4070ac:	add	x5, x5, #0x340
  4070b0:	b	40706c <ferror@plt+0x4a3c>
  4070b4:	mov	x0, x19
  4070b8:	bl	4023e0 <free@plt>
  4070bc:	mov	w0, w20
  4070c0:	ldp	x19, x20, [sp, #16]
  4070c4:	ldp	x21, x22, [sp, #32]
  4070c8:	ldp	x23, x24, [sp, #48]
  4070cc:	ldr	x25, [sp, #64]
  4070d0:	ldp	x29, x30, [sp], #80
  4070d4:	ret
  4070d8:	mov	w20, #0xfffffff4            	// #-12
  4070dc:	b	40708c <ferror@plt+0x4a5c>
  4070e0:	stp	x29, x30, [sp, #-48]!
  4070e4:	mov	x5, #0x0                   	// #0
  4070e8:	mov	x4, #0x0                   	// #0
  4070ec:	mov	x29, sp
  4070f0:	stp	x19, x20, [sp, #16]
  4070f4:	mov	x19, x0
  4070f8:	mov	w3, #0x1                   	// #1
  4070fc:	str	x21, [sp, #32]
  407100:	add	x21, x0, #0x40
  407104:	mov	x1, x21
  407108:	adrp	x2, 419000 <ferror@plt+0x169d0>
  40710c:	add	x2, x2, #0xb48
  407110:	bl	406fd0 <ferror@plt+0x49a0>
  407114:	mov	x1, x21
  407118:	mov	x0, x19
  40711c:	adrp	x2, 419000 <ferror@plt+0x169d0>
  407120:	mov	x5, #0x0                   	// #0
  407124:	add	x2, x2, #0xb58
  407128:	mov	x4, #0x0                   	// #0
  40712c:	mov	w3, #0x1                   	// #1
  407130:	bl	406fd0 <ferror@plt+0x49a0>
  407134:	ldr	x2, [x19]
  407138:	adrp	x20, 419000 <ferror@plt+0x169d0>
  40713c:	ldr	x0, [x19, #64]
  407140:	add	x2, x2, #0x1, lsl #12
  407144:	add	x20, x20, #0xb40
  407148:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40714c:	add	x1, x1, #0xb41
  407150:	ldrb	w2, [x2, #16]
  407154:	cmp	w2, #0x54
  407158:	csel	x1, x20, x1, ne  // ne = any
  40715c:	bl	40afb8 <ferror@plt+0x8988>
  407160:	cbz	x0, 407174 <ferror@plt+0x4b44>
  407164:	ldp	x19, x20, [sp, #16]
  407168:	ldr	x21, [sp, #32]
  40716c:	ldp	x29, x30, [sp], #48
  407170:	ret
  407174:	mov	x2, x20
  407178:	mov	x1, x21
  40717c:	mov	x0, x19
  407180:	mov	x5, #0x0                   	// #0
  407184:	ldp	x19, x20, [sp, #16]
  407188:	mov	x4, #0x0                   	// #0
  40718c:	ldr	x21, [sp, #32]
  407190:	mov	w3, #0x1                   	// #1
  407194:	ldp	x29, x30, [sp], #48
  407198:	b	406fd0 <ferror@plt+0x49a0>
  40719c:	nop
  4071a0:	stp	x29, x30, [sp, #-96]!
  4071a4:	mov	x29, sp
  4071a8:	str	x19, [sp, #16]
  4071ac:	mov	x19, x0
  4071b0:	ldrb	w0, [x1]
  4071b4:	cmp	w0, #0x2a
  4071b8:	b.ne	4071d4 <ferror@plt+0x4ba4>  // b.any
  4071bc:	ldrb	w2, [x1, #1]
  4071c0:	mov	w0, #0x1                   	// #1
  4071c4:	cbnz	w2, 4071d4 <ferror@plt+0x4ba4>
  4071c8:	ldr	x19, [sp, #16]
  4071cc:	ldp	x29, x30, [sp], #96
  4071d0:	ret
  4071d4:	add	x0, sp, #0x20
  4071d8:	mov	w2, #0x9                   	// #9
  4071dc:	bl	402520 <regcomp@plt>
  4071e0:	mov	w1, w0
  4071e4:	mov	w0, #0x0                   	// #0
  4071e8:	cbnz	w1, 4071c8 <ferror@plt+0x4b98>
  4071ec:	ldr	x1, [x19]
  4071f0:	mov	w4, #0x0                   	// #0
  4071f4:	mov	x3, #0x0                   	// #0
  4071f8:	mov	x2, #0x0                   	// #0
  4071fc:	add	x0, sp, #0x20
  407200:	bl	402500 <regexec@plt>
  407204:	mov	w19, w0
  407208:	add	x0, sp, #0x20
  40720c:	bl	402510 <regfree@plt>
  407210:	cmp	w19, #0x0
  407214:	cset	w0, eq  // eq = none
  407218:	ldr	x19, [sp, #16]
  40721c:	ldp	x29, x30, [sp], #96
  407220:	ret
  407224:	nop
  407228:	mov	x12, #0x1060                	// #4192
  40722c:	sub	sp, sp, x12
  407230:	stp	x29, x30, [sp]
  407234:	mov	x29, sp
  407238:	stp	x23, x24, [sp, #48]
  40723c:	mov	x23, x0
  407240:	stp	x27, x28, [sp, #80]
  407244:	mov	x27, x1
  407248:	bl	405f38 <ferror@plt+0x3908>
  40724c:	cbz	x0, 407394 <ferror@plt+0x4d64>
  407250:	stp	x25, x26, [sp, #64]
  407254:	mov	x25, x0
  407258:	ldr	x0, [x23, #24]
  40725c:	cbz	x0, 407348 <ferror@plt+0x4d18>
  407260:	stp	x21, x22, [sp, #32]
  407264:	adrp	x22, 418000 <ferror@plt+0x159d0>
  407268:	add	x22, x22, #0x470
  40726c:	mov	x24, #0x0                   	// #0
  407270:	stp	x19, x20, [sp, #16]
  407274:	nop
  407278:	adrp	x26, 419000 <ferror@plt+0x169d0>
  40727c:	ldr	x0, [x23, #16]
  407280:	add	x26, x26, #0xb90
  407284:	ldr	x21, [x0, x24, lsl #3]
  407288:	ldr	x19, [x21, #32]
  40728c:	b	4072c8 <ferror@plt+0x4c98>
  407290:	ldrh	w3, [x21, #104]
  407294:	mov	x2, x20
  407298:	add	x1, sp, #0x60
  40729c:	mov	x0, x25
  4072a0:	bl	405f80 <ferror@plt+0x3950>
  4072a4:	cbz	w0, 4072b8 <ferror@plt+0x4c88>
  4072a8:	ldr	x0, [x23]
  4072ac:	add	x0, x0, #0x1, lsl #12
  4072b0:	ldrb	w0, [x0, #19]
  4072b4:	cbnz	w0, 40737c <ferror@plt+0x4d4c>
  4072b8:	ldr	x19, [x19]
  4072bc:	ldr	x0, [x21, #32]
  4072c0:	cmp	x19, x0
  4072c4:	b.eq	407330 <ferror@plt+0x4d00>  // b.none
  4072c8:	mov	x0, x19
  4072cc:	cbz	x19, 407330 <ferror@plt+0x4d00>
  4072d0:	bl	413380 <ferror@plt+0x10d50>
  4072d4:	mov	x20, x0
  4072d8:	mov	x0, x19
  4072dc:	bl	413398 <ferror@plt+0x10d68>
  4072e0:	mov	x1, x22
  4072e4:	mov	x28, x0
  4072e8:	mov	x0, x20
  4072ec:	bl	402370 <strcmp@plt>
  4072f0:	cbnz	w0, 4072b8 <ferror@plt+0x4c88>
  4072f4:	add	x20, x21, #0x78
  4072f8:	add	x1, sp, #0x60
  4072fc:	mov	x0, x28
  407300:	mov	x2, #0x0                   	// #0
  407304:	bl	40b578 <ferror@plt+0x8f48>
  407308:	tbz	w0, #31, 407290 <ferror@plt+0x4c60>
  40730c:	mov	w0, #0x4                   	// #4
  407310:	mov	x2, x28
  407314:	adrp	x1, 419000 <ferror@plt+0x169d0>
  407318:	add	x1, x1, #0xb70
  40731c:	bl	40a228 <ferror@plt+0x7bf8>
  407320:	ldr	x19, [x19]
  407324:	ldr	x0, [x21, #32]
  407328:	cmp	x19, x0
  40732c:	b.ne	4072c8 <ferror@plt+0x4c98>  // b.any
  407330:	ldr	x0, [x23, #24]
  407334:	add	x24, x24, #0x1
  407338:	cmp	x24, x0
  40733c:	b.cc	407278 <ferror@plt+0x4c48>  // b.lo, b.ul, b.last
  407340:	ldp	x19, x20, [sp, #16]
  407344:	ldp	x21, x22, [sp, #32]
  407348:	mov	x1, x27
  40734c:	mov	x0, x25
  407350:	bl	406a00 <ferror@plt+0x43d0>
  407354:	mov	x0, x25
  407358:	bl	4056b0 <ferror@plt+0x3080>
  40735c:	ldp	x25, x26, [sp, #64]
  407360:	mov	w0, #0x0                   	// #0
  407364:	mov	x12, #0x1060                	// #4192
  407368:	ldp	x29, x30, [sp]
  40736c:	ldp	x23, x24, [sp, #48]
  407370:	ldp	x27, x28, [sp, #80]
  407374:	add	sp, sp, x12
  407378:	ret
  40737c:	mov	x3, x20
  407380:	add	x2, sp, #0x60
  407384:	mov	x1, x26
  407388:	mov	w0, #0x4                   	// #4
  40738c:	bl	40a228 <ferror@plt+0x7bf8>
  407390:	b	4072b8 <ferror@plt+0x4c88>
  407394:	mov	w0, #0xfffffff4            	// #-12
  407398:	b	407364 <ferror@plt+0x4d34>
  40739c:	nop
  4073a0:	adrp	x2, 432000 <ferror@plt+0x2f9d0>
  4073a4:	ldr	x2, [x2, #928]
  4073a8:	cmp	x2, x1
  4073ac:	b.eq	4073b4 <ferror@plt+0x4d84>  // b.none
  4073b0:	b	407228 <ferror@plt+0x4bf8>
  4073b4:	mov	w0, #0x0                   	// #0
  4073b8:	ret
  4073bc:	nop
  4073c0:	stp	x29, x30, [sp, #-160]!
  4073c4:	adrp	x2, 432000 <ferror@plt+0x2f9d0>
  4073c8:	mov	x3, x1
  4073cc:	mov	x29, sp
  4073d0:	str	x1, [sp, #120]
  4073d4:	ldr	x1, [x2, #928]
  4073d8:	cmp	x1, x3
  4073dc:	b.eq	40761c <ferror@plt+0x4fec>  // b.none
  4073e0:	stp	x27, x28, [sp, #80]
  4073e4:	mov	x27, x0
  4073e8:	bl	405f38 <ferror@plt+0x3908>
  4073ec:	str	x0, [sp, #112]
  4073f0:	cbz	x0, 407628 <ferror@plt+0x4ff8>
  4073f4:	ldr	x0, [x27, #24]
  4073f8:	stp	x19, x20, [sp, #16]
  4073fc:	cbz	x0, 4074f8 <ferror@plt+0x4ec8>
  407400:	adrp	x1, 419000 <ferror@plt+0x169d0>
  407404:	adrp	x0, 419000 <ferror@plt+0x169d0>
  407408:	add	x1, x1, #0xbd8
  40740c:	add	x0, x0, #0xbb0
  407410:	stp	x21, x22, [sp, #32]
  407414:	stp	x23, x24, [sp, #48]
  407418:	stp	x25, x26, [sp, #64]
  40741c:	mov	x26, #0x0                   	// #0
  407420:	stp	x1, x0, [sp, #128]
  407424:	nop
  407428:	ldr	x0, [x27, #16]
  40742c:	ldr	x24, [x0, x26, lsl #3]
  407430:	ldr	x22, [x24, #16]
  407434:	cbnz	x22, 40743c <ferror@plt+0x4e0c>
  407438:	ldr	x22, [x24, #8]
  40743c:	add	x1, sp, #0x98
  407440:	mov	x0, x24
  407444:	bl	406d00 <ferror@plt+0x46d0>
  407448:	mov	x23, x0
  40744c:	cbnz	x0, 407520 <ferror@plt+0x4ef0>
  407450:	ldr	x0, [sp, #152]
  407454:	cbnz	x0, 4075f0 <ferror@plt+0x4fc0>
  407458:	mov	x0, x22
  40745c:	bl	402020 <strlen@plt>
  407460:	add	x28, x0, #0x1
  407464:	add	x0, x28, #0x1
  407468:	bl	4021a0 <malloc@plt>
  40746c:	mov	x20, x0
  407470:	cbz	x0, 407634 <ferror@plt+0x5004>
  407474:	mov	x0, x22
  407478:	bl	402020 <strlen@plt>
  40747c:	mov	x19, x0
  407480:	mov	x1, x22
  407484:	mov	x0, x20
  407488:	mov	x2, x19
  40748c:	bl	401fe0 <memcpy@plt>
  407490:	add	x0, x19, #0x1
  407494:	mov	w1, #0x3a                  	// #58
  407498:	strb	w1, [x20, x19]
  40749c:	nop
  4074a0:	strb	wzr, [x20, x0]
  4074a4:	add	x1, x24, #0x78
  4074a8:	ldr	x0, [sp, #112]
  4074ac:	mov	x2, x20
  4074b0:	ldrh	w3, [x24, #104]
  4074b4:	bl	405f80 <ferror@plt+0x3950>
  4074b8:	cbz	w0, 4074cc <ferror@plt+0x4e9c>
  4074bc:	ldr	x0, [x27]
  4074c0:	add	x0, x0, #0x1, lsl #12
  4074c4:	ldrb	w0, [x0, #19]
  4074c8:	cbnz	w0, 407608 <ferror@plt+0x4fd8>
  4074cc:	mov	x0, x20
  4074d0:	bl	4023e0 <free@plt>
  4074d4:	mov	x0, x23
  4074d8:	bl	4023e0 <free@plt>
  4074dc:	ldr	x0, [x27, #24]
  4074e0:	add	x26, x26, #0x1
  4074e4:	cmp	x26, x0
  4074e8:	b.cc	407428 <ferror@plt+0x4df8>  // b.lo, b.ul, b.last
  4074ec:	ldp	x21, x22, [sp, #32]
  4074f0:	ldp	x23, x24, [sp, #48]
  4074f4:	ldp	x25, x26, [sp, #64]
  4074f8:	ldp	x19, x1, [sp, #112]
  4074fc:	mov	x0, x19
  407500:	bl	406a00 <ferror@plt+0x43d0>
  407504:	mov	x0, x19
  407508:	bl	4056b0 <ferror@plt+0x3080>
  40750c:	ldp	x19, x20, [sp, #16]
  407510:	mov	w0, #0x0                   	// #0
  407514:	ldp	x27, x28, [sp, #80]
  407518:	ldp	x29, x30, [sp], #160
  40751c:	ret
  407520:	mov	x0, x22
  407524:	bl	402020 <strlen@plt>
  407528:	ldr	x21, [sp, #152]
  40752c:	mov	x25, x0
  407530:	add	x0, x0, #0x1
  407534:	str	x0, [sp, #104]
  407538:	mov	x28, x0
  40753c:	cbz	x21, 407464 <ferror@plt+0x4e34>
  407540:	add	x21, x23, x21, lsl #3
  407544:	mov	x19, x23
  407548:	mov	x20, x23
  40754c:	nop
  407550:	ldr	x1, [x20]
  407554:	add	x20, x20, #0x8
  407558:	ldr	x0, [x1, #16]
  40755c:	cbnz	x0, 407564 <ferror@plt+0x4f34>
  407560:	ldr	x0, [x1, #8]
  407564:	bl	402020 <strlen@plt>
  407568:	add	x0, x0, #0x1
  40756c:	cmp	x21, x20
  407570:	add	x28, x28, x0
  407574:	b.ne	407550 <ferror@plt+0x4f20>  // b.any
  407578:	add	x0, x28, #0x1
  40757c:	bl	4021a0 <malloc@plt>
  407580:	mov	x20, x0
  407584:	cbz	x0, 407634 <ferror@plt+0x5004>
  407588:	mov	x1, x22
  40758c:	mov	x2, x25
  407590:	bl	401fe0 <memcpy@plt>
  407594:	mov	w22, #0x20                  	// #32
  407598:	ldr	x0, [sp, #104]
  40759c:	mov	w1, #0x3a                  	// #58
  4075a0:	strb	w1, [x20, x25]
  4075a4:	nop
  4075a8:	ldr	x2, [x19]
  4075ac:	strb	w22, [x20, x0]
  4075b0:	add	x25, x0, #0x1
  4075b4:	add	x19, x19, #0x8
  4075b8:	ldr	x28, [x2, #16]
  4075bc:	cbnz	x28, 4075c4 <ferror@plt+0x4f94>
  4075c0:	ldr	x28, [x2, #8]
  4075c4:	mov	x0, x28
  4075c8:	bl	402020 <strlen@plt>
  4075cc:	mov	x1, x28
  4075d0:	mov	x28, x0
  4075d4:	mov	x2, x28
  4075d8:	add	x0, x20, x25
  4075dc:	bl	401fe0 <memcpy@plt>
  4075e0:	cmp	x21, x19
  4075e4:	add	x0, x25, x28
  4075e8:	b.ne	4075a8 <ferror@plt+0x4f78>  // b.any
  4075ec:	b	4074a0 <ferror@plt+0x4e70>
  4075f0:	mov	x2, x22
  4075f4:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4075f8:	mov	w0, #0x3                   	// #3
  4075fc:	add	x1, x1, #0xaa8
  407600:	bl	40a228 <ferror@plt+0x7bf8>
  407604:	b	4074dc <ferror@plt+0x4eac>
  407608:	ldr	x1, [sp, #128]
  40760c:	mov	x2, x20
  407610:	mov	w0, #0x4                   	// #4
  407614:	bl	40a228 <ferror@plt+0x7bf8>
  407618:	b	4074cc <ferror@plt+0x4e9c>
  40761c:	mov	w0, #0x0                   	// #0
  407620:	ldp	x29, x30, [sp], #160
  407624:	ret
  407628:	mov	w0, #0xfffffff4            	// #-12
  40762c:	ldp	x27, x28, [sp, #80]
  407630:	b	407518 <ferror@plt+0x4ee8>
  407634:	mov	x0, x23
  407638:	bl	4023e0 <free@plt>
  40763c:	ldr	x1, [sp, #136]
  407640:	mov	w0, #0x3                   	// #3
  407644:	bl	40a228 <ferror@plt+0x7bf8>
  407648:	b	4074dc <ferror@plt+0x4eac>
  40764c:	nop
  407650:	stp	x29, x30, [sp, #-48]!
  407654:	mov	x29, sp
  407658:	stp	x19, x20, [sp, #16]
  40765c:	mov	x20, x1
  407660:	mov	w1, #0x0                   	// #0
  407664:	stp	x21, x22, [sp, #32]
  407668:	mov	x22, x0
  40766c:	bl	4021b0 <open@plt>
  407670:	tbnz	w0, #31, 4076fc <ferror@plt+0x50cc>
  407674:	mov	w19, w0
  407678:	mov	x1, x20
  40767c:	mov	w2, #0x0                   	// #0
  407680:	bl	402550 <openat@plt>
  407684:	mov	w21, w0
  407688:	tbnz	w0, #31, 4076bc <ferror@plt+0x508c>
  40768c:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  407690:	add	x1, x1, #0x158
  407694:	bl	4021f0 <fdopen@plt>
  407698:	mov	x22, x0
  40769c:	cbz	x0, 4076dc <ferror@plt+0x50ac>
  4076a0:	mov	w0, w19
  4076a4:	bl	402280 <close@plt>
  4076a8:	mov	x0, x22
  4076ac:	ldp	x19, x20, [sp, #16]
  4076b0:	ldp	x21, x22, [sp, #32]
  4076b4:	ldp	x29, x30, [sp], #48
  4076b8:	ret
  4076bc:	mov	x3, x22
  4076c0:	mov	x2, x20
  4076c4:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4076c8:	mov	w0, #0x4                   	// #4
  4076cc:	add	x1, x1, #0xc20
  4076d0:	mov	x22, #0x0                   	// #0
  4076d4:	bl	40a228 <ferror@plt+0x7bf8>
  4076d8:	b	4076a0 <ferror@plt+0x5070>
  4076dc:	mov	x2, x20
  4076e0:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4076e4:	add	x1, x1, #0xc40
  4076e8:	mov	w0, #0x4                   	// #4
  4076ec:	bl	40a228 <ferror@plt+0x7bf8>
  4076f0:	mov	w0, w21
  4076f4:	bl	402280 <close@plt>
  4076f8:	b	4076a0 <ferror@plt+0x5070>
  4076fc:	mov	x2, x22
  407700:	mov	w0, #0x4                   	// #4
  407704:	mov	x22, #0x0                   	// #0
  407708:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40770c:	add	x1, x1, #0xbf8
  407710:	bl	40a228 <ferror@plt+0x7bf8>
  407714:	mov	x0, x22
  407718:	ldp	x19, x20, [sp, #16]
  40771c:	ldp	x21, x22, [sp, #32]
  407720:	ldp	x29, x30, [sp], #48
  407724:	ret
  407728:	mov	x12, #0x2040                	// #8256
  40772c:	sub	sp, sp, x12
  407730:	stp	x29, x30, [sp]
  407734:	mov	x29, sp
  407738:	ldr	x0, [x0]
  40773c:	str	x23, [sp, #48]
  407740:	mov	x23, x1
  407744:	adrp	x1, 419000 <ferror@plt+0x169d0>
  407748:	add	x0, x0, #0x8
  40774c:	add	x1, x1, #0xc68
  407750:	bl	407650 <ferror@plt+0x5020>
  407754:	cbz	x0, 40783c <ferror@plt+0x520c>
  407758:	stp	x19, x20, [sp, #16]
  40775c:	mov	x19, x0
  407760:	bl	405f38 <ferror@plt+0x3908>
  407764:	mov	x20, x0
  407768:	cbz	x0, 407854 <ferror@plt+0x5224>
  40776c:	stp	x21, x22, [sp, #32]
  407770:	adrp	x21, 41b000 <ferror@plt+0x189d0>
  407774:	adrp	x22, 419000 <ferror@plt+0x169d0>
  407778:	add	x21, x21, #0x340
  40777c:	add	x22, x22, #0xc78
  407780:	mov	x2, x19
  407784:	add	x0, sp, #0x40
  407788:	mov	w1, #0x1000                	// #4096
  40778c:	bl	4025f0 <fgets@plt>
  407790:	cbz	x0, 4077ec <ferror@plt+0x51bc>
  407794:	bl	402390 <__ctype_b_loc@plt>
  407798:	mov	x3, x0
  40779c:	ldrb	w4, [sp, #64]
  4077a0:	mov	x1, #0x1040                	// #4160
  4077a4:	add	x0, sp, #0x40
  4077a8:	add	x1, sp, x1
  4077ac:	ldr	x3, [x3]
  4077b0:	mov	x2, #0x0                   	// #0
  4077b4:	ldrh	w3, [x3, x4, lsl #1]
  4077b8:	tbz	w3, #10, 407828 <ferror@plt+0x51f8>
  4077bc:	bl	40b718 <ferror@plt+0x90e8>
  4077c0:	mov	x0, #0x1040                	// #4160
  4077c4:	mov	w3, #0x0                   	// #0
  4077c8:	add	x1, sp, x0
  4077cc:	mov	x2, x21
  4077d0:	mov	x0, x20
  4077d4:	bl	405f80 <ferror@plt+0x3950>
  4077d8:	mov	x2, x19
  4077dc:	add	x0, sp, #0x40
  4077e0:	mov	w1, #0x1000                	// #4096
  4077e4:	bl	4025f0 <fgets@plt>
  4077e8:	cbnz	x0, 407794 <ferror@plt+0x5164>
  4077ec:	mov	x1, x23
  4077f0:	mov	x0, x20
  4077f4:	bl	406a00 <ferror@plt+0x43d0>
  4077f8:	mov	x0, x20
  4077fc:	bl	4056b0 <ferror@plt+0x3080>
  407800:	mov	x0, x19
  407804:	bl	402160 <fclose@plt>
  407808:	ldp	x19, x20, [sp, #16]
  40780c:	mov	w0, #0x0                   	// #0
  407810:	ldp	x21, x22, [sp, #32]
  407814:	mov	x12, #0x2040                	// #8256
  407818:	ldp	x29, x30, [sp]
  40781c:	ldr	x23, [sp, #48]
  407820:	add	sp, sp, x12
  407824:	ret
  407828:	mov	x2, x0
  40782c:	mov	x1, x22
  407830:	mov	w0, #0x3                   	// #3
  407834:	bl	40a228 <ferror@plt+0x7bf8>
  407838:	b	407780 <ferror@plt+0x5150>
  40783c:	mov	w0, #0x0                   	// #0
  407840:	mov	x12, #0x2040                	// #8256
  407844:	ldp	x29, x30, [sp]
  407848:	ldr	x23, [sp, #48]
  40784c:	add	sp, sp, x12
  407850:	ret
  407854:	mov	x0, x19
  407858:	bl	402160 <fclose@plt>
  40785c:	mov	w0, #0xfffffff4            	// #-12
  407860:	ldp	x19, x20, [sp, #16]
  407864:	b	407814 <ferror@plt+0x51e4>
  407868:	adrp	x2, 432000 <ferror@plt+0x2f9d0>
  40786c:	ldr	x2, [x2, #928]
  407870:	cmp	x2, x1
  407874:	b.eq	40787c <ferror@plt+0x524c>  // b.none
  407878:	b	407728 <ferror@plt+0x50f8>
  40787c:	mov	w0, #0x0                   	// #0
  407880:	ret
  407884:	nop
  407888:	stp	x29, x30, [sp, #-288]!
  40788c:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  407890:	mov	x29, sp
  407894:	ldr	w0, [x0, #864]
  407898:	str	q0, [sp, #96]
  40789c:	cmp	w0, #0x4
  4078a0:	str	q1, [sp, #112]
  4078a4:	str	q2, [sp, #128]
  4078a8:	str	q3, [sp, #144]
  4078ac:	str	q4, [sp, #160]
  4078b0:	str	q5, [sp, #176]
  4078b4:	str	q6, [sp, #192]
  4078b8:	str	q7, [sp, #208]
  4078bc:	stp	x1, x2, [sp, #232]
  4078c0:	stp	x3, x4, [sp, #248]
  4078c4:	stp	x5, x6, [sp, #264]
  4078c8:	str	x7, [sp, #280]
  4078cc:	b.le	407924 <ferror@plt+0x52f4>
  4078d0:	add	x1, sp, #0x120
  4078d4:	stp	x1, x1, [sp, #64]
  4078d8:	mov	w3, #0xffffff80            	// #-128
  4078dc:	add	x4, sp, #0xe0
  4078e0:	mov	w2, #0xffffffc8            	// #-56
  4078e4:	str	x4, [sp, #80]
  4078e8:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4078ec:	stp	w2, w3, [sp, #88]
  4078f0:	add	x1, x1, #0xca0
  4078f4:	ldp	x4, x5, [sp, #64]
  4078f8:	str	x19, [sp, #16]
  4078fc:	adrp	x19, 432000 <ferror@plt+0x2f9d0>
  407900:	stp	x4, x5, [sp, #32]
  407904:	add	x2, sp, #0x20
  407908:	ldp	x4, x5, [sp, #80]
  40790c:	stp	x4, x5, [sp, #48]
  407910:	ldr	x0, [x19, #928]
  407914:	bl	402540 <vfprintf@plt>
  407918:	ldr	x0, [x19, #928]
  40791c:	bl	402470 <fflush@plt>
  407920:	ldr	x19, [sp, #16]
  407924:	ldp	x29, x30, [sp], #288
  407928:	ret
  40792c:	nop
  407930:	mov	x12, #0x10e0                	// #4320
  407934:	sub	sp, sp, x12
  407938:	stp	x29, x30, [sp]
  40793c:	mov	x29, sp
  407940:	stp	x21, x22, [sp, #32]
  407944:	mov	x21, x1
  407948:	mov	x1, x2
  40794c:	stp	x19, x20, [sp, #16]
  407950:	mov	x19, x3
  407954:	mov	x20, x0
  407958:	add	x0, x3, x21
  40795c:	bl	40b760 <ferror@plt+0x9130>
  407960:	tst	w0, #0xff
  407964:	b.ne	407988 <ferror@plt+0x5358>  // b.any
  407968:	mov	w21, #0x0                   	// #0
  40796c:	mov	w0, w21
  407970:	mov	x12, #0x10e0                	// #4320
  407974:	ldp	x29, x30, [sp]
  407978:	ldp	x19, x20, [sp, #16]
  40797c:	ldp	x21, x22, [sp, #32]
  407980:	add	sp, sp, x12
  407984:	ret
  407988:	add	x2, sp, #0xd8
  40798c:	add	x1, sp, #0xe0
  407990:	mov	x0, x19
  407994:	bl	40b718 <ferror@plt+0x90e8>
  407998:	cbz	x0, 407e84 <ferror@plt+0x5854>
  40799c:	ldr	x2, [x20]
  4079a0:	add	x3, sp, #0xe0
  4079a4:	mov	w0, #0x7                   	// #7
  4079a8:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4079ac:	add	x1, x1, #0xd00
  4079b0:	ldr	x2, [x2, #4104]
  4079b4:	add	x2, x2, #0x1
  4079b8:	add	x2, x19, x2
  4079bc:	str	x2, [sp, #200]
  4079c0:	bl	40a228 <ferror@plt+0x7bf8>
  4079c4:	ldr	x0, [x20, #56]
  4079c8:	add	x1, sp, #0xe0
  4079cc:	bl	40afb8 <ferror@plt+0x8988>
  4079d0:	mov	x22, x0
  4079d4:	cbz	x0, 407b34 <ferror@plt+0x5504>
  4079d8:	ldp	x5, x4, [x0, #80]
  4079dc:	stp	x23, x24, [sp, #48]
  4079e0:	mov	x3, x19
  4079e4:	ldr	x6, [x20]
  4079e8:	stp	x27, x28, [sp, #80]
  4079ec:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4079f0:	ldr	x24, [x0, #8]
  4079f4:	add	x4, x5, x4
  4079f8:	ldr	x0, [sp, #216]
  4079fc:	add	x1, x1, #0xd10
  407a00:	mov	x2, x24
  407a04:	stp	x25, x26, [sp, #64]
  407a08:	add	x27, x21, x0
  407a0c:	mov	x21, x6
  407a10:	add	x26, x6, #0x8
  407a14:	mov	w0, #0x7                   	// #7
  407a18:	stp	x4, x27, [sp, #120]
  407a1c:	str	x6, [sp, #168]
  407a20:	bl	40a228 <ferror@plt+0x7bf8>
  407a24:	ldr	x21, [x21, #4104]
  407a28:	mov	x1, x26
  407a2c:	mov	x0, x19
  407a30:	mov	x2, x21
  407a34:	bl	4021c0 <strncmp@plt>
  407a38:	cbz	w0, 407b8c <ferror@plt+0x555c>
  407a3c:	mov	x1, x26
  407a40:	mov	x2, x21
  407a44:	mov	x0, x24
  407a48:	mov	x25, #0x0                   	// #0
  407a4c:	mov	x23, #0x0                   	// #0
  407a50:	bl	4021c0 <strncmp@plt>
  407a54:	cbnz	w0, 407bb0 <ferror@plt+0x5580>
  407a58:	ldr	x0, [sp, #120]
  407a5c:	add	x26, x21, #0x1
  407a60:	mvn	x21, x21
  407a64:	add	x26, x24, x26
  407a68:	add	x21, x21, x0
  407a6c:	ldr	x0, [sp, #168]
  407a70:	adrp	x28, 419000 <ferror@plt+0x169d0>
  407a74:	ldr	x27, [x0, #4120]
  407a78:	add	x0, x28, #0xd38
  407a7c:	str	x0, [sp, #112]
  407a80:	cbnz	x27, 407a98 <ferror@plt+0x5468>
  407a84:	b	407c14 <ferror@plt+0x55e4>
  407a88:	cmp	x4, x21
  407a8c:	b.eq	407bbc <ferror@plt+0x558c>  // b.none
  407a90:	ldr	x27, [x27]
  407a94:	cbz	x27, 407c14 <ferror@plt+0x55e4>
  407a98:	ldr	x1, [sp, #112]
  407a9c:	add	x28, x27, #0x10
  407aa0:	mov	x2, x28
  407aa4:	mov	w0, #0x7                   	// #7
  407aa8:	bl	40a228 <ferror@plt+0x7bf8>
  407aac:	ldr	x4, [x27, #8]
  407ab0:	cmp	x4, x23
  407ab4:	b.ne	407a88 <ferror@plt+0x5458>  // b.any
  407ab8:	mov	x2, x23
  407abc:	mov	x1, x25
  407ac0:	mov	x0, x28
  407ac4:	str	x4, [sp, #104]
  407ac8:	bl	402330 <memcmp@plt>
  407acc:	ldr	x4, [sp, #104]
  407ad0:	cbnz	w0, 407a88 <ferror@plt+0x5458>
  407ad4:	ldr	x2, [x22, #16]
  407ad8:	mov	w0, #0x7                   	// #7
  407adc:	ldr	x3, [sp, #200]
  407ae0:	adrp	x1, 419000 <ferror@plt+0x169d0>
  407ae4:	add	x1, x1, #0xdb0
  407ae8:	bl	40a228 <ferror@plt+0x7bf8>
  407aec:	ldp	x3, x4, [x22]
  407af0:	mov	x2, x22
  407af4:	adrp	x1, 419000 <ferror@plt+0x169d0>
  407af8:	mov	w0, #0x7                   	// #7
  407afc:	add	x1, x1, #0xde0
  407b00:	bl	40a228 <ferror@plt+0x7bf8>
  407b04:	ldr	x1, [x22, #24]
  407b08:	cbz	x1, 407b14 <ferror@plt+0x54e4>
  407b0c:	ldr	x0, [x20, #48]
  407b10:	bl	40b150 <ferror@plt+0x8b20>
  407b14:	ldr	x0, [x20, #56]
  407b18:	add	x1, x22, #0x78
  407b1c:	bl	40b150 <ferror@plt+0x8b20>
  407b20:	mov	x0, x22
  407b24:	bl	405d80 <ferror@plt+0x3750>
  407b28:	ldp	x23, x24, [sp, #48]
  407b2c:	ldp	x25, x26, [sp, #64]
  407b30:	ldp	x27, x28, [sp, #80]
  407b34:	add	x2, sp, #0xd0
  407b38:	ldr	x0, [x20, #8]
  407b3c:	mov	x1, x19
  407b40:	bl	410ce8 <ferror@plt+0xe6b8>
  407b44:	mov	w21, w0
  407b48:	tbnz	w0, #31, 407e20 <ferror@plt+0x57f0>
  407b4c:	ldr	x1, [sp, #208]
  407b50:	mov	x0, x20
  407b54:	bl	406168 <ferror@plt+0x3b38>
  407b58:	mov	w21, w0
  407b5c:	tbz	w0, #31, 407968 <ferror@plt+0x5338>
  407b60:	neg	w0, w0
  407b64:	bl	402270 <strerror@plt>
  407b68:	mov	x2, x19
  407b6c:	mov	x3, x0
  407b70:	adrp	x1, 419000 <ferror@plt+0x169d0>
  407b74:	mov	w0, #0x3                   	// #3
  407b78:	add	x1, x1, #0xe20
  407b7c:	bl	40a228 <ferror@plt+0x7bf8>
  407b80:	ldr	x0, [sp, #208]
  407b84:	bl	411270 <ferror@plt+0xec40>
  407b88:	b	40796c <ferror@plt+0x533c>
  407b8c:	add	x25, x21, #0x1
  407b90:	mvn	x23, x21
  407b94:	add	x25, x19, x25
  407b98:	add	x23, x23, x27
  407b9c:	mov	x1, x26
  407ba0:	mov	x2, x21
  407ba4:	mov	x0, x24
  407ba8:	bl	4021c0 <strncmp@plt>
  407bac:	cbz	w0, 407a58 <ferror@plt+0x5428>
  407bb0:	mov	x26, #0x0                   	// #0
  407bb4:	mov	x21, #0x0                   	// #0
  407bb8:	b	407a6c <ferror@plt+0x543c>
  407bbc:	mov	x0, x28
  407bc0:	mov	x2, x21
  407bc4:	mov	x1, x26
  407bc8:	bl	402330 <memcmp@plt>
  407bcc:	cbnz	w0, 407a90 <ferror@plt+0x5460>
  407bd0:	ldr	x3, [x22, #8]
  407bd4:	mov	x2, x19
  407bd8:	mov	w0, #0x7                   	// #7
  407bdc:	mov	w21, #0x0                   	// #0
  407be0:	adrp	x1, 419000 <ferror@plt+0x169d0>
  407be4:	add	x1, x1, #0xd88
  407be8:	bl	40a228 <ferror@plt+0x7bf8>
  407bec:	mov	w0, w21
  407bf0:	mov	x12, #0x10e0                	// #4320
  407bf4:	ldp	x29, x30, [sp]
  407bf8:	ldp	x19, x20, [sp, #16]
  407bfc:	ldp	x21, x22, [sp, #32]
  407c00:	ldp	x23, x24, [sp, #48]
  407c04:	ldp	x25, x26, [sp, #64]
  407c08:	ldp	x27, x28, [sp, #80]
  407c0c:	add	sp, sp, x12
  407c10:	ret
  407c14:	ldr	x0, [sp, #168]
  407c18:	ldr	x27, [x0, #4128]
  407c1c:	cbz	x27, 407e78 <ferror@plt+0x5848>
  407c20:	mov	w0, #0xffffffff            	// #-1
  407c24:	adrp	x28, 419000 <ferror@plt+0x169d0>
  407c28:	str	w0, [sp, #104]
  407c2c:	adrp	x1, 419000 <ferror@plt+0x169d0>
  407c30:	str	w0, [sp, #112]
  407c34:	add	x1, x1, #0xcb8
  407c38:	str	w0, [sp, #164]
  407c3c:	add	x0, x28, #0xd48
  407c40:	mov	w28, #0x0                   	// #0
  407c44:	str	x0, [sp, #136]
  407c48:	adrp	x0, 419000 <ferror@plt+0x169d0>
  407c4c:	add	x0, x0, #0xcc8
  407c50:	str	x1, [sp, #144]
  407c54:	str	x0, [sp, #152]
  407c58:	b	407cbc <ferror@plt+0x568c>
  407c5c:	cmp	w0, #0x2
  407c60:	b.eq	407d54 <ferror@plt+0x5724>  // b.none
  407c64:	ldr	x2, [x27, #16]
  407c68:	cmp	x23, x2
  407c6c:	b.ls	407c7c <ferror@plt+0x564c>  // b.plast
  407c70:	ldrb	w0, [x25, x2]
  407c74:	cmp	w0, #0x2f
  407c78:	b.eq	407e00 <ferror@plt+0x57d0>  // b.none
  407c7c:	cmp	x21, x2
  407c80:	b.ls	407cb0 <ferror@plt+0x5680>  // b.plast
  407c84:	ldrb	w0, [x26, x2]
  407c88:	cmp	w0, #0x2f
  407c8c:	b.ne	407cb0 <ferror@plt+0x5680>  // b.any
  407c90:	mov	x1, x26
  407c94:	add	x0, x27, #0x18
  407c98:	bl	402330 <memcmp@plt>
  407c9c:	cmp	w0, #0x0
  407ca0:	ldr	w0, [sp, #104]
  407ca4:	csel	w0, w0, w28, ne  // ne = any
  407ca8:	str	w0, [sp, #104]
  407cac:	nop
  407cb0:	ldr	x27, [x27]
  407cb4:	add	w28, w28, #0x1
  407cb8:	cbz	x27, 407d04 <ferror@plt+0x56d4>
  407cbc:	ldr	w0, [x27, #8]
  407cc0:	ldr	x2, [sp, #144]
  407cc4:	cmp	w0, #0x1
  407cc8:	b.eq	407cdc <ferror@plt+0x56ac>  // b.none
  407ccc:	cmp	w0, #0x2
  407cd0:	add	x2, x27, #0x18
  407cd4:	ldr	x0, [sp, #152]
  407cd8:	csel	x2, x0, x2, eq  // eq = none
  407cdc:	ldr	x1, [sp, #136]
  407ce0:	mov	w0, #0x7                   	// #7
  407ce4:	bl	40a228 <ferror@plt+0x7bf8>
  407ce8:	ldr	w0, [x27, #8]
  407cec:	cmp	w0, #0x1
  407cf0:	b.ne	407c5c <ferror@plt+0x562c>  // b.any
  407cf4:	ldr	x27, [x27]
  407cf8:	str	w28, [sp, #164]
  407cfc:	add	w28, w28, #0x1
  407d00:	cbnz	x27, 407cbc <ferror@plt+0x568c>
  407d04:	ldr	w0, [sp, #112]
  407d08:	cmn	w0, #0x1
  407d0c:	ldr	w0, [sp, #104]
  407d10:	b.eq	407e44 <ferror@plt+0x5814>  // b.none
  407d14:	ldr	w1, [sp, #164]
  407d18:	cmn	w0, #0x1
  407d1c:	csel	w0, w0, w1, ne  // ne = any
  407d20:	str	w0, [sp, #104]
  407d24:	ldr	w2, [sp, #164]
  407d28:	adrp	x1, 419000 <ferror@plt+0x169d0>
  407d2c:	ldr	w21, [sp, #104]
  407d30:	add	x1, x1, #0xd58
  407d34:	ldr	w23, [sp, #112]
  407d38:	mov	w0, #0x7                   	// #7
  407d3c:	mov	w3, w21
  407d40:	mov	w4, w23
  407d44:	bl	40a228 <ferror@plt+0x7bf8>
  407d48:	cmp	w21, w23
  407d4c:	b.lt	407ad4 <ferror@plt+0x54a4>  // b.tstop
  407d50:	b	407bd0 <ferror@plt+0x55a0>
  407d54:	ldr	x0, [sp, #168]
  407d58:	ldr	x6, [x0, #4136]
  407d5c:	cbz	x6, 407cb0 <ferror@plt+0x5680>
  407d60:	ldr	x4, [x6, #8]
  407d64:	add	x7, x6, #0x10
  407d68:	ldr	x0, [sp, #128]
  407d6c:	cmp	x0, x4
  407d70:	b.ls	407db0 <ferror@plt+0x5780>  // b.plast
  407d74:	ldrb	w8, [x19, x4]
  407d78:	mov	x2, x4
  407d7c:	mov	x1, x7
  407d80:	mov	x0, x19
  407d84:	cmp	w8, #0x2f
  407d88:	b.ne	407db0 <ferror@plt+0x5780>  // b.any
  407d8c:	stp	x7, x4, [sp, #176]
  407d90:	str	x6, [sp, #192]
  407d94:	bl	402330 <memcmp@plt>
  407d98:	ldp	x7, x4, [sp, #176]
  407d9c:	cmp	w0, #0x0
  407da0:	ldr	w0, [sp, #112]
  407da4:	ldr	x6, [sp, #192]
  407da8:	csel	w0, w0, w28, ne  // ne = any
  407dac:	str	w0, [sp, #112]
  407db0:	ldr	x0, [sp, #120]
  407db4:	cmp	x0, x4
  407db8:	b.ls	407df0 <ferror@plt+0x57c0>  // b.plast
  407dbc:	mov	x2, x4
  407dc0:	ldrb	w4, [x24, x4]
  407dc4:	mov	x1, x7
  407dc8:	mov	x0, x24
  407dcc:	cmp	w4, #0x2f
  407dd0:	b.ne	407df0 <ferror@plt+0x57c0>  // b.any
  407dd4:	str	x6, [sp, #176]
  407dd8:	bl	402330 <memcmp@plt>
  407ddc:	cmp	w0, #0x0
  407de0:	ldr	w0, [sp, #104]
  407de4:	ldr	x6, [sp, #176]
  407de8:	csel	w0, w0, w28, ne  // ne = any
  407dec:	str	w0, [sp, #104]
  407df0:	ldr	x6, [x6]
  407df4:	add	w28, w28, #0x1
  407df8:	cbnz	x6, 407d60 <ferror@plt+0x5730>
  407dfc:	b	407cb0 <ferror@plt+0x5680>
  407e00:	mov	x1, x25
  407e04:	add	x0, x27, #0x18
  407e08:	str	x2, [sp, #176]
  407e0c:	bl	402330 <memcmp@plt>
  407e10:	ldr	x2, [sp, #176]
  407e14:	cbnz	w0, 407c7c <ferror@plt+0x564c>
  407e18:	str	w28, [sp, #112]
  407e1c:	b	407cb0 <ferror@plt+0x5680>
  407e20:	neg	w0, w0
  407e24:	bl	402270 <strerror@plt>
  407e28:	mov	x2, x19
  407e2c:	mov	x3, x0
  407e30:	adrp	x1, 419000 <ferror@plt+0x169d0>
  407e34:	mov	w0, #0x3                   	// #3
  407e38:	add	x1, x1, #0xe00
  407e3c:	bl	40a228 <ferror@plt+0x7bf8>
  407e40:	b	40796c <ferror@plt+0x533c>
  407e44:	cmn	w0, #0x1
  407e48:	b.eq	407e58 <ferror@plt+0x5828>  // b.none
  407e4c:	ldr	w0, [sp, #164]
  407e50:	str	w0, [sp, #112]
  407e54:	b	407d24 <ferror@plt+0x56f4>
  407e58:	ldr	w4, [sp, #164]
  407e5c:	adrp	x1, 419000 <ferror@plt+0x169d0>
  407e60:	add	x1, x1, #0xd58
  407e64:	mov	w3, w4
  407e68:	mov	w2, w4
  407e6c:	mov	w0, #0x7                   	// #7
  407e70:	bl	40a228 <ferror@plt+0x7bf8>
  407e74:	b	407bd0 <ferror@plt+0x55a0>
  407e78:	adrp	x1, 419000 <ferror@plt+0x169d0>
  407e7c:	mov	w4, #0xffffffff            	// #-1
  407e80:	b	407e60 <ferror@plt+0x5830>
  407e84:	mov	x2, x19
  407e88:	adrp	x1, 419000 <ferror@plt+0x169d0>
  407e8c:	mov	w0, #0x3                   	// #3
  407e90:	add	x1, x1, #0xcd8
  407e94:	mov	w21, #0xffffffea            	// #-22
  407e98:	bl	40a228 <ferror@plt+0x7bf8>
  407e9c:	b	40796c <ferror@plt+0x533c>
  407ea0:	stp	x29, x30, [sp, #-256]!
  407ea4:	mov	x29, sp
  407ea8:	stp	x19, x20, [sp, #16]
  407eac:	mov	x20, x1
  407eb0:	stp	x21, x22, [sp, #32]
  407eb4:	mov	x21, x2
  407eb8:	mov	x22, x3
  407ebc:	stp	x23, x24, [sp, #48]
  407ec0:	mov	w23, #0x0                   	// #0
  407ec4:	stp	x25, x26, [sp, #64]
  407ec8:	mov	w25, #0x7562                	// #30050
  407ecc:	movk	w25, #0x6c69, lsl #16
  407ed0:	stp	x27, x28, [sp, #80]
  407ed4:	mov	w27, #0x6f73                	// #28531
  407ed8:	movk	w27, #0x7275, lsl #16
  407edc:	str	x0, [sp, #104]
  407ee0:	mov	x0, x1
  407ee4:	bl	402490 <dirfd@plt>
  407ee8:	str	w0, [sp, #100]
  407eec:	adrp	x1, 419000 <ferror@plt+0x169d0>
  407ef0:	add	x0, x1, #0x7b0
  407ef4:	str	x0, [sp, #120]
  407ef8:	mov	x0, x20
  407efc:	bl	402220 <readdir@plt>
  407f00:	mov	x26, x0
  407f04:	cbz	x0, 408040 <ferror@plt+0x5a10>
  407f08:	ldrb	w0, [x26, #19]
  407f0c:	add	x28, x26, #0x13
  407f10:	cmp	w0, #0x2e
  407f14:	b.eq	408060 <ferror@plt+0x5a30>  // b.none
  407f18:	ldur	w0, [x26, #19]
  407f1c:	cmp	w0, w25
  407f20:	b.eq	408088 <ferror@plt+0x5a58>  // b.none
  407f24:	ldur	w0, [x26, #19]
  407f28:	cmp	w0, w27
  407f2c:	b.eq	4080a0 <ferror@plt+0x5a70>  // b.none
  407f30:	mov	x0, x28
  407f34:	bl	402020 <strlen@plt>
  407f38:	mov	x19, x0
  407f3c:	mov	x0, x22
  407f40:	add	x24, x19, x21
  407f44:	add	x1, x24, #0x2
  407f48:	bl	40b458 <ferror@plt+0x8e28>
  407f4c:	tbnz	w0, #31, 4080d8 <ferror@plt+0x5aa8>
  407f50:	ldr	x0, [x22]
  407f54:	add	x2, x19, #0x1
  407f58:	mov	x1, x28
  407f5c:	str	x0, [sp, #112]
  407f60:	add	x0, x0, x21
  407f64:	bl	401fe0 <memcpy@plt>
  407f68:	ldrb	w0, [x26, #18]
  407f6c:	cmp	w0, #0x8
  407f70:	b.eq	4080f0 <ferror@plt+0x5ac0>  // b.none
  407f74:	cmp	w0, #0x4
  407f78:	b.eq	407fb0 <ferror@plt+0x5980>  // b.none
  407f7c:	ldr	w1, [sp, #100]
  407f80:	add	x3, sp, #0x80
  407f84:	mov	x2, x28
  407f88:	mov	w4, #0x0                   	// #0
  407f8c:	mov	w0, #0x0                   	// #0
  407f90:	bl	402620 <__fxstatat@plt>
  407f94:	tbnz	w0, #31, 408140 <ferror@plt+0x5b10>
  407f98:	ldr	w3, [sp, #144]
  407f9c:	and	w3, w3, #0xf000
  407fa0:	cmp	w3, #0x8, lsl #12
  407fa4:	b.eq	4080f0 <ferror@plt+0x5ac0>  // b.none
  407fa8:	cmp	w3, #0x4, lsl #12
  407fac:	b.ne	40810c <ferror@plt+0x5adc>  // b.any
  407fb0:	ldr	w0, [sp, #100]
  407fb4:	mov	x1, x28
  407fb8:	mov	w2, #0x0                   	// #0
  407fbc:	bl	402550 <openat@plt>
  407fc0:	mov	w19, w0
  407fc4:	tbnz	w0, #31, 408124 <ferror@plt+0x5af4>
  407fc8:	bl	4022c0 <fdopendir@plt>
  407fcc:	mov	x26, x0
  407fd0:	cbz	x0, 40815c <ferror@plt+0x5b2c>
  407fd4:	ldr	x4, [sp, #112]
  407fd8:	add	x2, x24, #0x1
  407fdc:	mov	w0, #0x2f                  	// #47
  407fe0:	mov	x3, x22
  407fe4:	mov	x1, x26
  407fe8:	strb	w0, [x4, x24]
  407fec:	ldr	x0, [sp, #104]
  407ff0:	strb	wzr, [x4, x2]
  407ff4:	bl	407ea0 <ferror@plt+0x5870>
  407ff8:	mov	w23, w0
  407ffc:	mov	x0, x26
  408000:	bl	402260 <closedir@plt>
  408004:	tbz	w23, #31, 407ef8 <ferror@plt+0x58c8>
  408008:	ldr	x19, [sp, #112]
  40800c:	neg	w0, w23
  408010:	mov	w23, #0x0                   	// #0
  408014:	strb	wzr, [x19, x24]
  408018:	bl	402270 <strerror@plt>
  40801c:	mov	x3, x0
  408020:	ldr	x1, [sp, #120]
  408024:	mov	x2, x19
  408028:	mov	w0, #0x3                   	// #3
  40802c:	bl	40a228 <ferror@plt+0x7bf8>
  408030:	mov	x0, x20
  408034:	bl	402220 <readdir@plt>
  408038:	mov	x26, x0
  40803c:	cbnz	x0, 407f08 <ferror@plt+0x58d8>
  408040:	mov	w0, w23
  408044:	ldp	x19, x20, [sp, #16]
  408048:	ldp	x21, x22, [sp, #32]
  40804c:	ldp	x23, x24, [sp, #48]
  408050:	ldp	x25, x26, [sp, #64]
  408054:	ldp	x27, x28, [sp, #80]
  408058:	ldp	x29, x30, [sp], #256
  40805c:	ret
  408060:	ldrb	w0, [x26, #20]
  408064:	cbz	w0, 407ef8 <ferror@plt+0x58c8>
  408068:	cmp	w0, #0x2e
  40806c:	b.ne	407f18 <ferror@plt+0x58e8>  // b.any
  408070:	ldrb	w0, [x26, #21]
  408074:	cbz	w0, 407ef8 <ferror@plt+0x58c8>
  408078:	ldur	w0, [x26, #19]
  40807c:	cmp	w0, w25
  408080:	b.ne	407f24 <ferror@plt+0x58f4>  // b.any
  408084:	nop
  408088:	ldrh	w0, [x28, #4]
  40808c:	cmp	w0, #0x64
  408090:	b.eq	407ef8 <ferror@plt+0x58c8>  // b.none
  408094:	ldur	w0, [x26, #19]
  408098:	cmp	w0, w27
  40809c:	b.ne	407f30 <ferror@plt+0x5900>  // b.any
  4080a0:	ldrh	w1, [x28, #4]
  4080a4:	mov	w0, #0x6563                	// #25955
  4080a8:	cmp	w1, w0
  4080ac:	b.ne	407f30 <ferror@plt+0x5900>  // b.any
  4080b0:	ldrb	w0, [x28, #6]
  4080b4:	cbz	w0, 407ef8 <ferror@plt+0x58c8>
  4080b8:	mov	x0, x28
  4080bc:	bl	402020 <strlen@plt>
  4080c0:	mov	x19, x0
  4080c4:	mov	x0, x22
  4080c8:	add	x24, x19, x21
  4080cc:	add	x1, x24, #0x2
  4080d0:	bl	40b458 <ferror@plt+0x8e28>
  4080d4:	tbz	w0, #31, 407f50 <ferror@plt+0x5920>
  4080d8:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4080dc:	mov	w0, #0x3                   	// #3
  4080e0:	add	x1, x1, #0xe40
  4080e4:	mov	w23, #0xfffffff4            	// #-12
  4080e8:	bl	40a228 <ferror@plt+0x7bf8>
  4080ec:	b	407ef8 <ferror@plt+0x58c8>
  4080f0:	ldp	x0, x3, [sp, #104]
  4080f4:	mov	x2, x19
  4080f8:	mov	x1, x21
  4080fc:	bl	407930 <ferror@plt+0x5300>
  408100:	mov	w23, w0
  408104:	tbz	w23, #31, 407ef8 <ferror@plt+0x58c8>
  408108:	b	408008 <ferror@plt+0x59d8>
  40810c:	ldr	x2, [sp, #112]
  408110:	adrp	x1, 419000 <ferror@plt+0x169d0>
  408114:	mov	w0, #0x3                   	// #3
  408118:	add	x1, x1, #0x790
  40811c:	bl	40a228 <ferror@plt+0x7bf8>
  408120:	b	407ef8 <ferror@plt+0x58c8>
  408124:	ldr	w2, [sp, #100]
  408128:	mov	x3, x28
  40812c:	adrp	x1, 419000 <ferror@plt+0x169d0>
  408130:	mov	w0, #0x3                   	// #3
  408134:	add	x1, x1, #0x738
  408138:	bl	40a228 <ferror@plt+0x7bf8>
  40813c:	b	407ef8 <ferror@plt+0x58c8>
  408140:	ldr	w2, [sp, #100]
  408144:	mov	x3, x28
  408148:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40814c:	mov	w0, #0x3                   	// #3
  408150:	add	x1, x1, #0x700
  408154:	bl	40a228 <ferror@plt+0x7bf8>
  408158:	b	407ef8 <ferror@plt+0x58c8>
  40815c:	mov	w2, w19
  408160:	adrp	x1, 419000 <ferror@plt+0x169d0>
  408164:	add	x1, x1, #0x758
  408168:	mov	w0, #0x3                   	// #3
  40816c:	bl	40a228 <ferror@plt+0x7bf8>
  408170:	mov	w0, w19
  408174:	bl	402280 <close@plt>
  408178:	b	407ef8 <ferror@plt+0x58c8>
  40817c:	nop
  408180:	stp	x29, x30, [sp, #-352]!
  408184:	mov	x29, sp
  408188:	add	x2, sp, #0x60
  40818c:	stp	x19, x20, [sp, #16]
  408190:	mov	x19, x1
  408194:	stp	x23, x24, [sp, #48]
  408198:	mov	x24, x0
  40819c:	mov	x0, x1
  4081a0:	mov	x1, #0x100                 	// #256
  4081a4:	stp	x21, x22, [sp, #32]
  4081a8:	stp	x2, x1, [sp, #72]
  4081ac:	strb	wzr, [sp, #88]
  4081b0:	bl	4020d0 <opendir@plt>
  4081b4:	cbz	x0, 408244 <ferror@plt+0x5c14>
  4081b8:	mov	x20, x0
  4081bc:	add	x23, sp, #0x48
  4081c0:	mov	x0, x19
  4081c4:	bl	402020 <strlen@plt>
  4081c8:	mov	x21, x0
  4081cc:	mov	w22, #0xfffffff4            	// #-12
  4081d0:	mov	x0, x23
  4081d4:	add	x1, x21, #0x2
  4081d8:	bl	40b458 <ferror@plt+0x8e28>
  4081dc:	tbnz	w0, #31, 40821c <ferror@plt+0x5bec>
  4081e0:	ldr	x4, [sp, #72]
  4081e4:	mov	x1, x19
  4081e8:	mov	x2, x21
  4081ec:	mov	x0, x4
  4081f0:	bl	401fe0 <memcpy@plt>
  4081f4:	mov	x4, x0
  4081f8:	add	x2, x21, #0x1
  4081fc:	mov	w0, #0x2f                  	// #47
  408200:	mov	x3, x23
  408204:	mov	x1, x20
  408208:	strb	w0, [x4, x21]
  40820c:	mov	x0, x24
  408210:	strb	wzr, [x4, x2]
  408214:	bl	407ea0 <ferror@plt+0x5870>
  408218:	mov	w22, w0
  40821c:	mov	x0, x20
  408220:	bl	402260 <closedir@plt>
  408224:	mov	x0, x23
  408228:	bl	40b4f0 <ferror@plt+0x8ec0>
  40822c:	mov	w0, w22
  408230:	ldp	x19, x20, [sp, #16]
  408234:	ldp	x21, x22, [sp, #32]
  408238:	ldp	x23, x24, [sp, #48]
  40823c:	ldp	x29, x30, [sp], #352
  408240:	ret
  408244:	bl	402580 <__errno_location@plt>
  408248:	mov	x3, x0
  40824c:	mov	x2, x19
  408250:	adrp	x1, 419000 <ferror@plt+0x169d0>
  408254:	add	x1, x1, #0xbf8
  408258:	add	x23, sp, #0x48
  40825c:	ldr	w22, [x3]
  408260:	mov	w0, #0x3                   	// #3
  408264:	bl	40a228 <ferror@plt+0x7bf8>
  408268:	mov	x0, x23
  40826c:	neg	w22, w22
  408270:	bl	40b4f0 <ferror@plt+0x8ec0>
  408274:	mov	w0, w22
  408278:	ldp	x19, x20, [sp, #16]
  40827c:	ldp	x21, x22, [sp, #32]
  408280:	ldp	x23, x24, [sp, #48]
  408284:	ldp	x29, x30, [sp], #352
  408288:	ret
  40828c:	nop
  408290:	mov	x12, #0x3b60                	// #15200
  408294:	sub	sp, sp, x12
  408298:	mov	x2, #0x1030                	// #4144
  40829c:	stp	x29, x30, [sp]
  4082a0:	mov	x29, sp
  4082a4:	stp	x19, x20, [sp, #16]
  4082a8:	mov	x20, x1
  4082ac:	mov	w1, #0x0                   	// #0
  4082b0:	stp	x21, x22, [sp, #32]
  4082b4:	mov	w21, w0
  4082b8:	adrp	x22, 41a000 <ferror@plt+0x179d0>
  4082bc:	add	x0, sp, #0x330
  4082c0:	add	x22, x22, #0xd98
  4082c4:	stp	x23, x24, [sp, #48]
  4082c8:	adrp	x24, 41a000 <ferror@plt+0x179d0>
  4082cc:	adrp	x23, 41a000 <ferror@plt+0x179d0>
  4082d0:	add	x24, x24, #0xff8
  4082d4:	add	x23, x23, #0xb70
  4082d8:	stp	x25, x26, [sp, #64]
  4082dc:	mov	w26, #0x0                   	// #0
  4082e0:	mov	w25, #0x0                   	// #0
  4082e4:	stp	x27, x28, [sp, #80]
  4082e8:	mov	x28, #0x0                   	// #0
  4082ec:	mov	x27, #0x0                   	// #0
  4082f0:	str	xzr, [sp, #200]
  4082f4:	bl	4021e0 <memset@plt>
  4082f8:	adrp	x0, 419000 <ferror@plt+0x169d0>
  4082fc:	add	x0, x0, #0xeb8
  408300:	str	wzr, [sp, #104]
  408304:	stp	xzr, xzr, [sp, #112]
  408308:	stp	xzr, x0, [sp, #128]
  40830c:	stp	xzr, xzr, [sp, #224]
  408310:	stp	xzr, xzr, [sp, #240]
  408314:	stp	xzr, xzr, [sp, #256]
  408318:	stp	xzr, xzr, [sp, #272]
  40831c:	str	xzr, [sp, #288]
  408320:	mov	x7, #0x1360                	// #4960
  408324:	mov	x3, x22
  408328:	add	x4, sp, x7
  40832c:	mov	x2, x24
  408330:	mov	x1, x20
  408334:	mov	w0, w21
  408338:	str	wzr, [sp, #4960]
  40833c:	bl	402350 <getopt_long@plt>
  408340:	mov	w19, w0
  408344:	cmn	w0, #0x1
  408348:	b.eq	408594 <ferror@plt+0x5f64>  // b.none
  40834c:	sub	w0, w0, #0x3f
  408350:	cmp	w0, #0x38
  408354:	b.hi	408534 <ferror@plt+0x5f04>  // b.pmore
  408358:	ldrh	w0, [x23, w0, uxtw #1]
  40835c:	adr	x1, 408368 <ferror@plt+0x5d38>
  408360:	add	x0, x1, w0, sxth #2
  408364:	br	x0
  408368:	mov	w25, #0x1                   	// #1
  40836c:	b	408320 <ferror@plt+0x5cf0>
  408370:	mov	w26, #0x1                   	// #1
  408374:	b	408320 <ferror@plt+0x5cf0>
  408378:	bl	402580 <__errno_location@plt>
  40837c:	mov	x3, x0
  408380:	ldr	x2, [sp, #120]
  408384:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  408388:	ldr	w23, [x3]
  40838c:	add	x1, x1, #0x360
  408390:	mov	w0, #0x7                   	// #7
  408394:	bl	40a228 <ferror@plt+0x7bf8>
  408398:	cmp	w23, #0x0
  40839c:	b.le	408848 <ferror@plt+0x6218>
  4083a0:	mov	w0, w23
  4083a4:	bl	402270 <strerror@plt>
  4083a8:	ldr	x2, [sp, #120]
  4083ac:	mov	x3, x0
  4083b0:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  4083b4:	mov	w0, #0x2                   	// #2
  4083b8:	add	x1, x1, #0x3e0
  4083bc:	bl	40a228 <ferror@plt+0x7bf8>
  4083c0:	add	x0, sp, #0x330
  4083c4:	mov	w20, #0x1                   	// #1
  4083c8:	bl	405730 <ferror@plt+0x3100>
  4083cc:	mov	x0, x28
  4083d0:	bl	4023e0 <free@plt>
  4083d4:	mov	x0, x27
  4083d8:	bl	4023e0 <free@plt>
  4083dc:	mov	w0, w20
  4083e0:	mov	x12, #0x3b60                	// #15200
  4083e4:	ldp	x29, x30, [sp]
  4083e8:	ldp	x19, x20, [sp, #16]
  4083ec:	ldp	x21, x22, [sp, #32]
  4083f0:	ldp	x23, x24, [sp, #48]
  4083f4:	ldp	x25, x26, [sp, #64]
  4083f8:	ldp	x27, x28, [sp, #80]
  4083fc:	add	sp, sp, x12
  408400:	ret
  408404:	mov	x3, #0x1060                	// #4192
  408408:	add	x1, sp, x3
  40840c:	mov	w0, #0x1                   	// #1
  408410:	strb	w0, [x1, #739]
  408414:	b	408320 <ferror@plt+0x5cf0>
  408418:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  40841c:	ldr	w0, [x1, #864]
  408420:	add	w0, w0, #0x1
  408424:	str	w0, [x1, #864]
  408428:	b	408320 <ferror@plt+0x5cf0>
  40842c:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  408430:	ldr	x0, [x0, #928]
  408434:	str	x0, [sp, #112]
  408438:	b	408320 <ferror@plt+0x5cf0>
  40843c:	ldr	w0, [sp, #4960]
  408440:	cmp	w0, #0x0
  408444:	b.le	408580 <ferror@plt+0x5f50>
  408448:	sbfiz	x2, x0, #5, #32
  40844c:	adrp	x1, 419000 <ferror@plt+0x169d0>
  408450:	mov	w0, #0x4                   	// #4
  408454:	add	x1, x1, #0xe98
  408458:	ldr	x2, [x22, x2]
  40845c:	bl	40a228 <ferror@plt+0x7bf8>
  408460:	b	408320 <ferror@plt+0x5cf0>
  408464:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  408468:	adrp	x0, 419000 <ferror@plt+0x169d0>
  40846c:	mov	w20, #0x0                   	// #0
  408470:	add	x0, x0, #0xed8
  408474:	ldr	x1, [x1, #936]
  408478:	bl	402560 <printf@plt>
  40847c:	b	4083cc <ferror@plt+0x5d9c>
  408480:	mov	x5, #0x1060                	// #4192
  408484:	add	x1, sp, x5
  408488:	mov	w0, #0x1                   	// #1
  40848c:	strb	w0, [x1, #738]
  408490:	b	408320 <ferror@plt+0x5cf0>
  408494:	cbz	x27, 4084a0 <ferror@plt+0x5e70>
  408498:	mov	x0, x27
  40849c:	bl	4023e0 <free@plt>
  4084a0:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  4084a4:	ldr	x0, [x0, #912]
  4084a8:	bl	40baf8 <ferror@plt+0x94c8>
  4084ac:	mov	x27, x0
  4084b0:	b	408320 <ferror@plt+0x5cf0>
  4084b4:	adrp	x0, 417000 <ferror@plt+0x149d0>
  4084b8:	add	x0, x0, #0x530
  4084bc:	bl	402310 <puts@plt>
  4084c0:	mov	w20, #0x0                   	// #0
  4084c4:	adrp	x0, 417000 <ferror@plt+0x149d0>
  4084c8:	add	x0, x0, #0x540
  4084cc:	bl	402310 <puts@plt>
  4084d0:	b	4083cc <ferror@plt+0x5d9c>
  4084d4:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  4084d8:	mov	x6, #0x1060                	// #4192
  4084dc:	add	x2, sp, x6
  4084e0:	mov	w1, #0x1                   	// #1
  4084e4:	ldr	x0, [x0, #912]
  4084e8:	str	x0, [sp, #120]
  4084ec:	strb	w1, [x2, #737]
  4084f0:	b	408320 <ferror@plt+0x5cf0>
  4084f4:	ldr	w0, [sp, #104]
  4084f8:	add	w19, w0, #0x2
  4084fc:	mov	x0, x28
  408500:	sbfiz	x19, x19, #3, #32
  408504:	mov	x1, x19
  408508:	bl	402230 <realloc@plt>
  40850c:	cbz	x0, 40a0d4 <ferror@plt+0x7aa4>
  408510:	add	x19, x0, x19
  408514:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  408518:	ldr	w2, [sp, #104]
  40851c:	mov	x28, x0
  408520:	ldr	x0, [x1, #912]
  408524:	add	w2, w2, #0x1
  408528:	stp	x0, xzr, [x19, #-16]
  40852c:	str	w2, [sp, #104]
  408530:	b	408320 <ferror@plt+0x5cf0>
  408534:	mov	w2, w19
  408538:	adrp	x1, 417000 <ferror@plt+0x149d0>
  40853c:	mov	w0, #0x3                   	// #3
  408540:	add	x1, x1, #0x928
  408544:	bl	40a228 <ferror@plt+0x7bf8>
  408548:	b	4083c0 <ferror@plt+0x5d90>
  40854c:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  408550:	ldr	x0, [x0, #912]
  408554:	ldrb	w1, [x0, #1]
  408558:	cbnz	w1, 409958 <ferror@plt+0x7328>
  40855c:	mov	x4, #0x1060                	// #4192
  408560:	add	x1, sp, x4
  408564:	ldrb	w0, [x0]
  408568:	strb	w0, [x1, #736]
  40856c:	b	408320 <ferror@plt+0x5cf0>
  408570:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  408574:	ldr	x0, [x0, #912]
  408578:	str	x0, [sp, #128]
  40857c:	b	408320 <ferror@plt+0x5cf0>
  408580:	ldr	x1, [sp, #136]
  408584:	mov	w2, w19
  408588:	mov	w0, #0x4                   	// #4
  40858c:	bl	40a228 <ferror@plt+0x7bf8>
  408590:	b	408320 <ferror@plt+0x5cf0>
  408594:	adrp	x24, 432000 <ferror@plt+0x2f9d0>
  408598:	ldr	w0, [x24, #920]
  40859c:	cmp	w0, w21
  4085a0:	b.lt	4088d4 <ferror@plt+0x62a4>  // b.tstop
  4085a4:	add	x0, sp, #0x1a8
  4085a8:	bl	402590 <uname@plt>
  4085ac:	tbnz	w0, #31, 4098f0 <ferror@plt+0x72c0>
  4085b0:	add	x4, sp, #0x22a
  4085b4:	str	x4, [sp, #816]
  4085b8:	cmp	x27, #0x0
  4085bc:	add	x22, sp, #0x338
  4085c0:	adrp	x3, 41b000 <ferror@plt+0x189d0>
  4085c4:	add	x3, x3, #0x340
  4085c8:	csel	x3, x3, x27, eq  // eq = none
  4085cc:	mov	x1, #0x1000                	// #4096
  4085d0:	mov	x0, x22
  4085d4:	adrp	x2, 418000 <ferror@plt+0x159d0>
  4085d8:	add	x2, x2, #0x178
  4085dc:	bl	402150 <snprintf@plt>
  4085e0:	ldr	w1, [x24, #920]
  4085e4:	sxtw	x0, w0
  4085e8:	str	x0, [sp, #4920]
  4085ec:	cmp	w1, w21
  4085f0:	csinc	w25, w25, wzr, ne  // ne = any
  4085f4:	cbz	w26, 408910 <ferror@plt+0x62e0>
  4085f8:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  4085fc:	ldr	x1, [sp, #112]
  408600:	ldr	x0, [x0, #928]
  408604:	cmp	x0, x1
  408608:	b.eq	408918 <ferror@plt+0x62e8>  // b.none
  40860c:	mov	x0, x22
  408610:	bl	4020d0 <opendir@plt>
  408614:	mov	x23, x0
  408618:	cbz	x0, 409930 <ferror@plt+0x7300>
  40861c:	bl	402490 <dirfd@plt>
  408620:	mov	w1, w0
  408624:	adrp	x2, 41a000 <ferror@plt+0x179d0>
  408628:	add	x3, sp, #0x128
  40862c:	add	x2, x2, #0x2e8
  408630:	mov	w4, #0x0                   	// #0
  408634:	mov	w0, #0x0                   	// #0
  408638:	bl	402620 <__fxstatat@plt>
  40863c:	cbnz	w0, 409028 <ferror@plt+0x69f8>
  408640:	mov	x0, x22
  408644:	bl	402020 <strlen@plt>
  408648:	mov	x30, #0x1360                	// #4960
  40864c:	mov	x1, x22
  408650:	mov	x22, x0
  408654:	add	x0, sp, x30
  408658:	mov	x2, x22
  40865c:	bl	401fe0 <memcpy@plt>
  408660:	mov	x0, #0x1360                	// #4960
  408664:	add	x3, sp, x0
  408668:	ldr	x1, [sp, #384]
  40866c:	add	x2, x22, #0x1
  408670:	mov	w0, #0x2f                  	// #47
  408674:	strb	w0, [x3, x22]
  408678:	mov	x0, x23
  40867c:	strb	wzr, [x3, x2]
  408680:	bl	405868 <ferror@plt+0x3238>
  408684:	mov	w22, w0
  408688:	mov	x0, x23
  40868c:	bl	402260 <closedir@plt>
  408690:	cmp	w22, #0x1
  408694:	b.eq	408918 <ferror@plt+0x62e8>  // b.none
  408698:	add	x22, sp, #0x338
  40869c:	add	x1, sp, #0xc8
  4086a0:	mov	x0, x22
  4086a4:	bl	40c2f0 <ferror@plt+0x9cc0>
  4086a8:	mov	x23, x0
  4086ac:	cbz	x0, 4092c8 <ferror@plt+0x6c98>
  4086b0:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  4086b4:	add	x22, sp, #0xe0
  4086b8:	ldr	w1, [x1, #864]
  4086bc:	bl	40a360 <ferror@plt+0x7d30>
  4086c0:	add	x0, sp, #0x330
  4086c4:	mov	x1, #0x80                  	// #128
  4086c8:	stp	x0, x23, [sp, #224]
  4086cc:	add	x0, x22, #0x10
  4086d0:	bl	40a908 <ferror@plt+0x82d8>
  4086d4:	mov	x1, #0x0                   	// #0
  4086d8:	mov	w0, #0x200                 	// #512
  4086dc:	bl	40aa30 <ferror@plt+0x8400>
  4086e0:	str	x0, [sp, #272]
  4086e4:	cbz	x0, 408ab4 <ferror@plt+0x6484>
  4086e8:	mov	x1, #0x0                   	// #0
  4086ec:	mov	w0, #0x200                 	// #512
  4086f0:	bl	40aa30 <ferror@plt+0x8400>
  4086f4:	str	x0, [sp, #280]
  4086f8:	cbz	x0, 4092e0 <ferror@plt+0x6cb0>
  4086fc:	adrp	x1, 405000 <ferror@plt+0x29d0>
  408700:	mov	w0, #0x800                 	// #2048
  408704:	add	x1, x1, #0x7a8
  408708:	bl	40aa30 <ferror@plt+0x8400>
  40870c:	str	x0, [sp, #288]
  408710:	cbz	x0, 409aac <ferror@plt+0x747c>
  408714:	ldr	x0, [sp, #120]
  408718:	cbz	x0, 408934 <ferror@plt+0x6304>
  40871c:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  408720:	add	x1, x1, #0x158
  408724:	bl	402190 <fopen@plt>
  408728:	str	x0, [sp, #136]
  40872c:	cbz	x0, 408378 <ferror@plt+0x5d48>
  408730:	ldr	x2, [sp, #120]
  408734:	mov	w0, #0x7                   	// #7
  408738:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40873c:	adrp	x23, 41a000 <ferror@plt+0x179d0>
  408740:	add	x1, x1, #0x378
  408744:	add	x23, x23, #0x390
  408748:	str	wzr, [sp, #104]
  40874c:	bl	40a228 <ferror@plt+0x7bf8>
  408750:	adrp	x0, 41a000 <ferror@plt+0x179d0>
  408754:	add	x0, x0, #0x398
  408758:	str	x0, [sp, #144]
  40875c:	nop
  408760:	ldr	x2, [sp, #136]
  408764:	mov	x18, #0x1360                	// #4960
  408768:	mov	w1, #0x2800                	// #10240
  40876c:	add	x0, sp, x18
  408770:	bl	4025f0 <fgets@plt>
  408774:	cbz	x0, 408824 <ferror@plt+0x61f4>
  408778:	mov	x1, x23
  40877c:	mov	x25, #0x1360                	// #4960
  408780:	add	x0, sp, x25
  408784:	bl	402010 <strtok@plt>
  408788:	mov	x1, x23
  40878c:	mov	x25, x0
  408790:	mov	x0, #0x0                   	// #0
  408794:	bl	402010 <strtok@plt>
  408798:	mov	x1, x23
  40879c:	str	x0, [sp, #128]
  4087a0:	mov	x0, #0x0                   	// #0
  4087a4:	bl	402010 <strtok@plt>
  4087a8:	ldr	w2, [sp, #104]
  4087ac:	cmp	x25, #0x0
  4087b0:	ldr	x1, [sp, #128]
  4087b4:	add	w2, w2, #0x1
  4087b8:	str	w2, [sp, #104]
  4087bc:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4087c0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4087c4:	b.eq	408760 <ferror@plt+0x6130>  // b.none
  4087c8:	ldr	x1, [sp, #144]
  4087cc:	bl	402370 <strcmp@plt>
  4087d0:	cbnz	w0, 408760 <ferror@plt+0x6130>
  4087d4:	add	x1, sp, #0x128
  4087d8:	mov	x0, x25
  4087dc:	mov	w2, #0x10                  	// #16
  4087e0:	bl	402420 <strtoull@plt>
  4087e4:	ldr	x1, [sp, #296]
  4087e8:	mov	x4, x0
  4087ec:	ldrb	w0, [x1]
  4087f0:	cbnz	w0, 408e7c <ferror@plt+0x684c>
  4087f4:	ldr	x2, [sp, #128]
  4087f8:	add	x1, x22, #0x40
  4087fc:	mov	x0, x22
  408800:	mov	x5, #0x0                   	// #0
  408804:	mov	w3, #0x0                   	// #0
  408808:	bl	406fd0 <ferror@plt+0x49a0>
  40880c:	ldr	x2, [sp, #136]
  408810:	mov	x18, #0x1360                	// #4960
  408814:	mov	w1, #0x2800                	// #10240
  408818:	add	x0, sp, x18
  40881c:	bl	4025f0 <fgets@plt>
  408820:	cbnz	x0, 408778 <ferror@plt+0x6148>
  408824:	mov	x0, x22
  408828:	bl	4070e0 <ferror@plt+0x4ab0>
  40882c:	ldr	x2, [sp, #120]
  408830:	mov	w0, #0x7                   	// #7
  408834:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  408838:	add	x1, x1, #0x3c8
  40883c:	bl	40a228 <ferror@plt+0x7bf8>
  408840:	ldr	x0, [sp, #136]
  408844:	bl	402160 <fclose@plt>
  408848:	cbnz	w26, 408e9c <ferror@plt+0x686c>
  40884c:	ldr	w0, [x24, #920]
  408850:	cmp	w21, w0
  408854:	b.le	408c78 <ferror@plt+0x6648>
  408858:	sxtw	x24, w0
  40885c:	mvn	w0, w0
  408860:	add	w21, w0, w21
  408864:	add	x23, x24, #0x1
  408868:	add	x23, x21, x23
  40886c:	b	4088a4 <ferror@plt+0x6274>
  408870:	ldr	x0, [sp, #232]
  408874:	mov	x2, #0x1360                	// #4960
  408878:	mov	x1, x21
  40887c:	add	x2, sp, x2
  408880:	bl	410ce8 <ferror@plt+0xe6b8>
  408884:	tbnz	w0, #31, 40996c <ferror@plt+0x733c>
  408888:	ldr	x1, [sp, #4960]
  40888c:	mov	x0, x22
  408890:	bl	406168 <ferror@plt+0x3b38>
  408894:	tbnz	w0, #31, 409990 <ferror@plt+0x7360>
  408898:	add	x24, x24, #0x1
  40889c:	cmp	x23, x24
  4088a0:	b.eq	408c78 <ferror@plt+0x6648>  // b.none
  4088a4:	ldr	x21, [x20, x24, lsl #3]
  4088a8:	ldrb	w0, [x21]
  4088ac:	cmp	w0, #0x2f
  4088b0:	b.eq	408870 <ferror@plt+0x6240>  // b.none
  4088b4:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  4088b8:	mov	x2, x21
  4088bc:	add	x1, x1, #0x6d0
  4088c0:	mov	w0, #0x2                   	// #2
  4088c4:	bl	40a228 <ferror@plt+0x7bf8>
  4088c8:	mov	x0, x22
  4088cc:	bl	405de8 <ferror@plt+0x37b8>
  4088d0:	b	4083c0 <ferror@plt+0x5d90>
  4088d4:	ldr	x0, [x20, w0, sxtw #3]
  4088d8:	mov	x2, #0x1360                	// #4960
  4088dc:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  4088e0:	add	x3, sp, x2
  4088e4:	add	x1, x1, #0x2b0
  4088e8:	add	x2, sp, #0x1a8
  4088ec:	bl	4024f0 <__isoc99_sscanf@plt>
  4088f0:	cmp	w0, #0x2
  4088f4:	b.ne	408a98 <ferror@plt+0x6468>  // b.any
  4088f8:	ldr	w0, [x24, #920]
  4088fc:	add	w1, w0, #0x1
  408900:	ldr	x4, [x20, w0, sxtw #3]
  408904:	str	w1, [x24, #920]
  408908:	str	x4, [sp, #816]
  40890c:	b	4085b8 <ferror@plt+0x5f88>
  408910:	mov	w26, w25
  408914:	b	408698 <ferror@plt+0x6068>
  408918:	add	x22, sp, #0xe0
  40891c:	mov	w20, #0x0                   	// #0
  408920:	mov	x0, x22
  408924:	bl	405de8 <ferror@plt+0x37b8>
  408928:	add	x0, sp, #0x330
  40892c:	bl	405730 <ferror@plt+0x3100>
  408930:	b	4083cc <ferror@plt+0x5d9c>
  408934:	ldr	x0, [sp, #128]
  408938:	cbz	x0, 4098ac <ferror@plt+0x727c>
  40893c:	adrp	x2, 41a000 <ferror@plt+0x179d0>
  408940:	add	x2, x2, #0xb58
  408944:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  408948:	add	x1, x1, #0x158
  40894c:	ldr	x3, [x2]
  408950:	str	x3, [sp, #296]
  408954:	ldur	w2, [x2, #7]
  408958:	add	x3, sp, #0x200
  40895c:	stur	w2, [x3, #-209]
  408960:	bl	402190 <fopen@plt>
  408964:	mov	x25, x0
  408968:	cbz	x0, 409adc <ferror@plt+0x74ac>
  40896c:	ldr	x2, [sp, #128]
  408970:	mov	w0, #0x7                   	// #7
  408974:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  408978:	add	x1, x1, #0x418
  40897c:	mov	w23, #0x0                   	// #0
  408980:	bl	40a228 <ferror@plt+0x7bf8>
  408984:	adrp	x0, 41a000 <ferror@plt+0x179d0>
  408988:	add	x0, x0, #0x430
  40898c:	str	x0, [sp, #120]
  408990:	mov	x15, #0x1360                	// #4960
  408994:	mov	x2, x25
  408998:	add	x0, sp, x15
  40899c:	mov	w1, #0x2800                	// #10240
  4089a0:	bl	4025f0 <fgets@plt>
  4089a4:	cbz	x0, 408a54 <ferror@plt+0x6424>
  4089a8:	mov	x17, #0x1360                	// #4960
  4089ac:	mov	w1, #0x20                  	// #32
  4089b0:	add	x0, sp, x17
  4089b4:	add	w23, w23, #0x1
  4089b8:	bl	402410 <strchr@plt>
  4089bc:	cbz	x0, 408a7c <ferror@plt+0x644c>
  4089c0:	add	x0, x0, #0x1
  4089c4:	mov	w1, #0x20                  	// #32
  4089c8:	bl	402410 <strchr@plt>
  4089cc:	cbz	x0, 408a7c <ferror@plt+0x644c>
  4089d0:	ldr	x3, [sp, #224]
  4089d4:	add	x1, sp, #0x128
  4089d8:	ldrb	w4, [x0, #1]
  4089dc:	mov	x2, #0xa                   	// #10
  4089e0:	add	x3, x3, #0x1, lsl #12
  4089e4:	ldrb	w3, [x3, #16]
  4089e8:	cmp	w4, w3
  4089ec:	cinc	x3, x0, eq  // eq = none
  4089f0:	add	x3, x3, #0x1
  4089f4:	str	x3, [sp, #104]
  4089f8:	mov	x0, x3
  4089fc:	bl	4021c0 <strncmp@plt>
  408a00:	cbnz	w0, 408990 <ferror@plt+0x6360>
  408a04:	ldr	x3, [sp, #104]
  408a08:	mov	w1, #0xa                   	// #10
  408a0c:	mov	x0, x3
  408a10:	bl	402410 <strchr@plt>
  408a14:	ldr	x3, [sp, #104]
  408a18:	cbz	x0, 408a20 <ferror@plt+0x63f0>
  408a1c:	strb	wzr, [x0]
  408a20:	add	x2, x3, #0xa
  408a24:	add	x1, x22, #0x40
  408a28:	mov	x0, x22
  408a2c:	mov	x5, #0x0                   	// #0
  408a30:	mov	x4, #0x0                   	// #0
  408a34:	mov	w3, #0x1                   	// #1
  408a38:	bl	406fd0 <ferror@plt+0x49a0>
  408a3c:	mov	x15, #0x1360                	// #4960
  408a40:	mov	x2, x25
  408a44:	add	x0, sp, x15
  408a48:	mov	w1, #0x2800                	// #10240
  408a4c:	bl	4025f0 <fgets@plt>
  408a50:	cbnz	x0, 4089a8 <ferror@plt+0x6378>
  408a54:	mov	x0, x22
  408a58:	bl	4070e0 <ferror@plt+0x4ab0>
  408a5c:	ldr	x2, [sp, #128]
  408a60:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  408a64:	add	x1, x1, #0x450
  408a68:	mov	w0, #0x7                   	// #7
  408a6c:	bl	40a228 <ferror@plt+0x7bf8>
  408a70:	mov	x0, x25
  408a74:	bl	402160 <fclose@plt>
  408a78:	b	408848 <ferror@plt+0x6218>
  408a7c:	ldp	x1, x2, [sp, #120]
  408a80:	mov	x16, #0x1360                	// #4960
  408a84:	mov	w3, w23
  408a88:	add	x4, sp, x16
  408a8c:	mov	w0, #0x3                   	// #3
  408a90:	bl	40a228 <ferror@plt+0x7bf8>
  408a94:	b	408990 <ferror@plt+0x6360>
  408a98:	ldrsw	x2, [x24, #920]
  408a9c:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  408aa0:	mov	w0, #0x3                   	// #3
  408aa4:	add	x1, x1, #0x2b8
  408aa8:	ldr	x2, [x20, x2, lsl #3]
  408aac:	bl	40a228 <ferror@plt+0x7bf8>
  408ab0:	b	4083c0 <ferror@plt+0x5d90>
  408ab4:	bl	402580 <__errno_location@plt>
  408ab8:	ldr	w25, [x0]
  408abc:	neg	w25, w25
  408ac0:	tbz	w25, #31, 408714 <ferror@plt+0x60e4>
  408ac4:	neg	w0, w25
  408ac8:	bl	402270 <strerror@plt>
  408acc:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  408ad0:	mov	x2, x0
  408ad4:	add	x1, x1, #0x348
  408ad8:	mov	w0, #0x2                   	// #2
  408adc:	bl	40a228 <ferror@plt+0x7bf8>
  408ae0:	mov	x0, x23
  408ae4:	bl	40cd80 <ferror@plt+0xa750>
  408ae8:	b	4083c0 <ferror@plt+0x5d90>
  408aec:	ldr	x0, [sp, #208]
  408af0:	cbz	x0, 408c34 <ferror@plt+0x6604>
  408af4:	mov	x11, #0x1350                	// #4944
  408af8:	add	x25, sp, x11
  408afc:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  408b00:	add	x0, x1, #0x158
  408b04:	str	xzr, [sp, #104]
  408b08:	str	x0, [sp, #152]
  408b0c:	nop
  408b10:	adrp	x2, 41a000 <ferror@plt+0x179d0>
  408b14:	add	x21, x2, #0x568
  408b18:	ldr	x2, [sp, #104]
  408b1c:	ldr	x0, [sp, #216]
  408b20:	ldr	x1, [sp, #152]
  408b24:	ldr	x0, [x0, x2, lsl #3]
  408b28:	str	x0, [sp, #128]
  408b2c:	str	wzr, [sp, #296]
  408b30:	add	x0, x0, #0x18
  408b34:	str	x0, [sp, #120]
  408b38:	bl	402190 <fopen@plt>
  408b3c:	mov	x23, x0
  408b40:	cbnz	x0, 408bf8 <ferror@plt+0x65c8>
  408b44:	b	409894 <ferror@plt+0x7264>
  408b48:	ldrb	w1, [x20]
  408b4c:	cmp	w1, #0x23
  408b50:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  408b54:	b.eq	408bf0 <ferror@plt+0x65c0>  // b.none
  408b58:	mov	x10, #0x1360                	// #4960
  408b5c:	mov	x1, x21
  408b60:	add	x2, sp, x10
  408b64:	bl	402180 <strtok_r@plt>
  408b68:	mov	x26, x0
  408b6c:	cbz	x0, 408bf0 <ferror@plt+0x65c0>
  408b70:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  408b74:	add	x1, x1, #0x570
  408b78:	bl	402370 <strcmp@plt>
  408b7c:	cbz	w0, 409060 <ferror@plt+0x6a30>
  408b80:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  408b84:	mov	x0, x26
  408b88:	add	x1, x1, #0x578
  408b8c:	bl	402370 <strcmp@plt>
  408b90:	cbz	w0, 4090a0 <ferror@plt+0x6a70>
  408b94:	adrp	x1, 419000 <ferror@plt+0x169d0>
  408b98:	mov	x0, x26
  408b9c:	add	x1, x1, #0xcc8
  408ba0:	bl	402370 <strcmp@plt>
  408ba4:	cbz	w0, 4091e4 <ferror@plt+0x6bb4>
  408ba8:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  408bac:	mov	x0, x26
  408bb0:	add	x1, x1, #0x658
  408bb4:	bl	402370 <strcmp@plt>
  408bb8:	cbz	w0, 408bd0 <ferror@plt+0x65a0>
  408bbc:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  408bc0:	mov	x0, x26
  408bc4:	add	x1, x1, #0x660
  408bc8:	bl	402370 <strcmp@plt>
  408bcc:	cbnz	w0, 409080 <ferror@plt+0x6a50>
  408bd0:	ldr	w3, [sp, #296]
  408bd4:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  408bd8:	ldr	x2, [sp, #120]
  408bdc:	mov	x4, x26
  408be0:	add	x1, x1, #0x670
  408be4:	mov	w0, #0x6                   	// #6
  408be8:	bl	40a228 <ferror@plt+0x7bf8>
  408bec:	nop
  408bf0:	mov	x0, x20
  408bf4:	bl	4023e0 <free@plt>
  408bf8:	mov	x1, x24
  408bfc:	mov	x0, x23
  408c00:	bl	40b990 <ferror@plt+0x9360>
  408c04:	mov	x20, x0
  408c08:	cbnz	x0, 408b48 <ferror@plt+0x6518>
  408c0c:	mov	x0, x23
  408c10:	bl	402160 <fclose@plt>
  408c14:	ldr	x0, [sp, #128]
  408c18:	bl	4023e0 <free@plt>
  408c1c:	ldr	x1, [sp, #104]
  408c20:	ldr	x0, [sp, #208]
  408c24:	add	x1, x1, #0x1
  408c28:	str	x1, [sp, #104]
  408c2c:	cmp	x1, x0
  408c30:	b.cc	408b10 <ferror@plt+0x64e0>  // b.lo, b.ul, b.last
  408c34:	ldr	x0, [sp, #216]
  408c38:	bl	4023e0 <free@plt>
  408c3c:	ldr	x0, [sp, #4944]
  408c40:	cbz	x0, 409ac4 <ferror@plt+0x7494>
  408c44:	ldr	x1, [sp, #224]
  408c48:	mov	x0, x22
  408c4c:	add	x1, x1, #0x8
  408c50:	bl	408180 <ferror@plt+0x5b50>
  408c54:	tbnz	w0, #31, 409b14 <ferror@plt+0x74e4>
  408c58:	ldr	x0, [sp, #224]
  408c5c:	ldr	x20, [x0, #4136]
  408c60:	cbz	x20, 408c78 <ferror@plt+0x6648>
  408c64:	add	x1, x20, #0x10
  408c68:	mov	x0, x22
  408c6c:	bl	408180 <ferror@plt+0x5b50>
  408c70:	ldr	x20, [x20]
  408c74:	cbnz	x20, 408c64 <ferror@plt+0x6634>
  408c78:	ldr	x0, [sp, #280]
  408c7c:	add	x24, sp, #0x128
  408c80:	add	x20, x22, #0x10
  408c84:	mov	x1, #0x1360                	// #4960
  408c88:	add	x1, sp, x1
  408c8c:	bl	40b3a0 <ferror@plt+0x8d70>
  408c90:	b	408cac <ferror@plt+0x667c>
  408c94:	ldr	x1, [sp, #296]
  408c98:	mov	x0, x20
  408c9c:	ldr	x2, [sp, #248]
  408ca0:	strh	w2, [x1, #104]
  408ca4:	bl	40a940 <ferror@plt+0x8310>
  408ca8:	tbnz	w0, #31, 409a64 <ferror@plt+0x7434>
  408cac:	mov	x2, x24
  408cb0:	mov	x1, #0x0                   	// #0
  408cb4:	mov	x0, #0x1360                	// #4960
  408cb8:	add	x0, sp, x0
  408cbc:	bl	40b3b0 <ferror@plt+0x8d80>
  408cc0:	tst	w0, #0xff
  408cc4:	b.ne	408c94 <ferror@plt+0x6664>  // b.any
  408cc8:	ldr	x0, [sp, #224]
  408ccc:	adrp	x25, 41a000 <ferror@plt+0x179d0>
  408cd0:	add	x25, x25, #0x6e8
  408cd4:	mov	x1, x25
  408cd8:	add	x0, x0, #0x8
  408cdc:	bl	407650 <ferror@plt+0x5020>
  408ce0:	mov	x21, x0
  408ce4:	cbz	x0, 408d58 <ferror@plt+0x6728>
  408ce8:	mov	x0, #0x135f                	// #4959
  408cec:	add	x23, sp, x0
  408cf0:	mov	w20, #0x0                   	// #0
  408cf4:	nop
  408cf8:	mov	x26, #0x1360                	// #4960
  408cfc:	mov	x2, x21
  408d00:	add	x0, sp, x26
  408d04:	mov	w1, #0x1000                	// #4096
  408d08:	bl	4025f0 <fgets@plt>
  408d0c:	cbz	x0, 4099bc <ferror@plt+0x738c>
  408d10:	mov	x30, #0x1360                	// #4960
  408d14:	add	w20, w20, #0x1
  408d18:	add	x0, sp, x30
  408d1c:	bl	402020 <strlen@plt>
  408d20:	cbz	x0, 408cf8 <ferror@plt+0x66c8>
  408d24:	ldrb	w0, [x23, x0]
  408d28:	cmp	w0, #0xa
  408d2c:	b.eq	408cf8 <ferror@plt+0x66c8>  // b.none
  408d30:	ldr	x2, [sp, #224]
  408d34:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  408d38:	mov	w4, w20
  408d3c:	mov	x3, x25
  408d40:	add	x1, x1, #0x6f8
  408d44:	add	x2, x2, #0x8
  408d48:	mov	w0, #0x3                   	// #3
  408d4c:	bl	40a228 <ferror@plt+0x7bf8>
  408d50:	mov	x0, x21
  408d54:	bl	402160 <fclose@plt>
  408d58:	ldr	x2, [sp, #248]
  408d5c:	mov	w0, #0x7                   	// #7
  408d60:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  408d64:	add	x1, x1, #0x720
  408d68:	adrp	x26, 41a000 <ferror@plt+0x179d0>
  408d6c:	add	x21, x22, #0x40
  408d70:	bl	40a228 <ferror@plt+0x7bf8>
  408d74:	ldp	x23, x20, [sp, #240]
  408d78:	add	x0, x26, #0x7c0
  408d7c:	str	x0, [sp, #120]
  408d80:	add	x0, x23, x20, lsl #3
  408d84:	str	x0, [sp, #104]
  408d88:	cmp	x23, x0
  408d8c:	b.cc	408df0 <ferror@plt+0x67c0>  // b.lo, b.ul, b.last
  408d90:	b	4092fc <ferror@plt+0x6ccc>
  408d94:	cmn	w0, #0x2
  408d98:	ldr	x26, [x20, #8]
  408d9c:	b.eq	408e64 <ferror@plt+0x6834>  // b.none
  408da0:	neg	w0, w0
  408da4:	bl	402270 <strerror@plt>
  408da8:	ldr	x1, [sp, #120]
  408dac:	mov	x3, x0
  408db0:	mov	x2, x26
  408db4:	mov	w0, #0x3                   	// #3
  408db8:	bl	40a228 <ferror@plt+0x7bf8>
  408dbc:	mov	x1, x20
  408dc0:	add	x23, x23, #0x8
  408dc4:	ldr	x0, [x1], #32
  408dc8:	bl	4133b8 <ferror@plt+0x10d88>
  408dcc:	mov	x1, x20
  408dd0:	ldr	x0, [x1], #40
  408dd4:	bl	413a50 <ferror@plt+0x11420>
  408dd8:	ldr	x0, [x20]
  408ddc:	bl	411270 <ferror@plt+0xec40>
  408de0:	str	xzr, [x20]
  408de4:	ldr	x0, [sp, #104]
  408de8:	cmp	x0, x23
  408dec:	b.ls	4092f8 <ferror@plt+0x6cc8>  // b.plast
  408df0:	ldr	x20, [x23]
  408df4:	mov	x15, #0x1360                	// #4960
  408df8:	add	x1, sp, x15
  408dfc:	ldr	x0, [x20]
  408e00:	str	xzr, [sp, #4960]
  408e04:	bl	413868 <ferror@plt+0x11238>
  408e08:	tbnz	w0, #31, 408d94 <ferror@plt+0x6764>
  408e0c:	ldr	x0, [sp, #4960]
  408e10:	mov	x26, x0
  408e14:	nop
  408e18:	cbz	x26, 408e5c <ferror@plt+0x682c>
  408e1c:	mov	x0, x26
  408e20:	bl	413820 <ferror@plt+0x111f0>
  408e24:	mov	x25, x0
  408e28:	mov	x0, x26
  408e2c:	bl	413840 <ferror@plt+0x11210>
  408e30:	mov	x4, x0
  408e34:	mov	x5, x20
  408e38:	mov	x2, x25
  408e3c:	mov	x1, x21
  408e40:	mov	x0, x22
  408e44:	mov	w3, #0x0                   	// #0
  408e48:	bl	406fd0 <ferror@plt+0x49a0>
  408e4c:	ldr	x26, [x26]
  408e50:	ldr	x0, [sp, #4960]
  408e54:	cmp	x26, x0
  408e58:	b.ne	408e18 <ferror@plt+0x67e8>  // b.any
  408e5c:	bl	413860 <ferror@plt+0x11230>
  408e60:	b	408dbc <ferror@plt+0x678c>
  408e64:	mov	x2, x26
  408e68:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  408e6c:	mov	w0, #0x7                   	// #7
  408e70:	add	x1, x1, #0x7a0
  408e74:	bl	40a228 <ferror@plt+0x7bf8>
  408e78:	b	408dbc <ferror@plt+0x678c>
  408e7c:	ldr	w3, [sp, #104]
  408e80:	mov	x4, x25
  408e84:	ldr	x2, [sp, #120]
  408e88:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  408e8c:	mov	w0, #0x3                   	// #3
  408e90:	add	x1, x1, #0x3a0
  408e94:	bl	40a228 <ferror@plt+0x7bf8>
  408e98:	b	408760 <ferror@plt+0x6130>
  408e9c:	cmp	x28, #0x0
  408ea0:	adrp	x26, 432000 <ferror@plt+0x2f9d0>
  408ea4:	add	x26, x26, #0x340
  408ea8:	stp	xzr, xzr, [sp, #208]
  408eac:	csel	x0, x26, x28, eq  // eq = none
  408eb0:	add	x24, sp, #0x128
  408eb4:	ldr	x20, [x0], #8
  408eb8:	str	x0, [sp, #104]
  408ebc:	cbz	x20, 408c34 <ferror@plt+0x6604>
  408ec0:	adrp	x25, 41a000 <ferror@plt+0x179d0>
  408ec4:	add	x25, x25, #0x4e8
  408ec8:	b	408ef0 <ferror@plt+0x68c0>
  408ecc:	mov	x2, x20
  408ed0:	add	x1, sp, #0xd0
  408ed4:	add	x0, sp, #0xd8
  408ed8:	mov	x3, #0x0                   	// #0
  408edc:	bl	405b88 <ferror@plt+0x3558>
  408ee0:	ldr	x0, [sp, #104]
  408ee4:	ldr	x20, [x0], #8
  408ee8:	str	x0, [sp, #104]
  408eec:	cbz	x20, 408aec <ferror@plt+0x64bc>
  408ef0:	mov	x2, x24
  408ef4:	mov	x1, x20
  408ef8:	mov	w0, #0x0                   	// #0
  408efc:	bl	4025b0 <__xstat@plt>
  408f00:	cbnz	w0, 408ff8 <ferror@plt+0x69c8>
  408f04:	ldr	w0, [sp, #312]
  408f08:	and	w0, w0, #0xf000
  408f0c:	cmp	w0, #0x4, lsl #12
  408f10:	b.ne	408ecc <ferror@plt+0x689c>  // b.any
  408f14:	mov	x0, x20
  408f18:	bl	4020d0 <opendir@plt>
  408f1c:	mov	x21, x0
  408f20:	cbz	x0, 40a0bc <ferror@plt+0x7a8c>
  408f24:	adrp	x23, 41a000 <ferror@plt+0x179d0>
  408f28:	bl	402220 <readdir@plt>
  408f2c:	add	x23, x23, #0x4e0
  408f30:	cbnz	x0, 408f8c <ferror@plt+0x695c>
  408f34:	b	408fd8 <ferror@plt+0x69a8>
  408f38:	mov	x0, x21
  408f3c:	bl	402490 <dirfd@plt>
  408f40:	mov	x12, #0x1360                	// #4960
  408f44:	mov	w1, w0
  408f48:	add	x3, sp, x12
  408f4c:	mov	x2, x26
  408f50:	mov	w4, #0x0                   	// #0
  408f54:	mov	w0, #0x0                   	// #0
  408f58:	bl	402620 <__fxstatat@plt>
  408f5c:	ldr	w0, [sp, #4976]
  408f60:	mov	x3, x26
  408f64:	and	w0, w0, #0xf000
  408f68:	cmp	w0, #0x4, lsl #12
  408f6c:	b.eq	409010 <ferror@plt+0x69e0>  // b.none
  408f70:	mov	x2, x20
  408f74:	add	x1, sp, #0xd0
  408f78:	add	x0, sp, #0xd8
  408f7c:	bl	405b88 <ferror@plt+0x3558>
  408f80:	mov	x0, x21
  408f84:	bl	402220 <readdir@plt>
  408f88:	cbz	x0, 408fd8 <ferror@plt+0x69a8>
  408f8c:	ldrb	w1, [x0, #19]
  408f90:	add	x26, x0, #0x13
  408f94:	cmp	w1, #0x2e
  408f98:	b.eq	408f80 <ferror@plt+0x6950>  // b.none
  408f9c:	mov	x0, x26
  408fa0:	bl	402020 <strlen@plt>
  408fa4:	cmp	x0, #0x5
  408fa8:	b.ls	408fc0 <ferror@plt+0x6990>  // b.plast
  408fac:	sub	x0, x0, #0x5
  408fb0:	mov	x1, x23
  408fb4:	add	x0, x26, x0
  408fb8:	bl	402370 <strcmp@plt>
  408fbc:	cbz	w0, 408f38 <ferror@plt+0x6908>
  408fc0:	mov	x3, x26
  408fc4:	mov	x2, x20
  408fc8:	mov	x1, x25
  408fcc:	mov	w0, #0x6                   	// #6
  408fd0:	bl	40a228 <ferror@plt+0x7bf8>
  408fd4:	b	408f80 <ferror@plt+0x6950>
  408fd8:	mov	x0, x21
  408fdc:	bl	402260 <closedir@plt>
  408fe0:	mov	x2, x20
  408fe4:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  408fe8:	mov	w0, #0x7                   	// #7
  408fec:	add	x1, x1, #0x4b8
  408ff0:	bl	40a228 <ferror@plt+0x7bf8>
  408ff4:	b	408ee0 <ferror@plt+0x68b0>
  408ff8:	mov	x2, x20
  408ffc:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409000:	mov	w0, #0x7                   	// #7
  409004:	add	x1, x1, #0x480
  409008:	bl	40a228 <ferror@plt+0x7bf8>
  40900c:	b	408ee0 <ferror@plt+0x68b0>
  409010:	mov	x2, x20
  409014:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409018:	mov	w0, #0x3                   	// #3
  40901c:	add	x1, x1, #0x510
  409020:	bl	40a228 <ferror@plt+0x7bf8>
  409024:	b	408f80 <ferror@plt+0x6950>
  409028:	bl	402580 <__errno_location@plt>
  40902c:	mov	x3, x0
  409030:	mov	x2, x22
  409034:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409038:	add	x1, x1, #0x2f8
  40903c:	mov	w0, #0x3                   	// #3
  409040:	ldr	w22, [x3]
  409044:	bl	40a228 <ferror@plt+0x7bf8>
  409048:	mov	x0, x23
  40904c:	neg	w22, w22
  409050:	bl	402260 <closedir@plt>
  409054:	b	408690 <ferror@plt+0x6060>
  409058:	mov	x0, x25
  40905c:	bl	406ed0 <ferror@plt+0x48a0>
  409060:	mov	x9, #0x1360                	// #4960
  409064:	mov	x1, x21
  409068:	add	x2, sp, x9
  40906c:	mov	x0, #0x0                   	// #0
  409070:	bl	402180 <strtok_r@plt>
  409074:	mov	x1, x0
  409078:	cbnz	x0, 409058 <ferror@plt+0x6a28>
  40907c:	b	408bf0 <ferror@plt+0x65c0>
  409080:	ldr	w3, [sp, #296]
  409084:	mov	x4, x26
  409088:	ldr	x2, [sp, #120]
  40908c:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409090:	mov	w0, #0x3                   	// #3
  409094:	add	x1, x1, #0x698
  409098:	bl	40a228 <ferror@plt+0x7bf8>
  40909c:	b	408bf0 <ferror@plt+0x65c0>
  4090a0:	mov	x6, #0x1360                	// #4960
  4090a4:	mov	x1, x21
  4090a8:	add	x2, sp, x6
  4090ac:	mov	x0, #0x0                   	// #0
  4090b0:	bl	402180 <strtok_r@plt>
  4090b4:	str	x0, [sp, #136]
  4090b8:	mov	x7, #0x1360                	// #4960
  4090bc:	mov	x1, x21
  4090c0:	add	x2, sp, x7
  4090c4:	mov	x0, #0x0                   	// #0
  4090c8:	bl	402180 <strtok_r@plt>
  4090cc:	mov	x4, x0
  4090d0:	mov	x8, #0x1360                	// #4960
  4090d4:	mov	x1, x21
  4090d8:	add	x2, sp, x8
  4090dc:	mov	x0, #0x0                   	// #0
  4090e0:	str	x4, [sp, #144]
  4090e4:	bl	402180 <strtok_r@plt>
  4090e8:	ldp	x1, x4, [sp, #136]
  4090ec:	str	x0, [sp, #144]
  4090f0:	cmp	x1, #0x0
  4090f4:	ccmp	x4, #0x0, #0x4, ne  // ne = any
  4090f8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4090fc:	b.eq	409080 <ferror@plt+0x6a50>  // b.none
  409100:	mov	x1, x4
  409104:	add	x0, sp, #0x330
  409108:	str	x4, [sp, #160]
  40910c:	bl	4071a0 <ferror@plt+0x4b70>
  409110:	ldr	x3, [sp, #144]
  409114:	ldr	x4, [sp, #160]
  409118:	cbz	w0, 4092ac <ferror@plt+0x6c7c>
  40911c:	ldr	x0, [sp, #136]
  409120:	str	x3, [sp, #144]
  409124:	bl	402020 <strlen@plt>
  409128:	mov	x1, x0
  40912c:	ldr	x3, [sp, #144]
  409130:	mov	x26, x0
  409134:	str	x1, [sp, #144]
  409138:	mov	x0, x3
  40913c:	str	x3, [sp, #168]
  409140:	bl	402020 <strlen@plt>
  409144:	mov	x2, x0
  409148:	add	x0, x26, x0
  40914c:	str	x2, [sp, #160]
  409150:	add	x0, x0, #0x12
  409154:	bl	4021a0 <malloc@plt>
  409158:	mov	x26, x0
  40915c:	ldp	x2, x3, [sp, #160]
  409160:	cbz	x0, 40a0a8 <ferror@plt+0x7a78>
  409164:	add	x5, x0, #0x10
  409168:	mov	x1, x3
  40916c:	mov	x0, x5
  409170:	str	x2, [sp, #160]
  409174:	bl	401fe0 <memcpy@plt>
  409178:	mov	x5, x0
  40917c:	ldr	x2, [sp, #160]
  409180:	ldr	x1, [sp, #136]
  409184:	add	x6, x26, x2
  409188:	add	x3, x2, #0x1
  40918c:	mov	w2, #0x2f                  	// #47
  409190:	add	x0, x0, x3
  409194:	str	x5, [sp, #136]
  409198:	strb	w2, [x6, #16]
  40919c:	ldr	x2, [sp, #144]
  4091a0:	str	x3, [sp, #160]
  4091a4:	bl	401fe0 <memcpy@plt>
  4091a8:	ldp	x5, x0, [sp, #136]
  4091ac:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  4091b0:	ldr	x3, [sp, #160]
  4091b4:	add	x1, x1, #0x5d8
  4091b8:	add	x3, x0, x3
  4091bc:	mov	x2, x5
  4091c0:	add	x6, x26, x3
  4091c4:	mov	w0, #0x7                   	// #7
  4091c8:	strb	wzr, [x6, #16]
  4091cc:	str	x3, [x26, #8]
  4091d0:	bl	40a228 <ferror@plt+0x7bf8>
  4091d4:	ldr	x0, [sp, #4936]
  4091d8:	str	x26, [sp, #4936]
  4091dc:	str	x0, [x26]
  4091e0:	b	408bf0 <ferror@plt+0x65c0>
  4091e4:	mov	x4, #0x1360                	// #4960
  4091e8:	mov	x1, x21
  4091ec:	add	x2, sp, x4
  4091f0:	mov	x0, #0x0                   	// #0
  4091f4:	bl	402180 <strtok_r@plt>
  4091f8:	mov	x4, x0
  4091fc:	mov	x5, #0x1360                	// #4960
  409200:	mov	x1, x21
  409204:	add	x2, sp, x5
  409208:	mov	x0, #0x0                   	// #0
  40920c:	str	x4, [sp, #136]
  409210:	bl	402180 <strtok_r@plt>
  409214:	ldr	x4, [sp, #136]
  409218:	str	x0, [sp, #136]
  40921c:	cmp	x4, #0x0
  409220:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  409224:	b.eq	409080 <ferror@plt+0x6a50>  // b.none
  409228:	mov	x1, x4
  40922c:	add	x0, sp, #0x330
  409230:	str	x4, [sp, #144]
  409234:	bl	4071a0 <ferror@plt+0x4b70>
  409238:	ldp	x2, x4, [sp, #136]
  40923c:	cbz	w0, 409914 <ferror@plt+0x72e4>
  409240:	mov	x0, x2
  409244:	str	x2, [sp, #144]
  409248:	bl	402020 <strlen@plt>
  40924c:	mov	x4, x0
  409250:	add	x0, x0, #0x11
  409254:	str	x4, [sp, #136]
  409258:	bl	4021a0 <malloc@plt>
  40925c:	mov	x26, x0
  409260:	ldp	x4, x2, [sp, #136]
  409264:	cbz	x0, 40a0f4 <ferror@plt+0x7ac4>
  409268:	add	x5, x0, #0x10
  40926c:	mov	x1, x2
  409270:	mov	x0, x5
  409274:	add	x2, x4, #0x1
  409278:	str	x4, [sp, #136]
  40927c:	bl	401fe0 <memcpy@plt>
  409280:	mov	x2, x0
  409284:	ldr	x4, [sp, #136]
  409288:	str	x4, [x26, #8]
  40928c:	mov	w0, #0x7                   	// #7
  409290:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409294:	add	x1, x1, #0x640
  409298:	bl	40a228 <ferror@plt+0x7bf8>
  40929c:	ldr	x0, [sp, #4952]
  4092a0:	str	x26, [sp, #4952]
  4092a4:	str	x0, [x26]
  4092a8:	b	408bf0 <ferror@plt+0x65c0>
  4092ac:	ldr	w3, [sp, #296]
  4092b0:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  4092b4:	ldr	x2, [sp, #120]
  4092b8:	add	x1, x1, #0x588
  4092bc:	mov	w0, #0x6                   	// #6
  4092c0:	bl	40a228 <ferror@plt+0x7bf8>
  4092c4:	b	408bf0 <ferror@plt+0x65c0>
  4092c8:	mov	x2, x22
  4092cc:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  4092d0:	mov	w0, #0x2                   	// #2
  4092d4:	add	x1, x1, #0x320
  4092d8:	bl	40a228 <ferror@plt+0x7bf8>
  4092dc:	b	4083c0 <ferror@plt+0x5d90>
  4092e0:	bl	402580 <__errno_location@plt>
  4092e4:	ldr	w25, [x0]
  4092e8:	neg	w25, w25
  4092ec:	ldr	x0, [sp, #272]
  4092f0:	bl	40aab0 <ferror@plt+0x8480>
  4092f4:	b	408ac0 <ferror@plt+0x6490>
  4092f8:	ldr	x20, [sp, #248]
  4092fc:	ldr	x0, [sp, #288]
  409300:	bl	40b398 <ferror@plt+0x8d68>
  409304:	mov	w3, w0
  409308:	mov	x2, x20
  40930c:	mov	w0, #0x7                   	// #7
  409310:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409314:	add	x1, x1, #0x740
  409318:	bl	40a228 <ferror@plt+0x7bf8>
  40931c:	ldr	x0, [sp, #288]
  409320:	ldr	x20, [sp, #248]
  409324:	bl	40b398 <ferror@plt+0x8d68>
  409328:	mov	w3, w0
  40932c:	mov	x2, x20
  409330:	mov	w0, #0x7                   	// #7
  409334:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409338:	add	x1, x1, #0x770
  40933c:	bl	40a228 <ferror@plt+0x7bf8>
  409340:	ldp	x0, x20, [sp, #240]
  409344:	str	x0, [sp, #144]
  409348:	add	x1, x0, x20, lsl #3
  40934c:	str	x1, [sp, #160]
  409350:	cmp	x0, x1
  409354:	b.cs	4094c4 <ferror@plt+0x6e94>  // b.hs, b.nlast
  409358:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40935c:	adrp	x0, 41a000 <ferror@plt+0x179d0>
  409360:	add	x1, x1, #0x840
  409364:	add	x0, x0, #0x8f8
  409368:	str	x0, [sp, #136]
  40936c:	str	x1, [sp, #168]
  409370:	ldr	x0, [sp, #144]
  409374:	ldr	x23, [x0]
  409378:	ldr	x0, [x23, #40]
  40937c:	ldr	x2, [x23, #8]
  409380:	cbz	x0, 4098dc <ferror@plt+0x72ac>
  409384:	ldr	x3, [sp, #224]
  409388:	mov	w0, #0x7                   	// #7
  40938c:	ldr	x1, [sp, #168]
  409390:	add	x3, x3, #0x1, lsl #12
  409394:	str	x3, [sp, #128]
  409398:	bl	40a228 <ferror@plt+0x7bf8>
  40939c:	ldr	x20, [x23, #40]
  4093a0:	adrp	x0, 419000 <ferror@plt+0x169d0>
  4093a4:	add	x0, x0, #0xca0
  4093a8:	str	x0, [sp, #152]
  4093ac:	nop
  4093b0:	cbz	x20, 4094a8 <ferror@plt+0x6e78>
  4093b4:	mov	x0, x20
  4093b8:	bl	4139e8 <ferror@plt+0x113b8>
  4093bc:	mov	x21, x0
  4093c0:	mov	x0, x20
  4093c4:	bl	413a08 <ferror@plt+0x113d8>
  4093c8:	mov	x26, x0
  4093cc:	mov	x0, x20
  4093d0:	str	x26, [sp, #104]
  4093d4:	bl	413a28 <ferror@plt+0x113f8>
  4093d8:	str	w0, [sp, #120]
  4093dc:	ldrb	w3, [x21]
  4093e0:	mov	x1, x21
  4093e4:	ldr	x2, [sp, #224]
  4093e8:	cmp	w3, #0x2e
  4093ec:	ldr	x0, [sp, #288]
  4093f0:	b.ne	4093fc <ferror@plt+0x6dcc>  // b.any
  4093f4:	ldrb	w3, [x21, #1]
  4093f8:	add	x1, x21, #0x1
  4093fc:	add	x2, x2, #0x1, lsl #12
  409400:	ldrb	w2, [x2, #16]
  409404:	cmp	w2, w3
  409408:	cinc	x1, x1, eq  // eq = none
  40940c:	bl	40afb8 <ferror@plt+0x8988>
  409410:	mov	x26, x0
  409414:	cbz	x0, 409764 <ferror@plt+0x7134>
  409418:	add	x25, x0, #0x10
  40941c:	ldr	x0, [sp, #128]
  409420:	ldr	x2, [x23, #8]
  409424:	ldrb	w0, [x0, #17]
  409428:	cbz	w0, 409444 <ferror@plt+0x6e14>
  40942c:	ldr	w0, [sp, #120]
  409430:	ldr	x3, [x26, #8]
  409434:	cmp	w0, #0x57
  409438:	ldr	x0, [sp, #104]
  40943c:	ccmp	x0, x3, #0x4, ne  // ne = any
  409440:	b.ne	40971c <ferror@plt+0x70ec>  // b.any
  409444:	ldr	x0, [x26]
  409448:	cbz	x0, 409710 <ferror@plt+0x70e0>
  40944c:	ldr	x4, [x0, #8]
  409450:	mov	x3, x25
  409454:	ldr	x1, [sp, #136]
  409458:	mov	w0, #0x7                   	// #7
  40945c:	bl	40a228 <ferror@plt+0x7bf8>
  409460:	ldr	x1, [x26]
  409464:	cbz	x1, 409498 <ferror@plt+0x6e68>
  409468:	add	x0, x23, #0x30
  40946c:	bl	40a9c0 <ferror@plt+0x8390>
  409470:	tbnz	w0, #31, 409498 <ferror@plt+0x6e68>
  409474:	ldr	x4, [x26]
  409478:	mov	x2, x25
  40947c:	ldr	x1, [x23, #8]
  409480:	ldrh	w5, [x4, #106]
  409484:	ldr	x3, [x4, #8]
  409488:	add	w5, w5, #0x1
  40948c:	ldr	x0, [sp, #152]
  409490:	strh	w5, [x4, #106]
  409494:	bl	407888 <ferror@plt+0x5258>
  409498:	ldr	x20, [x20]
  40949c:	ldr	x0, [x23, #40]
  4094a0:	cmp	x20, x0
  4094a4:	b.ne	4093b0 <ferror@plt+0x6d80>  // b.any
  4094a8:	ldr	x0, [sp, #144]
  4094ac:	ldr	x1, [sp, #160]
  4094b0:	add	x0, x0, #0x8
  4094b4:	str	x0, [sp, #144]
  4094b8:	cmp	x1, x0
  4094bc:	b.hi	409370 <ferror@plt+0x6d40>  // b.pmore
  4094c0:	ldr	x20, [sp, #248]
  4094c4:	ldr	x0, [sp, #288]
  4094c8:	bl	40b398 <ferror@plt+0x8d68>
  4094cc:	mov	w3, w0
  4094d0:	mov	x2, x20
  4094d4:	mov	w0, #0x7                   	// #7
  4094d8:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  4094dc:	add	x1, x1, #0x7e8
  4094e0:	bl	40a228 <ferror@plt+0x7bf8>
  4094e4:	ldr	x21, [sp, #248]
  4094e8:	and	x23, x21, #0xffff
  4094ec:	ubfiz	x20, x21, #1, #16
  4094f0:	add	x0, x20, w21, uxth
  4094f4:	lsl	x0, x0, #1
  4094f8:	bl	4021a0 <malloc@plt>
  4094fc:	mov	x26, x0
  409500:	cbz	x0, 4088c8 <ferror@plt+0x6298>
  409504:	and	w21, w21, #0xffff
  409508:	mov	w0, #0x7                   	// #7
  40950c:	mov	w2, w21
  409510:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409514:	add	x1, x1, #0x910
  409518:	bl	40a228 <ferror@plt+0x7bf8>
  40951c:	ldr	x9, [sp, #248]
  409520:	mov	x0, #0xfffe                	// #65534
  409524:	add	x8, x26, x20
  409528:	cmp	x9, x0
  40952c:	b.hi	40a060 <ferror@plt+0x7a30>  // b.pmore
  409530:	ldr	x20, [sp, #240]
  409534:	cbz	w21, 409604 <ferror@plt+0x6fd4>
  409538:	mov	x0, #0x0                   	// #0
  40953c:	mov	w7, #0x0                   	// #0
  409540:	mov	w2, #0x0                   	// #0
  409544:	ldr	x1, [x20, x0, lsl #3]
  409548:	ldrh	w1, [x1, #106]
  40954c:	strh	w1, [x26, x0, lsl #1]
  409550:	cbnz	w1, 409564 <ferror@plt+0x6f34>
  409554:	ubfiz	x1, x7, #1, #16
  409558:	add	w3, w7, #0x1
  40955c:	and	w7, w3, #0xffff
  409560:	strh	w2, [x8, x1]
  409564:	add	x0, x0, #0x1
  409568:	and	w2, w0, #0xffff
  40956c:	cmp	w21, w0, uxth
  409570:	b.hi	409544 <ferror@plt+0x6f14>  // b.pmore
  409574:	cbz	w7, 409c00 <ferror@plt+0x75d0>
  409578:	mov	w2, #0x0                   	// #0
  40957c:	sub	w0, w7, #0x1
  409580:	add	x1, x23, w2, uxth
  409584:	and	w7, w0, #0xffff
  409588:	add	w3, w2, #0x1
  40958c:	ubfiz	x0, x0, #1, #16
  409590:	ldrh	w0, [x8, x0]
  409594:	strh	w0, [x8, x1, lsl #1]
  409598:	ldr	x0, [x20, x0, lsl #3]
  40959c:	ldp	x1, x6, [x0, #48]
  4095a0:	str	w2, [x0, #100]
  4095a4:	and	w2, w3, #0xffff
  4095a8:	add	x6, x1, x6, lsl #3
  4095ac:	cmp	x1, x6
  4095b0:	b.cs	4095f8 <ferror@plt+0x6fc8>  // b.hs, b.nlast
  4095b4:	nop
  4095b8:	ldr	x0, [x1]
  4095bc:	ldrh	w4, [x0, #104]
  4095c0:	ubfiz	x3, x4, #1, #16
  4095c4:	ldrh	w0, [x26, x3]
  4095c8:	cbz	w0, 40a00c <ferror@plt+0x79dc>
  4095cc:	sub	w0, w0, #0x1
  4095d0:	and	w0, w0, #0xffff
  4095d4:	strh	w0, [x26, x3]
  4095d8:	cbnz	w0, 4095ec <ferror@plt+0x6fbc>
  4095dc:	ubfiz	x0, x7, #1, #16
  4095e0:	add	w3, w7, #0x1
  4095e4:	and	w7, w3, #0xffff
  4095e8:	strh	w4, [x8, x0]
  4095ec:	add	x1, x1, #0x8
  4095f0:	cmp	x6, x1
  4095f4:	b.hi	4095b8 <ferror@plt+0x6f88>  // b.pmore
  4095f8:	cbnz	w7, 40957c <ferror@plt+0x6f4c>
  4095fc:	cmp	w21, w2
  409600:	b.hi	409c00 <ferror@plt+0x75d0>  // b.pmore
  409604:	add	x25, x20, x9, lsl #3
  409608:	adrp	x23, 405000 <ferror@plt+0x29d0>
  40960c:	cmp	x20, x25
  409610:	add	x23, x23, #0x558
  409614:	b.cs	409640 <ferror@plt+0x7010>  // b.hs, b.nlast
  409618:	ldr	x0, [x20]
  40961c:	ldr	x1, [x0, #56]
  409620:	cmp	x1, #0x1
  409624:	b.ls	409634 <ferror@plt+0x7004>  // b.plast
  409628:	add	x0, x0, #0x30
  40962c:	mov	x1, x23
  409630:	bl	40aa20 <ferror@plt+0x83f0>
  409634:	add	x20, x20, #0x8
  409638:	cmp	x25, x20
  40963c:	b.hi	409618 <ferror@plt+0x6fe8>  // b.pmore
  409640:	mov	w2, w21
  409644:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409648:	add	x1, x1, #0x9f8
  40964c:	mov	w0, #0x7                   	// #7
  409650:	bl	40a228 <ferror@plt+0x7bf8>
  409654:	mov	x0, x26
  409658:	bl	4023e0 <free@plt>
  40965c:	mov	x0, x24
  409660:	mov	x1, #0x0                   	// #0
  409664:	ldr	x23, [sp, #224]
  409668:	bl	402200 <gettimeofday@plt>
  40966c:	ldr	x0, [sp, #112]
  409670:	add	x23, x23, #0x8
  409674:	cbz	x0, 409bc0 <ferror@plt+0x7590>
  409678:	adrp	x24, 432000 <ferror@plt+0x2f9d0>
  40967c:	adrp	x20, 432000 <ferror@plt+0x2f9d0>
  409680:	adrp	x25, 41a000 <ferror@plt+0x179d0>
  409684:	add	x20, x20, #0x3f0
  409688:	add	x0, x25, #0xa30
  40968c:	adrp	x21, 41b000 <ferror@plt+0x189d0>
  409690:	adrp	x26, 41a000 <ferror@plt+0x179d0>
  409694:	add	x21, x21, #0x10
  409698:	str	x21, [x24, #1008]
  40969c:	str	x0, [sp, #104]
  4096a0:	add	x0, x26, #0xa60
  4096a4:	str	x0, [sp, #120]
  4096a8:	mov	x11, #0x1460                	// #5216
  4096ac:	add	x3, sp, x11
  4096b0:	mov	x10, #0x1370                	// #4976
  4096b4:	mov	x2, #0xef                  	// #239
  4096b8:	add	x0, sp, x10
  4096bc:	mov	w1, #0x0                   	// #0
  4096c0:	stp	xzr, xzr, [x3, #-256]
  4096c4:	bl	4021e0 <memset@plt>
  4096c8:	ldr	x0, [sp, #112]
  4096cc:	cbz	x0, 4097b4 <ferror@plt+0x7184>
  4096d0:	ldr	x2, [x20]
  4096d4:	mov	x0, x22
  4096d8:	ldr	x1, [sp, #112]
  4096dc:	ldr	x2, [x2, #8]
  4096e0:	blr	x2
  4096e4:	ldr	x21, [x20]
  4096e8:	add	x21, x21, #0x10
  4096ec:	ldr	x0, [x21]
  4096f0:	str	x21, [x20]
  4096f4:	cbnz	x0, 4096a8 <ferror@plt+0x7078>
  4096f8:	mov	w20, #0x0                   	// #0
  4096fc:	cmn	w19, #0x1
  409700:	b.eq	408920 <ferror@plt+0x62f0>  // b.none
  409704:	mov	w0, w19
  409708:	bl	402280 <close@plt>
  40970c:	b	408920 <ferror@plt+0x62f0>
  409710:	adrp	x4, 419000 <ferror@plt+0x169d0>
  409714:	add	x4, x4, #0xe50
  409718:	b	409450 <ferror@plt+0x6e20>
  40971c:	mov	x5, x0
  409720:	mov	x4, x2
  409724:	mov	w0, #0x7                   	// #7
  409728:	mov	x2, x25
  40972c:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409730:	add	x1, x1, #0x8a0
  409734:	bl	40a228 <ferror@plt+0x7bf8>
  409738:	ldr	x0, [sp, #128]
  40973c:	ldr	x2, [x23, #8]
  409740:	ldrb	w0, [x0, #18]
  409744:	cbz	w0, 409444 <ferror@plt+0x6e14>
  409748:	mov	x3, x21
  40974c:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409750:	mov	w0, #0x4                   	// #4
  409754:	add	x1, x1, #0x8c8
  409758:	bl	40a228 <ferror@plt+0x7bf8>
  40975c:	ldr	x2, [x23, #8]
  409760:	b	409444 <ferror@plt+0x6e14>
  409764:	ldr	x2, [x23, #8]
  409768:	mov	w0, #0x7                   	// #7
  40976c:	ldr	w25, [sp, #120]
  409770:	mov	x4, x21
  409774:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409778:	add	x1, x1, #0x858
  40977c:	mov	w3, w25
  409780:	bl	40a228 <ferror@plt+0x7bf8>
  409784:	ldr	x0, [sp, #128]
  409788:	cmp	w25, #0x57
  40978c:	ldrb	w0, [x0, #18]
  409790:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  409794:	b.eq	409498 <ferror@plt+0x6e68>  // b.none
  409798:	ldr	x2, [x23, #8]
  40979c:	mov	x3, x21
  4097a0:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  4097a4:	mov	w0, #0x4                   	// #4
  4097a8:	add	x1, x1, #0x880
  4097ac:	bl	40a228 <ferror@plt+0x7bf8>
  4097b0:	b	409498 <ferror@plt+0x6e68>
  4097b4:	ldr	x21, [x21]
  4097b8:	bl	402170 <getpid@plt>
  4097bc:	ldp	x6, x5, [sp, #296]
  4097c0:	mov	x8, #0x1360                	// #4960
  4097c4:	ldr	x2, [sp, #104]
  4097c8:	mov	w4, w0
  4097cc:	mov	x3, x21
  4097d0:	add	x0, sp, x8
  4097d4:	mov	x1, #0xff                  	// #255
  4097d8:	bl	402150 <snprintf@plt>
  4097dc:	mov	x9, #0x1360                	// #4960
  4097e0:	mov	w0, w19
  4097e4:	add	x1, sp, x9
  4097e8:	mov	w3, #0x1a4                 	// #420
  4097ec:	mov	w2, #0xc1                  	// #193
  4097f0:	bl	402550 <openat@plt>
  4097f4:	mov	w21, w0
  4097f8:	tbnz	w0, #31, 409a84 <ferror@plt+0x7454>
  4097fc:	ldr	x1, [sp, #120]
  409800:	bl	4021f0 <fdopen@plt>
  409804:	mov	x25, x0
  409808:	cbz	x0, 409fe0 <ferror@plt+0x79b0>
  40980c:	ldr	x2, [x20]
  409810:	mov	x1, x0
  409814:	mov	x0, x22
  409818:	ldr	x2, [x2, #8]
  40981c:	blr	x2
  409820:	mov	w21, w0
  409824:	mov	x0, x25
  409828:	bl	402630 <ferror@plt>
  40982c:	mov	w26, w0
  409830:	mov	x0, x25
  409834:	bl	402160 <fclose@plt>
  409838:	orr	w26, w26, w0
  40983c:	tbnz	w21, #31, 409b6c <ferror@plt+0x753c>
  409840:	ldr	x21, [x20]
  409844:	mov	x3, #0x1360                	// #4960
  409848:	add	x1, sp, x3
  40984c:	mov	w2, w19
  409850:	mov	w0, w19
  409854:	ldr	x3, [x21]
  409858:	bl	4023f0 <renameat@plt>
  40985c:	cbnz	w0, 409b34 <ferror@plt+0x7504>
  409860:	cbz	w26, 4096e8 <ferror@plt+0x70b8>
  409864:	ldr	x20, [x21]
  409868:	mov	w0, #0x1c                  	// #28
  40986c:	bl	402270 <strerror@plt>
  409870:	mov	x3, x0
  409874:	mov	x2, x20
  409878:	mov	w20, #0xffffffe4            	// #-28
  40987c:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409880:	mov	w0, #0x3                   	// #3
  409884:	add	x1, x1, #0xad8
  409888:	lsr	w20, w20, #31
  40988c:	bl	40a228 <ferror@plt+0x7bf8>
  409890:	b	4096fc <ferror@plt+0x70cc>
  409894:	ldr	x2, [sp, #120]
  409898:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40989c:	mov	w0, #0x3                   	// #3
  4098a0:	add	x1, x1, #0x550
  4098a4:	bl	40a228 <ferror@plt+0x7bf8>
  4098a8:	b	408c14 <ferror@plt+0x65e4>
  4098ac:	mov	x14, #0x1060                	// #4192
  4098b0:	add	x0, sp, x14
  4098b4:	ldrb	w0, [x0, #738]
  4098b8:	cbz	w0, 408848 <ferror@plt+0x6218>
  4098bc:	mov	w0, #0x4                   	// #4
  4098c0:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  4098c4:	add	x1, x1, #0x468
  4098c8:	bl	40a228 <ferror@plt+0x7bf8>
  4098cc:	mov	x13, #0x1060                	// #4192
  4098d0:	add	x0, sp, x13
  4098d4:	strb	wzr, [x0, #738]
  4098d8:	b	408848 <ferror@plt+0x6218>
  4098dc:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  4098e0:	mov	w0, #0x7                   	// #7
  4098e4:	add	x1, x1, #0x818
  4098e8:	bl	40a228 <ferror@plt+0x7bf8>
  4098ec:	b	4094a8 <ferror@plt+0x6e78>
  4098f0:	bl	402580 <__errno_location@plt>
  4098f4:	ldr	w0, [x0]
  4098f8:	bl	402270 <strerror@plt>
  4098fc:	mov	x2, x0
  409900:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409904:	mov	w0, #0x2                   	// #2
  409908:	add	x1, x1, #0x2d0
  40990c:	bl	40a228 <ferror@plt+0x7bf8>
  409910:	b	4083c0 <ferror@plt+0x5d90>
  409914:	ldr	w3, [sp, #296]
  409918:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40991c:	ldr	x2, [sp, #120]
  409920:	add	x1, x1, #0x5f0
  409924:	mov	w0, #0x6                   	// #6
  409928:	bl	40a228 <ferror@plt+0x7bf8>
  40992c:	b	408bf0 <ferror@plt+0x65c0>
  409930:	bl	402580 <__errno_location@plt>
  409934:	mov	x3, x0
  409938:	mov	x2, x22
  40993c:	adrp	x1, 419000 <ferror@plt+0x169d0>
  409940:	mov	w0, #0x3                   	// #3
  409944:	add	x1, x1, #0xbf8
  409948:	ldr	w22, [x3]
  40994c:	neg	w22, w22
  409950:	bl	40a228 <ferror@plt+0x7bf8>
  409954:	b	408690 <ferror@plt+0x6060>
  409958:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40995c:	mov	w0, #0x2                   	// #2
  409960:	add	x1, x1, #0xe78
  409964:	bl	40a228 <ferror@plt+0x7bf8>
  409968:	b	4083c0 <ferror@plt+0x5d90>
  40996c:	neg	w0, w0
  409970:	bl	402270 <strerror@plt>
  409974:	mov	x2, x21
  409978:	mov	x3, x0
  40997c:	adrp	x1, 419000 <ferror@plt+0x169d0>
  409980:	mov	w0, #0x2                   	// #2
  409984:	add	x1, x1, #0xe00
  409988:	bl	40a228 <ferror@plt+0x7bf8>
  40998c:	b	4088c8 <ferror@plt+0x6298>
  409990:	neg	w0, w0
  409994:	bl	402270 <strerror@plt>
  409998:	mov	x2, x21
  40999c:	mov	x3, x0
  4099a0:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4099a4:	mov	w0, #0x2                   	// #2
  4099a8:	add	x1, x1, #0xe20
  4099ac:	bl	40a228 <ferror@plt+0x7bf8>
  4099b0:	ldr	x0, [sp, #4960]
  4099b4:	bl	411270 <ferror@plt+0xec40>
  4099b8:	b	4088c8 <ferror@plt+0x6298>
  4099bc:	mov	x23, #0x135f                	// #4959
  4099c0:	neg	w20, w20
  4099c4:	mov	x0, x21
  4099c8:	add	x23, sp, x23
  4099cc:	mov	w2, #0x0                   	// #0
  4099d0:	mov	x1, #0x0                   	// #0
  4099d4:	bl	4022e0 <fseek@plt>
  4099d8:	mov	x16, #0x1360                	// #4960
  4099dc:	mov	x2, x21
  4099e0:	add	x0, sp, x16
  4099e4:	mov	w1, #0x1000                	// #4096
  4099e8:	bl	4025f0 <fgets@plt>
  4099ec:	cbz	x0, 409a24 <ferror@plt+0x73f4>
  4099f0:	mov	x18, #0x1360                	// #4960
  4099f4:	add	x0, sp, x18
  4099f8:	bl	402020 <strlen@plt>
  4099fc:	cbz	x0, 409a1c <ferror@plt+0x73ec>
  409a00:	strb	wzr, [x23, x0]
  409a04:	mov	x17, #0x1360                	// #4960
  409a08:	ldr	x0, [sp, #272]
  409a0c:	add	x1, sp, x17
  409a10:	bl	40afb8 <ferror@plt+0x8988>
  409a14:	cbz	x0, 409a1c <ferror@plt+0x73ec>
  409a18:	str	w20, [x0, #96]
  409a1c:	add	w20, w20, #0x1
  409a20:	b	4099d8 <ferror@plt+0x73a8>
  409a24:	add	x0, x22, #0x10
  409a28:	adrp	x1, 405000 <ferror@plt+0x29d0>
  409a2c:	add	x1, x1, #0x540
  409a30:	bl	40aa20 <ferror@plt+0x83f0>
  409a34:	ldr	x2, [sp, #248]
  409a38:	cbz	x2, 408d50 <ferror@plt+0x6720>
  409a3c:	ldr	x3, [sp, #240]
  409a40:	mov	w0, #0x0                   	// #0
  409a44:	mov	x1, #0x0                   	// #0
  409a48:	ldr	x1, [x3, x1, lsl #3]
  409a4c:	strh	w0, [x1, #104]
  409a50:	add	w1, w0, #0x1
  409a54:	mov	x0, x1
  409a58:	cmp	x2, w1, uxtw
  409a5c:	b.hi	409a48 <ferror@plt+0x7418>  // b.pmore
  409a60:	b	408d50 <ferror@plt+0x6720>
  409a64:	neg	w0, w0
  409a68:	bl	402270 <strerror@plt>
  409a6c:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409a70:	mov	x2, x0
  409a74:	add	x1, x1, #0xb10
  409a78:	mov	w0, #0x2                   	// #2
  409a7c:	bl	40a228 <ferror@plt+0x7bf8>
  409a80:	b	4088c8 <ferror@plt+0x6298>
  409a84:	mov	x7, #0x1360                	// #4960
  409a88:	mov	x2, x23
  409a8c:	add	x3, sp, x7
  409a90:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409a94:	mov	w5, #0x1a4                 	// #420
  409a98:	add	x1, x1, #0xa40
  409a9c:	mov	w4, #0xc1                  	// #193
  409aa0:	mov	w0, #0x3                   	// #3
  409aa4:	bl	40a228 <ferror@plt+0x7bf8>
  409aa8:	b	4096e4 <ferror@plt+0x70b4>
  409aac:	bl	402580 <__errno_location@plt>
  409ab0:	ldr	w25, [x0]
  409ab4:	ldr	x0, [sp, #280]
  409ab8:	neg	w25, w25
  409abc:	bl	40aab0 <ferror@plt+0x8480>
  409ac0:	b	4092ec <ferror@plt+0x6cbc>
  409ac4:	mov	x3, #0x1350                	// #4944
  409ac8:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409acc:	add	x0, sp, x3
  409ad0:	add	x1, x1, #0x6c8
  409ad4:	bl	406ed0 <ferror@plt+0x48a0>
  409ad8:	b	408c44 <ferror@plt+0x6614>
  409adc:	bl	402580 <__errno_location@plt>
  409ae0:	mov	x3, x0
  409ae4:	ldr	x2, [sp, #128]
  409ae8:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409aec:	ldr	w23, [x3]
  409af0:	add	x1, x1, #0x3f8
  409af4:	mov	w0, #0x7                   	// #7
  409af8:	bl	40a228 <ferror@plt+0x7bf8>
  409afc:	cmp	w23, #0x0
  409b00:	b.le	408848 <ferror@plt+0x6218>
  409b04:	mov	w0, w23
  409b08:	bl	402270 <strerror@plt>
  409b0c:	ldr	x2, [sp, #128]
  409b10:	b	4083ac <ferror@plt+0x5d7c>
  409b14:	neg	w0, w0
  409b18:	bl	402270 <strerror@plt>
  409b1c:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409b20:	mov	x2, x0
  409b24:	add	x1, x1, #0xb38
  409b28:	mov	w0, #0x2                   	// #2
  409b2c:	bl	40a228 <ferror@plt+0x7bf8>
  409b30:	b	4088c8 <ferror@plt+0x6298>
  409b34:	bl	402580 <__errno_location@plt>
  409b38:	ldr	w20, [x0]
  409b3c:	ldr	x5, [x21]
  409b40:	neg	w20, w20
  409b44:	mov	x1, #0x1360                	// #4960
  409b48:	mov	x4, x23
  409b4c:	add	x3, sp, x1
  409b50:	mov	x2, x23
  409b54:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409b58:	mov	w0, #0x2                   	// #2
  409b5c:	add	x1, x1, #0xab8
  409b60:	lsr	w20, w20, #31
  409b64:	bl	40a228 <ferror@plt+0x7bf8>
  409b68:	b	4096fc <ferror@plt+0x70cc>
  409b6c:	mov	x5, #0x1360                	// #4960
  409b70:	mov	w0, w19
  409b74:	add	x1, sp, x5
  409b78:	mov	w2, #0x0                   	// #0
  409b7c:	bl	4020f0 <unlinkat@plt>
  409b80:	cbnz	w0, 40a02c <ferror@plt+0x79fc>
  409b84:	ldr	x1, [x24, #1008]
  409b88:	neg	w0, w21
  409b8c:	ldr	x20, [x1]
  409b90:	bl	402270 <strerror@plt>
  409b94:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409b98:	mov	x3, x0
  409b9c:	mov	x2, x20
  409ba0:	add	x1, x1, #0xa98
  409ba4:	mov	w0, #0x3                   	// #3
  409ba8:	bl	40a228 <ferror@plt+0x7bf8>
  409bac:	bl	402580 <__errno_location@plt>
  409bb0:	ldr	w20, [x0]
  409bb4:	neg	w20, w20
  409bb8:	lsr	w20, w20, #31
  409bbc:	b	4096fc <ferror@plt+0x70cc>
  409bc0:	mov	x0, x23
  409bc4:	mov	w1, #0x0                   	// #0
  409bc8:	bl	4021b0 <open@plt>
  409bcc:	mov	w19, w0
  409bd0:	tbz	w0, #31, 409678 <ferror@plt+0x7048>
  409bd4:	bl	402580 <__errno_location@plt>
  409bd8:	mov	x3, x0
  409bdc:	mov	x2, x23
  409be0:	adrp	x1, 419000 <ferror@plt+0x169d0>
  409be4:	mov	w0, #0x2                   	// #2
  409be8:	add	x1, x1, #0xbf8
  409bec:	ldr	w19, [x3]
  409bf0:	bl	40a228 <ferror@plt+0x7bf8>
  409bf4:	cmp	w19, #0x0
  409bf8:	cset	w20, gt
  409bfc:	b	408920 <ferror@plt+0x62f0>
  409c00:	mov	x19, #0x0                   	// #0
  409c04:	str	xzr, [sp, #104]
  409c08:	str	xzr, [sp, #128]
  409c0c:	ldrh	w0, [x26, x19, lsl #1]
  409c10:	cbz	w0, 409c40 <ferror@plt+0x7610>
  409c14:	ldr	x1, [sp, #240]
  409c18:	ldr	x0, [sp, #128]
  409c1c:	ldr	x1, [x1, x19, lsl #3]
  409c20:	bl	40d048 <ferror@plt+0xaa18>
  409c24:	str	x0, [sp, #136]
  409c28:	cbz	x0, 409fa4 <ferror@plt+0x7974>
  409c2c:	ldr	x0, [sp, #104]
  409c30:	add	x0, x0, #0x1
  409c34:	str	x0, [sp, #104]
  409c38:	ldr	x0, [sp, #136]
  409c3c:	str	x0, [sp, #128]
  409c40:	add	x19, x19, #0x1
  409c44:	cmp	w21, w19
  409c48:	b.gt	409c0c <ferror@plt+0x75dc>
  409c4c:	ldr	x0, [sp, #104]
  409c50:	lsl	x0, x0, #3
  409c54:	bl	4021a0 <malloc@plt>
  409c58:	str	x0, [sp, #136]
  409c5c:	cbz	x0, 409fa4 <ferror@plt+0x7974>
  409c60:	mov	x1, #0x0                   	// #0
  409c64:	mov	w0, #0x10                  	// #16
  409c68:	bl	40aa30 <ferror@plt+0x8400>
  409c6c:	str	x0, [sp, #144]
  409c70:	cbz	x0, 409fa4 <ferror@plt+0x7974>
  409c74:	ldr	x1, [sp, #136]
  409c78:	adrp	x0, 41a000 <ferror@plt+0x179d0>
  409c7c:	add	x0, x0, #0xb68
  409c80:	str	x0, [sp, #168]
  409c84:	sub	x1, x1, #0x8
  409c88:	str	x1, [sp, #112]
  409c8c:	ldr	x0, [sp, #128]
  409c90:	cbz	x0, 409fc0 <ferror@plt+0x7990>
  409c94:	ldr	x0, [sp, #128]
  409c98:	ldr	x19, [x0, #16]
  409c9c:	bl	40d178 <ferror@plt+0xab48>
  409ca0:	mov	x1, x0
  409ca4:	mov	x0, #0x10                  	// #16
  409ca8:	str	x1, [sp, #128]
  409cac:	bl	4021a0 <malloc@plt>
  409cb0:	str	x0, [sp, #152]
  409cb4:	cbz	x0, 40a04c <ferror@plt+0x7a1c>
  409cb8:	ldr	x2, [sp, #152]
  409cbc:	mov	x0, #0x0                   	// #0
  409cc0:	mov	x1, x2
  409cc4:	stp	xzr, x19, [x2]
  409cc8:	bl	40d048 <ferror@plt+0xaa18>
  409ccc:	mov	x19, x0
  409cd0:	cbz	x0, 40a04c <ferror@plt+0x7a1c>
  409cd4:	ldr	x1, [sp, #136]
  409cd8:	mov	x20, #0x1                   	// #1
  409cdc:	ldr	x0, [sp, #152]
  409ce0:	str	x0, [x1]
  409ce4:	mov	x21, x0
  409ce8:	ldr	x1, [x21, #8]
  409cec:	sub	x25, x20, #0x1
  409cf0:	ldrb	w0, [x1, #108]
  409cf4:	cbz	w0, 409d08 <ferror@plt+0x76d8>
  409cf8:	ldr	x0, [sp, #152]
  409cfc:	ldr	x0, [x0, #8]
  409d00:	cmp	x1, x0
  409d04:	b.eq	409e28 <ferror@plt+0x77f8>  // b.none
  409d08:	ldr	x0, [x1, #56]
  409d0c:	mov	w2, #0x1                   	// #1
  409d10:	strb	w2, [x1, #108]
  409d14:	cbz	x0, 409dfc <ferror@plt+0x77cc>
  409d18:	ldr	x23, [x1, #48]
  409d1c:	add	x0, x23, x0, lsl #3
  409d20:	cmp	x23, x0
  409d24:	b.cs	409e20 <ferror@plt+0x77f0>  // b.hs, b.nlast
  409d28:	mvn	x2, x23
  409d2c:	neg	x1, x20, lsl #3
  409d30:	add	x0, x0, x2
  409d34:	add	x1, x1, #0x8
  409d38:	add	x23, x23, x1
  409d3c:	add	x0, x20, x0, lsr #3
  409d40:	str	x0, [sp, #120]
  409d44:	b	409d58 <ferror@plt+0x7728>
  409d48:	ldr	x1, [sp, #120]
  409d4c:	mov	x19, x0
  409d50:	cmp	x25, x1
  409d54:	b.eq	409e20 <ferror@plt+0x77f0>  // b.none
  409d58:	mov	x0, #0x10                  	// #16
  409d5c:	ldr	x20, [x23, x25, lsl #3]
  409d60:	bl	4021a0 <malloc@plt>
  409d64:	mov	x1, x0
  409d68:	cbz	x0, 409d94 <ferror@plt+0x7764>
  409d6c:	ldr	x0, [sp, #104]
  409d70:	stp	x21, x20, [x1]
  409d74:	cmp	x0, x25
  409d78:	b.ls	40a088 <ferror@plt+0x7a58>  // b.plast
  409d7c:	ldr	x2, [sp, #112]
  409d80:	add	x25, x25, #0x1
  409d84:	mov	x0, x19
  409d88:	str	x1, [x2, x25, lsl #3]
  409d8c:	bl	40d048 <ferror@plt+0xaa18>
  409d90:	cbnz	x0, 409d48 <ferror@plt+0x7718>
  409d94:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409d98:	mov	w0, #0x3                   	// #3
  409d9c:	add	x1, x1, #0x988
  409da0:	mov	w20, #0xfffffff4            	// #-12
  409da4:	bl	40a228 <ferror@plt+0x7bf8>
  409da8:	ldr	x21, [x19, #16]
  409dac:	mov	x0, x19
  409db0:	bl	40d178 <ferror@plt+0xab48>
  409db4:	mov	x19, x0
  409db8:	mov	x0, x21
  409dbc:	bl	4023e0 <free@plt>
  409dc0:	cbnz	x19, 409da8 <ferror@plt+0x7778>
  409dc4:	tbz	w20, #31, 409c8c <ferror@plt+0x765c>
  409dc8:	ldr	x0, [sp, #144]
  409dcc:	bl	40aab0 <ferror@plt+0x8480>
  409dd0:	ldr	x0, [sp, #128]
  409dd4:	cbz	x0, 409de8 <ferror@plt+0x77b8>
  409dd8:	ldr	x0, [sp, #128]
  409ddc:	bl	40d178 <ferror@plt+0xab48>
  409de0:	str	x0, [sp, #128]
  409de4:	cbnz	x0, 409dd8 <ferror@plt+0x77a8>
  409de8:	ldr	x0, [sp, #136]
  409dec:	bl	4023e0 <free@plt>
  409df0:	mov	x0, x26
  409df4:	bl	4023e0 <free@plt>
  409df8:	b	4088c8 <ferror@plt+0x6298>
  409dfc:	ldr	x0, [sp, #128]
  409e00:	mov	x20, x25
  409e04:	bl	40d218 <ferror@plt+0xabe8>
  409e08:	str	x0, [sp, #128]
  409e0c:	cbz	x25, 409fb8 <ferror@plt+0x7988>
  409e10:	ldr	x1, [sp, #136]
  409e14:	sub	x0, x25, #0x1
  409e18:	ldr	x21, [x1, x0, lsl #3]
  409e1c:	b	409ce8 <ferror@plt+0x76b8>
  409e20:	mov	x20, x25
  409e24:	b	409e0c <ferror@plt+0x77dc>
  409e28:	ldr	x2, [sp, #168]
  409e2c:	mov	x14, #0x1360                	// #4960
  409e30:	mov	x1, #0x3                   	// #3
  409e34:	ldr	w0, [x2]
  409e38:	ldrb	w2, [x2, #4]
  409e3c:	str	w0, [x24]
  409e40:	add	x0, sp, x14
  409e44:	strb	w2, [x24, #4]
  409e48:	bl	40a908 <ferror@plt+0x82d8>
  409e4c:	ldr	x23, [x21]
  409e50:	mov	w6, #0x0                   	// #0
  409e54:	mov	x4, #0x0                   	// #0
  409e58:	cbz	x23, 409eb4 <ferror@plt+0x7884>
  409e5c:	ldr	x2, [x23, #8]
  409e60:	mov	x13, #0x1360                	// #4960
  409e64:	mov	x1, x23
  409e68:	add	x0, sp, x13
  409e6c:	str	w6, [sp, #160]
  409e70:	ldr	x2, [x2, #88]
  409e74:	sub	x2, x2, #0x1
  409e78:	add	x4, x4, x2
  409e7c:	str	x4, [sp, #120]
  409e80:	bl	40a940 <ferror@plt+0x8310>
  409e84:	ldr	x0, [sp, #144]
  409e88:	mov	x2, #0x0                   	// #0
  409e8c:	ldr	x1, [x23, #8]
  409e90:	add	x1, x1, #0x78
  409e94:	bl	40ab68 <ferror@plt+0x8538>
  409e98:	mov	w20, w0
  409e9c:	cbnz	w0, 409da8 <ferror@plt+0x7778>
  409ea0:	ldr	x23, [x23]
  409ea4:	ldr	w6, [sp, #160]
  409ea8:	ldr	x4, [sp, #120]
  409eac:	add	w6, w6, #0x1
  409eb0:	cbnz	x23, 409e5c <ferror@plt+0x782c>
  409eb4:	ldr	x0, [x21, #8]
  409eb8:	ldr	x0, [x0, #88]
  409ebc:	add	x0, x4, x0
  409ec0:	add	x0, x0, w6, sxtw #2
  409ec4:	bl	4021a0 <malloc@plt>
  409ec8:	ldr	x4, [sp, #4968]
  409ecc:	mov	x20, x0
  409ed0:	subs	w4, w4, #0x1
  409ed4:	b.mi	40a080 <ferror@plt+0x7a50>  // b.first
  409ed8:	sbfiz	x6, x4, #3, #32
  409edc:	mov	x7, #0x0                   	// #0
  409ee0:	ldr	x1, [sp, #4960]
  409ee4:	sub	w4, w4, #0x1
  409ee8:	add	x0, x20, x7
  409eec:	str	x7, [sp, #120]
  409ef0:	str	w4, [sp, #188]
  409ef4:	ldr	x8, [x1, x6]
  409ef8:	sub	x6, x6, #0x8
  409efc:	str	x8, [sp, #160]
  409f00:	str	x6, [sp, #176]
  409f04:	ldr	x2, [x8, #8]
  409f08:	add	x1, x2, #0x78
  409f0c:	ldr	x23, [x2, #88]
  409f10:	sub	x23, x23, #0x1
  409f14:	mov	x2, x23
  409f18:	bl	401fe0 <memcpy@plt>
  409f1c:	ldp	x7, x0, [sp, #120]
  409f20:	ldr	w10, [x24]
  409f24:	ldr	x8, [sp, #160]
  409f28:	ldrb	w9, [x24, #4]
  409f2c:	add	x1, x23, x7
  409f30:	add	x2, x20, x1
  409f34:	add	x7, x1, #0x4
  409f38:	str	x7, [sp, #120]
  409f3c:	str	w10, [x20, x1]
  409f40:	strb	w9, [x2, #4]
  409f44:	ldr	x1, [x8, #8]
  409f48:	bl	40d218 <ferror@plt+0xabe8>
  409f4c:	str	x0, [sp, #128]
  409f50:	ldr	w4, [sp, #188]
  409f54:	ldr	x7, [sp, #120]
  409f58:	cmn	w4, #0x1
  409f5c:	ldr	x6, [sp, #176]
  409f60:	b.ne	409ee0 <ferror@plt+0x78b0>  // b.any
  409f64:	ldr	x1, [x21, #8]
  409f68:	add	x0, x20, x7
  409f6c:	add	x1, x1, #0x78
  409f70:	bl	402480 <strcpy@plt>
  409f74:	mov	x2, x20
  409f78:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409f7c:	add	x1, x1, #0x9a8
  409f80:	mov	w0, #0x3                   	// #3
  409f84:	bl	40a228 <ferror@plt+0x7bf8>
  409f88:	mov	x0, x20
  409f8c:	mov	x20, x25
  409f90:	bl	4023e0 <free@plt>
  409f94:	mov	x12, #0x1360                	// #4960
  409f98:	add	x0, sp, x12
  409f9c:	bl	40a9f8 <ferror@plt+0x83c8>
  409fa0:	b	409e0c <ferror@plt+0x77dc>
  409fa4:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409fa8:	mov	w0, #0x3                   	// #3
  409fac:	add	x1, x1, #0x988
  409fb0:	bl	40a228 <ferror@plt+0x7bf8>
  409fb4:	b	409dd0 <ferror@plt+0x77a0>
  409fb8:	mov	w20, #0x0                   	// #0
  409fbc:	b	409da8 <ferror@plt+0x7778>
  409fc0:	ldr	x0, [sp, #144]
  409fc4:	bl	40b398 <ferror@plt+0x8d68>
  409fc8:	mov	w2, w0
  409fcc:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409fd0:	mov	w0, #0x3                   	// #3
  409fd4:	add	x1, x1, #0x9d0
  409fd8:	bl	40a228 <ferror@plt+0x7bf8>
  409fdc:	b	409dc8 <ferror@plt+0x7798>
  409fe0:	mov	x6, #0x1360                	// #4960
  409fe4:	mov	x3, x23
  409fe8:	add	x4, sp, x6
  409fec:	mov	w2, w21
  409ff0:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409ff4:	add	x1, x1, #0xa68
  409ff8:	mov	w0, #0x3                   	// #3
  409ffc:	bl	40a228 <ferror@plt+0x7bf8>
  40a000:	mov	w0, w21
  40a004:	bl	402280 <close@plt>
  40a008:	b	4096e4 <ferror@plt+0x70b4>
  40a00c:	adrp	x3, 41a000 <ferror@plt+0x179d0>
  40a010:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40a014:	adrp	x0, 41a000 <ferror@plt+0x179d0>
  40a018:	add	x3, x3, #0xd78
  40a01c:	add	x1, x1, #0xa20
  40a020:	add	x0, x0, #0x970
  40a024:	mov	w2, #0x784                 	// #1924
  40a028:	bl	402570 <__assert_fail@plt>
  40a02c:	mov	x4, #0x1360                	// #4960
  40a030:	mov	x2, x23
  40a034:	add	x3, sp, x4
  40a038:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40a03c:	mov	w0, #0x3                   	// #3
  40a040:	add	x1, x1, #0xa80
  40a044:	bl	40a228 <ferror@plt+0x7bf8>
  40a048:	b	409b84 <ferror@plt+0x7554>
  40a04c:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40a050:	mov	w0, #0x3                   	// #3
  40a054:	add	x1, x1, #0x988
  40a058:	bl	40a228 <ferror@plt+0x7bf8>
  40a05c:	b	409dc8 <ferror@plt+0x7798>
  40a060:	adrp	x3, 41a000 <ferror@plt+0x179d0>
  40a064:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40a068:	adrp	x0, 41a000 <ferror@plt+0x179d0>
  40a06c:	add	x3, x3, #0xd78
  40a070:	add	x1, x1, #0xa20
  40a074:	add	x0, x0, #0x948
  40a078:	mov	w2, #0x767                 	// #1895
  40a07c:	bl	402570 <__assert_fail@plt>
  40a080:	mov	x7, #0x0                   	// #0
  40a084:	b	409f64 <ferror@plt+0x7934>
  40a088:	adrp	x3, 41a000 <ferror@plt+0x179d0>
  40a08c:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40a090:	adrp	x0, 41a000 <ferror@plt+0x179d0>
  40a094:	add	x3, x3, #0xd58
  40a098:	add	x1, x1, #0xa20
  40a09c:	add	x0, x0, #0x9c0
  40a0a0:	mov	w2, #0x700                 	// #1792
  40a0a4:	bl	402570 <__assert_fail@plt>
  40a0a8:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40a0ac:	mov	w0, #0x3                   	// #3
  40a0b0:	add	x1, x1, #0x5b8
  40a0b4:	bl	40a228 <ferror@plt+0x7bf8>
  40a0b8:	b	408bf0 <ferror@plt+0x65c0>
  40a0bc:	mov	x2, x20
  40a0c0:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40a0c4:	mov	w0, #0x3                   	// #3
  40a0c8:	add	x1, x1, #0x4a0
  40a0cc:	bl	40a228 <ferror@plt+0x7bf8>
  40a0d0:	b	408ee0 <ferror@plt+0x68b0>
  40a0d4:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  40a0d8:	adrp	x0, 419000 <ferror@plt+0x169d0>
  40a0dc:	mov	x2, #0x15                  	// #21
  40a0e0:	add	x0, x0, #0xe60
  40a0e4:	ldr	x3, [x1, #904]
  40a0e8:	mov	x1, #0x1                   	// #1
  40a0ec:	bl	402440 <fwrite@plt>
  40a0f0:	b	4083c0 <ferror@plt+0x5d90>
  40a0f4:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40a0f8:	mov	w0, #0x3                   	// #3
  40a0fc:	add	x1, x1, #0x620
  40a100:	bl	40a228 <ferror@plt+0x7bf8>
  40a104:	b	408bf0 <ferror@plt+0x65c0>
  40a108:	stp	x29, x30, [sp, #-128]!
  40a10c:	mov	x29, sp
  40a110:	stp	x19, x20, [sp, #16]
  40a114:	mov	w20, w1
  40a118:	sub	w1, w1, #0x2
  40a11c:	stp	x21, x22, [sp, #32]
  40a120:	mov	x19, x6
  40a124:	mov	x21, x5
  40a128:	cmp	w1, #0x5
  40a12c:	b.hi	40a1c4 <ferror@plt+0x7b94>  // b.pmore
  40a130:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  40a134:	add	x0, x0, #0x120
  40a138:	ldr	x22, [x0, w1, uxtw #3]
  40a13c:	mov	x1, x21
  40a140:	ldp	x6, x7, [x19]
  40a144:	add	x2, sp, #0x30
  40a148:	ldp	x4, x5, [x19, #16]
  40a14c:	add	x0, sp, #0x58
  40a150:	stp	x6, x7, [sp, #48]
  40a154:	stp	x4, x5, [sp, #64]
  40a158:	bl	402400 <vasprintf@plt>
  40a15c:	tbnz	w0, #31, 40a19c <ferror@plt+0x7b6c>
  40a160:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  40a164:	ldr	x3, [sp, #88]
  40a168:	ldrb	w0, [x0, #1016]
  40a16c:	cbnz	w0, 40a1ac <ferror@plt+0x7b7c>
  40a170:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  40a174:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  40a178:	mov	x4, x3
  40a17c:	mov	x3, x22
  40a180:	ldr	x2, [x1, #936]
  40a184:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a188:	ldr	x0, [x0, #904]
  40a18c:	add	x1, x1, #0xe0
  40a190:	bl	4025e0 <fprintf@plt>
  40a194:	ldr	x0, [sp, #88]
  40a198:	bl	4023e0 <free@plt>
  40a19c:	ldp	x19, x20, [sp, #16]
  40a1a0:	ldp	x21, x22, [sp, #32]
  40a1a4:	ldp	x29, x30, [sp], #128
  40a1a8:	ret
  40a1ac:	mov	x2, x22
  40a1b0:	mov	w0, w20
  40a1b4:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a1b8:	add	x1, x1, #0xd8
  40a1bc:	bl	402040 <syslog@plt>
  40a1c0:	b	40a194 <ferror@plt+0x7b64>
  40a1c4:	add	x22, sp, #0x60
  40a1c8:	mov	w3, w20
  40a1cc:	mov	x0, x22
  40a1d0:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40a1d4:	mov	x1, #0x20                  	// #32
  40a1d8:	add	x2, x2, #0xc8
  40a1dc:	bl	402150 <snprintf@plt>
  40a1e0:	b	40a13c <ferror@plt+0x7b0c>
  40a1e4:	nop
  40a1e8:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  40a1ec:	and	w0, w0, #0xff
  40a1f0:	strb	w0, [x1, #1016]
  40a1f4:	cbnz	w0, 40a1fc <ferror@plt+0x7bcc>
  40a1f8:	ret
  40a1fc:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  40a200:	mov	w2, #0x18                  	// #24
  40a204:	mov	w1, #0x2                   	// #2
  40a208:	ldr	x0, [x0, #936]
  40a20c:	b	402300 <openlog@plt>
  40a210:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  40a214:	ldrb	w0, [x0, #1016]
  40a218:	cbnz	w0, 40a220 <ferror@plt+0x7bf0>
  40a21c:	ret
  40a220:	b	4020e0 <closelog@plt>
  40a224:	nop
  40a228:	stp	x29, x30, [sp, #-320]!
  40a22c:	adrp	x8, 432000 <ferror@plt+0x2f9d0>
  40a230:	mov	x29, sp
  40a234:	str	x19, [sp, #16]
  40a238:	mov	w19, w0
  40a23c:	ldr	w0, [x8, #868]
  40a240:	str	q0, [sp, #144]
  40a244:	cmp	w0, w19
  40a248:	str	q1, [sp, #160]
  40a24c:	str	q2, [sp, #176]
  40a250:	str	q3, [sp, #192]
  40a254:	str	q4, [sp, #208]
  40a258:	str	q5, [sp, #224]
  40a25c:	str	q6, [sp, #240]
  40a260:	str	q7, [sp, #256]
  40a264:	stp	x2, x3, [sp, #272]
  40a268:	stp	x4, x5, [sp, #288]
  40a26c:	stp	x6, x7, [sp, #304]
  40a270:	b.ge	40a280 <ferror@plt+0x7c50>  // b.tcont
  40a274:	ldr	x19, [sp, #16]
  40a278:	ldp	x29, x30, [sp], #320
  40a27c:	ret
  40a280:	add	x2, sp, #0x140
  40a284:	stp	x2, x2, [sp, #112]
  40a288:	add	x0, sp, #0x110
  40a28c:	mov	w4, #0xffffffd0            	// #-48
  40a290:	mov	w3, #0xffffff80            	// #-128
  40a294:	str	x0, [sp, #128]
  40a298:	add	x2, sp, #0x20
  40a29c:	stp	w4, w3, [sp, #136]
  40a2a0:	add	x0, sp, #0x48
  40a2a4:	ldp	x4, x5, [sp, #112]
  40a2a8:	stp	x4, x5, [sp, #32]
  40a2ac:	ldp	x4, x5, [sp, #128]
  40a2b0:	stp	x4, x5, [sp, #48]
  40a2b4:	bl	402400 <vasprintf@plt>
  40a2b8:	tbnz	w0, #31, 40a274 <ferror@plt+0x7c44>
  40a2bc:	ldr	x3, [sp, #72]
  40a2c0:	cbz	x3, 40a274 <ferror@plt+0x7c44>
  40a2c4:	sub	w1, w19, #0x2
  40a2c8:	cmp	w1, #0x5
  40a2cc:	b.hi	40a338 <ferror@plt+0x7d08>  // b.pmore
  40a2d0:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  40a2d4:	add	x0, x0, #0x120
  40a2d8:	ldr	x2, [x0, w1, uxtw #3]
  40a2dc:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  40a2e0:	ldrb	w0, [x0, #1016]
  40a2e4:	cbz	w0, 40a310 <ferror@plt+0x7ce0>
  40a2e8:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a2ec:	mov	w0, w19
  40a2f0:	add	x1, x1, #0xd8
  40a2f4:	bl	402040 <syslog@plt>
  40a2f8:	ldr	x0, [sp, #72]
  40a2fc:	bl	4023e0 <free@plt>
  40a300:	cmp	w19, #0x2
  40a304:	b.gt	40a274 <ferror@plt+0x7c44>
  40a308:	mov	w0, #0x1                   	// #1
  40a30c:	bl	402050 <exit@plt>
  40a310:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  40a314:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  40a318:	mov	x4, x3
  40a31c:	mov	x3, x2
  40a320:	ldr	x0, [x0, #904]
  40a324:	ldr	x2, [x1, #936]
  40a328:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a32c:	add	x1, x1, #0xe0
  40a330:	bl	4025e0 <fprintf@plt>
  40a334:	b	40a2f8 <ferror@plt+0x7cc8>
  40a338:	mov	w3, w19
  40a33c:	add	x0, sp, #0x50
  40a340:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40a344:	mov	x1, #0x20                  	// #32
  40a348:	add	x2, x2, #0xc8
  40a34c:	bl	402150 <snprintf@plt>
  40a350:	add	x2, sp, #0x50
  40a354:	ldr	x3, [sp, #72]
  40a358:	b	40a2dc <ferror@plt+0x7cac>
  40a35c:	nop
  40a360:	stp	x29, x30, [sp, #-32]!
  40a364:	adrp	x2, 432000 <ferror@plt+0x2f9d0>
  40a368:	mov	x29, sp
  40a36c:	str	w1, [x2, #868]
  40a370:	str	x19, [sp, #16]
  40a374:	mov	x19, x0
  40a378:	bl	40c2e0 <ferror@plt+0x9cb0>
  40a37c:	mov	x0, x19
  40a380:	adrp	x1, 40a000 <ferror@plt+0x79d0>
  40a384:	ldr	x19, [sp, #16]
  40a388:	add	x1, x1, #0x108
  40a38c:	ldp	x29, x30, [sp], #32
  40a390:	mov	x2, #0x0                   	// #0
  40a394:	b	40c0d0 <ferror@plt+0x9aa0>
  40a398:	mov	x7, x2
  40a39c:	stp	x29, x30, [sp, #-16]!
  40a3a0:	mov	x2, x1
  40a3a4:	mov	x29, sp
  40a3a8:	mov	w6, w5
  40a3ac:	mov	w5, w4
  40a3b0:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40a3b4:	and	w4, w3, #0xff
  40a3b8:	add	x1, x1, #0x8e8
  40a3bc:	mov	x3, x7
  40a3c0:	bl	4025e0 <fprintf@plt>
  40a3c4:	lsr	w0, w0, #31
  40a3c8:	ldp	x29, x30, [sp], #16
  40a3cc:	ret
  40a3d0:	and	w3, w3, #0xff
  40a3d4:	adrp	x7, 41b000 <ferror@plt+0x189d0>
  40a3d8:	cmp	w3, #0x63
  40a3dc:	add	x7, x7, #0x160
  40a3e0:	adrp	x8, 41b000 <ferror@plt+0x189d0>
  40a3e4:	add	x8, x8, #0x150
  40a3e8:	stp	x29, x30, [sp, #-16]!
  40a3ec:	mov	x3, x2
  40a3f0:	mov	w6, w5
  40a3f4:	mov	x29, sp
  40a3f8:	mov	x2, x1
  40a3fc:	mov	w5, w4
  40a400:	csel	x4, x8, x7, eq  // eq = none
  40a404:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a408:	add	x1, x1, #0x168
  40a40c:	bl	4025e0 <fprintf@plt>
  40a410:	ldp	x29, x30, [sp], #16
  40a414:	lsr	w0, w0, #31
  40a418:	ret
  40a41c:	nop
  40a420:	stp	x29, x30, [sp, #-64]!
  40a424:	mov	w1, #0x2f                  	// #47
  40a428:	mov	x29, sp
  40a42c:	stp	x19, x20, [sp, #16]
  40a430:	mov	x20, x0
  40a434:	mov	x19, x2
  40a438:	mov	x0, x2
  40a43c:	stp	x21, x22, [sp, #32]
  40a440:	mov	w21, w4
  40a444:	mov	w22, w5
  40a448:	str	x23, [sp, #48]
  40a44c:	and	w23, w3, #0xff
  40a450:	bl	4022a0 <strrchr@plt>
  40a454:	cbz	x0, 40a474 <ferror@plt+0x7e44>
  40a458:	sub	w2, w0, w19
  40a45c:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a460:	mov	x3, x19
  40a464:	add	x1, x1, #0x1d8
  40a468:	mov	x0, x20
  40a46c:	bl	4025e0 <fprintf@plt>
  40a470:	tbnz	w0, #31, 40a4ac <ferror@plt+0x7e7c>
  40a474:	mov	w5, w22
  40a478:	mov	w4, w21
  40a47c:	mov	x3, x19
  40a480:	mov	w2, w23
  40a484:	mov	x0, x20
  40a488:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a48c:	add	x1, x1, #0x1b8
  40a490:	bl	4025e0 <fprintf@plt>
  40a494:	lsr	w0, w0, #31
  40a498:	ldp	x19, x20, [sp, #16]
  40a49c:	ldp	x21, x22, [sp, #32]
  40a4a0:	ldr	x23, [sp, #48]
  40a4a4:	ldp	x29, x30, [sp], #64
  40a4a8:	ret
  40a4ac:	mov	w0, #0x1                   	// #1
  40a4b0:	ldp	x19, x20, [sp, #16]
  40a4b4:	ldp	x21, x22, [sp, #32]
  40a4b8:	ldr	x23, [sp, #48]
  40a4bc:	ldp	x29, x30, [sp], #64
  40a4c0:	ret
  40a4c4:	nop
  40a4c8:	stp	x29, x30, [sp, #-48]!
  40a4cc:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  40a4d0:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  40a4d4:	mov	x29, sp
  40a4d8:	ldr	x1, [x1, #936]
  40a4dc:	add	x0, x0, #0x228
  40a4e0:	stp	x19, x20, [sp, #16]
  40a4e4:	mov	x19, #0x0                   	// #0
  40a4e8:	adrp	x20, 41b000 <ferror@plt+0x189d0>
  40a4ec:	str	x21, [sp, #32]
  40a4f0:	bl	402560 <printf@plt>
  40a4f4:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40a4f8:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a4fc:	adrp	x21, 41b000 <ferror@plt+0x189d0>
  40a500:	add	x20, x20, #0x6d0
  40a504:	add	x2, x2, #0x1f0
  40a508:	add	x1, x1, #0x6a0
  40a50c:	add	x21, x21, #0x348
  40a510:	add	x19, x19, #0x1
  40a514:	cbz	x2, 40a524 <ferror@plt+0x7ef4>
  40a518:	ldr	x1, [x1]
  40a51c:	mov	x0, x21
  40a520:	bl	402560 <printf@plt>
  40a524:	cmp	x19, #0x3
  40a528:	b.eq	40a544 <ferror@plt+0x7f14>  // b.none
  40a52c:	ldr	x1, [x20, x19, lsl #3]
  40a530:	add	x19, x19, #0x1
  40a534:	ldr	x2, [x1, #16]
  40a538:	cbnz	x2, 40a518 <ferror@plt+0x7ee8>
  40a53c:	cmp	x19, #0x3
  40a540:	b.ne	40a52c <ferror@plt+0x7efc>  // b.any
  40a544:	ldp	x19, x20, [sp, #16]
  40a548:	ldr	x21, [sp, #32]
  40a54c:	ldp	x29, x30, [sp], #48
  40a550:	ret
  40a554:	nop
  40a558:	mov	x12, #0x4210                	// #16912
  40a55c:	sub	sp, sp, x12
  40a560:	stp	x29, x30, [sp]
  40a564:	mov	x29, sp
  40a568:	stp	x23, x24, [sp, #48]
  40a56c:	adrp	x23, 41b000 <ferror@plt+0x189d0>
  40a570:	add	x23, x23, #0x6a0
  40a574:	adrp	x24, 41b000 <ferror@plt+0x189d0>
  40a578:	add	x24, x24, #0x358
  40a57c:	stp	x19, x20, [sp, #16]
  40a580:	adrp	x20, 41b000 <ferror@plt+0x189d0>
  40a584:	adrp	x19, 41b000 <ferror@plt+0x189d0>
  40a588:	add	x20, x20, #0x5e8
  40a58c:	add	x19, x19, #0x668
  40a590:	stp	x21, x22, [sp, #32]
  40a594:	mov	w22, w0
  40a598:	mov	x21, x1
  40a59c:	stp	x25, x26, [sp, #64]
  40a5a0:	adrp	x26, 41b000 <ferror@plt+0x189d0>
  40a5a4:	adrp	x25, 41b000 <ferror@plt+0x189d0>
  40a5a8:	add	x26, x26, #0x368
  40a5ac:	add	x25, x25, #0x370
  40a5b0:	stp	x27, x28, [sp, #80]
  40a5b4:	mov	x27, x23
  40a5b8:	adrp	x28, 432000 <ferror@plt+0x2f9d0>
  40a5bc:	mov	x13, #0x3210                	// #12816
  40a5c0:	mov	x3, x20
  40a5c4:	add	x4, sp, x13
  40a5c8:	mov	x2, x19
  40a5cc:	mov	x1, x21
  40a5d0:	mov	w0, w22
  40a5d4:	str	wzr, [sp, #12816]
  40a5d8:	bl	402350 <getopt_long@plt>
  40a5dc:	cmn	w0, #0x1
  40a5e0:	b.eq	40a718 <ferror@plt+0x80e8>  // b.none
  40a5e4:	cmp	w0, #0x68
  40a5e8:	b.eq	40a6d8 <ferror@plt+0x80a8>  // b.none
  40a5ec:	b.gt	40a678 <ferror@plt+0x8048>
  40a5f0:	cmp	w0, #0x3f
  40a5f4:	b.eq	40a688 <ferror@plt+0x8058>  // b.none
  40a5f8:	cmp	w0, #0x66
  40a5fc:	b.ne	40a6b4 <ferror@plt+0x8084>  // b.any
  40a600:	ldr	x1, [x28, #912]
  40a604:	mov	x0, x26
  40a608:	str	x1, [sp, #96]
  40a60c:	bl	402370 <strcmp@plt>
  40a610:	mov	w3, w0
  40a614:	cmp	w3, #0x0
  40a618:	mov	x0, x25
  40a61c:	ldr	x1, [sp, #96]
  40a620:	cset	w2, eq  // eq = none
  40a624:	csel	x27, x23, x27, eq  // eq = none
  40a628:	str	w2, [sp, #108]
  40a62c:	bl	402370 <strcmp@plt>
  40a630:	ldr	x1, [sp, #96]
  40a634:	cbz	w0, 40a6e4 <ferror@plt+0x80b4>
  40a638:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  40a63c:	add	x0, x0, #0x3f0
  40a640:	bl	402370 <strcmp@plt>
  40a644:	cbz	w0, 40a70c <ferror@plt+0x80dc>
  40a648:	ldr	w0, [sp, #108]
  40a64c:	ldr	x1, [sp, #96]
  40a650:	cbnz	w0, 40a5bc <ferror@plt+0x7f8c>
  40a654:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  40a658:	mov	x2, x1
  40a65c:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a660:	add	x1, x1, #0x380
  40a664:	ldr	x0, [x0, #904]
  40a668:	mov	w19, #0x1                   	// #1
  40a66c:	bl	4025e0 <fprintf@plt>
  40a670:	bl	40a4c8 <ferror@plt+0x7e98>
  40a674:	b	40a68c <ferror@plt+0x805c>
  40a678:	cmp	w0, #0x6f
  40a67c:	b.ne	40a6b4 <ferror@plt+0x8084>  // b.any
  40a680:	ldr	x24, [x28, #912]
  40a684:	b	40a5bc <ferror@plt+0x7f8c>
  40a688:	mov	w19, #0x1                   	// #1
  40a68c:	mov	w0, w19
  40a690:	mov	x12, #0x4210                	// #16912
  40a694:	ldp	x29, x30, [sp]
  40a698:	ldp	x19, x20, [sp, #16]
  40a69c:	ldp	x21, x22, [sp, #32]
  40a6a0:	ldp	x23, x24, [sp, #48]
  40a6a4:	ldp	x25, x26, [sp, #64]
  40a6a8:	ldp	x27, x28, [sp, #80]
  40a6ac:	add	sp, sp, x12
  40a6b0:	ret
  40a6b4:	adrp	x3, 432000 <ferror@plt+0x2f9d0>
  40a6b8:	mov	w2, w0
  40a6bc:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a6c0:	add	x1, x1, #0x398
  40a6c4:	ldr	x0, [x3, #904]
  40a6c8:	mov	w19, #0x1                   	// #1
  40a6cc:	bl	4025e0 <fprintf@plt>
  40a6d0:	bl	40a4c8 <ferror@plt+0x7e98>
  40a6d4:	b	40a68c <ferror@plt+0x805c>
  40a6d8:	mov	w19, #0x0                   	// #0
  40a6dc:	bl	40a4c8 <ferror@plt+0x7e98>
  40a6e0:	b	40a68c <ferror@plt+0x805c>
  40a6e4:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  40a6e8:	add	x0, x0, #0x3f0
  40a6ec:	bl	402370 <strcmp@plt>
  40a6f0:	adrp	x27, 41b000 <ferror@plt+0x189d0>
  40a6f4:	cmp	w0, #0x0
  40a6f8:	add	x27, x27, #0x688
  40a6fc:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  40a700:	add	x0, x0, #0x6b8
  40a704:	csel	x27, x0, x27, ne  // ne = any
  40a708:	b	40a5bc <ferror@plt+0x7f8c>
  40a70c:	adrp	x27, 41b000 <ferror@plt+0x189d0>
  40a710:	add	x27, x27, #0x688
  40a714:	b	40a5bc <ferror@plt+0x7f8c>
  40a718:	add	x0, sp, #0x88
  40a71c:	bl	402590 <uname@plt>
  40a720:	tbnz	w0, #31, 40a860 <ferror@plt+0x8230>
  40a724:	add	x19, sp, #0x10a
  40a728:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40a72c:	mov	x3, x19
  40a730:	add	x2, x2, #0x3d8
  40a734:	mov	x1, #0x1000                	// #4096
  40a738:	add	x0, sp, #0x210
  40a73c:	bl	402150 <snprintf@plt>
  40a740:	add	x0, sp, #0x210
  40a744:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a748:	add	x1, x1, #0x3f8
  40a74c:	bl	402190 <fopen@plt>
  40a750:	mov	x20, x0
  40a754:	cbz	x0, 40a884 <ferror@plt+0x8254>
  40a758:	mov	x0, x24
  40a75c:	mov	w1, #0x1ed                 	// #493
  40a760:	bl	40bdb0 <ferror@plt+0x9780>
  40a764:	tbnz	w0, #31, 40a8b4 <ferror@plt+0x8284>
  40a768:	mov	x0, x24
  40a76c:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a770:	mov	w19, #0x0                   	// #0
  40a774:	add	x1, x1, #0x4b8
  40a778:	bl	402190 <fopen@plt>
  40a77c:	mov	x21, x0
  40a780:	cbz	x0, 40a8f0 <ferror@plt+0x82c0>
  40a784:	nop
  40a788:	mov	x2, x20
  40a78c:	mov	w1, #0x1000                	// #4096
  40a790:	mov	x0, #0x1210                	// #4624
  40a794:	add	x0, sp, x0
  40a798:	bl	4025f0 <fgets@plt>
  40a79c:	mov	x7, x0
  40a7a0:	mov	x1, #0x3210                	// #12816
  40a7a4:	mov	x2, #0x2210                	// #8720
  40a7a8:	add	x3, sp, x1
  40a7ac:	mov	x8, #0x1210                	// #4624
  40a7b0:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a7b4:	add	x6, sp, #0x84
  40a7b8:	add	x5, sp, #0x80
  40a7bc:	add	x4, sp, #0x7f
  40a7c0:	add	x2, sp, x2
  40a7c4:	add	x0, sp, x8
  40a7c8:	add	x1, x1, #0x4e8
  40a7cc:	cbz	x7, 40a84c <ferror@plt+0x821c>
  40a7d0:	mov	x12, #0x1010                	// #4112
  40a7d4:	add	x7, sp, x12
  40a7d8:	ldrb	w7, [x7, #512]
  40a7dc:	cmp	w7, #0x23
  40a7e0:	b.eq	40a788 <ferror@plt+0x8158>  // b.none
  40a7e4:	bl	4024f0 <__isoc99_sscanf@plt>
  40a7e8:	cmp	w0, #0x5
  40a7ec:	adrp	x5, 432000 <ferror@plt+0x2f9d0>
  40a7f0:	b.ne	40a82c <ferror@plt+0x81fc>  // b.any
  40a7f4:	ldrb	w3, [sp, #127]
  40a7f8:	mov	x10, #0x3210                	// #12816
  40a7fc:	mov	x11, #0x2210                	// #8720
  40a800:	add	x2, sp, x10
  40a804:	sub	w4, w3, #0x62
  40a808:	add	x1, sp, x11
  40a80c:	and	w4, w4, #0xff
  40a810:	mov	x0, x21
  40a814:	cmp	w4, #0x1
  40a818:	b.hi	40a82c <ferror@plt+0x81fc>  // b.pmore
  40a81c:	ldp	w4, w5, [sp, #128]
  40a820:	ldr	x6, [x27, #8]
  40a824:	blr	x6
  40a828:	b	40a788 <ferror@plt+0x8158>
  40a82c:	ldr	x0, [x5, #904]
  40a830:	mov	x9, #0x1210                	// #4624
  40a834:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a838:	add	x2, sp, x9
  40a83c:	add	x1, x1, #0x4f8
  40a840:	mov	w19, #0x1                   	// #1
  40a844:	bl	4025e0 <fprintf@plt>
  40a848:	b	40a788 <ferror@plt+0x8158>
  40a84c:	mov	x0, x20
  40a850:	bl	402160 <fclose@plt>
  40a854:	mov	x0, x21
  40a858:	bl	402160 <fclose@plt>
  40a85c:	b	40a68c <ferror@plt+0x805c>
  40a860:	adrp	x1, 432000 <ferror@plt+0x2f9d0>
  40a864:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  40a868:	mov	x2, #0x15                  	// #21
  40a86c:	mov	w19, #0x1                   	// #1
  40a870:	ldr	x3, [x1, #904]
  40a874:	add	x0, x0, #0x3c0
  40a878:	mov	x1, #0x1                   	// #1
  40a87c:	bl	402440 <fwrite@plt>
  40a880:	b	40a68c <ferror@plt+0x805c>
  40a884:	bl	402580 <__errno_location@plt>
  40a888:	ldr	w1, [x0]
  40a88c:	adrp	x2, 432000 <ferror@plt+0x2f9d0>
  40a890:	cmp	w1, #0x2
  40a894:	ldr	x0, [x2, #904]
  40a898:	mov	x2, x19
  40a89c:	b.eq	40a8dc <ferror@plt+0x82ac>  // b.none
  40a8a0:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a8a4:	mov	w19, #0x1                   	// #1
  40a8a8:	add	x1, x1, #0x440
  40a8ac:	bl	4025e0 <fprintf@plt>
  40a8b0:	b	40a68c <ferror@plt+0x805c>
  40a8b4:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a8b8:	mov	x2, x24
  40a8bc:	add	x1, x1, #0x480
  40a8c0:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  40a8c4:	ldr	x0, [x0, #904]
  40a8c8:	mov	w19, #0x1                   	// #1
  40a8cc:	bl	4025e0 <fprintf@plt>
  40a8d0:	mov	x0, x20
  40a8d4:	bl	402160 <fclose@plt>
  40a8d8:	b	40a68c <ferror@plt+0x805c>
  40a8dc:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a8e0:	mov	w19, #0x0                   	// #0
  40a8e4:	add	x1, x1, #0x400
  40a8e8:	bl	4025e0 <fprintf@plt>
  40a8ec:	b	40a68c <ferror@plt+0x805c>
  40a8f0:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a8f4:	mov	x2, x24
  40a8f8:	add	x1, x1, #0x4c0
  40a8fc:	adrp	x0, 432000 <ferror@plt+0x2f9d0>
  40a900:	b	40a8c4 <ferror@plt+0x8294>
  40a904:	nop
  40a908:	cbz	x1, 40a918 <ferror@plt+0x82e8>
  40a90c:	stp	xzr, xzr, [x0]
  40a910:	stp	xzr, x1, [x0, #16]
  40a914:	ret
  40a918:	stp	x29, x30, [sp, #-16]!
  40a91c:	adrp	x3, 41b000 <ferror@plt+0x189d0>
  40a920:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a924:	mov	x29, sp
  40a928:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  40a92c:	add	x3, x3, #0x708
  40a930:	add	x1, x1, #0x6e8
  40a934:	add	x0, x0, #0x6f8
  40a938:	mov	w2, #0x2a                  	// #42
  40a93c:	bl	402570 <__assert_fail@plt>
  40a940:	stp	x29, x30, [sp, #-48]!
  40a944:	mov	x29, sp
  40a948:	ldp	x2, x3, [x0, #8]
  40a94c:	stp	x19, x20, [sp, #16]
  40a950:	mov	x20, x1
  40a954:	mov	x19, x0
  40a958:	ldr	x0, [x0]
  40a95c:	add	x1, x2, #0x1
  40a960:	cmp	x1, x3
  40a964:	b.cs	40a980 <ferror@plt+0x8350>  // b.hs, b.nlast
  40a968:	str	x20, [x0, x2, lsl #3]
  40a96c:	mov	w0, w2
  40a970:	str	x1, [x19, #8]
  40a974:	ldp	x19, x20, [sp, #16]
  40a978:	ldp	x29, x30, [sp], #48
  40a97c:	ret
  40a980:	str	x21, [sp, #32]
  40a984:	ldr	x21, [x19, #24]
  40a988:	add	x21, x3, x21
  40a98c:	lsl	x1, x21, #3
  40a990:	bl	402230 <realloc@plt>
  40a994:	cbz	x0, 40a9b0 <ferror@plt+0x8380>
  40a998:	ldr	x2, [x19, #8]
  40a99c:	str	x0, [x19]
  40a9a0:	str	x21, [x19, #16]
  40a9a4:	add	x1, x2, #0x1
  40a9a8:	ldr	x21, [sp, #32]
  40a9ac:	b	40a968 <ferror@plt+0x8338>
  40a9b0:	mov	w0, #0xfffffff4            	// #-12
  40a9b4:	ldr	x21, [sp, #32]
  40a9b8:	b	40a974 <ferror@plt+0x8344>
  40a9bc:	nop
  40a9c0:	ldp	x2, x4, [x0]
  40a9c4:	add	x4, x2, x4, lsl #3
  40a9c8:	cmp	x2, x4
  40a9cc:	b.cc	40a9dc <ferror@plt+0x83ac>  // b.lo, b.ul, b.last
  40a9d0:	b	40a9f4 <ferror@plt+0x83c4>
  40a9d4:	cmp	x4, x2
  40a9d8:	b.ls	40a9f4 <ferror@plt+0x83c4>  // b.plast
  40a9dc:	ldr	x3, [x2]
  40a9e0:	add	x2, x2, #0x8
  40a9e4:	cmp	x3, x1
  40a9e8:	b.ne	40a9d4 <ferror@plt+0x83a4>  // b.any
  40a9ec:	mov	w0, #0xffffffef            	// #-17
  40a9f0:	ret
  40a9f4:	b	40a940 <ferror@plt+0x8310>
  40a9f8:	stp	x29, x30, [sp, #-32]!
  40a9fc:	mov	x29, sp
  40aa00:	str	x19, [sp, #16]
  40aa04:	mov	x19, x0
  40aa08:	ldr	x0, [x0]
  40aa0c:	bl	4023e0 <free@plt>
  40aa10:	stp	xzr, xzr, [x19, #8]
  40aa14:	ldr	x19, [sp, #16]
  40aa18:	ldp	x29, x30, [sp], #32
  40aa1c:	ret
  40aa20:	mov	x3, x1
  40aa24:	mov	x2, #0x8                   	// #8
  40aa28:	ldp	x0, x1, [x0]
  40aa2c:	b	402110 <qsort@plt>
  40aa30:	stp	x29, x30, [sp, #-32]!
  40aa34:	sub	w0, w0, #0x1
  40aa38:	clz	w0, w0
  40aa3c:	neg	w2, w0
  40aa40:	mov	x29, sp
  40aa44:	mov	x0, #0x1                   	// #1
  40aa48:	stp	x19, x20, [sp, #16]
  40aa4c:	mov	w19, #0x1                   	// #1
  40aa50:	lsl	w19, w19, w2
  40aa54:	mov	x20, x1
  40aa58:	ubfiz	x1, x19, #4, #32
  40aa5c:	add	x1, x1, #0x18
  40aa60:	bl	402210 <calloc@plt>
  40aa64:	cbz	x0, 40aa84 <ferror@plt+0x8454>
  40aa68:	str	w19, [x0, #8]
  40aa6c:	cmp	wzr, w19, lsr #5
  40aa70:	str	x20, [x0, #16]
  40aa74:	lsr	w19, w19, #5
  40aa78:	b.ne	40aa90 <ferror@plt+0x8460>  // b.any
  40aa7c:	mov	w1, #0x4                   	// #4
  40aa80:	str	w1, [x0, #4]
  40aa84:	ldp	x19, x20, [sp, #16]
  40aa88:	ldp	x29, x30, [sp], #32
  40aa8c:	ret
  40aa90:	cmp	w19, #0x41
  40aa94:	mov	w1, #0x40                  	// #64
  40aa98:	csel	w19, w19, w1, cc  // cc = lo, ul, last
  40aa9c:	str	w19, [x0, #4]
  40aaa0:	ldp	x19, x20, [sp, #16]
  40aaa4:	ldp	x29, x30, [sp], #32
  40aaa8:	ret
  40aaac:	nop
  40aab0:	cbz	x0, 40ab60 <ferror@plt+0x8530>
  40aab4:	stp	x29, x30, [sp, #-64]!
  40aab8:	mov	x29, sp
  40aabc:	str	x23, [sp, #48]
  40aac0:	ldr	w23, [x0, #8]
  40aac4:	stp	x21, x22, [sp, #32]
  40aac8:	add	x22, x0, #0x18
  40aacc:	mov	x21, x0
  40aad0:	add	x23, x22, x23, lsl #4
  40aad4:	cmp	x22, x23
  40aad8:	b.cs	40ab4c <ferror@plt+0x851c>  // b.hs, b.nlast
  40aadc:	stp	x19, x20, [sp, #16]
  40aae0:	b	40aaf8 <ferror@plt+0x84c8>
  40aae4:	mov	x0, x19
  40aae8:	add	x22, x22, #0x10
  40aaec:	bl	4023e0 <free@plt>
  40aaf0:	cmp	x23, x22
  40aaf4:	b.ls	40ab48 <ferror@plt+0x8518>  // b.plast
  40aaf8:	ldr	x1, [x21, #16]
  40aafc:	ldr	x19, [x22]
  40ab00:	cbz	x1, 40aae4 <ferror@plt+0x84b4>
  40ab04:	ldr	w20, [x22, #8]
  40ab08:	add	x20, x19, x20, lsl #4
  40ab0c:	cmp	x19, x20
  40ab10:	b.cc	40ab1c <ferror@plt+0x84ec>  // b.lo, b.ul, b.last
  40ab14:	b	40aae4 <ferror@plt+0x84b4>
  40ab18:	ldr	x1, [x21, #16]
  40ab1c:	add	x19, x19, #0x10
  40ab20:	ldur	x0, [x19, #-8]
  40ab24:	blr	x1
  40ab28:	cmp	x20, x19
  40ab2c:	b.hi	40ab18 <ferror@plt+0x84e8>  // b.pmore
  40ab30:	ldr	x19, [x22]
  40ab34:	add	x22, x22, #0x10
  40ab38:	mov	x0, x19
  40ab3c:	bl	4023e0 <free@plt>
  40ab40:	cmp	x23, x22
  40ab44:	b.hi	40aaf8 <ferror@plt+0x84c8>  // b.pmore
  40ab48:	ldp	x19, x20, [sp, #16]
  40ab4c:	mov	x0, x21
  40ab50:	ldp	x21, x22, [sp, #32]
  40ab54:	ldr	x23, [sp, #48]
  40ab58:	ldp	x29, x30, [sp], #64
  40ab5c:	b	4023e0 <free@plt>
  40ab60:	ret
  40ab64:	nop
  40ab68:	stp	x29, x30, [sp, #-96]!
  40ab6c:	mov	x29, sp
  40ab70:	stp	x19, x20, [sp, #16]
  40ab74:	mov	x19, x1
  40ab78:	mov	x20, x0
  40ab7c:	mov	x0, x1
  40ab80:	stp	x21, x22, [sp, #32]
  40ab84:	mov	x21, x2
  40ab88:	stp	x23, x24, [sp, #48]
  40ab8c:	stp	x25, x26, [sp, #64]
  40ab90:	bl	402020 <strlen@plt>
  40ab94:	mov	w3, w0
  40ab98:	and	w5, w0, #0x3
  40ab9c:	cmp	wzr, w0, lsr #2
  40aba0:	b.eq	40ad78 <ferror@plt+0x8748>  // b.none
  40aba4:	lsr	w0, w0, #2
  40aba8:	sub	w4, w0, #0x1
  40abac:	mov	x0, x19
  40abb0:	add	x4, x4, #0x1
  40abb4:	add	x4, x19, x4, lsl #2
  40abb8:	ldrh	w1, [x0]
  40abbc:	add	x0, x0, #0x4
  40abc0:	ldurh	w2, [x0, #-2]
  40abc4:	cmp	x0, x4
  40abc8:	add	w3, w1, w3
  40abcc:	lsl	w1, w3, #16
  40abd0:	eor	w1, w1, w2, lsl #11
  40abd4:	eor	w3, w1, w3
  40abd8:	add	w3, w3, w3, lsr #11
  40abdc:	b.ne	40abb8 <ferror@plt+0x8588>  // b.any
  40abe0:	cmp	w5, #0x2
  40abe4:	b.eq	40ad64 <ferror@plt+0x8734>  // b.none
  40abe8:	cmp	w5, #0x3
  40abec:	b.eq	40ad44 <ferror@plt+0x8714>  // b.none
  40abf0:	cmp	w5, #0x1
  40abf4:	b.eq	40ad30 <ferror@plt+0x8700>  // b.none
  40abf8:	eor	w3, w3, w3, lsl #3
  40abfc:	ldr	w22, [x20, #8]
  40ac00:	add	x24, x20, #0x18
  40ac04:	add	w3, w3, w3, lsr #5
  40ac08:	sub	w22, w22, #0x1
  40ac0c:	eor	w3, w3, w3, lsl #4
  40ac10:	add	w3, w3, w3, lsr #17
  40ac14:	eor	w3, w3, w3, lsl #25
  40ac18:	add	w3, w3, w3, lsr #6
  40ac1c:	and	w3, w22, w3
  40ac20:	lsl	x22, x3, #4
  40ac24:	add	x25, x24, x22
  40ac28:	ldr	x23, [x24, x22]
  40ac2c:	ldp	w26, w2, [x25, #8]
  40ac30:	add	w0, w26, #0x1
  40ac34:	cmp	w0, w2
  40ac38:	b.cs	40acf8 <ferror@plt+0x86c8>  // b.hs, b.nlast
  40ac3c:	ubfiz	x24, x26, #4, #32
  40ac40:	add	x24, x23, x24
  40ac44:	cmp	x24, x23
  40ac48:	b.hi	40ac60 <ferror@plt+0x8630>  // b.pmore
  40ac4c:	b	40ad80 <ferror@plt+0x8750>
  40ac50:	b.lt	40acac <ferror@plt+0x867c>  // b.tstop
  40ac54:	mov	x23, x0
  40ac58:	cmp	x24, x0
  40ac5c:	b.ls	40acc0 <ferror@plt+0x8690>  // b.plast
  40ac60:	ldr	x1, [x23]
  40ac64:	mov	x0, x19
  40ac68:	bl	402370 <strcmp@plt>
  40ac6c:	mov	w22, w0
  40ac70:	cmp	w22, #0x0
  40ac74:	add	x0, x23, #0x10
  40ac78:	cbnz	w22, 40ac50 <ferror@plt+0x8620>
  40ac7c:	ldr	x1, [x20, #16]
  40ac80:	cbz	x1, 40ac8c <ferror@plt+0x865c>
  40ac84:	ldr	x0, [x23, #8]
  40ac88:	blr	x1
  40ac8c:	stp	x19, x21, [x23]
  40ac90:	mov	w0, w22
  40ac94:	ldp	x19, x20, [sp, #16]
  40ac98:	ldp	x21, x22, [sp, #32]
  40ac9c:	ldp	x23, x24, [sp, #48]
  40aca0:	ldp	x25, x26, [sp, #64]
  40aca4:	ldp	x29, x30, [sp], #96
  40aca8:	ret
  40acac:	sub	x2, x24, x23
  40acb0:	mov	x1, x23
  40acb4:	bl	401ff0 <memmove@plt>
  40acb8:	ldr	w26, [x25, #8]
  40acbc:	mov	x0, x23
  40acc0:	stp	x19, x21, [x0]
  40acc4:	add	w26, w26, #0x1
  40acc8:	ldr	w0, [x20]
  40accc:	str	w26, [x25, #8]
  40acd0:	mov	w22, #0x0                   	// #0
  40acd4:	add	w0, w0, #0x1
  40acd8:	str	w0, [x20]
  40acdc:	mov	w0, w22
  40ace0:	ldp	x19, x20, [sp, #16]
  40ace4:	ldp	x21, x22, [sp, #32]
  40ace8:	ldp	x23, x24, [sp, #48]
  40acec:	ldp	x25, x26, [sp, #64]
  40acf0:	ldp	x29, x30, [sp], #96
  40acf4:	ret
  40acf8:	str	x27, [sp, #80]
  40acfc:	mov	x0, x23
  40ad00:	ldr	w27, [x20, #4]
  40ad04:	add	w1, w2, w27
  40ad08:	add	w27, w2, w27
  40ad0c:	lsl	x1, x1, #4
  40ad10:	bl	402230 <realloc@plt>
  40ad14:	mov	x23, x0
  40ad18:	cbz	x0, 40ad88 <ferror@plt+0x8758>
  40ad1c:	ldr	w26, [x25, #8]
  40ad20:	str	x0, [x24, x22]
  40ad24:	str	w27, [x25, #12]
  40ad28:	ldr	x27, [sp, #80]
  40ad2c:	b	40ac3c <ferror@plt+0x860c>
  40ad30:	ldrb	w0, [x4]
  40ad34:	add	w3, w0, w3
  40ad38:	eor	w3, w3, w3, lsl #10
  40ad3c:	add	w3, w3, w3, lsr #1
  40ad40:	b	40abf8 <ferror@plt+0x85c8>
  40ad44:	ldrh	w0, [x4]
  40ad48:	ldrb	w1, [x4, #2]
  40ad4c:	add	w3, w0, w3
  40ad50:	lsl	w0, w3, #16
  40ad54:	eor	w0, w0, w1, lsl #18
  40ad58:	eor	w3, w0, w3
  40ad5c:	add	w3, w3, w3, lsr #11
  40ad60:	b	40abf8 <ferror@plt+0x85c8>
  40ad64:	ldrh	w0, [x4]
  40ad68:	add	w3, w0, w3
  40ad6c:	eor	w3, w3, w3, lsl #11
  40ad70:	add	w3, w3, w3, lsr #17
  40ad74:	b	40abf8 <ferror@plt+0x85c8>
  40ad78:	mov	x4, x19
  40ad7c:	b	40abe0 <ferror@plt+0x85b0>
  40ad80:	mov	x0, x23
  40ad84:	b	40acc0 <ferror@plt+0x8690>
  40ad88:	bl	402580 <__errno_location@plt>
  40ad8c:	ldr	w22, [x0]
  40ad90:	ldr	x27, [sp, #80]
  40ad94:	neg	w22, w22
  40ad98:	b	40acdc <ferror@plt+0x86ac>
  40ad9c:	nop
  40ada0:	stp	x29, x30, [sp, #-96]!
  40ada4:	mov	x29, sp
  40ada8:	stp	x19, x20, [sp, #16]
  40adac:	mov	x19, x1
  40adb0:	mov	x20, x0
  40adb4:	mov	x0, x1
  40adb8:	stp	x21, x22, [sp, #32]
  40adbc:	mov	x21, x2
  40adc0:	stp	x23, x24, [sp, #48]
  40adc4:	stp	x25, x26, [sp, #64]
  40adc8:	bl	402020 <strlen@plt>
  40adcc:	mov	w3, w0
  40add0:	and	w5, w0, #0x3
  40add4:	cmp	wzr, w0, lsr #2
  40add8:	b.eq	40af94 <ferror@plt+0x8964>  // b.none
  40addc:	lsr	w0, w0, #2
  40ade0:	sub	w4, w0, #0x1
  40ade4:	mov	x0, x19
  40ade8:	add	x4, x4, #0x1
  40adec:	add	x4, x19, x4, lsl #2
  40adf0:	ldrh	w1, [x0]
  40adf4:	add	x0, x0, #0x4
  40adf8:	ldurh	w2, [x0, #-2]
  40adfc:	cmp	x0, x4
  40ae00:	add	w3, w1, w3
  40ae04:	lsl	w1, w3, #16
  40ae08:	eor	w1, w1, w2, lsl #11
  40ae0c:	eor	w3, w1, w3
  40ae10:	add	w3, w3, w3, lsr #11
  40ae14:	b.ne	40adf0 <ferror@plt+0x87c0>  // b.any
  40ae18:	cmp	w5, #0x2
  40ae1c:	b.eq	40af80 <ferror@plt+0x8950>  // b.none
  40ae20:	cmp	w5, #0x3
  40ae24:	b.eq	40af60 <ferror@plt+0x8930>  // b.none
  40ae28:	cmp	w5, #0x1
  40ae2c:	b.eq	40af4c <ferror@plt+0x891c>  // b.none
  40ae30:	eor	w3, w3, w3, lsl #3
  40ae34:	ldr	w23, [x20, #8]
  40ae38:	add	x26, x20, #0x18
  40ae3c:	add	w3, w3, w3, lsr #5
  40ae40:	sub	w23, w23, #0x1
  40ae44:	eor	w3, w3, w3, lsl #4
  40ae48:	add	w3, w3, w3, lsr #17
  40ae4c:	eor	w3, w3, w3, lsl #25
  40ae50:	add	w3, w3, w3, lsr #6
  40ae54:	and	w3, w23, w3
  40ae58:	lsl	x23, x3, #4
  40ae5c:	add	x24, x26, x23
  40ae60:	ldr	x22, [x26, x23]
  40ae64:	ldp	w25, w2, [x24, #8]
  40ae68:	add	w0, w25, #0x1
  40ae6c:	cmp	w0, w2
  40ae70:	b.cs	40af14 <ferror@plt+0x88e4>  // b.hs, b.nlast
  40ae74:	ubfiz	x23, x25, #4, #32
  40ae78:	add	x23, x22, x23
  40ae7c:	cmp	x23, x22
  40ae80:	b.hi	40ae9c <ferror@plt+0x886c>  // b.pmore
  40ae84:	b	40af9c <ferror@plt+0x896c>
  40ae88:	add	x0, x22, #0x10
  40ae8c:	b.lt	40aecc <ferror@plt+0x889c>  // b.tstop
  40ae90:	mov	x22, x0
  40ae94:	cmp	x23, x0
  40ae98:	b.ls	40aee0 <ferror@plt+0x88b0>  // b.plast
  40ae9c:	ldr	x1, [x22]
  40aea0:	mov	x0, x19
  40aea4:	bl	402370 <strcmp@plt>
  40aea8:	cmp	w0, #0x0
  40aeac:	cbnz	w0, 40ae88 <ferror@plt+0x8858>
  40aeb0:	mov	w0, #0xffffffef            	// #-17
  40aeb4:	ldp	x19, x20, [sp, #16]
  40aeb8:	ldp	x21, x22, [sp, #32]
  40aebc:	ldp	x23, x24, [sp, #48]
  40aec0:	ldp	x25, x26, [sp, #64]
  40aec4:	ldp	x29, x30, [sp], #96
  40aec8:	ret
  40aecc:	sub	x2, x23, x22
  40aed0:	mov	x1, x22
  40aed4:	bl	401ff0 <memmove@plt>
  40aed8:	ldr	w25, [x24, #8]
  40aedc:	mov	x0, x22
  40aee0:	ldr	w1, [x20]
  40aee4:	add	w25, w25, #0x1
  40aee8:	stp	x19, x21, [x0]
  40aeec:	mov	w0, #0x0                   	// #0
  40aef0:	add	w1, w1, #0x1
  40aef4:	str	w25, [x24, #8]
  40aef8:	str	w1, [x20]
  40aefc:	ldp	x19, x20, [sp, #16]
  40af00:	ldp	x21, x22, [sp, #32]
  40af04:	ldp	x23, x24, [sp, #48]
  40af08:	ldp	x25, x26, [sp, #64]
  40af0c:	ldp	x29, x30, [sp], #96
  40af10:	ret
  40af14:	str	x27, [sp, #80]
  40af18:	mov	x0, x22
  40af1c:	ldr	w27, [x20, #4]
  40af20:	add	w1, w2, w27
  40af24:	add	w27, w2, w27
  40af28:	lsl	x1, x1, #4
  40af2c:	bl	402230 <realloc@plt>
  40af30:	mov	x22, x0
  40af34:	cbz	x0, 40afa4 <ferror@plt+0x8974>
  40af38:	ldr	w25, [x24, #8]
  40af3c:	str	x0, [x26, x23]
  40af40:	str	w27, [x24, #12]
  40af44:	ldr	x27, [sp, #80]
  40af48:	b	40ae74 <ferror@plt+0x8844>
  40af4c:	ldrb	w0, [x4]
  40af50:	add	w3, w0, w3
  40af54:	eor	w3, w3, w3, lsl #10
  40af58:	add	w3, w3, w3, lsr #1
  40af5c:	b	40ae30 <ferror@plt+0x8800>
  40af60:	ldrh	w0, [x4]
  40af64:	ldrb	w1, [x4, #2]
  40af68:	add	w3, w0, w3
  40af6c:	lsl	w0, w3, #16
  40af70:	eor	w0, w0, w1, lsl #18
  40af74:	eor	w3, w0, w3
  40af78:	add	w3, w3, w3, lsr #11
  40af7c:	b	40ae30 <ferror@plt+0x8800>
  40af80:	ldrh	w0, [x4]
  40af84:	add	w3, w0, w3
  40af88:	eor	w3, w3, w3, lsl #11
  40af8c:	add	w3, w3, w3, lsr #17
  40af90:	b	40ae30 <ferror@plt+0x8800>
  40af94:	mov	x4, x19
  40af98:	b	40ae18 <ferror@plt+0x87e8>
  40af9c:	mov	x0, x22
  40afa0:	b	40aee0 <ferror@plt+0x88b0>
  40afa4:	bl	402580 <__errno_location@plt>
  40afa8:	ldr	w0, [x0]
  40afac:	ldr	x27, [sp, #80]
  40afb0:	neg	w0, w0
  40afb4:	b	40aefc <ferror@plt+0x88cc>
  40afb8:	stp	x29, x30, [sp, #-64]!
  40afbc:	mov	x29, sp
  40afc0:	stp	x19, x20, [sp, #16]
  40afc4:	mov	x19, x0
  40afc8:	mov	x0, x1
  40afcc:	stp	x21, x22, [sp, #32]
  40afd0:	stp	x23, x24, [sp, #48]
  40afd4:	mov	x23, x1
  40afd8:	bl	402020 <strlen@plt>
  40afdc:	mov	w2, w0
  40afe0:	and	w6, w0, #0x3
  40afe4:	cmp	wzr, w0, lsr #2
  40afe8:	b.eq	40b144 <ferror@plt+0x8b14>  // b.none
  40afec:	lsr	w1, w0, #2
  40aff0:	mov	x3, x23
  40aff4:	sub	w1, w1, #0x1
  40aff8:	add	x1, x1, #0x1
  40affc:	add	x1, x23, x1, lsl #2
  40b000:	ldrh	w4, [x3]
  40b004:	add	x3, x3, #0x4
  40b008:	ldurh	w5, [x3, #-2]
  40b00c:	cmp	x3, x1
  40b010:	add	w2, w4, w2
  40b014:	lsl	w4, w2, #16
  40b018:	eor	w4, w4, w5, lsl #11
  40b01c:	eor	w2, w4, w2
  40b020:	add	w2, w2, w2, lsr #11
  40b024:	b.ne	40b000 <ferror@plt+0x89d0>  // b.any
  40b028:	cmp	w6, #0x2
  40b02c:	b.eq	40b0fc <ferror@plt+0x8acc>  // b.none
  40b030:	cmp	w6, #0x3
  40b034:	b.eq	40b124 <ferror@plt+0x8af4>  // b.none
  40b038:	cmp	w6, #0x1
  40b03c:	b.eq	40b110 <ferror@plt+0x8ae0>  // b.none
  40b040:	eor	w2, w2, w2, lsl #3
  40b044:	ldr	w1, [x19, #8]
  40b048:	add	x19, x19, #0x18
  40b04c:	mov	x20, #0x0                   	// #0
  40b050:	add	w0, w2, w2, lsr #5
  40b054:	sub	w1, w1, #0x1
  40b058:	eor	w0, w0, w0, lsl #4
  40b05c:	add	w0, w0, w0, lsr #17
  40b060:	eor	w0, w0, w0, lsl #25
  40b064:	add	w0, w0, w0, lsr #6
  40b068:	and	w0, w1, w0
  40b06c:	lsl	x0, x0, #4
  40b070:	add	x1, x19, x0
  40b074:	ldr	x22, [x19, x0]
  40b078:	ldr	w21, [x1, #8]
  40b07c:	nop
  40b080:	add	x19, x20, x21
  40b084:	mov	x0, x23
  40b088:	cmp	x20, x21
  40b08c:	b.cs	40b0c4 <ferror@plt+0x8a94>  // b.hs, b.nlast
  40b090:	lsr	x19, x19, #1
  40b094:	lsl	x2, x19, #4
  40b098:	add	x24, x22, x2
  40b09c:	ldr	x1, [x22, x2]
  40b0a0:	bl	402370 <strcmp@plt>
  40b0a4:	cmp	w0, #0x0
  40b0a8:	b.lt	40b0dc <ferror@plt+0x8aac>  // b.tstop
  40b0ac:	b.eq	40b0e4 <ferror@plt+0x8ab4>  // b.none
  40b0b0:	add	x20, x19, #0x1
  40b0b4:	mov	x0, x23
  40b0b8:	add	x19, x20, x21
  40b0bc:	cmp	x20, x21
  40b0c0:	b.cc	40b090 <ferror@plt+0x8a60>  // b.lo, b.ul, b.last
  40b0c4:	mov	x0, #0x0                   	// #0
  40b0c8:	ldp	x19, x20, [sp, #16]
  40b0cc:	ldp	x21, x22, [sp, #32]
  40b0d0:	ldp	x23, x24, [sp, #48]
  40b0d4:	ldp	x29, x30, [sp], #64
  40b0d8:	ret
  40b0dc:	mov	x21, x19
  40b0e0:	b	40b080 <ferror@plt+0x8a50>
  40b0e4:	ldr	x0, [x24, #8]
  40b0e8:	ldp	x19, x20, [sp, #16]
  40b0ec:	ldp	x21, x22, [sp, #32]
  40b0f0:	ldp	x23, x24, [sp, #48]
  40b0f4:	ldp	x29, x30, [sp], #64
  40b0f8:	ret
  40b0fc:	ldrh	w0, [x1]
  40b100:	add	w2, w0, w2
  40b104:	eor	w2, w2, w2, lsl #11
  40b108:	add	w2, w2, w2, lsr #17
  40b10c:	b	40b040 <ferror@plt+0x8a10>
  40b110:	ldrb	w0, [x1]
  40b114:	add	w2, w0, w2
  40b118:	eor	w2, w2, w2, lsl #10
  40b11c:	add	w2, w2, w2, lsr #1
  40b120:	b	40b040 <ferror@plt+0x8a10>
  40b124:	ldrh	w0, [x1]
  40b128:	ldrb	w1, [x1, #2]
  40b12c:	add	w2, w0, w2
  40b130:	lsl	w0, w2, #16
  40b134:	eor	w0, w0, w1, lsl #18
  40b138:	eor	w2, w0, w2
  40b13c:	add	w2, w2, w2, lsr #11
  40b140:	b	40b040 <ferror@plt+0x8a10>
  40b144:	mov	x1, x23
  40b148:	b	40b028 <ferror@plt+0x89f8>
  40b14c:	nop
  40b150:	stp	x29, x30, [sp, #-112]!
  40b154:	mov	x29, sp
  40b158:	stp	x19, x20, [sp, #16]
  40b15c:	mov	x19, x0
  40b160:	mov	x0, x1
  40b164:	stp	x21, x22, [sp, #32]
  40b168:	stp	x23, x24, [sp, #48]
  40b16c:	mov	x23, x1
  40b170:	stp	x25, x26, [sp, #64]
  40b174:	stp	x27, x28, [sp, #80]
  40b178:	bl	402020 <strlen@plt>
  40b17c:	mov	w2, w0
  40b180:	and	w5, w0, #0x3
  40b184:	cmp	wzr, w0, lsr #2
  40b188:	b.eq	40b390 <ferror@plt+0x8d60>  // b.none
  40b18c:	lsr	w0, w0, #2
  40b190:	sub	w1, w0, #0x1
  40b194:	mov	x0, x23
  40b198:	add	x1, x1, #0x1
  40b19c:	add	x1, x23, x1, lsl #2
  40b1a0:	ldrh	w3, [x0]
  40b1a4:	add	x0, x0, #0x4
  40b1a8:	ldurh	w4, [x0, #-2]
  40b1ac:	cmp	x0, x1
  40b1b0:	add	w2, w3, w2
  40b1b4:	lsl	w3, w2, #16
  40b1b8:	eor	w3, w3, w4, lsl #11
  40b1bc:	eor	w2, w3, w2
  40b1c0:	add	w2, w2, w2, lsr #11
  40b1c4:	b.ne	40b1a0 <ferror@plt+0x8b70>  // b.any
  40b1c8:	cmp	w5, #0x2
  40b1cc:	b.eq	40b37c <ferror@plt+0x8d4c>  // b.none
  40b1d0:	cmp	w5, #0x3
  40b1d4:	b.eq	40b35c <ferror@plt+0x8d2c>  // b.none
  40b1d8:	cmp	w5, #0x1
  40b1dc:	b.eq	40b348 <ferror@plt+0x8d18>  // b.none
  40b1e0:	eor	w2, w2, w2, lsl #3
  40b1e4:	ldr	w24, [x19, #8]
  40b1e8:	add	x0, x19, #0x18
  40b1ec:	str	x0, [sp, #104]
  40b1f0:	add	w2, w2, w2, lsr #5
  40b1f4:	sub	w24, w24, #0x1
  40b1f8:	mov	x28, #0x0                   	// #0
  40b1fc:	eor	w2, w2, w2, lsl #4
  40b200:	add	w2, w2, w2, lsr #17
  40b204:	eor	w2, w2, w2, lsl #25
  40b208:	add	w2, w2, w2, lsr #6
  40b20c:	and	w2, w24, w2
  40b210:	lsl	x24, x2, #4
  40b214:	add	x25, x0, x24
  40b218:	ldr	x26, [x0, x24]
  40b21c:	ldr	w0, [x25, #8]
  40b220:	str	x0, [sp, #96]
  40b224:	mov	x21, x0
  40b228:	add	x20, x21, x28
  40b22c:	mov	x0, x23
  40b230:	cmp	x21, x28
  40b234:	b.ls	40b270 <ferror@plt+0x8c40>  // b.plast
  40b238:	lsr	x20, x20, #1
  40b23c:	lsl	x2, x20, #4
  40b240:	add	x27, x26, x2
  40b244:	ldr	x1, [x26, x2]
  40b248:	bl	402370 <strcmp@plt>
  40b24c:	mov	w22, w0
  40b250:	cmp	w0, #0x0
  40b254:	b.lt	40b294 <ferror@plt+0x8c64>  // b.tstop
  40b258:	b.eq	40b29c <ferror@plt+0x8c6c>  // b.none
  40b25c:	add	x28, x20, #0x1
  40b260:	mov	x0, x23
  40b264:	add	x20, x21, x28
  40b268:	cmp	x21, x28
  40b26c:	b.hi	40b238 <ferror@plt+0x8c08>  // b.pmore
  40b270:	mov	w22, #0xfffffffe            	// #-2
  40b274:	mov	w0, w22
  40b278:	ldp	x19, x20, [sp, #16]
  40b27c:	ldp	x21, x22, [sp, #32]
  40b280:	ldp	x23, x24, [sp, #48]
  40b284:	ldp	x25, x26, [sp, #64]
  40b288:	ldp	x27, x28, [sp, #80]
  40b28c:	ldp	x29, x30, [sp], #112
  40b290:	ret
  40b294:	mov	x21, x20
  40b298:	b	40b228 <ferror@plt+0x8bf8>
  40b29c:	ldr	x1, [x19, #16]
  40b2a0:	cbz	x1, 40b2bc <ferror@plt+0x8c8c>
  40b2a4:	ldr	x0, [x27, #8]
  40b2a8:	blr	x1
  40b2ac:	ldr	w0, [x25, #8]
  40b2b0:	str	x0, [sp, #96]
  40b2b4:	ldr	x0, [sp, #104]
  40b2b8:	ldr	x26, [x0, x24]
  40b2bc:	add	x1, x27, #0x10
  40b2c0:	ldr	x0, [sp, #96]
  40b2c4:	add	x2, x26, x0, lsl #4
  40b2c8:	mov	x0, x27
  40b2cc:	sub	x2, x2, x27
  40b2d0:	bl	401ff0 <memmove@plt>
  40b2d4:	ldp	w0, w1, [x25, #8]
  40b2d8:	ldp	w2, w3, [x19]
  40b2dc:	sub	w0, w0, #0x1
  40b2e0:	str	w0, [x25, #8]
  40b2e4:	sub	w2, w2, #0x1
  40b2e8:	str	w2, [x19]
  40b2ec:	udiv	w0, w0, w3
  40b2f0:	udiv	w1, w1, w3
  40b2f4:	add	w20, w0, #0x1
  40b2f8:	cmp	w20, w1
  40b2fc:	b.cs	40b274 <ferror@plt+0x8c44>  // b.hs, b.nlast
  40b300:	ldr	x21, [sp, #104]
  40b304:	mul	w1, w3, w20
  40b308:	ldr	x0, [x21, x24]
  40b30c:	lsl	x1, x1, #4
  40b310:	bl	402230 <realloc@plt>
  40b314:	cbz	x0, 40b274 <ferror@plt+0x8c44>
  40b318:	ldr	w1, [x19, #4]
  40b31c:	str	x0, [x21, x24]
  40b320:	mov	w0, w22
  40b324:	ldp	x21, x22, [sp, #32]
  40b328:	mul	w20, w1, w20
  40b32c:	str	w20, [x25, #12]
  40b330:	ldp	x19, x20, [sp, #16]
  40b334:	ldp	x23, x24, [sp, #48]
  40b338:	ldp	x25, x26, [sp, #64]
  40b33c:	ldp	x27, x28, [sp, #80]
  40b340:	ldp	x29, x30, [sp], #112
  40b344:	ret
  40b348:	ldrb	w0, [x1]
  40b34c:	add	w2, w0, w2
  40b350:	eor	w2, w2, w2, lsl #10
  40b354:	add	w2, w2, w2, lsr #1
  40b358:	b	40b1e0 <ferror@plt+0x8bb0>
  40b35c:	ldrh	w0, [x1]
  40b360:	ldrb	w1, [x1, #2]
  40b364:	add	w2, w0, w2
  40b368:	lsl	w0, w2, #16
  40b36c:	eor	w0, w0, w1, lsl #18
  40b370:	eor	w2, w0, w2
  40b374:	add	w2, w2, w2, lsr #11
  40b378:	b	40b1e0 <ferror@plt+0x8bb0>
  40b37c:	ldrh	w0, [x1]
  40b380:	add	w2, w0, w2
  40b384:	eor	w2, w2, w2, lsl #11
  40b388:	add	w2, w2, w2, lsr #17
  40b38c:	b	40b1e0 <ferror@plt+0x8bb0>
  40b390:	mov	x1, x23
  40b394:	b	40b1c8 <ferror@plt+0x8b98>
  40b398:	ldr	w0, [x0]
  40b39c:	ret
  40b3a0:	mov	x2, #0xffffffff00000000    	// #-4294967296
  40b3a4:	stp	x0, x2, [x1]
  40b3a8:	ret
  40b3ac:	nop
  40b3b0:	ldp	w3, w6, [x0, #8]
  40b3b4:	ldr	x4, [x0]
  40b3b8:	add	w6, w6, #0x1
  40b3bc:	ubfiz	x7, x3, #4, #32
  40b3c0:	add	x5, x4, #0x18
  40b3c4:	add	x5, x5, x7
  40b3c8:	ldr	w7, [x5, #8]
  40b3cc:	str	w6, [x0, #12]
  40b3d0:	cmp	w6, w7
  40b3d4:	b.cc	40b424 <ferror@plt+0x8df4>  // b.lo, b.ul, b.last
  40b3d8:	ldr	w7, [x4, #8]
  40b3dc:	add	w3, w3, #0x1
  40b3e0:	stp	w3, wzr, [x0, #8]
  40b3e4:	cmp	w3, w7
  40b3e8:	b.cs	40b450 <ferror@plt+0x8e20>  // b.hs, b.nlast
  40b3ec:	mov	x5, #0x18                  	// #24
  40b3f0:	add	x5, x5, w3, uxtw #4
  40b3f4:	add	x4, x4, x5
  40b3f8:	b	40b404 <ferror@plt+0x8dd4>
  40b3fc:	str	w3, [x0, #8]
  40b400:	b.cs	40b450 <ferror@plt+0x8e20>  // b.hs, b.nlast
  40b404:	ldr	w6, [x4, #8]
  40b408:	add	w3, w3, #0x1
  40b40c:	mov	x5, x4
  40b410:	cmp	w3, w7
  40b414:	add	x4, x4, #0x10
  40b418:	cbz	w6, 40b3fc <ferror@plt+0x8dcc>
  40b41c:	mov	x6, #0x0                   	// #0
  40b420:	b	40b428 <ferror@plt+0x8df8>
  40b424:	ubfiz	x6, x6, #4, #32
  40b428:	ldr	x0, [x5]
  40b42c:	add	x6, x0, x6
  40b430:	cbz	x2, 40b43c <ferror@plt+0x8e0c>
  40b434:	ldr	x0, [x6, #8]
  40b438:	str	x0, [x2]
  40b43c:	mov	w0, #0x1                   	// #1
  40b440:	cbz	x1, 40b44c <ferror@plt+0x8e1c>
  40b444:	ldr	x2, [x6]
  40b448:	str	x2, [x1]
  40b44c:	ret
  40b450:	mov	w0, #0x0                   	// #0
  40b454:	ret
  40b458:	stp	x29, x30, [sp, #-48]!
  40b45c:	mov	x29, sp
  40b460:	stp	x21, x22, [sp, #32]
  40b464:	ldr	x22, [x0, #8]
  40b468:	cmp	x22, x1
  40b46c:	b.cs	40b4dc <ferror@plt+0x8eac>  // b.hs, b.nlast
  40b470:	stp	x19, x20, [sp, #16]
  40b474:	mov	x19, x0
  40b478:	ldrb	w0, [x0, #16]
  40b47c:	mov	x20, x1
  40b480:	cbnz	w0, 40b4c0 <ferror@plt+0x8e90>
  40b484:	mov	x0, x1
  40b488:	bl	4021a0 <malloc@plt>
  40b48c:	mov	x21, x0
  40b490:	cbz	x0, 40b4d0 <ferror@plt+0x8ea0>
  40b494:	ldr	x1, [x19]
  40b498:	mov	x2, x22
  40b49c:	bl	401fe0 <memcpy@plt>
  40b4a0:	mov	w1, #0x1                   	// #1
  40b4a4:	stp	x21, x20, [x19]
  40b4a8:	mov	w0, #0x0                   	// #0
  40b4ac:	strb	w1, [x19, #16]
  40b4b0:	ldp	x19, x20, [sp, #16]
  40b4b4:	ldp	x21, x22, [sp, #32]
  40b4b8:	ldp	x29, x30, [sp], #48
  40b4bc:	ret
  40b4c0:	ldr	x0, [x19]
  40b4c4:	bl	402230 <realloc@plt>
  40b4c8:	mov	x21, x0
  40b4cc:	cbnz	x0, 40b4a0 <ferror@plt+0x8e70>
  40b4d0:	mov	w0, #0xfffffff4            	// #-12
  40b4d4:	ldp	x19, x20, [sp, #16]
  40b4d8:	b	40b4b4 <ferror@plt+0x8e84>
  40b4dc:	mov	w0, #0x0                   	// #0
  40b4e0:	ldp	x21, x22, [sp, #32]
  40b4e4:	ldp	x29, x30, [sp], #48
  40b4e8:	ret
  40b4ec:	nop
  40b4f0:	ldrb	w1, [x0, #16]
  40b4f4:	cbnz	w1, 40b4fc <ferror@plt+0x8ecc>
  40b4f8:	ret
  40b4fc:	ldr	x0, [x0]
  40b500:	b	4023e0 <free@plt>
  40b504:	nop
  40b508:	stp	x29, x30, [sp, #-32]!
  40b50c:	mov	x29, sp
  40b510:	stp	x19, x20, [sp, #16]
  40b514:	mov	x20, x0
  40b518:	mov	x19, x1
  40b51c:	mov	x0, x1
  40b520:	bl	4021a0 <malloc@plt>
  40b524:	cbz	x0, 40b53c <ferror@plt+0x8f0c>
  40b528:	mov	x2, x19
  40b52c:	mov	x1, x20
  40b530:	ldp	x19, x20, [sp, #16]
  40b534:	ldp	x29, x30, [sp], #32
  40b538:	b	401fe0 <memcpy@plt>
  40b53c:	ldp	x19, x20, [sp, #16]
  40b540:	ldp	x29, x30, [sp], #32
  40b544:	ret
  40b548:	ldrb	w3, [x0]
  40b54c:	and	w1, w1, #0xff
  40b550:	and	w2, w2, #0xff
  40b554:	cbz	w3, 40b574 <ferror@plt+0x8f44>
  40b558:	mov	x4, x0
  40b55c:	nop
  40b560:	cmp	w1, w3
  40b564:	b.ne	40b56c <ferror@plt+0x8f3c>  // b.any
  40b568:	strb	w2, [x4]
  40b56c:	ldrb	w3, [x4, #1]!
  40b570:	cbnz	w3, 40b560 <ferror@plt+0x8f30>
  40b574:	ret
  40b578:	mov	x4, #0x0                   	// #0
  40b57c:	mov	w5, #0x5f                  	// #95
  40b580:	ldrb	w3, [x0, x4]
  40b584:	cmp	w3, #0x5b
  40b588:	b.eq	40b5c4 <ferror@plt+0x8f94>  // b.none
  40b58c:	b.hi	40b5f8 <ferror@plt+0x8fc8>  // b.pmore
  40b590:	cbz	w3, 40b5b0 <ferror@plt+0x8f80>
  40b594:	cmp	w3, #0x2d
  40b598:	b.ne	40b5e4 <ferror@plt+0x8fb4>  // b.any
  40b59c:	strb	w5, [x1, x4]
  40b5a0:	add	x4, x4, #0x1
  40b5a4:	cmp	x4, #0xffe
  40b5a8:	b.ls	40b580 <ferror@plt+0x8f50>  // b.plast
  40b5ac:	nop
  40b5b0:	strb	wzr, [x1, x4]
  40b5b4:	mov	w0, #0x0                   	// #0
  40b5b8:	cbz	x2, 40b5c0 <ferror@plt+0x8f90>
  40b5bc:	str	x4, [x2]
  40b5c0:	ret
  40b5c4:	strb	w3, [x1, x4]
  40b5c8:	add	x4, x4, #0x1
  40b5cc:	ldrb	w3, [x0, x4]
  40b5d0:	cmp	w3, #0x5d
  40b5d4:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  40b5d8:	b.ne	40b5c4 <ferror@plt+0x8f94>  // b.any
  40b5dc:	cmp	w3, #0x5d
  40b5e0:	b.ne	40b600 <ferror@plt+0x8fd0>  // b.any
  40b5e4:	strb	w3, [x1, x4]
  40b5e8:	add	x4, x4, #0x1
  40b5ec:	cmp	x4, #0xffe
  40b5f0:	b.ls	40b580 <ferror@plt+0x8f50>  // b.plast
  40b5f4:	b	40b5b0 <ferror@plt+0x8f80>
  40b5f8:	cmp	w3, #0x5d
  40b5fc:	b.ne	40b5e4 <ferror@plt+0x8fb4>  // b.any
  40b600:	mov	w0, #0xffffffea            	// #-22
  40b604:	ret
  40b608:	cbz	x0, 40b6a4 <ferror@plt+0x9074>
  40b60c:	stp	x29, x30, [sp, #-48]!
  40b610:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40b614:	mov	x29, sp
  40b618:	stp	x19, x20, [sp, #16]
  40b61c:	mov	x20, x0
  40b620:	mov	w19, #0x0                   	// #0
  40b624:	stp	x21, x22, [sp, #32]
  40b628:	add	x21, x1, #0x718
  40b62c:	mov	w22, #0x5f                  	// #95
  40b630:	ldrb	w2, [x0]
  40b634:	cbz	w2, 40b660 <ferror@plt+0x9030>
  40b638:	cmp	w2, #0x5b
  40b63c:	b.eq	40b674 <ferror@plt+0x9044>  // b.none
  40b640:	cmp	w2, #0x5d
  40b644:	b.eq	40b688 <ferror@plt+0x9058>  // b.none
  40b648:	cmp	w2, #0x2d
  40b64c:	b.eq	40b69c <ferror@plt+0x906c>  // b.none
  40b650:	add	w19, w19, #0x1
  40b654:	add	x0, x20, w19, uxtw
  40b658:	ldrb	w2, [x20, w19, uxtw]
  40b65c:	cbnz	w2, 40b638 <ferror@plt+0x9008>
  40b660:	mov	w0, #0x0                   	// #0
  40b664:	ldp	x19, x20, [sp, #16]
  40b668:	ldp	x21, x22, [sp, #32]
  40b66c:	ldp	x29, x30, [sp], #48
  40b670:	ret
  40b674:	mov	x1, x21
  40b678:	bl	402530 <strcspn@plt>
  40b67c:	add	w19, w19, w0
  40b680:	ldrb	w0, [x20, w19, uxtw]
  40b684:	cbnz	w0, 40b650 <ferror@plt+0x9020>
  40b688:	mov	w0, #0xffffffea            	// #-22
  40b68c:	ldp	x19, x20, [sp, #16]
  40b690:	ldp	x21, x22, [sp, #32]
  40b694:	ldp	x29, x30, [sp], #48
  40b698:	ret
  40b69c:	strb	w22, [x0]
  40b6a0:	b	40b650 <ferror@plt+0x9020>
  40b6a4:	mov	w0, #0xffffffea            	// #-22
  40b6a8:	ret
  40b6ac:	nop
  40b6b0:	mov	x5, x0
  40b6b4:	mov	x3, #0x0                   	// #0
  40b6b8:	mov	x0, x1
  40b6bc:	mov	w6, #0x5f                  	// #95
  40b6c0:	b	40b6e0 <ferror@plt+0x90b0>
  40b6c4:	cmp	w4, #0x2e
  40b6c8:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  40b6cc:	b.eq	40b704 <ferror@plt+0x90d4>  // b.none
  40b6d0:	strb	w4, [x0, x3]
  40b6d4:	add	x3, x3, #0x1
  40b6d8:	cmp	x3, #0xfff
  40b6dc:	b.eq	40b700 <ferror@plt+0x90d0>  // b.none
  40b6e0:	ldrb	w4, [x5, x3]
  40b6e4:	add	x1, x0, x3
  40b6e8:	cmp	w4, #0x2d
  40b6ec:	b.ne	40b6c4 <ferror@plt+0x9094>  // b.any
  40b6f0:	strb	w6, [x0, x3]
  40b6f4:	add	x3, x3, #0x1
  40b6f8:	cmp	x3, #0xfff
  40b6fc:	b.ne	40b6e0 <ferror@plt+0x90b0>  // b.any
  40b700:	add	x1, x0, #0xfff
  40b704:	strb	wzr, [x1]
  40b708:	cbz	x2, 40b710 <ferror@plt+0x90e0>
  40b70c:	str	x3, [x2]
  40b710:	ret
  40b714:	nop
  40b718:	stp	x29, x30, [sp, #-32]!
  40b71c:	mov	x29, sp
  40b720:	stp	x19, x20, [sp, #16]
  40b724:	mov	x19, x1
  40b728:	mov	x20, x2
  40b72c:	bl	402380 <basename@plt>
  40b730:	cbz	x0, 40b750 <ferror@plt+0x9120>
  40b734:	ldrb	w1, [x0]
  40b738:	cbz	w1, 40b750 <ferror@plt+0x9120>
  40b73c:	mov	x2, x20
  40b740:	mov	x1, x19
  40b744:	ldp	x19, x20, [sp, #16]
  40b748:	ldp	x29, x30, [sp], #32
  40b74c:	b	40b6b0 <ferror@plt+0x9080>
  40b750:	mov	x0, #0x0                   	// #0
  40b754:	ldp	x19, x20, [sp, #16]
  40b758:	ldp	x29, x30, [sp], #32
  40b75c:	ret
  40b760:	stp	x29, x30, [sp, #-48]!
  40b764:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40b768:	mov	x29, sp
  40b76c:	stp	x19, x20, [sp, #16]
  40b770:	mov	x20, x1
  40b774:	adrp	x19, 431000 <ferror@plt+0x2e9d0>
  40b778:	add	x1, x2, #0x720
  40b77c:	add	x19, x19, #0xc68
  40b780:	mov	x2, #0x3                   	// #3
  40b784:	str	x21, [sp, #32]
  40b788:	mov	x21, x0
  40b78c:	b	40b794 <ferror@plt+0x9164>
  40b790:	ldr	x2, [x19, #8]
  40b794:	subs	x0, x20, x2
  40b798:	b.ls	40b7a8 <ferror@plt+0x9178>  // b.plast
  40b79c:	add	x0, x21, x0
  40b7a0:	bl	402370 <strcmp@plt>
  40b7a4:	cbz	w0, 40b7c4 <ferror@plt+0x9194>
  40b7a8:	ldr	x1, [x19, #16]!
  40b7ac:	cbnz	x1, 40b790 <ferror@plt+0x9160>
  40b7b0:	mov	w0, #0x0                   	// #0
  40b7b4:	ldp	x19, x20, [sp, #16]
  40b7b8:	ldr	x21, [sp, #32]
  40b7bc:	ldp	x29, x30, [sp], #48
  40b7c0:	ret
  40b7c4:	mov	w0, #0x1                   	// #1
  40b7c8:	ldp	x19, x20, [sp, #16]
  40b7cc:	ldr	x21, [sp, #32]
  40b7d0:	ldp	x29, x30, [sp], #48
  40b7d4:	ret
  40b7d8:	stp	x29, x30, [sp, #-64]!
  40b7dc:	mov	x29, sp
  40b7e0:	stp	x19, x20, [sp, #16]
  40b7e4:	sub	x19, x2, #0x1
  40b7e8:	mov	x20, #0x0                   	// #0
  40b7ec:	stp	x21, x22, [sp, #32]
  40b7f0:	mov	w22, w0
  40b7f4:	mov	x21, x1
  40b7f8:	str	x23, [sp, #48]
  40b7fc:	mov	x23, x1
  40b800:	mov	x2, x19
  40b804:	mov	x1, x21
  40b808:	mov	w0, w22
  40b80c:	bl	4024c0 <read@plt>
  40b810:	cmp	x0, #0x0
  40b814:	cbz	x0, 40b82c <ferror@plt+0x91fc>
  40b818:	b.le	40b848 <ferror@plt+0x9218>
  40b81c:	add	x20, x20, x0
  40b820:	sub	x19, x19, x0
  40b824:	add	x21, x23, x20
  40b828:	cbnz	x19, 40b800 <ferror@plt+0x91d0>
  40b82c:	strb	wzr, [x21]
  40b830:	mov	x0, x20
  40b834:	ldp	x19, x20, [sp, #16]
  40b838:	ldp	x21, x22, [sp, #32]
  40b83c:	ldr	x23, [sp, #48]
  40b840:	ldp	x29, x30, [sp], #64
  40b844:	ret
  40b848:	bl	402580 <__errno_location@plt>
  40b84c:	ldr	w0, [x0]
  40b850:	cmp	w0, #0xb
  40b854:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  40b858:	b.eq	40b828 <ferror@plt+0x91f8>  // b.none
  40b85c:	neg	w0, w0
  40b860:	ldp	x19, x20, [sp, #16]
  40b864:	sxtw	x0, w0
  40b868:	ldp	x21, x22, [sp, #32]
  40b86c:	ldr	x23, [sp, #48]
  40b870:	ldp	x29, x30, [sp], #64
  40b874:	ret
  40b878:	stp	x29, x30, [sp, #-48]!
  40b87c:	mov	x29, sp
  40b880:	stp	x19, x20, [sp, #16]
  40b884:	mov	x19, x2
  40b888:	mov	x20, #0x0                   	// #0
  40b88c:	stp	x21, x22, [sp, #32]
  40b890:	mov	w22, w0
  40b894:	mov	x21, x1
  40b898:	mov	x2, x19
  40b89c:	add	x1, x21, x20
  40b8a0:	mov	w0, w22
  40b8a4:	bl	4022d0 <write@plt>
  40b8a8:	cmp	x0, #0x0
  40b8ac:	cbz	x0, 40b8c0 <ferror@plt+0x9290>
  40b8b0:	b.le	40b8d4 <ferror@plt+0x92a4>
  40b8b4:	sub	x19, x19, x0
  40b8b8:	add	x20, x20, x0
  40b8bc:	cbnz	x19, 40b898 <ferror@plt+0x9268>
  40b8c0:	mov	x0, x20
  40b8c4:	ldp	x19, x20, [sp, #16]
  40b8c8:	ldp	x21, x22, [sp, #32]
  40b8cc:	ldp	x29, x30, [sp], #48
  40b8d0:	ret
  40b8d4:	bl	402580 <__errno_location@plt>
  40b8d8:	ldr	w0, [x0]
  40b8dc:	cmp	w0, #0xb
  40b8e0:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  40b8e4:	b.eq	40b8bc <ferror@plt+0x928c>  // b.none
  40b8e8:	neg	w0, w0
  40b8ec:	ldp	x19, x20, [sp, #16]
  40b8f0:	sxtw	x0, w0
  40b8f4:	ldp	x21, x22, [sp, #32]
  40b8f8:	ldp	x29, x30, [sp], #48
  40b8fc:	ret
  40b900:	stp	x29, x30, [sp, #-96]!
  40b904:	mov	x29, sp
  40b908:	stp	x19, x20, [sp, #16]
  40b90c:	mov	x19, x1
  40b910:	mov	w20, w2
  40b914:	stp	x21, x22, [sp, #32]
  40b918:	add	x21, sp, #0x40
  40b91c:	mov	x1, x21
  40b920:	str	xzr, [x19]
  40b924:	mov	x2, #0x20                  	// #32
  40b928:	bl	40b7d8 <ferror@plt+0x91a8>
  40b92c:	tbnz	w0, #31, 40b978 <ferror@plt+0x9348>
  40b930:	bl	402580 <__errno_location@plt>
  40b934:	mov	x3, x0
  40b938:	mov	w2, w20
  40b93c:	add	x1, sp, #0x38
  40b940:	mov	x0, x21
  40b944:	str	wzr, [x3]
  40b948:	bl	4023b0 <strtol@plt>
  40b94c:	mov	x20, x0
  40b950:	ldr	x22, [sp, #56]
  40b954:	cmp	x22, x21
  40b958:	b.eq	40b988 <ferror@plt+0x9358>  // b.none
  40b95c:	bl	402390 <__ctype_b_loc@plt>
  40b960:	ldrb	w1, [x22]
  40b964:	ldr	x0, [x0]
  40b968:	ldrh	w0, [x0, x1, lsl #1]
  40b96c:	tbz	w0, #13, 40b988 <ferror@plt+0x9358>
  40b970:	mov	w0, #0x0                   	// #0
  40b974:	str	x20, [x19]
  40b978:	ldp	x19, x20, [sp, #16]
  40b97c:	ldp	x21, x22, [sp, #32]
  40b980:	ldp	x29, x30, [sp], #96
  40b984:	ret
  40b988:	mov	w0, #0xffffffea            	// #-22
  40b98c:	b	40b978 <ferror@plt+0x9348>
  40b990:	stp	x29, x30, [sp, #-64]!
  40b994:	mov	x29, sp
  40b998:	stp	x19, x20, [sp, #16]
  40b99c:	mov	x19, x0
  40b9a0:	mov	x0, #0x100                 	// #256
  40b9a4:	stp	x21, x22, [sp, #32]
  40b9a8:	mov	x22, x1
  40b9ac:	bl	4021a0 <malloc@plt>
  40b9b0:	mov	x21, x0
  40b9b4:	cbz	x0, 40baf0 <ferror@plt+0x94c0>
  40b9b8:	mov	w20, #0x0                   	// #0
  40b9bc:	stp	x23, x24, [sp, #48]
  40b9c0:	mov	w23, #0x0                   	// #0
  40b9c4:	mov	w24, #0x100                 	// #256
  40b9c8:	ldp	x2, x0, [x19, #8]
  40b9cc:	cmp	x2, x0
  40b9d0:	b.cs	40ba30 <ferror@plt+0x9400>  // b.hs, b.nlast
  40b9d4:	add	x0, x2, #0x1
  40b9d8:	str	x0, [x19, #8]
  40b9dc:	ldrb	w2, [x2]
  40b9e0:	cmp	w2, #0xa
  40b9e4:	b.eq	40ba48 <ferror@plt+0x9418>  // b.none
  40b9e8:	cmp	w2, #0x5c
  40b9ec:	b.eq	40ba98 <ferror@plt+0x9468>  // b.none
  40b9f0:	cmn	w2, #0x1
  40b9f4:	b.eq	40ba84 <ferror@plt+0x9454>  // b.none
  40b9f8:	strb	w2, [x21, w20, sxtw]
  40b9fc:	add	w20, w20, #0x1
  40ba00:	cmp	w24, w20
  40ba04:	b.ne	40b9c8 <ferror@plt+0x9398>  // b.any
  40ba08:	lsl	w24, w24, #1
  40ba0c:	mov	x0, x21
  40ba10:	sxtw	x1, w24
  40ba14:	bl	402230 <realloc@plt>
  40ba18:	cbz	x0, 40ba88 <ferror@plt+0x9458>
  40ba1c:	mov	x21, x0
  40ba20:	ldp	x2, x0, [x19, #8]
  40ba24:	cmp	x2, x0
  40ba28:	b.cc	40b9d4 <ferror@plt+0x93a4>  // b.lo, b.ul, b.last
  40ba2c:	nop
  40ba30:	mov	x0, x19
  40ba34:	bl	402600 <__uflow@plt>
  40ba38:	mov	w2, w0
  40ba3c:	cmp	w2, #0xa
  40ba40:	b.ne	40b9e8 <ferror@plt+0x93b8>  // b.any
  40ba44:	nop
  40ba48:	strb	wzr, [x21, w20, sxtw]
  40ba4c:	cbz	x22, 40bac0 <ferror@plt+0x9490>
  40ba50:	ldr	w0, [x22]
  40ba54:	add	w23, w23, #0x1
  40ba58:	add	w23, w0, w23
  40ba5c:	str	w23, [x22]
  40ba60:	ldp	x23, x24, [sp, #48]
  40ba64:	mov	x22, #0x0                   	// #0
  40ba68:	mov	x0, x22
  40ba6c:	bl	4023e0 <free@plt>
  40ba70:	mov	x0, x21
  40ba74:	ldp	x19, x20, [sp, #16]
  40ba78:	ldp	x21, x22, [sp, #32]
  40ba7c:	ldp	x29, x30, [sp], #64
  40ba80:	ret
  40ba84:	cbnz	w20, 40ba48 <ferror@plt+0x9418>
  40ba88:	mov	x22, x21
  40ba8c:	mov	x21, #0x0                   	// #0
  40ba90:	ldp	x23, x24, [sp, #48]
  40ba94:	b	40ba68 <ferror@plt+0x9438>
  40ba98:	ldp	x0, x1, [x19, #8]
  40ba9c:	cmp	x0, x1
  40baa0:	b.cs	40bae0 <ferror@plt+0x94b0>  // b.hs, b.nlast
  40baa4:	add	x1, x0, #0x1
  40baa8:	str	x1, [x19, #8]
  40baac:	ldrb	w2, [x0]
  40bab0:	cmp	w2, #0xa
  40bab4:	b.ne	40b9f8 <ferror@plt+0x93c8>  // b.any
  40bab8:	add	w23, w23, #0x1
  40babc:	b	40b9c8 <ferror@plt+0x9398>
  40bac0:	mov	x0, x22
  40bac4:	ldp	x23, x24, [sp, #48]
  40bac8:	bl	4023e0 <free@plt>
  40bacc:	mov	x0, x21
  40bad0:	ldp	x19, x20, [sp, #16]
  40bad4:	ldp	x21, x22, [sp, #32]
  40bad8:	ldp	x29, x30, [sp], #64
  40badc:	ret
  40bae0:	mov	x0, x19
  40bae4:	bl	402600 <__uflow@plt>
  40bae8:	mov	w2, w0
  40baec:	b	40bab0 <ferror@plt+0x9480>
  40baf0:	mov	x22, #0x0                   	// #0
  40baf4:	b	40ba68 <ferror@plt+0x9438>
  40baf8:	stp	x29, x30, [sp, #-64]!
  40bafc:	mov	x29, sp
  40bb00:	stp	x19, x20, [sp, #16]
  40bb04:	ldrb	w1, [x0]
  40bb08:	cmp	w1, #0x2f
  40bb0c:	b.eq	40bb98 <ferror@plt+0x9568>  // b.none
  40bb10:	stp	x21, x22, [sp, #32]
  40bb14:	mov	x22, x0
  40bb18:	bl	4024b0 <get_current_dir_name@plt>
  40bb1c:	mov	x19, x0
  40bb20:	cbz	x0, 40bbbc <ferror@plt+0x958c>
  40bb24:	mov	x0, x22
  40bb28:	str	x23, [sp, #48]
  40bb2c:	bl	402020 <strlen@plt>
  40bb30:	mov	x23, x0
  40bb34:	mov	x0, x19
  40bb38:	bl	402020 <strlen@plt>
  40bb3c:	mov	x21, x0
  40bb40:	mov	x0, x19
  40bb44:	add	x1, x23, x21
  40bb48:	add	x1, x1, #0x2
  40bb4c:	bl	402230 <realloc@plt>
  40bb50:	mov	x20, x0
  40bb54:	cbz	x0, 40bbdc <ferror@plt+0x95ac>
  40bb58:	mov	w0, #0x2f                  	// #47
  40bb5c:	strb	w0, [x20, x21]
  40bb60:	add	x21, x21, #0x1
  40bb64:	add	x2, x23, #0x1
  40bb68:	mov	x1, x22
  40bb6c:	add	x0, x20, x21
  40bb70:	bl	401fe0 <memcpy@plt>
  40bb74:	mov	x19, #0x0                   	// #0
  40bb78:	ldp	x21, x22, [sp, #32]
  40bb7c:	ldr	x23, [sp, #48]
  40bb80:	mov	x0, x19
  40bb84:	bl	4023e0 <free@plt>
  40bb88:	mov	x0, x20
  40bb8c:	ldp	x19, x20, [sp, #16]
  40bb90:	ldp	x29, x30, [sp], #64
  40bb94:	ret
  40bb98:	bl	402250 <strdup@plt>
  40bb9c:	mov	x19, #0x0                   	// #0
  40bba0:	mov	x20, x0
  40bba4:	mov	x0, x19
  40bba8:	bl	4023e0 <free@plt>
  40bbac:	mov	x0, x20
  40bbb0:	ldp	x19, x20, [sp, #16]
  40bbb4:	ldp	x29, x30, [sp], #64
  40bbb8:	ret
  40bbbc:	mov	x0, x19
  40bbc0:	mov	x20, #0x0                   	// #0
  40bbc4:	ldp	x21, x22, [sp, #32]
  40bbc8:	bl	4023e0 <free@plt>
  40bbcc:	mov	x0, x20
  40bbd0:	ldp	x19, x20, [sp, #16]
  40bbd4:	ldp	x29, x30, [sp], #64
  40bbd8:	ret
  40bbdc:	ldp	x21, x22, [sp, #32]
  40bbe0:	ldr	x23, [sp, #48]
  40bbe4:	b	40bb80 <ferror@plt+0x9550>
  40bbe8:	stp	x29, x30, [sp, #-192]!
  40bbec:	mov	x29, sp
  40bbf0:	stp	x21, x22, [sp, #32]
  40bbf4:	sxtw	x22, w1
  40bbf8:	mov	x1, x22
  40bbfc:	stp	x19, x20, [sp, #16]
  40bc00:	mov	x19, x0
  40bc04:	add	x21, x29, #0x40
  40bc08:	str	x23, [sp, #48]
  40bc0c:	mov	w23, w2
  40bc10:	bl	402070 <strnlen@plt>
  40bc14:	mov	x2, x0
  40bc18:	add	x0, x0, #0x10
  40bc1c:	mov	x1, x19
  40bc20:	and	x0, x0, #0xfffffffffffffff0
  40bc24:	sub	sp, sp, x0
  40bc28:	mov	x0, sp
  40bc2c:	strb	wzr, [x0, x2]
  40bc30:	bl	401fe0 <memcpy@plt>
  40bc34:	add	x22, x0, x22
  40bc38:	mov	x20, x0
  40bc3c:	mov	x19, x22
  40bc40:	mov	x2, x21
  40bc44:	mov	x1, x20
  40bc48:	mov	w0, #0x0                   	// #0
  40bc4c:	bl	4025b0 <__xstat@plt>
  40bc50:	tbz	w0, #31, 40bcd4 <ferror@plt+0x96a4>
  40bc54:	bl	402580 <__errno_location@plt>
  40bc58:	ldr	w0, [x0]
  40bc5c:	neg	w0, w0
  40bc60:	cmp	w0, #0x0
  40bc64:	b.gt	40bcec <ferror@plt+0x96bc>
  40bc68:	b.eq	40bd88 <ferror@plt+0x9758>  // b.none
  40bc6c:	cmp	x19, x20
  40bc70:	b.eq	40bda4 <ferror@plt+0x9774>  // b.none
  40bc74:	strb	wzr, [x19]
  40bc78:	b.ls	40bc40 <ferror@plt+0x9610>  // b.plast
  40bc7c:	nop
  40bc80:	sub	x19, x19, #0x1
  40bc84:	cmp	x20, x19
  40bc88:	b.eq	40bc40 <ferror@plt+0x9610>  // b.none
  40bc8c:	ldrb	w0, [x19]
  40bc90:	cmp	w0, #0x2f
  40bc94:	b.ne	40bc80 <ferror@plt+0x9650>  // b.any
  40bc98:	ldurb	w0, [x19, #-1]
  40bc9c:	cmp	w0, #0x2f
  40bca0:	b.ne	40bc40 <ferror@plt+0x9610>  // b.any
  40bca4:	nop
  40bca8:	sub	x19, x19, #0x1
  40bcac:	cmp	x20, x19
  40bcb0:	b.cs	40bc40 <ferror@plt+0x9610>  // b.hs, b.nlast
  40bcb4:	ldurb	w0, [x19, #-1]
  40bcb8:	cmp	w0, #0x2f
  40bcbc:	b.eq	40bca8 <ferror@plt+0x9678>  // b.none
  40bcc0:	mov	x2, x21
  40bcc4:	mov	x1, x20
  40bcc8:	mov	w0, #0x0                   	// #0
  40bccc:	bl	4025b0 <__xstat@plt>
  40bcd0:	tbnz	w0, #31, 40bc54 <ferror@plt+0x9624>
  40bcd4:	ldr	w0, [x29, #80]
  40bcd8:	and	w0, w0, #0xf000
  40bcdc:	cmp	w0, #0x4, lsl #12
  40bce0:	cset	w0, eq  // eq = none
  40bce4:	cmp	w0, #0x0
  40bce8:	b.le	40bc68 <ferror@plt+0x9638>
  40bcec:	mov	x0, x19
  40bcf0:	bl	402020 <strlen@plt>
  40bcf4:	add	x21, x19, x0
  40bcf8:	cmp	x22, x21
  40bcfc:	b.eq	40bd6c <ferror@plt+0x973c>  // b.none
  40bd00:	mov	w1, #0x2f                  	// #47
  40bd04:	strb	w1, [x19, x0]
  40bd08:	cmp	x21, x22
  40bd0c:	mov	w19, #0x2f                  	// #47
  40bd10:	b.cc	40bd30 <ferror@plt+0x9700>  // b.lo, b.ul, b.last
  40bd14:	b	40bd6c <ferror@plt+0x973c>
  40bd18:	mov	x0, x21
  40bd1c:	bl	402020 <strlen@plt>
  40bd20:	add	x21, x21, x0
  40bd24:	cmp	x22, x21
  40bd28:	strb	w19, [x21]
  40bd2c:	b.ls	40bd6c <ferror@plt+0x973c>  // b.plast
  40bd30:	mov	w1, w23
  40bd34:	mov	x0, x20
  40bd38:	bl	4025d0 <mkdir@plt>
  40bd3c:	tbz	w0, #31, 40bd18 <ferror@plt+0x96e8>
  40bd40:	bl	402580 <__errno_location@plt>
  40bd44:	ldr	w0, [x0]
  40bd48:	cmp	w0, #0x11
  40bd4c:	b.eq	40bd18 <ferror@plt+0x96e8>  // b.none
  40bd50:	mov	sp, x29
  40bd54:	neg	w0, w0
  40bd58:	ldp	x19, x20, [sp, #16]
  40bd5c:	ldp	x21, x22, [sp, #32]
  40bd60:	ldr	x23, [sp, #48]
  40bd64:	ldp	x29, x30, [sp], #192
  40bd68:	ret
  40bd6c:	mov	sp, x29
  40bd70:	mov	w0, #0x0                   	// #0
  40bd74:	ldp	x19, x20, [sp, #16]
  40bd78:	ldp	x21, x22, [sp, #32]
  40bd7c:	ldr	x23, [sp, #48]
  40bd80:	ldp	x29, x30, [sp], #192
  40bd84:	ret
  40bd88:	mov	sp, x29
  40bd8c:	mov	w0, #0xffffffec            	// #-20
  40bd90:	ldp	x19, x20, [sp, #16]
  40bd94:	ldp	x21, x22, [sp, #32]
  40bd98:	ldr	x23, [sp, #48]
  40bd9c:	ldp	x29, x30, [sp], #192
  40bda0:	ret
  40bda4:	mov	x21, x20
  40bda8:	b	40bd08 <ferror@plt+0x96d8>
  40bdac:	nop
  40bdb0:	stp	x29, x30, [sp, #-32]!
  40bdb4:	mov	x29, sp
  40bdb8:	stp	x19, x20, [sp, #16]
  40bdbc:	mov	w20, w1
  40bdc0:	mov	x19, x0
  40bdc4:	mov	w1, #0x2f                  	// #47
  40bdc8:	bl	4022a0 <strrchr@plt>
  40bdcc:	cbz	x0, 40bde8 <ferror@plt+0x97b8>
  40bdd0:	sub	w1, w0, w19
  40bdd4:	mov	w2, w20
  40bdd8:	mov	x0, x19
  40bddc:	ldp	x19, x20, [sp, #16]
  40bde0:	ldp	x29, x30, [sp], #32
  40bde4:	b	40bbe8 <ferror@plt+0x95b8>
  40bde8:	mov	w0, #0x0                   	// #0
  40bdec:	ldp	x19, x20, [sp, #16]
  40bdf0:	ldp	x29, x30, [sp], #32
  40bdf4:	ret
  40bdf8:	ldr	x1, [x0, #96]
  40bdfc:	mov	x3, #0xf7cf                	// #63439
  40be00:	movk	x3, #0xe353, lsl #16
  40be04:	mov	x2, #0x4240                	// #16960
  40be08:	movk	x3, #0x9ba5, lsl #32
  40be0c:	movk	x2, #0xf, lsl #16
  40be10:	lsr	x1, x1, #3
  40be14:	movk	x3, #0x20c4, lsl #48
  40be18:	ldr	x0, [x0, #88]
  40be1c:	umulh	x1, x1, x3
  40be20:	lsr	x1, x1, #4
  40be24:	madd	x0, x0, x2, x1
  40be28:	ret
  40be2c:	nop
  40be30:	stp	x29, x30, [sp, #-80]!
  40be34:	mov	x2, x4
  40be38:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40be3c:	mov	x29, sp
  40be40:	stp	x19, x20, [sp, #16]
  40be44:	mov	x19, x6
  40be48:	mov	x20, x0
  40be4c:	add	x1, x1, #0x738
  40be50:	str	x21, [sp, #32]
  40be54:	mov	x21, x5
  40be58:	bl	4025e0 <fprintf@plt>
  40be5c:	ldp	x6, x7, [x19]
  40be60:	mov	x1, x21
  40be64:	ldp	x4, x5, [x19, #16]
  40be68:	add	x2, sp, #0x30
  40be6c:	mov	x0, x20
  40be70:	stp	x6, x7, [sp, #48]
  40be74:	stp	x4, x5, [sp, #64]
  40be78:	bl	402540 <vfprintf@plt>
  40be7c:	ldp	x19, x20, [sp, #16]
  40be80:	ldr	x21, [sp, #32]
  40be84:	ldp	x29, x30, [sp], #80
  40be88:	ret
  40be8c:	nop
  40be90:	stp	x29, x30, [sp, #-432]!
  40be94:	mov	x29, sp
  40be98:	cbz	x0, 40bea8 <ferror@plt+0x9878>
  40be9c:	bl	40baf8 <ferror@plt+0x94c8>
  40bea0:	ldp	x29, x30, [sp], #432
  40bea4:	ret
  40bea8:	str	x19, [sp, #16]
  40beac:	add	x19, sp, #0x28
  40beb0:	mov	x0, x19
  40beb4:	bl	402590 <uname@plt>
  40beb8:	tbnz	w0, #31, 40beec <ferror@plt+0x98bc>
  40bebc:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40bec0:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40bec4:	add	x3, x19, #0x82
  40bec8:	add	x2, x2, #0x748
  40becc:	add	x1, x1, #0x758
  40bed0:	add	x0, sp, #0x20
  40bed4:	bl	402120 <asprintf@plt>
  40bed8:	tbnz	w0, #31, 40beec <ferror@plt+0x98bc>
  40bedc:	ldr	x19, [sp, #16]
  40bee0:	ldr	x0, [sp, #32]
  40bee4:	ldp	x29, x30, [sp], #432
  40bee8:	ret
  40beec:	mov	x0, #0x0                   	// #0
  40bef0:	ldr	x19, [sp, #16]
  40bef4:	ldp	x29, x30, [sp], #432
  40bef8:	ret
  40befc:	nop
  40bf00:	mov	x12, #0x1020                	// #4128
  40bf04:	sub	sp, sp, x12
  40bf08:	mov	x3, x0
  40bf0c:	adrp	x4, 419000 <ferror@plt+0x169d0>
  40bf10:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40bf14:	add	x4, x4, #0xc68
  40bf18:	stp	x29, x30, [sp]
  40bf1c:	add	x2, x2, #0x760
  40bf20:	mov	x29, sp
  40bf24:	stp	x19, x20, [sp, #16]
  40bf28:	add	x19, sp, #0x20
  40bf2c:	mov	x20, x1
  40bf30:	mov	x1, #0x1000                	// #4096
  40bf34:	mov	x0, x19
  40bf38:	bl	402150 <snprintf@plt>
  40bf3c:	mov	x0, x19
  40bf40:	bl	40f7f8 <ferror@plt+0xd1c8>
  40bf44:	mov	x19, x0
  40bf48:	cbz	x0, 40bf64 <ferror@plt+0x9934>
  40bf4c:	mov	x1, x20
  40bf50:	bl	40f958 <ferror@plt+0xd328>
  40bf54:	mov	x1, x0
  40bf58:	mov	x0, x19
  40bf5c:	mov	x19, x1
  40bf60:	bl	40f8c0 <ferror@plt+0xd290>
  40bf64:	mov	x0, x19
  40bf68:	mov	x12, #0x1020                	// #4128
  40bf6c:	ldp	x29, x30, [sp]
  40bf70:	ldp	x19, x20, [sp, #16]
  40bf74:	add	sp, sp, x12
  40bf78:	ret
  40bf7c:	nop
  40bf80:	mov	x12, #0x1030                	// #4144
  40bf84:	sub	sp, sp, x12
  40bf88:	adrp	x4, 41a000 <ferror@plt+0x179d0>
  40bf8c:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40bf90:	add	x4, x4, #0x2e8
  40bf94:	add	x2, x2, #0x760
  40bf98:	stp	x29, x30, [sp]
  40bf9c:	mov	x29, sp
  40bfa0:	ldr	x3, [x0, #32]
  40bfa4:	stp	x19, x20, [sp, #16]
  40bfa8:	add	x19, sp, #0x30
  40bfac:	mov	x20, x1
  40bfb0:	mov	x1, #0x1000                	// #4096
  40bfb4:	mov	x0, x19
  40bfb8:	bl	402150 <snprintf@plt>
  40bfbc:	mov	x0, x19
  40bfc0:	bl	40f7f8 <ferror@plt+0xd1c8>
  40bfc4:	str	x0, [sp, #40]
  40bfc8:	cbz	x0, 40c000 <ferror@plt+0x99d0>
  40bfcc:	mov	x1, x20
  40bfd0:	mov	x19, x0
  40bfd4:	bl	40f958 <ferror@plt+0xd328>
  40bfd8:	mov	x1, x0
  40bfdc:	mov	x0, x19
  40bfe0:	mov	x19, x1
  40bfe4:	bl	40f8c0 <ferror@plt+0xd290>
  40bfe8:	mov	x0, x19
  40bfec:	mov	x12, #0x1030                	// #4144
  40bff0:	ldp	x29, x30, [sp]
  40bff4:	ldp	x19, x20, [sp, #16]
  40bff8:	add	sp, sp, x12
  40bffc:	ret
  40c000:	mov	x19, #0x0                   	// #0
  40c004:	mov	x12, #0x1030                	// #4144
  40c008:	mov	x0, x19
  40c00c:	ldp	x29, x30, [sp]
  40c010:	ldp	x19, x20, [sp, #16]
  40c014:	add	sp, sp, x12
  40c018:	ret
  40c01c:	nop
  40c020:	stp	x29, x30, [sp, #-224]!
  40c024:	mov	x29, sp
  40c028:	str	q0, [sp, #80]
  40c02c:	str	q1, [sp, #96]
  40c030:	ldr	x8, [x0, #8]
  40c034:	str	q2, [sp, #112]
  40c038:	str	q3, [sp, #128]
  40c03c:	str	q4, [sp, #144]
  40c040:	str	q5, [sp, #160]
  40c044:	str	q6, [sp, #176]
  40c048:	str	q7, [sp, #192]
  40c04c:	stp	x6, x7, [sp, #208]
  40c050:	cbz	x8, 40c08c <ferror@plt+0x9a5c>
  40c054:	add	x6, sp, #0xe0
  40c058:	stp	x6, x6, [sp, #48]
  40c05c:	add	x10, sp, #0xd0
  40c060:	mov	w9, #0xfffffff0            	// #-16
  40c064:	mov	w7, #0xffffff80            	// #-128
  40c068:	str	x10, [sp, #64]
  40c06c:	add	x6, sp, #0x10
  40c070:	stp	w9, w7, [sp, #72]
  40c074:	ldp	x10, x11, [sp, #48]
  40c078:	ldr	x0, [x0, #16]
  40c07c:	stp	x10, x11, [sp, #16]
  40c080:	ldp	x10, x11, [sp, #64]
  40c084:	stp	x10, x11, [sp, #32]
  40c088:	blr	x8
  40c08c:	ldp	x29, x30, [sp], #224
  40c090:	ret
  40c094:	nop
  40c098:	ldr	x0, [x0, #32]
  40c09c:	ret
  40c0a0:	cbz	x0, 40c0b0 <ferror@plt+0x9a80>
  40c0a4:	ldr	w1, [x0]
  40c0a8:	add	w1, w1, #0x1
  40c0ac:	str	w1, [x0]
  40c0b0:	ret
  40c0b4:	nop
  40c0b8:	cbz	x0, 40c0c4 <ferror@plt+0x9a94>
  40c0bc:	ldr	w0, [x0, #4]
  40c0c0:	ret
  40c0c4:	mov	w0, #0xffffffff            	// #-1
  40c0c8:	ret
  40c0cc:	nop
  40c0d0:	cbz	x0, 40c138 <ferror@plt+0x9b08>
  40c0d4:	stp	x29, x30, [sp, #-32]!
  40c0d8:	mov	x29, sp
  40c0dc:	stp	x19, x20, [sp, #16]
  40c0e0:	mov	x20, x1
  40c0e4:	mov	x19, x0
  40c0e8:	stp	x1, x2, [x0, #8]
  40c0ec:	bl	40c0b8 <ferror@plt+0x9a88>
  40c0f0:	cmp	w0, #0x5
  40c0f4:	b.gt	40c104 <ferror@plt+0x9ad4>
  40c0f8:	ldp	x19, x20, [sp, #16]
  40c0fc:	ldp	x29, x30, [sp], #32
  40c100:	ret
  40c104:	mov	x6, x20
  40c108:	mov	x0, x19
  40c10c:	ldp	x19, x20, [sp, #16]
  40c110:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40c114:	ldp	x29, x30, [sp], #32
  40c118:	add	x5, x5, #0x770
  40c11c:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40c120:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40c124:	add	x4, x4, #0x978
  40c128:	add	x2, x2, #0x798
  40c12c:	mov	w3, #0x16c                 	// #364
  40c130:	mov	w1, #0x6                   	// #6
  40c134:	b	40c020 <ferror@plt+0x99f0>
  40c138:	ret
  40c13c:	nop
  40c140:	mov	x12, #0x1070                	// #4208
  40c144:	sub	sp, sp, x12
  40c148:	stp	x29, x30, [sp, #16]
  40c14c:	add	x29, sp, #0x10
  40c150:	stp	x23, x24, [sp, #64]
  40c154:	mov	x24, x0
  40c158:	add	x0, x0, w1, uxtw #3
  40c15c:	stp	x19, x20, [sp, #32]
  40c160:	ldr	x0, [x0, #56]
  40c164:	stp	x21, x22, [sp, #48]
  40c168:	mov	x21, x3
  40c16c:	stp	x25, x26, [sp, #80]
  40c170:	mov	x25, x2
  40c174:	str	x27, [sp, #96]
  40c178:	cbz	x0, 40c240 <ferror@plt+0x9c10>
  40c17c:	mov	x1, x2
  40c180:	bl	410140 <ferror@plt+0xdb10>
  40c184:	mov	x27, x0
  40c188:	cbz	x27, 40c208 <ferror@plt+0x9bd8>
  40c18c:	mov	x20, x27
  40c190:	add	x26, sp, #0x70
  40c194:	mov	w22, #0x0                   	// #0
  40c198:	b	40c1b8 <ferror@plt+0x9b88>
  40c19c:	ldr	x0, [x21]
  40c1a0:	add	w22, w22, #0x1
  40c1a4:	ldr	x1, [sp, #112]
  40c1a8:	bl	40d048 <ferror@plt+0xaa18>
  40c1ac:	ldr	x20, [x20]
  40c1b0:	str	x0, [x21]
  40c1b4:	cbz	x20, 40c210 <ferror@plt+0x9be0>
  40c1b8:	add	x23, x20, #0x10
  40c1bc:	mov	x3, x26
  40c1c0:	mov	x2, x23
  40c1c4:	mov	x1, x25
  40c1c8:	mov	x0, x24
  40c1cc:	bl	410c10 <ferror@plt+0xe5e0>
  40c1d0:	mov	w19, w0
  40c1d4:	tbz	w0, #31, 40c19c <ferror@plt+0x9b6c>
  40c1d8:	mov	x0, x24
  40c1dc:	bl	40c0b8 <ferror@plt+0x9a88>
  40c1e0:	cmp	w0, #0x2
  40c1e4:	b.gt	40c29c <ferror@plt+0x9c6c>
  40c1e8:	ldr	x0, [x21]
  40c1ec:	mov	w1, w22
  40c1f0:	mov	w22, w19
  40c1f4:	bl	40d2b0 <ferror@plt+0xac80>
  40c1f8:	str	x0, [x21]
  40c1fc:	mov	x0, x27
  40c200:	bl	40f7c0 <ferror@plt+0xd190>
  40c204:	b	40c218 <ferror@plt+0x9be8>
  40c208:	mov	w22, #0x0                   	// #0
  40c20c:	nop
  40c210:	mov	x0, x27
  40c214:	bl	40f7c0 <ferror@plt+0xd190>
  40c218:	mov	w0, w22
  40c21c:	mov	x12, #0x1070                	// #4208
  40c220:	ldp	x29, x30, [sp, #16]
  40c224:	ldp	x19, x20, [sp, #32]
  40c228:	ldp	x21, x22, [sp, #48]
  40c22c:	ldp	x23, x24, [sp, #64]
  40c230:	ldp	x25, x26, [sp, #80]
  40c234:	ldr	x27, [sp, #96]
  40c238:	add	sp, sp, x12
  40c23c:	ret
  40c240:	mov	w1, w1
  40c244:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  40c248:	add	x0, x0, #0xca8
  40c24c:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40c250:	lsl	x1, x1, #4
  40c254:	add	x2, x2, #0x760
  40c258:	ldr	x3, [x24, #32]
  40c25c:	add	x26, sp, #0x70
  40c260:	ldr	x4, [x0, x1]
  40c264:	mov	x1, #0x1000                	// #4096
  40c268:	mov	x0, x26
  40c26c:	mov	w22, #0xffffffda            	// #-38
  40c270:	bl	402150 <snprintf@plt>
  40c274:	mov	x0, x26
  40c278:	bl	40f7f8 <ferror@plt+0xd1c8>
  40c27c:	mov	x19, x0
  40c280:	cbz	x0, 40c218 <ferror@plt+0x9be8>
  40c284:	mov	x1, x25
  40c288:	bl	40fa60 <ferror@plt+0xd430>
  40c28c:	mov	x27, x0
  40c290:	mov	x0, x19
  40c294:	bl	40f8c0 <ferror@plt+0xd290>
  40c298:	b	40c188 <ferror@plt+0x9b58>
  40c29c:	neg	w0, w19
  40c2a0:	bl	402270 <strerror@plt>
  40c2a4:	str	x0, [sp]
  40c2a8:	mov	x7, x23
  40c2ac:	mov	x6, x25
  40c2b0:	mov	x0, x24
  40c2b4:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40c2b8:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40c2bc:	add	x5, x5, #0x7b0
  40c2c0:	add	x4, x4, #0x988
  40c2c4:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40c2c8:	mov	w3, #0x1ca                 	// #458
  40c2cc:	add	x2, x2, #0x798
  40c2d0:	mov	w1, #0x3                   	// #3
  40c2d4:	bl	40c020 <ferror@plt+0x99f0>
  40c2d8:	b	40c1e8 <ferror@plt+0x9bb8>
  40c2dc:	nop
  40c2e0:	cbz	x0, 40c2e8 <ferror@plt+0x9cb8>
  40c2e4:	str	w1, [x0, #4]
  40c2e8:	ret
  40c2ec:	nop
  40c2f0:	stp	x29, x30, [sp, #-80]!
  40c2f4:	mov	x29, sp
  40c2f8:	stp	x19, x20, [sp, #16]
  40c2fc:	mov	x20, x1
  40c300:	mov	x1, #0x78                  	// #120
  40c304:	stp	x21, x22, [sp, #32]
  40c308:	mov	x21, x0
  40c30c:	mov	x0, #0x1                   	// #1
  40c310:	bl	402210 <calloc@plt>
  40c314:	mov	x19, x0
  40c318:	cbz	x0, 40c430 <ferror@plt+0x9e00>
  40c31c:	adrp	x1, 431000 <ferror@plt+0x2e9d0>
  40c320:	mov	x2, #0x1                   	// #1
  40c324:	movk	x2, #0x3, lsl #32
  40c328:	adrp	x0, 40b000 <ferror@plt+0x89d0>
  40c32c:	ldr	x1, [x1, #4056]
  40c330:	add	x0, x0, #0xe30
  40c334:	stp	x2, x0, [x19]
  40c338:	mov	x0, x21
  40c33c:	ldr	x1, [x1]
  40c340:	str	x1, [x19, #16]
  40c344:	bl	40be90 <ferror@plt+0x9860>
  40c348:	str	x0, [x19, #32]
  40c34c:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  40c350:	add	x0, x0, #0x7e8
  40c354:	bl	402080 <secure_getenv@plt>
  40c358:	mov	x21, x0
  40c35c:	cbz	x0, 40c3ec <ferror@plt+0x9dbc>
  40c360:	add	x1, sp, #0x48
  40c364:	mov	w2, #0xa                   	// #10
  40c368:	str	x23, [sp, #48]
  40c36c:	bl	4023b0 <strtol@plt>
  40c370:	ldr	x1, [sp, #72]
  40c374:	mov	w22, w0
  40c378:	ldrb	w23, [x1]
  40c37c:	cbz	w23, 40c3dc <ferror@plt+0x9dac>
  40c380:	bl	402390 <__ctype_b_loc@plt>
  40c384:	ubfiz	x23, x23, #1, #8
  40c388:	ldr	x0, [x0]
  40c38c:	ldrh	w0, [x0, x23]
  40c390:	tbnz	w0, #13, 40c3dc <ferror@plt+0x9dac>
  40c394:	ldrb	w0, [x21]
  40c398:	cmp	w0, #0x65
  40c39c:	b.eq	40c484 <ferror@plt+0x9e54>  // b.none
  40c3a0:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40c3a4:	mov	x0, x21
  40c3a8:	add	x1, x1, #0x7f8
  40c3ac:	mov	x2, #0x4                   	// #4
  40c3b0:	mov	w22, #0x6                   	// #6
  40c3b4:	bl	4021c0 <strncmp@plt>
  40c3b8:	cbz	w0, 40c3dc <ferror@plt+0x9dac>
  40c3bc:	mov	x0, x21
  40c3c0:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40c3c4:	mov	x2, #0x5                   	// #5
  40c3c8:	add	x1, x1, #0x800
  40c3cc:	bl	4021c0 <strncmp@plt>
  40c3d0:	cmp	w0, #0x0
  40c3d4:	mov	w22, #0x7                   	// #7
  40c3d8:	csel	w22, wzr, w22, ne  // ne = any
  40c3dc:	mov	w1, w22
  40c3e0:	mov	x0, x19
  40c3e4:	bl	40c2e0 <ferror@plt+0x9cb0>
  40c3e8:	ldr	x23, [sp, #48]
  40c3ec:	cmp	x20, #0x0
  40c3f0:	adrp	x2, 432000 <ferror@plt+0x2f9d0>
  40c3f4:	add	x2, x2, #0x368
  40c3f8:	csel	x2, x2, x20, eq  // eq = none
  40c3fc:	add	x1, x19, #0x28
  40c400:	mov	x0, x19
  40c404:	bl	40dc90 <ferror@plt+0xb660>
  40c408:	tbnz	w0, #31, 40c4a4 <ferror@plt+0x9e74>
  40c40c:	mov	x1, #0x0                   	// #0
  40c410:	mov	w0, #0x100                 	// #256
  40c414:	bl	40aa30 <ferror@plt+0x8400>
  40c418:	str	x0, [x19, #48]
  40c41c:	cbz	x0, 40c4e4 <ferror@plt+0x9eb4>
  40c420:	mov	x0, x19
  40c424:	bl	40c0b8 <ferror@plt+0x9a88>
  40c428:	cmp	w0, #0x5
  40c42c:	b.gt	40c444 <ferror@plt+0x9e14>
  40c430:	mov	x0, x19
  40c434:	ldp	x19, x20, [sp, #16]
  40c438:	ldp	x21, x22, [sp, #32]
  40c43c:	ldp	x29, x30, [sp], #80
  40c440:	ret
  40c444:	mov	x6, x19
  40c448:	mov	x0, x19
  40c44c:	mov	w3, #0x11e                 	// #286
  40c450:	mov	w1, #0x6                   	// #6
  40c454:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40c458:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40c45c:	add	x5, x5, #0x848
  40c460:	add	x4, x4, #0x958
  40c464:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40c468:	add	x2, x2, #0x798
  40c46c:	bl	40c020 <ferror@plt+0x99f0>
  40c470:	mov	x0, x19
  40c474:	ldp	x19, x20, [sp, #16]
  40c478:	ldp	x21, x22, [sp, #32]
  40c47c:	ldp	x29, x30, [sp], #80
  40c480:	ret
  40c484:	ldrb	w0, [x21, #1]
  40c488:	cmp	w0, #0x72
  40c48c:	b.ne	40c3a0 <ferror@plt+0x9d70>  // b.any
  40c490:	ldrb	w0, [x21, #2]
  40c494:	mov	w22, #0x3                   	// #3
  40c498:	cmp	w0, #0x72
  40c49c:	b.eq	40c3dc <ferror@plt+0x9dac>  // b.none
  40c4a0:	b	40c3a0 <ferror@plt+0x9d70>
  40c4a4:	mov	x0, x19
  40c4a8:	bl	40c0b8 <ferror@plt+0x9a88>
  40c4ac:	cmp	w0, #0x2
  40c4b0:	b.gt	40c520 <ferror@plt+0x9ef0>
  40c4b4:	ldr	x0, [x19, #48]
  40c4b8:	bl	4023e0 <free@plt>
  40c4bc:	ldr	x0, [x19, #32]
  40c4c0:	bl	4023e0 <free@plt>
  40c4c4:	mov	x0, x19
  40c4c8:	mov	x19, #0x0                   	// #0
  40c4cc:	bl	4023e0 <free@plt>
  40c4d0:	mov	x0, x19
  40c4d4:	ldp	x19, x20, [sp, #16]
  40c4d8:	ldp	x21, x22, [sp, #32]
  40c4dc:	ldp	x29, x30, [sp], #80
  40c4e0:	ret
  40c4e4:	mov	x0, x19
  40c4e8:	bl	40c0b8 <ferror@plt+0x9a88>
  40c4ec:	cmp	w0, #0x2
  40c4f0:	b.le	40c4b4 <ferror@plt+0x9e84>
  40c4f4:	mov	x0, x19
  40c4f8:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40c4fc:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40c500:	add	x5, x5, #0x828
  40c504:	add	x4, x4, #0x958
  40c508:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40c50c:	mov	w3, #0x11a                 	// #282
  40c510:	add	x2, x2, #0x798
  40c514:	mov	w1, #0x3                   	// #3
  40c518:	bl	40c020 <ferror@plt+0x99f0>
  40c51c:	b	40c4b4 <ferror@plt+0x9e84>
  40c520:	mov	x0, x19
  40c524:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40c528:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40c52c:	add	x5, x5, #0x808
  40c530:	add	x4, x4, #0x958
  40c534:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40c538:	mov	w3, #0x114                 	// #276
  40c53c:	add	x2, x2, #0x798
  40c540:	mov	w1, #0x3                   	// #3
  40c544:	bl	40c020 <ferror@plt+0x99f0>
  40c548:	b	40c4b4 <ferror@plt+0x9e84>
  40c54c:	nop
  40c550:	ldr	x0, [x0, #48]
  40c554:	b	40afb8 <ferror@plt+0x8988>
  40c558:	ldr	x0, [x0, #48]
  40c55c:	mov	x3, x1
  40c560:	mov	x1, x2
  40c564:	mov	x2, x3
  40c568:	b	40ab68 <ferror@plt+0x8538>
  40c56c:	nop
  40c570:	ldr	x0, [x0, #48]
  40c574:	mov	x1, x2
  40c578:	b	40b150 <ferror@plt+0x8b20>
  40c57c:	nop
  40c580:	stp	x29, x30, [sp, #-48]!
  40c584:	mov	x29, sp
  40c588:	stp	x19, x20, [sp, #16]
  40c58c:	mov	x19, x1
  40c590:	mov	x20, x0
  40c594:	mov	x0, x1
  40c598:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40c59c:	add	x1, x1, #0xa60
  40c5a0:	str	x21, [sp, #32]
  40c5a4:	mov	x21, x2
  40c5a8:	mov	x2, #0x7                   	// #7
  40c5ac:	bl	4021c0 <strncmp@plt>
  40c5b0:	cbz	w0, 40c5c8 <ferror@plt+0x9f98>
  40c5b4:	mov	w0, #0x0                   	// #0
  40c5b8:	ldp	x19, x20, [sp, #16]
  40c5bc:	ldr	x21, [sp, #32]
  40c5c0:	ldp	x29, x30, [sp], #48
  40c5c4:	ret
  40c5c8:	mov	x3, x21
  40c5cc:	mov	x2, x19
  40c5d0:	mov	x0, x20
  40c5d4:	mov	w1, #0x2                   	// #2
  40c5d8:	ldp	x19, x20, [sp, #16]
  40c5dc:	ldr	x21, [sp, #32]
  40c5e0:	ldp	x29, x30, [sp], #48
  40c5e4:	b	40c140 <ferror@plt+0x9b10>
  40c5e8:	mov	x3, x2
  40c5ec:	mov	x2, x1
  40c5f0:	mov	w1, #0x1                   	// #1
  40c5f4:	b	40c140 <ferror@plt+0x9b10>
  40c5f8:	stp	x29, x30, [sp, #-80]!
  40c5fc:	mov	x29, sp
  40c600:	stp	x19, x20, [sp, #16]
  40c604:	mov	x19, x0
  40c608:	ldr	x0, [x2]
  40c60c:	stp	x21, x22, [sp, #32]
  40c610:	str	x23, [sp, #48]
  40c614:	cbnz	x0, 40c6f4 <ferror@plt+0xa0c4>
  40c618:	ldr	x0, [x19, #80]
  40c61c:	mov	x22, x2
  40c620:	mov	x23, x1
  40c624:	cbz	x0, 40c698 <ferror@plt+0xa068>
  40c628:	bl	410030 <ferror@plt+0xda00>
  40c62c:	mov	x20, x0
  40c630:	mov	w21, #0x0                   	// #0
  40c634:	cbz	x20, 40c678 <ferror@plt+0xa048>
  40c638:	add	x2, sp, #0x48
  40c63c:	mov	x1, x23
  40c640:	mov	x0, x19
  40c644:	bl	410b90 <ferror@plt+0xe560>
  40c648:	mov	w21, w0
  40c64c:	tbnz	w0, #31, 40c6a8 <ferror@plt+0xa078>
  40c650:	ldr	x0, [sp, #72]
  40c654:	mov	w1, #0x1                   	// #1
  40c658:	bl	410960 <ferror@plt+0xe330>
  40c65c:	ldr	x0, [x22]
  40c660:	ldr	x1, [sp, #72]
  40c664:	bl	40d048 <ferror@plt+0xaa18>
  40c668:	cmp	x0, #0x0
  40c66c:	mov	w1, #0xfffffff4            	// #-12
  40c670:	csel	w21, w21, w1, ne  // ne = any
  40c674:	str	x0, [x22]
  40c678:	mov	x0, x20
  40c67c:	bl	4023e0 <free@plt>
  40c680:	mov	w0, w21
  40c684:	ldp	x19, x20, [sp, #16]
  40c688:	ldp	x21, x22, [sp, #32]
  40c68c:	ldr	x23, [sp, #48]
  40c690:	ldp	x29, x30, [sp], #80
  40c694:	ret
  40c698:	ldr	x0, [x19, #32]
  40c69c:	bl	40bf00 <ferror@plt+0x98d0>
  40c6a0:	mov	x20, x0
  40c6a4:	b	40c630 <ferror@plt+0xa000>
  40c6a8:	mov	x0, x19
  40c6ac:	bl	40c0b8 <ferror@plt+0x9a88>
  40c6b0:	cmp	w0, #0x2
  40c6b4:	b.le	40c678 <ferror@plt+0xa048>
  40c6b8:	neg	w0, w21
  40c6bc:	bl	402270 <strerror@plt>
  40c6c0:	mov	x6, x23
  40c6c4:	mov	x7, x0
  40c6c8:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40c6cc:	mov	x0, x19
  40c6d0:	add	x5, x5, #0x858
  40c6d4:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40c6d8:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40c6dc:	add	x4, x4, #0x9b0
  40c6e0:	add	x2, x2, #0x798
  40c6e4:	mov	w3, #0x21b                 	// #539
  40c6e8:	mov	w1, #0x3                   	// #3
  40c6ec:	bl	40c020 <ferror@plt+0x99f0>
  40c6f0:	b	40c678 <ferror@plt+0xa048>
  40c6f4:	adrp	x3, 41b000 <ferror@plt+0x189d0>
  40c6f8:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40c6fc:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  40c700:	add	x3, x3, #0x930
  40c704:	add	x1, x1, #0x798
  40c708:	add	x0, x0, #0xd8
  40c70c:	mov	w2, #0x213                 	// #531
  40c710:	bl	402570 <__assert_fail@plt>
  40c714:	nop
  40c718:	stp	x29, x30, [sp, #-32]!
  40c71c:	mov	x2, x0
  40c720:	mov	x29, sp
  40c724:	ldr	x0, [x0, #80]
  40c728:	str	x19, [sp, #16]
  40c72c:	cbz	x0, 40c754 <ferror@plt+0xa124>
  40c730:	bl	410030 <ferror@plt+0xda00>
  40c734:	mov	x19, x0
  40c738:	mov	x0, x19
  40c73c:	bl	4023e0 <free@plt>
  40c740:	cmp	x19, #0x0
  40c744:	cset	w0, ne  // ne = any
  40c748:	ldr	x19, [sp, #16]
  40c74c:	ldp	x29, x30, [sp], #32
  40c750:	ret
  40c754:	ldr	x0, [x2, #32]
  40c758:	bl	40bf00 <ferror@plt+0x98d0>
  40c75c:	mov	x19, x0
  40c760:	mov	x0, x19
  40c764:	bl	4023e0 <free@plt>
  40c768:	cmp	x19, #0x0
  40c76c:	cset	w0, ne  // ne = any
  40c770:	ldr	x19, [sp, #16]
  40c774:	ldp	x29, x30, [sp], #32
  40c778:	ret
  40c77c:	nop
  40c780:	ldr	x2, [x0, #56]
  40c784:	cbz	x2, 40c790 <ferror@plt+0xa160>
  40c788:	mov	x0, x2
  40c78c:	b	410030 <ferror@plt+0xda00>
  40c790:	b	40bf80 <ferror@plt+0x9950>
  40c794:	nop
  40c798:	stp	x29, x30, [sp, #-80]!
  40c79c:	mov	x29, sp
  40c7a0:	stp	x19, x20, [sp, #16]
  40c7a4:	mov	x19, x1
  40c7a8:	mov	x20, x2
  40c7ac:	stp	x21, x22, [sp, #32]
  40c7b0:	mov	x22, x0
  40c7b4:	mov	w21, #0x0                   	// #0
  40c7b8:	mov	x0, x1
  40c7bc:	mov	w1, #0x3a                  	// #58
  40c7c0:	bl	402410 <strchr@plt>
  40c7c4:	cbz	x0, 40c7dc <ferror@plt+0xa1ac>
  40c7c8:	mov	w0, w21
  40c7cc:	ldp	x19, x20, [sp, #16]
  40c7d0:	ldp	x21, x22, [sp, #32]
  40c7d4:	ldp	x29, x30, [sp], #80
  40c7d8:	ret
  40c7dc:	mov	x1, x19
  40c7e0:	mov	x0, x22
  40c7e4:	mov	w21, #0x0                   	// #0
  40c7e8:	str	x23, [sp, #48]
  40c7ec:	bl	40c780 <ferror@plt+0xa150>
  40c7f0:	mov	x23, x0
  40c7f4:	cbz	x0, 40c830 <ferror@plt+0xa200>
  40c7f8:	add	x2, sp, #0x48
  40c7fc:	mov	x1, x19
  40c800:	mov	x0, x22
  40c804:	bl	410b90 <ferror@plt+0xe560>
  40c808:	mov	w21, w0
  40c80c:	tbnz	w0, #31, 40c850 <ferror@plt+0xa220>
  40c810:	ldr	x0, [x20]
  40c814:	ldr	x1, [sp, #72]
  40c818:	bl	40d048 <ferror@plt+0xaa18>
  40c81c:	mov	x1, x0
  40c820:	ldr	x0, [sp, #72]
  40c824:	str	x1, [x20]
  40c828:	mov	x1, x23
  40c82c:	bl	410f50 <ferror@plt+0xe920>
  40c830:	mov	x0, x23
  40c834:	bl	4023e0 <free@plt>
  40c838:	mov	w0, w21
  40c83c:	ldp	x19, x20, [sp, #16]
  40c840:	ldp	x21, x22, [sp, #32]
  40c844:	ldr	x23, [sp, #48]
  40c848:	ldp	x29, x30, [sp], #80
  40c84c:	ret
  40c850:	mov	x0, x22
  40c854:	bl	40c0b8 <ferror@plt+0x9a88>
  40c858:	cmp	w0, #0x2
  40c85c:	b.le	40c830 <ferror@plt+0xa200>
  40c860:	neg	w0, w21
  40c864:	bl	402270 <strerror@plt>
  40c868:	mov	x6, x19
  40c86c:	mov	x7, x0
  40c870:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40c874:	mov	x0, x22
  40c878:	add	x5, x5, #0x858
  40c87c:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40c880:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40c884:	add	x4, x4, #0x9d8
  40c888:	add	x2, x2, #0x798
  40c88c:	mov	w3, #0x267                 	// #615
  40c890:	mov	w1, #0x3                   	// #3
  40c894:	bl	40c020 <ferror@plt+0x99f0>
  40c898:	b	40c830 <ferror@plt+0xa200>
  40c89c:	nop
  40c8a0:	sub	sp, sp, #0x80
  40c8a4:	stp	x29, x30, [sp, #16]
  40c8a8:	add	x29, sp, #0x10
  40c8ac:	stp	x21, x22, [sp, #48]
  40c8b0:	mov	x21, x1
  40c8b4:	ldr	x22, [x0, #40]
  40c8b8:	stp	x19, x20, [sp, #32]
  40c8bc:	stp	x23, x24, [sp, #64]
  40c8c0:	mov	x23, x2
  40c8c4:	mov	w24, #0x0                   	// #0
  40c8c8:	stp	x25, x26, [sp, #80]
  40c8cc:	mov	x25, x0
  40c8d0:	add	x26, sp, #0x78
  40c8d4:	ldr	x19, [x22, #8]
  40c8d8:	str	x27, [sp, #96]
  40c8dc:	b	40c8f0 <ferror@plt+0xa2c0>
  40c8e0:	ldr	x19, [x19]
  40c8e4:	ldr	x0, [x22, #8]
  40c8e8:	cmp	x19, x0
  40c8ec:	b.eq	40c960 <ferror@plt+0xa330>  // b.none
  40c8f0:	mov	x0, x19
  40c8f4:	cbz	x19, 40c960 <ferror@plt+0xa330>
  40c8f8:	bl	40d2f8 <ferror@plt+0xacc8>
  40c8fc:	mov	x20, x0
  40c900:	mov	x0, x19
  40c904:	bl	40d308 <ferror@plt+0xacd8>
  40c908:	mov	x1, x21
  40c90c:	mov	x27, x0
  40c910:	mov	w2, #0x0                   	// #0
  40c914:	mov	x0, x20
  40c918:	bl	402450 <fnmatch@plt>
  40c91c:	cbnz	w0, 40c8e0 <ferror@plt+0xa2b0>
  40c920:	mov	x1, x20
  40c924:	mov	x3, x26
  40c928:	mov	x2, x27
  40c92c:	mov	x0, x25
  40c930:	bl	410c10 <ferror@plt+0xe5e0>
  40c934:	mov	w20, w0
  40c938:	tbnz	w0, #31, 40c984 <ferror@plt+0xa354>
  40c93c:	ldr	x0, [x23]
  40c940:	add	w24, w24, #0x1
  40c944:	ldr	x1, [sp, #120]
  40c948:	bl	40d048 <ferror@plt+0xaa18>
  40c94c:	str	x0, [x23]
  40c950:	ldr	x19, [x19]
  40c954:	ldr	x0, [x22, #8]
  40c958:	cmp	x19, x0
  40c95c:	b.ne	40c8f0 <ferror@plt+0xa2c0>  // b.any
  40c960:	mov	w0, w24
  40c964:	ldp	x29, x30, [sp, #16]
  40c968:	ldp	x19, x20, [sp, #32]
  40c96c:	ldp	x21, x22, [sp, #48]
  40c970:	ldp	x23, x24, [sp, #64]
  40c974:	ldp	x25, x26, [sp, #80]
  40c978:	ldr	x27, [sp, #96]
  40c97c:	add	sp, sp, #0x80
  40c980:	ret
  40c984:	mov	x0, x25
  40c988:	bl	40c0b8 <ferror@plt+0x9a88>
  40c98c:	cmp	w0, #0x2
  40c990:	b.gt	40c9ac <ferror@plt+0xa37c>
  40c994:	ldr	x0, [x23]
  40c998:	mov	w1, w24
  40c99c:	mov	w24, w20
  40c9a0:	bl	40d2b0 <ferror@plt+0xac80>
  40c9a4:	str	x0, [x23]
  40c9a8:	b	40c960 <ferror@plt+0xa330>
  40c9ac:	neg	w0, w20
  40c9b0:	bl	402270 <strerror@plt>
  40c9b4:	str	x0, [sp]
  40c9b8:	mov	x7, x27
  40c9bc:	mov	x6, x21
  40c9c0:	mov	x0, x25
  40c9c4:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40c9c8:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40c9cc:	add	x5, x5, #0x888
  40c9d0:	add	x4, x4, #0xa00
  40c9d4:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40c9d8:	mov	w3, #0x287                 	// #647
  40c9dc:	add	x2, x2, #0x798
  40c9e0:	mov	w1, #0x3                   	// #3
  40c9e4:	bl	40c020 <ferror@plt+0x99f0>
  40c9e8:	b	40c994 <ferror@plt+0xa364>
  40c9ec:	nop
  40c9f0:	stp	x29, x30, [sp, #-80]!
  40c9f4:	mov	x29, sp
  40c9f8:	stp	x21, x22, [sp, #32]
  40c9fc:	mov	x21, x1
  40ca00:	ldr	x22, [x0, #40]
  40ca04:	stp	x19, x20, [sp, #16]
  40ca08:	stp	x23, x24, [sp, #48]
  40ca0c:	mov	x23, x0
  40ca10:	mov	x24, x2
  40ca14:	ldr	x19, [x22, #40]
  40ca18:	b	40ca40 <ferror@plt+0xa410>
  40ca1c:	bl	40d348 <ferror@plt+0xad18>
  40ca20:	mov	x20, x0
  40ca24:	mov	x1, x21
  40ca28:	bl	402370 <strcmp@plt>
  40ca2c:	cbz	w0, 40ca98 <ferror@plt+0xa468>
  40ca30:	ldr	x19, [x19]
  40ca34:	ldr	x1, [x22, #40]
  40ca38:	cmp	x19, x1
  40ca3c:	b.eq	40ca48 <ferror@plt+0xa418>  // b.none
  40ca40:	mov	x0, x19
  40ca44:	cbnz	x19, 40ca1c <ferror@plt+0xa3ec>
  40ca48:	ldr	x19, [x22, #32]
  40ca4c:	b	40ca74 <ferror@plt+0xa444>
  40ca50:	bl	40d348 <ferror@plt+0xad18>
  40ca54:	mov	x20, x0
  40ca58:	mov	x1, x21
  40ca5c:	bl	402370 <strcmp@plt>
  40ca60:	cbz	w0, 40cafc <ferror@plt+0xa4cc>
  40ca64:	ldr	x19, [x19]
  40ca68:	ldr	x0, [x22, #32]
  40ca6c:	cmp	x19, x0
  40ca70:	b.eq	40ca7c <ferror@plt+0xa44c>  // b.none
  40ca74:	mov	x0, x19
  40ca78:	cbnz	x19, 40ca50 <ferror@plt+0xa420>
  40ca7c:	mov	w19, #0x0                   	// #0
  40ca80:	mov	w0, w19
  40ca84:	ldp	x19, x20, [sp, #16]
  40ca88:	ldp	x21, x22, [sp, #32]
  40ca8c:	ldp	x23, x24, [sp, #48]
  40ca90:	ldp	x29, x30, [sp], #80
  40ca94:	ret
  40ca98:	mov	x0, x19
  40ca9c:	bl	40d338 <ferror@plt+0xad08>
  40caa0:	add	x2, sp, #0x48
  40caa4:	mov	x21, x0
  40caa8:	mov	x1, x20
  40caac:	mov	x0, x23
  40cab0:	bl	410b90 <ferror@plt+0xe560>
  40cab4:	mov	w19, w0
  40cab8:	tbnz	w0, #31, 40cbec <ferror@plt+0xa5bc>
  40cabc:	ldr	x0, [x24]
  40cac0:	ldr	x1, [sp, #72]
  40cac4:	bl	40d048 <ferror@plt+0xaa18>
  40cac8:	mov	x1, x0
  40cacc:	cbz	x0, 40cb60 <ferror@plt+0xa530>
  40cad0:	ldr	x0, [sp, #72]
  40cad4:	str	x1, [x24]
  40cad8:	mov	w19, #0x1                   	// #1
  40cadc:	mov	x1, x21
  40cae0:	bl	411e68 <ferror@plt+0xf838>
  40cae4:	mov	w0, w19
  40cae8:	ldp	x19, x20, [sp, #16]
  40caec:	ldp	x21, x22, [sp, #32]
  40caf0:	ldp	x23, x24, [sp, #48]
  40caf4:	ldp	x29, x30, [sp], #80
  40caf8:	ret
  40cafc:	mov	x0, x19
  40cb00:	bl	40d338 <ferror@plt+0xad08>
  40cb04:	add	x2, sp, #0x48
  40cb08:	mov	x21, x0
  40cb0c:	mov	x1, x20
  40cb10:	mov	x0, x23
  40cb14:	bl	410b90 <ferror@plt+0xe560>
  40cb18:	mov	w19, w0
  40cb1c:	tbnz	w0, #31, 40cba0 <ferror@plt+0xa570>
  40cb20:	ldr	x0, [x24]
  40cb24:	ldr	x1, [sp, #72]
  40cb28:	bl	40d048 <ferror@plt+0xaa18>
  40cb2c:	mov	x1, x0
  40cb30:	cbz	x0, 40cc38 <ferror@plt+0xa608>
  40cb34:	ldr	x0, [sp, #72]
  40cb38:	str	x1, [x24]
  40cb3c:	mov	w19, #0x1                   	// #1
  40cb40:	mov	x1, x21
  40cb44:	bl	412308 <ferror@plt+0xfcd8>
  40cb48:	mov	w0, w19
  40cb4c:	ldp	x19, x20, [sp, #16]
  40cb50:	ldp	x21, x22, [sp, #32]
  40cb54:	ldp	x23, x24, [sp, #48]
  40cb58:	ldp	x29, x30, [sp], #80
  40cb5c:	ret
  40cb60:	mov	x0, x23
  40cb64:	mov	w19, #0xfffffff4            	// #-12
  40cb68:	bl	40c0b8 <ferror@plt+0x9a88>
  40cb6c:	cmp	w0, #0x2
  40cb70:	b.le	40ca80 <ferror@plt+0xa450>
  40cb74:	mov	x0, x23
  40cb78:	adrp	x5, 417000 <ferror@plt+0x149d0>
  40cb7c:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40cb80:	add	x5, x5, #0xc80
  40cb84:	add	x4, x4, #0xa20
  40cb88:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40cb8c:	mov	w3, #0x2af                 	// #687
  40cb90:	add	x2, x2, #0x798
  40cb94:	mov	w1, #0x3                   	// #3
  40cb98:	bl	40c020 <ferror@plt+0x99f0>
  40cb9c:	b	40ca80 <ferror@plt+0xa450>
  40cba0:	mov	x0, x23
  40cba4:	bl	40c0b8 <ferror@plt+0x9a88>
  40cba8:	cmp	w0, #0x2
  40cbac:	b.le	40ca80 <ferror@plt+0xa450>
  40cbb0:	neg	w0, w19
  40cbb4:	bl	402270 <strerror@plt>
  40cbb8:	mov	x6, x20
  40cbbc:	mov	x7, x0
  40cbc0:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40cbc4:	mov	x0, x23
  40cbc8:	add	x5, x5, #0x858
  40cbcc:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40cbd0:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40cbd4:	add	x4, x4, #0xa20
  40cbd8:	add	x2, x2, #0x798
  40cbdc:	mov	w3, #0x2cc                 	// #716
  40cbe0:	mov	w1, #0x3                   	// #3
  40cbe4:	bl	40c020 <ferror@plt+0x99f0>
  40cbe8:	b	40ca80 <ferror@plt+0xa450>
  40cbec:	mov	x0, x23
  40cbf0:	bl	40c0b8 <ferror@plt+0x9a88>
  40cbf4:	cmp	w0, #0x2
  40cbf8:	b.le	40ca80 <ferror@plt+0xa450>
  40cbfc:	neg	w0, w19
  40cc00:	bl	402270 <strerror@plt>
  40cc04:	mov	x6, x20
  40cc08:	mov	x7, x0
  40cc0c:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40cc10:	mov	x0, x23
  40cc14:	add	x5, x5, #0x858
  40cc18:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40cc1c:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40cc20:	add	x4, x4, #0xa20
  40cc24:	add	x2, x2, #0x798
  40cc28:	mov	w3, #0x2a8                 	// #680
  40cc2c:	mov	w1, #0x3                   	// #3
  40cc30:	bl	40c020 <ferror@plt+0x99f0>
  40cc34:	b	40ca80 <ferror@plt+0xa450>
  40cc38:	mov	x0, x23
  40cc3c:	mov	w19, #0xfffffff4            	// #-12
  40cc40:	bl	40c0b8 <ferror@plt+0x9a88>
  40cc44:	cmp	w0, #0x2
  40cc48:	b.le	40ca80 <ferror@plt+0xa450>
  40cc4c:	mov	x0, x23
  40cc50:	adrp	x5, 417000 <ferror@plt+0x149d0>
  40cc54:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40cc58:	add	x5, x5, #0xc80
  40cc5c:	add	x4, x4, #0xa20
  40cc60:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40cc64:	mov	w3, #0x2d3                 	// #723
  40cc68:	add	x2, x2, #0x798
  40cc6c:	mov	w1, #0x3                   	// #3
  40cc70:	bl	40c020 <ferror@plt+0x99f0>
  40cc74:	b	40ca80 <ferror@plt+0xa450>
  40cc78:	stp	x29, x30, [sp, #-80]!
  40cc7c:	mov	x29, sp
  40cc80:	ldr	x0, [x0, #48]
  40cc84:	stp	x19, x20, [sp, #16]
  40cc88:	add	x19, sp, #0x40
  40cc8c:	add	x20, sp, #0x38
  40cc90:	str	x21, [sp, #32]
  40cc94:	and	w21, w1, #0xff
  40cc98:	mov	x1, x19
  40cc9c:	bl	40b3a0 <ferror@plt+0x8d70>
  40cca0:	b	40ccac <ferror@plt+0xa67c>
  40cca4:	ldr	x0, [sp, #56]
  40cca8:	bl	410950 <ferror@plt+0xe320>
  40ccac:	mov	x1, #0x0                   	// #0
  40ccb0:	mov	x2, x20
  40ccb4:	mov	x0, x19
  40ccb8:	bl	40b3b0 <ferror@plt+0x8d80>
  40ccbc:	mov	w1, w21
  40ccc0:	tst	w0, #0xff
  40ccc4:	b.ne	40cca4 <ferror@plt+0xa674>  // b.any
  40ccc8:	ldp	x19, x20, [sp, #16]
  40cccc:	ldr	x21, [sp, #32]
  40ccd0:	ldp	x29, x30, [sp], #80
  40ccd4:	ret
  40ccd8:	stp	x29, x30, [sp, #-80]!
  40ccdc:	mov	x29, sp
  40cce0:	ldr	x0, [x0, #48]
  40cce4:	stp	x19, x20, [sp, #16]
  40cce8:	add	x19, sp, #0x40
  40ccec:	add	x20, sp, #0x38
  40ccf0:	str	x21, [sp, #32]
  40ccf4:	and	w21, w1, #0xff
  40ccf8:	mov	x1, x19
  40ccfc:	bl	40b3a0 <ferror@plt+0x8d70>
  40cd00:	b	40cd0c <ferror@plt+0xa6dc>
  40cd04:	ldr	x0, [sp, #56]
  40cd08:	bl	410978 <ferror@plt+0xe348>
  40cd0c:	mov	x1, #0x0                   	// #0
  40cd10:	mov	x2, x20
  40cd14:	mov	x0, x19
  40cd18:	bl	40b3b0 <ferror@plt+0x8d80>
  40cd1c:	mov	w1, w21
  40cd20:	tst	w0, #0xff
  40cd24:	b.ne	40cd04 <ferror@plt+0xa6d4>  // b.any
  40cd28:	ldp	x19, x20, [sp, #16]
  40cd2c:	ldr	x21, [sp, #32]
  40cd30:	ldp	x29, x30, [sp], #80
  40cd34:	ret
  40cd38:	cbz	x0, 40cd7c <ferror@plt+0xa74c>
  40cd3c:	stp	x29, x30, [sp, #-32]!
  40cd40:	mov	x29, sp
  40cd44:	stp	x19, x20, [sp, #16]
  40cd48:	add	x19, x0, #0x38
  40cd4c:	add	x20, x0, #0x58
  40cd50:	ldr	x0, [x19]
  40cd54:	cbz	x0, 40cd64 <ferror@plt+0xa734>
  40cd58:	bl	40ff98 <ferror@plt+0xd968>
  40cd5c:	str	xzr, [x19]
  40cd60:	str	xzr, [x19, #32]
  40cd64:	add	x19, x19, #0x8
  40cd68:	cmp	x19, x20
  40cd6c:	b.ne	40cd50 <ferror@plt+0xa720>  // b.any
  40cd70:	ldp	x19, x20, [sp, #16]
  40cd74:	ldp	x29, x30, [sp], #32
  40cd78:	ret
  40cd7c:	ret
  40cd80:	stp	x29, x30, [sp, #-32]!
  40cd84:	mov	x29, sp
  40cd88:	str	x19, [sp, #16]
  40cd8c:	mov	x19, x0
  40cd90:	cbz	x0, 40cda8 <ferror@plt+0xa778>
  40cd94:	ldr	w1, [x0]
  40cd98:	sub	w1, w1, #0x1
  40cd9c:	str	w1, [x0]
  40cda0:	cmp	w1, #0x0
  40cda4:	b.le	40cdb8 <ferror@plt+0xa788>
  40cda8:	mov	x0, x19
  40cdac:	ldr	x19, [sp, #16]
  40cdb0:	ldp	x29, x30, [sp], #32
  40cdb4:	ret
  40cdb8:	bl	40c0b8 <ferror@plt+0x9a88>
  40cdbc:	cmp	w0, #0x5
  40cdc0:	b.gt	40ce04 <ferror@plt+0xa7d4>
  40cdc4:	mov	x0, x19
  40cdc8:	bl	40cd38 <ferror@plt+0xa708>
  40cdcc:	ldr	x0, [x19, #48]
  40cdd0:	bl	40aab0 <ferror@plt+0x8480>
  40cdd4:	ldr	x0, [x19, #32]
  40cdd8:	bl	4023e0 <free@plt>
  40cddc:	ldr	x0, [x19, #40]
  40cde0:	cbz	x0, 40cde8 <ferror@plt+0xa7b8>
  40cde4:	bl	40db60 <ferror@plt+0xb530>
  40cde8:	mov	x0, x19
  40cdec:	mov	x19, #0x0                   	// #0
  40cdf0:	bl	4023e0 <free@plt>
  40cdf4:	mov	x0, x19
  40cdf8:	ldr	x19, [sp, #16]
  40cdfc:	ldp	x29, x30, [sp], #32
  40ce00:	ret
  40ce04:	mov	x6, x19
  40ce08:	mov	x0, x19
  40ce0c:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40ce10:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40ce14:	add	x5, x5, #0x8c0
  40ce18:	add	x4, x4, #0x968
  40ce1c:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40ce20:	mov	w3, #0x14b                 	// #331
  40ce24:	add	x2, x2, #0x798
  40ce28:	mov	w1, #0x6                   	// #6
  40ce2c:	bl	40c020 <ferror@plt+0x99f0>
  40ce30:	b	40cdc4 <ferror@plt+0xa794>
  40ce34:	nop
  40ce38:	cbz	x0, 40cf3c <ferror@plt+0xa90c>
  40ce3c:	mov	x12, #0x1050                	// #4176
  40ce40:	sub	sp, sp, x12
  40ce44:	stp	x29, x30, [sp]
  40ce48:	mov	x29, sp
  40ce4c:	stp	x19, x20, [sp, #16]
  40ce50:	adrp	x20, 431000 <ferror@plt+0x2e9d0>
  40ce54:	add	x19, x0, #0x58
  40ce58:	add	x20, x20, #0xca8
  40ce5c:	stp	x21, x22, [sp, #32]
  40ce60:	adrp	x22, 41b000 <ferror@plt+0x189d0>
  40ce64:	mov	x21, x0
  40ce68:	add	x22, x22, #0x760
  40ce6c:	stp	x23, x24, [sp, #48]
  40ce70:	add	x24, x0, #0x78
  40ce74:	add	x23, sp, #0x50
  40ce78:	str	x25, [sp, #64]
  40ce7c:	adrp	x25, 41b000 <ferror@plt+0x189d0>
  40ce80:	add	x25, x25, #0x8d8
  40ce84:	ldur	x3, [x19, #-32]
  40ce88:	mov	x2, x22
  40ce8c:	mov	x0, x23
  40ce90:	mov	x1, #0x1000                	// #4096
  40ce94:	cbz	x3, 40cedc <ferror@plt+0xa8ac>
  40ce98:	mov	x0, x21
  40ce9c:	bl	40c0b8 <ferror@plt+0x9a88>
  40cea0:	cmp	w0, #0x5
  40cea4:	b.gt	40cf10 <ferror@plt+0xa8e0>
  40cea8:	add	x19, x19, #0x8
  40ceac:	add	x20, x20, #0x10
  40ceb0:	cmp	x19, x24
  40ceb4:	b.ne	40ce84 <ferror@plt+0xa854>  // b.any
  40ceb8:	mov	w0, #0x0                   	// #0
  40cebc:	mov	x12, #0x1050                	// #4176
  40cec0:	ldp	x29, x30, [sp]
  40cec4:	ldp	x19, x20, [sp, #16]
  40cec8:	ldp	x21, x22, [sp, #32]
  40cecc:	ldp	x23, x24, [sp, #48]
  40ced0:	ldr	x25, [sp, #64]
  40ced4:	add	sp, sp, x12
  40ced8:	ret
  40cedc:	ldr	x4, [x20]
  40cee0:	ldr	x3, [x21, #32]
  40cee4:	bl	402150 <snprintf@plt>
  40cee8:	mov	x2, x19
  40ceec:	mov	x1, x23
  40cef0:	mov	x0, x21
  40cef4:	bl	40fd50 <ferror@plt+0xd720>
  40cef8:	stur	x0, [x19, #-32]
  40cefc:	cbnz	x0, 40cea8 <ferror@plt+0xa878>
  40cf00:	mov	x0, x21
  40cf04:	bl	40cd38 <ferror@plt+0xa708>
  40cf08:	mov	w0, #0xfffffff4            	// #-12
  40cf0c:	b	40cebc <ferror@plt+0xa88c>
  40cf10:	ldr	x6, [x20]
  40cf14:	mov	x5, x25
  40cf18:	mov	x0, x21
  40cf1c:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40cf20:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40cf24:	add	x4, x4, #0xa40
  40cf28:	add	x2, x2, #0x798
  40cf2c:	mov	w3, #0x34d                 	// #845
  40cf30:	mov	w1, #0x6                   	// #6
  40cf34:	bl	40c020 <ferror@plt+0x99f0>
  40cf38:	b	40cea8 <ferror@plt+0xa878>
  40cf3c:	mov	w0, #0xfffffffe            	// #-2
  40cf40:	ret
  40cf44:	nop
  40cf48:	cbz	x0, 40d02c <ferror@plt+0xa9fc>
  40cf4c:	cmp	w1, #0x3
  40cf50:	b.hi	40d024 <ferror@plt+0xa9f4>  // b.pmore
  40cf54:	mov	x12, #0x1030                	// #4144
  40cf58:	sub	sp, sp, x12
  40cf5c:	mov	x3, x0
  40cf60:	add	x0, x0, w1, uxtw #3
  40cf64:	mov	w1, w1
  40cf68:	stp	x29, x30, [sp]
  40cf6c:	mov	x29, sp
  40cf70:	ldr	x0, [x0, #56]
  40cf74:	stp	x19, x20, [sp, #16]
  40cf78:	mov	w19, w2
  40cf7c:	cbz	x0, 40cfb0 <ferror@plt+0xa980>
  40cf80:	adrp	x3, 431000 <ferror@plt+0x2e9d0>
  40cf84:	add	x3, x3, #0xca8
  40cf88:	add	x3, x3, x1, lsl #4
  40cf8c:	mov	w1, w2
  40cf90:	ldr	x2, [x3, #8]
  40cf94:	bl	40ffc8 <ferror@plt+0xd998>
  40cf98:	mov	w0, #0x0                   	// #0
  40cf9c:	mov	x12, #0x1030                	// #4144
  40cfa0:	ldp	x29, x30, [sp]
  40cfa4:	ldp	x19, x20, [sp, #16]
  40cfa8:	add	sp, sp, x12
  40cfac:	ret
  40cfb0:	lsl	x5, x1, #4
  40cfb4:	adrp	x6, 431000 <ferror@plt+0x2e9d0>
  40cfb8:	add	x6, x6, #0xca8
  40cfbc:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40cfc0:	ldr	x3, [x3, #32]
  40cfc4:	add	x2, x2, #0x760
  40cfc8:	ldr	x4, [x6, x5]
  40cfcc:	mov	x1, #0x1000                	// #4096
  40cfd0:	str	x21, [sp, #32]
  40cfd4:	add	x21, sp, #0x30
  40cfd8:	add	x20, x6, x5
  40cfdc:	mov	x0, x21
  40cfe0:	bl	402150 <snprintf@plt>
  40cfe4:	mov	x0, x21
  40cfe8:	bl	40f7f8 <ferror@plt+0xd1c8>
  40cfec:	mov	x21, x0
  40cff0:	cbz	x0, 40d034 <ferror@plt+0xaa04>
  40cff4:	ldr	x2, [x20, #8]
  40cff8:	mov	w1, w19
  40cffc:	bl	40f8e8 <ferror@plt+0xd2b8>
  40d000:	mov	x0, x21
  40d004:	bl	40f8c0 <ferror@plt+0xd290>
  40d008:	mov	w0, #0x0                   	// #0
  40d00c:	mov	x12, #0x1030                	// #4144
  40d010:	ldp	x29, x30, [sp]
  40d014:	ldp	x19, x20, [sp, #16]
  40d018:	ldr	x21, [sp, #32]
  40d01c:	add	sp, sp, x12
  40d020:	ret
  40d024:	mov	w0, #0xfffffffe            	// #-2
  40d028:	ret
  40d02c:	mov	w0, #0xffffffda            	// #-38
  40d030:	ret
  40d034:	mov	w0, #0xffffffda            	// #-38
  40d038:	ldr	x21, [sp, #32]
  40d03c:	b	40cf9c <ferror@plt+0xa96c>
  40d040:	ldr	x0, [x0, #40]
  40d044:	ret
  40d048:	stp	x29, x30, [sp, #-32]!
  40d04c:	mov	x29, sp
  40d050:	stp	x19, x20, [sp, #16]
  40d054:	mov	x19, x0
  40d058:	mov	x20, x1
  40d05c:	mov	x0, #0x18                  	// #24
  40d060:	bl	4021a0 <malloc@plt>
  40d064:	cbz	x0, 40d088 <ferror@plt+0xaa58>
  40d068:	str	x20, [x0, #16]
  40d06c:	cbz	x19, 40d094 <ferror@plt+0xaa64>
  40d070:	ldr	x1, [x19, #8]
  40d074:	str	x1, [x0, #8]
  40d078:	str	x0, [x1]
  40d07c:	str	x19, [x0]
  40d080:	str	x0, [x19, #8]
  40d084:	mov	x0, x19
  40d088:	ldp	x19, x20, [sp, #16]
  40d08c:	ldp	x29, x30, [sp], #32
  40d090:	ret
  40d094:	stp	x0, x0, [x0]
  40d098:	ldp	x19, x20, [sp, #16]
  40d09c:	ldp	x29, x30, [sp], #32
  40d0a0:	ret
  40d0a4:	nop
  40d0a8:	cbz	x0, 40d0ec <ferror@plt+0xaabc>
  40d0ac:	stp	x29, x30, [sp, #-32]!
  40d0b0:	mov	x29, sp
  40d0b4:	stp	x19, x20, [sp, #16]
  40d0b8:	mov	x19, x0
  40d0bc:	mov	x20, x1
  40d0c0:	mov	x0, #0x18                  	// #24
  40d0c4:	bl	4021a0 <malloc@plt>
  40d0c8:	cbz	x0, 40d0e0 <ferror@plt+0xaab0>
  40d0cc:	ldr	x1, [x19, #8]
  40d0d0:	stp	x19, x1, [x0]
  40d0d4:	str	x20, [x0, #16]
  40d0d8:	str	x0, [x1]
  40d0dc:	str	x0, [x19, #8]
  40d0e0:	ldp	x19, x20, [sp, #16]
  40d0e4:	ldp	x29, x30, [sp], #32
  40d0e8:	ret
  40d0ec:	b	40d048 <ferror@plt+0xaa18>
  40d0f0:	cbz	x0, 40d114 <ferror@plt+0xaae4>
  40d0f4:	cbz	x1, 40d110 <ferror@plt+0xaae0>
  40d0f8:	ldr	x3, [x0, #8]
  40d0fc:	ldr	x4, [x1, #8]
  40d100:	str	x1, [x3]
  40d104:	str	x0, [x4]
  40d108:	str	x4, [x0, #8]
  40d10c:	str	x3, [x1, #8]
  40d110:	ret
  40d114:	mov	x0, x1
  40d118:	ret
  40d11c:	nop
  40d120:	stp	x29, x30, [sp, #-32]!
  40d124:	mov	x29, sp
  40d128:	stp	x19, x20, [sp, #16]
  40d12c:	mov	x19, x0
  40d130:	mov	x20, x1
  40d134:	mov	x0, #0x18                  	// #24
  40d138:	bl	4021a0 <malloc@plt>
  40d13c:	cbz	x0, 40d15c <ferror@plt+0xab2c>
  40d140:	str	x20, [x0, #16]
  40d144:	cbz	x19, 40d168 <ferror@plt+0xab38>
  40d148:	ldr	x1, [x19, #8]
  40d14c:	str	x1, [x0, #8]
  40d150:	str	x0, [x1]
  40d154:	str	x19, [x0]
  40d158:	str	x0, [x19, #8]
  40d15c:	ldp	x19, x20, [sp, #16]
  40d160:	ldp	x29, x30, [sp], #32
  40d164:	ret
  40d168:	stp	x0, x0, [x0]
  40d16c:	ldp	x19, x20, [sp, #16]
  40d170:	ldp	x29, x30, [sp], #32
  40d174:	ret
  40d178:	stp	x29, x30, [sp, #-32]!
  40d17c:	mov	x29, sp
  40d180:	str	x19, [sp, #16]
  40d184:	cbz	x0, 40d1c8 <ferror@plt+0xab98>
  40d188:	ldr	x2, [x0, #8]
  40d18c:	cmp	x0, x2
  40d190:	b.eq	40d1c0 <ferror@plt+0xab90>  // b.none
  40d194:	ldr	x1, [x0]
  40d198:	cmp	x0, x1
  40d19c:	b.eq	40d1c0 <ferror@plt+0xab90>  // b.none
  40d1a0:	mov	x19, x1
  40d1a4:	str	x1, [x2]
  40d1a8:	str	x2, [x1, #8]
  40d1ac:	bl	4023e0 <free@plt>
  40d1b0:	mov	x0, x19
  40d1b4:	ldr	x19, [sp, #16]
  40d1b8:	ldp	x29, x30, [sp], #32
  40d1bc:	ret
  40d1c0:	mov	x19, #0x0                   	// #0
  40d1c4:	b	40d1ac <ferror@plt+0xab7c>
  40d1c8:	mov	x19, #0x0                   	// #0
  40d1cc:	b	40d1b0 <ferror@plt+0xab80>
  40d1d0:	cmp	x0, #0x0
  40d1d4:	ccmp	x0, x1, #0x4, ne  // ne = any
  40d1d8:	mov	x0, #0x0                   	// #0
  40d1dc:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  40d1e0:	b.eq	40d1e8 <ferror@plt+0xabb8>  // b.none
  40d1e4:	ldr	x0, [x1, #8]
  40d1e8:	ret
  40d1ec:	nop
  40d1f0:	cmp	x0, #0x0
  40d1f4:	mov	x2, x0
  40d1f8:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  40d1fc:	b.eq	40d210 <ferror@plt+0xabe0>  // b.none
  40d200:	ldr	x0, [x1]
  40d204:	cmp	x0, x2
  40d208:	csel	x0, x0, xzr, ne  // ne = any
  40d20c:	ret
  40d210:	mov	x0, #0x0                   	// #0
  40d214:	ret
  40d218:	stp	x29, x30, [sp, #-32]!
  40d21c:	mov	x29, sp
  40d220:	stp	x19, x20, [sp, #16]
  40d224:	mov	x19, x0
  40d228:	cbz	x0, 40d280 <ferror@plt+0xac50>
  40d22c:	mov	x20, x1
  40d230:	mov	x1, x0
  40d234:	b	40d244 <ferror@plt+0xac14>
  40d238:	bl	40d1f0 <ferror@plt+0xabc0>
  40d23c:	mov	x1, x0
  40d240:	cbz	x0, 40d280 <ferror@plt+0xac50>
  40d244:	ldr	x2, [x1, #16]
  40d248:	mov	x0, x19
  40d24c:	cmp	x2, x20
  40d250:	b.ne	40d238 <ferror@plt+0xac08>  // b.any
  40d254:	ldr	x2, [x1, #8]
  40d258:	cmp	x1, x2
  40d25c:	b.eq	40d290 <ferror@plt+0xac60>  // b.none
  40d260:	ldr	x0, [x1]
  40d264:	cmp	x1, x0
  40d268:	b.eq	40d290 <ferror@plt+0xac60>  // b.none
  40d26c:	mov	x19, x0
  40d270:	str	x0, [x2]
  40d274:	str	x2, [x0, #8]
  40d278:	mov	x0, x1
  40d27c:	bl	4023e0 <free@plt>
  40d280:	mov	x0, x19
  40d284:	ldp	x19, x20, [sp, #16]
  40d288:	ldp	x29, x30, [sp], #32
  40d28c:	ret
  40d290:	mov	x19, #0x0                   	// #0
  40d294:	b	40d278 <ferror@plt+0xac48>
  40d298:	cbz	x0, 40d2a4 <ferror@plt+0xac74>
  40d29c:	ldr	x0, [x0, #8]
  40d2a0:	ret
  40d2a4:	mov	x0, #0x0                   	// #0
  40d2a8:	ret
  40d2ac:	nop
  40d2b0:	cbz	w1, 40d2e8 <ferror@plt+0xacb8>
  40d2b4:	stp	x29, x30, [sp, #-32]!
  40d2b8:	mov	x29, sp
  40d2bc:	stp	x19, x20, [sp, #16]
  40d2c0:	mov	w20, w1
  40d2c4:	mov	w19, #0x0                   	// #0
  40d2c8:	bl	40d298 <ferror@plt+0xac68>
  40d2cc:	add	w19, w19, #0x1
  40d2d0:	bl	40d178 <ferror@plt+0xab48>
  40d2d4:	cmp	w20, w19
  40d2d8:	b.ne	40d2c8 <ferror@plt+0xac98>  // b.any
  40d2dc:	ldp	x19, x20, [sp, #16]
  40d2e0:	ldp	x29, x30, [sp], #32
  40d2e4:	ret
  40d2e8:	ret
  40d2ec:	nop
  40d2f0:	ldr	x0, [x0, #16]
  40d2f4:	ret
  40d2f8:	ldr	x0, [x0, #16]
  40d2fc:	ldr	x0, [x0]
  40d300:	ret
  40d304:	nop
  40d308:	ldr	x0, [x0, #16]
  40d30c:	add	x0, x0, #0x8
  40d310:	ret
  40d314:	nop
  40d318:	ldr	x0, [x0, #16]
  40d31c:	ldr	x0, [x0]
  40d320:	ret
  40d324:	nop
  40d328:	ldr	x0, [x0, #16]
  40d32c:	add	x0, x0, #0x8
  40d330:	ret
  40d334:	nop
  40d338:	ldr	x0, [x0, #16]
  40d33c:	ldr	x0, [x0]
  40d340:	ret
  40d344:	nop
  40d348:	ldr	x0, [x0, #16]
  40d34c:	add	x0, x0, #0x8
  40d350:	ret
  40d354:	nop
  40d358:	ldr	x0, [x0, #16]
  40d35c:	ldr	x0, [x0]
  40d360:	ret
  40d364:	nop
  40d368:	stp	x29, x30, [sp, #-64]!
  40d36c:	mov	x29, sp
  40d370:	str	x23, [sp, #48]
  40d374:	ldr	x23, [x0, #16]
  40d378:	stp	x19, x20, [sp, #16]
  40d37c:	stp	x21, x22, [sp, #32]
  40d380:	ldr	w0, [x23, #24]
  40d384:	cbz	w0, 40d418 <ferror@plt+0xade8>
  40d388:	ldr	x20, [x23, #8]
  40d38c:	sub	w0, w0, #0x1
  40d390:	ldr	x19, [x20, x0, lsl #3]
  40d394:	mov	x0, x19
  40d398:	bl	402020 <strlen@plt>
  40d39c:	ldr	x21, [x20]
  40d3a0:	add	x2, x19, x0
  40d3a4:	sub	x21, x2, x21
  40d3a8:	add	x20, x21, #0x6
  40d3ac:	ldr	w0, [x23, #28]
  40d3b0:	mov	x19, #0x0                   	// #0
  40d3b4:	cbz	w0, 40d3e0 <ferror@plt+0xadb0>
  40d3b8:	ldr	x22, [x23, #16]
  40d3bc:	sub	w0, w0, #0x1
  40d3c0:	add	x20, x20, #0x6
  40d3c4:	ldr	x19, [x22, x0, lsl #3]
  40d3c8:	mov	x0, x19
  40d3cc:	bl	402020 <strlen@plt>
  40d3d0:	ldr	x1, [x22]
  40d3d4:	add	x19, x19, x0
  40d3d8:	sub	x19, x19, x1
  40d3dc:	add	x20, x19, x20
  40d3e0:	mov	x0, x20
  40d3e4:	bl	4021a0 <malloc@plt>
  40d3e8:	mov	x22, x0
  40d3ec:	cbz	x0, 40d400 <ferror@plt+0xadd0>
  40d3f0:	mov	x20, x0
  40d3f4:	cbnz	x21, 40d498 <ferror@plt+0xae68>
  40d3f8:	cbnz	x19, 40d424 <ferror@plt+0xadf4>
  40d3fc:	strb	wzr, [x20]
  40d400:	mov	x0, x22
  40d404:	ldp	x19, x20, [sp, #16]
  40d408:	ldp	x21, x22, [sp, #32]
  40d40c:	ldr	x23, [sp, #48]
  40d410:	ldp	x29, x30, [sp], #64
  40d414:	ret
  40d418:	mov	x21, #0x0                   	// #0
  40d41c:	mov	x20, #0x1                   	// #1
  40d420:	b	40d3ac <ferror@plt+0xad7c>
  40d424:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40d428:	add	x1, x1, #0xa60
  40d42c:	add	x3, x20, #0x6
  40d430:	add	x2, x19, #0x1
  40d434:	mov	x0, x3
  40d438:	ldr	w4, [x1]
  40d43c:	ldrh	w1, [x1, #4]
  40d440:	str	w4, [x20]
  40d444:	strh	w1, [x20, #4]
  40d448:	ldr	x1, [x23, #16]
  40d44c:	ldr	x1, [x1]
  40d450:	bl	401fe0 <memcpy@plt>
  40d454:	add	x19, x0, x19
  40d458:	mov	x3, x0
  40d45c:	cmp	x0, x19
  40d460:	b.cs	40d50c <ferror@plt+0xaedc>  // b.hs, b.nlast
  40d464:	mov	x1, x0
  40d468:	mov	w2, #0x20                  	// #32
  40d46c:	nop
  40d470:	ldrb	w0, [x1]
  40d474:	cbnz	w0, 40d47c <ferror@plt+0xae4c>
  40d478:	strb	w2, [x1]
  40d47c:	add	x1, x1, #0x1
  40d480:	cmp	x1, x19
  40d484:	b.ne	40d470 <ferror@plt+0xae40>  // b.any
  40d488:	sub	x1, x1, x20
  40d48c:	sub	x1, x1, #0x6
  40d490:	add	x20, x3, x1
  40d494:	b	40d3fc <ferror@plt+0xadcc>
  40d498:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40d49c:	add	x1, x1, #0xa58
  40d4a0:	add	x20, x0, #0x5
  40d4a4:	add	x2, x21, #0x1
  40d4a8:	mov	x0, x20
  40d4ac:	ldr	w3, [x1]
  40d4b0:	ldrb	w1, [x1, #4]
  40d4b4:	str	w3, [x22]
  40d4b8:	strb	w1, [x22, #4]
  40d4bc:	ldr	x1, [x23, #8]
  40d4c0:	ldr	x1, [x1]
  40d4c4:	bl	401fe0 <memcpy@plt>
  40d4c8:	add	x2, x20, x21
  40d4cc:	cmp	x20, x2
  40d4d0:	b.cs	40d3f8 <ferror@plt+0xadc8>  // b.hs, b.nlast
  40d4d4:	mov	x1, x20
  40d4d8:	mov	w3, #0x20                  	// #32
  40d4dc:	nop
  40d4e0:	ldrb	w0, [x1]
  40d4e4:	cbnz	w0, 40d4ec <ferror@plt+0xaebc>
  40d4e8:	strb	w3, [x1]
  40d4ec:	add	x1, x1, #0x1
  40d4f0:	cmp	x1, x2
  40d4f4:	b.ne	40d4e0 <ferror@plt+0xaeb0>  // b.any
  40d4f8:	sub	x1, x1, x22
  40d4fc:	sub	x1, x1, #0x5
  40d500:	add	x20, x20, x1
  40d504:	cbz	x19, 40d3fc <ferror@plt+0xadcc>
  40d508:	b	40d424 <ferror@plt+0xadf4>
  40d50c:	mov	x20, x0
  40d510:	b	40d3fc <ferror@plt+0xadcc>
  40d514:	nop
  40d518:	stp	x29, x30, [sp, #-48]!
  40d51c:	mov	x29, sp
  40d520:	stp	x19, x20, [sp, #16]
  40d524:	mov	w20, w1
  40d528:	mov	x1, #0x30                  	// #48
  40d52c:	str	x21, [sp, #32]
  40d530:	mov	x21, x0
  40d534:	mov	x0, #0x1                   	// #1
  40d538:	bl	402210 <calloc@plt>
  40d53c:	mov	x19, x0
  40d540:	mov	x0, x21
  40d544:	bl	40d040 <ferror@plt+0xaa10>
  40d548:	cbz	x19, 40d588 <ferror@plt+0xaf58>
  40d54c:	str	w20, [x19]
  40d550:	cmp	w20, #0x3
  40d554:	b.eq	40d604 <ferror@plt+0xafd4>  // b.none
  40d558:	b.ls	40d59c <ferror@plt+0xaf6c>  // b.plast
  40d55c:	cmp	w20, #0x4
  40d560:	b.eq	40d634 <ferror@plt+0xb004>  // b.none
  40d564:	ldr	x2, [x0, #48]
  40d568:	adrp	x1, 40d000 <ferror@plt+0xa9d0>
  40d56c:	mov	w3, #0x1                   	// #1
  40d570:	add	x1, x1, #0x358
  40d574:	adrp	x0, 40d000 <ferror@plt+0xa9d0>
  40d578:	add	x0, x0, #0x368
  40d57c:	strb	w3, [x19, #4]
  40d580:	str	x2, [x19, #8]
  40d584:	stp	x1, x0, [x19, #32]
  40d588:	mov	x0, x19
  40d58c:	ldp	x19, x20, [sp, #16]
  40d590:	ldr	x21, [sp, #32]
  40d594:	ldp	x29, x30, [sp], #48
  40d598:	ret
  40d59c:	cmp	w20, #0x1
  40d5a0:	b.eq	40d664 <ferror@plt+0xb034>  // b.none
  40d5a4:	cmp	w20, #0x2
  40d5a8:	b.ne	40d5dc <ferror@plt+0xafac>  // b.any
  40d5ac:	ldr	x2, [x0, #32]
  40d5b0:	adrp	x1, 40d000 <ferror@plt+0xa9d0>
  40d5b4:	adrp	x0, 40d000 <ferror@plt+0xa9d0>
  40d5b8:	add	x1, x1, #0x348
  40d5bc:	add	x0, x0, #0x338
  40d5c0:	str	x2, [x19, #8]
  40d5c4:	stp	x1, x0, [x19, #32]
  40d5c8:	mov	x0, x19
  40d5cc:	ldp	x19, x20, [sp, #16]
  40d5d0:	ldr	x21, [sp, #32]
  40d5d4:	ldp	x29, x30, [sp], #48
  40d5d8:	ret
  40d5dc:	ldr	x1, [x0, #16]
  40d5e0:	adrp	x0, 40d000 <ferror@plt+0xa9d0>
  40d5e4:	add	x0, x0, #0x2f0
  40d5e8:	str	x1, [x19, #8]
  40d5ec:	str	x0, [x19, #32]
  40d5f0:	mov	x0, x19
  40d5f4:	ldp	x19, x20, [sp, #16]
  40d5f8:	ldr	x21, [sp, #32]
  40d5fc:	ldp	x29, x30, [sp], #48
  40d600:	ret
  40d604:	ldr	x2, [x0, #8]
  40d608:	adrp	x0, 40d000 <ferror@plt+0xa9d0>
  40d60c:	add	x0, x0, #0x308
  40d610:	adrp	x1, 40d000 <ferror@plt+0xa9d0>
  40d614:	add	x1, x1, #0x2f8
  40d618:	str	x2, [x19, #8]
  40d61c:	stp	x1, x0, [x19, #32]
  40d620:	mov	x0, x19
  40d624:	ldp	x19, x20, [sp, #16]
  40d628:	ldr	x21, [sp, #32]
  40d62c:	ldp	x29, x30, [sp], #48
  40d630:	ret
  40d634:	ldr	x2, [x0, #24]
  40d638:	adrp	x0, 40d000 <ferror@plt+0xa9d0>
  40d63c:	add	x0, x0, #0x318
  40d640:	adrp	x1, 40d000 <ferror@plt+0xa9d0>
  40d644:	add	x1, x1, #0x328
  40d648:	str	x2, [x19, #8]
  40d64c:	stp	x1, x0, [x19, #32]
  40d650:	mov	x0, x19
  40d654:	ldp	x19, x20, [sp, #16]
  40d658:	ldr	x21, [sp, #32]
  40d65c:	ldp	x29, x30, [sp], #48
  40d660:	ret
  40d664:	ldr	x2, [x0, #40]
  40d668:	adrp	x1, 40d000 <ferror@plt+0xa9d0>
  40d66c:	adrp	x0, 40d000 <ferror@plt+0xa9d0>
  40d670:	add	x1, x1, #0x348
  40d674:	add	x0, x0, #0x338
  40d678:	str	x2, [x19, #8]
  40d67c:	stp	x1, x0, [x19, #32]
  40d680:	b	40d5c8 <ferror@plt+0xaf98>
  40d684:	nop
  40d688:	stp	x29, x30, [sp, #-80]!
  40d68c:	mov	x29, sp
  40d690:	stp	x19, x20, [sp, #16]
  40d694:	stp	x21, x22, [sp, #32]
  40d698:	mov	x21, x1
  40d69c:	stp	x23, x24, [sp, #48]
  40d6a0:	mov	x23, x2
  40d6a4:	mov	x24, x0
  40d6a8:	str	x25, [sp, #64]
  40d6ac:	bl	402020 <strlen@plt>
  40d6b0:	mov	x19, x0
  40d6b4:	mov	x0, x21
  40d6b8:	add	x25, x19, #0x1
  40d6bc:	bl	402020 <strlen@plt>
  40d6c0:	add	x22, x0, #0x1
  40d6c4:	add	x0, x25, x22
  40d6c8:	add	x0, x0, #0x8
  40d6cc:	bl	4021a0 <malloc@plt>
  40d6d0:	mov	x20, x0
  40d6d4:	cbz	x0, 40d740 <ferror@plt+0xb110>
  40d6d8:	add	x19, x19, #0x9
  40d6dc:	mov	x2, x25
  40d6e0:	add	x19, x0, x19
  40d6e4:	str	x19, [x0], #8
  40d6e8:	mov	x1, x24
  40d6ec:	bl	401fe0 <memcpy@plt>
  40d6f0:	mov	x1, x21
  40d6f4:	mov	x2, x22
  40d6f8:	mov	x0, x19
  40d6fc:	bl	401fe0 <memcpy@plt>
  40d700:	ldr	x0, [x23]
  40d704:	mov	x1, x20
  40d708:	bl	40d048 <ferror@plt+0xaa18>
  40d70c:	cbz	x0, 40d740 <ferror@plt+0xb110>
  40d710:	mov	x20, #0x0                   	// #0
  40d714:	mov	w19, #0x0                   	// #0
  40d718:	str	x0, [x23]
  40d71c:	mov	x0, x20
  40d720:	bl	4023e0 <free@plt>
  40d724:	mov	w0, w19
  40d728:	ldp	x19, x20, [sp, #16]
  40d72c:	ldp	x21, x22, [sp, #32]
  40d730:	ldp	x23, x24, [sp, #48]
  40d734:	ldr	x25, [sp, #64]
  40d738:	ldp	x29, x30, [sp], #80
  40d73c:	ret
  40d740:	mov	w19, #0xfffffff4            	// #-12
  40d744:	b	40d71c <ferror@plt+0xb0ec>
  40d748:	stp	x29, x30, [sp, #-96]!
  40d74c:	mov	x29, sp
  40d750:	stp	x19, x20, [sp, #16]
  40d754:	mov	x20, x2
  40d758:	stp	x21, x22, [sp, #32]
  40d75c:	stp	x23, x24, [sp, #48]
  40d760:	mov	x23, x0
  40d764:	mov	x24, x1
  40d768:	str	x25, [sp, #64]
  40d76c:	mov	w25, #0x0                   	// #0
  40d770:	cbz	x2, 40d830 <ferror@plt+0xb200>
  40d774:	ldr	x21, [x23]
  40d778:	mov	w3, #0xffffffff            	// #-1
  40d77c:	mov	x19, x21
  40d780:	mov	x0, x20
  40d784:	cbz	x19, 40d844 <ferror@plt+0xb214>
  40d788:	ldr	x1, [x19, #16]
  40d78c:	add	x1, x1, #0x9
  40d790:	bl	402370 <strcmp@plt>
  40d794:	mov	w3, w0
  40d798:	cmp	w0, #0x0
  40d79c:	b.le	40d844 <ferror@plt+0xb214>
  40d7a0:	ldr	x19, [x19]
  40d7a4:	cmp	x19, x21
  40d7a8:	b.ne	40d780 <ferror@plt+0xb150>  // b.any
  40d7ac:	mov	x0, x20
  40d7b0:	bl	402020 <strlen@plt>
  40d7b4:	mov	x19, x0
  40d7b8:	add	x0, x0, #0x11
  40d7bc:	bl	4021a0 <malloc@plt>
  40d7c0:	mov	x22, x0
  40d7c4:	cbnz	x0, 40d7e4 <ferror@plt+0xb1b4>
  40d7c8:	mov	w0, #0xfffffff4            	// #-12
  40d7cc:	ldp	x19, x20, [sp, #16]
  40d7d0:	ldp	x21, x22, [sp, #32]
  40d7d4:	ldp	x23, x24, [sp, #48]
  40d7d8:	ldr	x25, [sp, #64]
  40d7dc:	ldp	x29, x30, [sp], #96
  40d7e0:	ret
  40d7e4:	add	x2, x19, #0x1
  40d7e8:	mov	x1, x20
  40d7ec:	add	x0, x22, #0x9
  40d7f0:	bl	401fe0 <memcpy@plt>
  40d7f4:	str	x24, [x22]
  40d7f8:	strb	w25, [x22, #8]
  40d7fc:	mov	x1, x22
  40d800:	mov	x0, x21
  40d804:	bl	40d048 <ferror@plt+0xaa18>
  40d808:	mov	x1, x0
  40d80c:	cbz	x0, 40d8dc <ferror@plt+0xb2ac>
  40d810:	str	x1, [x23]
  40d814:	mov	w0, #0x0                   	// #0
  40d818:	ldp	x19, x20, [sp, #16]
  40d81c:	ldp	x21, x22, [sp, #32]
  40d820:	ldp	x23, x24, [sp, #48]
  40d824:	ldr	x25, [sp, #64]
  40d828:	ldp	x29, x30, [sp], #96
  40d82c:	ret
  40d830:	mov	x0, x1
  40d834:	mov	w25, #0x1                   	// #1
  40d838:	bl	402380 <basename@plt>
  40d83c:	mov	x20, x0
  40d840:	b	40d774 <ferror@plt+0xb144>
  40d844:	mov	w0, #0xffffffef            	// #-17
  40d848:	cbz	w3, 40d7cc <ferror@plt+0xb19c>
  40d84c:	mov	x0, x20
  40d850:	bl	402020 <strlen@plt>
  40d854:	mov	x2, x0
  40d858:	add	x0, x0, #0x11
  40d85c:	str	x2, [sp, #88]
  40d860:	bl	4021a0 <malloc@plt>
  40d864:	mov	x22, x0
  40d868:	ldr	x2, [sp, #88]
  40d86c:	cbz	x0, 40d7c8 <ferror@plt+0xb198>
  40d870:	add	x2, x2, #0x1
  40d874:	mov	x1, x20
  40d878:	add	x0, x0, #0x9
  40d87c:	bl	401fe0 <memcpy@plt>
  40d880:	str	x24, [x22]
  40d884:	strb	w25, [x22, #8]
  40d888:	cbz	x19, 40d7fc <ferror@plt+0xb1cc>
  40d88c:	mov	x1, x22
  40d890:	mov	x0, x19
  40d894:	cmp	x21, x19
  40d898:	b.eq	40d8d0 <ferror@plt+0xb2a0>  // b.none
  40d89c:	bl	40d0a8 <ferror@plt+0xaa78>
  40d8a0:	mov	x1, x0
  40d8a4:	cbz	x1, 40d8dc <ferror@plt+0xb2ac>
  40d8a8:	ldr	x2, [x23]
  40d8ac:	mov	w0, #0x0                   	// #0
  40d8b0:	cmp	x2, x19
  40d8b4:	b.eq	40d810 <ferror@plt+0xb1e0>  // b.none
  40d8b8:	ldp	x19, x20, [sp, #16]
  40d8bc:	ldp	x21, x22, [sp, #32]
  40d8c0:	ldp	x23, x24, [sp, #48]
  40d8c4:	ldr	x25, [sp, #64]
  40d8c8:	ldp	x29, x30, [sp], #96
  40d8cc:	ret
  40d8d0:	bl	40d120 <ferror@plt+0xaaf0>
  40d8d4:	mov	x1, x0
  40d8d8:	cbnz	x1, 40d8a8 <ferror@plt+0xb278>
  40d8dc:	mov	x0, x22
  40d8e0:	bl	4023e0 <free@plt>
  40d8e4:	b	40d7c8 <ferror@plt+0xb198>
  40d8e8:	stp	x29, x30, [sp, #-48]!
  40d8ec:	mov	x29, sp
  40d8f0:	stp	x19, x20, [sp, #16]
  40d8f4:	mov	x20, x0
  40d8f8:	mov	x0, x1
  40d8fc:	str	x21, [sp, #32]
  40d900:	bl	402250 <strdup@plt>
  40d904:	mov	x19, x0
  40d908:	cbz	x0, 40d944 <ferror@plt+0xb314>
  40d90c:	mov	x1, x0
  40d910:	ldr	x0, [x20]
  40d914:	bl	40d048 <ferror@plt+0xaa18>
  40d918:	cbz	x0, 40d944 <ferror@plt+0xb314>
  40d91c:	mov	x19, #0x0                   	// #0
  40d920:	mov	w21, #0x0                   	// #0
  40d924:	str	x0, [x20]
  40d928:	mov	x0, x19
  40d92c:	bl	4023e0 <free@plt>
  40d930:	mov	w0, w21
  40d934:	ldp	x19, x20, [sp, #16]
  40d938:	ldr	x21, [sp, #32]
  40d93c:	ldp	x29, x30, [sp], #48
  40d940:	ret
  40d944:	mov	w21, #0xfffffff4            	// #-12
  40d948:	b	40d928 <ferror@plt+0xb2f8>
  40d94c:	nop
  40d950:	stp	x29, x30, [sp, #-80]!
  40d954:	mov	x29, sp
  40d958:	stp	x19, x20, [sp, #16]
  40d95c:	stp	x21, x22, [sp, #32]
  40d960:	mov	x21, x2
  40d964:	stp	x23, x24, [sp, #48]
  40d968:	mov	x23, x1
  40d96c:	mov	x24, x0
  40d970:	mov	x0, x1
  40d974:	str	x25, [sp, #64]
  40d978:	bl	402020 <strlen@plt>
  40d97c:	mov	x19, x0
  40d980:	add	x25, x19, #0x1
  40d984:	mov	x0, x21
  40d988:	bl	402020 <strlen@plt>
  40d98c:	add	x22, x0, #0x1
  40d990:	add	x0, x25, x22
  40d994:	add	x0, x0, #0x8
  40d998:	bl	4021a0 <malloc@plt>
  40d99c:	mov	x20, x0
  40d9a0:	cbz	x0, 40da1c <ferror@plt+0xb3ec>
  40d9a4:	add	x19, x19, #0x9
  40d9a8:	mov	x2, x25
  40d9ac:	add	x19, x0, x19
  40d9b0:	str	x19, [x0], #8
  40d9b4:	mov	x1, x23
  40d9b8:	bl	401fe0 <memcpy@plt>
  40d9bc:	mov	x2, x22
  40d9c0:	mov	x1, x21
  40d9c4:	mov	x0, x19
  40d9c8:	bl	401fe0 <memcpy@plt>
  40d9cc:	ldr	x0, [x20]
  40d9d0:	mov	w1, #0x9                   	// #9
  40d9d4:	mov	w2, #0x20                  	// #32
  40d9d8:	bl	40b548 <ferror@plt+0x8f18>
  40d9dc:	ldr	x0, [x24]
  40d9e0:	mov	x1, x20
  40d9e4:	bl	40d048 <ferror@plt+0xaa18>
  40d9e8:	cbz	x0, 40da1c <ferror@plt+0xb3ec>
  40d9ec:	mov	x20, #0x0                   	// #0
  40d9f0:	mov	w19, #0x0                   	// #0
  40d9f4:	str	x0, [x24]
  40d9f8:	mov	x0, x20
  40d9fc:	bl	4023e0 <free@plt>
  40da00:	mov	w0, w19
  40da04:	ldp	x19, x20, [sp, #16]
  40da08:	ldp	x21, x22, [sp, #32]
  40da0c:	ldp	x23, x24, [sp, #48]
  40da10:	ldr	x25, [sp, #64]
  40da14:	ldp	x29, x30, [sp], #80
  40da18:	ret
  40da1c:	mov	w19, #0xfffffff4            	// #-12
  40da20:	b	40d9f8 <ferror@plt+0xb3c8>
  40da24:	nop
  40da28:	stp	x29, x30, [sp, #-64]!
  40da2c:	cmp	x1, #0x0
  40da30:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40da34:	mov	x29, sp
  40da38:	str	x3, [sp, #56]
  40da3c:	b.eq	40dab8 <ferror@plt+0xb488>  // b.none
  40da40:	stp	x19, x20, [sp, #16]
  40da44:	mov	x19, x1
  40da48:	mov	x20, x2
  40da4c:	adrp	x1, 418000 <ferror@plt+0x159d0>
  40da50:	add	x1, x1, #0x420
  40da54:	str	x21, [sp, #32]
  40da58:	mov	x21, x0
  40da5c:	mov	x0, x19
  40da60:	bl	402370 <strcmp@plt>
  40da64:	cbnz	w0, 40dac0 <ferror@plt+0xb490>
  40da68:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40da6c:	mov	x0, x20
  40da70:	add	x1, x1, #0xa68
  40da74:	mov	x2, #0xa                   	// #10
  40da78:	bl	4021c0 <strncmp@plt>
  40da7c:	cbnz	w0, 40dac0 <ferror@plt+0xb490>
  40da80:	adrp	x19, 41b000 <ferror@plt+0x189d0>
  40da84:	add	x21, x21, #0x10
  40da88:	add	x20, sp, #0x38
  40da8c:	add	x19, x19, #0xa78
  40da90:	b	40da9c <ferror@plt+0xb46c>
  40da94:	mov	x0, x21
  40da98:	bl	40d8e8 <ferror@plt+0xb2b8>
  40da9c:	mov	x1, x19
  40daa0:	mov	x0, x20
  40daa4:	bl	402340 <strsep@plt>
  40daa8:	mov	x1, x0
  40daac:	cbnz	x0, 40da94 <ferror@plt+0xb464>
  40dab0:	ldp	x19, x20, [sp, #16]
  40dab4:	ldr	x21, [sp, #32]
  40dab8:	ldp	x29, x30, [sp], #64
  40dabc:	ret
  40dac0:	mov	x0, x19
  40dac4:	bl	40b608 <ferror@plt+0x8fd8>
  40dac8:	tbnz	w0, #31, 40daec <ferror@plt+0xb4bc>
  40dacc:	mov	x2, x20
  40dad0:	mov	x1, x19
  40dad4:	add	x0, x21, #0x18
  40dad8:	bl	40d950 <ferror@plt+0xb320>
  40dadc:	ldp	x19, x20, [sp, #16]
  40dae0:	ldr	x21, [sp, #32]
  40dae4:	ldp	x29, x30, [sp], #64
  40dae8:	ret
  40daec:	ldr	x0, [x21]
  40daf0:	bl	40c0b8 <ferror@plt+0x9a88>
  40daf4:	cmp	w0, #0x2
  40daf8:	b.le	40dacc <ferror@plt+0xb49c>
  40dafc:	ldr	x0, [x21]
  40db00:	mov	x6, x19
  40db04:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40db08:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40db0c:	add	x5, x5, #0xa80
  40db10:	add	x4, x4, #0xc40
  40db14:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40db18:	mov	w3, #0x1e8                 	// #488
  40db1c:	add	x2, x2, #0xad0
  40db20:	mov	w1, #0x3                   	// #3
  40db24:	bl	40c020 <ferror@plt+0x99f0>
  40db28:	b	40dacc <ferror@plt+0xb49c>
  40db2c:	nop
  40db30:	ldr	x0, [x0, #16]
  40db34:	ldr	w2, [x0, #24]
  40db38:	ldr	x0, [x0, #8]
  40db3c:	str	w2, [x1]
  40db40:	ret
  40db44:	nop
  40db48:	ldr	x0, [x0, #16]
  40db4c:	ldr	w2, [x0, #28]
  40db50:	ldr	x0, [x0, #16]
  40db54:	str	w2, [x1]
  40db58:	ret
  40db5c:	nop
  40db60:	stp	x29, x30, [sp, #-32]!
  40db64:	mov	x29, sp
  40db68:	stp	x19, x20, [sp, #16]
  40db6c:	mov	x19, x0
  40db70:	ldr	x20, [x0, #8]
  40db74:	cbz	x20, 40db94 <ferror@plt+0xb564>
  40db78:	ldr	x0, [x20, #16]
  40db7c:	bl	4023e0 <free@plt>
  40db80:	mov	x0, x20
  40db84:	bl	40d178 <ferror@plt+0xab48>
  40db88:	str	x0, [x19, #8]
  40db8c:	mov	x20, x0
  40db90:	cbnz	x0, 40db78 <ferror@plt+0xb548>
  40db94:	ldr	x20, [x19, #16]
  40db98:	cbz	x20, 40dbbc <ferror@plt+0xb58c>
  40db9c:	nop
  40dba0:	ldr	x0, [x20, #16]
  40dba4:	bl	4023e0 <free@plt>
  40dba8:	mov	x0, x20
  40dbac:	bl	40d178 <ferror@plt+0xab48>
  40dbb0:	str	x0, [x19, #16]
  40dbb4:	mov	x20, x0
  40dbb8:	cbnz	x0, 40dba0 <ferror@plt+0xb570>
  40dbbc:	ldr	x20, [x19, #24]
  40dbc0:	cbz	x20, 40dbe4 <ferror@plt+0xb5b4>
  40dbc4:	nop
  40dbc8:	ldr	x0, [x20, #16]
  40dbcc:	bl	4023e0 <free@plt>
  40dbd0:	mov	x0, x20
  40dbd4:	bl	40d178 <ferror@plt+0xab48>
  40dbd8:	str	x0, [x19, #24]
  40dbdc:	mov	x20, x0
  40dbe0:	cbnz	x0, 40dbc8 <ferror@plt+0xb598>
  40dbe4:	ldr	x20, [x19, #40]
  40dbe8:	cbz	x20, 40dc0c <ferror@plt+0xb5dc>
  40dbec:	nop
  40dbf0:	ldr	x0, [x20, #16]
  40dbf4:	bl	4023e0 <free@plt>
  40dbf8:	mov	x0, x20
  40dbfc:	bl	40d178 <ferror@plt+0xab48>
  40dc00:	str	x0, [x19, #40]
  40dc04:	mov	x20, x0
  40dc08:	cbnz	x0, 40dbf0 <ferror@plt+0xb5c0>
  40dc0c:	ldr	x20, [x19, #32]
  40dc10:	cbz	x20, 40dc34 <ferror@plt+0xb604>
  40dc14:	nop
  40dc18:	ldr	x0, [x20, #16]
  40dc1c:	bl	4023e0 <free@plt>
  40dc20:	mov	x0, x20
  40dc24:	bl	40d178 <ferror@plt+0xab48>
  40dc28:	str	x0, [x19, #32]
  40dc2c:	mov	x20, x0
  40dc30:	cbnz	x0, 40dc18 <ferror@plt+0xb5e8>
  40dc34:	ldr	x20, [x19, #48]
  40dc38:	cbz	x20, 40dc5c <ferror@plt+0xb62c>
  40dc3c:	nop
  40dc40:	ldr	x0, [x20, #16]
  40dc44:	bl	4023e0 <free@plt>
  40dc48:	mov	x0, x20
  40dc4c:	bl	40d178 <ferror@plt+0xab48>
  40dc50:	str	x0, [x19, #48]
  40dc54:	mov	x20, x0
  40dc58:	cbnz	x0, 40dc40 <ferror@plt+0xb610>
  40dc5c:	ldr	x0, [x19, #56]
  40dc60:	cbz	x0, 40dc80 <ferror@plt+0xb650>
  40dc64:	nop
  40dc68:	ldr	x0, [x0, #16]
  40dc6c:	bl	4023e0 <free@plt>
  40dc70:	ldr	x0, [x19, #56]
  40dc74:	bl	40d178 <ferror@plt+0xab48>
  40dc78:	str	x0, [x19, #56]
  40dc7c:	cbnz	x0, 40dc68 <ferror@plt+0xb638>
  40dc80:	mov	x0, x19
  40dc84:	ldp	x19, x20, [sp, #16]
  40dc88:	ldp	x29, x30, [sp], #32
  40dc8c:	b	4023e0 <free@plt>
  40dc90:	mov	x12, #0x1170                	// #4464
  40dc94:	sub	sp, sp, x12
  40dc98:	stp	x29, x30, [sp, #16]
  40dc9c:	add	x29, sp, #0x10
  40dca0:	stp	x23, x24, [sp, #64]
  40dca4:	mov	x23, x2
  40dca8:	stp	x19, x20, [sp, #32]
  40dcac:	stp	x21, x22, [sp, #48]
  40dcb0:	stp	x25, x26, [sp, #80]
  40dcb4:	stp	x27, x28, [sp, #96]
  40dcb8:	add	x27, sp, #0xe8
  40dcbc:	stp	x0, x1, [sp, #136]
  40dcc0:	str	xzr, [sp, #232]
  40dcc4:	bl	40c098 <ferror@plt+0x9a68>
  40dcc8:	adrp	x2, 41a000 <ferror@plt+0x179d0>
  40dccc:	mov	x1, x0
  40dcd0:	add	x2, x2, #0xc20
  40dcd4:	mov	x0, x27
  40dcd8:	bl	40d748 <ferror@plt+0xb118>
  40dcdc:	ldr	x20, [x23]
  40dce0:	cbz	x20, 40e9fc <ferror@plt+0xc3cc>
  40dce4:	adrp	x26, 41a000 <ferror@plt+0x179d0>
  40dce8:	add	x23, x23, #0x8
  40dcec:	add	x25, sp, #0xf0
  40dcf0:	add	x26, x26, #0x4e0
  40dcf4:	add	x28, sp, #0x170
  40dcf8:	mov	x22, #0x0                   	// #0
  40dcfc:	b	40dd18 <ferror@plt+0xb6e8>
  40dd00:	bl	402580 <__errno_location@plt>
  40dd04:	ldr	w0, [x0]
  40dd08:	cmp	w0, #0x0
  40dd0c:	b.le	40e178 <ferror@plt+0xbb48>
  40dd10:	ldr	x20, [x23], #8
  40dd14:	cbz	x20, 40dda4 <ferror@plt+0xb774>
  40dd18:	mov	x2, x25
  40dd1c:	mov	x1, x20
  40dd20:	mov	w0, #0x0                   	// #0
  40dd24:	bl	4025b0 <__xstat@plt>
  40dd28:	cbnz	w0, 40dd00 <ferror@plt+0xb6d0>
  40dd2c:	mov	x0, x25
  40dd30:	bl	40bdf8 <ferror@plt+0x97c8>
  40dd34:	ldr	w1, [sp, #256]
  40dd38:	str	x0, [sp, #120]
  40dd3c:	and	w1, w1, #0xf000
  40dd40:	cmp	w1, #0x4, lsl #12
  40dd44:	b.eq	40e070 <ferror@plt+0xba40>  // b.none
  40dd48:	mov	x1, x20
  40dd4c:	mov	x0, x27
  40dd50:	mov	x2, #0x0                   	// #0
  40dd54:	bl	40d748 <ferror@plt+0xb118>
  40dd58:	mov	x0, x20
  40dd5c:	bl	402020 <strlen@plt>
  40dd60:	add	x21, x0, #0x1
  40dd64:	add	x0, x0, #0x9
  40dd68:	bl	4021a0 <malloc@plt>
  40dd6c:	mov	x19, x0
  40dd70:	cbz	x0, 40e454 <ferror@plt+0xbe24>
  40dd74:	ldr	x3, [sp, #120]
  40dd78:	mov	x2, x21
  40dd7c:	str	x3, [x0], #8
  40dd80:	mov	x1, x20
  40dd84:	bl	401fe0 <memcpy@plt>
  40dd88:	mov	x1, x19
  40dd8c:	mov	x0, x22
  40dd90:	bl	40d048 <ferror@plt+0xaa18>
  40dd94:	cbz	x0, 40e454 <ferror@plt+0xbe24>
  40dd98:	ldr	x20, [x23], #8
  40dd9c:	mov	x22, x0
  40dda0:	cbnz	x20, 40dd18 <ferror@plt+0xb6e8>
  40dda4:	mov	x1, #0x40                  	// #64
  40dda8:	mov	x0, #0x1                   	// #1
  40ddac:	bl	402210 <calloc@plt>
  40ddb0:	mov	x26, x0
  40ddb4:	ldr	x1, [sp, #144]
  40ddb8:	ldr	x0, [sp, #232]
  40ddbc:	str	x26, [x1]
  40ddc0:	mov	x1, x0
  40ddc4:	cbz	x26, 40e458 <ferror@plt+0xbe28>
  40ddc8:	ldr	x1, [sp, #136]
  40ddcc:	str	x1, [x26]
  40ddd0:	str	x22, [x26, #56]
  40ddd4:	cbnz	x0, 40ddf4 <ferror@plt+0xb7c4>
  40ddd8:	b	40df64 <ferror@plt+0xb934>
  40dddc:	mov	x0, x22
  40dde0:	bl	4023e0 <free@plt>
  40dde4:	ldr	x0, [sp, #232]
  40dde8:	bl	40d178 <ferror@plt+0xab48>
  40ddec:	str	x0, [sp, #232]
  40ddf0:	cbz	x0, 40df64 <ferror@plt+0xb934>
  40ddf4:	ldr	x22, [x0, #16]
  40ddf8:	ldrb	w0, [x22, #8]
  40ddfc:	ldr	x25, [x22]
  40de00:	cbz	w0, 40e2f0 <ferror@plt+0xbcc0>
  40de04:	mov	x0, x25
  40de08:	mov	w1, #0x80000               	// #524288
  40de0c:	bl	4021b0 <open@plt>
  40de10:	mov	w19, w0
  40de14:	tbnz	w0, #31, 40dddc <ferror@plt+0xb7ac>
  40de18:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40de1c:	add	x24, sp, #0xe4
  40de20:	add	x1, x1, #0x158
  40de24:	add	x23, sp, #0xf0
  40de28:	str	wzr, [sp, #228]
  40de2c:	ldr	x28, [x26]
  40de30:	bl	4021f0 <fdopen@plt>
  40de34:	mov	x21, x0
  40de38:	cbz	x0, 40e838 <ferror@plt+0xc208>
  40de3c:	mov	x1, x24
  40de40:	mov	x0, x21
  40de44:	bl	40b990 <ferror@plt+0x9360>
  40de48:	mov	x19, x0
  40de4c:	cbz	x0, 40df44 <ferror@plt+0xb914>
  40de50:	ldrb	w1, [x19]
  40de54:	cmp	w1, #0x23
  40de58:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40de5c:	b.eq	40df28 <ferror@plt+0xb8f8>  // b.none
  40de60:	adrp	x27, 41a000 <ferror@plt+0x179d0>
  40de64:	add	x27, x27, #0x568
  40de68:	mov	x1, x27
  40de6c:	mov	x2, x23
  40de70:	bl	402180 <strtok_r@plt>
  40de74:	mov	x20, x0
  40de78:	cbz	x0, 40df28 <ferror@plt+0xb8f8>
  40de7c:	adrp	x1, 418000 <ferror@plt+0x159d0>
  40de80:	add	x1, x1, #0x470
  40de84:	bl	402370 <strcmp@plt>
  40de88:	cbz	w0, 40e180 <ferror@plt+0xbb50>
  40de8c:	adrp	x1, 418000 <ferror@plt+0x159d0>
  40de90:	mov	x0, x20
  40de94:	add	x1, x1, #0x3f8
  40de98:	bl	402370 <strcmp@plt>
  40de9c:	cbz	w0, 40e360 <ferror@plt+0xbd30>
  40dea0:	adrp	x1, 418000 <ferror@plt+0x159d0>
  40dea4:	mov	x0, x20
  40dea8:	add	x1, x1, #0x418
  40deac:	bl	402370 <strcmp@plt>
  40deb0:	cbz	w0, 40e394 <ferror@plt+0xbd64>
  40deb4:	adrp	x1, 418000 <ferror@plt+0x159d0>
  40deb8:	mov	x0, x20
  40debc:	add	x1, x1, #0x408
  40dec0:	bl	402370 <strcmp@plt>
  40dec4:	cbz	w0, 40e3f4 <ferror@plt+0xbdc4>
  40dec8:	adrp	x1, 418000 <ferror@plt+0x159d0>
  40decc:	mov	x0, x20
  40ded0:	add	x1, x1, #0x410
  40ded4:	bl	402370 <strcmp@plt>
  40ded8:	cbz	w0, 40e254 <ferror@plt+0xbc24>
  40dedc:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40dee0:	mov	x0, x20
  40dee4:	add	x1, x1, #0xc28
  40dee8:	bl	402370 <strcmp@plt>
  40deec:	cbz	w0, 40e4dc <ferror@plt+0xbeac>
  40def0:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40def4:	mov	x0, x20
  40def8:	add	x1, x1, #0x658
  40defc:	bl	402370 <strcmp@plt>
  40df00:	cbz	w0, 40df18 <ferror@plt+0xb8e8>
  40df04:	adrp	x1, 418000 <ferror@plt+0x159d0>
  40df08:	mov	x0, x20
  40df0c:	add	x1, x1, #0x560
  40df10:	bl	402370 <strcmp@plt>
  40df14:	cbnz	w0, 40e2a0 <ferror@plt+0xbc70>
  40df18:	mov	x0, x28
  40df1c:	bl	40c0b8 <ferror@plt+0x9a88>
  40df20:	cmp	w0, #0x2
  40df24:	b.gt	40e75c <ferror@plt+0xc12c>
  40df28:	mov	x0, x19
  40df2c:	bl	4023e0 <free@plt>
  40df30:	mov	x1, x24
  40df34:	mov	x0, x21
  40df38:	bl	40b990 <ferror@plt+0x9360>
  40df3c:	mov	x19, x0
  40df40:	cbnz	x0, 40de50 <ferror@plt+0xb820>
  40df44:	mov	x0, x21
  40df48:	bl	402160 <fclose@plt>
  40df4c:	mov	x0, x22
  40df50:	bl	4023e0 <free@plt>
  40df54:	ldr	x0, [sp, #232]
  40df58:	bl	40d178 <ferror@plt+0xab48>
  40df5c:	str	x0, [sp, #232]
  40df60:	cbnz	x0, 40ddf4 <ferror@plt+0xb7c4>
  40df64:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  40df68:	mov	w1, #0x80000               	// #524288
  40df6c:	add	x0, x0, #0xb10
  40df70:	bl	4021b0 <open@plt>
  40df74:	mov	w19, w0
  40df78:	tbnz	w0, #31, 40e048 <ferror@plt+0xba18>
  40df7c:	add	x20, sp, #0x170
  40df80:	mov	x2, #0x1000                	// #4096
  40df84:	mov	x1, x20
  40df88:	bl	40b7d8 <ferror@plt+0x91a8>
  40df8c:	mov	x1, x0
  40df90:	mov	w0, w19
  40df94:	mov	x19, x1
  40df98:	bl	402280 <close@plt>
  40df9c:	tbnz	w19, #31, 40e9b0 <ferror@plt+0xc380>
  40dfa0:	ldrb	w0, [sp, #368]
  40dfa4:	cmp	w0, #0x0
  40dfa8:	cset	w21, ne  // ne = any
  40dfac:	cmp	w0, #0xa
  40dfb0:	csel	w21, w21, wzr, ne  // ne = any
  40dfb4:	cbz	w21, 40e798 <ferror@plt+0xc168>
  40dfb8:	mov	x1, x20
  40dfbc:	mov	x19, x20
  40dfc0:	mov	w4, w21
  40dfc4:	mov	x3, #0x0                   	// #0
  40dfc8:	mov	x2, #0x0                   	// #0
  40dfcc:	mov	w20, #0x0                   	// #0
  40dfd0:	b	40e000 <ferror@plt+0xb9d0>
  40dfd4:	cbnz	w20, 40dff0 <ferror@plt+0xb9c0>
  40dfd8:	cmp	w0, #0x2e
  40dfdc:	b.eq	40e4b0 <ferror@plt+0xbe80>  // b.none
  40dfe0:	cmp	w0, #0x3d
  40dfe4:	b.eq	40e4a0 <ferror@plt+0xbe70>  // b.none
  40dfe8:	cmp	w0, #0x20
  40dfec:	b.eq	40e4c0 <ferror@plt+0xbe90>  // b.none
  40dff0:	ldrb	w0, [x19]
  40dff4:	cmp	w0, #0x0
  40dff8:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  40dffc:	b.eq	40e040 <ferror@plt+0xba10>  // b.none
  40e000:	add	x19, x19, #0x1
  40e004:	cmp	w0, #0x22
  40e008:	b.ne	40dfd4 <ferror@plt+0xb9a4>  // b.any
  40e00c:	cbz	w20, 40e738 <ferror@plt+0xc108>
  40e010:	cmp	x2, #0x0
  40e014:	cset	w20, ne  // ne = any
  40e018:	cmp	x3, #0x0
  40e01c:	csel	w20, w20, wzr, ne  // ne = any
  40e020:	cbz	w20, 40dff0 <ferror@plt+0xb9c0>
  40e024:	ldrb	w0, [x19]
  40e028:	mov	w4, w20
  40e02c:	mov	w20, #0x0                   	// #0
  40e030:	cmp	w0, #0x0
  40e034:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  40e038:	b.ne	40e000 <ferror@plt+0xb9d0>  // b.any
  40e03c:	nop
  40e040:	strb	wzr, [x19]
  40e044:	cbnz	w4, 40e7a8 <ferror@plt+0xc178>
  40e048:	mov	w0, #0x0                   	// #0
  40e04c:	mov	x12, #0x1170                	// #4464
  40e050:	ldp	x29, x30, [sp, #16]
  40e054:	ldp	x19, x20, [sp, #32]
  40e058:	ldp	x21, x22, [sp, #48]
  40e05c:	ldp	x23, x24, [sp, #64]
  40e060:	ldp	x25, x26, [sp, #80]
  40e064:	ldp	x27, x28, [sp, #96]
  40e068:	add	sp, sp, x12
  40e06c:	ret
  40e070:	mov	x0, x20
  40e074:	bl	4020d0 <opendir@plt>
  40e078:	mov	x21, x0
  40e07c:	cbz	x0, 40ea04 <ferror@plt+0xc3d4>
  40e080:	bl	402220 <readdir@plt>
  40e084:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40e088:	add	x1, x1, #0x510
  40e08c:	str	x1, [sp, #128]
  40e090:	cbz	x0, 40e130 <ferror@plt+0xbb00>
  40e094:	nop
  40e098:	ldrb	w1, [x0, #19]
  40e09c:	add	x19, x0, #0x13
  40e0a0:	mov	x0, x19
  40e0a4:	cmp	w1, #0x2e
  40e0a8:	b.eq	40e124 <ferror@plt+0xbaf4>  // b.none
  40e0ac:	bl	402020 <strlen@plt>
  40e0b0:	mov	x24, x0
  40e0b4:	mov	x1, x26
  40e0b8:	subs	x0, x0, #0x5
  40e0bc:	b.ls	40e124 <ferror@plt+0xbaf4>  // b.plast
  40e0c0:	add	x0, x19, x0
  40e0c4:	bl	402370 <strcmp@plt>
  40e0c8:	sub	x2, x24, #0x6
  40e0cc:	cbz	w0, 40e0e4 <ferror@plt+0xbab4>
  40e0d0:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40e0d4:	add	x0, x19, x2
  40e0d8:	add	x1, x1, #0xb08
  40e0dc:	bl	402370 <strcmp@plt>
  40e0e0:	cbnz	w0, 40e124 <ferror@plt+0xbaf4>
  40e0e4:	mov	x0, x21
  40e0e8:	bl	402490 <dirfd@plt>
  40e0ec:	mov	x3, x28
  40e0f0:	mov	w1, w0
  40e0f4:	mov	x2, x19
  40e0f8:	mov	w4, #0x0                   	// #0
  40e0fc:	mov	w0, #0x0                   	// #0
  40e100:	bl	402620 <__fxstatat@plt>
  40e104:	ldr	w3, [sp, #384]
  40e108:	mov	x2, x19
  40e10c:	mov	x1, x20
  40e110:	mov	x0, x27
  40e114:	and	w3, w3, #0xf000
  40e118:	cmp	w3, #0x4, lsl #12
  40e11c:	b.eq	40e13c <ferror@plt+0xbb0c>  // b.none
  40e120:	bl	40d748 <ferror@plt+0xb118>
  40e124:	mov	x0, x21
  40e128:	bl	402220 <readdir@plt>
  40e12c:	cbnz	x0, 40e098 <ferror@plt+0xba68>
  40e130:	mov	x0, x21
  40e134:	bl	402260 <closedir@plt>
  40e138:	b	40dd58 <ferror@plt+0xb728>
  40e13c:	ldr	x0, [sp, #136]
  40e140:	bl	40c0b8 <ferror@plt+0x9a88>
  40e144:	cmp	w0, #0x2
  40e148:	b.le	40e124 <ferror@plt+0xbaf4>
  40e14c:	ldp	x5, x0, [sp, #128]
  40e150:	mov	x7, x19
  40e154:	mov	x6, x20
  40e158:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40e15c:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40e160:	add	x4, x4, #0xc90
  40e164:	add	x2, x2, #0xad0
  40e168:	mov	w3, #0x2cb                 	// #715
  40e16c:	mov	w1, #0x3                   	// #3
  40e170:	bl	40c020 <ferror@plt+0x99f0>
  40e174:	b	40e124 <ferror@plt+0xbaf4>
  40e178:	str	xzr, [sp, #120]
  40e17c:	b	40dd58 <ferror@plt+0xb728>
  40e180:	mov	x1, x27
  40e184:	mov	x2, x23
  40e188:	mov	x0, #0x0                   	// #0
  40e18c:	bl	402180 <strtok_r@plt>
  40e190:	mov	x1, x27
  40e194:	mov	x2, x23
  40e198:	mov	x27, x0
  40e19c:	mov	x0, #0x0                   	// #0
  40e1a0:	bl	402180 <strtok_r@plt>
  40e1a4:	mov	x1, x0
  40e1a8:	mov	x0, x27
  40e1ac:	str	x1, [sp, #120]
  40e1b0:	bl	40b608 <ferror@plt+0x8fd8>
  40e1b4:	tbnz	w0, #31, 40e2a0 <ferror@plt+0xbc70>
  40e1b8:	ldr	x0, [sp, #120]
  40e1bc:	bl	40b608 <ferror@plt+0x8fd8>
  40e1c0:	tbnz	w0, #31, 40e2a0 <ferror@plt+0xbc70>
  40e1c4:	mov	x0, x27
  40e1c8:	bl	402020 <strlen@plt>
  40e1cc:	add	x20, x0, #0x1
  40e1d0:	ldr	x0, [sp, #120]
  40e1d4:	bl	402020 <strlen@plt>
  40e1d8:	mov	x3, x0
  40e1dc:	add	x2, x0, #0x1
  40e1e0:	str	x20, [sp, #128]
  40e1e4:	add	x0, x20, x2
  40e1e8:	stp	x2, x3, [sp, #144]
  40e1ec:	add	x0, x0, #0x8
  40e1f0:	bl	4021a0 <malloc@plt>
  40e1f4:	mov	x20, x0
  40e1f8:	cbz	x0, 40e240 <ferror@plt+0xbc10>
  40e1fc:	ldp	x2, x3, [sp, #144]
  40e200:	ldr	x1, [sp, #120]
  40e204:	add	x3, x3, #0x9
  40e208:	add	x3, x0, x3
  40e20c:	str	x3, [x0], #8
  40e210:	str	x3, [sp, #120]
  40e214:	bl	401fe0 <memcpy@plt>
  40e218:	ldp	x3, x2, [sp, #120]
  40e21c:	mov	x1, x27
  40e220:	mov	x0, x3
  40e224:	bl	401fe0 <memcpy@plt>
  40e228:	ldr	x0, [x26, #8]
  40e22c:	mov	x1, x20
  40e230:	bl	40d048 <ferror@plt+0xaa18>
  40e234:	cbz	x0, 40e240 <ferror@plt+0xbc10>
  40e238:	mov	x20, #0x0                   	// #0
  40e23c:	str	x0, [x26, #8]
  40e240:	mov	x0, x20
  40e244:	bl	4023e0 <free@plt>
  40e248:	mov	x0, x19
  40e24c:	bl	4023e0 <free@plt>
  40e250:	b	40df30 <ferror@plt+0xb900>
  40e254:	mov	x1, x27
  40e258:	mov	x2, x23
  40e25c:	mov	x0, #0x0                   	// #0
  40e260:	bl	402180 <strtok_r@plt>
  40e264:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40e268:	add	x1, x1, #0xc20
  40e26c:	mov	x2, x23
  40e270:	mov	x27, x0
  40e274:	mov	x0, #0x0                   	// #0
  40e278:	bl	402180 <strtok_r@plt>
  40e27c:	mov	x1, x0
  40e280:	mov	x0, x27
  40e284:	str	x1, [sp, #120]
  40e288:	bl	40b608 <ferror@plt+0x8fd8>
  40e28c:	ldr	x1, [sp, #120]
  40e290:	cmp	x1, #0x0
  40e294:	ccmp	w0, #0x0, #0x1, ne  // ne = any
  40e298:	b.ge	40e744 <ferror@plt+0xc114>  // b.tcont
  40e29c:	nop
  40e2a0:	mov	x0, x28
  40e2a4:	bl	40c0b8 <ferror@plt+0x9a88>
  40e2a8:	cmp	w0, #0x2
  40e2ac:	b.le	40df28 <ferror@plt+0xb8f8>
  40e2b0:	ldr	w7, [sp, #228]
  40e2b4:	mov	x6, x25
  40e2b8:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40e2bc:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40e2c0:	add	x5, x5, #0xbb8
  40e2c4:	add	x4, x4, #0xc78
  40e2c8:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40e2cc:	add	x2, x2, #0xad0
  40e2d0:	str	x20, [sp]
  40e2d4:	mov	w3, #0x28f                 	// #655
  40e2d8:	mov	w1, #0x3                   	// #3
  40e2dc:	mov	x0, x28
  40e2e0:	bl	40c020 <ferror@plt+0x99f0>
  40e2e4:	mov	x0, x19
  40e2e8:	bl	4023e0 <free@plt>
  40e2ec:	b	40df30 <ferror@plt+0xb900>
  40e2f0:	add	x0, sp, #0x170
  40e2f4:	add	x19, x22, #0x9
  40e2f8:	mov	x3, x25
  40e2fc:	mov	x4, x19
  40e300:	mov	x25, x0
  40e304:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40e308:	mov	x1, #0x1000                	// #4096
  40e30c:	add	x2, x2, #0x758
  40e310:	bl	402150 <snprintf@plt>
  40e314:	cmp	w0, #0xfff
  40e318:	b.le	40de04 <ferror@plt+0xb7d4>
  40e31c:	ldr	x0, [sp, #136]
  40e320:	bl	40c0b8 <ferror@plt+0x9a88>
  40e324:	cmp	w0, #0x2
  40e328:	b.le	40dddc <ferror@plt+0xb7ac>
  40e32c:	ldr	x6, [x22]
  40e330:	mov	x7, x19
  40e334:	ldr	x0, [sp, #136]
  40e338:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40e33c:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40e340:	add	x5, x5, #0xb20
  40e344:	add	x4, x4, #0xcb8
  40e348:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40e34c:	mov	w3, #0x36d                 	// #877
  40e350:	add	x2, x2, #0xad0
  40e354:	mov	w1, #0x3                   	// #3
  40e358:	bl	40c020 <ferror@plt+0x99f0>
  40e35c:	b	40dddc <ferror@plt+0xb7ac>
  40e360:	mov	x1, x27
  40e364:	mov	x2, x23
  40e368:	mov	x0, #0x0                   	// #0
  40e36c:	bl	402180 <strtok_r@plt>
  40e370:	mov	x27, x0
  40e374:	bl	40b608 <ferror@plt+0x8fd8>
  40e378:	tbnz	w0, #31, 40e2a0 <ferror@plt+0xbc70>
  40e37c:	mov	x1, x27
  40e380:	add	x0, x26, #0x10
  40e384:	bl	40d8e8 <ferror@plt+0xb2b8>
  40e388:	mov	x0, x19
  40e38c:	bl	4023e0 <free@plt>
  40e390:	b	40df30 <ferror@plt+0xb900>
  40e394:	mov	x1, x27
  40e398:	mov	x2, x23
  40e39c:	mov	x0, #0x0                   	// #0
  40e3a0:	bl	402180 <strtok_r@plt>
  40e3a4:	mov	x2, x23
  40e3a8:	mov	x27, x0
  40e3ac:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40e3b0:	mov	x0, #0x0                   	// #0
  40e3b4:	add	x1, x1, #0xc20
  40e3b8:	bl	402180 <strtok_r@plt>
  40e3bc:	mov	x2, x0
  40e3c0:	mov	x0, x27
  40e3c4:	str	x2, [sp, #120]
  40e3c8:	bl	40b608 <ferror@plt+0x8fd8>
  40e3cc:	ldr	x2, [sp, #120]
  40e3d0:	cmp	x2, #0x0
  40e3d4:	ccmp	w0, #0x0, #0x1, ne  // ne = any
  40e3d8:	b.lt	40e2a0 <ferror@plt+0xbc70>  // b.tstop
  40e3dc:	mov	x1, x27
  40e3e0:	add	x0, x26, #0x18
  40e3e4:	bl	40d950 <ferror@plt+0xb320>
  40e3e8:	mov	x0, x19
  40e3ec:	bl	4023e0 <free@plt>
  40e3f0:	b	40df30 <ferror@plt+0xb900>
  40e3f4:	mov	x1, x27
  40e3f8:	mov	x2, x23
  40e3fc:	mov	x0, #0x0                   	// #0
  40e400:	bl	402180 <strtok_r@plt>
  40e404:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40e408:	add	x1, x1, #0xc20
  40e40c:	mov	x2, x23
  40e410:	mov	x27, x0
  40e414:	mov	x0, #0x0                   	// #0
  40e418:	bl	402180 <strtok_r@plt>
  40e41c:	mov	x1, x0
  40e420:	mov	x0, x27
  40e424:	str	x1, [sp, #120]
  40e428:	bl	40b608 <ferror@plt+0x8fd8>
  40e42c:	cmp	w0, #0x0
  40e430:	ldr	x1, [sp, #120]
  40e434:	ccmp	x1, #0x0, #0x4, ge  // ge = tcont
  40e438:	b.eq	40e2a0 <ferror@plt+0xbc70>  // b.none
  40e43c:	add	x2, x26, #0x28
  40e440:	mov	x0, x27
  40e444:	bl	40d688 <ferror@plt+0xb058>
  40e448:	mov	x0, x19
  40e44c:	bl	4023e0 <free@plt>
  40e450:	b	40df30 <ferror@plt+0xb900>
  40e454:	ldr	x1, [sp, #232]
  40e458:	mov	x0, x1
  40e45c:	cbz	x1, 40e478 <ferror@plt+0xbe48>
  40e460:	ldr	x0, [x0, #16]
  40e464:	bl	4023e0 <free@plt>
  40e468:	ldr	x0, [sp, #232]
  40e46c:	bl	40d178 <ferror@plt+0xab48>
  40e470:	str	x0, [sp, #232]
  40e474:	cbnz	x0, 40e460 <ferror@plt+0xbe30>
  40e478:	cbz	x22, 40e498 <ferror@plt+0xbe68>
  40e47c:	nop
  40e480:	ldr	x0, [x22, #16]
  40e484:	bl	4023e0 <free@plt>
  40e488:	mov	x0, x22
  40e48c:	bl	40d178 <ferror@plt+0xab48>
  40e490:	mov	x22, x0
  40e494:	cbnz	x22, 40e480 <ferror@plt+0xbe50>
  40e498:	mov	w0, #0xfffffff4            	// #-12
  40e49c:	b	40e04c <ferror@plt+0xba1c>
  40e4a0:	cmp	x2, #0x0
  40e4a4:	csel	w4, w4, wzr, ne  // ne = any
  40e4a8:	csel	x3, x19, x3, ne  // ne = any
  40e4ac:	b	40dff0 <ferror@plt+0xb9c0>
  40e4b0:	cbnz	x2, 40dff0 <ferror@plt+0xb9c0>
  40e4b4:	mov	x2, x19
  40e4b8:	sturb	wzr, [x19, #-1]
  40e4bc:	b	40dff0 <ferror@plt+0xb9c0>
  40e4c0:	sturb	wzr, [x19, #-1]
  40e4c4:	cbnz	w4, 40e948 <ferror@plt+0xc318>
  40e4c8:	mov	w4, w21
  40e4cc:	mov	x1, x19
  40e4d0:	mov	x3, #0x0                   	// #0
  40e4d4:	mov	x2, #0x0                   	// #0
  40e4d8:	b	40dff0 <ferror@plt+0xb9c0>
  40e4dc:	mov	x1, x27
  40e4e0:	mov	x2, x23
  40e4e4:	mov	x0, #0x0                   	// #0
  40e4e8:	bl	402180 <strtok_r@plt>
  40e4ec:	mov	x2, x23
  40e4f0:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40e4f4:	add	x1, x1, #0xc20
  40e4f8:	str	x0, [sp, #176]
  40e4fc:	mov	x0, #0x0                   	// #0
  40e500:	bl	402180 <strtok_r@plt>
  40e504:	mov	x27, x0
  40e508:	ldr	x0, [sp, #176]
  40e50c:	bl	40b608 <ferror@plt+0x8fd8>
  40e510:	cmp	x27, #0x0
  40e514:	cset	w1, eq  // eq = none
  40e518:	orr	w0, w1, w0, lsr #31
  40e51c:	cbnz	w0, 40e2a0 <ferror@plt+0xbc70>
  40e520:	ldr	x0, [sp, #176]
  40e524:	mov	x20, x27
  40e528:	bl	402020 <strlen@plt>
  40e52c:	str	wzr, [sp, #160]
  40e530:	mov	x1, x27
  40e534:	mov	x5, x27
  40e538:	ldr	x2, [x26]
  40e53c:	mov	w7, #0x0                   	// #0
  40e540:	str	xzr, [sp, #168]
  40e544:	str	wzr, [sp, #184]
  40e548:	str	wzr, [sp, #192]
  40e54c:	str	x2, [sp, #216]
  40e550:	add	x2, x0, #0x21
  40e554:	add	x0, x0, #0x1
  40e558:	stp	x0, x2, [sp, #200]
  40e55c:	nop
  40e560:	ldrb	w2, [x1]
  40e564:	cbz	w2, 40e5ac <ferror@plt+0xbf7c>
  40e568:	str	w2, [sp, #120]
  40e56c:	str	x5, [sp, #128]
  40e570:	str	x1, [sp, #144]
  40e574:	str	w7, [sp, #152]
  40e578:	bl	402390 <__ctype_b_loc@plt>
  40e57c:	ldr	w2, [sp, #120]
  40e580:	ldr	x0, [x0]
  40e584:	ubfiz	x6, x2, #1, #8
  40e588:	ldr	x5, [sp, #128]
  40e58c:	ldrh	w0, [x0, x6]
  40e590:	ldr	x1, [sp, #144]
  40e594:	tbz	w0, #13, 40e800 <ferror@plt+0xc1d0>
  40e598:	ldr	w7, [sp, #152]
  40e59c:	cbnz	w7, 40e82c <ferror@plt+0xc1fc>
  40e5a0:	cmp	x1, x5
  40e5a4:	b.ls	40e854 <ferror@plt+0xc224>  // b.plast
  40e5a8:	mov	w7, #0x1                   	// #1
  40e5ac:	sub	x0, x1, x5
  40e5b0:	cmp	x0, #0x4
  40e5b4:	b.eq	40e7b4 <ferror@plt+0xc184>  // b.none
  40e5b8:	cmp	x0, #0x5
  40e5bc:	b.eq	40e7d4 <ferror@plt+0xc1a4>  // b.none
  40e5c0:	cmp	w2, #0x0
  40e5c4:	csel	w5, w7, wzr, eq  // eq = none
  40e5c8:	cbnz	w5, 40e610 <ferror@plt+0xbfe0>
  40e5cc:	ldr	w3, [sp, #160]
  40e5d0:	cmp	w3, #0x1
  40e5d4:	b.eq	40e80c <ferror@plt+0xc1dc>  // b.none
  40e5d8:	ldr	w3, [sp, #160]
  40e5dc:	cmp	w3, #0x2
  40e5e0:	b.ne	40e600 <ferror@plt+0xbfd0>  // b.any
  40e5e4:	ldr	x3, [sp, #168]
  40e5e8:	add	x5, x3, #0x1
  40e5ec:	ldr	w3, [sp, #192]
  40e5f0:	add	x0, x0, x5
  40e5f4:	str	x0, [sp, #168]
  40e5f8:	add	w3, w3, #0x1
  40e5fc:	str	w3, [sp, #192]
  40e600:	add	x1, x1, #0x1
  40e604:	mov	x5, x1
  40e608:	cbnz	w2, 40e560 <ferror@plt+0xbf30>
  40e60c:	mov	w5, w7
  40e610:	ldr	x0, [sp, #184]
  40e614:	str	w5, [sp, #144]
  40e618:	ldr	x1, [sp, #208]
  40e61c:	ubfiz	x2, x0, #3, #32
  40e620:	ldr	x0, [sp, #192]
  40e624:	ubfiz	x6, x0, #3, #32
  40e628:	stp	x2, x6, [sp, #120]
  40e62c:	add	x0, x2, x6
  40e630:	add	x0, x0, x1
  40e634:	ldr	x1, [sp, #168]
  40e638:	add	x0, x0, x1
  40e63c:	bl	4021a0 <malloc@plt>
  40e640:	str	x0, [sp, #152]
  40e644:	ldr	w5, [sp, #144]
  40e648:	ldp	x2, x6, [sp, #120]
  40e64c:	cbz	x0, 40ea44 <ferror@plt+0xc414>
  40e650:	ldr	x3, [sp, #152]
  40e654:	str	w5, [sp, #120]
  40e658:	ldr	w4, [sp, #184]
  40e65c:	add	x0, x3, #0x20
  40e660:	add	x2, x0, x2
  40e664:	stp	x0, x2, [x3, #8]
  40e668:	add	x0, x2, x6
  40e66c:	str	w4, [x3, #24]
  40e670:	ldr	w4, [sp, #192]
  40e674:	ldr	x1, [sp, #176]
  40e678:	str	x0, [x3]
  40e67c:	ldr	x2, [sp, #200]
  40e680:	str	w4, [x3, #28]
  40e684:	bl	401fe0 <memcpy@plt>
  40e688:	str	wzr, [sp, #144]
  40e68c:	ldr	x3, [sp, #152]
  40e690:	str	wzr, [sp, #168]
  40e694:	ldr	x1, [sp, #200]
  40e698:	str	wzr, [sp, #176]
  40e69c:	ldr	x0, [x3]
  40e6a0:	ldr	w5, [sp, #120]
  40e6a4:	add	x0, x0, x1
  40e6a8:	str	x0, [sp, #160]
  40e6ac:	nop
  40e6b0:	ldrb	w1, [x20]
  40e6b4:	cbz	w1, 40e6ec <ferror@plt+0xc0bc>
  40e6b8:	str	w1, [sp, #120]
  40e6bc:	str	w5, [sp, #128]
  40e6c0:	bl	402390 <__ctype_b_loc@plt>
  40e6c4:	ldr	w1, [sp, #120]
  40e6c8:	ldr	x0, [x0]
  40e6cc:	ubfiz	x2, x1, #1, #8
  40e6d0:	ldrh	w0, [x0, x2]
  40e6d4:	tbz	w0, #13, 40e8ac <ferror@plt+0xc27c>
  40e6d8:	ldr	w5, [sp, #128]
  40e6dc:	cbnz	w5, 40e8dc <ferror@plt+0xc2ac>
  40e6e0:	cmp	x20, x27
  40e6e4:	b.ls	40e8ec <ferror@plt+0xc2bc>  // b.plast
  40e6e8:	mov	w5, #0x1                   	// #1
  40e6ec:	sub	x2, x20, x27
  40e6f0:	cmp	x2, #0x4
  40e6f4:	b.eq	40e860 <ferror@plt+0xc230>  // b.none
  40e6f8:	cmp	x2, #0x5
  40e6fc:	b.eq	40e880 <ferror@plt+0xc250>  // b.none
  40e700:	cmp	w1, #0x0
  40e704:	ccmp	w5, #0x0, #0x4, eq  // eq = none
  40e708:	b.ne	40e8bc <ferror@plt+0xc28c>  // b.any
  40e70c:	ldr	w0, [sp, #144]
  40e710:	cmp	w0, #0x1
  40e714:	b.eq	40e8fc <ferror@plt+0xc2cc>  // b.none
  40e718:	ldr	w0, [sp, #144]
  40e71c:	cmp	w0, #0x2
  40e720:	b.eq	40e954 <ferror@plt+0xc324>  // b.none
  40e724:	add	x3, x20, #0x1
  40e728:	mov	x27, x3
  40e72c:	cbz	w1, 40e8bc <ferror@plt+0xc28c>
  40e730:	mov	x20, x3
  40e734:	b	40e6b0 <ferror@plt+0xc080>
  40e738:	mov	w20, w21
  40e73c:	mov	w4, #0x0                   	// #0
  40e740:	b	40dff0 <ferror@plt+0xb9c0>
  40e744:	add	x2, x26, #0x20
  40e748:	mov	x0, x27
  40e74c:	bl	40d688 <ferror@plt+0xb058>
  40e750:	mov	x0, x19
  40e754:	bl	4023e0 <free@plt>
  40e758:	b	40df30 <ferror@plt+0xb900>
  40e75c:	mov	x7, x20
  40e760:	mov	x6, x25
  40e764:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40e768:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40e76c:	add	x5, x5, #0xb80
  40e770:	add	x4, x4, #0xc78
  40e774:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40e778:	add	x2, x2, #0xad0
  40e77c:	mov	w3, #0x28b                 	// #651
  40e780:	mov	w1, #0x3                   	// #3
  40e784:	mov	x0, x28
  40e788:	bl	40c020 <ferror@plt+0x99f0>
  40e78c:	mov	x0, x19
  40e790:	bl	4023e0 <free@plt>
  40e794:	b	40df30 <ferror@plt+0xb900>
  40e798:	mov	x1, x20
  40e79c:	mov	x2, #0x0                   	// #0
  40e7a0:	mov	x3, #0x0                   	// #0
  40e7a4:	strb	wzr, [sp, #368]
  40e7a8:	mov	x0, x26
  40e7ac:	bl	40da28 <ferror@plt+0xb3f8>
  40e7b0:	b	40e048 <ferror@plt+0xba18>
  40e7b4:	ldr	w5, [x5]
  40e7b8:	mov	w3, #0x7270                	// #29296
  40e7bc:	movk	w3, #0x3a65, lsl #16
  40e7c0:	cmp	w5, w3
  40e7c4:	b.ne	40e5c0 <ferror@plt+0xbf90>  // b.any
  40e7c8:	mov	w0, #0x1                   	// #1
  40e7cc:	str	w0, [sp, #160]
  40e7d0:	b	40e600 <ferror@plt+0xbfd0>
  40e7d4:	ldr	w6, [x5]
  40e7d8:	mov	w3, #0x6f70                	// #28528
  40e7dc:	movk	w3, #0x7473, lsl #16
  40e7e0:	cmp	w6, w3
  40e7e4:	b.ne	40e5c0 <ferror@plt+0xbf90>  // b.any
  40e7e8:	ldrb	w5, [x5, #4]
  40e7ec:	cmp	w5, #0x3a
  40e7f0:	b.ne	40e5c0 <ferror@plt+0xbf90>  // b.any
  40e7f4:	mov	w0, #0x2                   	// #2
  40e7f8:	str	w0, [sp, #160]
  40e7fc:	b	40e600 <ferror@plt+0xbfd0>
  40e800:	add	x1, x1, #0x1
  40e804:	mov	w7, #0x0                   	// #0
  40e808:	b	40e560 <ferror@plt+0xbf30>
  40e80c:	ldr	x3, [sp, #168]
  40e810:	add	x5, x3, #0x1
  40e814:	ldr	w3, [sp, #184]
  40e818:	add	x0, x5, x0
  40e81c:	str	x0, [sp, #168]
  40e820:	add	w3, w3, #0x1
  40e824:	str	w3, [sp, #184]
  40e828:	b	40e600 <ferror@plt+0xbfd0>
  40e82c:	add	x5, x1, #0x1
  40e830:	mov	x1, x5
  40e834:	b	40e560 <ferror@plt+0xbf30>
  40e838:	ldr	x0, [x26]
  40e83c:	bl	40c0b8 <ferror@plt+0x9a88>
  40e840:	cmp	w0, #0x2
  40e844:	b.gt	40e980 <ferror@plt+0xc350>
  40e848:	mov	w0, w19
  40e84c:	bl	402280 <close@plt>
  40e850:	b	40dddc <ferror@plt+0xb7ac>
  40e854:	add	x1, x1, #0x1
  40e858:	mov	w7, #0x1                   	// #1
  40e85c:	b	40e560 <ferror@plt+0xbf30>
  40e860:	ldr	w0, [x27]
  40e864:	mov	w3, #0x7270                	// #29296
  40e868:	movk	w3, #0x3a65, lsl #16
  40e86c:	cmp	w0, w3
  40e870:	b.ne	40e700 <ferror@plt+0xc0d0>  // b.any
  40e874:	mov	w0, #0x1                   	// #1
  40e878:	str	w0, [sp, #144]
  40e87c:	b	40e724 <ferror@plt+0xc0f4>
  40e880:	ldr	w0, [x27]
  40e884:	mov	w3, #0x6f70                	// #28528
  40e888:	movk	w3, #0x7473, lsl #16
  40e88c:	cmp	w0, w3
  40e890:	b.ne	40e700 <ferror@plt+0xc0d0>  // b.any
  40e894:	ldrb	w0, [x27, #4]
  40e898:	cmp	w0, #0x3a
  40e89c:	b.ne	40e700 <ferror@plt+0xc0d0>  // b.any
  40e8a0:	mov	w0, #0x2                   	// #2
  40e8a4:	str	w0, [sp, #144]
  40e8a8:	b	40e724 <ferror@plt+0xc0f4>
  40e8ac:	add	x3, x20, #0x1
  40e8b0:	mov	w5, #0x0                   	// #0
  40e8b4:	mov	x20, x3
  40e8b8:	b	40e6b0 <ferror@plt+0xc080>
  40e8bc:	ldr	x0, [x26, #48]
  40e8c0:	ldr	x1, [sp, #152]
  40e8c4:	bl	40d048 <ferror@plt+0xaa18>
  40e8c8:	cbz	x0, 40ea84 <ferror@plt+0xc454>
  40e8cc:	str	x0, [x26, #48]
  40e8d0:	mov	x0, x19
  40e8d4:	bl	4023e0 <free@plt>
  40e8d8:	b	40df30 <ferror@plt+0xb900>
  40e8dc:	add	x27, x20, #0x1
  40e8e0:	mov	x3, x27
  40e8e4:	mov	x20, x3
  40e8e8:	b	40e6b0 <ferror@plt+0xc080>
  40e8ec:	add	x3, x20, #0x1
  40e8f0:	mov	w5, #0x1                   	// #1
  40e8f4:	mov	x20, x3
  40e8f8:	b	40e6b0 <ferror@plt+0xc080>
  40e8fc:	mov	x1, x27
  40e900:	ldr	w3, [sp, #168]
  40e904:	ldp	x0, x27, [sp, #152]
  40e908:	str	x2, [sp, #120]
  40e90c:	str	w5, [sp, #128]
  40e910:	ldr	x6, [x0, #8]
  40e914:	mov	x0, x27
  40e918:	str	x27, [x6, w3, uxtw #3]
  40e91c:	add	w3, w3, #0x1
  40e920:	str	w3, [sp, #168]
  40e924:	bl	401fe0 <memcpy@plt>
  40e928:	ldr	x2, [sp, #120]
  40e92c:	strb	wzr, [x27, x2]
  40e930:	add	x2, x2, #0x1
  40e934:	add	x0, x27, x2
  40e938:	str	x0, [sp, #160]
  40e93c:	ldrb	w1, [x20]
  40e940:	ldr	w5, [sp, #128]
  40e944:	b	40e724 <ferror@plt+0xc0f4>
  40e948:	mov	x0, x26
  40e94c:	bl	40da28 <ferror@plt+0xb3f8>
  40e950:	b	40e4c8 <ferror@plt+0xbe98>
  40e954:	mov	x1, x27
  40e958:	ldr	w3, [sp, #176]
  40e95c:	ldp	x0, x27, [sp, #152]
  40e960:	str	x2, [sp, #120]
  40e964:	str	w5, [sp, #128]
  40e968:	ldr	x6, [x0, #16]
  40e96c:	mov	x0, x27
  40e970:	str	x27, [x6, w3, uxtw #3]
  40e974:	add	w3, w3, #0x1
  40e978:	str	w3, [sp, #176]
  40e97c:	b	40e924 <ferror@plt+0xc2f4>
  40e980:	ldr	x0, [x26]
  40e984:	mov	w6, w19
  40e988:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40e98c:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40e990:	add	x5, x5, #0xb48
  40e994:	add	x4, x4, #0xc78
  40e998:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40e99c:	mov	w3, #0x249                 	// #585
  40e9a0:	add	x2, x2, #0xad0
  40e9a4:	mov	w1, #0x3                   	// #3
  40e9a8:	bl	40c020 <ferror@plt+0x99f0>
  40e9ac:	b	40e848 <ferror@plt+0xc218>
  40e9b0:	ldr	x0, [x26]
  40e9b4:	bl	40c0b8 <ferror@plt+0x9a88>
  40e9b8:	cmp	w0, #0x2
  40e9bc:	b.le	40e048 <ferror@plt+0xba18>
  40e9c0:	ldr	x20, [x26]
  40e9c4:	neg	w0, w19
  40e9c8:	bl	402270 <strerror@plt>
  40e9cc:	mov	x6, x0
  40e9d0:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40e9d4:	mov	x0, x20
  40e9d8:	add	x5, x5, #0xbf0
  40e9dc:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40e9e0:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40e9e4:	add	x4, x4, #0xc58
  40e9e8:	add	x2, x2, #0xad0
  40e9ec:	mov	w3, #0x200                 	// #512
  40e9f0:	mov	w1, #0x3                   	// #3
  40e9f4:	bl	40c020 <ferror@plt+0x99f0>
  40e9f8:	b	40e048 <ferror@plt+0xba18>
  40e9fc:	mov	x22, #0x0                   	// #0
  40ea00:	b	40dda4 <ferror@plt+0xb774>
  40ea04:	ldr	x0, [sp, #136]
  40ea08:	bl	40c0b8 <ferror@plt+0x9a88>
  40ea0c:	cmp	w0, #0x2
  40ea10:	b.le	40dd10 <ferror@plt+0xb6e0>
  40ea14:	ldr	x0, [sp, #136]
  40ea18:	mov	x6, x20
  40ea1c:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40ea20:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40ea24:	add	x5, x5, #0xaf0
  40ea28:	add	x4, x4, #0xca8
  40ea2c:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40ea30:	mov	w3, #0x32b                 	// #811
  40ea34:	add	x2, x2, #0xad0
  40ea38:	mov	w1, #0x3                   	// #3
  40ea3c:	bl	40c020 <ferror@plt+0x99f0>
  40ea40:	b	40dd10 <ferror@plt+0xb6e0>
  40ea44:	ldr	x0, [sp, #216]
  40ea48:	bl	40c0b8 <ferror@plt+0x9a88>
  40ea4c:	cmp	w0, #0x2
  40ea50:	b.le	40df28 <ferror@plt+0xb8f8>
  40ea54:	ldr	x0, [x26]
  40ea58:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40ea5c:	ldr	x6, [sp, #176]
  40ea60:	add	x5, x5, #0xb60
  40ea64:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40ea68:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40ea6c:	add	x4, x4, #0xc28
  40ea70:	add	x2, x2, #0xad0
  40ea74:	mov	w3, #0x142                 	// #322
  40ea78:	mov	w1, #0x3                   	// #3
  40ea7c:	bl	40c020 <ferror@plt+0x99f0>
  40ea80:	b	40df28 <ferror@plt+0xb8f8>
  40ea84:	ldr	x0, [sp, #152]
  40ea88:	bl	4023e0 <free@plt>
  40ea8c:	b	40df28 <ferror@plt+0xb8f8>
  40ea90:	cbz	x0, 40ea9c <ferror@plt+0xc46c>
  40ea94:	mov	w1, #0x0                   	// #0
  40ea98:	b	40d518 <ferror@plt+0xaee8>
  40ea9c:	ret
  40eaa0:	cbz	x0, 40eaac <ferror@plt+0xc47c>
  40eaa4:	mov	w1, #0x1                   	// #1
  40eaa8:	b	40d518 <ferror@plt+0xaee8>
  40eaac:	ret
  40eab0:	cbz	x0, 40eabc <ferror@plt+0xc48c>
  40eab4:	mov	w1, #0x2                   	// #2
  40eab8:	b	40d518 <ferror@plt+0xaee8>
  40eabc:	ret
  40eac0:	cbz	x0, 40eacc <ferror@plt+0xc49c>
  40eac4:	mov	w1, #0x3                   	// #3
  40eac8:	b	40d518 <ferror@plt+0xaee8>
  40eacc:	ret
  40ead0:	cbz	x0, 40eadc <ferror@plt+0xc4ac>
  40ead4:	mov	w1, #0x4                   	// #4
  40ead8:	b	40d518 <ferror@plt+0xaee8>
  40eadc:	ret
  40eae0:	cbz	x0, 40eaec <ferror@plt+0xc4bc>
  40eae4:	mov	w1, #0x5                   	// #5
  40eae8:	b	40d518 <ferror@plt+0xaee8>
  40eaec:	ret
  40eaf0:	mov	x1, x0
  40eaf4:	cbz	x0, 40eb0c <ferror@plt+0xc4dc>
  40eaf8:	ldr	x0, [x0, #16]
  40eafc:	cbz	x0, 40eb0c <ferror@plt+0xc4dc>
  40eb00:	ldr	x1, [x1, #32]
  40eb04:	mov	x16, x1
  40eb08:	br	x16
  40eb0c:	mov	x0, #0x0                   	// #0
  40eb10:	ret
  40eb14:	nop
  40eb18:	cbz	x0, 40eb88 <ferror@plt+0xc558>
  40eb1c:	stp	x29, x30, [sp, #-32]!
  40eb20:	mov	x29, sp
  40eb24:	str	x19, [sp, #16]
  40eb28:	mov	x19, x0
  40eb2c:	ldr	x0, [x0, #16]
  40eb30:	cbz	x0, 40eb58 <ferror@plt+0xc528>
  40eb34:	ldr	x1, [x19, #40]
  40eb38:	cbz	x1, 40eb54 <ferror@plt+0xc524>
  40eb3c:	ldrb	w2, [x19, #4]
  40eb40:	cbnz	w2, 40eb64 <ferror@plt+0xc534>
  40eb44:	ldr	x19, [sp, #16]
  40eb48:	mov	x16, x1
  40eb4c:	ldp	x29, x30, [sp], #32
  40eb50:	br	x16
  40eb54:	mov	x0, #0x0                   	// #0
  40eb58:	ldr	x19, [sp, #16]
  40eb5c:	ldp	x29, x30, [sp], #32
  40eb60:	ret
  40eb64:	ldr	x0, [x19, #24]
  40eb68:	bl	4023e0 <free@plt>
  40eb6c:	ldr	x0, [x19, #16]
  40eb70:	ldr	x1, [x19, #40]
  40eb74:	blr	x1
  40eb78:	str	x0, [x19, #24]
  40eb7c:	ldr	x19, [sp, #16]
  40eb80:	ldp	x29, x30, [sp], #32
  40eb84:	ret
  40eb88:	mov	x0, #0x0                   	// #0
  40eb8c:	ret
  40eb90:	cbz	x0, 40ebe0 <ferror@plt+0xc5b0>
  40eb94:	stp	x29, x30, [sp, #-32]!
  40eb98:	mov	x29, sp
  40eb9c:	str	x19, [sp, #16]
  40eba0:	mov	x19, x0
  40eba4:	ldp	x0, x1, [x0, #8]
  40eba8:	cbz	x1, 40ebc8 <ferror@plt+0xc598>
  40ebac:	bl	40d1f0 <ferror@plt+0xabc0>
  40ebb0:	str	x0, [x19, #16]
  40ebb4:	cmp	x0, #0x0
  40ebb8:	cset	w0, ne  // ne = any
  40ebbc:	ldr	x19, [sp, #16]
  40ebc0:	ldp	x29, x30, [sp], #32
  40ebc4:	ret
  40ebc8:	str	x0, [x19, #16]
  40ebcc:	cmp	x0, #0x0
  40ebd0:	cset	w0, ne  // ne = any
  40ebd4:	ldr	x19, [sp, #16]
  40ebd8:	ldp	x29, x30, [sp], #32
  40ebdc:	ret
  40ebe0:	mov	w0, #0x0                   	// #0
  40ebe4:	ret
  40ebe8:	stp	x29, x30, [sp, #-32]!
  40ebec:	mov	x29, sp
  40ebf0:	str	x19, [sp, #16]
  40ebf4:	mov	x19, x0
  40ebf8:	ldr	x0, [x0, #24]
  40ebfc:	bl	4023e0 <free@plt>
  40ec00:	mov	x0, x19
  40ec04:	ldr	x19, [sp, #16]
  40ec08:	ldp	x29, x30, [sp], #32
  40ec0c:	b	4023e0 <free@plt>
  40ec10:	stp	x29, x30, [sp, #-32]!
  40ec14:	mov	x29, sp
  40ec18:	stp	x19, x20, [sp, #16]
  40ec1c:	mov	x20, x0
  40ec20:	ldr	x0, [x0, #8]
  40ec24:	bl	4023e0 <free@plt>
  40ec28:	ldr	x19, [x20, #16]
  40ec2c:	cbz	x19, 40ec40 <ferror@plt+0xc610>
  40ec30:	mov	x0, x19
  40ec34:	ldr	x19, [x19]
  40ec38:	bl	4023e0 <free@plt>
  40ec3c:	cbnz	x19, 40ec30 <ferror@plt+0xc600>
  40ec40:	mov	x0, x20
  40ec44:	ldp	x19, x20, [sp, #16]
  40ec48:	ldp	x29, x30, [sp], #32
  40ec4c:	b	4023e0 <free@plt>
  40ec50:	stp	x29, x30, [sp, #-48]!
  40ec54:	mov	x29, sp
  40ec58:	str	x19, [sp, #16]
  40ec5c:	mov	x19, x0
  40ec60:	bl	402580 <__errno_location@plt>
  40ec64:	mov	x4, x0
  40ec68:	mov	x3, x19
  40ec6c:	add	x0, sp, #0x2c
  40ec70:	mov	x2, #0x1                   	// #1
  40ec74:	mov	x1, #0x4                   	// #4
  40ec78:	str	wzr, [x4]
  40ec7c:	bl	4023c0 <fread@plt>
  40ec80:	ldr	w0, [sp, #44]
  40ec84:	ldr	x19, [sp, #16]
  40ec88:	rev	w0, w0
  40ec8c:	ldp	x29, x30, [sp], #48
  40ec90:	ret
  40ec94:	nop
  40ec98:	stp	x29, x30, [sp, #-32]!
  40ec9c:	mov	x29, sp
  40eca0:	str	x19, [sp, #16]
  40eca4:	mov	x19, x0
  40eca8:	bl	402580 <__errno_location@plt>
  40ecac:	ldr	x1, [x19, #8]
  40ecb0:	str	wzr, [x0]
  40ecb4:	ldr	x0, [x19, #16]
  40ecb8:	cmp	x1, x0
  40ecbc:	b.cs	40ecd8 <ferror@plt+0xc6a8>  // b.hs, b.nlast
  40ecc0:	add	x0, x1, #0x1
  40ecc4:	str	x0, [x19, #8]
  40ecc8:	ldr	x19, [sp, #16]
  40eccc:	ldrb	w0, [x1]
  40ecd0:	ldp	x29, x30, [sp], #32
  40ecd4:	ret
  40ecd8:	mov	x0, x19
  40ecdc:	ldr	x19, [sp, #16]
  40ece0:	ldp	x29, x30, [sp], #32
  40ece4:	b	402600 <__uflow@plt>
  40ece8:	stp	x29, x30, [sp, #-48]!
  40ecec:	mov	x29, sp
  40ecf0:	stp	x19, x20, [sp, #16]
  40ecf4:	mov	x20, x1
  40ecf8:	mov	w19, #0x0                   	// #0
  40ecfc:	str	x21, [sp, #32]
  40ed00:	mov	x21, x0
  40ed04:	b	40ed18 <ferror@plt+0xc6e8>
  40ed08:	bl	417180 <ferror@plt+0x14b50>
  40ed0c:	tst	w0, #0xff
  40ed10:	b.eq	40ed2c <ferror@plt+0xc6fc>  // b.none
  40ed14:	add	w19, w19, #0x1
  40ed18:	mov	x0, x20
  40ed1c:	bl	40ec98 <ferror@plt+0xc668>
  40ed20:	mov	w1, w0
  40ed24:	mov	x0, x21
  40ed28:	cbnz	w1, 40ed08 <ferror@plt+0xc6d8>
  40ed2c:	mov	w0, w19
  40ed30:	ldp	x19, x20, [sp, #16]
  40ed34:	ldr	x21, [sp, #32]
  40ed38:	ldp	x29, x30, [sp], #48
  40ed3c:	ret
  40ed40:	stp	x29, x30, [sp, #-80]!
  40ed44:	mov	x29, sp
  40ed48:	stp	x19, x20, [sp, #16]
  40ed4c:	mov	x20, x0
  40ed50:	ldr	x19, [x0]
  40ed54:	stp	x21, x22, [sp, #32]
  40ed58:	mov	w21, w3
  40ed5c:	stp	x23, x24, [sp, #48]
  40ed60:	mov	w24, w2
  40ed64:	str	x25, [sp, #64]
  40ed68:	mov	x25, x1
  40ed6c:	cbnz	x19, 40ed80 <ferror@plt+0xc750>
  40ed70:	b	40ed8c <ferror@plt+0xc75c>
  40ed74:	mov	x20, x19
  40ed78:	ldr	x19, [x19]
  40ed7c:	cbz	x19, 40ed8c <ferror@plt+0xc75c>
  40ed80:	ldr	w4, [x19, #8]
  40ed84:	cmp	w4, w21
  40ed88:	b.cc	40ed74 <ferror@plt+0xc744>  // b.lo, b.ul, b.last
  40ed8c:	mov	w23, w24
  40ed90:	add	x0, x23, #0x11
  40ed94:	bl	4021a0 <malloc@plt>
  40ed98:	mov	x22, x0
  40ed9c:	cbz	x0, 40ede0 <ferror@plt+0xc7b0>
  40eda0:	mov	x2, x23
  40eda4:	add	x23, x22, x23
  40eda8:	mov	x1, x25
  40edac:	add	x0, x0, #0x10
  40edb0:	str	x19, [x22]
  40edb4:	stp	w21, w24, [x22, #8]
  40edb8:	bl	401fe0 <memcpy@plt>
  40edbc:	strb	wzr, [x23, #16]
  40edc0:	mov	w0, #0x0                   	// #0
  40edc4:	str	x22, [x20]
  40edc8:	ldp	x19, x20, [sp, #16]
  40edcc:	ldp	x21, x22, [sp, #32]
  40edd0:	ldp	x23, x24, [sp, #48]
  40edd4:	ldr	x25, [sp, #64]
  40edd8:	ldp	x29, x30, [sp], #80
  40eddc:	ret
  40ede0:	mov	w0, #0xffffffff            	// #-1
  40ede4:	b	40edc8 <ferror@plt+0xc798>
  40ede8:	stp	x29, x30, [sp, #-48]!
  40edec:	mov	x29, sp
  40edf0:	stp	x19, x20, [sp, #16]
  40edf4:	ldr	w20, [x0, #24]
  40edf8:	ldr	x19, [x0, #16]
  40edfc:	stp	x21, x22, [sp, #32]
  40ee00:	mov	x22, x0
  40ee04:	add	x20, x19, x20, lsl #4
  40ee08:	cmp	x19, x20
  40ee0c:	b.cs	40ee34 <ferror@plt+0xc804>  // b.hs, b.nlast
  40ee10:	mov	x21, x1
  40ee14:	nop
  40ee18:	ldp	w3, w2, [x19]
  40ee1c:	mov	x0, x21
  40ee20:	ldr	x1, [x19, #8]
  40ee24:	add	x19, x19, #0x10
  40ee28:	bl	40ed40 <ferror@plt+0xc710>
  40ee2c:	cmp	x20, x19
  40ee30:	b.hi	40ee18 <ferror@plt+0xc7e8>  // b.pmore
  40ee34:	mov	x0, x22
  40ee38:	ldp	x19, x20, [sp, #16]
  40ee3c:	ldp	x21, x22, [sp, #32]
  40ee40:	ldp	x29, x30, [sp], #48
  40ee44:	b	4023e0 <free@plt>
  40ee48:	stp	x29, x30, [sp, #-48]!
  40ee4c:	mov	x29, sp
  40ee50:	stp	x19, x20, [sp, #16]
  40ee54:	ldr	x19, [x0, #16]
  40ee58:	str	x21, [sp, #32]
  40ee5c:	mov	x21, x0
  40ee60:	cbz	x19, 40ee80 <ferror@plt+0xc850>
  40ee64:	mov	x20, x1
  40ee68:	ldp	w3, w2, [x19, #8]
  40ee6c:	add	x1, x19, #0x10
  40ee70:	mov	x0, x20
  40ee74:	bl	40ed40 <ferror@plt+0xc710>
  40ee78:	ldr	x19, [x19]
  40ee7c:	cbnz	x19, 40ee68 <ferror@plt+0xc838>
  40ee80:	mov	x0, x21
  40ee84:	ldp	x19, x20, [sp, #16]
  40ee88:	ldr	x21, [sp, #32]
  40ee8c:	ldp	x29, x30, [sp], #48
  40ee90:	b	40ec10 <ferror@plt+0xc5e0>
  40ee94:	nop
  40ee98:	sub	sp, sp, #0x260
  40ee9c:	stp	x29, x30, [sp]
  40eea0:	mov	x29, sp
  40eea4:	stp	x19, x20, [sp, #16]
  40eea8:	stp	x21, x22, [sp, #32]
  40eeac:	mov	w21, w1
  40eeb0:	ands	w1, w1, #0xfffffff
  40eeb4:	ldr	x19, [x0, #8]
  40eeb8:	b.eq	40f0ac <ferror@plt+0xca7c>  // b.none
  40eebc:	stp	x23, x24, [sp, #48]
  40eec0:	mov	w1, w1
  40eec4:	mov	x24, x0
  40eec8:	stp	x25, x26, [sp, #64]
  40eecc:	add	x19, x19, x1
  40eed0:	adrp	x26, 41b000 <ferror@plt+0x189d0>
  40eed4:	str	x27, [sp, #80]
  40eed8:	add	x26, x26, #0xd98
  40eedc:	tbnz	w21, #31, 40f080 <ferror@plt+0xca50>
  40eee0:	tbz	w21, #29, 40f010 <ferror@plt+0xc9e0>
  40eee4:	ldrb	w27, [x19]
  40eee8:	add	x8, x19, #0x2
  40eeec:	ldrb	w25, [x19, #1]
  40eef0:	sub	w1, w25, w27
  40eef4:	add	w2, w1, #0x1
  40eef8:	cmp	w2, #0x0
  40eefc:	sxtw	x23, w2
  40ef00:	add	x0, x23, #0xa
  40ef04:	ubfiz	w20, w23, #2, #1
  40ef08:	sxtw	x20, w20
  40ef0c:	b.le	40f0c8 <ferror@plt+0xca98>
  40ef10:	mov	w7, w1
  40ef14:	sub	x19, x19, #0x2
  40ef18:	add	x6, x7, #0x2
  40ef1c:	add	x5, sp, #0x60
  40ef20:	mov	x3, #0x1                   	// #1
  40ef24:	nop
  40ef28:	add	x1, x5, x3, lsl #2
  40ef2c:	ldr	w4, [x19, x3, lsl #2]
  40ef30:	add	x3, x3, #0x1
  40ef34:	rev	w4, w4
  40ef38:	cmp	x6, x3
  40ef3c:	stur	w4, [x1, #-4]
  40ef40:	b.ne	40ef28 <ferror@plt+0xc8f8>  // b.any
  40ef44:	add	x19, x7, #0x1
  40ef48:	add	x19, x8, x19, lsl #2
  40ef4c:	tbz	w21, #30, 40f028 <ferror@plt+0xc9f8>
  40ef50:	ldr	w22, [x19], #4
  40ef54:	rev	w22, w22
  40ef58:	add	x0, x0, w22, sxtw #2
  40ef5c:	add	x0, x20, x0, lsl #2
  40ef60:	bl	4021a0 <malloc@plt>
  40ef64:	mov	x21, x0
  40ef68:	cbz	x0, 40f0a0 <ferror@plt+0xca70>
  40ef6c:	stp	x24, x26, [x21]
  40ef70:	lsl	x2, x23, #2
  40ef74:	add	x0, x0, #0x24
  40ef78:	cbz	w22, 40f044 <ferror@plt+0xca14>
  40ef7c:	add	x20, x20, #0x28
  40ef80:	str	w22, [x21, #24]
  40ef84:	add	x20, x20, x2
  40ef88:	strb	w27, [x21, #32]
  40ef8c:	add	x20, x21, x20
  40ef90:	str	x20, [x21, #16]
  40ef94:	strb	w25, [x21, #33]
  40ef98:	add	x1, sp, #0x60
  40ef9c:	bl	401fe0 <memcpy@plt>
  40efa0:	cmp	w22, #0x0
  40efa4:	b.le	40efec <ferror@plt+0xc9bc>
  40efa8:	sub	w22, w22, #0x1
  40efac:	add	x0, x20, #0x10
  40efb0:	add	x22, x0, w22, uxtw #4
  40efb4:	nop
  40efb8:	ldr	w0, [x19], #4
  40efbc:	add	x20, x20, #0x10
  40efc0:	rev	w0, w0
  40efc4:	stur	w0, [x20, #-16]
  40efc8:	mov	x0, x19
  40efcc:	bl	402020 <strlen@plt>
  40efd0:	stur	w0, [x20, #-12]
  40efd4:	and	x0, x0, #0xffffffff
  40efd8:	stur	x19, [x20, #-8]
  40efdc:	add	x0, x0, #0x1
  40efe0:	cmp	x20, x22
  40efe4:	add	x19, x19, x0
  40efe8:	b.ne	40efb8 <ferror@plt+0xc988>  // b.any
  40efec:	mov	x0, x21
  40eff0:	ldp	x29, x30, [sp]
  40eff4:	ldp	x19, x20, [sp, #16]
  40eff8:	ldp	x21, x22, [sp, #32]
  40effc:	ldp	x23, x24, [sp, #48]
  40f000:	ldp	x25, x26, [sp, #64]
  40f004:	ldr	x27, [sp, #80]
  40f008:	add	sp, sp, #0x260
  40f00c:	ret
  40f010:	mov	x20, #0x0                   	// #0
  40f014:	mov	x0, #0xa                   	// #10
  40f018:	mov	x23, #0x0                   	// #0
  40f01c:	mov	w25, #0x0                   	// #0
  40f020:	mov	w27, #0x80                  	// #128
  40f024:	tbnz	w21, #30, 40ef50 <ferror@plt+0xc920>
  40f028:	add	x0, x20, x0, lsl #2
  40f02c:	bl	4021a0 <malloc@plt>
  40f030:	mov	x21, x0
  40f034:	cbz	x0, 40f0a0 <ferror@plt+0xca70>
  40f038:	lsl	x2, x23, #2
  40f03c:	add	x0, x21, #0x24
  40f040:	stp	x24, x26, [x21]
  40f044:	add	x1, sp, #0x60
  40f048:	str	xzr, [x21, #16]
  40f04c:	str	wzr, [x21, #24]
  40f050:	strb	w27, [x21, #32]
  40f054:	strb	w25, [x21, #33]
  40f058:	bl	401fe0 <memcpy@plt>
  40f05c:	mov	x0, x21
  40f060:	ldp	x29, x30, [sp]
  40f064:	ldp	x19, x20, [sp, #16]
  40f068:	ldp	x21, x22, [sp, #32]
  40f06c:	ldp	x23, x24, [sp, #48]
  40f070:	ldp	x25, x26, [sp, #64]
  40f074:	ldr	x27, [sp, #80]
  40f078:	add	sp, sp, #0x260
  40f07c:	ret
  40f080:	mov	x0, x19
  40f084:	bl	402020 <strlen@plt>
  40f088:	mov	w0, w0
  40f08c:	mov	x26, x19
  40f090:	add	x0, x0, #0x1
  40f094:	add	x19, x19, x0
  40f098:	tbz	w21, #29, 40f010 <ferror@plt+0xc9e0>
  40f09c:	b	40eee4 <ferror@plt+0xc8b4>
  40f0a0:	ldp	x23, x24, [sp, #48]
  40f0a4:	ldp	x25, x26, [sp, #64]
  40f0a8:	ldr	x27, [sp, #80]
  40f0ac:	mov	x21, #0x0                   	// #0
  40f0b0:	mov	x0, x21
  40f0b4:	ldp	x29, x30, [sp]
  40f0b8:	ldp	x19, x20, [sp, #16]
  40f0bc:	ldp	x21, x22, [sp, #32]
  40f0c0:	add	sp, sp, #0x260
  40f0c4:	ret
  40f0c8:	mov	x19, x8
  40f0cc:	b	40ef4c <ferror@plt+0xc91c>
  40f0d0:	stp	x29, x30, [sp, #-80]!
  40f0d4:	mov	x29, sp
  40f0d8:	stp	x21, x22, [sp, #32]
  40f0dc:	mov	x22, x0
  40f0e0:	mov	x21, x1
  40f0e4:	mov	x0, x1
  40f0e8:	stp	x19, x20, [sp, #16]
  40f0ec:	mov	w20, w2
  40f0f0:	ldr	x1, [x22, #8]
  40f0f4:	stp	x23, x24, [sp, #48]
  40f0f8:	bl	4171e0 <ferror@plt+0x14bb0>
  40f0fc:	ldr	w23, [x22, #24]
  40f100:	ldr	x19, [x22, #16]
  40f104:	mov	w24, w0
  40f108:	add	x23, x19, x23, lsl #4
  40f10c:	cmp	x19, x23
  40f110:	b.cs	40f178 <ferror@plt+0xcb48>  // b.hs, b.nlast
  40f114:	stp	x25, x26, [sp, #64]
  40f118:	adrp	x26, 41b000 <ferror@plt+0x189d0>
  40f11c:	adrp	x25, 41b000 <ferror@plt+0x189d0>
  40f120:	add	x26, x26, #0xcc8
  40f124:	add	x25, x25, #0xe30
  40f128:	ldr	w2, [x21, #12]
  40f12c:	mov	w0, w20
  40f130:	ldr	x1, [x21]
  40f134:	add	x19, x19, #0x10
  40f138:	bl	40b878 <ferror@plt+0x9248>
  40f13c:	mov	x1, x26
  40f140:	mov	x2, #0x1                   	// #1
  40f144:	mov	w0, w20
  40f148:	bl	40b878 <ferror@plt+0x9248>
  40f14c:	ldur	w2, [x19, #-12]
  40f150:	mov	w0, w20
  40f154:	ldur	x1, [x19, #-8]
  40f158:	bl	40b878 <ferror@plt+0x9248>
  40f15c:	mov	x1, x25
  40f160:	mov	w0, w20
  40f164:	mov	x2, #0x1                   	// #1
  40f168:	bl	40b878 <ferror@plt+0x9248>
  40f16c:	cmp	x23, x19
  40f170:	b.hi	40f128 <ferror@plt+0xcaf8>  // b.pmore
  40f174:	ldp	x25, x26, [sp, #64]
  40f178:	ldrb	w1, [x22, #32]
  40f17c:	ldrb	w2, [x22, #33]
  40f180:	mov	w19, w1
  40f184:	cmp	w1, w2
  40f188:	b.gt	40f1e8 <ferror@plt+0xcbb8>
  40f18c:	subs	w0, w19, w1
  40f190:	b.lt	40f1d4 <ferror@plt+0xcba4>  // b.tstop
  40f194:	add	x1, x22, w0, sxtw #2
  40f198:	ldr	x0, [x22]
  40f19c:	ldr	w1, [x1, #36]
  40f1a0:	bl	40ee98 <ferror@plt+0xc868>
  40f1a4:	mov	x23, x0
  40f1a8:	mov	w1, w19
  40f1ac:	mov	x0, x21
  40f1b0:	cbz	x23, 40f1d0 <ferror@plt+0xcba0>
  40f1b4:	bl	417180 <ferror@plt+0x14b50>
  40f1b8:	mov	w2, w20
  40f1bc:	mov	x1, x21
  40f1c0:	mov	x0, x23
  40f1c4:	bl	40f0d0 <ferror@plt+0xcaa0>
  40f1c8:	mov	x0, x21
  40f1cc:	bl	4172c8 <ferror@plt+0x14c98>
  40f1d0:	ldrb	w2, [x22, #33]
  40f1d4:	add	w19, w19, #0x1
  40f1d8:	cmp	w2, w19
  40f1dc:	b.lt	40f1e8 <ferror@plt+0xcbb8>  // b.tstop
  40f1e0:	ldrb	w1, [x22, #32]
  40f1e4:	b	40f18c <ferror@plt+0xcb5c>
  40f1e8:	mov	w1, w24
  40f1ec:	mov	x0, x21
  40f1f0:	bl	417308 <ferror@plt+0x14cd8>
  40f1f4:	mov	x0, x22
  40f1f8:	ldp	x19, x20, [sp, #16]
  40f1fc:	ldp	x21, x22, [sp, #32]
  40f200:	ldp	x23, x24, [sp, #48]
  40f204:	ldp	x29, x30, [sp], #80
  40f208:	b	4023e0 <free@plt>
  40f20c:	nop
  40f210:	stp	x29, x30, [sp, #-80]!
  40f214:	mov	x29, sp
  40f218:	stp	x19, x20, [sp, #16]
  40f21c:	mov	x20, x0
  40f220:	ldr	x0, [x0, #8]
  40f224:	stp	x21, x22, [sp, #32]
  40f228:	mov	x21, x2
  40f22c:	stp	x23, x24, [sp, #48]
  40f230:	mov	x23, x3
  40f234:	mov	x24, x4
  40f238:	str	x25, [sp, #64]
  40f23c:	sxtw	x25, w1
  40f240:	ldrb	w1, [x0, w1, sxtw]
  40f244:	cbz	w1, 40f35c <ferror@plt+0xcd2c>
  40f248:	add	x19, x25, #0x1
  40f24c:	nop
  40f250:	mov	x0, x21
  40f254:	bl	417180 <ferror@plt+0x14b50>
  40f258:	ldr	x0, [x20, #8]
  40f25c:	sub	w22, w19, w25
  40f260:	ldrb	w1, [x0, x19]
  40f264:	add	x19, x19, #0x1
  40f268:	cbnz	w1, 40f250 <ferror@plt+0xcc20>
  40f26c:	ldrb	w0, [x20, #32]
  40f270:	ldrb	w2, [x20, #33]
  40f274:	mov	w19, w0
  40f278:	cmp	w0, w2
  40f27c:	b.gt	40f2e8 <ferror@plt+0xccb8>
  40f280:	sub	w1, w19, w0
  40f284:	cmp	w0, w19
  40f288:	b.gt	40f2d4 <ferror@plt+0xcca4>
  40f28c:	add	x1, x20, w1, sxtw #2
  40f290:	ldr	x0, [x20]
  40f294:	ldr	w1, [x1, #36]
  40f298:	bl	40ee98 <ferror@plt+0xc868>
  40f29c:	mov	x25, x0
  40f2a0:	mov	w1, w19
  40f2a4:	mov	x0, x21
  40f2a8:	cbz	x25, 40f2d0 <ferror@plt+0xcca0>
  40f2ac:	bl	417180 <ferror@plt+0x14b50>
  40f2b0:	mov	x4, x24
  40f2b4:	mov	x3, x23
  40f2b8:	mov	x2, x21
  40f2bc:	mov	w1, #0x0                   	// #0
  40f2c0:	mov	x0, x25
  40f2c4:	bl	40f210 <ferror@plt+0xcbe0>
  40f2c8:	mov	x0, x21
  40f2cc:	bl	4172c8 <ferror@plt+0x14c98>
  40f2d0:	ldrb	w2, [x20, #33]
  40f2d4:	add	w19, w19, #0x1
  40f2d8:	cmp	w2, w19
  40f2dc:	b.lt	40f2e8 <ferror@plt+0xccb8>  // b.tstop
  40f2e0:	ldrb	w0, [x20, #32]
  40f2e4:	b	40f280 <ferror@plt+0xcc50>
  40f2e8:	ldr	w0, [x20, #24]
  40f2ec:	cbz	w0, 40f308 <ferror@plt+0xccd8>
  40f2f0:	mov	x0, x21
  40f2f4:	bl	417120 <ferror@plt+0x14af0>
  40f2f8:	mov	x1, x23
  40f2fc:	mov	w2, #0x0                   	// #0
  40f300:	bl	402450 <fnmatch@plt>
  40f304:	cbz	w0, 40f330 <ferror@plt+0xcd00>
  40f308:	mov	x0, x20
  40f30c:	bl	4023e0 <free@plt>
  40f310:	mov	w1, w22
  40f314:	mov	x0, x21
  40f318:	ldp	x19, x20, [sp, #16]
  40f31c:	ldp	x21, x22, [sp, #32]
  40f320:	ldp	x23, x24, [sp, #48]
  40f324:	ldr	x25, [sp, #64]
  40f328:	ldp	x29, x30, [sp], #80
  40f32c:	b	417308 <ferror@plt+0x14cd8>
  40f330:	mov	x1, x24
  40f334:	mov	x0, x20
  40f338:	bl	40ede8 <ferror@plt+0xc7b8>
  40f33c:	mov	w1, w22
  40f340:	mov	x0, x21
  40f344:	ldp	x19, x20, [sp, #16]
  40f348:	ldp	x21, x22, [sp, #32]
  40f34c:	ldp	x23, x24, [sp, #48]
  40f350:	ldr	x25, [sp, #64]
  40f354:	ldp	x29, x30, [sp], #80
  40f358:	b	417308 <ferror@plt+0x14cd8>
  40f35c:	mov	w22, #0x0                   	// #0
  40f360:	b	40f26c <ferror@plt+0xcc3c>
  40f364:	nop
  40f368:	stp	x29, x30, [sp, #-96]!
  40f36c:	mov	x29, sp
  40f370:	stp	x21, x22, [sp, #32]
  40f374:	mov	w21, w1
  40f378:	ands	w1, w1, #0xfffffff
  40f37c:	b.eq	40f514 <ferror@plt+0xcee4>  // b.none
  40f380:	and	x1, x1, #0xfffffff
  40f384:	mov	w2, #0x0                   	// #0
  40f388:	stp	x19, x20, [sp, #16]
  40f38c:	mov	x19, x0
  40f390:	bl	4022e0 <fseek@plt>
  40f394:	tbnz	w0, #31, 40f510 <ferror@plt+0xcee0>
  40f398:	stp	x23, x24, [sp, #48]
  40f39c:	tbnz	w21, #31, 40f44c <ferror@plt+0xce1c>
  40f3a0:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  40f3a4:	add	x0, x0, #0x340
  40f3a8:	bl	402250 <strdup@plt>
  40f3ac:	mov	x24, x0
  40f3b0:	tbz	w21, #29, 40f474 <ferror@plt+0xce44>
  40f3b4:	mov	x0, x19
  40f3b8:	stp	x25, x26, [sp, #64]
  40f3bc:	bl	40ec98 <ferror@plt+0xc668>
  40f3c0:	mov	w26, w0
  40f3c4:	mov	x0, x19
  40f3c8:	bl	40ec98 <ferror@plt+0xc668>
  40f3cc:	and	w23, w0, #0xff
  40f3d0:	sub	w25, w23, w26, uxtb
  40f3d4:	mov	w20, w0
  40f3d8:	add	w23, w25, #0x1
  40f3dc:	sxtw	x0, w23
  40f3e0:	add	x0, x0, #0x8
  40f3e4:	lsl	x0, x0, #2
  40f3e8:	bl	4021a0 <malloc@plt>
  40f3ec:	strb	w26, [x0, #24]
  40f3f0:	cmp	w23, #0x0
  40f3f4:	strb	w20, [x0, #25]
  40f3f8:	mov	x22, x0
  40f3fc:	b.le	40f424 <ferror@plt+0xcdf4>
  40f400:	add	x23, x0, #0x20
  40f404:	add	x20, x0, #0x1c
  40f408:	add	x23, x23, w25, uxtw #2
  40f40c:	nop
  40f410:	mov	x0, x19
  40f414:	bl	40ec50 <ferror@plt+0xc620>
  40f418:	str	w0, [x20], #4
  40f41c:	cmp	x20, x23
  40f420:	b.ne	40f410 <ferror@plt+0xcde0>  // b.any
  40f424:	ldp	x25, x26, [sp, #64]
  40f428:	str	xzr, [x22, #16]
  40f42c:	tbnz	w21, #30, 40f490 <ferror@plt+0xce60>
  40f430:	stp	x19, x24, [x22]
  40f434:	mov	x0, x22
  40f438:	ldp	x19, x20, [sp, #16]
  40f43c:	ldp	x21, x22, [sp, #32]
  40f440:	ldp	x23, x24, [sp, #48]
  40f444:	ldp	x29, x30, [sp], #96
  40f448:	ret
  40f44c:	add	x20, sp, #0x50
  40f450:	mov	x0, x20
  40f454:	bl	4170c0 <ferror@plt+0x14a90>
  40f458:	mov	x1, x19
  40f45c:	mov	x0, x20
  40f460:	bl	40ece8 <ferror@plt+0xc6b8>
  40f464:	mov	x0, x20
  40f468:	bl	4170d0 <ferror@plt+0x14aa0>
  40f46c:	mov	x24, x0
  40f470:	tbnz	w21, #29, 40f3b4 <ferror@plt+0xcd84>
  40f474:	mov	x0, #0x20                  	// #32
  40f478:	bl	4021a0 <malloc@plt>
  40f47c:	mov	x22, x0
  40f480:	mov	w1, #0x80                  	// #128
  40f484:	strh	w1, [x0, #24]
  40f488:	str	xzr, [x22, #16]
  40f48c:	tbz	w21, #30, 40f430 <ferror@plt+0xce00>
  40f490:	mov	x0, x19
  40f494:	add	x21, sp, #0x50
  40f498:	stp	x25, x26, [sp, #64]
  40f49c:	bl	40ec50 <ferror@plt+0xc620>
  40f4a0:	mov	w20, w0
  40f4a4:	sub	w23, w20, #0x1
  40f4a8:	mov	x0, x21
  40f4ac:	add	x25, x22, #0x10
  40f4b0:	bl	4170c0 <ferror@plt+0x14a90>
  40f4b4:	cbz	w20, 40f500 <ferror@plt+0xced0>
  40f4b8:	mov	x0, x19
  40f4bc:	bl	40ec50 <ferror@plt+0xc620>
  40f4c0:	mov	x1, x19
  40f4c4:	mov	w20, w0
  40f4c8:	mov	x0, x21
  40f4cc:	bl	40ece8 <ferror@plt+0xc6b8>
  40f4d0:	mov	x0, x21
  40f4d4:	sub	w23, w23, #0x1
  40f4d8:	bl	417120 <ferror@plt+0x14af0>
  40f4dc:	mov	x1, x0
  40f4e0:	ldr	w2, [sp, #92]
  40f4e4:	mov	w3, w20
  40f4e8:	mov	x0, x25
  40f4ec:	bl	40ed40 <ferror@plt+0xc710>
  40f4f0:	mov	x0, x21
  40f4f4:	bl	417348 <ferror@plt+0x14d18>
  40f4f8:	cmn	w23, #0x1
  40f4fc:	b.ne	40f4b8 <ferror@plt+0xce88>  // b.any
  40f500:	mov	x0, x21
  40f504:	bl	4170c8 <ferror@plt+0x14a98>
  40f508:	ldp	x25, x26, [sp, #64]
  40f50c:	b	40f430 <ferror@plt+0xce00>
  40f510:	ldp	x19, x20, [sp, #16]
  40f514:	mov	x22, #0x0                   	// #0
  40f518:	mov	x0, x22
  40f51c:	ldp	x21, x22, [sp, #32]
  40f520:	ldp	x29, x30, [sp], #96
  40f524:	ret
  40f528:	stp	x29, x30, [sp, #-80]!
  40f52c:	mov	x29, sp
  40f530:	stp	x23, x24, [sp, #48]
  40f534:	mov	x23, x0
  40f538:	mov	x0, x1
  40f53c:	stp	x21, x22, [sp, #32]
  40f540:	mov	x21, x1
  40f544:	ldr	x1, [x23, #8]
  40f548:	stp	x19, x20, [sp, #16]
  40f54c:	mov	w19, w2
  40f550:	bl	4171e0 <ferror@plt+0x14bb0>
  40f554:	mov	w24, w0
  40f558:	ldr	x20, [x23, #16]
  40f55c:	cbz	x20, 40f5d0 <ferror@plt+0xcfa0>
  40f560:	stp	x25, x26, [sp, #64]
  40f564:	adrp	x26, 41b000 <ferror@plt+0x189d0>
  40f568:	adrp	x25, 41b000 <ferror@plt+0x189d0>
  40f56c:	add	x26, x26, #0xcc8
  40f570:	add	x25, x25, #0xe30
  40f574:	nop
  40f578:	ldr	w2, [x21, #12]
  40f57c:	mov	w0, w19
  40f580:	ldr	x1, [x21]
  40f584:	add	x22, x20, #0x10
  40f588:	bl	40b878 <ferror@plt+0x9248>
  40f58c:	mov	x1, x26
  40f590:	mov	x2, #0x1                   	// #1
  40f594:	mov	w0, w19
  40f598:	bl	40b878 <ferror@plt+0x9248>
  40f59c:	mov	x0, x22
  40f5a0:	bl	402020 <strlen@plt>
  40f5a4:	mov	x2, x0
  40f5a8:	mov	x1, x22
  40f5ac:	mov	w0, w19
  40f5b0:	bl	40b878 <ferror@plt+0x9248>
  40f5b4:	mov	x1, x25
  40f5b8:	mov	w0, w19
  40f5bc:	mov	x2, #0x1                   	// #1
  40f5c0:	bl	40b878 <ferror@plt+0x9248>
  40f5c4:	ldr	x20, [x20]
  40f5c8:	cbnz	x20, 40f578 <ferror@plt+0xcf48>
  40f5cc:	ldp	x25, x26, [sp, #64]
  40f5d0:	ldrb	w1, [x23, #24]
  40f5d4:	ldrb	w2, [x23, #25]
  40f5d8:	mov	w20, w1
  40f5dc:	cmp	w1, w2
  40f5e0:	b.gt	40f644 <ferror@plt+0xd014>
  40f5e4:	sub	w0, w20, w1
  40f5e8:	cmp	w1, w20
  40f5ec:	b.gt	40f630 <ferror@plt+0xd000>
  40f5f0:	add	x1, x23, w0, sxtw #2
  40f5f4:	ldr	x0, [x23]
  40f5f8:	ldr	w1, [x1, #28]
  40f5fc:	bl	40f368 <ferror@plt+0xcd38>
  40f600:	mov	x22, x0
  40f604:	mov	w1, w20
  40f608:	mov	x0, x21
  40f60c:	cbz	x22, 40f62c <ferror@plt+0xcffc>
  40f610:	bl	417180 <ferror@plt+0x14b50>
  40f614:	mov	w2, w19
  40f618:	mov	x1, x21
  40f61c:	mov	x0, x22
  40f620:	bl	40f528 <ferror@plt+0xcef8>
  40f624:	mov	x0, x21
  40f628:	bl	4172c8 <ferror@plt+0x14c98>
  40f62c:	ldrb	w2, [x23, #25]
  40f630:	add	w20, w20, #0x1
  40f634:	cmp	w2, w20
  40f638:	b.lt	40f644 <ferror@plt+0xd014>  // b.tstop
  40f63c:	ldrb	w1, [x23, #24]
  40f640:	b	40f5e4 <ferror@plt+0xcfb4>
  40f644:	mov	w1, w24
  40f648:	mov	x0, x21
  40f64c:	bl	417308 <ferror@plt+0x14cd8>
  40f650:	mov	x0, x23
  40f654:	ldp	x19, x20, [sp, #16]
  40f658:	ldp	x21, x22, [sp, #32]
  40f65c:	ldp	x23, x24, [sp, #48]
  40f660:	ldp	x29, x30, [sp], #80
  40f664:	b	40ec10 <ferror@plt+0xc5e0>
  40f668:	stp	x29, x30, [sp, #-80]!
  40f66c:	mov	x29, sp
  40f670:	stp	x19, x20, [sp, #16]
  40f674:	mov	x20, x0
  40f678:	ldr	x0, [x0, #8]
  40f67c:	stp	x21, x22, [sp, #32]
  40f680:	mov	x21, x2
  40f684:	stp	x23, x24, [sp, #48]
  40f688:	mov	x23, x3
  40f68c:	mov	x24, x4
  40f690:	str	x25, [sp, #64]
  40f694:	sxtw	x25, w1
  40f698:	ldrb	w1, [x0, w1, sxtw]
  40f69c:	cbz	w1, 40f7b4 <ferror@plt+0xd184>
  40f6a0:	add	x19, x25, #0x1
  40f6a4:	nop
  40f6a8:	mov	x0, x21
  40f6ac:	bl	417180 <ferror@plt+0x14b50>
  40f6b0:	ldr	x0, [x20, #8]
  40f6b4:	sub	w22, w19, w25
  40f6b8:	ldrb	w1, [x0, x19]
  40f6bc:	add	x19, x19, #0x1
  40f6c0:	cbnz	w1, 40f6a8 <ferror@plt+0xd078>
  40f6c4:	ldrb	w0, [x20, #24]
  40f6c8:	ldrb	w2, [x20, #25]
  40f6cc:	mov	w19, w0
  40f6d0:	cmp	w0, w2
  40f6d4:	b.gt	40f740 <ferror@plt+0xd110>
  40f6d8:	sub	w1, w19, w0
  40f6dc:	cmp	w0, w19
  40f6e0:	b.gt	40f72c <ferror@plt+0xd0fc>
  40f6e4:	add	x1, x20, w1, sxtw #2
  40f6e8:	ldr	x0, [x20]
  40f6ec:	ldr	w1, [x1, #28]
  40f6f0:	bl	40f368 <ferror@plt+0xcd38>
  40f6f4:	mov	x25, x0
  40f6f8:	mov	w1, w19
  40f6fc:	mov	x0, x21
  40f700:	cbz	x25, 40f728 <ferror@plt+0xd0f8>
  40f704:	bl	417180 <ferror@plt+0x14b50>
  40f708:	mov	x4, x24
  40f70c:	mov	x3, x23
  40f710:	mov	x2, x21
  40f714:	mov	w1, #0x0                   	// #0
  40f718:	mov	x0, x25
  40f71c:	bl	40f668 <ferror@plt+0xd038>
  40f720:	mov	x0, x21
  40f724:	bl	4172c8 <ferror@plt+0x14c98>
  40f728:	ldrb	w2, [x20, #25]
  40f72c:	add	w19, w19, #0x1
  40f730:	cmp	w2, w19
  40f734:	b.lt	40f740 <ferror@plt+0xd110>  // b.tstop
  40f738:	ldrb	w0, [x20, #24]
  40f73c:	b	40f6d8 <ferror@plt+0xd0a8>
  40f740:	ldr	x0, [x20, #16]
  40f744:	cbz	x0, 40f760 <ferror@plt+0xd130>
  40f748:	mov	x0, x21
  40f74c:	bl	417120 <ferror@plt+0x14af0>
  40f750:	mov	x1, x23
  40f754:	mov	w2, #0x0                   	// #0
  40f758:	bl	402450 <fnmatch@plt>
  40f75c:	cbz	w0, 40f788 <ferror@plt+0xd158>
  40f760:	mov	x0, x20
  40f764:	bl	40ec10 <ferror@plt+0xc5e0>
  40f768:	mov	w1, w22
  40f76c:	mov	x0, x21
  40f770:	ldp	x19, x20, [sp, #16]
  40f774:	ldp	x21, x22, [sp, #32]
  40f778:	ldp	x23, x24, [sp, #48]
  40f77c:	ldr	x25, [sp, #64]
  40f780:	ldp	x29, x30, [sp], #80
  40f784:	b	417308 <ferror@plt+0x14cd8>
  40f788:	mov	x1, x24
  40f78c:	mov	x0, x20
  40f790:	bl	40ee48 <ferror@plt+0xc818>
  40f794:	mov	w1, w22
  40f798:	mov	x0, x21
  40f79c:	ldp	x19, x20, [sp, #16]
  40f7a0:	ldp	x21, x22, [sp, #32]
  40f7a4:	ldp	x23, x24, [sp, #48]
  40f7a8:	ldr	x25, [sp, #64]
  40f7ac:	ldp	x29, x30, [sp], #80
  40f7b0:	b	417308 <ferror@plt+0x14cd8>
  40f7b4:	mov	w22, #0x0                   	// #0
  40f7b8:	b	40f6c4 <ferror@plt+0xd094>
  40f7bc:	nop
  40f7c0:	cbz	x0, 40f7f4 <ferror@plt+0xd1c4>
  40f7c4:	stp	x29, x30, [sp, #-32]!
  40f7c8:	mov	x29, sp
  40f7cc:	str	x19, [sp, #16]
  40f7d0:	mov	x19, x0
  40f7d4:	nop
  40f7d8:	mov	x0, x19
  40f7dc:	ldr	x19, [x19]
  40f7e0:	bl	4023e0 <free@plt>
  40f7e4:	cbnz	x19, 40f7d8 <ferror@plt+0xd1a8>
  40f7e8:	ldr	x19, [sp, #16]
  40f7ec:	ldp	x29, x30, [sp], #32
  40f7f0:	ret
  40f7f4:	ret
  40f7f8:	stp	x29, x30, [sp, #-48]!
  40f7fc:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40f800:	add	x1, x1, #0x3f8
  40f804:	mov	x29, sp
  40f808:	str	x21, [sp, #32]
  40f80c:	bl	402190 <fopen@plt>
  40f810:	cbz	x0, 40f8ac <ferror@plt+0xd27c>
  40f814:	stp	x19, x20, [sp, #16]
  40f818:	mov	x19, x0
  40f81c:	bl	402580 <__errno_location@plt>
  40f820:	mov	x20, x0
  40f824:	mov	w1, #0x16                  	// #22
  40f828:	mov	x0, x19
  40f82c:	str	w1, [x20]
  40f830:	bl	40ec50 <ferror@plt+0xc620>
  40f834:	mov	w1, #0xf457                	// #62551
  40f838:	movk	w1, #0xb007, lsl #16
  40f83c:	cmp	w0, w1
  40f840:	mov	x0, x19
  40f844:	b.ne	40f890 <ferror@plt+0xd260>  // b.any
  40f848:	bl	40ec50 <ferror@plt+0xc620>
  40f84c:	lsr	w0, w0, #16
  40f850:	cmp	w0, #0x2
  40f854:	b.ne	40f88c <ferror@plt+0xd25c>  // b.any
  40f858:	mov	x0, #0x10                  	// #16
  40f85c:	bl	4021a0 <malloc@plt>
  40f860:	mov	x21, x0
  40f864:	mov	x0, x19
  40f868:	str	x19, [x21]
  40f86c:	bl	40ec50 <ferror@plt+0xc620>
  40f870:	str	wzr, [x20]
  40f874:	ldp	x19, x20, [sp, #16]
  40f878:	str	w0, [x21, #8]
  40f87c:	mov	x0, x21
  40f880:	ldr	x21, [sp, #32]
  40f884:	ldp	x29, x30, [sp], #48
  40f888:	ret
  40f88c:	mov	x0, x19
  40f890:	bl	402160 <fclose@plt>
  40f894:	mov	x21, #0x0                   	// #0
  40f898:	mov	x0, x21
  40f89c:	ldp	x19, x20, [sp, #16]
  40f8a0:	ldr	x21, [sp, #32]
  40f8a4:	ldp	x29, x30, [sp], #48
  40f8a8:	ret
  40f8ac:	mov	x21, #0x0                   	// #0
  40f8b0:	mov	x0, x21
  40f8b4:	ldr	x21, [sp, #32]
  40f8b8:	ldp	x29, x30, [sp], #48
  40f8bc:	ret
  40f8c0:	stp	x29, x30, [sp, #-32]!
  40f8c4:	mov	x29, sp
  40f8c8:	str	x19, [sp, #16]
  40f8cc:	mov	x19, x0
  40f8d0:	ldr	x0, [x0]
  40f8d4:	bl	402160 <fclose@plt>
  40f8d8:	mov	x0, x19
  40f8dc:	ldr	x19, [sp, #16]
  40f8e0:	ldp	x29, x30, [sp], #32
  40f8e4:	b	4023e0 <free@plt>
  40f8e8:	stp	x29, x30, [sp, #-64]!
  40f8ec:	mov	x29, sp
  40f8f0:	stp	x19, x20, [sp, #16]
  40f8f4:	mov	w20, w1
  40f8f8:	ldr	w1, [x0, #8]
  40f8fc:	ldr	x0, [x0]
  40f900:	stp	x21, x22, [sp, #32]
  40f904:	mov	x21, x2
  40f908:	bl	40f368 <ferror@plt+0xcd38>
  40f90c:	cbz	x0, 40f944 <ferror@plt+0xd314>
  40f910:	add	x22, sp, #0x30
  40f914:	mov	x19, x0
  40f918:	mov	x0, x22
  40f91c:	bl	4170c0 <ferror@plt+0x14a90>
  40f920:	mov	x1, x21
  40f924:	mov	x0, x22
  40f928:	bl	4171e0 <ferror@plt+0x14bb0>
  40f92c:	mov	w2, w20
  40f930:	mov	x1, x22
  40f934:	mov	x0, x19
  40f938:	bl	40f528 <ferror@plt+0xcef8>
  40f93c:	mov	x0, x22
  40f940:	bl	4170c8 <ferror@plt+0x14a98>
  40f944:	ldp	x19, x20, [sp, #16]
  40f948:	ldp	x21, x22, [sp, #32]
  40f94c:	ldp	x29, x30, [sp], #64
  40f950:	ret
  40f954:	nop
  40f958:	stp	x29, x30, [sp, #-48]!
  40f95c:	mov	x29, sp
  40f960:	stp	x21, x22, [sp, #32]
  40f964:	mov	x21, x1
  40f968:	ldr	w1, [x0, #8]
  40f96c:	ldr	x0, [x0]
  40f970:	stp	x19, x20, [sp, #16]
  40f974:	bl	40f368 <ferror@plt+0xcd38>
  40f978:	cbz	x0, 40fa58 <ferror@plt+0xd428>
  40f97c:	mov	x19, x0
  40f980:	mov	w20, #0x0                   	// #0
  40f984:	ldr	x3, [x19, #8]
  40f988:	sxtw	x0, w20
  40f98c:	mov	x2, #0x1                   	// #1
  40f990:	ldrb	w4, [x3]
  40f994:	cbz	w4, 40f9e8 <ferror@plt+0xd3b8>
  40f998:	sub	x0, x0, #0x1
  40f99c:	sub	x3, x3, #0x1
  40f9a0:	add	x0, x21, x0
  40f9a4:	b	40f9b0 <ferror@plt+0xd380>
  40f9a8:	ldrb	w4, [x3, x2]
  40f9ac:	cbz	w4, 40f9e4 <ferror@plt+0xd3b4>
  40f9b0:	ldrb	w1, [x0, x2]
  40f9b4:	mov	w5, w2
  40f9b8:	add	x2, x2, #0x1
  40f9bc:	cmp	w1, w4
  40f9c0:	b.eq	40f9a8 <ferror@plt+0xd378>  // b.none
  40f9c4:	mov	x0, x19
  40f9c8:	mov	x20, #0x0                   	// #0
  40f9cc:	bl	40ec10 <ferror@plt+0xc5e0>
  40f9d0:	mov	x0, x20
  40f9d4:	ldp	x19, x20, [sp, #16]
  40f9d8:	ldp	x21, x22, [sp, #32]
  40f9dc:	ldp	x29, x30, [sp], #48
  40f9e0:	ret
  40f9e4:	add	w20, w20, w5
  40f9e8:	ldrb	w0, [x21, w20, sxtw]
  40f9ec:	cbz	w0, 40fa38 <ferror@plt+0xd408>
  40f9f0:	ldrb	w1, [x19, #24]
  40f9f4:	cmp	w0, w1
  40f9f8:	b.lt	40f9c4 <ferror@plt+0xd394>  // b.tstop
  40f9fc:	ldrb	w2, [x19, #25]
  40fa00:	cmp	w0, w2
  40fa04:	b.gt	40f9c4 <ferror@plt+0xd394>
  40fa08:	sub	w1, w0, w1
  40fa0c:	add	w20, w20, #0x1
  40fa10:	ldr	x0, [x19]
  40fa14:	add	x1, x19, w1, sxtw #2
  40fa18:	ldr	w1, [x1, #28]
  40fa1c:	bl	40f368 <ferror@plt+0xcd38>
  40fa20:	mov	x22, x0
  40fa24:	mov	x0, x19
  40fa28:	bl	40ec10 <ferror@plt+0xc5e0>
  40fa2c:	cbz	x22, 40fa58 <ferror@plt+0xd428>
  40fa30:	mov	x19, x22
  40fa34:	b	40f984 <ferror@plt+0xd354>
  40fa38:	ldr	x20, [x19, #16]
  40fa3c:	cbz	x20, 40fa4c <ferror@plt+0xd41c>
  40fa40:	add	x0, x20, #0x10
  40fa44:	bl	402250 <strdup@plt>
  40fa48:	mov	x20, x0
  40fa4c:	mov	x0, x19
  40fa50:	bl	40ec10 <ferror@plt+0xc5e0>
  40fa54:	b	40f9d0 <ferror@plt+0xd3a0>
  40fa58:	mov	x20, #0x0                   	// #0
  40fa5c:	b	40f9d0 <ferror@plt+0xd3a0>
  40fa60:	stp	x29, x30, [sp, #-128]!
  40fa64:	mov	x29, sp
  40fa68:	stp	x19, x20, [sp, #16]
  40fa6c:	mov	x20, x1
  40fa70:	ldr	w1, [x0, #8]
  40fa74:	ldr	x0, [x0]
  40fa78:	stp	x21, x22, [sp, #32]
  40fa7c:	add	x21, sp, #0x70
  40fa80:	bl	40f368 <ferror@plt+0xcd38>
  40fa84:	mov	x19, x0
  40fa88:	mov	x0, x21
  40fa8c:	str	xzr, [sp, #104]
  40fa90:	bl	4170c0 <ferror@plt+0x14a90>
  40fa94:	cbz	x19, 40fb14 <ferror@plt+0xd4e4>
  40fa98:	add	x22, sp, #0x68
  40fa9c:	stp	x23, x24, [sp, #48]
  40faa0:	mov	w24, #0x0                   	// #0
  40faa4:	stp	x25, x26, [sp, #64]
  40faa8:	mov	w26, #0x3f                  	// #63
  40faac:	mov	w25, #0x5b                  	// #91
  40fab0:	ldr	x4, [x19, #8]
  40fab4:	add	x3, x20, w24, sxtw
  40fab8:	mov	x2, #0x1                   	// #1
  40fabc:	ldrb	w0, [x4]
  40fac0:	cbnz	w0, 40fae4 <ferror@plt+0xd4b4>
  40fac4:	b	40fd1c <ferror@plt+0xd6ec>
  40fac8:	ldrb	w1, [x3]
  40facc:	add	x3, x3, #0x1
  40fad0:	cmp	w1, w0
  40fad4:	b.ne	40fb30 <ferror@plt+0xd500>  // b.any
  40fad8:	ldrb	w0, [x4, x2]
  40fadc:	add	x2, x2, #0x1
  40fae0:	cbz	w0, 40fb5c <ferror@plt+0xd52c>
  40fae4:	cmp	w0, #0x2a
  40fae8:	sub	w1, w2, #0x1
  40faec:	ccmp	w0, w26, #0x4, ne  // ne = any
  40faf0:	mov	w5, w2
  40faf4:	ccmp	w0, w25, #0x4, ne  // ne = any
  40faf8:	b.ne	40fac8 <ferror@plt+0xd498>  // b.any
  40fafc:	mov	x0, x19
  40fb00:	add	x4, sp, #0x68
  40fb04:	mov	x2, x21
  40fb08:	bl	40f668 <ferror@plt+0xd038>
  40fb0c:	ldp	x23, x24, [sp, #48]
  40fb10:	ldp	x25, x26, [sp, #64]
  40fb14:	mov	x0, x21
  40fb18:	bl	4170c8 <ferror@plt+0x14a98>
  40fb1c:	ldp	x19, x20, [sp, #16]
  40fb20:	ldp	x21, x22, [sp, #32]
  40fb24:	ldr	x0, [sp, #104]
  40fb28:	ldp	x29, x30, [sp], #128
  40fb2c:	ret
  40fb30:	mov	x0, x19
  40fb34:	bl	40ec10 <ferror@plt+0xc5e0>
  40fb38:	mov	x0, x21
  40fb3c:	ldp	x23, x24, [sp, #48]
  40fb40:	ldp	x25, x26, [sp, #64]
  40fb44:	bl	4170c8 <ferror@plt+0x14a98>
  40fb48:	ldp	x19, x20, [sp, #16]
  40fb4c:	ldp	x21, x22, [sp, #32]
  40fb50:	ldr	x0, [sp, #104]
  40fb54:	ldp	x29, x30, [sp], #128
  40fb58:	ret
  40fb5c:	add	w24, w24, w5
  40fb60:	stp	x27, x28, [sp, #80]
  40fb64:	ldrb	w0, [x19, #24]
  40fb68:	sxtw	x27, w24
  40fb6c:	add	x23, x20, x27
  40fb70:	cmp	w0, #0x2a
  40fb74:	b.gt	40fc28 <ferror@plt+0xd5f8>
  40fb78:	ldrb	w1, [x19, #25]
  40fb7c:	cmp	w1, #0x29
  40fb80:	b.hi	40fbd4 <ferror@plt+0xd5a4>  // b.pmore
  40fb84:	ldrb	w0, [x20, x27]
  40fb88:	cbz	w0, 40fd24 <ferror@plt+0xd6f4>
  40fb8c:	ldrb	w1, [x19, #24]
  40fb90:	cmp	w0, w1
  40fb94:	b.lt	40fba4 <ferror@plt+0xd574>  // b.tstop
  40fb98:	ldrb	w2, [x19, #25]
  40fb9c:	cmp	w0, w2
  40fba0:	b.le	40fce8 <ferror@plt+0xd6b8>
  40fba4:	mov	x0, x19
  40fba8:	bl	40ec10 <ferror@plt+0xc5e0>
  40fbac:	mov	x0, x21
  40fbb0:	ldp	x23, x24, [sp, #48]
  40fbb4:	ldp	x25, x26, [sp, #64]
  40fbb8:	ldp	x27, x28, [sp, #80]
  40fbbc:	bl	4170c8 <ferror@plt+0x14a98>
  40fbc0:	ldp	x19, x20, [sp, #16]
  40fbc4:	ldp	x21, x22, [sp, #32]
  40fbc8:	ldr	x0, [sp, #104]
  40fbcc:	ldp	x29, x30, [sp], #128
  40fbd0:	ret
  40fbd4:	mov	w2, #0x2a                  	// #42
  40fbd8:	sub	w1, w2, w0
  40fbdc:	ldr	x0, [x19]
  40fbe0:	add	x1, x19, w1, sxtw #2
  40fbe4:	ldr	w1, [x1, #28]
  40fbe8:	bl	40f368 <ferror@plt+0xcd38>
  40fbec:	mov	x28, x0
  40fbf0:	mov	w2, #0x2a                  	// #42
  40fbf4:	cbz	x0, 40fc24 <ferror@plt+0xd5f4>
  40fbf8:	mov	w1, w2
  40fbfc:	mov	x0, x21
  40fc00:	bl	417180 <ferror@plt+0x14b50>
  40fc04:	mov	x4, x22
  40fc08:	mov	x3, x23
  40fc0c:	mov	x2, x21
  40fc10:	mov	w1, #0x0                   	// #0
  40fc14:	mov	x0, x28
  40fc18:	bl	40f668 <ferror@plt+0xd038>
  40fc1c:	mov	x0, x21
  40fc20:	bl	4172c8 <ferror@plt+0x14c98>
  40fc24:	ldrb	w0, [x19, #24]
  40fc28:	cmp	w0, #0x3f
  40fc2c:	b.gt	40fc88 <ferror@plt+0xd658>
  40fc30:	ldrb	w1, [x19, #25]
  40fc34:	cmp	w1, #0x3e
  40fc38:	b.ls	40fb84 <ferror@plt+0xd554>  // b.plast
  40fc3c:	sub	w1, w26, w0
  40fc40:	ldr	x0, [x19]
  40fc44:	add	x1, x19, w1, sxtw #2
  40fc48:	ldr	w1, [x1, #28]
  40fc4c:	bl	40f368 <ferror@plt+0xcd38>
  40fc50:	mov	x28, x0
  40fc54:	cbz	x0, 40fc84 <ferror@plt+0xd654>
  40fc58:	mov	w1, #0x3f                  	// #63
  40fc5c:	mov	x0, x21
  40fc60:	bl	417180 <ferror@plt+0x14b50>
  40fc64:	mov	x4, x22
  40fc68:	mov	x3, x23
  40fc6c:	mov	x2, x21
  40fc70:	mov	w1, #0x0                   	// #0
  40fc74:	mov	x0, x28
  40fc78:	bl	40f668 <ferror@plt+0xd038>
  40fc7c:	mov	x0, x21
  40fc80:	bl	4172c8 <ferror@plt+0x14c98>
  40fc84:	ldrb	w0, [x19, #24]
  40fc88:	cmp	w0, #0x5b
  40fc8c:	b.gt	40fb84 <ferror@plt+0xd554>
  40fc90:	ldrb	w1, [x19, #25]
  40fc94:	cmp	w1, #0x5a
  40fc98:	b.ls	40fb84 <ferror@plt+0xd554>  // b.plast
  40fc9c:	sub	w1, w25, w0
  40fca0:	ldr	x0, [x19]
  40fca4:	add	x1, x19, w1, sxtw #2
  40fca8:	ldr	w1, [x1, #28]
  40fcac:	bl	40f368 <ferror@plt+0xcd38>
  40fcb0:	mov	x28, x0
  40fcb4:	cbz	x0, 40fb84 <ferror@plt+0xd554>
  40fcb8:	mov	x0, x21
  40fcbc:	mov	w1, #0x5b                  	// #91
  40fcc0:	bl	417180 <ferror@plt+0x14b50>
  40fcc4:	mov	x4, x22
  40fcc8:	mov	x3, x23
  40fccc:	mov	x2, x21
  40fcd0:	mov	w1, #0x0                   	// #0
  40fcd4:	mov	x0, x28
  40fcd8:	bl	40f668 <ferror@plt+0xd038>
  40fcdc:	mov	x0, x21
  40fce0:	bl	4172c8 <ferror@plt+0x14c98>
  40fce4:	b	40fb84 <ferror@plt+0xd554>
  40fce8:	sub	w1, w0, w1
  40fcec:	add	w24, w24, #0x1
  40fcf0:	ldr	x0, [x19]
  40fcf4:	add	x1, x19, w1, sxtw #2
  40fcf8:	ldr	w1, [x1, #28]
  40fcfc:	bl	40f368 <ferror@plt+0xcd38>
  40fd00:	mov	x23, x0
  40fd04:	mov	x0, x19
  40fd08:	bl	40ec10 <ferror@plt+0xc5e0>
  40fd0c:	cbz	x23, 40fd40 <ferror@plt+0xd710>
  40fd10:	mov	x19, x23
  40fd14:	ldp	x27, x28, [sp, #80]
  40fd18:	b	40fab0 <ferror@plt+0xd480>
  40fd1c:	stp	x27, x28, [sp, #80]
  40fd20:	b	40fb64 <ferror@plt+0xd534>
  40fd24:	mov	x0, x19
  40fd28:	add	x1, sp, #0x68
  40fd2c:	bl	40ee48 <ferror@plt+0xc818>
  40fd30:	ldp	x23, x24, [sp, #48]
  40fd34:	ldp	x25, x26, [sp, #64]
  40fd38:	ldp	x27, x28, [sp, #80]
  40fd3c:	b	40fb14 <ferror@plt+0xd4e4>
  40fd40:	ldp	x23, x24, [sp, #48]
  40fd44:	ldp	x25, x26, [sp, #64]
  40fd48:	ldp	x27, x28, [sp, #80]
  40fd4c:	b	40fb14 <ferror@plt+0xd4e4>
  40fd50:	stp	x29, x30, [sp, #-208]!
  40fd54:	mov	x29, sp
  40fd58:	stp	x19, x20, [sp, #16]
  40fd5c:	mov	x20, x1
  40fd60:	stp	x21, x22, [sp, #32]
  40fd64:	mov	x21, x0
  40fd68:	mov	x22, x2
  40fd6c:	mov	x0, #0x20                  	// #32
  40fd70:	bl	4021a0 <malloc@plt>
  40fd74:	mov	x19, x0
  40fd78:	cbz	x0, 40ff58 <ferror@plt+0xd928>
  40fd7c:	mov	x0, x20
  40fd80:	mov	w1, #0x80000               	// #524288
  40fd84:	bl	4021b0 <open@plt>
  40fd88:	mov	w20, w0
  40fd8c:	tbnz	w0, #31, 40fe7c <ferror@plt+0xd84c>
  40fd90:	stp	x23, x24, [sp, #48]
  40fd94:	add	x24, sp, #0x50
  40fd98:	mov	w1, w0
  40fd9c:	mov	x2, x24
  40fda0:	mov	w0, #0x0                   	// #0
  40fda4:	bl	4024d0 <__fxstat@plt>
  40fda8:	tbnz	w0, #31, 40fe70 <ferror@plt+0xd840>
  40fdac:	ldr	x1, [sp, #128]
  40fdb0:	cmp	x1, #0xb
  40fdb4:	b.ls	40fe70 <ferror@plt+0xd840>  // b.plast
  40fdb8:	mov	w4, w20
  40fdbc:	mov	x5, #0x0                   	// #0
  40fdc0:	mov	w3, #0x2                   	// #2
  40fdc4:	mov	w2, #0x1                   	// #1
  40fdc8:	mov	x0, #0x0                   	// #0
  40fdcc:	bl	4023a0 <mmap@plt>
  40fdd0:	str	x0, [x19, #8]
  40fdd4:	cmn	x0, #0x1
  40fdd8:	b.eq	40ff14 <ferror@plt+0xd8e4>  // b.none
  40fddc:	ldp	w23, w1, [x0]
  40fde0:	str	x25, [sp, #64]
  40fde4:	mov	w25, #0xf457                	// #62551
  40fde8:	rev	w23, w23
  40fdec:	movk	w25, #0xb007, lsl #16
  40fdf0:	rev	w1, w1
  40fdf4:	cmp	w23, w25
  40fdf8:	b.ne	40fe9c <ferror@plt+0xd86c>  // b.any
  40fdfc:	lsr	w23, w1, #16
  40fe00:	cmp	w23, #0x2
  40fe04:	b.ne	40fe50 <ferror@plt+0xd820>  // b.any
  40fe08:	ldr	w1, [x0, #8]
  40fe0c:	mov	w0, w20
  40fe10:	ldr	x2, [sp, #128]
  40fe14:	rev	w1, w1
  40fe18:	str	x21, [x19]
  40fe1c:	str	w1, [x19, #16]
  40fe20:	str	x2, [x19, #24]
  40fe24:	bl	402280 <close@plt>
  40fe28:	mov	x0, x24
  40fe2c:	bl	40bdf8 <ferror@plt+0x97c8>
  40fe30:	ldp	x23, x24, [sp, #48]
  40fe34:	ldr	x25, [sp, #64]
  40fe38:	str	x0, [x22]
  40fe3c:	mov	x0, x19
  40fe40:	ldp	x19, x20, [sp, #16]
  40fe44:	ldp	x21, x22, [sp, #32]
  40fe48:	ldp	x29, x30, [sp], #208
  40fe4c:	ret
  40fe50:	mov	x0, x21
  40fe54:	bl	40c0b8 <ferror@plt+0x9a88>
  40fe58:	cmp	w0, #0x2
  40fe5c:	b.gt	40fee0 <ferror@plt+0xd8b0>
  40fe60:	ldr	x0, [x19, #8]
  40fe64:	ldr	x1, [sp, #128]
  40fe68:	bl	402460 <munmap@plt>
  40fe6c:	ldr	x25, [sp, #64]
  40fe70:	mov	w0, w20
  40fe74:	bl	402280 <close@plt>
  40fe78:	ldp	x23, x24, [sp, #48]
  40fe7c:	mov	x0, x19
  40fe80:	mov	x19, #0x0                   	// #0
  40fe84:	bl	4023e0 <free@plt>
  40fe88:	mov	x0, x19
  40fe8c:	ldp	x19, x20, [sp, #16]
  40fe90:	ldp	x21, x22, [sp, #32]
  40fe94:	ldp	x29, x30, [sp], #208
  40fe98:	ret
  40fe9c:	mov	x0, x21
  40fea0:	bl	40c0b8 <ferror@plt+0x9a88>
  40fea4:	cmp	w0, #0x2
  40fea8:	b.le	40fe60 <ferror@plt+0xd830>
  40feac:	mov	w7, w25
  40feb0:	mov	w6, w23
  40feb4:	mov	x0, x21
  40feb8:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40febc:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40fec0:	add	x5, x5, #0xd30
  40fec4:	add	x4, x4, #0xd88
  40fec8:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40fecc:	mov	w3, #0x312                 	// #786
  40fed0:	add	x2, x2, #0xce0
  40fed4:	mov	w1, #0x3                   	// #3
  40fed8:	bl	40c020 <ferror@plt+0x99f0>
  40fedc:	b	40fe60 <ferror@plt+0xd830>
  40fee0:	mov	w6, w23
  40fee4:	mov	x0, x21
  40fee8:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40feec:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40fef0:	add	x5, x5, #0xd58
  40fef4:	add	x4, x4, #0xd88
  40fef8:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40fefc:	mov	w7, #0x2                   	// #2
  40ff00:	add	x2, x2, #0xce0
  40ff04:	mov	w3, #0x318                 	// #792
  40ff08:	mov	w1, #0x3                   	// #3
  40ff0c:	bl	40c020 <ferror@plt+0x99f0>
  40ff10:	b	40fe60 <ferror@plt+0xd830>
  40ff14:	mov	x0, x21
  40ff18:	bl	40c0b8 <ferror@plt+0x9a88>
  40ff1c:	cmp	w0, #0x2
  40ff20:	b.le	40fe70 <ferror@plt+0xd840>
  40ff24:	ldr	x6, [sp, #128]
  40ff28:	mov	x0, x21
  40ff2c:	mov	w7, w20
  40ff30:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40ff34:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40ff38:	add	x5, x5, #0xcf8
  40ff3c:	add	x4, x4, #0xd88
  40ff40:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40ff44:	mov	w3, #0x307                 	// #775
  40ff48:	add	x2, x2, #0xce0
  40ff4c:	mov	w1, #0x3                   	// #3
  40ff50:	bl	40c020 <ferror@plt+0x99f0>
  40ff54:	b	40fe70 <ferror@plt+0xd840>
  40ff58:	mov	x0, x21
  40ff5c:	bl	40c0b8 <ferror@plt+0x9a88>
  40ff60:	cmp	w0, #0x2
  40ff64:	b.le	40fe88 <ferror@plt+0xd858>
  40ff68:	mov	x0, x21
  40ff6c:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40ff70:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40ff74:	add	x5, x5, #0xcd0
  40ff78:	add	x4, x4, #0xd88
  40ff7c:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40ff80:	mov	w3, #0x2f7                 	// #759
  40ff84:	add	x2, x2, #0xce0
  40ff88:	mov	w1, #0x3                   	// #3
  40ff8c:	bl	40c020 <ferror@plt+0x99f0>
  40ff90:	b	40fe88 <ferror@plt+0xd858>
  40ff94:	nop
  40ff98:	stp	x29, x30, [sp, #-32]!
  40ff9c:	mov	x29, sp
  40ffa0:	str	x19, [sp, #16]
  40ffa4:	mov	x19, x0
  40ffa8:	ldr	x0, [x0, #8]
  40ffac:	ldr	x1, [x19, #24]
  40ffb0:	bl	402460 <munmap@plt>
  40ffb4:	mov	x0, x19
  40ffb8:	ldr	x19, [sp, #16]
  40ffbc:	ldp	x29, x30, [sp], #32
  40ffc0:	b	4023e0 <free@plt>
  40ffc4:	nop
  40ffc8:	stp	x29, x30, [sp, #-64]!
  40ffcc:	mov	x29, sp
  40ffd0:	stp	x19, x20, [sp, #16]
  40ffd4:	mov	w20, w1
  40ffd8:	ldr	w1, [x0, #16]
  40ffdc:	stp	x21, x22, [sp, #32]
  40ffe0:	mov	x21, x2
  40ffe4:	bl	40ee98 <ferror@plt+0xc868>
  40ffe8:	cbz	x0, 410020 <ferror@plt+0xd9f0>
  40ffec:	add	x22, sp, #0x30
  40fff0:	mov	x19, x0
  40fff4:	mov	x0, x22
  40fff8:	bl	4170c0 <ferror@plt+0x14a90>
  40fffc:	mov	x1, x21
  410000:	mov	x0, x22
  410004:	bl	4171e0 <ferror@plt+0x14bb0>
  410008:	mov	w2, w20
  41000c:	mov	x1, x22
  410010:	mov	x0, x19
  410014:	bl	40f0d0 <ferror@plt+0xcaa0>
  410018:	mov	x0, x22
  41001c:	bl	4170c8 <ferror@plt+0x14a98>
  410020:	ldp	x19, x20, [sp, #16]
  410024:	ldp	x21, x22, [sp, #32]
  410028:	ldp	x29, x30, [sp], #64
  41002c:	ret
  410030:	stp	x29, x30, [sp, #-48]!
  410034:	mov	x29, sp
  410038:	stp	x21, x22, [sp, #32]
  41003c:	mov	x21, x1
  410040:	ldr	w1, [x0, #16]
  410044:	stp	x19, x20, [sp, #16]
  410048:	bl	40ee98 <ferror@plt+0xc868>
  41004c:	cbz	x0, 410138 <ferror@plt+0xdb08>
  410050:	mov	x19, x0
  410054:	mov	w20, #0x0                   	// #0
  410058:	ldr	x3, [x19, #8]
  41005c:	sxtw	x0, w20
  410060:	mov	x2, #0x1                   	// #1
  410064:	ldrb	w4, [x3]
  410068:	cbz	w4, 4100bc <ferror@plt+0xda8c>
  41006c:	sub	x0, x0, #0x1
  410070:	sub	x3, x3, #0x1
  410074:	add	x0, x21, x0
  410078:	b	410084 <ferror@plt+0xda54>
  41007c:	ldrb	w4, [x3, x2]
  410080:	cbz	w4, 4100b8 <ferror@plt+0xda88>
  410084:	ldrb	w1, [x0, x2]
  410088:	mov	w5, w2
  41008c:	add	x2, x2, #0x1
  410090:	cmp	w1, w4
  410094:	b.eq	41007c <ferror@plt+0xda4c>  // b.none
  410098:	mov	x0, x19
  41009c:	mov	x20, #0x0                   	// #0
  4100a0:	bl	4023e0 <free@plt>
  4100a4:	mov	x0, x20
  4100a8:	ldp	x19, x20, [sp, #16]
  4100ac:	ldp	x21, x22, [sp, #32]
  4100b0:	ldp	x29, x30, [sp], #48
  4100b4:	ret
  4100b8:	add	w20, w20, w5
  4100bc:	ldrb	w0, [x21, w20, sxtw]
  4100c0:	cbz	w0, 41010c <ferror@plt+0xdadc>
  4100c4:	ldrb	w1, [x19, #32]
  4100c8:	cmp	w0, w1
  4100cc:	b.lt	410098 <ferror@plt+0xda68>  // b.tstop
  4100d0:	ldrb	w2, [x19, #33]
  4100d4:	cmp	w0, w2
  4100d8:	b.gt	410098 <ferror@plt+0xda68>
  4100dc:	sub	w1, w0, w1
  4100e0:	add	w20, w20, #0x1
  4100e4:	ldr	x0, [x19]
  4100e8:	add	x1, x19, w1, sxtw #2
  4100ec:	ldr	w1, [x1, #36]
  4100f0:	bl	40ee98 <ferror@plt+0xc868>
  4100f4:	mov	x22, x0
  4100f8:	mov	x0, x19
  4100fc:	bl	4023e0 <free@plt>
  410100:	cbz	x22, 410138 <ferror@plt+0xdb08>
  410104:	mov	x19, x22
  410108:	b	410058 <ferror@plt+0xda28>
  41010c:	ldr	w0, [x19, #24]
  410110:	mov	x20, #0x0                   	// #0
  410114:	cbnz	w0, 410124 <ferror@plt+0xdaf4>
  410118:	mov	x0, x19
  41011c:	bl	4023e0 <free@plt>
  410120:	b	4100a4 <ferror@plt+0xda74>
  410124:	ldr	x0, [x19, #16]
  410128:	ldr	x0, [x0, #8]
  41012c:	bl	402250 <strdup@plt>
  410130:	mov	x20, x0
  410134:	b	410118 <ferror@plt+0xdae8>
  410138:	mov	x20, #0x0                   	// #0
  41013c:	b	4100a4 <ferror@plt+0xda74>
  410140:	stp	x29, x30, [sp, #-128]!
  410144:	mov	x29, sp
  410148:	stp	x19, x20, [sp, #16]
  41014c:	mov	x20, x1
  410150:	ldr	w1, [x0, #16]
  410154:	stp	x21, x22, [sp, #32]
  410158:	add	x21, sp, #0x70
  41015c:	bl	40ee98 <ferror@plt+0xc868>
  410160:	mov	x19, x0
  410164:	mov	x0, x21
  410168:	str	xzr, [sp, #104]
  41016c:	bl	4170c0 <ferror@plt+0x14a90>
  410170:	cbz	x19, 4101f0 <ferror@plt+0xdbc0>
  410174:	add	x22, sp, #0x68
  410178:	stp	x23, x24, [sp, #48]
  41017c:	mov	w24, #0x0                   	// #0
  410180:	stp	x25, x26, [sp, #64]
  410184:	mov	w26, #0x3f                  	// #63
  410188:	mov	w25, #0x5b                  	// #91
  41018c:	ldr	x4, [x19, #8]
  410190:	add	x3, x20, w24, sxtw
  410194:	mov	x2, #0x1                   	// #1
  410198:	ldrb	w0, [x4]
  41019c:	cbnz	w0, 4101c0 <ferror@plt+0xdb90>
  4101a0:	b	4103f8 <ferror@plt+0xddc8>
  4101a4:	ldrb	w1, [x3]
  4101a8:	add	x3, x3, #0x1
  4101ac:	cmp	w1, w0
  4101b0:	b.ne	41020c <ferror@plt+0xdbdc>  // b.any
  4101b4:	ldrb	w0, [x4, x2]
  4101b8:	add	x2, x2, #0x1
  4101bc:	cbz	w0, 410238 <ferror@plt+0xdc08>
  4101c0:	cmp	w0, #0x2a
  4101c4:	sub	w1, w2, #0x1
  4101c8:	ccmp	w0, w26, #0x4, ne  // ne = any
  4101cc:	mov	w5, w2
  4101d0:	ccmp	w0, w25, #0x4, ne  // ne = any
  4101d4:	b.ne	4101a4 <ferror@plt+0xdb74>  // b.any
  4101d8:	mov	x0, x19
  4101dc:	add	x4, sp, #0x68
  4101e0:	mov	x2, x21
  4101e4:	bl	40f210 <ferror@plt+0xcbe0>
  4101e8:	ldp	x23, x24, [sp, #48]
  4101ec:	ldp	x25, x26, [sp, #64]
  4101f0:	mov	x0, x21
  4101f4:	bl	4170c8 <ferror@plt+0x14a98>
  4101f8:	ldp	x19, x20, [sp, #16]
  4101fc:	ldp	x21, x22, [sp, #32]
  410200:	ldr	x0, [sp, #104]
  410204:	ldp	x29, x30, [sp], #128
  410208:	ret
  41020c:	mov	x0, x19
  410210:	bl	4023e0 <free@plt>
  410214:	mov	x0, x21
  410218:	ldp	x23, x24, [sp, #48]
  41021c:	ldp	x25, x26, [sp, #64]
  410220:	bl	4170c8 <ferror@plt+0x14a98>
  410224:	ldp	x19, x20, [sp, #16]
  410228:	ldp	x21, x22, [sp, #32]
  41022c:	ldr	x0, [sp, #104]
  410230:	ldp	x29, x30, [sp], #128
  410234:	ret
  410238:	add	w24, w24, w5
  41023c:	stp	x27, x28, [sp, #80]
  410240:	ldrb	w0, [x19, #32]
  410244:	sxtw	x27, w24
  410248:	add	x23, x20, x27
  41024c:	cmp	w0, #0x2a
  410250:	b.gt	410304 <ferror@plt+0xdcd4>
  410254:	ldrb	w1, [x19, #33]
  410258:	cmp	w1, #0x29
  41025c:	b.hi	4102b0 <ferror@plt+0xdc80>  // b.pmore
  410260:	ldrb	w0, [x20, x27]
  410264:	cbz	w0, 410400 <ferror@plt+0xddd0>
  410268:	ldrb	w1, [x19, #32]
  41026c:	cmp	w0, w1
  410270:	b.lt	410280 <ferror@plt+0xdc50>  // b.tstop
  410274:	ldrb	w2, [x19, #33]
  410278:	cmp	w0, w2
  41027c:	b.le	4103c4 <ferror@plt+0xdd94>
  410280:	mov	x0, x19
  410284:	bl	4023e0 <free@plt>
  410288:	mov	x0, x21
  41028c:	ldp	x23, x24, [sp, #48]
  410290:	ldp	x25, x26, [sp, #64]
  410294:	ldp	x27, x28, [sp, #80]
  410298:	bl	4170c8 <ferror@plt+0x14a98>
  41029c:	ldp	x19, x20, [sp, #16]
  4102a0:	ldp	x21, x22, [sp, #32]
  4102a4:	ldr	x0, [sp, #104]
  4102a8:	ldp	x29, x30, [sp], #128
  4102ac:	ret
  4102b0:	mov	w2, #0x2a                  	// #42
  4102b4:	sub	w1, w2, w0
  4102b8:	ldr	x0, [x19]
  4102bc:	add	x1, x19, w1, sxtw #2
  4102c0:	ldr	w1, [x1, #36]
  4102c4:	bl	40ee98 <ferror@plt+0xc868>
  4102c8:	mov	x28, x0
  4102cc:	mov	w2, #0x2a                  	// #42
  4102d0:	cbz	x0, 410300 <ferror@plt+0xdcd0>
  4102d4:	mov	w1, w2
  4102d8:	mov	x0, x21
  4102dc:	bl	417180 <ferror@plt+0x14b50>
  4102e0:	mov	x4, x22
  4102e4:	mov	x3, x23
  4102e8:	mov	x2, x21
  4102ec:	mov	w1, #0x0                   	// #0
  4102f0:	mov	x0, x28
  4102f4:	bl	40f210 <ferror@plt+0xcbe0>
  4102f8:	mov	x0, x21
  4102fc:	bl	4172c8 <ferror@plt+0x14c98>
  410300:	ldrb	w0, [x19, #32]
  410304:	cmp	w0, #0x3f
  410308:	b.gt	410364 <ferror@plt+0xdd34>
  41030c:	ldrb	w1, [x19, #33]
  410310:	cmp	w1, #0x3e
  410314:	b.ls	410260 <ferror@plt+0xdc30>  // b.plast
  410318:	sub	w1, w26, w0
  41031c:	ldr	x0, [x19]
  410320:	add	x1, x19, w1, sxtw #2
  410324:	ldr	w1, [x1, #36]
  410328:	bl	40ee98 <ferror@plt+0xc868>
  41032c:	mov	x28, x0
  410330:	cbz	x0, 410360 <ferror@plt+0xdd30>
  410334:	mov	w1, #0x3f                  	// #63
  410338:	mov	x0, x21
  41033c:	bl	417180 <ferror@plt+0x14b50>
  410340:	mov	x4, x22
  410344:	mov	x3, x23
  410348:	mov	x2, x21
  41034c:	mov	w1, #0x0                   	// #0
  410350:	mov	x0, x28
  410354:	bl	40f210 <ferror@plt+0xcbe0>
  410358:	mov	x0, x21
  41035c:	bl	4172c8 <ferror@plt+0x14c98>
  410360:	ldrb	w0, [x19, #32]
  410364:	cmp	w0, #0x5b
  410368:	b.gt	410260 <ferror@plt+0xdc30>
  41036c:	ldrb	w1, [x19, #33]
  410370:	cmp	w1, #0x5a
  410374:	b.ls	410260 <ferror@plt+0xdc30>  // b.plast
  410378:	sub	w1, w25, w0
  41037c:	ldr	x0, [x19]
  410380:	add	x1, x19, w1, sxtw #2
  410384:	ldr	w1, [x1, #36]
  410388:	bl	40ee98 <ferror@plt+0xc868>
  41038c:	mov	x28, x0
  410390:	cbz	x0, 410260 <ferror@plt+0xdc30>
  410394:	mov	x0, x21
  410398:	mov	w1, #0x5b                  	// #91
  41039c:	bl	417180 <ferror@plt+0x14b50>
  4103a0:	mov	x4, x22
  4103a4:	mov	x3, x23
  4103a8:	mov	x2, x21
  4103ac:	mov	w1, #0x0                   	// #0
  4103b0:	mov	x0, x28
  4103b4:	bl	40f210 <ferror@plt+0xcbe0>
  4103b8:	mov	x0, x21
  4103bc:	bl	4172c8 <ferror@plt+0x14c98>
  4103c0:	b	410260 <ferror@plt+0xdc30>
  4103c4:	sub	w1, w0, w1
  4103c8:	add	w24, w24, #0x1
  4103cc:	ldr	x0, [x19]
  4103d0:	add	x1, x19, w1, sxtw #2
  4103d4:	ldr	w1, [x1, #36]
  4103d8:	bl	40ee98 <ferror@plt+0xc868>
  4103dc:	mov	x23, x0
  4103e0:	mov	x0, x19
  4103e4:	bl	4023e0 <free@plt>
  4103e8:	cbz	x23, 41041c <ferror@plt+0xddec>
  4103ec:	mov	x19, x23
  4103f0:	ldp	x27, x28, [sp, #80]
  4103f4:	b	41018c <ferror@plt+0xdb5c>
  4103f8:	stp	x27, x28, [sp, #80]
  4103fc:	b	410240 <ferror@plt+0xdc10>
  410400:	mov	x0, x19
  410404:	add	x1, sp, #0x68
  410408:	bl	40ede8 <ferror@plt+0xc7b8>
  41040c:	ldp	x23, x24, [sp, #48]
  410410:	ldp	x25, x26, [sp, #64]
  410414:	ldp	x27, x28, [sp, #80]
  410418:	b	4101f0 <ferror@plt+0xdbc0>
  41041c:	ldp	x23, x24, [sp, #48]
  410420:	ldp	x25, x26, [sp, #64]
  410424:	ldp	x27, x28, [sp, #80]
  410428:	b	4101f0 <ferror@plt+0xdbc0>
  41042c:	nop
  410430:	stp	x29, x30, [sp, #-64]!
  410434:	mov	x29, sp
  410438:	stp	x21, x22, [sp, #32]
  41043c:	mov	x21, x2
  410440:	add	x2, x4, #0xa
  410444:	mov	x22, x0
  410448:	add	x0, x2, x21
  41044c:	stp	x19, x20, [sp, #16]
  410450:	mov	x20, x4
  410454:	stp	x23, x24, [sp, #48]
  410458:	mov	x24, x1
  41045c:	mov	x23, x3
  410460:	bl	4021a0 <malloc@plt>
  410464:	cbz	x0, 4104f4 <ferror@plt+0xdec4>
  410468:	mov	x19, x0
  41046c:	add	x2, x20, #0x9
  410470:	add	x0, x0, x2
  410474:	mov	x1, x24
  410478:	mov	x2, x21
  41047c:	str	x0, [x19]
  410480:	bl	401fe0 <memcpy@plt>
  410484:	mov	x0, x19
  410488:	mov	x2, x20
  41048c:	mov	x1, x23
  410490:	add	x20, x19, x20
  410494:	ldr	x3, [x0], #8
  410498:	strb	wzr, [x3, x21]
  41049c:	bl	401fe0 <memcpy@plt>
  4104a0:	strb	wzr, [x20, #8]
  4104a4:	ldr	x0, [x22]
  4104a8:	mov	x1, x19
  4104ac:	bl	40d048 <ferror@plt+0xaa18>
  4104b0:	mov	x20, x0
  4104b4:	cbz	x0, 4104d4 <ferror@plt+0xdea4>
  4104b8:	str	x0, [x22]
  4104bc:	mov	x0, x20
  4104c0:	ldp	x19, x20, [sp, #16]
  4104c4:	ldp	x21, x22, [sp, #32]
  4104c8:	ldp	x23, x24, [sp, #48]
  4104cc:	ldp	x29, x30, [sp], #64
  4104d0:	ret
  4104d4:	mov	x0, x19
  4104d8:	bl	4023e0 <free@plt>
  4104dc:	mov	x0, x20
  4104e0:	ldp	x19, x20, [sp, #16]
  4104e4:	ldp	x21, x22, [sp, #32]
  4104e8:	ldp	x23, x24, [sp, #48]
  4104ec:	ldp	x29, x30, [sp], #64
  4104f0:	ret
  4104f4:	mov	x20, #0x0                   	// #0
  4104f8:	b	4104bc <ferror@plt+0xde8c>
  4104fc:	nop
  410500:	stp	x29, x30, [sp, #-48]!
  410504:	mov	x29, sp
  410508:	stp	x19, x20, [sp, #16]
  41050c:	mov	x20, x1
  410510:	str	x21, [sp, #32]
  410514:	bl	40d040 <ferror@plt+0xaa10>
  410518:	ldr	x21, [x0, #16]
  41051c:	mov	x19, x21
  410520:	b	410540 <ferror@plt+0xdf10>
  410524:	bl	40d2f0 <ferror@plt+0xacc0>
  410528:	ldr	x1, [x20]
  41052c:	bl	402370 <strcmp@plt>
  410530:	cbz	w0, 41055c <ferror@plt+0xdf2c>
  410534:	ldr	x19, [x19]
  410538:	cmp	x19, x21
  41053c:	b.eq	410548 <ferror@plt+0xdf18>  // b.none
  410540:	mov	x0, x19
  410544:	cbnz	x19, 410524 <ferror@plt+0xdef4>
  410548:	mov	w0, #0x0                   	// #0
  41054c:	ldp	x19, x20, [sp, #16]
  410550:	ldr	x21, [sp, #32]
  410554:	ldp	x29, x30, [sp], #48
  410558:	ret
  41055c:	mov	w0, #0x1                   	// #1
  410560:	ldp	x19, x20, [sp, #16]
  410564:	ldr	x21, [sp, #32]
  410568:	ldp	x29, x30, [sp], #48
  41056c:	ret
  410570:	stp	x29, x30, [sp, #-112]!
  410574:	mov	x29, sp
  410578:	stp	x27, x28, [sp, #80]
  41057c:	cbz	x4, 4106b4 <ferror@plt+0xe084>
  410580:	stp	x21, x22, [sp, #32]
  410584:	mov	x22, x0
  410588:	add	x0, x4, x4, lsl #1
  41058c:	stp	x19, x20, [sp, #16]
  410590:	mov	x19, #0xcccccccccccccccc    	// #-3689348814741910324
  410594:	movk	x19, #0xcccd
  410598:	stp	x23, x24, [sp, #48]
  41059c:	mov	x23, x1
  4105a0:	add	x1, x0, #0x13
  4105a4:	sub	x0, x0, #0x3
  4105a8:	mov	x20, x4
  4105ac:	mov	x21, x3
  4105b0:	mov	x24, x2
  4105b4:	umulh	x1, x1, x19
  4105b8:	lsr	x1, x1, #4
  4105bc:	add	x1, x1, x1, lsl #1
  4105c0:	add	x0, x1, x0
  4105c4:	bl	4021a0 <malloc@plt>
  4105c8:	mov	x28, x0
  4105cc:	cbz	x0, 4106e4 <ferror@plt+0xe0b4>
  4105d0:	stp	x25, x26, [sp, #64]
  4105d4:	cmp	w20, #0x0
  4105d8:	mov	w25, w20
  4105dc:	b.le	410664 <ferror@plt+0xe034>
  4105e0:	sub	w0, w20, #0x1
  4105e4:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  4105e8:	mov	x20, x19
  4105ec:	add	x27, x1, #0xda0
  4105f0:	mov	x19, #0x0                   	// #0
  4105f4:	mov	w26, #0x0                   	// #0
  4105f8:	str	w0, [sp, #108]
  4105fc:	b	410630 <ferror@plt+0xe000>
  410600:	mov	w1, #0x3a                  	// #58
  410604:	strb	w1, [x28, w2, sxtw]
  410608:	mov	x1, #0xcccccccccccccccc    	// #-3689348814741910324
  41060c:	ror	x0, x0, #2
  410610:	movk	x1, #0xccc, lsl #48
  410614:	add	x19, x19, #0x1
  410618:	cmp	x0, x1
  41061c:	add	w0, w26, #0x3
  410620:	b.ls	4106d0 <ferror@plt+0xe0a0>  // b.plast
  410624:	mov	w26, w0
  410628:	cmp	w25, w19
  41062c:	b.le	410664 <ferror@plt+0xe034>
  410630:	ldrb	w2, [x21, x19]
  410634:	mov	x1, x27
  410638:	add	x0, x28, w26, sxtw
  41063c:	bl	4020b0 <sprintf@plt>
  410640:	ldr	w1, [sp, #108]
  410644:	madd	x0, x19, x20, x20
  410648:	add	w2, w26, #0x2
  41064c:	cmp	w1, w19
  410650:	b.gt	410600 <ferror@plt+0xdfd0>
  410654:	add	x19, x19, #0x1
  410658:	mov	w26, w2
  41065c:	cmp	w25, w19
  410660:	b.gt	410630 <ferror@plt+0xe000>
  410664:	mov	x0, x28
  410668:	bl	402020 <strlen@plt>
  41066c:	mov	x1, x23
  410670:	mov	x4, x0
  410674:	mov	x3, x28
  410678:	mov	x2, x24
  41067c:	mov	x0, x22
  410680:	bl	410430 <ferror@plt+0xde00>
  410684:	mov	x1, x0
  410688:	mov	x0, x28
  41068c:	mov	x28, x1
  410690:	bl	4023e0 <free@plt>
  410694:	mov	x0, x28
  410698:	ldp	x19, x20, [sp, #16]
  41069c:	ldp	x21, x22, [sp, #32]
  4106a0:	ldp	x23, x24, [sp, #48]
  4106a4:	ldp	x25, x26, [sp, #64]
  4106a8:	ldp	x27, x28, [sp, #80]
  4106ac:	ldp	x29, x30, [sp], #112
  4106b0:	ret
  4106b4:	mov	x3, #0x0                   	// #0
  4106b8:	bl	410430 <ferror@plt+0xde00>
  4106bc:	mov	x28, x0
  4106c0:	mov	x0, x28
  4106c4:	ldp	x27, x28, [sp, #80]
  4106c8:	ldp	x29, x30, [sp], #112
  4106cc:	ret
  4106d0:	mov	w1, #0x90a                 	// #2314
  4106d4:	add	w26, w26, #0x6
  4106d8:	movk	w1, #0x9, lsl #16
  4106dc:	str	w1, [x28, w0, sxtw]
  4106e0:	b	410628 <ferror@plt+0xdff8>
  4106e4:	ldp	x19, x20, [sp, #16]
  4106e8:	ldp	x21, x22, [sp, #32]
  4106ec:	ldp	x23, x24, [sp, #48]
  4106f0:	b	4106c0 <ferror@plt+0xe090>
  4106f4:	nop
  4106f8:	mov	x12, #0x10c0                	// #4288
  4106fc:	sub	sp, sp, x12
  410700:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  410704:	add	x2, x2, #0xda8
  410708:	mov	x1, #0x1000                	// #4096
  41070c:	stp	x29, x30, [sp]
  410710:	mov	x29, sp
  410714:	stp	x19, x20, [sp, #16]
  410718:	mov	x20, x0
  41071c:	stp	x21, x22, [sp, #32]
  410720:	add	x22, sp, #0xc0
  410724:	mov	x0, x22
  410728:	ldr	x3, [x20, #16]
  41072c:	str	x23, [sp, #48]
  410730:	bl	402150 <snprintf@plt>
  410734:	mov	w21, w0
  410738:	mov	w1, #0x80000               	// #524288
  41073c:	mov	x0, x22
  410740:	bl	4021b0 <open@plt>
  410744:	tbnz	w0, #31, 4107ec <ferror@plt+0xe1bc>
  410748:	mov	x2, #0x20                  	// #32
  41074c:	add	x21, sp, #0x40
  410750:	mov	w19, w0
  410754:	mov	x1, x21
  410758:	bl	40b7d8 <ferror@plt+0x91a8>
  41075c:	mov	x2, x0
  410760:	mov	w23, w2
  410764:	mov	w0, w19
  410768:	mov	x19, x2
  41076c:	bl	402280 <close@plt>
  410770:	tbnz	w19, #31, 4108fc <ferror@plt+0xe2cc>
  410774:	ldr	w1, [sp, #64]
  410778:	mov	w0, #0x696c                	// #26988
  41077c:	movk	w0, #0x6576, lsl #16
  410780:	cmp	w1, w0
  410784:	b.eq	41085c <ferror@plt+0xe22c>  // b.none
  410788:	mov	x0, #0x6f63                	// #28515
  41078c:	ldr	x1, [sp, #64]
  410790:	movk	x0, #0x696d, lsl #16
  410794:	movk	x0, #0x676e, lsl #32
  410798:	movk	x0, #0xa, lsl #48
  41079c:	cmp	x1, x0
  4107a0:	b.eq	410888 <ferror@plt+0xe258>  // b.none
  4107a4:	ldr	w1, [sp, #64]
  4107a8:	mov	w0, #0x6f67                	// #28519
  4107ac:	movk	w0, #0x6e69, lsl #16
  4107b0:	cmp	w1, w0
  4107b4:	b.eq	4108e0 <ferror@plt+0xe2b0>  // b.none
  4107b8:	ldr	x0, [x20]
  4107bc:	mov	w23, #0xffffffea            	// #-22
  4107c0:	bl	40c0b8 <ferror@plt+0x9a88>
  4107c4:	cmp	w0, #0x2
  4107c8:	b.gt	4108ac <ferror@plt+0xe27c>
  4107cc:	mov	w0, w23
  4107d0:	mov	x12, #0x10c0                	// #4288
  4107d4:	ldp	x29, x30, [sp]
  4107d8:	ldp	x19, x20, [sp, #16]
  4107dc:	ldp	x21, x22, [sp, #32]
  4107e0:	ldr	x23, [sp, #48]
  4107e4:	add	sp, sp, x12
  4107e8:	ret
  4107ec:	bl	402580 <__errno_location@plt>
  4107f0:	ldr	w19, [x0]
  4107f4:	mov	w0, w19
  4107f8:	bl	402270 <strerror@plt>
  4107fc:	cmp	w21, #0xa
  410800:	neg	w23, w19
  410804:	b.le	410834 <ferror@plt+0xe204>
  410808:	add	x3, sp, #0xb6
  41080c:	mov	x1, x22
  410810:	add	x2, sp, #0x40
  410814:	mov	w0, #0x0                   	// #0
  410818:	strb	wzr, [x3, w21, sxtw]
  41081c:	bl	4025b0 <__xstat@plt>
  410820:	cbnz	w0, 410834 <ferror@plt+0xe204>
  410824:	ldr	w0, [sp, #80]
  410828:	and	w0, w0, #0xf000
  41082c:	cmp	w0, #0x4, lsl #12
  410830:	b.eq	410888 <ferror@plt+0xe258>  // b.none
  410834:	mov	w0, w19
  410838:	bl	402270 <strerror@plt>
  41083c:	mov	w0, w23
  410840:	mov	x12, #0x10c0                	// #4288
  410844:	ldp	x29, x30, [sp]
  410848:	ldp	x19, x20, [sp, #16]
  41084c:	ldp	x21, x22, [sp, #32]
  410850:	ldr	x23, [sp, #48]
  410854:	add	sp, sp, x12
  410858:	ret
  41085c:	ldrh	w0, [x21, #4]
  410860:	mov	w23, #0x1                   	// #1
  410864:	cmp	w0, #0xa
  410868:	b.eq	4107cc <ferror@plt+0xe19c>  // b.none
  41086c:	mov	x0, #0x6f63                	// #28515
  410870:	ldr	x1, [sp, #64]
  410874:	movk	x0, #0x696d, lsl #16
  410878:	movk	x0, #0x676e, lsl #32
  41087c:	movk	x0, #0xa, lsl #48
  410880:	cmp	x1, x0
  410884:	b.ne	4107a4 <ferror@plt+0xe174>  // b.any
  410888:	mov	w23, #0x2                   	// #2
  41088c:	mov	x12, #0x10c0                	// #4288
  410890:	mov	w0, w23
  410894:	ldp	x29, x30, [sp]
  410898:	ldp	x19, x20, [sp, #16]
  41089c:	ldp	x21, x22, [sp, #32]
  4108a0:	ldr	x23, [sp, #48]
  4108a4:	add	sp, sp, x12
  4108a8:	ret
  4108ac:	ldr	x0, [x20]
  4108b0:	mov	x7, x21
  4108b4:	mov	x6, x22
  4108b8:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  4108bc:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  4108c0:	add	x5, x5, #0xe20
  4108c4:	add	x4, x4, #0x478
  4108c8:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  4108cc:	mov	w3, #0x6f3                 	// #1779
  4108d0:	add	x2, x2, #0xde8
  4108d4:	mov	w1, #0x3                   	// #3
  4108d8:	bl	40c020 <ferror@plt+0x99f0>
  4108dc:	b	4107cc <ferror@plt+0xe19c>
  4108e0:	ldrh	w0, [sp, #68]
  4108e4:	cmp	w0, #0xa67
  4108e8:	b.ne	4107b8 <ferror@plt+0xe188>  // b.any
  4108ec:	ldrb	w0, [x21, #6]
  4108f0:	mov	w23, #0x3                   	// #3
  4108f4:	cbz	w0, 4107cc <ferror@plt+0xe19c>
  4108f8:	b	4107b8 <ferror@plt+0xe188>
  4108fc:	ldr	x0, [x20]
  410900:	bl	40c0b8 <ferror@plt+0x9a88>
  410904:	cmp	w0, #0x2
  410908:	b.le	4107cc <ferror@plt+0xe19c>
  41090c:	ldr	x20, [x20]
  410910:	neg	w0, w19
  410914:	bl	402270 <strerror@plt>
  410918:	mov	x7, x0
  41091c:	mov	x6, x22
  410920:	mov	x0, x20
  410924:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  410928:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  41092c:	add	x5, x5, #0xdc8
  410930:	add	x4, x4, #0x478
  410934:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  410938:	mov	w3, #0x6e7                 	// #1767
  41093c:	add	x2, x2, #0xde8
  410940:	mov	w1, #0x3                   	// #3
  410944:	bl	40c020 <ferror@plt+0x99f0>
  410948:	b	4107cc <ferror@plt+0xe19c>
  41094c:	nop
  410950:	ldrb	w2, [x0, #96]
  410954:	bfxil	w2, w1, #0, #1
  410958:	strb	w2, [x0, #96]
  41095c:	ret
  410960:	tst	w1, #0xff
  410964:	cset	w1, ne  // ne = any
  410968:	add	w1, w1, #0x1
  41096c:	str	w1, [x0, #92]
  410970:	ret
  410974:	nop
  410978:	ldrb	w2, [x0, #96]
  41097c:	bfi	w2, w1, #2, #1
  410980:	strb	w2, [x0, #96]
  410984:	ret
  410988:	stp	x29, x30, [sp, #-32]!
  41098c:	mov	x29, sp
  410990:	str	x19, [sp, #16]
  410994:	mov	x19, x0
  410998:	ldr	w0, [x0, #92]
  41099c:	cbz	w0, 4109b4 <ferror@plt+0xe384>
  4109a0:	cmp	w0, #0x2
  4109a4:	cset	w0, eq  // eq = none
  4109a8:	ldr	x19, [sp, #16]
  4109ac:	ldp	x29, x30, [sp], #32
  4109b0:	ret
  4109b4:	ldr	x0, [x19]
  4109b8:	ldr	x1, [x19, #16]
  4109bc:	bl	40c718 <ferror@plt+0xa0e8>
  4109c0:	ands	w0, w0, #0xff
  4109c4:	cset	w1, ne  // ne = any
  4109c8:	add	w1, w1, #0x1
  4109cc:	str	w1, [x19, #92]
  4109d0:	ldr	x19, [sp, #16]
  4109d4:	ldp	x29, x30, [sp], #32
  4109d8:	ret
  4109dc:	nop
  4109e0:	cbz	x0, 4109f0 <ferror@plt+0xe3c0>
  4109e4:	ldr	w1, [x0, #84]
  4109e8:	add	w1, w1, #0x1
  4109ec:	str	w1, [x0, #84]
  4109f0:	ret
  4109f4:	nop
  4109f8:	stp	x29, x30, [sp, #-80]!
  4109fc:	mov	x29, sp
  410a00:	stp	x19, x20, [sp, #16]
  410a04:	mov	x20, x2
  410a08:	mov	x19, x3
  410a0c:	stp	x21, x22, [sp, #32]
  410a10:	mov	x21, x4
  410a14:	mov	x22, x0
  410a18:	stp	x23, x24, [sp, #48]
  410a1c:	mov	x23, x5
  410a20:	mov	x24, x1
  410a24:	bl	40c550 <ferror@plt+0x9f20>
  410a28:	cbnz	x0, 410af4 <ferror@plt+0xe4c4>
  410a2c:	cbz	x19, 410b18 <ferror@plt+0xe4e8>
  410a30:	add	x21, x21, #0x2
  410a34:	add	x21, x21, x20
  410a38:	lsl	x0, x21, #1
  410a3c:	add	x0, x0, #0x68
  410a40:	bl	4021a0 <malloc@plt>
  410a44:	mov	x19, x0
  410a48:	cbz	x0, 410b78 <ferror@plt+0xe548>
  410a4c:	str	x25, [sp, #64]
  410a50:	mov	x25, x19
  410a54:	stp	xzr, xzr, [x19]
  410a58:	mov	x0, x22
  410a5c:	stp	xzr, xzr, [x19, #16]
  410a60:	stp	xzr, xzr, [x19, #32]
  410a64:	stp	xzr, xzr, [x19, #48]
  410a68:	stp	xzr, xzr, [x19, #64]
  410a6c:	stp	xzr, xzr, [x19, #80]
  410a70:	str	xzr, [x19, #96]
  410a74:	bl	40c0a0 <ferror@plt+0x9a70>
  410a78:	str	x0, [x25], #104
  410a7c:	mov	x2, x21
  410a80:	mov	x1, x24
  410a84:	str	x25, [x19, #16]
  410a88:	mov	x0, x25
  410a8c:	bl	401fe0 <memcpy@plt>
  410a90:	strb	wzr, [x25, x20]
  410a94:	add	x20, x20, #0x1
  410a98:	mov	x2, x21
  410a9c:	ldr	x0, [x19, #16]
  410aa0:	mov	x1, x24
  410aa4:	add	x20, x0, x20
  410aa8:	add	x0, x0, x21
  410aac:	str	x0, [x19, #8]
  410ab0:	str	x20, [x19, #64]
  410ab4:	bl	401fe0 <memcpy@plt>
  410ab8:	ldr	x21, [x19, #8]
  410abc:	ldr	x25, [sp, #64]
  410ac0:	mov	w0, #0x1                   	// #1
  410ac4:	str	w0, [x19, #84]
  410ac8:	mov	x2, x21
  410acc:	mov	x1, x19
  410ad0:	mov	x0, x22
  410ad4:	bl	40c558 <ferror@plt+0x9f28>
  410ad8:	str	x19, [x23]
  410adc:	mov	w0, #0x0                   	// #0
  410ae0:	ldp	x19, x20, [sp, #16]
  410ae4:	ldp	x21, x22, [sp, #32]
  410ae8:	ldp	x23, x24, [sp, #48]
  410aec:	ldp	x29, x30, [sp], #80
  410af0:	ret
  410af4:	bl	4109e0 <ferror@plt+0xe3b0>
  410af8:	mov	x1, x0
  410afc:	str	x1, [x23]
  410b00:	mov	w0, #0x0                   	// #0
  410b04:	ldp	x19, x20, [sp, #16]
  410b08:	ldp	x21, x22, [sp, #32]
  410b0c:	ldp	x23, x24, [sp, #48]
  410b10:	ldp	x29, x30, [sp], #80
  410b14:	ret
  410b18:	add	x0, x20, #0x69
  410b1c:	add	x20, x20, #0x1
  410b20:	bl	4021a0 <malloc@plt>
  410b24:	mov	x19, x0
  410b28:	cbz	x0, 410b78 <ferror@plt+0xe548>
  410b2c:	mov	x21, x19
  410b30:	stp	xzr, xzr, [x19]
  410b34:	mov	x0, x22
  410b38:	stp	xzr, xzr, [x19, #16]
  410b3c:	stp	xzr, xzr, [x19, #32]
  410b40:	stp	xzr, xzr, [x19, #48]
  410b44:	stp	xzr, xzr, [x19, #64]
  410b48:	stp	xzr, xzr, [x19, #80]
  410b4c:	str	xzr, [x19, #96]
  410b50:	bl	40c0a0 <ferror@plt+0x9a70>
  410b54:	str	x0, [x21], #104
  410b58:	mov	x2, x20
  410b5c:	mov	x1, x24
  410b60:	str	x21, [x19, #16]
  410b64:	mov	x0, x21
  410b68:	bl	401fe0 <memcpy@plt>
  410b6c:	str	x21, [x19, #8]
  410b70:	str	xzr, [x19, #64]
  410b74:	b	410ac0 <ferror@plt+0xe490>
  410b78:	mov	w0, #0xfffffff4            	// #-12
  410b7c:	ldp	x19, x20, [sp, #16]
  410b80:	ldp	x21, x22, [sp, #32]
  410b84:	ldp	x23, x24, [sp, #48]
  410b88:	ldp	x29, x30, [sp], #80
  410b8c:	ret
  410b90:	cmp	x1, #0x0
  410b94:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  410b98:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  410b9c:	b.eq	410c08 <ferror@plt+0xe5d8>  // b.none
  410ba0:	mov	x12, #0x1040                	// #4160
  410ba4:	sub	sp, sp, x12
  410ba8:	stp	x29, x30, [sp]
  410bac:	mov	x29, sp
  410bb0:	str	x21, [sp, #32]
  410bb4:	add	x21, sp, #0x40
  410bb8:	stp	x19, x20, [sp, #16]
  410bbc:	mov	x20, x2
  410bc0:	mov	x19, x0
  410bc4:	add	x2, sp, #0x38
  410bc8:	mov	x0, x1
  410bcc:	mov	x1, x21
  410bd0:	bl	40b6b0 <ferror@plt+0x9080>
  410bd4:	ldr	x2, [sp, #56]
  410bd8:	mov	x5, x20
  410bdc:	mov	x1, x21
  410be0:	mov	x0, x19
  410be4:	mov	x4, #0x0                   	// #0
  410be8:	mov	x3, #0x0                   	// #0
  410bec:	bl	4109f8 <ferror@plt+0xe3c8>
  410bf0:	mov	x12, #0x1040                	// #4160
  410bf4:	ldp	x29, x30, [sp]
  410bf8:	ldp	x19, x20, [sp, #16]
  410bfc:	ldr	x21, [sp, #32]
  410c00:	add	sp, sp, x12
  410c04:	ret
  410c08:	mov	w0, #0xfffffffe            	// #-2
  410c0c:	ret
  410c10:	mov	x12, #0x1050                	// #4176
  410c14:	sub	sp, sp, x12
  410c18:	stp	x29, x30, [sp]
  410c1c:	mov	x29, sp
  410c20:	stp	x19, x20, [sp, #16]
  410c24:	stp	x21, x22, [sp, #32]
  410c28:	mov	x21, x1
  410c2c:	stp	x23, x24, [sp, #48]
  410c30:	mov	x23, x2
  410c34:	mov	x24, x0
  410c38:	mov	x0, x2
  410c3c:	str	x25, [sp, #64]
  410c40:	mov	x25, x3
  410c44:	bl	402020 <strlen@plt>
  410c48:	mov	x19, x0
  410c4c:	mov	x0, x21
  410c50:	bl	402020 <strlen@plt>
  410c54:	mov	x22, x0
  410c58:	add	x0, x19, x0
  410c5c:	add	x0, x0, #0x2
  410c60:	cmp	x0, #0x1, lsl #12
  410c64:	b.hi	410cdc <ferror@plt+0xe6ac>  // b.pmore
  410c68:	add	x20, sp, #0x50
  410c6c:	mov	x1, x23
  410c70:	mov	x2, x19
  410c74:	mov	x0, x20
  410c78:	bl	401fe0 <memcpy@plt>
  410c7c:	add	x0, x19, #0x1
  410c80:	add	x2, x22, #0x1
  410c84:	mov	x1, x21
  410c88:	add	x0, x20, x0
  410c8c:	bl	401fe0 <memcpy@plt>
  410c90:	mov	w6, #0x5c                  	// #92
  410c94:	mov	x5, x25
  410c98:	mov	x4, x22
  410c9c:	mov	x3, x21
  410ca0:	mov	x0, x24
  410ca4:	mov	x1, x20
  410ca8:	mov	x2, x19
  410cac:	strb	w6, [x20, x19]
  410cb0:	bl	4109f8 <ferror@plt+0xe3c8>
  410cb4:	cmp	w0, #0x0
  410cb8:	csel	w0, w0, wzr, le
  410cbc:	mov	x12, #0x1050                	// #4176
  410cc0:	ldp	x29, x30, [sp]
  410cc4:	ldp	x19, x20, [sp, #16]
  410cc8:	ldp	x21, x22, [sp, #32]
  410ccc:	ldp	x23, x24, [sp, #48]
  410cd0:	ldr	x25, [sp, #64]
  410cd4:	add	sp, sp, x12
  410cd8:	ret
  410cdc:	mov	w0, #0xffffffdc            	// #-36
  410ce0:	b	410cbc <ferror@plt+0xe68c>
  410ce4:	nop
  410ce8:	mov	x12, #0x10f0                	// #4336
  410cec:	sub	sp, sp, x12
  410cf0:	cmp	x1, #0x0
  410cf4:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  410cf8:	stp	x29, x30, [sp, #16]
  410cfc:	add	x29, sp, #0x10
  410d00:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  410d04:	stp	x19, x20, [sp, #32]
  410d08:	str	x0, [sp, #88]
  410d0c:	b.eq	410e58 <ferror@plt+0xe828>  // b.none
  410d10:	mov	x20, x1
  410d14:	stp	x21, x22, [sp, #48]
  410d18:	mov	x21, x0
  410d1c:	mov	x0, x1
  410d20:	str	x23, [sp, #64]
  410d24:	mov	x23, x2
  410d28:	bl	40baf8 <ferror@plt+0x94c8>
  410d2c:	mov	x19, x0
  410d30:	cbz	x0, 410e9c <ferror@plt+0xe86c>
  410d34:	mov	x1, x0
  410d38:	add	x2, sp, #0x70
  410d3c:	mov	w0, #0x0                   	// #0
  410d40:	bl	4025b0 <__xstat@plt>
  410d44:	tbnz	w0, #31, 410dc4 <ferror@plt+0xe794>
  410d48:	add	x22, sp, #0xf0
  410d4c:	mov	x0, x20
  410d50:	mov	x1, x22
  410d54:	add	x2, sp, #0x68
  410d58:	bl	40b718 <ferror@plt+0x90e8>
  410d5c:	cbz	x0, 410eac <ferror@plt+0xe87c>
  410d60:	mov	x1, x22
  410d64:	mov	x0, x21
  410d68:	bl	40c550 <ferror@plt+0x9f20>
  410d6c:	str	x0, [sp, #96]
  410d70:	cbz	x0, 410e04 <ferror@plt+0xe7d4>
  410d74:	ldr	x1, [x0, #24]
  410d78:	cbz	x1, 410dfc <ferror@plt+0xe7cc>
  410d7c:	mov	x0, x1
  410d80:	mov	x1, x19
  410d84:	bl	402370 <strcmp@plt>
  410d88:	cbnz	w0, 410e74 <ferror@plt+0xe844>
  410d8c:	mov	x0, x19
  410d90:	bl	4023e0 <free@plt>
  410d94:	ldr	x0, [sp, #96]
  410d98:	bl	4109e0 <ferror@plt+0xe3b0>
  410d9c:	ldp	x21, x22, [sp, #48]
  410da0:	str	x0, [x23]
  410da4:	ldr	x23, [sp, #64]
  410da8:	mov	w20, #0x0                   	// #0
  410dac:	mov	w0, w20
  410db0:	mov	x12, #0x10f0                	// #4336
  410db4:	ldp	x29, x30, [sp, #16]
  410db8:	ldp	x19, x20, [sp, #32]
  410dbc:	add	sp, sp, x12
  410dc0:	ret
  410dc4:	bl	402580 <__errno_location@plt>
  410dc8:	ldr	w0, [x0]
  410dcc:	neg	w20, w0
  410dd0:	bl	402270 <strerror@plt>
  410dd4:	mov	x0, x19
  410dd8:	bl	4023e0 <free@plt>
  410ddc:	mov	w0, w20
  410de0:	mov	x12, #0x10f0                	// #4336
  410de4:	ldp	x29, x30, [sp, #16]
  410de8:	ldp	x19, x20, [sp, #32]
  410dec:	ldp	x21, x22, [sp, #48]
  410df0:	ldr	x23, [sp, #64]
  410df4:	add	sp, sp, x12
  410df8:	ret
  410dfc:	str	x19, [x0, #24]
  410e00:	b	410d98 <ferror@plt+0xe768>
  410e04:	ldr	x2, [sp, #104]
  410e08:	mov	x1, x22
  410e0c:	mov	x0, x21
  410e10:	add	x5, sp, #0x60
  410e14:	mov	x4, #0x0                   	// #0
  410e18:	mov	x3, #0x0                   	// #0
  410e1c:	bl	4109f8 <ferror@plt+0xe3c8>
  410e20:	mov	w20, w0
  410e24:	tbnz	w0, #31, 410e60 <ferror@plt+0xe830>
  410e28:	ldr	x0, [sp, #96]
  410e2c:	mov	w20, #0x0                   	// #0
  410e30:	ldp	x21, x22, [sp, #48]
  410e34:	mov	x12, #0x10f0                	// #4336
  410e38:	str	x19, [x0, #24]
  410e3c:	str	x0, [x23]
  410e40:	mov	w0, w20
  410e44:	ldp	x29, x30, [sp, #16]
  410e48:	ldp	x19, x20, [sp, #32]
  410e4c:	ldr	x23, [sp, #64]
  410e50:	add	sp, sp, x12
  410e54:	ret
  410e58:	mov	w20, #0xfffffffe            	// #-2
  410e5c:	b	410dac <ferror@plt+0xe77c>
  410e60:	mov	x0, x19
  410e64:	bl	4023e0 <free@plt>
  410e68:	ldp	x21, x22, [sp, #48]
  410e6c:	ldr	x23, [sp, #64]
  410e70:	b	410dac <ferror@plt+0xe77c>
  410e74:	mov	x0, x21
  410e78:	bl	40c0b8 <ferror@plt+0x9a88>
  410e7c:	cmp	w0, #0x2
  410e80:	b.gt	410ec4 <ferror@plt+0xe894>
  410e84:	mov	x0, x19
  410e88:	mov	w20, #0xffffffef            	// #-17
  410e8c:	bl	4023e0 <free@plt>
  410e90:	ldp	x21, x22, [sp, #48]
  410e94:	ldr	x23, [sp, #64]
  410e98:	b	410dac <ferror@plt+0xe77c>
  410e9c:	mov	w20, #0xfffffff4            	// #-12
  410ea0:	ldp	x21, x22, [sp, #48]
  410ea4:	ldr	x23, [sp, #64]
  410ea8:	b	410dac <ferror@plt+0xe77c>
  410eac:	mov	x0, x19
  410eb0:	mov	w20, #0xfffffffe            	// #-2
  410eb4:	bl	4023e0 <free@plt>
  410eb8:	ldp	x21, x22, [sp, #48]
  410ebc:	ldr	x23, [sp, #64]
  410ec0:	b	410dac <ferror@plt+0xe77c>
  410ec4:	ldr	x1, [sp, #96]
  410ec8:	mov	x6, x22
  410ecc:	mov	x0, x21
  410ed0:	mov	x7, x19
  410ed4:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  410ed8:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  410edc:	ldr	x1, [x1, #24]
  410ee0:	str	x1, [sp]
  410ee4:	add	x5, x5, #0xe38
  410ee8:	add	x4, x4, #0x360
  410eec:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  410ef0:	mov	w3, #0x1ac                 	// #428
  410ef4:	add	x2, x2, #0xde8
  410ef8:	mov	w1, #0x3                   	// #3
  410efc:	bl	40c020 <ferror@plt+0x99f0>
  410f00:	b	410e84 <ferror@plt+0xe854>
  410f04:	nop
  410f08:	cbz	x0, 410f48 <ferror@plt+0xe918>
  410f0c:	stp	x29, x30, [sp, #-32]!
  410f10:	mov	x29, sp
  410f14:	str	x19, [sp, #16]
  410f18:	mov	x19, x0
  410f1c:	nop
  410f20:	ldr	x0, [x19, #16]
  410f24:	bl	411270 <ferror@plt+0xec40>
  410f28:	mov	x0, x19
  410f2c:	bl	40d178 <ferror@plt+0xab48>
  410f30:	mov	x19, x0
  410f34:	cbnz	x0, 410f20 <ferror@plt+0xe8f0>
  410f38:	mov	w0, #0x0                   	// #0
  410f3c:	ldr	x19, [sp, #16]
  410f40:	ldp	x29, x30, [sp], #32
  410f44:	ret
  410f48:	mov	w0, #0x0                   	// #0
  410f4c:	ret
  410f50:	mov	x12, #0x10a0                	// #4256
  410f54:	sub	sp, sp, x12
  410f58:	stp	x29, x30, [sp, #16]
  410f5c:	add	x29, sp, #0x10
  410f60:	stp	x21, x22, [sp, #48]
  410f64:	mov	x21, x0
  410f68:	ldrb	w0, [x0, #88]
  410f6c:	stp	x19, x20, [sp, #32]
  410f70:	tbnz	w0, #0, 411154 <ferror@plt+0xeb24>
  410f74:	ldr	x20, [x21, #32]
  410f78:	stp	x23, x24, [sp, #64]
  410f7c:	cbnz	x20, 411248 <ferror@plt+0xec18>
  410f80:	stp	x27, x28, [sp, #96]
  410f84:	orr	w0, w0, #0x1
  410f88:	mov	x22, x1
  410f8c:	strb	w0, [x21, #88]
  410f90:	mov	w1, #0x3a                  	// #58
  410f94:	mov	x0, x22
  410f98:	bl	402410 <strchr@plt>
  410f9c:	mov	x28, x0
  410fa0:	ldr	x23, [x21]
  410fa4:	cbz	x0, 41112c <ferror@plt+0xeafc>
  410fa8:	stp	x25, x26, [sp, #80]
  410fac:	strb	wzr, [x0]
  410fb0:	ldr	x0, [x21]
  410fb4:	bl	40c098 <ferror@plt+0x9a68>
  410fb8:	mov	x26, x0
  410fbc:	str	x0, [sp, #136]
  410fc0:	bl	402020 <strlen@plt>
  410fc4:	add	x25, x0, #0x2
  410fc8:	mov	x24, x0
  410fcc:	cmp	x25, #0xfff
  410fd0:	b.hi	411128 <ferror@plt+0xeaf8>  // b.pmore
  410fd4:	add	x27, sp, #0xa0
  410fd8:	add	x19, x0, #0x1
  410fdc:	mov	x1, x26
  410fe0:	mov	x0, x27
  410fe4:	mov	x2, x24
  410fe8:	str	x27, [sp, #120]
  410fec:	bl	401fe0 <memcpy@plt>
  410ff0:	ldr	x0, [x21, #24]
  410ff4:	mov	w1, #0x2f                  	// #47
  410ff8:	strb	w1, [x27, x24]
  410ffc:	strb	wzr, [x27, x19]
  411000:	cbz	x0, 411108 <ferror@plt+0xead8>
  411004:	add	x27, sp, #0x90
  411008:	adrp	x24, 41a000 <ferror@plt+0x179d0>
  41100c:	add	x24, x24, #0x390
  411010:	add	x0, x28, #0x1
  411014:	mov	x1, x24
  411018:	mov	x2, x27
  41101c:	bl	402180 <strtok_r@plt>
  411020:	mov	x26, x0
  411024:	cbz	x0, 411174 <ferror@plt+0xeb44>
  411028:	ldr	x0, [sp, #120]
  41102c:	add	x28, sp, #0x98
  411030:	mov	w22, #0x0                   	// #0
  411034:	add	x0, x0, x19
  411038:	mov	w19, #0x0                   	// #0
  41103c:	str	x0, [sp, #128]
  411040:	b	411098 <ferror@plt+0xea68>
  411044:	add	x2, x0, #0x1
  411048:	mov	x1, x26
  41104c:	ldp	x26, x0, [sp, #120]
  411050:	bl	401fe0 <memcpy@plt>
  411054:	mov	x2, x28
  411058:	mov	x1, x26
  41105c:	mov	x0, x23
  411060:	bl	410ce8 <ferror@plt+0xe6b8>
  411064:	mov	w19, w0
  411068:	tbnz	w0, #31, 41119c <ferror@plt+0xeb6c>
  41106c:	ldr	x1, [sp, #152]
  411070:	mov	x0, x20
  411074:	add	w22, w22, #0x1
  411078:	bl	40d120 <ferror@plt+0xaaf0>
  41107c:	mov	x20, x0
  411080:	mov	x2, x27
  411084:	mov	x1, x24
  411088:	mov	x0, #0x0                   	// #0
  41108c:	bl	402180 <strtok_r@plt>
  411090:	mov	x26, x0
  411094:	cbz	x0, 411180 <ferror@plt+0xeb50>
  411098:	str	xzr, [sp, #152]
  41109c:	ldrb	w0, [x26]
  4110a0:	cmp	w0, #0x2f
  4110a4:	b.eq	411054 <ferror@plt+0xea24>  // b.none
  4110a8:	mov	x0, x26
  4110ac:	bl	402020 <strlen@plt>
  4110b0:	add	x1, x25, x0
  4110b4:	cmp	x1, #0xfff
  4110b8:	b.ls	411044 <ferror@plt+0xea14>  // b.plast
  4110bc:	mov	x0, x23
  4110c0:	bl	40c0b8 <ferror@plt+0x9a88>
  4110c4:	cmp	w0, #0x2
  4110c8:	b.gt	411214 <ferror@plt+0xebe4>
  4110cc:	mov	x0, x20
  4110d0:	bl	410f08 <ferror@plt+0xe8d8>
  4110d4:	ldrb	w0, [x21, #88]
  4110d8:	mov	x12, #0x10a0                	// #4256
  4110dc:	ldp	x29, x30, [sp, #16]
  4110e0:	and	w0, w0, #0xfffffffe
  4110e4:	strb	w0, [x21, #88]
  4110e8:	mov	w0, w19
  4110ec:	ldp	x19, x20, [sp, #32]
  4110f0:	ldp	x21, x22, [sp, #48]
  4110f4:	ldp	x23, x24, [sp, #64]
  4110f8:	ldp	x25, x26, [sp, #80]
  4110fc:	ldp	x27, x28, [sp, #96]
  411100:	add	sp, sp, x12
  411104:	ret
  411108:	ldrb	w0, [x22]
  41110c:	cmp	w0, #0x2f
  411110:	b.eq	411200 <ferror@plt+0xebd0>  // b.none
  411114:	mov	x0, x22
  411118:	bl	402020 <strlen@plt>
  41111c:	add	x1, x25, x0
  411120:	cmp	x1, #0xfff
  411124:	b.ls	4111ec <ferror@plt+0xebbc>  // b.plast
  411128:	ldp	x25, x26, [sp, #80]
  41112c:	mov	w19, #0x0                   	// #0
  411130:	ldp	x23, x24, [sp, #64]
  411134:	ldp	x27, x28, [sp, #96]
  411138:	mov	w0, w19
  41113c:	mov	x12, #0x10a0                	// #4256
  411140:	ldp	x29, x30, [sp, #16]
  411144:	ldp	x19, x20, [sp, #32]
  411148:	ldp	x21, x22, [sp, #48]
  41114c:	add	sp, sp, x12
  411150:	ret
  411154:	ldr	w19, [x21, #80]
  411158:	mov	x12, #0x10a0                	// #4256
  41115c:	ldp	x29, x30, [sp, #16]
  411160:	mov	w0, w19
  411164:	ldp	x19, x20, [sp, #32]
  411168:	ldp	x21, x22, [sp, #48]
  41116c:	add	sp, sp, x12
  411170:	ret
  411174:	mov	x20, #0x0                   	// #0
  411178:	mov	w22, #0x0                   	// #0
  41117c:	nop
  411180:	mov	w19, w22
  411184:	ldp	x23, x24, [sp, #64]
  411188:	ldp	x25, x26, [sp, #80]
  41118c:	ldp	x27, x28, [sp, #96]
  411190:	str	x20, [x21, #32]
  411194:	str	w22, [x21, #80]
  411198:	b	411138 <ferror@plt+0xeb08>
  41119c:	mov	x0, x23
  4111a0:	bl	40c0b8 <ferror@plt+0x9a88>
  4111a4:	cmp	w0, #0x2
  4111a8:	b.le	4110cc <ferror@plt+0xea9c>
  4111ac:	neg	w0, w19
  4111b0:	bl	402270 <strerror@plt>
  4111b4:	str	x0, [sp]
  4111b8:	mov	x7, x26
  4111bc:	mov	x6, x23
  4111c0:	mov	x0, x23
  4111c4:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  4111c8:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  4111cc:	add	x5, x5, #0xed0
  4111d0:	add	x4, x4, #0x340
  4111d4:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  4111d8:	mov	w3, #0xbf                  	// #191
  4111dc:	add	x2, x2, #0xde8
  4111e0:	mov	w1, #0x3                   	// #3
  4111e4:	bl	40c020 <ferror@plt+0x99f0>
  4111e8:	b	4110cc <ferror@plt+0xea9c>
  4111ec:	mov	x1, x22
  4111f0:	add	x2, x0, #0x1
  4111f4:	ldr	x22, [sp, #120]
  4111f8:	add	x0, x22, x19
  4111fc:	bl	401fe0 <memcpy@plt>
  411200:	mov	x0, x22
  411204:	bl	402250 <strdup@plt>
  411208:	str	x0, [x21, #24]
  41120c:	cbnz	x0, 411004 <ferror@plt+0xe9d4>
  411210:	b	411128 <ferror@plt+0xeaf8>
  411214:	ldr	x6, [sp, #136]
  411218:	mov	x7, x26
  41121c:	mov	x0, x23
  411220:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  411224:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  411228:	add	x5, x5, #0xea8
  41122c:	add	x4, x4, #0x340
  411230:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  411234:	mov	w3, #0xb8                  	// #184
  411238:	add	x2, x2, #0xde8
  41123c:	mov	w1, #0x3                   	// #3
  411240:	bl	40c020 <ferror@plt+0x99f0>
  411244:	b	4110cc <ferror@plt+0xea9c>
  411248:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  41124c:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  411250:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  411254:	add	x3, x3, #0x248
  411258:	add	x1, x1, #0xde8
  41125c:	add	x0, x0, #0xe90
  411260:	mov	w2, #0x95                  	// #149
  411264:	stp	x25, x26, [sp, #80]
  411268:	stp	x27, x28, [sp, #96]
  41126c:	bl	402570 <__assert_fail@plt>
  411270:	stp	x29, x30, [sp, #-32]!
  411274:	mov	x29, sp
  411278:	str	x19, [sp, #16]
  41127c:	mov	x19, x0
  411280:	cbz	x0, 411298 <ferror@plt+0xec68>
  411284:	ldr	w0, [x0, #84]
  411288:	sub	w0, w0, #0x1
  41128c:	str	w0, [x19, #84]
  411290:	cmp	w0, #0x0
  411294:	b.le	4112a8 <ferror@plt+0xec78>
  411298:	mov	x0, x19
  41129c:	ldr	x19, [sp, #16]
  4112a0:	ldp	x29, x30, [sp], #32
  4112a4:	ret
  4112a8:	ldp	x0, x2, [x19]
  4112ac:	mov	x1, x19
  4112b0:	bl	40c570 <ferror@plt+0x9f40>
  4112b4:	ldr	x0, [x19, #32]
  4112b8:	bl	410f08 <ferror@plt+0xe8d8>
  4112bc:	ldr	x0, [x19, #72]
  4112c0:	cbz	x0, 4112c8 <ferror@plt+0xec98>
  4112c4:	bl	4144d0 <ferror@plt+0x11ea0>
  4112c8:	ldr	x0, [x19]
  4112cc:	bl	40cd80 <ferror@plt+0xa750>
  4112d0:	ldr	x0, [x19, #40]
  4112d4:	bl	4023e0 <free@plt>
  4112d8:	ldr	x0, [x19, #24]
  4112dc:	bl	4023e0 <free@plt>
  4112e0:	mov	x0, x19
  4112e4:	mov	x19, #0x0                   	// #0
  4112e8:	bl	4023e0 <free@plt>
  4112ec:	mov	x0, x19
  4112f0:	ldr	x19, [sp, #16]
  4112f4:	ldp	x29, x30, [sp], #32
  4112f8:	ret
  4112fc:	nop
  411300:	mov	x12, #0x1030                	// #4144
  411304:	sub	sp, sp, x12
  411308:	cmp	x0, #0x0
  41130c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  411310:	stp	x29, x30, [sp]
  411314:	mov	x29, sp
  411318:	stp	x19, x20, [sp, #16]
  41131c:	stp	x21, x22, [sp, #32]
  411320:	mov	x21, x0
  411324:	b.eq	411494 <ferror@plt+0xee64>  // b.none
  411328:	mov	x19, x2
  41132c:	cbz	x2, 41144c <ferror@plt+0xee1c>
  411330:	mov	x0, x1
  411334:	ldr	x1, [x2]
  411338:	cbnz	x1, 41144c <ferror@plt+0xee1c>
  41133c:	add	x22, sp, #0x30
  411340:	mov	x2, #0x0                   	// #0
  411344:	mov	x1, x22
  411348:	bl	40b578 <ferror@plt+0x8f48>
  41134c:	tbnz	w0, #31, 41148c <ferror@plt+0xee5c>
  411350:	mov	x2, x19
  411354:	mov	x1, x22
  411358:	mov	x0, x21
  41135c:	bl	40c8a0 <ferror@plt+0xa270>
  411360:	mov	w20, w0
  411364:	tbnz	w0, #31, 411424 <ferror@plt+0xedf4>
  411368:	ldr	x0, [x19]
  41136c:	cbz	x0, 41138c <ferror@plt+0xed5c>
  411370:	mov	w0, w20
  411374:	mov	x12, #0x1030                	// #4144
  411378:	ldp	x29, x30, [sp]
  41137c:	ldp	x19, x20, [sp, #16]
  411380:	ldp	x21, x22, [sp, #32]
  411384:	add	sp, sp, x12
  411388:	ret
  41138c:	mov	x2, x19
  411390:	mov	x1, x22
  411394:	mov	x0, x21
  411398:	bl	40c798 <ferror@plt+0xa168>
  41139c:	mov	w20, w0
  4113a0:	tbnz	w0, #31, 411424 <ferror@plt+0xedf4>
  4113a4:	ldr	x0, [x19]
  4113a8:	cbnz	x0, 411370 <ferror@plt+0xed40>
  4113ac:	mov	x2, x19
  4113b0:	mov	x1, x22
  4113b4:	mov	x0, x21
  4113b8:	bl	40c580 <ferror@plt+0x9f50>
  4113bc:	mov	w20, w0
  4113c0:	tbnz	w0, #31, 411424 <ferror@plt+0xedf4>
  4113c4:	ldr	x0, [x19]
  4113c8:	cbnz	x0, 411370 <ferror@plt+0xed40>
  4113cc:	mov	x2, x19
  4113d0:	mov	x1, x22
  4113d4:	mov	x0, x21
  4113d8:	bl	40c9f0 <ferror@plt+0xa3c0>
  4113dc:	mov	w20, w0
  4113e0:	tbnz	w0, #31, 411424 <ferror@plt+0xedf4>
  4113e4:	ldr	x0, [x19]
  4113e8:	cbnz	x0, 411370 <ferror@plt+0xed40>
  4113ec:	mov	x2, x19
  4113f0:	mov	x1, x22
  4113f4:	mov	x0, x21
  4113f8:	bl	40c5e8 <ferror@plt+0x9fb8>
  4113fc:	mov	w20, w0
  411400:	tbnz	w0, #31, 411424 <ferror@plt+0xedf4>
  411404:	ldr	x0, [x19]
  411408:	cbnz	x0, 411370 <ferror@plt+0xed40>
  41140c:	mov	x1, x22
  411410:	mov	x0, x21
  411414:	mov	x2, x19
  411418:	bl	40c5f8 <ferror@plt+0x9fc8>
  41141c:	mov	w20, w0
  411420:	tbz	w0, #31, 411370 <ferror@plt+0xed40>
  411424:	ldr	x0, [x19]
  411428:	bl	410f08 <ferror@plt+0xe8d8>
  41142c:	str	xzr, [x19]
  411430:	mov	w0, w20
  411434:	mov	x12, #0x1030                	// #4144
  411438:	ldp	x29, x30, [sp]
  41143c:	ldp	x19, x20, [sp, #16]
  411440:	ldp	x21, x22, [sp, #32]
  411444:	add	sp, sp, x12
  411448:	ret
  41144c:	mov	x0, x21
  411450:	mov	w20, #0xffffffda            	// #-38
  411454:	bl	40c0b8 <ferror@plt+0x9a88>
  411458:	cmp	w0, #0x2
  41145c:	b.le	411370 <ferror@plt+0xed40>
  411460:	mov	x0, x21
  411464:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  411468:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  41146c:	add	x5, x5, #0xef0
  411470:	add	x4, x4, #0x380
  411474:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  411478:	mov	w3, #0x223                 	// #547
  41147c:	add	x2, x2, #0xde8
  411480:	mov	w1, #0x3                   	// #3
  411484:	bl	40c020 <ferror@plt+0x99f0>
  411488:	b	411370 <ferror@plt+0xed40>
  41148c:	mov	w20, #0xffffffea            	// #-22
  411490:	b	411370 <ferror@plt+0xed40>
  411494:	mov	w20, #0xfffffffe            	// #-2
  411498:	b	411370 <ferror@plt+0xed40>
  41149c:	nop
  4114a0:	stp	x29, x30, [sp, #-112]!
  4114a4:	mov	x29, sp
  4114a8:	stp	x19, x20, [sp, #16]
  4114ac:	cbz	w2, 411590 <ferror@plt+0xef60>
  4114b0:	sub	w2, w2, #0x1
  4114b4:	stp	x21, x22, [sp, #32]
  4114b8:	add	x21, x1, #0x8
  4114bc:	mov	x22, x0
  4114c0:	mov	x19, x1
  4114c4:	add	x21, x21, w2, uxtw #3
  4114c8:	mov	x20, #0x0                   	// #0
  4114cc:	stp	x23, x24, [sp, #48]
  4114d0:	adrp	x24, 41c000 <ferror@plt+0x199d0>
  4114d4:	add	x23, sp, #0x68
  4114d8:	add	x24, x24, #0x448
  4114dc:	stp	x25, x26, [sp, #64]
  4114e0:	adrp	x25, 41b000 <ferror@plt+0x189d0>
  4114e4:	adrp	x26, 41b000 <ferror@plt+0x189d0>
  4114e8:	add	x25, x25, #0xf20
  4114ec:	str	x27, [sp, #80]
  4114f0:	b	411510 <ferror@plt+0xeee0>
  4114f4:	ldr	x1, [sp, #104]
  4114f8:	cbz	x1, 411504 <ferror@plt+0xeed4>
  4114fc:	bl	40d0f0 <ferror@plt+0xaac0>
  411500:	mov	x20, x0
  411504:	add	x19, x19, #0x8
  411508:	cmp	x19, x21
  41150c:	b.eq	411570 <ferror@plt+0xef40>  // b.none
  411510:	ldr	x27, [x19]
  411514:	mov	x2, x23
  411518:	mov	x0, x22
  41151c:	str	xzr, [sp, #104]
  411520:	mov	x1, x27
  411524:	bl	411300 <ferror@plt+0xecd0>
  411528:	mov	w1, w0
  41152c:	mov	x0, x20
  411530:	tbz	w1, #31, 4114f4 <ferror@plt+0xeec4>
  411534:	mov	x0, x22
  411538:	bl	40c0b8 <ferror@plt+0x9a88>
  41153c:	cmp	w0, #0x2
  411540:	b.le	411504 <ferror@plt+0xeed4>
  411544:	mov	x6, x27
  411548:	mov	x5, x25
  41154c:	mov	x4, x24
  411550:	add	x2, x26, #0xde8
  411554:	mov	x0, x22
  411558:	add	x19, x19, #0x8
  41155c:	mov	w3, #0x5db                 	// #1499
  411560:	mov	w1, #0x3                   	// #3
  411564:	bl	40c020 <ferror@plt+0x99f0>
  411568:	cmp	x19, x21
  41156c:	b.ne	411510 <ferror@plt+0xeee0>  // b.any
  411570:	mov	x0, x20
  411574:	ldp	x19, x20, [sp, #16]
  411578:	ldp	x21, x22, [sp, #32]
  41157c:	ldp	x23, x24, [sp, #48]
  411580:	ldp	x25, x26, [sp, #64]
  411584:	ldr	x27, [sp, #80]
  411588:	ldp	x29, x30, [sp], #112
  41158c:	ret
  411590:	mov	x20, #0x0                   	// #0
  411594:	mov	x0, x20
  411598:	ldp	x19, x20, [sp, #16]
  41159c:	ldp	x29, x30, [sp], #112
  4115a0:	ret
  4115a4:	nop
  4115a8:	stp	x29, x30, [sp, #-48]!
  4115ac:	mov	x29, sp
  4115b0:	stp	x19, x20, [sp, #16]
  4115b4:	cbz	x0, 411678 <ferror@plt+0xf048>
  4115b8:	stp	x21, x22, [sp, #32]
  4115bc:	mov	x22, x0
  4115c0:	ldrb	w0, [x0, #88]
  4115c4:	tbz	w0, #0, 41164c <ferror@plt+0xf01c>
  4115c8:	ldr	x20, [x22, #32]
  4115cc:	mov	x21, #0x0                   	// #0
  4115d0:	cbz	x20, 4116b8 <ferror@plt+0xf088>
  4115d4:	ldr	x0, [x20, #16]
  4115d8:	bl	4109e0 <ferror@plt+0xe3b0>
  4115dc:	mov	x1, x0
  4115e0:	mov	x0, x21
  4115e4:	bl	40d048 <ferror@plt+0xaa18>
  4115e8:	mov	x19, x0
  4115ec:	cbz	x0, 411618 <ferror@plt+0xefe8>
  4115f0:	ldr	x20, [x20]
  4115f4:	mov	x21, x0
  4115f8:	ldr	x1, [x22, #32]
  4115fc:	cmp	x20, x1
  411600:	b.ne	4115d0 <ferror@plt+0xefa0>  // b.any
  411604:	ldp	x21, x22, [sp, #32]
  411608:	mov	x0, x19
  41160c:	ldp	x19, x20, [sp, #16]
  411610:	ldp	x29, x30, [sp], #48
  411614:	ret
  411618:	ldr	x0, [x20, #16]
  41161c:	bl	411270 <ferror@plt+0xec40>
  411620:	ldr	x0, [x22]
  411624:	bl	40c0b8 <ferror@plt+0x9a88>
  411628:	cmp	w0, #0x2
  41162c:	b.gt	41168c <ferror@plt+0xf05c>
  411630:	mov	x0, x21
  411634:	bl	410f08 <ferror@plt+0xe8d8>
  411638:	mov	x0, x19
  41163c:	ldp	x19, x20, [sp, #16]
  411640:	ldp	x21, x22, [sp, #32]
  411644:	ldp	x29, x30, [sp], #48
  411648:	ret
  41164c:	ldr	x0, [x22]
  411650:	ldr	x1, [x22, #16]
  411654:	bl	40c780 <ferror@plt+0xa150>
  411658:	mov	x19, x0
  41165c:	cbz	x0, 4115c8 <ferror@plt+0xef98>
  411660:	mov	x1, x0
  411664:	mov	x0, x22
  411668:	bl	410f50 <ferror@plt+0xe920>
  41166c:	mov	x0, x19
  411670:	bl	4023e0 <free@plt>
  411674:	b	4115c8 <ferror@plt+0xef98>
  411678:	mov	x19, #0x0                   	// #0
  41167c:	mov	x0, x19
  411680:	ldp	x19, x20, [sp, #16]
  411684:	ldp	x29, x30, [sp], #48
  411688:	ret
  41168c:	ldr	x0, [x22]
  411690:	adrp	x5, 417000 <ferror@plt+0x149d0>
  411694:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  411698:	add	x5, x5, #0xc80
  41169c:	add	x4, x4, #0x3a0
  4116a0:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  4116a4:	mov	w3, #0x2ab                 	// #683
  4116a8:	add	x2, x2, #0xde8
  4116ac:	mov	w1, #0x3                   	// #3
  4116b0:	bl	40c020 <ferror@plt+0x99f0>
  4116b4:	b	411630 <ferror@plt+0xf000>
  4116b8:	mov	x19, x21
  4116bc:	ldp	x21, x22, [sp, #32]
  4116c0:	b	411608 <ferror@plt+0xefd8>
  4116c4:	nop
  4116c8:	cbz	x0, 4116d4 <ferror@plt+0xf0a4>
  4116cc:	ldr	x0, [x0, #16]
  4116d0:	b	4109e0 <ferror@plt+0xe3b0>
  4116d4:	ret
  4116d8:	cbz	x0, 4116e4 <ferror@plt+0xf0b4>
  4116dc:	ldr	x0, [x0, #16]
  4116e0:	ret
  4116e4:	mov	x0, #0x0                   	// #0
  4116e8:	ret
  4116ec:	nop
  4116f0:	cbz	x0, 411768 <ferror@plt+0xf138>
  4116f4:	stp	x29, x30, [sp, #-32]!
  4116f8:	mov	x29, sp
  4116fc:	stp	x19, x20, [sp, #16]
  411700:	mov	x19, x0
  411704:	ldr	x0, [x0, #24]
  411708:	cbz	x0, 411718 <ferror@plt+0xf0e8>
  41170c:	ldp	x19, x20, [sp, #16]
  411710:	ldp	x29, x30, [sp], #32
  411714:	ret
  411718:	ldrb	w0, [x19, #88]
  41171c:	tbnz	w0, #0, 411758 <ferror@plt+0xf128>
  411720:	ldr	x0, [x19]
  411724:	ldr	x1, [x19, #16]
  411728:	bl	40c780 <ferror@plt+0xa150>
  41172c:	mov	x20, x0
  411730:	cbz	x0, 411758 <ferror@plt+0xf128>
  411734:	mov	x1, x0
  411738:	mov	x0, x19
  41173c:	bl	410f50 <ferror@plt+0xe920>
  411740:	mov	x0, x20
  411744:	bl	4023e0 <free@plt>
  411748:	ldr	x0, [x19, #24]
  41174c:	ldp	x19, x20, [sp, #16]
  411750:	ldp	x29, x30, [sp], #32
  411754:	ret
  411758:	mov	x0, #0x0                   	// #0
  41175c:	ldp	x19, x20, [sp, #16]
  411760:	ldp	x29, x30, [sp], #32
  411764:	ret
  411768:	mov	x0, #0x0                   	// #0
  41176c:	ret
  411770:	ldr	x1, [x0, #72]
  411774:	cbz	x1, 411780 <ferror@plt+0xf150>
  411778:	mov	x0, x1
  41177c:	b	4142a0 <ferror@plt+0x11c70>
  411780:	stp	x29, x30, [sp, #-32]!
  411784:	mov	x29, sp
  411788:	str	x19, [sp, #16]
  41178c:	mov	x19, x0
  411790:	bl	4116f0 <ferror@plt+0xf0c0>
  411794:	mov	x1, x0
  411798:	cbz	x0, 4117b8 <ferror@plt+0xf188>
  41179c:	ldr	x0, [x19]
  4117a0:	bl	4142e0 <ferror@plt+0x11cb0>
  4117a4:	str	x0, [x19, #72]
  4117a8:	cbz	x0, 4117c4 <ferror@plt+0xf194>
  4117ac:	ldr	x19, [sp, #16]
  4117b0:	ldp	x29, x30, [sp], #32
  4117b4:	b	4142a0 <ferror@plt+0x11c70>
  4117b8:	bl	402580 <__errno_location@plt>
  4117bc:	mov	w1, #0x2                   	// #2
  4117c0:	str	w1, [x0]
  4117c4:	mov	x0, #0x0                   	// #0
  4117c8:	ldr	x19, [sp, #16]
  4117cc:	ldp	x29, x30, [sp], #32
  4117d0:	ret
  4117d4:	nop
  4117d8:	stp	x29, x30, [sp, #-32]!
  4117dc:	mov	x29, sp
  4117e0:	stp	x19, x20, [sp, #16]
  4117e4:	cbz	x0, 41186c <ferror@plt+0xf23c>
  4117e8:	mov	x19, x0
  4117ec:	and	w1, w1, #0x200
  4117f0:	ldr	x0, [x0, #16]
  4117f4:	orr	w1, w1, #0x800
  4117f8:	bl	402610 <delete_module@plt>
  4117fc:	mov	w20, w0
  411800:	cbnz	w0, 411814 <ferror@plt+0xf1e4>
  411804:	mov	w0, w20
  411808:	ldp	x19, x20, [sp, #16]
  41180c:	ldp	x29, x30, [sp], #32
  411810:	ret
  411814:	bl	402580 <__errno_location@plt>
  411818:	ldr	w20, [x0]
  41181c:	ldr	x0, [x19]
  411820:	neg	w20, w20
  411824:	bl	40c0b8 <ferror@plt+0x9a88>
  411828:	cmp	w0, #0x2
  41182c:	b.le	411804 <ferror@plt+0xf1d4>
  411830:	ldr	x0, [x19]
  411834:	mov	w3, #0x319                 	// #793
  411838:	ldr	x6, [x19, #16]
  41183c:	mov	w1, #0x3                   	// #3
  411840:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  411844:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  411848:	add	x5, x5, #0xf60
  41184c:	add	x4, x4, #0x3c0
  411850:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  411854:	add	x2, x2, #0xde8
  411858:	bl	40c020 <ferror@plt+0x99f0>
  41185c:	mov	w0, w20
  411860:	ldp	x19, x20, [sp, #16]
  411864:	ldp	x29, x30, [sp], #32
  411868:	ret
  41186c:	mov	w20, #0xfffffffe            	// #-2
  411870:	b	411804 <ferror@plt+0xf1d4>
  411874:	nop
  411878:	stp	x29, x30, [sp, #-80]!
  41187c:	mov	x29, sp
  411880:	stp	x19, x20, [sp, #16]
  411884:	mov	x20, x2
  411888:	cmp	x20, #0x0
  41188c:	stp	x21, x22, [sp, #32]
  411890:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  411894:	add	x2, x2, #0x340
  411898:	csel	x20, x2, x20, eq  // eq = none
  41189c:	cbz	x0, 411af8 <ferror@plt+0xf4c8>
  4118a0:	mov	w21, w1
  4118a4:	mov	x19, x0
  4118a8:	stp	x23, x24, [sp, #48]
  4118ac:	bl	4116f0 <ferror@plt+0xf0c0>
  4118b0:	mov	x23, x0
  4118b4:	cbz	x0, 411ae0 <ferror@plt+0xf4b0>
  4118b8:	ldr	x0, [x19, #72]
  4118bc:	cbz	x0, 4119e0 <ferror@plt+0xf3b0>
  4118c0:	bl	4144c0 <ferror@plt+0x11e90>
  4118c4:	tst	w0, #0xff
  4118c8:	b.eq	411938 <ferror@plt+0xf308>  // b.none
  4118cc:	ands	w22, w21, #0x1
  4118d0:	mov	w1, #0x2                   	// #2
  4118d4:	csel	w22, w22, w1, eq  // eq = none
  4118d8:	tst	x21, #0x2
  4118dc:	ldr	x0, [x19, #72]
  4118e0:	orr	w1, w22, #0x1
  4118e4:	csel	w22, w1, w22, ne  // ne = any
  4118e8:	bl	4144c8 <ferror@plt+0x11e98>
  4118ec:	mov	w1, w0
  4118f0:	mov	w3, w22
  4118f4:	mov	x2, x20
  4118f8:	mov	x0, #0x111                 	// #273
  4118fc:	bl	4025c0 <syscall@plt>
  411900:	mov	w22, w0
  411904:	cbz	w0, 411920 <ferror@plt+0xf2f0>
  411908:	bl	402580 <__errno_location@plt>
  41190c:	ldr	w0, [x0]
  411910:	cmp	w0, #0x26
  411914:	b.eq	411938 <ferror@plt+0xf308>  // b.none
  411918:	tbnz	w22, #31, 411990 <ferror@plt+0xf360>
  41191c:	nop
  411920:	ldp	x23, x24, [sp, #48]
  411924:	mov	w0, w22
  411928:	ldp	x19, x20, [sp, #16]
  41192c:	ldp	x21, x22, [sp, #32]
  411930:	ldp	x29, x30, [sp], #80
  411934:	ret
  411938:	tst	x21, #0x3
  41193c:	ldr	x0, [x19, #72]
  411940:	b.eq	411968 <ferror@plt+0xf338>  // b.none
  411944:	bl	4142a0 <ferror@plt+0x11c70>
  411948:	mov	x22, x0
  41194c:	cbz	x0, 4119f4 <ferror@plt+0xf3c4>
  411950:	tbnz	w21, #1, 411a74 <ferror@plt+0xf444>
  411954:	tbnz	w21, #0, 411a18 <ferror@plt+0xf3e8>
  411958:	mov	x0, x22
  41195c:	bl	414b48 <ferror@plt+0x12518>
  411960:	mov	x21, x0
  411964:	b	411970 <ferror@plt+0xf340>
  411968:	bl	4144b0 <ferror@plt+0x11e80>
  41196c:	mov	x21, x0
  411970:	ldr	x0, [x19, #72]
  411974:	bl	4144b8 <ferror@plt+0x11e88>
  411978:	mov	x1, x0
  41197c:	mov	x2, x20
  411980:	mov	x0, x21
  411984:	bl	402430 <init_module@plt>
  411988:	mov	w22, w0
  41198c:	tbz	w22, #31, 411920 <ferror@plt+0xf2f0>
  411990:	bl	402580 <__errno_location@plt>
  411994:	ldr	w22, [x0]
  411998:	ldr	x0, [x19]
  41199c:	neg	w22, w22
  4119a0:	bl	40c0b8 <ferror@plt+0x9a88>
  4119a4:	cmp	w0, #0x5
  4119a8:	b.le	411920 <ferror@plt+0xf2f0>
  4119ac:	ldr	x0, [x19]
  4119b0:	mov	x6, x23
  4119b4:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  4119b8:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  4119bc:	add	x5, x5, #0xff8
  4119c0:	add	x4, x4, #0x3e0
  4119c4:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  4119c8:	mov	w3, #0x376                 	// #886
  4119cc:	add	x2, x2, #0xde8
  4119d0:	mov	w1, #0x6                   	// #6
  4119d4:	bl	40c020 <ferror@plt+0x99f0>
  4119d8:	ldp	x23, x24, [sp, #48]
  4119dc:	b	411924 <ferror@plt+0xf2f4>
  4119e0:	ldr	x0, [x19]
  4119e4:	mov	x1, x23
  4119e8:	bl	4142e0 <ferror@plt+0x11cb0>
  4119ec:	str	x0, [x19, #72]
  4119f0:	cbnz	x0, 4118c0 <ferror@plt+0xf290>
  4119f4:	bl	402580 <__errno_location@plt>
  4119f8:	ldr	w22, [x0]
  4119fc:	ldp	x19, x20, [sp, #16]
  411a00:	neg	w22, w22
  411a04:	mov	w0, w22
  411a08:	ldp	x21, x22, [sp, #32]
  411a0c:	ldp	x23, x24, [sp, #48]
  411a10:	ldp	x29, x30, [sp], #80
  411a14:	ret
  411a18:	mov	x0, x22
  411a1c:	bl	4158c0 <ferror@plt+0x13290>
  411a20:	mov	w21, w0
  411a24:	tbz	w0, #31, 411958 <ferror@plt+0xf328>
  411a28:	ldr	x0, [x19]
  411a2c:	bl	40c0b8 <ferror@plt+0x9a88>
  411a30:	cmp	w0, #0x5
  411a34:	b.le	411958 <ferror@plt+0xf328>
  411a38:	ldr	x24, [x19]
  411a3c:	neg	w0, w21
  411a40:	bl	402270 <strerror@plt>
  411a44:	mov	x6, x0
  411a48:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  411a4c:	mov	x0, x24
  411a50:	add	x5, x5, #0xfd8
  411a54:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  411a58:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  411a5c:	add	x4, x4, #0x3e0
  411a60:	add	x2, x2, #0xde8
  411a64:	mov	w3, #0x369                 	// #873
  411a68:	mov	w1, #0x6                   	// #6
  411a6c:	bl	40c020 <ferror@plt+0x99f0>
  411a70:	b	411958 <ferror@plt+0xf328>
  411a74:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  411a78:	add	x1, x1, #0xfa8
  411a7c:	bl	4153e8 <ferror@plt+0x12db8>
  411a80:	mov	w24, w0
  411a84:	tbz	w0, #31, 411954 <ferror@plt+0xf324>
  411a88:	ldr	x0, [x19]
  411a8c:	bl	40c0b8 <ferror@plt+0x9a88>
  411a90:	cmp	w0, #0x5
  411a94:	b.le	411954 <ferror@plt+0xf324>
  411a98:	str	x25, [sp, #64]
  411a9c:	neg	w0, w24
  411aa0:	ldr	x25, [x19]
  411aa4:	bl	402270 <strerror@plt>
  411aa8:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  411aac:	mov	x6, x0
  411ab0:	add	x5, x5, #0xfb8
  411ab4:	mov	x0, x25
  411ab8:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  411abc:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  411ac0:	add	x4, x4, #0x3e0
  411ac4:	add	x2, x2, #0xde8
  411ac8:	mov	w3, #0x363                 	// #867
  411acc:	mov	w1, #0x6                   	// #6
  411ad0:	bl	40c020 <ferror@plt+0x99f0>
  411ad4:	ldr	x25, [sp, #64]
  411ad8:	tbz	w21, #0, 411958 <ferror@plt+0xf328>
  411adc:	b	411a18 <ferror@plt+0xf3e8>
  411ae0:	ldr	x0, [x19]
  411ae4:	bl	40c0b8 <ferror@plt+0x9a88>
  411ae8:	cmp	w0, #0x2
  411aec:	b.gt	411b00 <ferror@plt+0xf4d0>
  411af0:	ldp	x23, x24, [sp, #48]
  411af4:	nop
  411af8:	mov	w22, #0xfffffffe            	// #-2
  411afc:	b	411924 <ferror@plt+0xf2f4>
  411b00:	ldr	x0, [x19]
  411b04:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  411b08:	ldr	x6, [x19, #16]
  411b0c:	add	x5, x5, #0xf80
  411b10:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  411b14:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  411b18:	add	x4, x4, #0x3e0
  411b1c:	add	x2, x2, #0xde8
  411b20:	mov	w3, #0x340                 	// #832
  411b24:	mov	w1, #0x3                   	// #3
  411b28:	mov	w22, #0xfffffffe            	// #-2
  411b2c:	bl	40c020 <ferror@plt+0x99f0>
  411b30:	ldp	x23, x24, [sp, #48]
  411b34:	b	411924 <ferror@plt+0xf2f4>
  411b38:	cmp	x0, #0x0
  411b3c:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  411b40:	b.eq	411c14 <ferror@plt+0xf5e4>  // b.none
  411b44:	stp	x29, x30, [sp, #-64]!
  411b48:	mov	x29, sp
  411b4c:	str	xzr, [x3]
  411b50:	stp	x19, x20, [sp, #16]
  411b54:	mov	x19, x2
  411b58:	stp	x21, x22, [sp, #32]
  411b5c:	mov	x21, x3
  411b60:	and	w22, w1, #0x2
  411b64:	stp	x23, x24, [sp, #48]
  411b68:	mov	x23, x2
  411b6c:	and	w24, w1, #0x1
  411b70:	cbz	x2, 411bc0 <ferror@plt+0xf590>
  411b74:	nop
  411b78:	ldr	x20, [x19, #16]
  411b7c:	cbnz	w24, 411bd8 <ferror@plt+0xf5a8>
  411b80:	cbz	w22, 411b94 <ferror@plt+0xf564>
  411b84:	mov	x0, x20
  411b88:	bl	410988 <ferror@plt+0xe358>
  411b8c:	tst	w0, #0xff
  411b90:	b.ne	411bb0 <ferror@plt+0xf580>  // b.any
  411b94:	ldr	x0, [x21]
  411b98:	mov	x1, x20
  411b9c:	bl	40d048 <ferror@plt+0xaa18>
  411ba0:	cbz	x0, 411bf0 <ferror@plt+0xf5c0>
  411ba4:	str	x0, [x21]
  411ba8:	mov	x0, x20
  411bac:	bl	4109e0 <ferror@plt+0xe3b0>
  411bb0:	ldr	x19, [x19]
  411bb4:	cmp	x19, #0x0
  411bb8:	ccmp	x23, x19, #0x4, ne  // ne = any
  411bbc:	b.ne	411b78 <ferror@plt+0xf548>  // b.any
  411bc0:	mov	w0, #0x0                   	// #0
  411bc4:	ldp	x19, x20, [sp, #16]
  411bc8:	ldp	x21, x22, [sp, #32]
  411bcc:	ldp	x23, x24, [sp, #48]
  411bd0:	ldp	x29, x30, [sp], #64
  411bd4:	ret
  411bd8:	mov	x1, x20
  411bdc:	ldr	x0, [x1], #16
  411be0:	bl	410500 <ferror@plt+0xded0>
  411be4:	tst	w0, #0xff
  411be8:	b.eq	411b80 <ferror@plt+0xf550>  // b.none
  411bec:	b	411bb0 <ferror@plt+0xf580>
  411bf0:	ldr	x0, [x21]
  411bf4:	bl	410f08 <ferror@plt+0xe8d8>
  411bf8:	str	xzr, [x21]
  411bfc:	mov	w0, #0xfffffff4            	// #-12
  411c00:	ldp	x19, x20, [sp, #16]
  411c04:	ldp	x21, x22, [sp, #32]
  411c08:	ldp	x23, x24, [sp, #48]
  411c0c:	ldp	x29, x30, [sp], #64
  411c10:	ret
  411c14:	mov	w0, #0xfffffffe            	// #-2
  411c18:	ret
  411c1c:	nop
  411c20:	stp	x29, x30, [sp, #-96]!
  411c24:	mov	x29, sp
  411c28:	stp	x23, x24, [sp, #48]
  411c2c:	cbz	x0, 411d78 <ferror@plt+0xf748>
  411c30:	stp	x21, x22, [sp, #32]
  411c34:	mov	x21, x0
  411c38:	ldrb	w0, [x0, #88]
  411c3c:	tbz	w0, #1, 411c58 <ferror@plt+0xf628>
  411c40:	ldr	x24, [x21, #40]
  411c44:	ldp	x21, x22, [sp, #32]
  411c48:	mov	x0, x24
  411c4c:	ldp	x23, x24, [sp, #48]
  411c50:	ldp	x29, x30, [sp], #96
  411c54:	ret
  411c58:	ldr	x0, [x21]
  411c5c:	stp	x19, x20, [sp, #16]
  411c60:	mov	x22, #0x0                   	// #0
  411c64:	stp	x25, x26, [sp, #64]
  411c68:	mov	x24, #0x0                   	// #0
  411c6c:	mov	w25, #0x20                  	// #32
  411c70:	str	x27, [sp, #80]
  411c74:	bl	40d040 <ferror@plt+0xaa10>
  411c78:	ldr	x19, [x0, #24]
  411c7c:	mov	x23, x0
  411c80:	cbz	x19, 411d18 <ferror@plt+0xf6e8>
  411c84:	mov	x0, x19
  411c88:	bl	40d328 <ferror@plt+0xacf8>
  411c8c:	ldr	x1, [x21, #16]
  411c90:	mov	x20, x0
  411c94:	bl	402370 <strcmp@plt>
  411c98:	cbz	w0, 411cb0 <ferror@plt+0xf680>
  411c9c:	ldr	x1, [x21, #64]
  411ca0:	cbz	x1, 411d08 <ferror@plt+0xf6d8>
  411ca4:	mov	x0, x20
  411ca8:	bl	402370 <strcmp@plt>
  411cac:	cbnz	w0, 411d08 <ferror@plt+0xf6d8>
  411cb0:	mov	x0, x19
  411cb4:	bl	40d318 <ferror@plt+0xace8>
  411cb8:	mov	x27, x0
  411cbc:	bl	402020 <strlen@plt>
  411cc0:	mov	x20, x0
  411cc4:	cbz	x0, 411d08 <ferror@plt+0xf6d8>
  411cc8:	add	x1, x22, #0x2
  411ccc:	mov	x0, x24
  411cd0:	add	x1, x1, x20
  411cd4:	bl	402230 <realloc@plt>
  411cd8:	mov	x26, x0
  411cdc:	cbz	x0, 411d50 <ferror@plt+0xf720>
  411ce0:	cbz	x22, 411d48 <ferror@plt+0xf718>
  411ce4:	add	x1, x22, #0x1
  411ce8:	strb	w25, [x0, x22]
  411cec:	add	x0, x0, x1
  411cf0:	add	x22, x20, x1
  411cf4:	mov	x24, x26
  411cf8:	mov	x2, x20
  411cfc:	mov	x1, x27
  411d00:	bl	401fe0 <memcpy@plt>
  411d04:	strb	wzr, [x26, x22]
  411d08:	ldr	x19, [x19]
  411d0c:	ldr	x0, [x23, #24]
  411d10:	cmp	x19, x0
  411d14:	b.ne	411c80 <ferror@plt+0xf650>  // b.any
  411d18:	ldrb	w0, [x21, #88]
  411d1c:	ldp	x19, x20, [sp, #16]
  411d20:	orr	w0, w0, #0x2
  411d24:	strb	w0, [x21, #88]
  411d28:	mov	x0, x24
  411d2c:	ldp	x25, x26, [sp, #64]
  411d30:	ldr	x27, [sp, #80]
  411d34:	str	x24, [x21, #40]
  411d38:	ldp	x21, x22, [sp, #32]
  411d3c:	ldp	x23, x24, [sp, #48]
  411d40:	ldp	x29, x30, [sp], #96
  411d44:	ret
  411d48:	mov	x22, x20
  411d4c:	b	411cf4 <ferror@plt+0xf6c4>
  411d50:	mov	x0, x24
  411d54:	bl	4023e0 <free@plt>
  411d58:	ldr	x0, [x21]
  411d5c:	bl	40c0b8 <ferror@plt+0x9a88>
  411d60:	cmp	w0, #0x2
  411d64:	b.gt	411d80 <ferror@plt+0xf750>
  411d68:	ldp	x19, x20, [sp, #16]
  411d6c:	ldp	x21, x22, [sp, #32]
  411d70:	ldp	x25, x26, [sp, #64]
  411d74:	ldr	x27, [sp, #80]
  411d78:	mov	x24, #0x0                   	// #0
  411d7c:	b	411c48 <ferror@plt+0xf618>
  411d80:	ldr	x0, [x21]
  411d84:	adrp	x5, 417000 <ferror@plt+0x149d0>
  411d88:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  411d8c:	add	x5, x5, #0xc80
  411d90:	add	x4, x4, #0x430
  411d94:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  411d98:	mov	w3, #0x595                 	// #1429
  411d9c:	add	x2, x2, #0xde8
  411da0:	mov	w1, #0x3                   	// #3
  411da4:	mov	x24, #0x0                   	// #0
  411da8:	bl	40c020 <ferror@plt+0x99f0>
  411dac:	ldp	x19, x20, [sp, #16]
  411db0:	ldp	x21, x22, [sp, #32]
  411db4:	ldp	x25, x26, [sp, #64]
  411db8:	ldr	x27, [sp, #80]
  411dbc:	b	411c48 <ferror@plt+0xf618>
  411dc0:	cbz	x0, 411e5c <ferror@plt+0xf82c>
  411dc4:	stp	x29, x30, [sp, #-48]!
  411dc8:	mov	x29, sp
  411dcc:	stp	x19, x20, [sp, #16]
  411dd0:	mov	x19, x0
  411dd4:	ldrb	w0, [x0, #88]
  411dd8:	tbz	w0, #2, 411dec <ferror@plt+0xf7bc>
  411ddc:	ldr	x0, [x19, #48]
  411de0:	ldp	x19, x20, [sp, #16]
  411de4:	ldp	x29, x30, [sp], #48
  411de8:	ret
  411dec:	ldr	x0, [x19]
  411df0:	str	x21, [sp, #32]
  411df4:	bl	40d040 <ferror@plt+0xaa10>
  411df8:	mov	x21, x0
  411dfc:	ldr	x20, [x0, #40]
  411e00:	mov	x0, x20
  411e04:	cbz	x20, 411e2c <ferror@plt+0xf7fc>
  411e08:	bl	40d348 <ferror@plt+0xad18>
  411e0c:	ldr	x1, [x19, #16]
  411e10:	mov	w2, #0x0                   	// #0
  411e14:	bl	402450 <fnmatch@plt>
  411e18:	cbz	w0, 411e34 <ferror@plt+0xf804>
  411e1c:	ldr	x20, [x20]
  411e20:	ldr	x0, [x21, #40]
  411e24:	cmp	x20, x0
  411e28:	b.ne	411e00 <ferror@plt+0xf7d0>  // b.any
  411e2c:	ldr	x0, [x19, #48]
  411e30:	b	411e40 <ferror@plt+0xf810>
  411e34:	mov	x0, x20
  411e38:	bl	40d338 <ferror@plt+0xad08>
  411e3c:	str	x0, [x19, #48]
  411e40:	ldrb	w1, [x19, #88]
  411e44:	ldr	x21, [sp, #32]
  411e48:	orr	w1, w1, #0x4
  411e4c:	strb	w1, [x19, #88]
  411e50:	ldp	x19, x20, [sp, #16]
  411e54:	ldp	x29, x30, [sp], #48
  411e58:	ret
  411e5c:	mov	x0, #0x0                   	// #0
  411e60:	ret
  411e64:	nop
  411e68:	ldrb	w2, [x0, #88]
  411e6c:	str	x1, [x0, #48]
  411e70:	orr	w2, w2, #0x4
  411e74:	strb	w2, [x0, #88]
  411e78:	ret
  411e7c:	nop
  411e80:	stp	x29, x30, [sp, #-80]!
  411e84:	cmp	x1, #0x0
  411e88:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  411e8c:	mov	x29, sp
  411e90:	stp	x21, x22, [sp, #32]
  411e94:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  411e98:	b.eq	411f6c <ferror@plt+0xf93c>  // b.none
  411e9c:	stp	x19, x20, [sp, #16]
  411ea0:	mov	x20, x0
  411ea4:	ldr	x0, [x1]
  411ea8:	stp	x23, x24, [sp, #48]
  411eac:	mov	x23, x1
  411eb0:	cbnz	x0, 411f94 <ferror@plt+0xf964>
  411eb4:	ldr	x0, [x2]
  411eb8:	mov	x22, x2
  411ebc:	cbnz	x0, 411f74 <ferror@plt+0xf944>
  411ec0:	ldr	x0, [x20]
  411ec4:	bl	40d040 <ferror@plt+0xaa10>
  411ec8:	mov	x24, x0
  411ecc:	ldr	x19, [x0, #48]
  411ed0:	cbz	x19, 411f00 <ferror@plt+0xf8d0>
  411ed4:	mov	x0, x19
  411ed8:	bl	40d358 <ferror@plt+0xad28>
  411edc:	ldr	x1, [x20, #16]
  411ee0:	mov	w2, #0x0                   	// #0
  411ee4:	bl	402450 <fnmatch@plt>
  411ee8:	mov	w21, w0
  411eec:	cbz	w0, 411f10 <ferror@plt+0xf8e0>
  411ef0:	ldr	x19, [x19]
  411ef4:	ldr	x0, [x24, #48]
  411ef8:	cmp	x19, x0
  411efc:	b.ne	411ed0 <ferror@plt+0xf8a0>  // b.any
  411f00:	mov	w21, #0x0                   	// #0
  411f04:	ldp	x19, x20, [sp, #16]
  411f08:	ldp	x23, x24, [sp, #48]
  411f0c:	b	411f5c <ferror@plt+0xf92c>
  411f10:	add	x24, sp, #0x4c
  411f14:	mov	x0, x19
  411f18:	mov	x1, x24
  411f1c:	bl	40db30 <ferror@plt+0xb500>
  411f20:	ldr	w2, [sp, #76]
  411f24:	mov	x1, x0
  411f28:	ldr	x0, [x20]
  411f2c:	bl	4114a0 <ferror@plt+0xee70>
  411f30:	str	x0, [x23]
  411f34:	mov	x1, x24
  411f38:	mov	x0, x19
  411f3c:	bl	40db48 <ferror@plt+0xb518>
  411f40:	mov	x1, x0
  411f44:	ldr	w2, [sp, #76]
  411f48:	ldr	x0, [x20]
  411f4c:	bl	4114a0 <ferror@plt+0xee70>
  411f50:	ldp	x19, x20, [sp, #16]
  411f54:	ldp	x23, x24, [sp, #48]
  411f58:	str	x0, [x22]
  411f5c:	mov	w0, w21
  411f60:	ldp	x21, x22, [sp, #32]
  411f64:	ldp	x29, x30, [sp], #80
  411f68:	ret
  411f6c:	mov	w21, #0xfffffffe            	// #-2
  411f70:	b	411f5c <ferror@plt+0xf92c>
  411f74:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  411f78:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  411f7c:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  411f80:	add	x3, x3, #0x2a8
  411f84:	add	x1, x1, #0xde8
  411f88:	add	x0, x0, #0x30
  411f8c:	mov	w2, #0x5ff                 	// #1535
  411f90:	bl	402570 <__assert_fail@plt>
  411f94:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  411f98:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  411f9c:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  411fa0:	add	x3, x3, #0x2a8
  411fa4:	add	x1, x1, #0xde8
  411fa8:	add	x0, x0, #0x20
  411fac:	mov	w2, #0x5fe                 	// #1534
  411fb0:	bl	402570 <__assert_fail@plt>
  411fb4:	nop
  411fb8:	stp	x29, x30, [sp, #-64]!
  411fbc:	mov	x29, sp
  411fc0:	add	x2, sp, #0x38
  411fc4:	stp	x19, x20, [sp, #16]
  411fc8:	stp	x21, x22, [sp, #32]
  411fcc:	mov	x21, x1
  411fd0:	mov	x22, x0
  411fd4:	add	x1, sp, #0x30
  411fd8:	stp	xzr, xzr, [sp, #48]
  411fdc:	bl	411e80 <ferror@plt+0xf850>
  411fe0:	mov	w19, w0
  411fe4:	tbnz	w0, #31, 4120c8 <ferror@plt+0xfa98>
  411fe8:	ldr	x5, [sp, #48]
  411fec:	mov	x20, x5
  411ff0:	mov	x3, x21
  411ff4:	mov	w2, #0x0                   	// #0
  411ff8:	mov	w1, #0x0                   	// #0
  411ffc:	cbz	x20, 41202c <ferror@plt+0xf9fc>
  412000:	ldr	x0, [x20, #16]
  412004:	mov	w19, #0x0                   	// #0
  412008:	ldrb	w4, [x0, #96]
  41200c:	tbnz	w4, #0, 412020 <ferror@plt+0xf9f0>
  412010:	bl	412130 <ferror@plt+0xfb00>
  412014:	mov	w19, w0
  412018:	tbnz	w0, #31, 4120a4 <ferror@plt+0xfa74>
  41201c:	ldr	x5, [sp, #48]
  412020:	ldr	x20, [x20]
  412024:	cmp	x20, x5
  412028:	b.ne	411ff0 <ferror@plt+0xf9c0>  // b.any
  41202c:	ldr	x20, [x21]
  412030:	mov	x0, x22
  412034:	bl	4109e0 <ferror@plt+0xe3b0>
  412038:	mov	x1, x0
  41203c:	mov	x0, x20
  412040:	bl	40d048 <ferror@plt+0xaa18>
  412044:	cbz	x0, 412120 <ferror@plt+0xfaf0>
  412048:	ldp	x2, x5, [sp, #48]
  41204c:	str	x0, [x21]
  412050:	mov	w1, #0x1                   	// #1
  412054:	mov	x20, x5
  412058:	cbz	x2, 412114 <ferror@plt+0xfae4>
  41205c:	ldrb	w0, [x22, #96]
  412060:	bfi	w0, w1, #1, #1
  412064:	strb	w0, [x22, #96]
  412068:	mov	x3, x21
  41206c:	mov	w2, #0x0                   	// #0
  412070:	mov	w1, #0x0                   	// #0
  412074:	cbz	x20, 4120a4 <ferror@plt+0xfa74>
  412078:	ldr	x0, [x20, #16]
  41207c:	mov	w19, #0x0                   	// #0
  412080:	ldrb	w4, [x0, #96]
  412084:	tbnz	w4, #0, 412098 <ferror@plt+0xfa68>
  412088:	bl	412130 <ferror@plt+0xfb00>
  41208c:	mov	w19, w0
  412090:	tbnz	w0, #31, 4120a4 <ferror@plt+0xfa74>
  412094:	ldr	x5, [sp, #56]
  412098:	ldr	x20, [x20]
  41209c:	cmp	x20, x5
  4120a0:	b.ne	412068 <ferror@plt+0xfa38>  // b.any
  4120a4:	ldr	x0, [sp, #48]
  4120a8:	bl	410f08 <ferror@plt+0xe8d8>
  4120ac:	ldr	x0, [sp, #56]
  4120b0:	bl	410f08 <ferror@plt+0xe8d8>
  4120b4:	mov	w0, w19
  4120b8:	ldp	x19, x20, [sp, #16]
  4120bc:	ldp	x21, x22, [sp, #32]
  4120c0:	ldp	x29, x30, [sp], #64
  4120c4:	ret
  4120c8:	ldr	x0, [x22]
  4120cc:	bl	40c0b8 <ferror@plt+0x9a88>
  4120d0:	cmp	w0, #0x2
  4120d4:	b.le	4120a4 <ferror@plt+0xfa74>
  4120d8:	ldr	x20, [x22]
  4120dc:	neg	w0, w19
  4120e0:	bl	402270 <strerror@plt>
  4120e4:	mov	x6, x0
  4120e8:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  4120ec:	mov	x0, x20
  4120f0:	add	x5, x5, #0x40
  4120f4:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  4120f8:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  4120fc:	add	x4, x4, #0x410
  412100:	add	x2, x2, #0xde8
  412104:	mov	w3, #0x43a                 	// #1082
  412108:	mov	w1, #0x3                   	// #3
  41210c:	bl	40c020 <ferror@plt+0x99f0>
  412110:	b	4120a4 <ferror@plt+0xfa74>
  412114:	cmp	x5, #0x0
  412118:	cset	w1, ne  // ne = any
  41211c:	b	41205c <ferror@plt+0xfa2c>
  412120:	mov	x0, x22
  412124:	mov	w19, #0xfffffff4            	// #-12
  412128:	bl	411270 <ferror@plt+0xec40>
  41212c:	b	4120a4 <ferror@plt+0xfa74>
  412130:	stp	x29, x30, [sp, #-64]!
  412134:	mov	x29, sp
  412138:	stp	x23, x24, [sp, #48]
  41213c:	and	w24, w2, #0xff
  412140:	ldrb	w2, [x0, #96]
  412144:	stp	x19, x20, [sp, #16]
  412148:	mov	x23, x0
  41214c:	orr	w2, w2, #0x1
  412150:	stp	x21, x22, [sp, #32]
  412154:	and	w19, w1, #0xff
  412158:	mov	x22, x3
  41215c:	strb	w2, [x0, #96]
  412160:	bl	4115a8 <ferror@plt+0xef78>
  412164:	mov	x21, x0
  412168:	cbz	w19, 4121a0 <ferror@plt+0xfb70>
  41216c:	ldrb	w0, [x23, #96]
  412170:	mov	x1, x21
  412174:	orr	w0, w0, #0x4
  412178:	strb	w0, [x23, #96]
  41217c:	nop
  412180:	cbz	x1, 4121a0 <ferror@plt+0xfb70>
  412184:	ldr	x0, [x1, #16]
  412188:	ldr	x1, [x1]
  41218c:	ldrb	w2, [x0, #96]
  412190:	cmp	x1, x21
  412194:	orr	w2, w2, #0x4
  412198:	strb	w2, [x0, #96]
  41219c:	b.ne	412180 <ferror@plt+0xfb50>  // b.any
  4121a0:	mov	x19, x21
  4121a4:	mov	w20, #0x0                   	// #0
  4121a8:	mov	x1, x22
  4121ac:	cbz	x19, 4121cc <ferror@plt+0xfb9c>
  4121b0:	ldr	x0, [x19, #16]
  4121b4:	bl	411fb8 <ferror@plt+0xf988>
  4121b8:	mov	w20, w0
  4121bc:	tbnz	w0, #31, 4121fc <ferror@plt+0xfbcc>
  4121c0:	ldr	x19, [x19]
  4121c4:	cmp	x19, x21
  4121c8:	b.ne	4121a8 <ferror@plt+0xfb78>  // b.any
  4121cc:	cbz	w24, 41221c <ferror@plt+0xfbec>
  4121d0:	ldr	x19, [x22]
  4121d4:	mov	x0, x23
  4121d8:	bl	4109e0 <ferror@plt+0xe3b0>
  4121dc:	mov	x1, x0
  4121e0:	mov	x0, x19
  4121e4:	bl	40d048 <ferror@plt+0xaa18>
  4121e8:	cbz	x0, 41224c <ferror@plt+0xfc1c>
  4121ec:	str	x0, [x22]
  4121f0:	ldrb	w0, [x23, #96]
  4121f4:	orr	w0, w0, #0x2
  4121f8:	strb	w0, [x23, #96]
  4121fc:	mov	x0, x21
  412200:	bl	410f08 <ferror@plt+0xe8d8>
  412204:	mov	w0, w20
  412208:	ldp	x19, x20, [sp, #16]
  41220c:	ldp	x21, x22, [sp, #32]
  412210:	ldp	x23, x24, [sp, #48]
  412214:	ldp	x29, x30, [sp], #64
  412218:	ret
  41221c:	mov	x1, x22
  412220:	mov	x0, x23
  412224:	bl	411fb8 <ferror@plt+0xf988>
  412228:	mov	w20, w0
  41222c:	mov	x0, x21
  412230:	bl	410f08 <ferror@plt+0xe8d8>
  412234:	mov	w0, w20
  412238:	ldp	x19, x20, [sp, #16]
  41223c:	ldp	x21, x22, [sp, #32]
  412240:	ldp	x23, x24, [sp, #48]
  412244:	ldp	x29, x30, [sp], #64
  412248:	ret
  41224c:	mov	x0, x23
  412250:	mov	w20, #0xfffffff4            	// #-12
  412254:	bl	411270 <ferror@plt+0xec40>
  412258:	b	4121fc <ferror@plt+0xfbcc>
  41225c:	nop
  412260:	cbz	x0, 4122fc <ferror@plt+0xfccc>
  412264:	stp	x29, x30, [sp, #-48]!
  412268:	mov	x29, sp
  41226c:	stp	x19, x20, [sp, #16]
  412270:	mov	x19, x0
  412274:	ldrb	w0, [x0, #88]
  412278:	tbz	w0, #3, 41228c <ferror@plt+0xfc5c>
  41227c:	ldr	x0, [x19, #56]
  412280:	ldp	x19, x20, [sp, #16]
  412284:	ldp	x29, x30, [sp], #48
  412288:	ret
  41228c:	ldr	x0, [x19]
  412290:	str	x21, [sp, #32]
  412294:	bl	40d040 <ferror@plt+0xaa10>
  412298:	mov	x21, x0
  41229c:	ldr	x20, [x0, #32]
  4122a0:	mov	x0, x20
  4122a4:	cbz	x20, 4122cc <ferror@plt+0xfc9c>
  4122a8:	bl	40d348 <ferror@plt+0xad18>
  4122ac:	ldr	x1, [x19, #16]
  4122b0:	mov	w2, #0x0                   	// #0
  4122b4:	bl	402450 <fnmatch@plt>
  4122b8:	cbz	w0, 4122d4 <ferror@plt+0xfca4>
  4122bc:	ldr	x20, [x20]
  4122c0:	ldr	x0, [x21, #32]
  4122c4:	cmp	x20, x0
  4122c8:	b.ne	4122a0 <ferror@plt+0xfc70>  // b.any
  4122cc:	ldr	x0, [x19, #56]
  4122d0:	b	4122e0 <ferror@plt+0xfcb0>
  4122d4:	mov	x0, x20
  4122d8:	bl	40d338 <ferror@plt+0xad08>
  4122dc:	str	x0, [x19, #56]
  4122e0:	ldrb	w1, [x19, #88]
  4122e4:	ldr	x21, [sp, #32]
  4122e8:	orr	w1, w1, #0x8
  4122ec:	strb	w1, [x19, #88]
  4122f0:	ldp	x19, x20, [sp, #16]
  4122f4:	ldp	x29, x30, [sp], #48
  4122f8:	ret
  4122fc:	mov	x0, #0x0                   	// #0
  412300:	ret
  412304:	nop
  412308:	ldrb	w2, [x0, #88]
  41230c:	str	x1, [x0, #56]
  412310:	orr	w2, w2, #0x8
  412314:	strb	w2, [x0, #88]
  412318:	ret
  41231c:	nop
  412320:	mov	x12, #0x1080                	// #4224
  412324:	sub	sp, sp, x12
  412328:	cmp	x0, #0x0
  41232c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  412330:	stp	x29, x30, [sp]
  412334:	mov	x29, sp
  412338:	stp	x19, x20, [sp, #16]
  41233c:	stp	x21, x22, [sp, #32]
  412340:	mov	x22, x0
  412344:	str	x1, [sp, #104]
  412348:	b.eq	41257c <ferror@plt+0xff4c>  // b.none
  41234c:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  412350:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  412354:	add	x1, x1, #0x3f8
  412358:	add	x0, x0, #0x60
  41235c:	add	x19, sp, #0x80
  412360:	stp	x23, x24, [sp, #48]
  412364:	bl	402190 <fopen@plt>
  412368:	mov	x23, #0x0                   	// #0
  41236c:	mov	x20, x0
  412370:	cbz	x0, 412518 <ferror@plt+0xfee8>
  412374:	adrp	x24, 41a000 <ferror@plt+0x179d0>
  412378:	add	x21, sp, #0x7f
  41237c:	add	x24, x24, #0x390
  412380:	stp	x25, x26, [sp, #64]
  412384:	add	x26, sp, #0x78
  412388:	add	x25, sp, #0x70
  41238c:	stp	x27, x28, [sp, #80]
  412390:	mov	x2, x20
  412394:	mov	x0, x19
  412398:	mov	w1, #0x1000                	// #4096
  41239c:	bl	4025f0 <fgets@plt>
  4123a0:	cbz	x0, 412440 <ferror@plt+0xfe10>
  4123a4:	mov	x0, x19
  4123a8:	bl	402020 <strlen@plt>
  4123ac:	mov	x2, x26
  4123b0:	mov	x1, x24
  4123b4:	mov	x28, x0
  4123b8:	mov	x0, x19
  4123bc:	bl	402180 <strtok_r@plt>
  4123c0:	mov	x27, x0
  4123c4:	mov	x2, x25
  4123c8:	mov	x0, x22
  4123cc:	mov	x1, x27
  4123d0:	bl	410b90 <ferror@plt+0xe560>
  4123d4:	mov	w2, w0
  4123d8:	tbnz	w0, #31, 41247c <ferror@plt+0xfe4c>
  4123dc:	ldr	x1, [sp, #112]
  4123e0:	mov	x0, x23
  4123e4:	bl	40d048 <ferror@plt+0xaa18>
  4123e8:	cbz	x0, 4124d0 <ferror@plt+0xfea0>
  4123ec:	mov	x23, x0
  4123f0:	ldrb	w0, [x21, x28]
  4123f4:	cmp	w0, #0xa
  4123f8:	b.eq	412390 <ferror@plt+0xfd60>  // b.none
  4123fc:	nop
  412400:	mov	x2, x20
  412404:	mov	x0, x19
  412408:	mov	w1, #0x1000                	// #4096
  41240c:	bl	4025f0 <fgets@plt>
  412410:	mov	x2, x0
  412414:	mov	x0, x19
  412418:	cbz	x2, 412390 <ferror@plt+0xfd60>
  41241c:	bl	402020 <strlen@plt>
  412420:	ldrb	w0, [x21, x0]
  412424:	cmp	w0, #0xa
  412428:	b.ne	412400 <ferror@plt+0xfdd0>  // b.any
  41242c:	mov	x2, x20
  412430:	mov	x0, x19
  412434:	mov	w1, #0x1000                	// #4096
  412438:	bl	4025f0 <fgets@plt>
  41243c:	cbnz	x0, 4123a4 <ferror@plt+0xfd74>
  412440:	mov	x0, x20
  412444:	bl	402160 <fclose@plt>
  412448:	ldr	x0, [sp, #104]
  41244c:	mov	w19, #0x0                   	// #0
  412450:	ldp	x25, x26, [sp, #64]
  412454:	ldp	x27, x28, [sp, #80]
  412458:	str	x23, [x0]
  41245c:	ldp	x23, x24, [sp, #48]
  412460:	mov	w0, w19
  412464:	mov	x12, #0x1080                	// #4224
  412468:	ldp	x29, x30, [sp]
  41246c:	ldp	x19, x20, [sp, #16]
  412470:	ldp	x21, x22, [sp, #32]
  412474:	add	sp, sp, x12
  412478:	ret
  41247c:	mov	x0, x22
  412480:	str	w2, [sp, #100]
  412484:	bl	40c0b8 <ferror@plt+0x9a88>
  412488:	cmp	w0, #0x2
  41248c:	ldr	w2, [sp, #100]
  412490:	b.le	4123f0 <ferror@plt+0xfdc0>
  412494:	neg	w0, w2
  412498:	bl	402270 <strerror@plt>
  41249c:	mov	x6, x27
  4124a0:	mov	x7, x0
  4124a4:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  4124a8:	mov	x0, x22
  4124ac:	add	x5, x5, #0x98
  4124b0:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  4124b4:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  4124b8:	add	x4, x4, #0x458
  4124bc:	add	x2, x2, #0xde8
  4124c0:	mov	w3, #0x686                 	// #1670
  4124c4:	mov	w1, #0x3                   	// #3
  4124c8:	bl	40c020 <ferror@plt+0x99f0>
  4124cc:	b	4123f0 <ferror@plt+0xfdc0>
  4124d0:	mov	x0, x22
  4124d4:	bl	40c0b8 <ferror@plt+0x9a88>
  4124d8:	cmp	w0, #0x2
  4124dc:	b.gt	4124ec <ferror@plt+0xfebc>
  4124e0:	ldr	x0, [sp, #112]
  4124e4:	bl	411270 <ferror@plt+0xec40>
  4124e8:	b	4123f0 <ferror@plt+0xfdc0>
  4124ec:	mov	x0, x22
  4124f0:	adrp	x5, 417000 <ferror@plt+0x149d0>
  4124f4:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  4124f8:	add	x5, x5, #0xc80
  4124fc:	add	x4, x4, #0x458
  412500:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  412504:	mov	w3, #0x68f                 	// #1679
  412508:	add	x2, x2, #0xde8
  41250c:	mov	w1, #0x3                   	// #3
  412510:	bl	40c020 <ferror@plt+0x99f0>
  412514:	b	4124e0 <ferror@plt+0xfeb0>
  412518:	bl	402580 <__errno_location@plt>
  41251c:	mov	x20, x0
  412520:	mov	x0, x22
  412524:	ldr	w19, [x20]
  412528:	bl	40c0b8 <ferror@plt+0x9a88>
  41252c:	cmp	w0, #0x2
  412530:	neg	w19, w19
  412534:	b.gt	412540 <ferror@plt+0xff10>
  412538:	ldp	x23, x24, [sp, #48]
  41253c:	b	412460 <ferror@plt+0xfe30>
  412540:	ldr	w0, [x20]
  412544:	bl	402270 <strerror@plt>
  412548:	mov	x6, x0
  41254c:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  412550:	mov	x0, x22
  412554:	add	x5, x5, #0x70
  412558:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  41255c:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  412560:	add	x4, x4, #0x458
  412564:	add	x2, x2, #0xde8
  412568:	mov	w3, #0x679                 	// #1657
  41256c:	mov	w1, #0x3                   	// #3
  412570:	bl	40c020 <ferror@plt+0x99f0>
  412574:	ldp	x23, x24, [sp, #48]
  412578:	b	412460 <ferror@plt+0xfe30>
  41257c:	mov	w19, #0xfffffffe            	// #-2
  412580:	b	412460 <ferror@plt+0xfe30>
  412584:	nop
  412588:	cbz	x0, 4125c8 <ferror@plt+0xff98>
  41258c:	stp	x29, x30, [sp, #-32]!
  412590:	mov	x29, sp
  412594:	str	x19, [sp, #16]
  412598:	mov	x19, x0
  41259c:	bl	410988 <ferror@plt+0xe358>
  4125a0:	tst	w0, #0xff
  4125a4:	mov	w0, #0x0                   	// #0
  4125a8:	b.eq	4125b8 <ferror@plt+0xff88>  // b.none
  4125ac:	ldr	x19, [sp, #16]
  4125b0:	ldp	x29, x30, [sp], #32
  4125b4:	ret
  4125b8:	mov	x0, x19
  4125bc:	ldr	x19, [sp, #16]
  4125c0:	ldp	x29, x30, [sp], #32
  4125c4:	b	4106f8 <ferror@plt+0xe0c8>
  4125c8:	mov	w0, #0xfffffffe            	// #-2
  4125cc:	ret
  4125d0:	stp	x29, x30, [sp, #-208]!
  4125d4:	mov	x29, sp
  4125d8:	stp	x19, x20, [sp, #16]
  4125dc:	stp	x27, x28, [sp, #80]
  4125e0:	mov	w27, w1
  4125e4:	stp	x0, x5, [sp, #112]
  4125e8:	str	x2, [sp, #128]
  4125ec:	stp	x3, x4, [sp, #160]
  4125f0:	str	xzr, [sp, #192]
  4125f4:	cbz	x0, 412c04 <ferror@plt+0x105d4>
  4125f8:	and	w1, w1, #0x8
  4125fc:	str	w1, [sp, #176]
  412600:	tbz	w27, #3, 412a34 <ferror@plt+0x10404>
  412604:	ldr	x0, [sp, #112]
  412608:	ldr	x0, [x0, #64]
  41260c:	cbz	x0, 412790 <ferror@plt+0x10160>
  412610:	and	w20, w27, #0x40000
  412614:	tbz	w27, #18, 412790 <ferror@plt+0x10160>
  412618:	ldr	x1, [sp, #112]
  41261c:	ldr	x0, [x1], #16
  412620:	bl	410500 <ferror@plt+0xded0>
  412624:	tst	w0, #0xff
  412628:	b.ne	41277c <ferror@plt+0x1014c>  // b.any
  41262c:	ldr	x0, [sp, #192]
  412630:	cbnz	x0, 412c58 <ferror@plt+0x10628>
  412634:	ldr	x19, [sp, #112]
  412638:	mov	w1, #0x0                   	// #0
  41263c:	mov	w20, #0x0                   	// #0
  412640:	ldr	x0, [x19]
  412644:	bl	40cc78 <ferror@plt+0xa648>
  412648:	ldr	x0, [x19]
  41264c:	mov	w1, #0x0                   	// #0
  412650:	bl	40ccd8 <ferror@plt+0xa6a8>
  412654:	ldrb	w0, [x19, #96]
  412658:	tbz	w0, #0, 412808 <ferror@plt+0x101d8>
  41265c:	stp	x25, x26, [sp, #64]
  412660:	ldr	x25, [sp, #192]
  412664:	tbnz	w27, #16, 412a70 <ferror@plt+0x10440>
  412668:	stp	x21, x22, [sp, #32]
  41266c:	stp	x23, x24, [sp, #48]
  412670:	adrp	x1, 418000 <ferror@plt+0x159d0>
  412674:	adrp	x0, 418000 <ferror@plt+0x159d0>
  412678:	add	x1, x1, #0x780
  41267c:	add	x0, x0, #0x790
  412680:	str	x1, [sp, #152]
  412684:	str	x0, [sp, #184]
  412688:	cbz	x25, 41291c <ferror@plt+0x102ec>
  41268c:	ldr	x21, [x25, #16]
  412690:	mov	x0, x21
  412694:	bl	411c20 <ferror@plt+0xf5f0>
  412698:	mov	x19, x0
  41269c:	mov	x0, x21
  4126a0:	bl	411dc0 <ferror@plt+0xf790>
  4126a4:	mov	x23, x0
  4126a8:	ldr	w0, [sp, #176]
  4126ac:	cbz	w0, 412874 <ferror@plt+0x10244>
  4126b0:	ldr	x0, [sp, #112]
  4126b4:	cmp	x0, x21
  4126b8:	b.eq	412898 <ferror@plt+0x10268>  // b.none
  4126bc:	cbz	x19, 4128c4 <ferror@plt+0x10294>
  4126c0:	mov	x0, x19
  4126c4:	bl	402020 <strlen@plt>
  4126c8:	mov	x24, x0
  4126cc:	cbz	x24, 4128c4 <ferror@plt+0x10294>
  4126d0:	add	x0, x24, #0x2
  4126d4:	bl	4021a0 <malloc@plt>
  4126d8:	mov	x22, x0
  4126dc:	mov	x28, #0x0                   	// #0
  4126e0:	mov	x3, #0x0                   	// #0
  4126e4:	mov	x2, x24
  4126e8:	mov	x1, x19
  4126ec:	mov	x0, x22
  4126f0:	str	x3, [sp, #104]
  4126f4:	bl	401fe0 <memcpy@plt>
  4126f8:	ldr	x3, [sp, #104]
  4126fc:	mov	w0, #0x20                  	// #32
  412700:	strb	w0, [x22, x24]
  412704:	add	x24, x24, #0x1
  412708:	add	x26, x3, x24
  41270c:	cbnz	x28, 412860 <ferror@plt+0x10230>
  412710:	strb	wzr, [x22, x26]
  412714:	cbz	x23, 4127a4 <ferror@plt+0x10174>
  412718:	ldrb	w0, [x21, #96]
  41271c:	tbnz	w0, #1, 4127a4 <ferror@plt+0x10174>
  412720:	ldr	x0, [sp, #120]
  412724:	cbz	x0, 412748 <ferror@plt+0x10118>
  412728:	cmp	x22, #0x0
  41272c:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  412730:	add	x2, x2, #0x340
  412734:	csel	x2, x2, x22, eq  // eq = none
  412738:	ldr	x3, [sp, #120]
  41273c:	mov	x0, x21
  412740:	mov	w1, #0x1                   	// #1
  412744:	blr	x3
  412748:	tbz	w27, #4, 412924 <ferror@plt+0x102f4>
  41274c:	mov	x0, x22
  412750:	bl	4023e0 <free@plt>
  412754:	ldrb	w0, [x21, #96]
  412758:	tbz	w0, #2, 412800 <ferror@plt+0x101d0>
  41275c:	ldr	x25, [x25]
  412760:	ldr	x0, [sp, #192]
  412764:	cmp	x25, x0
  412768:	b.ne	412688 <ferror@plt+0x10058>  // b.any
  41276c:	bl	410f08 <ferror@plt+0xe8d8>
  412770:	ldp	x21, x22, [sp, #32]
  412774:	ldp	x23, x24, [sp, #48]
  412778:	ldp	x25, x26, [sp, #64]
  41277c:	mov	w0, w20
  412780:	ldp	x19, x20, [sp, #16]
  412784:	ldp	x27, x28, [sp, #80]
  412788:	ldp	x29, x30, [sp], #208
  41278c:	ret
  412790:	and	w20, w27, #0x10000
  412794:	tbnz	w27, #16, 412618 <ferror@plt+0xffe8>
  412798:	and	w20, w27, #0x20000
  41279c:	tbnz	w27, #17, 412618 <ferror@plt+0xffe8>
  4127a0:	b	41262c <ferror@plt+0xfffc>
  4127a4:	ldr	x0, [sp, #120]
  4127a8:	cbz	x0, 4127c4 <ferror@plt+0x10194>
  4127ac:	cbz	x22, 412c2c <ferror@plt+0x105fc>
  4127b0:	mov	x2, x22
  4127b4:	ldr	x3, [sp, #120]
  4127b8:	mov	x0, x21
  4127bc:	mov	w1, #0x0                   	// #0
  4127c0:	blr	x3
  4127c4:	tbnz	w27, #4, 41274c <ferror@plt+0x1011c>
  4127c8:	mov	x2, x22
  4127cc:	mov	w1, w27
  4127d0:	mov	x0, x21
  4127d4:	bl	411878 <ferror@plt+0xf248>
  4127d8:	cmn	w0, #0x11
  4127dc:	mov	w20, w0
  4127e0:	ldr	x0, [sp, #112]
  4127e4:	cset	w19, eq  // eq = none
  4127e8:	cmp	x0, x21
  4127ec:	csel	w19, w19, wzr, eq  // eq = none
  4127f0:	mov	x0, x22
  4127f4:	bl	4023e0 <free@plt>
  4127f8:	cbz	w19, 412908 <ferror@plt+0x102d8>
  4127fc:	tbnz	w27, #5, 412a50 <ferror@plt+0x10420>
  412800:	mov	w20, #0x0                   	// #0
  412804:	b	41275c <ferror@plt+0x1012c>
  412808:	add	x3, sp, #0xc0
  41280c:	ubfx	x2, x27, #2, #1
  412810:	mov	x0, x19
  412814:	mov	w1, #0x1                   	// #1
  412818:	bl	412130 <ferror@plt+0xfb00>
  41281c:	mov	w20, w0
  412820:	tbz	w0, #31, 41265c <ferror@plt+0x1002c>
  412824:	ldr	x0, [sp, #192]
  412828:	bl	410f08 <ferror@plt+0xe8d8>
  41282c:	b	41277c <ferror@plt+0x1014c>
  412830:	ldr	x0, [sp, #128]
  412834:	cbz	x0, 4128c4 <ferror@plt+0x10294>
  412838:	ldr	x0, [sp, #128]
  41283c:	bl	402020 <strlen@plt>
  412840:	mov	x26, x0
  412844:	cbz	x0, 4128c4 <ferror@plt+0x10294>
  412848:	add	x0, x0, #0x2
  41284c:	bl	4021a0 <malloc@plt>
  412850:	ldr	x28, [sp, #128]
  412854:	mov	x22, x0
  412858:	mov	x3, x26
  41285c:	mov	x24, #0x0                   	// #0
  412860:	mov	x2, x3
  412864:	mov	x1, x28
  412868:	add	x0, x22, x24
  41286c:	bl	401fe0 <memcpy@plt>
  412870:	b	412710 <ferror@plt+0x100e0>
  412874:	mov	x0, x21
  412878:	bl	412588 <ferror@plt+0xff58>
  41287c:	cmp	w0, #0x1
  412880:	b.hi	4126b0 <ferror@plt+0x10080>  // b.pmore
  412884:	ldr	x0, [sp, #112]
  412888:	cmp	x0, x21
  41288c:	b.ne	412800 <ferror@plt+0x101d0>  // b.any
  412890:	tbz	w27, #5, 412800 <ferror@plt+0x101d0>
  412894:	b	412a50 <ferror@plt+0x10420>
  412898:	cbz	x19, 412830 <ferror@plt+0x10200>
  41289c:	mov	x0, x19
  4128a0:	bl	402020 <strlen@plt>
  4128a4:	mov	x24, x0
  4128a8:	ldr	x0, [sp, #128]
  4128ac:	cbz	x0, 4126cc <ferror@plt+0x1009c>
  4128b0:	ldr	x0, [sp, #128]
  4128b4:	bl	402020 <strlen@plt>
  4128b8:	mov	x26, x0
  4128bc:	orr	x0, x24, x0
  4128c0:	cbnz	x0, 412c0c <ferror@plt+0x105dc>
  4128c4:	cbz	x23, 4128ec <ferror@plt+0x102bc>
  4128c8:	ldrb	w0, [x21, #96]
  4128cc:	tbnz	w0, #1, 4128ec <ferror@plt+0x102bc>
  4128d0:	ldr	x0, [sp, #120]
  4128d4:	mov	x22, #0x0                   	// #0
  4128d8:	cbz	x0, 412748 <ferror@plt+0x10118>
  4128dc:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  4128e0:	mov	x22, #0x0                   	// #0
  4128e4:	add	x2, x2, #0x340
  4128e8:	b	412738 <ferror@plt+0x10108>
  4128ec:	ldr	x0, [sp, #120]
  4128f0:	mov	x22, #0x0                   	// #0
  4128f4:	cbz	x0, 4127c4 <ferror@plt+0x10194>
  4128f8:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  4128fc:	mov	x22, #0x0                   	// #0
  412900:	add	x2, x2, #0x340
  412904:	b	4127b4 <ferror@plt+0x10184>
  412908:	cmn	w20, #0x11
  41290c:	b.eq	412800 <ferror@plt+0x101d0>  // b.none
  412910:	ldrb	w0, [x21, #96]
  412914:	tbz	w0, #2, 412800 <ferror@plt+0x101d0>
  412918:	tbz	w20, #31, 41275c <ferror@plt+0x1012c>
  41291c:	ldr	x0, [sp, #192]
  412920:	b	41276c <ferror@plt+0x1013c>
  412924:	mov	x0, x21
  412928:	bl	411dc0 <ferror@plt+0xf790>
  41292c:	mov	x19, x0
  412930:	cbz	x0, 412c38 <ferror@plt+0x10608>
  412934:	cbz	x22, 412a5c <ferror@plt+0x1042c>
  412938:	mov	x0, x22
  41293c:	bl	402020 <strlen@plt>
  412940:	mov	x28, x0
  412944:	str	x22, [sp, #136]
  412948:	mov	x0, x19
  41294c:	bl	402020 <strlen@plt>
  412950:	mov	x24, x0
  412954:	mov	x0, x19
  412958:	add	x1, x24, #0x1
  41295c:	bl	40b508 <ferror@plt+0x8ed8>
  412960:	ldr	x1, [sp, #112]
  412964:	mov	x23, x0
  412968:	cmp	x1, x21
  41296c:	cset	w0, eq  // eq = none
  412970:	str	w0, [sp, #180]
  412974:	cbz	x23, 412be8 <ferror@plt+0x105b8>
  412978:	sub	x0, x28, #0xd
  41297c:	str	x0, [sp, #144]
  412980:	b	4129f0 <ferror@plt+0x103c0>
  412984:	ldr	x1, [sp, #144]
  412988:	sub	x26, x24, #0xd
  41298c:	sub	x20, x0, x23
  412990:	add	x0, x0, #0xd
  412994:	add	x24, x24, x1
  412998:	sub	x26, x26, x20
  41299c:	str	x0, [sp, #104]
  4129a0:	add	x0, x24, #0x1
  4129a4:	bl	4021a0 <malloc@plt>
  4129a8:	mov	x19, x0
  4129ac:	cbz	x0, 412be0 <ferror@plt+0x105b0>
  4129b0:	mov	x1, x23
  4129b4:	mov	x2, x20
  4129b8:	bl	401fe0 <memcpy@plt>
  4129bc:	ldr	x1, [sp, #136]
  4129c0:	mov	x2, x28
  4129c4:	add	x0, x19, x20
  4129c8:	bl	401fe0 <memcpy@plt>
  4129cc:	ldr	x1, [sp, #104]
  4129d0:	add	x0, x20, x28
  4129d4:	mov	x2, x26
  4129d8:	add	x0, x19, x0
  4129dc:	bl	401fe0 <memcpy@plt>
  4129e0:	strb	wzr, [x19, x24]
  4129e4:	mov	x0, x23
  4129e8:	mov	x23, x19
  4129ec:	bl	4023e0 <free@plt>
  4129f0:	ldr	x1, [sp, #152]
  4129f4:	mov	x0, x23
  4129f8:	bl	4024e0 <strstr@plt>
  4129fc:	cbnz	x0, 412984 <ferror@plt+0x10354>
  412a00:	ldr	x3, [sp, #160]
  412a04:	cbz	x3, 412ab4 <ferror@plt+0x10484>
  412a08:	ldr	x2, [sp, #168]
  412a0c:	mov	x1, x23
  412a10:	mov	x0, x21
  412a14:	blr	x3
  412a18:	cmn	w0, #0x11
  412a1c:	mov	w20, w0
  412a20:	ldr	w0, [sp, #180]
  412a24:	csel	w19, w0, wzr, eq  // eq = none
  412a28:	mov	x0, x23
  412a2c:	bl	4023e0 <free@plt>
  412a30:	b	4127f0 <ferror@plt+0x101c0>
  412a34:	bl	412588 <ferror@plt+0xff58>
  412a38:	cmp	w0, #0x1
  412a3c:	b.hi	412604 <ferror@plt+0xffd4>  // b.pmore
  412a40:	tst	x27, #0x20
  412a44:	mov	w20, #0xffffffef            	// #-17
  412a48:	csel	w20, w20, wzr, ne  // ne = any
  412a4c:	b	41277c <ferror@plt+0x1014c>
  412a50:	mov	w20, #0xffffffef            	// #-17
  412a54:	ldr	x0, [sp, #192]
  412a58:	b	41276c <ferror@plt+0x1013c>
  412a5c:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  412a60:	mov	x28, #0x0                   	// #0
  412a64:	add	x0, x0, #0x340
  412a68:	str	x0, [sp, #136]
  412a6c:	b	412948 <ferror@plt+0x10318>
  412a70:	ldr	x0, [sp, #112]
  412a74:	mov	x2, x25
  412a78:	add	x3, sp, #0xc8
  412a7c:	mov	w1, #0x1                   	// #1
  412a80:	str	xzr, [sp, #200]
  412a84:	ldr	x0, [x0]
  412a88:	bl	411b38 <ferror@plt+0xf508>
  412a8c:	mov	w20, w0
  412a90:	tbnz	w0, #31, 412b1c <ferror@plt+0x104ec>
  412a94:	ldr	x0, [sp, #192]
  412a98:	bl	410f08 <ferror@plt+0xe8d8>
  412a9c:	ldr	x25, [sp, #200]
  412aa0:	cbz	x25, 412b64 <ferror@plt+0x10534>
  412aa4:	stp	x21, x22, [sp, #32]
  412aa8:	stp	x23, x24, [sp, #48]
  412aac:	str	x25, [sp, #192]
  412ab0:	b	412670 <ferror@plt+0x10040>
  412ab4:	mov	x0, x21
  412ab8:	bl	4116d8 <ferror@plt+0xf0a8>
  412abc:	ldr	x24, [sp, #184]
  412ac0:	mov	x1, x0
  412ac4:	mov	w2, #0x1                   	// #1
  412ac8:	mov	x19, x0
  412acc:	mov	x0, x24
  412ad0:	bl	402090 <setenv@plt>
  412ad4:	mov	x0, x23
  412ad8:	bl	402240 <system@plt>
  412adc:	mov	w20, w0
  412ae0:	mov	x0, x24
  412ae4:	bl	4024a0 <unsetenv@plt>
  412ae8:	cmn	w20, #0x1
  412aec:	b.eq	412b34 <ferror@plt+0x10504>  // b.none
  412af0:	ubfx	x24, x20, #8, #8
  412af4:	cbz	w24, 412b24 <ferror@plt+0x104f4>
  412af8:	ldr	x0, [x21]
  412afc:	bl	40c0b8 <ferror@plt+0x9a88>
  412b00:	cmp	w0, #0x2
  412b04:	b.gt	412b70 <ferror@plt+0x10540>
  412b08:	ldr	w0, [sp, #180]
  412b0c:	cmp	w24, #0x11
  412b10:	neg	w20, w24
  412b14:	csel	w19, w0, wzr, eq  // eq = none
  412b18:	b	412a28 <ferror@plt+0x103f8>
  412b1c:	ldp	x25, x26, [sp, #64]
  412b20:	b	41277c <ferror@plt+0x1014c>
  412b24:	ldr	w0, [sp, #180]
  412b28:	cmn	w20, #0x11
  412b2c:	csel	w19, w0, wzr, eq  // eq = none
  412b30:	b	412a28 <ferror@plt+0x103f8>
  412b34:	ldr	x0, [x21]
  412b38:	bl	40c0b8 <ferror@plt+0x9a88>
  412b3c:	cmp	w0, #0x2
  412b40:	b.gt	412ba8 <ferror@plt+0x10578>
  412b44:	mov	x0, x23
  412b48:	bl	4023e0 <free@plt>
  412b4c:	mov	x0, x22
  412b50:	bl	4023e0 <free@plt>
  412b54:	ldrb	w0, [x21, #96]
  412b58:	tbnz	w0, #2, 41291c <ferror@plt+0x102ec>
  412b5c:	mov	w20, #0x0                   	// #0
  412b60:	b	41275c <ferror@plt+0x1012c>
  412b64:	mov	w20, #0x10000               	// #65536
  412b68:	ldp	x25, x26, [sp, #64]
  412b6c:	b	41277c <ferror@plt+0x1014c>
  412b70:	ldr	x0, [x21]
  412b74:	mov	x7, x19
  412b78:	adrp	x6, 418000 <ferror@plt+0x159d0>
  412b7c:	adrp	x5, 418000 <ferror@plt+0x159d0>
  412b80:	add	x6, x6, #0x408
  412b84:	add	x5, x5, #0x7a0
  412b88:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  412b8c:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  412b90:	add	x4, x4, #0x400
  412b94:	add	x2, x2, #0xde8
  412b98:	mov	w3, #0x3d2                 	// #978
  412b9c:	mov	w1, #0x3                   	// #3
  412ba0:	bl	40c020 <ferror@plt+0x99f0>
  412ba4:	b	412b08 <ferror@plt+0x104d8>
  412ba8:	ldr	x0, [x21]
  412bac:	mov	x7, x19
  412bb0:	adrp	x6, 418000 <ferror@plt+0x159d0>
  412bb4:	adrp	x5, 418000 <ferror@plt+0x159d0>
  412bb8:	add	x6, x6, #0x408
  412bbc:	add	x5, x5, #0x7a0
  412bc0:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  412bc4:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  412bc8:	add	x4, x4, #0x400
  412bcc:	add	x2, x2, #0xde8
  412bd0:	mov	w3, #0x3d2                 	// #978
  412bd4:	mov	w1, #0x3                   	// #3
  412bd8:	bl	40c020 <ferror@plt+0x99f0>
  412bdc:	b	412b44 <ferror@plt+0x10514>
  412be0:	mov	x0, x23
  412be4:	bl	4023e0 <free@plt>
  412be8:	mov	x0, x22
  412bec:	bl	4023e0 <free@plt>
  412bf0:	ldrb	w0, [x21, #96]
  412bf4:	tbz	w0, #2, 412800 <ferror@plt+0x101d0>
  412bf8:	mov	w20, #0xfffffff4            	// #-12
  412bfc:	ldr	x0, [sp, #192]
  412c00:	b	41276c <ferror@plt+0x1013c>
  412c04:	mov	w20, #0xfffffffe            	// #-2
  412c08:	b	41277c <ferror@plt+0x1014c>
  412c0c:	add	x0, x24, x26
  412c10:	str	x26, [sp, #104]
  412c14:	add	x0, x0, #0x2
  412c18:	bl	4021a0 <malloc@plt>
  412c1c:	mov	x22, x0
  412c20:	ldr	x3, [sp, #104]
  412c24:	ldr	x28, [sp, #128]
  412c28:	b	4126e4 <ferror@plt+0x100b4>
  412c2c:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  412c30:	add	x2, x2, #0x340
  412c34:	b	4127b4 <ferror@plt+0x10184>
  412c38:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  412c3c:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  412c40:	adrp	x0, 418000 <ferror@plt+0x159d0>
  412c44:	add	x3, x3, #0x268
  412c48:	add	x1, x1, #0xde8
  412c4c:	add	x0, x0, #0x440
  412c50:	mov	w2, #0x3ea                 	// #1002
  412c54:	bl	402570 <__assert_fail@plt>
  412c58:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  412c5c:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  412c60:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  412c64:	add	x3, x3, #0x288
  412c68:	add	x1, x1, #0xde8
  412c6c:	add	x0, x0, #0xc8
  412c70:	mov	w2, #0x49a                 	// #1178
  412c74:	stp	x21, x22, [sp, #32]
  412c78:	stp	x23, x24, [sp, #48]
  412c7c:	stp	x25, x26, [sp, #64]
  412c80:	bl	402570 <__assert_fail@plt>
  412c84:	nop
  412c88:	mov	x12, #0x1080                	// #4224
  412c8c:	sub	sp, sp, x12
  412c90:	mov	x1, #0xfffffffffffffffe    	// #-2
  412c94:	stp	x29, x30, [sp]
  412c98:	mov	x29, sp
  412c9c:	str	x1, [sp, #104]
  412ca0:	cbz	x0, 412f84 <ferror@plt+0x10954>
  412ca4:	stp	x21, x22, [sp, #32]
  412ca8:	mov	x22, x0
  412cac:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  412cb0:	add	x2, x2, #0xe8
  412cb4:	stp	x19, x20, [sp, #16]
  412cb8:	add	x19, sp, #0x80
  412cbc:	ldr	x3, [x22, #16]
  412cc0:	mov	x1, #0x1000                	// #4096
  412cc4:	mov	x0, x19
  412cc8:	stp	x23, x24, [sp, #48]
  412ccc:	bl	402150 <snprintf@plt>
  412cd0:	mov	x0, x19
  412cd4:	mov	w1, #0x80000               	// #524288
  412cd8:	bl	4021b0 <open@plt>
  412cdc:	mov	w24, w0
  412ce0:	tbnz	w0, #31, 412e1c <ferror@plt+0x107ec>
  412ce4:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  412ce8:	mov	w2, #0x80000               	// #524288
  412cec:	add	x1, x1, #0xf8
  412cf0:	bl	402550 <openat@plt>
  412cf4:	mov	w20, w0
  412cf8:	tbz	w0, #31, 412ddc <ferror@plt+0x107ac>
  412cfc:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  412d00:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  412d04:	add	x1, x1, #0x3f8
  412d08:	add	x0, x0, #0x60
  412d0c:	mov	w23, #0x0                   	// #0
  412d10:	bl	402190 <fopen@plt>
  412d14:	mov	x20, x0
  412d18:	cbz	x0, 412f48 <ferror@plt+0x10918>
  412d1c:	add	x21, sp, #0x7f
  412d20:	stp	x25, x26, [sp, #64]
  412d24:	adrp	x25, 41a000 <ferror@plt+0x179d0>
  412d28:	add	x26, sp, #0x70
  412d2c:	add	x25, x25, #0x390
  412d30:	str	x27, [sp, #80]
  412d34:	nop
  412d38:	mov	x2, x20
  412d3c:	mov	x0, x19
  412d40:	mov	w1, #0x1000                	// #4096
  412d44:	bl	4025f0 <fgets@plt>
  412d48:	cbz	x0, 412dc8 <ferror@plt+0x10798>
  412d4c:	mov	x0, x19
  412d50:	bl	402020 <strlen@plt>
  412d54:	add	w23, w23, #0x1
  412d58:	mov	x27, x0
  412d5c:	mov	x2, x26
  412d60:	mov	x1, x25
  412d64:	mov	x0, x19
  412d68:	bl	402180 <strtok_r@plt>
  412d6c:	cbz	x0, 412d7c <ferror@plt+0x1074c>
  412d70:	ldr	x1, [x22, #16]
  412d74:	bl	402370 <strcmp@plt>
  412d78:	cbz	w0, 412e88 <ferror@plt+0x10858>
  412d7c:	ldrb	w0, [x21, x27]
  412d80:	cmp	w0, #0xa
  412d84:	b.eq	412d38 <ferror@plt+0x10708>  // b.none
  412d88:	mov	w1, #0x1000                	// #4096
  412d8c:	mov	x2, x20
  412d90:	mov	x0, x19
  412d94:	bl	4025f0 <fgets@plt>
  412d98:	mov	x1, x0
  412d9c:	mov	x0, x19
  412da0:	cbz	x1, 412d38 <ferror@plt+0x10708>
  412da4:	bl	402020 <strlen@plt>
  412da8:	ldrb	w1, [x21, x0]
  412dac:	cmp	w1, #0xa
  412db0:	b.ne	412d88 <ferror@plt+0x10758>  // b.any
  412db4:	mov	x2, x20
  412db8:	mov	x0, x19
  412dbc:	mov	w1, #0x1000                	// #4096
  412dc0:	bl	4025f0 <fgets@plt>
  412dc4:	cbnz	x0, 412d4c <ferror@plt+0x1071c>
  412dc8:	mov	x0, x20
  412dcc:	bl	402160 <fclose@plt>
  412dd0:	ldp	x25, x26, [sp, #64]
  412dd4:	ldr	x27, [sp, #80]
  412dd8:	b	412df4 <ferror@plt+0x107c4>
  412ddc:	add	x1, sp, #0x68
  412de0:	mov	w2, #0xa                   	// #10
  412de4:	bl	40b900 <ferror@plt+0x92d0>
  412de8:	tbnz	w0, #31, 412e48 <ferror@plt+0x10818>
  412dec:	mov	w0, w20
  412df0:	bl	402280 <close@plt>
  412df4:	mov	w0, w24
  412df8:	bl	402280 <close@plt>
  412dfc:	ldp	x19, x20, [sp, #16]
  412e00:	ldp	x21, x22, [sp, #32]
  412e04:	ldp	x23, x24, [sp, #48]
  412e08:	ldr	x0, [sp, #104]
  412e0c:	mov	x12, #0x1080                	// #4224
  412e10:	ldp	x29, x30, [sp]
  412e14:	add	sp, sp, x12
  412e18:	ret
  412e1c:	bl	402580 <__errno_location@plt>
  412e20:	ldr	w0, [x0]
  412e24:	mov	x12, #0x1080                	// #4224
  412e28:	neg	w0, w0
  412e2c:	ldp	x29, x30, [sp]
  412e30:	sxtw	x0, w0
  412e34:	ldp	x19, x20, [sp, #16]
  412e38:	ldp	x21, x22, [sp, #32]
  412e3c:	ldp	x23, x24, [sp, #48]
  412e40:	add	sp, sp, x12
  412e44:	ret
  412e48:	ldr	x0, [x22]
  412e4c:	bl	40c0b8 <ferror@plt+0x9a88>
  412e50:	cmp	w0, #0x2
  412e54:	b.le	412dec <ferror@plt+0x107bc>
  412e58:	ldr	x0, [x22]
  412e5c:	mov	x6, x19
  412e60:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  412e64:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  412e68:	add	x5, x5, #0x108
  412e6c:	add	x4, x4, #0x498
  412e70:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  412e74:	mov	w3, #0x71a                 	// #1818
  412e78:	add	x2, x2, #0xde8
  412e7c:	mov	w1, #0x3                   	// #3
  412e80:	bl	40c020 <ferror@plt+0x99f0>
  412e84:	b	412dec <ferror@plt+0x107bc>
  412e88:	mov	x2, x26
  412e8c:	mov	x1, x25
  412e90:	mov	x0, #0x0                   	// #0
  412e94:	bl	402180 <strtok_r@plt>
  412e98:	mov	x19, x0
  412e9c:	cbz	x0, 412f08 <ferror@plt+0x108d8>
  412ea0:	add	x1, sp, #0x78
  412ea4:	mov	w2, #0xa                   	// #10
  412ea8:	bl	4023b0 <strtol@plt>
  412eac:	ldr	x1, [sp, #120]
  412eb0:	cmp	x1, x19
  412eb4:	b.eq	412ec0 <ferror@plt+0x10890>  // b.none
  412eb8:	ldrb	w1, [x1]
  412ebc:	cbz	w1, 412f00 <ferror@plt+0x108d0>
  412ec0:	ldr	x0, [x22]
  412ec4:	bl	40c0b8 <ferror@plt+0x9a88>
  412ec8:	cmp	w0, #0x2
  412ecc:	b.le	412dc8 <ferror@plt+0x10798>
  412ed0:	ldr	x0, [x22]
  412ed4:	mov	w6, w23
  412ed8:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  412edc:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  412ee0:	add	x5, x5, #0x130
  412ee4:	add	x4, x4, #0x498
  412ee8:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  412eec:	mov	w3, #0x73b                 	// #1851
  412ef0:	add	x2, x2, #0xde8
  412ef4:	mov	w1, #0x3                   	// #3
  412ef8:	bl	40c020 <ferror@plt+0x99f0>
  412efc:	b	412dc8 <ferror@plt+0x10798>
  412f00:	str	x0, [sp, #104]
  412f04:	b	412dc8 <ferror@plt+0x10798>
  412f08:	ldr	x0, [x22]
  412f0c:	bl	40c0b8 <ferror@plt+0x9a88>
  412f10:	cmp	w0, #0x2
  412f14:	b.le	412dc8 <ferror@plt+0x10798>
  412f18:	ldr	x0, [x22]
  412f1c:	mov	w6, w23
  412f20:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  412f24:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  412f28:	add	x5, x5, #0x130
  412f2c:	add	x4, x4, #0x498
  412f30:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  412f34:	mov	w3, #0x734                 	// #1844
  412f38:	add	x2, x2, #0xde8
  412f3c:	mov	w1, #0x3                   	// #3
  412f40:	bl	40c020 <ferror@plt+0x99f0>
  412f44:	b	412dc8 <ferror@plt+0x10798>
  412f48:	bl	402580 <__errno_location@plt>
  412f4c:	ldr	w19, [x0]
  412f50:	mov	x20, x0
  412f54:	ldr	x0, [x22]
  412f58:	neg	w19, w19
  412f5c:	bl	40c0b8 <ferror@plt+0x9a88>
  412f60:	cmp	w0, #0x2
  412f64:	b.gt	412f8c <ferror@plt+0x1095c>
  412f68:	mov	w0, w24
  412f6c:	bl	402280 <close@plt>
  412f70:	sxtw	x0, w19
  412f74:	ldp	x19, x20, [sp, #16]
  412f78:	ldp	x21, x22, [sp, #32]
  412f7c:	ldp	x23, x24, [sp, #48]
  412f80:	b	412e0c <ferror@plt+0x107dc>
  412f84:	mov	x0, x1
  412f88:	b	412e0c <ferror@plt+0x107dc>
  412f8c:	ldr	w0, [x20]
  412f90:	ldr	x20, [x22]
  412f94:	bl	402270 <strerror@plt>
  412f98:	mov	x6, x0
  412f9c:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  412fa0:	mov	x0, x20
  412fa4:	add	x5, x5, #0x70
  412fa8:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  412fac:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  412fb0:	add	x4, x4, #0x498
  412fb4:	add	x2, x2, #0xde8
  412fb8:	mov	w3, #0x723                 	// #1827
  412fbc:	mov	w1, #0x3                   	// #3
  412fc0:	bl	40c020 <ferror@plt+0x99f0>
  412fc4:	b	412f68 <ferror@plt+0x10938>
  412fc8:	mov	x12, #0x1040                	// #4160
  412fcc:	sub	sp, sp, x12
  412fd0:	stp	x29, x30, [sp]
  412fd4:	mov	x29, sp
  412fd8:	stp	x19, x20, [sp, #16]
  412fdc:	cbz	x0, 4130dc <ferror@plt+0x10aac>
  412fe0:	mov	x19, x0
  412fe4:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  412fe8:	add	x2, x2, #0x160
  412fec:	stp	x21, x22, [sp, #32]
  412ff0:	add	x22, sp, #0x40
  412ff4:	ldr	x3, [x19, #16]
  412ff8:	mov	x1, #0x1000                	// #4096
  412ffc:	mov	x0, x22
  413000:	bl	402150 <snprintf@plt>
  413004:	mov	x0, x22
  413008:	mov	w1, #0x80000               	// #524288
  41300c:	bl	4021b0 <open@plt>
  413010:	mov	w21, w0
  413014:	tbnz	w0, #31, 413054 <ferror@plt+0x10a24>
  413018:	add	x1, sp, #0x38
  41301c:	mov	w2, #0xa                   	// #10
  413020:	bl	40b900 <ferror@plt+0x92d0>
  413024:	mov	w20, w0
  413028:	mov	w0, w21
  41302c:	bl	402280 <close@plt>
  413030:	tbnz	w20, #31, 413080 <ferror@plt+0x10a50>
  413034:	ldp	x21, x22, [sp, #32]
  413038:	ldr	w20, [sp, #56]
  41303c:	mov	w0, w20
  413040:	mov	x12, #0x1040                	// #4160
  413044:	ldp	x29, x30, [sp]
  413048:	ldp	x19, x20, [sp, #16]
  41304c:	add	sp, sp, x12
  413050:	ret
  413054:	bl	402580 <__errno_location@plt>
  413058:	ldr	w0, [x0]
  41305c:	neg	w20, w0
  413060:	bl	402270 <strerror@plt>
  413064:	mov	w0, w20
  413068:	mov	x12, #0x1040                	// #4160
  41306c:	ldp	x29, x30, [sp]
  413070:	ldp	x19, x20, [sp, #16]
  413074:	ldp	x21, x22, [sp, #32]
  413078:	add	sp, sp, x12
  41307c:	ret
  413080:	ldr	x0, [x19]
  413084:	bl	40c0b8 <ferror@plt+0x9a88>
  413088:	cmp	w0, #0x2
  41308c:	b.gt	413098 <ferror@plt+0x10a68>
  413090:	ldp	x21, x22, [sp, #32]
  413094:	b	41303c <ferror@plt+0x10a0c>
  413098:	ldr	x19, [x19]
  41309c:	neg	w0, w20
  4130a0:	bl	402270 <strerror@plt>
  4130a4:	mov	x7, x0
  4130a8:	mov	x6, x22
  4130ac:	mov	x0, x19
  4130b0:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  4130b4:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  4130b8:	add	x5, x5, #0x178
  4130bc:	add	x4, x4, #0x4b0
  4130c0:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  4130c4:	mov	w3, #0x76b                 	// #1899
  4130c8:	add	x2, x2, #0xde8
  4130cc:	mov	w1, #0x3                   	// #3
  4130d0:	bl	40c020 <ferror@plt+0x99f0>
  4130d4:	ldp	x21, x22, [sp, #32]
  4130d8:	b	41303c <ferror@plt+0x10a0c>
  4130dc:	mov	w20, #0xfffffffe            	// #-2
  4130e0:	b	41303c <ferror@plt+0x10a0c>
  4130e4:	nop
  4130e8:	mov	x12, #0x1050                	// #4176
  4130ec:	sub	sp, sp, x12
  4130f0:	stp	x29, x30, [sp]
  4130f4:	mov	x29, sp
  4130f8:	stp	x19, x20, [sp, #16]
  4130fc:	cbz	x0, 4131e8 <ferror@plt+0x10bb8>
  413100:	stp	x21, x22, [sp, #32]
  413104:	mov	x21, x0
  413108:	ldr	x0, [x0]
  41310c:	cbz	x0, 4131e4 <ferror@plt+0x10bb4>
  413110:	ldr	x3, [x21, #16]
  413114:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  413118:	add	x2, x2, #0x1a0
  41311c:	add	x19, sp, #0x50
  413120:	mov	x1, #0x1000                	// #4096
  413124:	mov	x0, x19
  413128:	bl	402150 <snprintf@plt>
  41312c:	mov	x0, x19
  413130:	bl	4020d0 <opendir@plt>
  413134:	mov	x22, x0
  413138:	cbz	x0, 4131d4 <ferror@plt+0x10ba4>
  41313c:	bl	402220 <readdir@plt>
  413140:	cbz	x0, 413338 <ferror@plt+0x10d08>
  413144:	stp	x23, x24, [sp, #48]
  413148:	add	x23, sp, #0x48
  41314c:	mov	x20, #0x0                   	// #0
  413150:	ldrb	w3, [x0, #19]
  413154:	add	x24, x0, #0x13
  413158:	mov	x2, x23
  41315c:	mov	x1, x24
  413160:	cmp	w3, #0x2e
  413164:	b.ne	41317c <ferror@plt+0x10b4c>  // b.any
  413168:	ldrb	w3, [x0, #20]
  41316c:	cbz	w3, 4131a0 <ferror@plt+0x10b70>
  413170:	ldrh	w0, [x0, #20]
  413174:	cmp	w0, #0x2e
  413178:	b.eq	4131a0 <ferror@plt+0x10b70>  // b.none
  41317c:	ldr	x0, [x21]
  413180:	bl	410b90 <ferror@plt+0xe560>
  413184:	mov	w19, w0
  413188:	mov	x0, x20
  41318c:	tbnz	w19, #31, 413204 <ferror@plt+0x10bd4>
  413190:	ldr	x1, [sp, #72]
  413194:	bl	40d048 <ferror@plt+0xaa18>
  413198:	cbz	x0, 413248 <ferror@plt+0x10c18>
  41319c:	mov	x20, x0
  4131a0:	mov	x0, x22
  4131a4:	bl	402220 <readdir@plt>
  4131a8:	cbnz	x0, 413150 <ferror@plt+0x10b20>
  4131ac:	ldp	x23, x24, [sp, #48]
  4131b0:	mov	x0, x22
  4131b4:	bl	402260 <closedir@plt>
  4131b8:	ldp	x21, x22, [sp, #32]
  4131bc:	mov	x0, x20
  4131c0:	mov	x12, #0x1050                	// #4176
  4131c4:	ldp	x29, x30, [sp]
  4131c8:	ldp	x19, x20, [sp, #16]
  4131cc:	add	sp, sp, x12
  4131d0:	ret
  4131d4:	ldr	x0, [x21]
  4131d8:	bl	40c0b8 <ferror@plt+0x9a88>
  4131dc:	cmp	w0, #0x2
  4131e0:	b.gt	4132ec <ferror@plt+0x10cbc>
  4131e4:	ldp	x21, x22, [sp, #32]
  4131e8:	mov	x20, #0x0                   	// #0
  4131ec:	mov	x12, #0x1050                	// #4176
  4131f0:	mov	x0, x20
  4131f4:	ldp	x29, x30, [sp]
  4131f8:	ldp	x19, x20, [sp, #16]
  4131fc:	add	sp, sp, x12
  413200:	ret
  413204:	ldr	x0, [x21]
  413208:	bl	40c0b8 <ferror@plt+0x9a88>
  41320c:	cmp	w0, #0x2
  413210:	b.gt	413280 <ferror@plt+0x10c50>
  413214:	mov	x0, x22
  413218:	bl	402260 <closedir@plt>
  41321c:	mov	x0, x20
  413220:	bl	410f08 <ferror@plt+0xe8d8>
  413224:	ldp	x21, x22, [sp, #32]
  413228:	mov	x20, #0x0                   	// #0
  41322c:	ldp	x23, x24, [sp, #48]
  413230:	mov	x0, x20
  413234:	mov	x12, #0x1050                	// #4176
  413238:	ldp	x29, x30, [sp]
  41323c:	ldp	x19, x20, [sp, #16]
  413240:	add	sp, sp, x12
  413244:	ret
  413248:	ldr	x0, [x21]
  41324c:	bl	40c0b8 <ferror@plt+0x9a88>
  413250:	cmp	w0, #0x2
  413254:	b.gt	4132c0 <ferror@plt+0x10c90>
  413258:	ldr	x0, [sp, #72]
  41325c:	bl	411270 <ferror@plt+0xec40>
  413260:	mov	x0, x22
  413264:	bl	402260 <closedir@plt>
  413268:	mov	x0, x20
  41326c:	mov	x20, #0x0                   	// #0
  413270:	bl	410f08 <ferror@plt+0xe8d8>
  413274:	ldp	x21, x22, [sp, #32]
  413278:	ldp	x23, x24, [sp, #48]
  41327c:	b	413230 <ferror@plt+0x10c00>
  413280:	ldr	x21, [x21]
  413284:	neg	w0, w19
  413288:	bl	402270 <strerror@plt>
  41328c:	mov	x7, x0
  413290:	mov	x6, x24
  413294:	mov	x0, x21
  413298:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  41329c:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  4132a0:	add	x5, x5, #0x1d8
  4132a4:	add	x4, x4, #0x4c8
  4132a8:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  4132ac:	mov	w3, #0x79d                 	// #1949
  4132b0:	add	x2, x2, #0xde8
  4132b4:	mov	w1, #0x3                   	// #3
  4132b8:	bl	40c020 <ferror@plt+0x99f0>
  4132bc:	b	413214 <ferror@plt+0x10be4>
  4132c0:	ldr	x0, [x21]
  4132c4:	adrp	x5, 417000 <ferror@plt+0x149d0>
  4132c8:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  4132cc:	add	x5, x5, #0xc80
  4132d0:	add	x4, x4, #0x4c8
  4132d4:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  4132d8:	mov	w3, #0x7a6                 	// #1958
  4132dc:	add	x2, x2, #0xde8
  4132e0:	mov	w1, #0x3                   	// #3
  4132e4:	bl	40c020 <ferror@plt+0x99f0>
  4132e8:	b	413258 <ferror@plt+0x10c28>
  4132ec:	bl	402580 <__errno_location@plt>
  4132f0:	ldr	w0, [x0]
  4132f4:	ldr	x21, [x21]
  4132f8:	mov	x20, #0x0                   	// #0
  4132fc:	bl	402270 <strerror@plt>
  413300:	mov	x7, x0
  413304:	mov	x6, x19
  413308:	mov	x0, x21
  41330c:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  413310:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  413314:	add	x5, x5, #0x1b8
  413318:	add	x4, x4, #0x4c8
  41331c:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  413320:	mov	w3, #0x78a                 	// #1930
  413324:	add	x2, x2, #0xde8
  413328:	mov	w1, #0x3                   	// #3
  41332c:	bl	40c020 <ferror@plt+0x99f0>
  413330:	ldp	x21, x22, [sp, #32]
  413334:	b	4131bc <ferror@plt+0x10b8c>
  413338:	mov	x20, #0x0                   	// #0
  41333c:	b	4131b0 <ferror@plt+0x10b80>
  413340:	cbz	x0, 41337c <ferror@plt+0x10d4c>
  413344:	stp	x29, x30, [sp, #-32]!
  413348:	mov	x29, sp
  41334c:	str	x19, [sp, #16]
  413350:	mov	x19, x0
  413354:	nop
  413358:	ldr	x0, [x19, #16]
  41335c:	bl	4023e0 <free@plt>
  413360:	mov	x0, x19
  413364:	bl	40d178 <ferror@plt+0xab48>
  413368:	mov	x19, x0
  41336c:	cbnz	x0, 413358 <ferror@plt+0x10d28>
  413370:	ldr	x19, [sp, #16]
  413374:	ldp	x29, x30, [sp], #32
  413378:	ret
  41337c:	ret
  413380:	cbz	x0, 413390 <ferror@plt+0x10d60>
  413384:	ldr	x0, [x0, #16]
  413388:	ldr	x0, [x0]
  41338c:	ret
  413390:	mov	x0, #0x0                   	// #0
  413394:	ret
  413398:	cbz	x0, 4133a8 <ferror@plt+0x10d78>
  41339c:	ldr	x0, [x0, #16]
  4133a0:	add	x0, x0, #0x8
  4133a4:	ret
  4133a8:	mov	x0, #0x0                   	// #0
  4133ac:	ret
  4133b0:	b	413340 <ferror@plt+0x10d10>
  4133b4:	nop
  4133b8:	stp	x29, x30, [sp, #-176]!
  4133bc:	cmp	x0, #0x0
  4133c0:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4133c4:	mov	x29, sp
  4133c8:	stp	x23, x24, [sp, #48]
  4133cc:	stp	xzr, xzr, [sp, #88]
  4133d0:	stp	xzr, xzr, [sp, #104]
  4133d4:	stp	xzr, xzr, [sp, #120]
  4133d8:	stp	xzr, xzr, [sp, #136]
  4133dc:	stp	xzr, xzr, [sp, #152]
  4133e0:	str	xzr, [sp, #168]
  4133e4:	b.eq	413624 <ferror@plt+0x10ff4>  // b.none
  4133e8:	stp	x21, x22, [sp, #32]
  4133ec:	mov	x22, x1
  4133f0:	ldr	x1, [x1]
  4133f4:	cbnz	x1, 41362c <ferror@plt+0x10ffc>
  4133f8:	stp	x25, x26, [sp, #64]
  4133fc:	mov	x25, x0
  413400:	bl	411770 <ferror@plt+0xf140>
  413404:	cbz	x0, 413534 <ferror@plt+0x10f04>
  413408:	add	x2, sp, #0x50
  41340c:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  413410:	add	x1, x1, #0x200
  413414:	bl	414f28 <ferror@plt+0x128f8>
  413418:	mov	w24, w0
  41341c:	cmp	w0, #0x0
  413420:	b.lt	41360c <ferror@plt+0x10fdc>  // b.tstop
  413424:	stp	x19, x20, [sp, #16]
  413428:	b.eq	4134fc <ferror@plt+0x10ecc>  // b.none
  41342c:	sub	w23, w0, #0x1
  413430:	mov	x21, #0x0                   	// #0
  413434:	add	x23, x23, #0x1
  413438:	lsl	x23, x23, #3
  41343c:	b	413478 <ferror@plt+0x10e48>
  413440:	add	x26, x0, #0x1
  413444:	sub	x19, x0, x20
  413448:	mov	x0, x26
  41344c:	bl	402020 <strlen@plt>
  413450:	mov	x3, x26
  413454:	mov	x4, x0
  413458:	mov	x2, x19
  41345c:	mov	x1, x20
  413460:	mov	x0, x22
  413464:	bl	410430 <ferror@plt+0xde00>
  413468:	cbz	x0, 4134bc <ferror@plt+0x10e8c>
  41346c:	add	x21, x21, #0x8
  413470:	cmp	x23, x21
  413474:	b.eq	4134fc <ferror@plt+0x10ecc>  // b.none
  413478:	ldr	x0, [sp, #80]
  41347c:	mov	w1, #0x3d                  	// #61
  413480:	ldr	x20, [x0, x21]
  413484:	mov	x0, x20
  413488:	bl	402410 <strchr@plt>
  41348c:	cbnz	x0, 413440 <ferror@plt+0x10e10>
  413490:	mov	x0, x20
  413494:	mov	x26, x20
  413498:	bl	402020 <strlen@plt>
  41349c:	mov	x19, x0
  4134a0:	mov	x3, x26
  4134a4:	mov	x2, x19
  4134a8:	mov	x1, x20
  4134ac:	mov	x0, x22
  4134b0:	mov	x4, #0x0                   	// #0
  4134b4:	bl	410430 <ferror@plt+0xde00>
  4134b8:	cbnz	x0, 41346c <ferror@plt+0x10e3c>
  4134bc:	add	x19, sp, #0x58
  4134c0:	mov	x0, x19
  4134c4:	bl	417030 <ferror@plt+0x14a00>
  4134c8:	ldr	x0, [x22]
  4134cc:	mov	w24, #0xfffffff4            	// #-12
  4134d0:	bl	4133b0 <ferror@plt+0x10d80>
  4134d4:	str	xzr, [x22]
  4134d8:	ldr	x0, [sp, #80]
  4134dc:	bl	4023e0 <free@plt>
  4134e0:	ldp	x19, x20, [sp, #16]
  4134e4:	ldp	x21, x22, [sp, #32]
  4134e8:	ldp	x25, x26, [sp, #64]
  4134ec:	mov	w0, w24
  4134f0:	ldp	x23, x24, [sp, #48]
  4134f4:	ldp	x29, x30, [sp], #176
  4134f8:	ret
  4134fc:	ldr	x0, [x25, #72]
  413500:	add	x19, sp, #0x58
  413504:	mov	x1, x19
  413508:	bl	416e88 <ferror@plt+0x14858>
  41350c:	tst	w0, #0xff
  413510:	b.ne	413558 <ferror@plt+0x10f28>  // b.any
  413514:	mov	x0, x19
  413518:	bl	417030 <ferror@plt+0x14a00>
  41351c:	ldr	x0, [sp, #80]
  413520:	bl	4023e0 <free@plt>
  413524:	ldp	x19, x20, [sp, #16]
  413528:	ldp	x21, x22, [sp, #32]
  41352c:	ldp	x25, x26, [sp, #64]
  413530:	b	4134ec <ferror@plt+0x10ebc>
  413534:	bl	402580 <__errno_location@plt>
  413538:	ldr	w24, [x0]
  41353c:	ldp	x21, x22, [sp, #32]
  413540:	neg	w24, w24
  413544:	ldp	x25, x26, [sp, #64]
  413548:	mov	w0, w24
  41354c:	ldp	x23, x24, [sp, #48]
  413550:	ldp	x29, x30, [sp], #176
  413554:	ret
  413558:	ldr	x20, [sp, #136]
  41355c:	mov	x0, x20
  413560:	bl	402020 <strlen@plt>
  413564:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  413568:	mov	x4, x0
  41356c:	mov	x3, x20
  413570:	add	x1, x1, #0x210
  413574:	mov	x0, x22
  413578:	mov	x2, #0x6                   	// #6
  41357c:	bl	410430 <ferror@plt+0xde00>
  413580:	cbz	x0, 4134c0 <ferror@plt+0x10e90>
  413584:	ldp	x3, x4, [sp, #88]
  413588:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  41358c:	mov	x0, x22
  413590:	add	x1, x1, #0x218
  413594:	mov	x2, #0x6                   	// #6
  413598:	bl	410430 <ferror@plt+0xde00>
  41359c:	cbz	x0, 4134c0 <ferror@plt+0x10e90>
  4135a0:	ldp	x3, x4, [sp, #104]
  4135a4:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  4135a8:	mov	x0, x22
  4135ac:	add	x1, x1, #0x220
  4135b0:	mov	x2, #0x7                   	// #7
  4135b4:	bl	410570 <ferror@plt+0xdf40>
  4135b8:	cbz	x0, 4134c0 <ferror@plt+0x10e90>
  4135bc:	ldr	x20, [sp, #128]
  4135c0:	mov	x0, x20
  4135c4:	bl	402020 <strlen@plt>
  4135c8:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  4135cc:	mov	x4, x0
  4135d0:	mov	x3, x20
  4135d4:	add	x1, x1, #0x228
  4135d8:	mov	x0, x22
  4135dc:	mov	x2, #0xc                   	// #12
  4135e0:	bl	410430 <ferror@plt+0xde00>
  4135e4:	cbz	x0, 4134c0 <ferror@plt+0x10e90>
  4135e8:	ldp	x3, x4, [sp, #144]
  4135ec:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  4135f0:	mov	x0, x22
  4135f4:	add	x1, x1, #0x238
  4135f8:	mov	x2, #0x9                   	// #9
  4135fc:	bl	410570 <ferror@plt+0xdf40>
  413600:	cbz	x0, 4134c0 <ferror@plt+0x10e90>
  413604:	add	w24, w24, #0x5
  413608:	b	413514 <ferror@plt+0x10ee4>
  41360c:	mov	w0, w24
  413610:	ldp	x21, x22, [sp, #32]
  413614:	ldp	x23, x24, [sp, #48]
  413618:	ldp	x25, x26, [sp, #64]
  41361c:	ldp	x29, x30, [sp], #176
  413620:	ret
  413624:	mov	w24, #0xfffffffe            	// #-2
  413628:	b	413548 <ferror@plt+0x10f18>
  41362c:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  413630:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  413634:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  413638:	add	x3, x3, #0x2c8
  41363c:	add	x1, x1, #0xde8
  413640:	add	x0, x0, #0xd8
  413644:	mov	w2, #0x8e9                 	// #2281
  413648:	stp	x19, x20, [sp, #16]
  41364c:	stp	x25, x26, [sp, #64]
  413650:	bl	402570 <__assert_fail@plt>
  413654:	nop
  413658:	cbz	x0, 413670 <ferror@plt+0x11040>
  41365c:	ldr	x0, [x0, #16]
  413660:	cmp	x0, #0x0
  413664:	add	x1, x0, #0x8
  413668:	csel	x0, x1, x0, ne  // ne = any
  41366c:	ret
  413670:	mov	x0, #0x0                   	// #0
  413674:	ret
  413678:	cbz	x0, 41368c <ferror@plt+0x1105c>
  41367c:	ldr	x0, [x0, #16]
  413680:	cbz	x0, 41368c <ferror@plt+0x1105c>
  413684:	ldr	x0, [x0]
  413688:	ret
  41368c:	mov	x0, #0x0                   	// #0
  413690:	ret
  413694:	nop
  413698:	b	413340 <ferror@plt+0x10d10>
  41369c:	nop
  4136a0:	stp	x29, x30, [sp, #-96]!
  4136a4:	cmp	x0, #0x0
  4136a8:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4136ac:	mov	x29, sp
  4136b0:	stp	x23, x24, [sp, #48]
  4136b4:	b.eq	4137ec <ferror@plt+0x111bc>  // b.none
  4136b8:	stp	x21, x22, [sp, #32]
  4136bc:	mov	x21, x1
  4136c0:	ldr	x1, [x1]
  4136c4:	cbnz	x1, 4137f4 <ferror@plt+0x111c4>
  4136c8:	bl	411770 <ferror@plt+0xf140>
  4136cc:	cbz	x0, 4137a0 <ferror@plt+0x11170>
  4136d0:	add	x1, sp, #0x58
  4136d4:	bl	415128 <ferror@plt+0x12af8>
  4136d8:	mov	w23, w0
  4136dc:	cmp	w0, #0x0
  4136e0:	b.lt	41378c <ferror@plt+0x1115c>  // b.tstop
  4136e4:	b.eq	413784 <ferror@plt+0x11154>  // b.none
  4136e8:	sub	w22, w23, #0x1
  4136ec:	stp	x19, x20, [sp, #16]
  4136f0:	add	x22, x22, #0x1
  4136f4:	mov	x20, #0x0                   	// #0
  4136f8:	stp	x25, x26, [sp, #64]
  4136fc:	add	x22, x22, x22, lsl #1
  413700:	lsl	x22, x22, #3
  413704:	b	413718 <ferror@plt+0x110e8>
  413708:	str	x0, [x21]
  41370c:	add	x20, x20, #0x18
  413710:	cmp	x22, x20
  413714:	b.eq	41377c <ferror@plt+0x1114c>  // b.none
  413718:	ldr	x0, [sp, #88]
  41371c:	add	x1, x0, x20
  413720:	ldr	x25, [x0, x20]
  413724:	ldr	x24, [x1, #16]
  413728:	mov	x0, x24
  41372c:	bl	402020 <strlen@plt>
  413730:	add	x26, x0, #0x1
  413734:	add	x0, x0, #0x9
  413738:	bl	4021a0 <malloc@plt>
  41373c:	mov	x19, x0
  413740:	cbz	x0, 4137c0 <ferror@plt+0x11190>
  413744:	str	x25, [x0], #8
  413748:	mov	x1, x24
  41374c:	mov	x2, x26
  413750:	bl	401fe0 <memcpy@plt>
  413754:	ldr	x0, [x21]
  413758:	mov	x1, x19
  41375c:	bl	40d048 <ferror@plt+0xaa18>
  413760:	cbnz	x0, 413708 <ferror@plt+0x110d8>
  413764:	mov	x0, x19
  413768:	bl	4023e0 <free@plt>
  41376c:	ldr	x0, [x21]
  413770:	mov	w23, #0xfffffff4            	// #-12
  413774:	bl	413698 <ferror@plt+0x11068>
  413778:	str	xzr, [x21]
  41377c:	ldp	x19, x20, [sp, #16]
  413780:	ldp	x25, x26, [sp, #64]
  413784:	ldr	x0, [sp, #88]
  413788:	bl	4023e0 <free@plt>
  41378c:	ldp	x21, x22, [sp, #32]
  413790:	mov	w0, w23
  413794:	ldp	x23, x24, [sp, #48]
  413798:	ldp	x29, x30, [sp], #96
  41379c:	ret
  4137a0:	bl	402580 <__errno_location@plt>
  4137a4:	ldr	w23, [x0]
  4137a8:	ldp	x21, x22, [sp, #32]
  4137ac:	neg	w23, w23
  4137b0:	mov	w0, w23
  4137b4:	ldp	x23, x24, [sp, #48]
  4137b8:	ldp	x29, x30, [sp], #96
  4137bc:	ret
  4137c0:	bl	402580 <__errno_location@plt>
  4137c4:	ldr	w23, [x0]
  4137c8:	ldr	x0, [x21]
  4137cc:	neg	w23, w23
  4137d0:	bl	413698 <ferror@plt+0x11068>
  4137d4:	ldr	x0, [sp, #88]
  4137d8:	ldp	x19, x20, [sp, #16]
  4137dc:	ldp	x25, x26, [sp, #64]
  4137e0:	str	xzr, [x21]
  4137e4:	bl	4023e0 <free@plt>
  4137e8:	b	41378c <ferror@plt+0x1115c>
  4137ec:	mov	w23, #0xfffffffe            	// #-2
  4137f0:	b	413790 <ferror@plt+0x11160>
  4137f4:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  4137f8:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  4137fc:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  413800:	add	x3, x3, #0x2e0
  413804:	add	x1, x1, #0xde8
  413808:	add	x0, x0, #0xd8
  41380c:	mov	w2, #0x9a8                 	// #2472
  413810:	stp	x19, x20, [sp, #16]
  413814:	stp	x25, x26, [sp, #64]
  413818:	bl	402570 <__assert_fail@plt>
  41381c:	nop
  413820:	cbz	x0, 413838 <ferror@plt+0x11208>
  413824:	ldr	x0, [x0, #16]
  413828:	cmp	x0, #0x0
  41382c:	add	x1, x0, #0x8
  413830:	csel	x0, x1, x0, ne  // ne = any
  413834:	ret
  413838:	mov	x0, #0x0                   	// #0
  41383c:	ret
  413840:	cbz	x0, 413854 <ferror@plt+0x11224>
  413844:	ldr	x0, [x0, #16]
  413848:	cbz	x0, 413854 <ferror@plt+0x11224>
  41384c:	ldr	x0, [x0]
  413850:	ret
  413854:	mov	x0, #0x0                   	// #0
  413858:	ret
  41385c:	nop
  413860:	b	413340 <ferror@plt+0x10d10>
  413864:	nop
  413868:	stp	x29, x30, [sp, #-96]!
  41386c:	cmp	x0, #0x0
  413870:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  413874:	mov	x29, sp
  413878:	stp	x23, x24, [sp, #48]
  41387c:	b.eq	4139b4 <ferror@plt+0x11384>  // b.none
  413880:	stp	x21, x22, [sp, #32]
  413884:	mov	x21, x1
  413888:	ldr	x1, [x1]
  41388c:	cbnz	x1, 4139bc <ferror@plt+0x1138c>
  413890:	bl	411770 <ferror@plt+0xf140>
  413894:	cbz	x0, 413968 <ferror@plt+0x11338>
  413898:	add	x1, sp, #0x58
  41389c:	bl	415a80 <ferror@plt+0x13450>
  4138a0:	mov	w23, w0
  4138a4:	cmp	w0, #0x0
  4138a8:	b.lt	413954 <ferror@plt+0x11324>  // b.tstop
  4138ac:	b.eq	41394c <ferror@plt+0x1131c>  // b.none
  4138b0:	sub	w22, w23, #0x1
  4138b4:	stp	x19, x20, [sp, #16]
  4138b8:	add	x22, x22, #0x1
  4138bc:	mov	x20, #0x0                   	// #0
  4138c0:	stp	x25, x26, [sp, #64]
  4138c4:	add	x22, x22, x22, lsl #1
  4138c8:	lsl	x22, x22, #3
  4138cc:	b	4138e0 <ferror@plt+0x112b0>
  4138d0:	str	x0, [x21]
  4138d4:	add	x20, x20, #0x18
  4138d8:	cmp	x22, x20
  4138dc:	b.eq	413944 <ferror@plt+0x11314>  // b.none
  4138e0:	ldr	x0, [sp, #88]
  4138e4:	add	x1, x0, x20
  4138e8:	ldr	x25, [x0, x20]
  4138ec:	ldr	x24, [x1, #16]
  4138f0:	mov	x0, x24
  4138f4:	bl	402020 <strlen@plt>
  4138f8:	add	x26, x0, #0x1
  4138fc:	add	x0, x0, #0x9
  413900:	bl	4021a0 <malloc@plt>
  413904:	mov	x19, x0
  413908:	cbz	x0, 413988 <ferror@plt+0x11358>
  41390c:	str	x25, [x0], #8
  413910:	mov	x1, x24
  413914:	mov	x2, x26
  413918:	bl	401fe0 <memcpy@plt>
  41391c:	ldr	x0, [x21]
  413920:	mov	x1, x19
  413924:	bl	40d048 <ferror@plt+0xaa18>
  413928:	cbnz	x0, 4138d0 <ferror@plt+0x112a0>
  41392c:	mov	x0, x19
  413930:	bl	4023e0 <free@plt>
  413934:	ldr	x0, [x21]
  413938:	mov	w23, #0xfffffff4            	// #-12
  41393c:	bl	413860 <ferror@plt+0x11230>
  413940:	str	xzr, [x21]
  413944:	ldp	x19, x20, [sp, #16]
  413948:	ldp	x25, x26, [sp, #64]
  41394c:	ldr	x0, [sp, #88]
  413950:	bl	4023e0 <free@plt>
  413954:	ldp	x21, x22, [sp, #32]
  413958:	mov	w0, w23
  41395c:	ldp	x23, x24, [sp, #48]
  413960:	ldp	x29, x30, [sp], #96
  413964:	ret
  413968:	bl	402580 <__errno_location@plt>
  41396c:	ldr	w23, [x0]
  413970:	ldp	x21, x22, [sp, #32]
  413974:	neg	w23, w23
  413978:	mov	w0, w23
  41397c:	ldp	x23, x24, [sp, #48]
  413980:	ldp	x29, x30, [sp], #96
  413984:	ret
  413988:	bl	402580 <__errno_location@plt>
  41398c:	ldr	w23, [x0]
  413990:	ldr	x0, [x21]
  413994:	neg	w23, w23
  413998:	bl	413860 <ferror@plt+0x11230>
  41399c:	ldr	x0, [sp, #88]
  4139a0:	ldp	x19, x20, [sp, #16]
  4139a4:	ldp	x25, x26, [sp, #64]
  4139a8:	str	xzr, [x21]
  4139ac:	bl	4023e0 <free@plt>
  4139b0:	b	413954 <ferror@plt+0x11324>
  4139b4:	mov	w23, #0xfffffffe            	// #-2
  4139b8:	b	413958 <ferror@plt+0x11328>
  4139bc:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  4139c0:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  4139c4:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  4139c8:	add	x3, x3, #0x300
  4139cc:	add	x1, x1, #0xde8
  4139d0:	add	x0, x0, #0xd8
  4139d4:	mov	w2, #0xa34                 	// #2612
  4139d8:	stp	x19, x20, [sp, #16]
  4139dc:	stp	x25, x26, [sp, #64]
  4139e0:	bl	402570 <__assert_fail@plt>
  4139e4:	nop
  4139e8:	cbz	x0, 413a00 <ferror@plt+0x113d0>
  4139ec:	ldr	x0, [x0, #16]
  4139f0:	cmp	x0, #0x0
  4139f4:	add	x1, x0, #0x9
  4139f8:	csel	x0, x1, x0, ne  // ne = any
  4139fc:	ret
  413a00:	mov	x0, #0x0                   	// #0
  413a04:	ret
  413a08:	cbz	x0, 413a1c <ferror@plt+0x113ec>
  413a0c:	ldr	x0, [x0, #16]
  413a10:	cbz	x0, 413a1c <ferror@plt+0x113ec>
  413a14:	ldr	x0, [x0]
  413a18:	ret
  413a1c:	mov	x0, #0x0                   	// #0
  413a20:	ret
  413a24:	nop
  413a28:	cbz	x0, 413a3c <ferror@plt+0x1140c>
  413a2c:	ldr	x0, [x0, #16]
  413a30:	cbz	x0, 413a3c <ferror@plt+0x1140c>
  413a34:	ldrb	w0, [x0, #8]
  413a38:	ret
  413a3c:	mov	w0, #0x0                   	// #0
  413a40:	ret
  413a44:	nop
  413a48:	b	413340 <ferror@plt+0x10d10>
  413a4c:	nop
  413a50:	stp	x29, x30, [sp, #-112]!
  413a54:	cmp	x0, #0x0
  413a58:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  413a5c:	mov	x29, sp
  413a60:	stp	x23, x24, [sp, #48]
  413a64:	b.eq	413b98 <ferror@plt+0x11568>  // b.none
  413a68:	stp	x21, x22, [sp, #32]
  413a6c:	mov	x21, x1
  413a70:	ldr	x1, [x1]
  413a74:	cbnz	x1, 413ba0 <ferror@plt+0x11570>
  413a78:	bl	411770 <ferror@plt+0xf140>
  413a7c:	cbz	x0, 413b64 <ferror@plt+0x11534>
  413a80:	add	x1, sp, #0x68
  413a84:	bl	416438 <ferror@plt+0x13e08>
  413a88:	mov	w23, w0
  413a8c:	cmp	w0, #0x0
  413a90:	b.lt	413b50 <ferror@plt+0x11520>  // b.tstop
  413a94:	b.eq	413b48 <ferror@plt+0x11518>  // b.none
  413a98:	sub	w22, w23, #0x1
  413a9c:	stp	x19, x20, [sp, #16]
  413aa0:	add	x22, x22, #0x1
  413aa4:	mov	x20, #0x0                   	// #0
  413aa8:	stp	x25, x26, [sp, #64]
  413aac:	add	x22, x22, x22, lsl #1
  413ab0:	str	x27, [sp, #80]
  413ab4:	lsl	x22, x22, #3
  413ab8:	b	413acc <ferror@plt+0x1149c>
  413abc:	str	x0, [x21]
  413ac0:	add	x20, x20, #0x18
  413ac4:	cmp	x22, x20
  413ac8:	b.eq	413b3c <ferror@plt+0x1150c>  // b.none
  413acc:	ldr	x1, [sp, #104]
  413ad0:	add	x0, x1, x20
  413ad4:	ldr	x26, [x1, x20]
  413ad8:	ldr	x24, [x0, #16]
  413adc:	ldrb	w25, [x0, #8]
  413ae0:	mov	x0, x24
  413ae4:	bl	402020 <strlen@plt>
  413ae8:	add	x27, x0, #0x1
  413aec:	add	x0, x0, #0x11
  413af0:	bl	4021a0 <malloc@plt>
  413af4:	mov	x19, x0
  413af8:	cbz	x0, 413b84 <ferror@plt+0x11554>
  413afc:	mov	x1, x24
  413b00:	mov	x2, x27
  413b04:	add	x0, x0, #0x9
  413b08:	str	x26, [x19]
  413b0c:	strb	w25, [x19, #8]
  413b10:	bl	401fe0 <memcpy@plt>
  413b14:	ldr	x0, [x21]
  413b18:	mov	x1, x19
  413b1c:	bl	40d048 <ferror@plt+0xaa18>
  413b20:	cbnz	x0, 413abc <ferror@plt+0x1148c>
  413b24:	mov	x0, x19
  413b28:	bl	4023e0 <free@plt>
  413b2c:	ldr	x0, [x21]
  413b30:	mov	w23, #0xfffffff4            	// #-12
  413b34:	bl	413a48 <ferror@plt+0x11418>
  413b38:	str	xzr, [x21]
  413b3c:	ldp	x19, x20, [sp, #16]
  413b40:	ldp	x25, x26, [sp, #64]
  413b44:	ldr	x27, [sp, #80]
  413b48:	ldr	x0, [sp, #104]
  413b4c:	bl	4023e0 <free@plt>
  413b50:	ldp	x21, x22, [sp, #32]
  413b54:	mov	w0, w23
  413b58:	ldp	x23, x24, [sp, #48]
  413b5c:	ldp	x29, x30, [sp], #112
  413b60:	ret
  413b64:	bl	402580 <__errno_location@plt>
  413b68:	ldr	w23, [x0]
  413b6c:	ldp	x21, x22, [sp, #32]
  413b70:	neg	w23, w23
  413b74:	mov	w0, w23
  413b78:	ldp	x23, x24, [sp, #48]
  413b7c:	ldp	x29, x30, [sp], #112
  413b80:	ret
  413b84:	bl	402580 <__errno_location@plt>
  413b88:	ldr	w23, [x0]
  413b8c:	ldr	x0, [x21]
  413b90:	neg	w23, w23
  413b94:	b	413b34 <ferror@plt+0x11504>
  413b98:	mov	w23, #0xfffffffe            	// #-2
  413b9c:	b	413b54 <ferror@plt+0x11524>
  413ba0:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  413ba4:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  413ba8:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  413bac:	add	x3, x3, #0x318
  413bb0:	add	x1, x1, #0xde8
  413bb4:	add	x0, x0, #0xd8
  413bb8:	mov	w2, #0xac3                 	// #2755
  413bbc:	stp	x19, x20, [sp, #16]
  413bc0:	stp	x25, x26, [sp, #64]
  413bc4:	str	x27, [sp, #80]
  413bc8:	bl	402570 <__assert_fail@plt>
  413bcc:	nop
  413bd0:	ldrb	w1, [x0]
  413bd4:	cbnz	w1, 413bdc <ferror@plt+0x115ac>
  413bd8:	ret
  413bdc:	ldr	x0, [x0, #32]
  413be0:	b	4023e0 <free@plt>
  413be4:	nop
  413be8:	ldp	x1, x0, [x0, #24]
  413bec:	b	402460 <munmap@plt>
  413bf0:	stp	x29, x30, [sp, #-96]!
  413bf4:	mov	x29, sp
  413bf8:	stp	x23, x24, [sp, #48]
  413bfc:	mov	x24, x0
  413c00:	stp	x19, x20, [sp, #16]
  413c04:	str	x25, [sp, #64]
  413c08:	bl	402580 <__errno_location@plt>
  413c0c:	str	wzr, [x0]
  413c10:	mov	x25, x0
  413c14:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  413c18:	add	x1, x1, #0x4e0
  413c1c:	ldr	w0, [x24, #16]
  413c20:	bl	402130 <gzdopen@plt>
  413c24:	str	x0, [x24, #8]
  413c28:	cbz	x0, 413d48 <ferror@plt+0x11718>
  413c2c:	stp	x21, x22, [sp, #32]
  413c30:	mov	x23, #0x0                   	// #0
  413c34:	mov	x22, x0
  413c38:	mov	x21, #0x0                   	// #0
  413c3c:	mov	w0, #0xffffffff            	// #-1
  413c40:	mov	x20, #0x0                   	// #0
  413c44:	str	w0, [x24, #16]
  413c48:	b	413c74 <ferror@plt+0x11644>
  413c4c:	mov	x0, x22
  413c50:	sub	w2, w21, w20
  413c54:	add	x1, x23, x20
  413c58:	bl	402290 <gzread@plt>
  413c5c:	mov	w19, w0
  413c60:	cmp	w0, #0x0
  413c64:	cbz	w0, 413cb0 <ferror@plt+0x11680>
  413c68:	add	x20, x20, w0, sxtw
  413c6c:	ldr	x22, [x24, #8]
  413c70:	b.lt	413cdc <ferror@plt+0x116ac>  // b.tstop
  413c74:	cmp	x20, x21
  413c78:	b.ne	413c4c <ferror@plt+0x1161c>  // b.any
  413c7c:	add	x21, x20, #0x400, lsl #12
  413c80:	mov	x0, x23
  413c84:	mov	x1, x21
  413c88:	bl	402230 <realloc@plt>
  413c8c:	cbz	x0, 413da4 <ferror@plt+0x11774>
  413c90:	mov	x23, x0
  413c94:	sub	w2, w21, w20
  413c98:	mov	x0, x22
  413c9c:	add	x1, x23, x20
  413ca0:	bl	402290 <gzread@plt>
  413ca4:	mov	w19, w0
  413ca8:	cmp	w0, #0x0
  413cac:	cbnz	w0, 413c68 <ferror@plt+0x11638>
  413cb0:	ldp	x21, x22, [sp, #32]
  413cb4:	stp	x20, x23, [x24, #24]
  413cb8:	mov	x23, #0x0                   	// #0
  413cbc:	mov	x0, x23
  413cc0:	bl	4023e0 <free@plt>
  413cc4:	mov	w0, w19
  413cc8:	ldp	x19, x20, [sp, #16]
  413ccc:	ldp	x23, x24, [sp, #48]
  413cd0:	ldr	x25, [sp, #64]
  413cd4:	ldp	x29, x30, [sp], #96
  413cd8:	ret
  413cdc:	add	x1, sp, #0x5c
  413ce0:	mov	x0, x22
  413ce4:	bl	4023d0 <gzerror@plt>
  413ce8:	mov	x19, x0
  413cec:	ldr	x0, [x24, #48]
  413cf0:	bl	40c0b8 <ferror@plt+0x9a88>
  413cf4:	cmp	w0, #0x2
  413cf8:	b.gt	413d74 <ferror@plt+0x11744>
  413cfc:	ldr	w0, [sp, #92]
  413d00:	mov	w19, #0xffffffea            	// #-22
  413d04:	cmn	w0, #0x1
  413d08:	b.eq	413d3c <ferror@plt+0x1170c>  // b.none
  413d0c:	ldr	x22, [x24, #8]
  413d10:	mov	x0, x22
  413d14:	bl	402000 <gzclose@plt>
  413d18:	mov	x0, x23
  413d1c:	ldp	x21, x22, [sp, #32]
  413d20:	bl	4023e0 <free@plt>
  413d24:	mov	w0, w19
  413d28:	ldp	x19, x20, [sp, #16]
  413d2c:	ldp	x23, x24, [sp, #48]
  413d30:	ldr	x25, [sp, #64]
  413d34:	ldp	x29, x30, [sp], #96
  413d38:	ret
  413d3c:	ldr	w19, [x25]
  413d40:	neg	w19, w19
  413d44:	b	413d0c <ferror@plt+0x116dc>
  413d48:	ldr	w19, [x25]
  413d4c:	mov	x23, #0x0                   	// #0
  413d50:	mov	x0, x23
  413d54:	bl	4023e0 <free@plt>
  413d58:	neg	w19, w19
  413d5c:	mov	w0, w19
  413d60:	ldp	x19, x20, [sp, #16]
  413d64:	ldp	x23, x24, [sp, #48]
  413d68:	ldr	x25, [sp, #64]
  413d6c:	ldp	x29, x30, [sp], #96
  413d70:	ret
  413d74:	ldr	x0, [x24, #48]
  413d78:	mov	x6, x19
  413d7c:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  413d80:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  413d84:	add	x5, x5, #0x4e8
  413d88:	add	x4, x4, #0x5d8
  413d8c:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  413d90:	mov	w3, #0xce                  	// #206
  413d94:	add	x2, x2, #0x4f8
  413d98:	mov	w1, #0x3                   	// #3
  413d9c:	bl	40c020 <ferror@plt+0x99f0>
  413da0:	b	413cfc <ferror@plt+0x116cc>
  413da4:	ldr	w19, [x25]
  413da8:	neg	w19, w19
  413dac:	b	413d10 <ferror@plt+0x116e0>
  413db0:	stp	x29, x30, [sp, #-160]!
  413db4:	mov	x29, sp
  413db8:	str	x19, [sp, #16]
  413dbc:	mov	x19, x0
  413dc0:	add	x2, sp, #0x20
  413dc4:	mov	w0, #0x0                   	// #0
  413dc8:	ldr	w1, [x19, #16]
  413dcc:	bl	4024d0 <__fxstat@plt>
  413dd0:	tbnz	w0, #31, 413e18 <ferror@plt+0x117e8>
  413dd4:	ldr	w4, [x19, #16]
  413dd8:	mov	x5, #0x0                   	// #0
  413ddc:	ldr	x1, [sp, #80]
  413de0:	str	x1, [x19, #24]
  413de4:	mov	w3, #0x2                   	// #2
  413de8:	mov	w2, #0x1                   	// #1
  413dec:	mov	x0, #0x0                   	// #0
  413df0:	bl	4023a0 <mmap@plt>
  413df4:	str	x0, [x19, #32]
  413df8:	cmn	x0, #0x1
  413dfc:	b.eq	413e18 <ferror@plt+0x117e8>  // b.none
  413e00:	mov	w1, #0x1                   	// #1
  413e04:	strb	w1, [x19, #20]
  413e08:	mov	w0, #0x0                   	// #0
  413e0c:	ldr	x19, [sp, #16]
  413e10:	ldp	x29, x30, [sp], #160
  413e14:	ret
  413e18:	bl	402580 <__errno_location@plt>
  413e1c:	ldr	w0, [x0]
  413e20:	ldr	x19, [sp, #16]
  413e24:	neg	w0, w0
  413e28:	ldp	x29, x30, [sp], #160
  413e2c:	ret
  413e30:	stp	x29, x30, [sp, #-32]!
  413e34:	mov	x29, sp
  413e38:	str	x19, [sp, #16]
  413e3c:	mov	x19, x0
  413e40:	ldr	x0, [x0, #8]
  413e44:	cbz	x0, 413e60 <ferror@plt+0x11830>
  413e48:	ldr	x0, [x19, #32]
  413e4c:	bl	4023e0 <free@plt>
  413e50:	ldr	x0, [x19, #8]
  413e54:	ldr	x19, [sp, #16]
  413e58:	ldp	x29, x30, [sp], #32
  413e5c:	b	402000 <gzclose@plt>
  413e60:	ldr	x19, [sp, #16]
  413e64:	ldp	x29, x30, [sp], #32
  413e68:	ret
  413e6c:	nop
  413e70:	mov	x12, #0x4070                	// #16496
  413e74:	sub	sp, sp, x12
  413e78:	stp	x29, x30, [sp]
  413e7c:	mov	x29, sp
  413e80:	stp	x19, x20, [sp, #16]
  413e84:	mov	x19, x0
  413e88:	mov	x0, #0x2070                	// #8304
  413e8c:	stp	x21, x22, [sp, #32]
  413e90:	mov	x21, #0x0                   	// #0
  413e94:	mov	w22, #0x0                   	// #0
  413e98:	stp	x23, x24, [sp, #48]
  413e9c:	mov	x23, #0x0                   	// #0
  413ea0:	stp	x25, x26, [sp, #64]
  413ea4:	add	x25, sp, #0x70
  413ea8:	add	x26, sp, x0
  413eac:	stp	x27, x28, [sp, #80]
  413eb0:	mov	x0, #0x0                   	// #0
  413eb4:	str	x1, [sp, #104]
  413eb8:	mov	x1, #0x2000                	// #8192
  413ebc:	mov	x24, x1
  413ec0:	str	xzr, [x19, #8]
  413ec4:	str	x26, [x19, #24]
  413ec8:	str	x1, [x19, #32]
  413ecc:	nop
  413ed0:	mov	x1, x25
  413ed4:	mov	x2, #0x2000                	// #8192
  413ed8:	cbnz	x0, 413efc <ferror@plt+0x118cc>
  413edc:	ldr	x0, [sp, #104]
  413ee0:	ldr	w0, [x0, #16]
  413ee4:	bl	4024c0 <read@plt>
  413ee8:	cmp	x0, #0x0
  413eec:	b.lt	414034 <ferror@plt+0x11a04>  // b.tstop
  413ef0:	mov	w1, #0x3                   	// #3
  413ef4:	csel	w22, w22, w1, ne  // ne = any
  413ef8:	stp	x25, x0, [x19]
  413efc:	mov	w1, w22
  413f00:	mov	x0, x19
  413f04:	bl	402060 <lzma_code@plt>
  413f08:	ldr	x1, [x19, #32]
  413f0c:	cmp	w0, #0x0
  413f10:	mov	w20, w0
  413f14:	mov	x0, x23
  413f18:	sub	x28, x24, x1
  413f1c:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  413f20:	add	x27, x21, x28
  413f24:	b.ne	413f60 <ferror@plt+0x11930>  // b.any
  413f28:	mov	x1, x27
  413f2c:	bl	402230 <realloc@plt>
  413f30:	mov	x2, x28
  413f34:	mov	x1, x26
  413f38:	mov	x28, x0
  413f3c:	cbz	x0, 414034 <ferror@plt+0x11a04>
  413f40:	mov	x23, x0
  413f44:	add	x0, x0, x21
  413f48:	bl	401fe0 <memcpy@plt>
  413f4c:	stp	x26, x24, [x19, #24]
  413f50:	mov	x21, x27
  413f54:	cmp	w20, #0x1
  413f58:	b.eq	414020 <ferror@plt+0x119f0>  // b.none
  413f5c:	cbnz	w20, 413f68 <ferror@plt+0x11938>
  413f60:	ldr	x0, [x19, #8]
  413f64:	b	413ed0 <ferror@plt+0x118a0>
  413f68:	ldr	x0, [sp, #104]
  413f6c:	cmp	w20, #0x8
  413f70:	ldr	x0, [x0, #48]
  413f74:	b.eq	414118 <ferror@plt+0x11ae8>  // b.none
  413f78:	b.ls	413fd0 <ferror@plt+0x119a0>  // b.plast
  413f7c:	cmp	w20, #0x9
  413f80:	b.eq	4140d8 <ferror@plt+0x11aa8>  // b.none
  413f84:	cmp	w20, #0xa
  413f88:	b.ne	414098 <ferror@plt+0x11a68>  // b.any
  413f8c:	bl	40c0b8 <ferror@plt+0x9a88>
  413f90:	mov	w19, #0xffffffea            	// #-22
  413f94:	cmp	w0, #0x2
  413f98:	b.gt	414158 <ferror@plt+0x11b28>
  413f9c:	nop
  413fa0:	mov	x0, x28
  413fa4:	bl	4023e0 <free@plt>
  413fa8:	mov	w0, w19
  413fac:	mov	x12, #0x4070                	// #16496
  413fb0:	ldp	x29, x30, [sp]
  413fb4:	ldp	x19, x20, [sp, #16]
  413fb8:	ldp	x21, x22, [sp, #32]
  413fbc:	ldp	x23, x24, [sp, #48]
  413fc0:	ldp	x25, x26, [sp, #64]
  413fc4:	ldp	x27, x28, [sp, #80]
  413fc8:	add	sp, sp, x12
  413fcc:	ret
  413fd0:	cmp	w20, #0x5
  413fd4:	b.eq	414048 <ferror@plt+0x11a18>  // b.none
  413fd8:	cmp	w20, #0x7
  413fdc:	b.ne	414098 <ferror@plt+0x11a68>  // b.any
  413fe0:	bl	40c0b8 <ferror@plt+0x9a88>
  413fe4:	mov	w19, #0xffffffea            	// #-22
  413fe8:	cmp	w0, #0x2
  413fec:	b.le	413fa0 <ferror@plt+0x11970>
  413ff0:	ldr	x0, [sp, #104]
  413ff4:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  413ff8:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  413ffc:	add	x5, x5, #0x518
  414000:	add	x4, x4, #0x5b8
  414004:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  414008:	ldr	x0, [x0, #48]
  41400c:	add	x2, x2, #0x4f8
  414010:	mov	w3, #0x47                  	// #71
  414014:	mov	w1, #0x3                   	// #3
  414018:	bl	40c020 <ferror@plt+0x99f0>
  41401c:	b	413fa0 <ferror@plt+0x11970>
  414020:	ldr	x0, [sp, #104]
  414024:	mov	w19, #0x0                   	// #0
  414028:	strb	w20, [x0]
  41402c:	stp	x27, x28, [x0, #24]
  414030:	b	413fa8 <ferror@plt+0x11978>
  414034:	bl	402580 <__errno_location@plt>
  414038:	ldr	w19, [x0]
  41403c:	mov	x28, x23
  414040:	neg	w19, w19
  414044:	b	413fa0 <ferror@plt+0x11970>
  414048:	bl	40c0b8 <ferror@plt+0x9a88>
  41404c:	mov	w19, #0xffffffea            	// #-22
  414050:	cmp	w0, #0x2
  414054:	b.le	413fa0 <ferror@plt+0x11970>
  414058:	ldr	x0, [sp, #104]
  41405c:	ldr	x20, [x0, #48]
  414060:	mov	w0, #0xc                   	// #12
  414064:	bl	402270 <strerror@plt>
  414068:	mov	x6, x0
  41406c:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  414070:	mov	x0, x20
  414074:	add	x5, x5, #0x510
  414078:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  41407c:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  414080:	add	x4, x4, #0x5b8
  414084:	add	x2, x2, #0x4f8
  414088:	mov	w3, #0x44                  	// #68
  41408c:	mov	w1, #0x3                   	// #3
  414090:	bl	40c020 <ferror@plt+0x99f0>
  414094:	b	413fa0 <ferror@plt+0x11970>
  414098:	bl	40c0b8 <ferror@plt+0x9a88>
  41409c:	mov	w19, #0xffffffea            	// #-22
  4140a0:	cmp	w0, #0x2
  4140a4:	b.le	413fa0 <ferror@plt+0x11970>
  4140a8:	ldr	x0, [sp, #104]
  4140ac:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  4140b0:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  4140b4:	add	x5, x5, #0x598
  4140b8:	add	x4, x4, #0x5b8
  4140bc:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  4140c0:	ldr	x0, [x0, #48]
  4140c4:	add	x2, x2, #0x4f8
  4140c8:	mov	w3, #0x53                  	// #83
  4140cc:	mov	w1, #0x3                   	// #3
  4140d0:	bl	40c020 <ferror@plt+0x99f0>
  4140d4:	b	413fa0 <ferror@plt+0x11970>
  4140d8:	bl	40c0b8 <ferror@plt+0x9a88>
  4140dc:	mov	w19, #0xffffffea            	// #-22
  4140e0:	cmp	w0, #0x2
  4140e4:	b.le	413fa0 <ferror@plt+0x11970>
  4140e8:	ldr	x0, [sp, #104]
  4140ec:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  4140f0:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  4140f4:	add	x5, x5, #0x560
  4140f8:	add	x4, x4, #0x5b8
  4140fc:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  414100:	ldr	x0, [x0, #48]
  414104:	add	x2, x2, #0x4f8
  414108:	mov	w3, #0x4d                  	// #77
  41410c:	mov	w1, #0x3                   	// #3
  414110:	bl	40c020 <ferror@plt+0x99f0>
  414114:	b	413fa0 <ferror@plt+0x11970>
  414118:	bl	40c0b8 <ferror@plt+0x9a88>
  41411c:	mov	w19, #0xffffffea            	// #-22
  414120:	cmp	w0, #0x2
  414124:	b.le	413fa0 <ferror@plt+0x11970>
  414128:	ldr	x0, [sp, #104]
  41412c:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  414130:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  414134:	add	x5, x5, #0x538
  414138:	add	x4, x4, #0x5b8
  41413c:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  414140:	ldr	x0, [x0, #48]
  414144:	add	x2, x2, #0x4f8
  414148:	mov	w3, #0x4a                  	// #74
  41414c:	mov	w1, #0x3                   	// #3
  414150:	bl	40c020 <ferror@plt+0x99f0>
  414154:	b	413fa0 <ferror@plt+0x11970>
  414158:	ldr	x0, [sp, #104]
  41415c:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  414160:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  414164:	add	x5, x5, #0x578
  414168:	add	x4, x4, #0x5b8
  41416c:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  414170:	ldr	x0, [x0, #48]
  414174:	add	x2, x2, #0x4f8
  414178:	mov	w3, #0x50                  	// #80
  41417c:	mov	w1, #0x3                   	// #3
  414180:	bl	40c020 <ferror@plt+0x99f0>
  414184:	b	413fa0 <ferror@plt+0x11970>
  414188:	stp	x29, x30, [sp, #-192]!
  41418c:	mov	w2, #0x8                   	// #8
  414190:	mov	x1, #0xffffffffffffffff    	// #-1
  414194:	mov	x29, sp
  414198:	stp	x19, x20, [sp, #16]
  41419c:	add	x20, sp, #0x38
  4141a0:	mov	x19, x0
  4141a4:	mov	x0, x20
  4141a8:	str	x21, [sp, #32]
  4141ac:	stp	xzr, xzr, [sp, #56]
  4141b0:	stp	xzr, xzr, [sp, #72]
  4141b4:	stp	xzr, xzr, [sp, #88]
  4141b8:	stp	xzr, xzr, [sp, #104]
  4141bc:	stp	xzr, xzr, [sp, #120]
  4141c0:	stp	xzr, xzr, [sp, #136]
  4141c4:	stp	xzr, xzr, [sp, #152]
  4141c8:	stp	xzr, xzr, [sp, #168]
  4141cc:	str	xzr, [sp, #184]
  4141d0:	bl	402320 <lzma_stream_decoder@plt>
  4141d4:	cmp	w0, #0x5
  4141d8:	b.eq	41424c <ferror@plt+0x11c1c>  // b.none
  4141dc:	cbnz	w0, 41420c <ferror@plt+0x11bdc>
  4141e0:	mov	x1, x19
  4141e4:	mov	x0, x20
  4141e8:	bl	413e70 <ferror@plt+0x11840>
  4141ec:	mov	w21, w0
  4141f0:	mov	x0, x20
  4141f4:	bl	402360 <lzma_end@plt>
  4141f8:	mov	w0, w21
  4141fc:	ldp	x19, x20, [sp, #16]
  414200:	ldr	x21, [sp, #32]
  414204:	ldp	x29, x30, [sp], #192
  414208:	ret
  41420c:	ldr	x0, [x19, #48]
  414210:	mov	w21, #0xffffffea            	// #-22
  414214:	bl	40c0b8 <ferror@plt+0x9a88>
  414218:	cmp	w0, #0x2
  41421c:	b.le	4141f8 <ferror@plt+0x11bc8>
  414220:	ldr	x0, [x19, #48]
  414224:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  414228:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  41422c:	add	x5, x5, #0x598
  414230:	add	x4, x4, #0x5d0
  414234:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  414238:	mov	w3, #0x9a                  	// #154
  41423c:	add	x2, x2, #0x4f8
  414240:	mov	w1, #0x3                   	// #3
  414244:	bl	40c020 <ferror@plt+0x99f0>
  414248:	b	4141f8 <ferror@plt+0x11bc8>
  41424c:	ldr	x0, [x19, #48]
  414250:	mov	w21, #0xfffffff4            	// #-12
  414254:	bl	40c0b8 <ferror@plt+0x9a88>
  414258:	cmp	w0, #0x2
  41425c:	b.le	4141f8 <ferror@plt+0x11bc8>
  414260:	ldr	x19, [x19, #48]
  414264:	mov	w0, #0xc                   	// #12
  414268:	bl	402270 <strerror@plt>
  41426c:	mov	x6, x0
  414270:	adrp	x5, 41c000 <ferror@plt+0x199d0>
  414274:	mov	x0, x19
  414278:	add	x5, x5, #0x510
  41427c:	adrp	x4, 41c000 <ferror@plt+0x199d0>
  414280:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  414284:	add	x4, x4, #0x5d0
  414288:	add	x2, x2, #0x4f8
  41428c:	mov	w3, #0x97                  	// #151
  414290:	mov	w1, #0x3                   	// #3
  414294:	bl	40c020 <ferror@plt+0x99f0>
  414298:	b	4141f8 <ferror@plt+0x11bc8>
  41429c:	nop
  4142a0:	stp	x29, x30, [sp, #-32]!
  4142a4:	mov	x29, sp
  4142a8:	str	x19, [sp, #16]
  4142ac:	mov	x19, x0
  4142b0:	ldr	x0, [x0, #56]
  4142b4:	cbz	x0, 4142c4 <ferror@plt+0x11c94>
  4142b8:	ldr	x19, [sp, #16]
  4142bc:	ldp	x29, x30, [sp], #32
  4142c0:	ret
  4142c4:	ldp	x1, x0, [x19, #24]
  4142c8:	bl	414590 <ferror@plt+0x11f60>
  4142cc:	str	x0, [x19, #56]
  4142d0:	ldr	x19, [sp, #16]
  4142d4:	ldp	x29, x30, [sp], #32
  4142d8:	ret
  4142dc:	nop
  4142e0:	stp	x29, x30, [sp, #-64]!
  4142e4:	mov	x29, sp
  4142e8:	stp	x19, x20, [sp, #16]
  4142ec:	mov	x19, x1
  4142f0:	mov	x1, #0x40                  	// #64
  4142f4:	stp	x21, x22, [sp, #32]
  4142f8:	mov	x21, x0
  4142fc:	mov	x0, #0x1                   	// #1
  414300:	stp	x23, x24, [sp, #48]
  414304:	bl	402210 <calloc@plt>
  414308:	mov	x20, x0
  41430c:	cbz	x0, 414380 <ferror@plt+0x11d50>
  414310:	mov	x0, x19
  414314:	mov	w1, #0x80000               	// #524288
  414318:	bl	4021b0 <open@plt>
  41431c:	str	w0, [x20, #16]
  414320:	tbnz	w0, #31, 414424 <ferror@plt+0x11df4>
  414324:	adrp	x3, 413000 <ferror@plt+0x109d0>
  414328:	adrp	x22, 431000 <ferror@plt+0x2e9d0>
  41432c:	add	x3, x3, #0xbf0
  414330:	add	x1, x22, #0xce8
  414334:	mov	x2, #0x6                   	// #6
  414338:	mov	x19, #0x0                   	// #0
  41433c:	b	414348 <ferror@plt+0x11d18>
  414340:	ldr	x2, [x1]
  414344:	ldr	x3, [x1, #48]
  414348:	cmp	x19, x2
  41434c:	add	x1, x1, #0x20
  414350:	csel	x19, x19, x2, cs  // cs = hs, nlast
  414354:	cbnz	x3, 414340 <ferror@plt+0x11d10>
  414358:	strb	wzr, [x20, #20]
  41435c:	cbnz	x19, 41439c <ferror@plt+0x11d6c>
  414360:	ldr	x0, [x20, #40]
  414364:	cbz	x0, 414454 <ferror@plt+0x11e24>
  414368:	ldr	x1, [x0]
  41436c:	mov	x0, x20
  414370:	blr	x1
  414374:	str	x21, [x20, #48]
  414378:	neg	w19, w0
  41437c:	tbnz	w0, #31, 4143e0 <ferror@plt+0x11db0>
  414380:	mov	sp, x29
  414384:	mov	x0, x20
  414388:	ldp	x19, x20, [sp, #16]
  41438c:	ldp	x21, x22, [sp, #32]
  414390:	ldp	x23, x24, [sp, #48]
  414394:	ldp	x29, x30, [sp], #64
  414398:	ret
  41439c:	add	x1, x19, #0x10
  4143a0:	add	x2, x19, #0x1
  4143a4:	and	x1, x1, #0xfffffffffffffff0
  4143a8:	sub	sp, sp, x1
  4143ac:	mov	x24, sp
  4143b0:	mov	x1, x24
  4143b4:	bl	40b7d8 <ferror@plt+0x91a8>
  4143b8:	mov	x23, x0
  4143bc:	ldr	w0, [x20, #16]
  4143c0:	mov	w2, #0x0                   	// #0
  4143c4:	mov	x1, #0x0                   	// #0
  4143c8:	bl	402140 <lseek@plt>
  4143cc:	cmp	x19, x23
  4143d0:	b.eq	41446c <ferror@plt+0x11e3c>  // b.none
  4143d4:	mov	w0, w23
  4143d8:	tbnz	x23, #63, 414378 <ferror@plt+0x11d48>
  4143dc:	mov	w19, #0x16                  	// #22
  4143e0:	bl	402580 <__errno_location@plt>
  4143e4:	ldr	w22, [x20, #16]
  4143e8:	mov	x21, x0
  4143ec:	tbnz	w22, #31, 4143f8 <ferror@plt+0x11dc8>
  4143f0:	mov	w0, w22
  4143f4:	bl	402280 <close@plt>
  4143f8:	mov	x0, x20
  4143fc:	bl	4023e0 <free@plt>
  414400:	str	w19, [x21]
  414404:	mov	x20, #0x0                   	// #0
  414408:	mov	x0, x20
  41440c:	mov	sp, x29
  414410:	ldp	x19, x20, [sp, #16]
  414414:	ldp	x21, x22, [sp, #32]
  414418:	ldp	x23, x24, [sp, #48]
  41441c:	ldp	x29, x30, [sp], #64
  414420:	ret
  414424:	bl	402580 <__errno_location@plt>
  414428:	ldr	w19, [x0]
  41442c:	mov	x21, x0
  414430:	cmp	w19, #0x0
  414434:	b.gt	4143f8 <ferror@plt+0x11dc8>
  414438:	mov	sp, x29
  41443c:	mov	x0, x20
  414440:	ldp	x19, x20, [sp, #16]
  414444:	ldp	x21, x22, [sp, #32]
  414448:	ldp	x23, x24, [sp, #48]
  41444c:	ldp	x29, x30, [sp], #64
  414450:	ret
  414454:	adrp	x1, 413000 <ferror@plt+0x109d0>
  414458:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  41445c:	add	x1, x1, #0xdb0
  414460:	add	x0, x0, #0xd48
  414464:	str	x0, [x20, #40]
  414468:	b	41436c <ferror@plt+0x11d3c>
  41446c:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  414470:	add	x22, x22, #0xce8
  414474:	add	x1, x1, #0x5e8
  414478:	mov	x2, #0x6                   	// #6
  41447c:	b	414490 <ferror@plt+0x11e60>
  414480:	ldr	x0, [x22, #48]
  414484:	add	x22, x22, #0x20
  414488:	cbz	x0, 414360 <ferror@plt+0x11d30>
  41448c:	ldp	x2, x1, [x22]
  414490:	mov	x0, x24
  414494:	bl	402330 <memcmp@plt>
  414498:	cbnz	w0, 414480 <ferror@plt+0x11e50>
  41449c:	add	x0, x22, #0x10
  4144a0:	str	x0, [x20, #40]
  4144a4:	ldr	x1, [x22, #16]
  4144a8:	b	41436c <ferror@plt+0x11d3c>
  4144ac:	nop
  4144b0:	ldr	x0, [x0, #32]
  4144b4:	ret
  4144b8:	ldr	x0, [x0, #24]
  4144bc:	ret
  4144c0:	ldrb	w0, [x0, #20]
  4144c4:	ret
  4144c8:	ldr	w0, [x0, #16]
  4144cc:	ret
  4144d0:	stp	x29, x30, [sp, #-32]!
  4144d4:	mov	x29, sp
  4144d8:	str	x19, [sp, #16]
  4144dc:	mov	x19, x0
  4144e0:	ldr	x0, [x0, #56]
  4144e4:	cbz	x0, 4144ec <ferror@plt+0x11ebc>
  4144e8:	bl	414b20 <ferror@plt+0x124f0>
  4144ec:	ldr	x1, [x19, #40]
  4144f0:	mov	x0, x19
  4144f4:	ldr	x1, [x1, #8]
  4144f8:	blr	x1
  4144fc:	ldr	w0, [x19, #16]
  414500:	tbnz	w0, #31, 414508 <ferror@plt+0x11ed8>
  414504:	bl	402280 <close@plt>
  414508:	mov	x0, x19
  41450c:	ldr	x19, [sp, #16]
  414510:	ldp	x29, x30, [sp], #32
  414514:	b	4023e0 <free@plt>
  414518:	stp	x29, x30, [sp, #-16]!
  41451c:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  414520:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  414524:	mov	x29, sp
  414528:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  41452c:	add	x3, x3, #0x6d0
  414530:	add	x1, x1, #0x5f8
  414534:	add	x0, x0, #0x610
  414538:	mov	w2, #0xca                  	// #202
  41453c:	bl	402570 <__assert_fail@plt>
  414540:	stp	x29, x30, [sp, #-16]!
  414544:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  414548:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  41454c:	mov	x29, sp
  414550:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  414554:	add	x3, x3, #0x6c0
  414558:	add	x1, x1, #0x5f8
  41455c:	add	x0, x0, #0x628
  414560:	mov	w2, #0x89                  	// #137
  414564:	bl	402570 <__assert_fail@plt>
  414568:	stp	x29, x30, [sp, #-16]!
  41456c:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  414570:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  414574:	mov	x29, sp
  414578:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  41457c:	add	x3, x3, #0x6e0
  414580:	add	x1, x1, #0x5f8
  414584:	add	x0, x0, #0x648
  414588:	mov	w2, #0xd6                  	// #214
  41458c:	bl	402570 <__assert_fail@plt>
  414590:	stp	x29, x30, [sp, #-48]!
  414594:	cmp	x1, #0x10
  414598:	mov	x29, sp
  41459c:	stp	x19, x20, [sp, #16]
  4145a0:	b.ls	414aec <ferror@plt+0x124bc>  // b.plast
  4145a4:	mov	x19, x0
  4145a8:	mov	x20, x1
  4145ac:	mov	w0, #0x457f                	// #17791
  4145b0:	movk	w0, #0x464c, lsl #16
  4145b4:	ldr	w1, [x19]
  4145b8:	cmp	w1, w0
  4145bc:	b.ne	414aec <ferror@plt+0x124bc>  // b.any
  4145c0:	str	x21, [sp, #32]
  4145c4:	ldrb	w0, [x19, #4]
  4145c8:	cmp	w0, #0x1
  4145cc:	b.eq	414734 <ferror@plt+0x12104>  // b.none
  4145d0:	cmp	w0, #0x2
  4145d4:	b.ne	414698 <ferror@plt+0x12068>  // b.any
  4145d8:	cmp	x20, #0x40
  4145dc:	b.ls	414698 <ferror@plt+0x12068>  // b.plast
  4145e0:	ldrb	w0, [x19, #5]
  4145e4:	mov	w21, #0x4                   	// #4
  4145e8:	cmp	w0, #0x1
  4145ec:	b.eq	41474c <ferror@plt+0x1211c>  // b.none
  4145f0:	cmp	w0, #0x2
  4145f4:	b.ne	414698 <ferror@plt+0x12068>  // b.any
  4145f8:	orr	w21, w21, #0x10
  4145fc:	mov	x0, #0x58                  	// #88
  414600:	bl	4021a0 <malloc@plt>
  414604:	cbz	x0, 4148d8 <ferror@plt+0x122a8>
  414608:	stp	x19, xzr, [x0]
  41460c:	and	w6, w21, #0x2
  414610:	str	x20, [x0, #16]
  414614:	str	w21, [x0, #24]
  414618:	tbz	w21, #1, 4146bc <ferror@plt+0x1208c>
  41461c:	cmp	x20, #0x23
  414620:	b.ls	414af4 <ferror@plt+0x124c4>  // b.plast
  414624:	add	x5, x19, #0x20
  414628:	and	w4, w21, #0x10
  41462c:	tbz	w21, #4, 4148e8 <ferror@plt+0x122b8>
  414630:	mov	x1, #0x0                   	// #0
  414634:	mov	x2, #0x0                   	// #0
  414638:	ldrb	w3, [x5, x1]
  41463c:	add	x1, x1, #0x1
  414640:	cmp	x1, #0x4
  414644:	orr	x2, x3, x2, lsl #8
  414648:	b.ne	414638 <ferror@plt+0x12008>  // b.any
  41464c:	str	x2, [x0, #32]
  414650:	cmp	x20, #0x31
  414654:	b.ls	414af4 <ferror@plt+0x124c4>  // b.plast
  414658:	ldur	w1, [x19, #46]
  41465c:	cmp	x20, #0x33
  414660:	ldrh	w3, [x19, #46]
  414664:	rev	w1, w1
  414668:	str	w1, [x0, #40]
  41466c:	rev16	w3, w3
  414670:	and	w7, w3, #0xffff
  414674:	and	x3, x3, #0xffff
  414678:	b.ls	414af4 <ferror@plt+0x124c4>  // b.plast
  41467c:	ldrh	w1, [x19, #18]
  414680:	ldrh	w2, [x19, #50]
  414684:	rev16	w1, w1
  414688:	rev16	w2, w2
  41468c:	and	w1, w1, #0xffff
  414690:	strh	w2, [x0, #48]
  414694:	b	41493c <ferror@plt+0x1230c>
  414698:	ldr	x21, [sp, #32]
  41469c:	mov	w19, #0x16                  	// #22
  4146a0:	bl	402580 <__errno_location@plt>
  4146a4:	mov	x1, x0
  4146a8:	mov	x0, #0x0                   	// #0
  4146ac:	str	w19, [x1]
  4146b0:	ldp	x19, x20, [sp, #16]
  4146b4:	ldp	x29, x30, [sp], #48
  4146b8:	ret
  4146bc:	cmp	x20, #0x2f
  4146c0:	b.ls	414af4 <ferror@plt+0x124c4>  // b.plast
  4146c4:	add	x1, x19, #0x28
  4146c8:	and	w4, w21, #0x10
  4146cc:	tbz	w21, #4, 414754 <ferror@plt+0x12124>
  4146d0:	add	x5, x19, #0x30
  4146d4:	mov	x2, #0x0                   	// #0
  4146d8:	ldrb	w3, [x1], #1
  4146dc:	cmp	x5, x1
  4146e0:	orr	x2, x3, x2, lsl #8
  4146e4:	b.ne	4146d8 <ferror@plt+0x120a8>  // b.any
  4146e8:	str	x2, [x0, #32]
  4146ec:	cmp	x20, #0x3d
  4146f0:	b.ls	414af4 <ferror@plt+0x124c4>  // b.plast
  4146f4:	ldur	w1, [x19, #58]
  4146f8:	cmp	x20, #0x3f
  4146fc:	ldrh	w3, [x19, #58]
  414700:	rev	w1, w1
  414704:	str	w1, [x0, #40]
  414708:	rev16	w3, w3
  41470c:	and	w7, w3, #0xffff
  414710:	and	x3, x3, #0xffff
  414714:	b.ls	414af4 <ferror@plt+0x124c4>  // b.plast
  414718:	ldrh	w1, [x19, #18]
  41471c:	ldrh	w2, [x19, #62]
  414720:	rev16	w1, w1
  414724:	rev16	w2, w2
  414728:	and	w1, w1, #0xffff
  41472c:	strh	w2, [x0, #48]
  414730:	b	4147a4 <ferror@plt+0x12174>
  414734:	cmp	x20, #0x34
  414738:	b.ls	414698 <ferror@plt+0x12068>  // b.plast
  41473c:	ldrb	w0, [x19, #5]
  414740:	mov	w21, #0x2                   	// #2
  414744:	cmp	w0, #0x1
  414748:	b.ne	4145f0 <ferror@plt+0x11fc0>  // b.any
  41474c:	orr	w21, w21, #0x8
  414750:	b	4145fc <ferror@plt+0x11fcc>
  414754:	add	x1, x19, #0x2f
  414758:	add	x5, x19, #0x27
  41475c:	mov	x2, #0x0                   	// #0
  414760:	ldrb	w3, [x1], #-1
  414764:	cmp	x5, x1
  414768:	orr	x2, x3, x2, lsl #8
  41476c:	b.ne	414760 <ferror@plt+0x12130>  // b.any
  414770:	str	x2, [x0, #32]
  414774:	cmp	x20, #0x3d
  414778:	b.ls	414af4 <ferror@plt+0x124c4>  // b.plast
  41477c:	ldrh	w7, [x19, #58]
  414780:	cmp	x20, #0x3f
  414784:	ldrh	w1, [x19, #60]
  414788:	strh	w1, [x0, #40]
  41478c:	and	x3, x7, #0xffff
  414790:	strh	w7, [x0, #42]
  414794:	b.ls	414af4 <ferror@plt+0x124c4>  // b.plast
  414798:	ldrh	w1, [x19, #18]
  41479c:	ldrh	w2, [x19, #62]
  4147a0:	strh	w2, [x0, #48]
  4147a4:	strh	w1, [x0, #80]
  4147a8:	mov	x5, #0x40                  	// #64
  4147ac:	cmp	x5, x3
  4147b0:	b.ne	41494c <ferror@plt+0x1231c>  // b.any
  4147b4:	ldrh	w8, [x0, #40]
  4147b8:	ldr	x3, [x0, #32]
  4147bc:	and	x1, x8, #0xffff
  4147c0:	mul	x1, x1, x5
  4147c4:	adds	x1, x1, x3
  4147c8:	cset	x2, cs  // cs = hs, nlast
  4147cc:	cmp	x20, x1
  4147d0:	cset	w1, cc  // cc = lo, ul, last
  4147d4:	orr	w1, w1, w2
  4147d8:	cbnz	w1, 41494c <ferror@plt+0x1231c>
  4147dc:	ldrh	w2, [x0, #48]
  4147e0:	cbz	w2, 414afc <ferror@plt+0x124cc>
  4147e4:	cmp	w8, w2
  4147e8:	b.ls	414b1c <ferror@plt+0x124ec>  // b.plast
  4147ec:	mul	w2, w2, w7
  4147f0:	add	x2, x3, w2, sxtw
  4147f4:	cmp	x20, x2
  4147f8:	b.ls	414af8 <ferror@plt+0x124c8>  // b.plast
  4147fc:	add	x5, x19, x2
  414800:	cbz	w6, 414974 <ferror@plt+0x12344>
  414804:	add	x1, x2, #0x18
  414808:	add	x8, x2, #0x14
  41480c:	cmp	x20, x1
  414810:	b.cc	414af4 <ferror@plt+0x124c4>  // b.lo, b.ul, b.last
  414814:	add	x3, x19, x8
  414818:	cbz	w4, 414aa0 <ferror@plt+0x12470>
  41481c:	mov	x1, #0x0                   	// #0
  414820:	mov	x6, #0x0                   	// #0
  414824:	nop
  414828:	ldrb	w7, [x3, x1]
  41482c:	add	x1, x1, #0x1
  414830:	cmp	x1, #0x4
  414834:	orr	x6, x7, x6, lsl #8
  414838:	b.ne	414828 <ferror@plt+0x121f8>  // b.any
  41483c:	str	x6, [x0, #56]
  414840:	cmp	x20, x8
  414844:	b.cc	414af4 <ferror@plt+0x124c4>  // b.lo, b.ul, b.last
  414848:	add	x7, x5, #0x10
  41484c:	mov	x3, #0x0                   	// #0
  414850:	mov	x1, #0x0                   	// #0
  414854:	nop
  414858:	ldrb	w6, [x7, x3]
  41485c:	add	x3, x3, #0x1
  414860:	cmp	x3, #0x4
  414864:	orr	x1, x6, x1, lsl #8
  414868:	b.ne	414858 <ferror@plt+0x12228>  // b.any
  41486c:	str	x1, [x0, #64]
  414870:	add	x2, x2, #0x4
  414874:	cmp	x20, x2
  414878:	b.cc	414af4 <ferror@plt+0x124c4>  // b.lo, b.ul, b.last
  41487c:	cbz	w4, 414a80 <ferror@plt+0x12450>
  414880:	mov	x3, #0x0                   	// #0
  414884:	mov	x2, #0x0                   	// #0
  414888:	ldrb	w4, [x5, x3]
  41488c:	add	x3, x3, #0x1
  414890:	cmp	x3, #0x4
  414894:	orr	x2, x4, x2, lsl #8
  414898:	b.ne	414888 <ferror@plt+0x12258>  // b.any
  41489c:	str	w2, [x0, #72]
  4148a0:	ldr	x2, [x0, #56]
  4148a4:	adds	x3, x1, x2
  4148a8:	cset	x4, cs  // cs = hs, nlast
  4148ac:	cmp	x20, x3
  4148b0:	cset	w3, cc  // cc = lo, ul, last
  4148b4:	orr	w3, w3, w4
  4148b8:	cbnz	w3, 41494c <ferror@plt+0x1231c>
  4148bc:	cmp	x20, x1
  4148c0:	b.ls	414af8 <ferror@plt+0x124c8>  // b.plast
  4148c4:	cbz	x2, 41494c <ferror@plt+0x1231c>
  4148c8:	add	x19, x19, x1
  4148cc:	add	x19, x19, x2
  4148d0:	ldurb	w1, [x19, #-1]
  4148d4:	cbnz	w1, 41494c <ferror@plt+0x1231c>
  4148d8:	ldp	x19, x20, [sp, #16]
  4148dc:	ldr	x21, [sp, #32]
  4148e0:	ldp	x29, x30, [sp], #48
  4148e4:	ret
  4148e8:	add	x5, x19, #0x1f
  4148ec:	mov	x1, #0x4                   	// #4
  4148f0:	mov	x2, #0x0                   	// #0
  4148f4:	nop
  4148f8:	ldrb	w3, [x5, x1]
  4148fc:	subs	x1, x1, #0x1
  414900:	orr	x2, x3, x2, lsl #8
  414904:	b.ne	4148f8 <ferror@plt+0x122c8>  // b.any
  414908:	str	x2, [x0, #32]
  41490c:	cmp	x20, #0x31
  414910:	b.ls	414af4 <ferror@plt+0x124c4>  // b.plast
  414914:	ldrh	w7, [x19, #46]
  414918:	cmp	x20, #0x33
  41491c:	ldrh	w1, [x19, #48]
  414920:	strh	w1, [x0, #40]
  414924:	and	x3, x7, #0xffff
  414928:	strh	w7, [x0, #42]
  41492c:	b.ls	414af4 <ferror@plt+0x124c4>  // b.plast
  414930:	ldrh	w1, [x19, #18]
  414934:	ldrh	w2, [x19, #50]
  414938:	strh	w2, [x0, #48]
  41493c:	strh	w1, [x0, #80]
  414940:	mov	x5, #0x28                  	// #40
  414944:	cmp	x5, x3
  414948:	b.eq	4147b4 <ferror@plt+0x12184>  // b.none
  41494c:	bl	4023e0 <free@plt>
  414950:	bl	402580 <__errno_location@plt>
  414954:	mov	x1, x0
  414958:	mov	w2, #0x16                  	// #22
  41495c:	mov	x0, #0x0                   	// #0
  414960:	ldr	x21, [sp, #32]
  414964:	str	w2, [x1]
  414968:	ldp	x19, x20, [sp, #16]
  41496c:	ldp	x29, x30, [sp], #48
  414970:	ret
  414974:	add	x1, x2, #0x28
  414978:	add	x9, x2, #0x20
  41497c:	cmp	x20, x1
  414980:	b.cc	414af4 <ferror@plt+0x124c4>  // b.lo, b.ul, b.last
  414984:	add	x3, x19, x9
  414988:	cbz	w4, 414a10 <ferror@plt+0x123e0>
  41498c:	mov	x1, #0x0                   	// #0
  414990:	mov	x6, #0x0                   	// #0
  414994:	nop
  414998:	ldrb	w7, [x3, x1]
  41499c:	add	x1, x1, #0x1
  4149a0:	cmp	x1, #0x8
  4149a4:	orr	x6, x7, x6, lsl #8
  4149a8:	b.ne	414998 <ferror@plt+0x12368>  // b.any
  4149ac:	str	x6, [x0, #56]
  4149b0:	cmp	x20, x9
  4149b4:	b.cc	414af4 <ferror@plt+0x124c4>  // b.lo, b.ul, b.last
  4149b8:	add	x7, x5, #0x18
  4149bc:	mov	x3, #0x0                   	// #0
  4149c0:	mov	x1, #0x0                   	// #0
  4149c4:	nop
  4149c8:	ldrb	w6, [x7, x3]
  4149cc:	add	x3, x3, #0x1
  4149d0:	cmp	x3, #0x8
  4149d4:	orr	x1, x6, x1, lsl #8
  4149d8:	b.ne	4149c8 <ferror@plt+0x12398>  // b.any
  4149dc:	str	x1, [x0, #64]
  4149e0:	add	x2, x2, #0x4
  4149e4:	cmp	x20, x2
  4149e8:	b.cc	414af4 <ferror@plt+0x124c4>  // b.lo, b.ul, b.last
  4149ec:	cbz	w4, 414a5c <ferror@plt+0x1242c>
  4149f0:	mov	x3, #0x0                   	// #0
  4149f4:	mov	x2, #0x0                   	// #0
  4149f8:	ldrb	w4, [x5, x3]
  4149fc:	add	x3, x3, #0x1
  414a00:	cmp	x3, #0x4
  414a04:	orr	x2, x4, x2, lsl #8
  414a08:	b.ne	4149f8 <ferror@plt+0x123c8>  // b.any
  414a0c:	b	41489c <ferror@plt+0x1226c>
  414a10:	add	x1, x3, #0x7
  414a14:	mov	x6, #0x0                   	// #0
  414a18:	ldrb	w7, [x1]
  414a1c:	cmp	x1, x3
  414a20:	sub	x1, x1, #0x1
  414a24:	orr	x6, x7, x6, lsl #8
  414a28:	b.ne	414a18 <ferror@plt+0x123e8>  // b.any
  414a2c:	str	x6, [x0, #56]
  414a30:	cmp	x20, x9
  414a34:	b.cc	414af4 <ferror@plt+0x124c4>  // b.lo, b.ul, b.last
  414a38:	add	x7, x5, #0x17
  414a3c:	mov	x3, #0x8                   	// #8
  414a40:	mov	x1, #0x0                   	// #0
  414a44:	nop
  414a48:	ldrb	w6, [x7, x3]
  414a4c:	subs	x3, x3, #0x1
  414a50:	orr	x1, x6, x1, lsl #8
  414a54:	b.ne	414a48 <ferror@plt+0x12418>  // b.any
  414a58:	b	4149dc <ferror@plt+0x123ac>
  414a5c:	mov	x3, #0x3                   	// #3
  414a60:	mov	x2, #0x0                   	// #0
  414a64:	nop
  414a68:	ldrb	w4, [x5, x3]
  414a6c:	sub	x3, x3, #0x1
  414a70:	cmn	x3, #0x1
  414a74:	orr	x2, x4, x2, lsl #8
  414a78:	b.ne	414a68 <ferror@plt+0x12438>  // b.any
  414a7c:	b	41489c <ferror@plt+0x1226c>
  414a80:	mov	x3, #0x3                   	// #3
  414a84:	mov	x2, #0x0                   	// #0
  414a88:	ldrb	w4, [x5, x3]
  414a8c:	sub	x3, x3, #0x1
  414a90:	cmn	x3, #0x1
  414a94:	orr	x2, x4, x2, lsl #8
  414a98:	b.ne	414a88 <ferror@plt+0x12458>  // b.any
  414a9c:	b	41489c <ferror@plt+0x1226c>
  414aa0:	mov	x1, #0x3                   	// #3
  414aa4:	mov	x6, #0x0                   	// #0
  414aa8:	ldrb	w7, [x3, x1]
  414aac:	sub	x1, x1, #0x1
  414ab0:	cmn	x1, #0x1
  414ab4:	orr	x6, x7, x6, lsl #8
  414ab8:	b.ne	414aa8 <ferror@plt+0x12478>  // b.any
  414abc:	str	x6, [x0, #56]
  414ac0:	cmp	x20, x8
  414ac4:	b.cc	414af4 <ferror@plt+0x124c4>  // b.lo, b.ul, b.last
  414ac8:	add	x7, x5, #0xf
  414acc:	mov	x3, #0x4                   	// #4
  414ad0:	mov	x1, #0x0                   	// #0
  414ad4:	nop
  414ad8:	ldrb	w6, [x7, x3]
  414adc:	subs	x3, x3, #0x1
  414ae0:	orr	x1, x6, x1, lsl #8
  414ae4:	b.ne	414ad8 <ferror@plt+0x124a8>  // b.any
  414ae8:	b	41486c <ferror@plt+0x1223c>
  414aec:	mov	w19, #0x8                   	// #8
  414af0:	b	4146a0 <ferror@plt+0x12070>
  414af4:	bl	414540 <ferror@plt+0x11f10>
  414af8:	bl	414518 <ferror@plt+0x11ee8>
  414afc:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  414b00:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  414b04:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  414b08:	add	x3, x3, #0x6e0
  414b0c:	add	x1, x1, #0x5f8
  414b10:	add	x0, x0, #0x668
  414b14:	mov	w2, #0xd5                  	// #213
  414b18:	bl	402570 <__assert_fail@plt>
  414b1c:	bl	414568 <ferror@plt+0x11f38>
  414b20:	stp	x29, x30, [sp, #-32]!
  414b24:	mov	x29, sp
  414b28:	str	x19, [sp, #16]
  414b2c:	mov	x19, x0
  414b30:	ldr	x0, [x0, #8]
  414b34:	bl	4023e0 <free@plt>
  414b38:	mov	x0, x19
  414b3c:	ldr	x19, [sp, #16]
  414b40:	ldp	x29, x30, [sp], #32
  414b44:	b	4023e0 <free@plt>
  414b48:	ldr	x0, [x0]
  414b4c:	ret
  414b50:	stp	x29, x30, [sp, #-208]!
  414b54:	mov	x11, x1
  414b58:	mov	x29, sp
  414b5c:	stp	x21, x22, [sp, #32]
  414b60:	mov	x21, x0
  414b64:	ldr	x0, [x0, #16]
  414b68:	stp	x23, x24, [sp, #48]
  414b6c:	ldp	x14, x15, [x21, #56]
  414b70:	ldr	x1, [x21]
  414b74:	str	x1, [sp, #136]
  414b78:	cmp	x15, x0
  414b7c:	b.cs	414f14 <ferror@plt+0x128e4>  // b.hs, b.nlast
  414b80:	ldrh	w12, [x21, #40]
  414b84:	mov	x24, x2
  414b88:	str	xzr, [x2]
  414b8c:	mov	x22, x3
  414b90:	str	xzr, [x3]
  414b94:	cmp	w12, #0x1
  414b98:	b.ls	414ee8 <ferror@plt+0x128b8>  // b.plast
  414b9c:	stp	x25, x26, [sp, #64]
  414ba0:	ldr	x25, [x21]
  414ba4:	stp	x19, x20, [sp, #16]
  414ba8:	ldrh	w20, [x21, #42]
  414bac:	add	x0, x25, #0x20
  414bb0:	str	x0, [sp, #144]
  414bb4:	add	x0, x25, #0x27
  414bb8:	str	x0, [sp, #160]
  414bbc:	add	x0, x25, #0x1f
  414bc0:	str	x0, [sp, #168]
  414bc4:	add	x0, x25, #0x17
  414bc8:	str	x0, [sp, #176]
  414bcc:	ldr	x6, [x21, #32]
  414bd0:	add	x0, x25, #0x18
  414bd4:	str	x0, [sp, #184]
  414bd8:	add	x0, x25, #0x14
  414bdc:	ldr	x26, [x21, #16]
  414be0:	stp	x27, x28, [sp, #80]
  414be4:	add	x27, x20, x6
  414be8:	str	x0, [sp, #152]
  414bec:	add	x0, x25, #0xf
  414bf0:	mov	w19, #0x1                   	// #1
  414bf4:	str	x0, [sp, #192]
  414bf8:	add	x0, x25, #0x10
  414bfc:	str	x0, [sp, #200]
  414c00:	cmp	x26, x27
  414c04:	b.ls	414ef4 <ferror@plt+0x128c4>  // b.plast
  414c08:	adds	x0, x25, x27
  414c0c:	b.eq	414d38 <ferror@plt+0x12708>  // b.none
  414c10:	ldr	w1, [x21, #24]
  414c14:	tbz	w1, #1, 414d60 <ferror@plt+0x12730>
  414c18:	add	x4, x27, #0x18
  414c1c:	cmp	x26, x4
  414c20:	b.cc	414ef0 <ferror@plt+0x128c0>  // b.lo, b.ul, b.last
  414c24:	ldr	x2, [sp, #152]
  414c28:	and	w4, w1, #0x10
  414c2c:	add	x16, x2, x27
  414c30:	tbz	w1, #4, 414e54 <ferror@plt+0x12824>
  414c34:	mov	x1, #0x0                   	// #0
  414c38:	mov	x23, #0x0                   	// #0
  414c3c:	nop
  414c40:	ldrb	w17, [x16, x1]
  414c44:	add	x1, x1, #0x1
  414c48:	cmp	x1, #0x4
  414c4c:	orr	x23, x17, x23, lsl #8
  414c50:	b.ne	414c40 <ferror@plt+0x12610>  // b.any
  414c54:	add	x1, x27, #0x14
  414c58:	cmp	x26, x1
  414c5c:	b.cc	414ef0 <ferror@plt+0x128c0>  // b.lo, b.ul, b.last
  414c60:	ldr	x1, [sp, #200]
  414c64:	mov	x28, #0x0                   	// #0
  414c68:	add	x17, x1, x27
  414c6c:	mov	x1, #0x0                   	// #0
  414c70:	ldrb	w16, [x17, x1]
  414c74:	add	x1, x1, #0x1
  414c78:	cmp	x1, #0x4
  414c7c:	orr	x28, x16, x28, lsl #8
  414c80:	b.ne	414c70 <ferror@plt+0x12640>  // b.any
  414c84:	add	x1, x27, #0x4
  414c88:	cmp	x26, x1
  414c8c:	b.cc	414ef0 <ferror@plt+0x128c0>  // b.lo, b.ul, b.last
  414c90:	cbz	w4, 414ec8 <ferror@plt+0x12898>
  414c94:	mov	x1, #0x0                   	// #0
  414c98:	mov	x4, #0x0                   	// #0
  414c9c:	nop
  414ca0:	ldrb	w16, [x0, x1]
  414ca4:	add	x1, x1, #0x1
  414ca8:	cmp	x1, #0x4
  414cac:	orr	x4, x16, x4, lsl #8
  414cb0:	b.ne	414ca0 <ferror@plt+0x12670>  // b.any
  414cb4:	adds	x0, x28, x23
  414cb8:	cset	x1, cs  // cs = hs, nlast
  414cbc:	cmp	x0, x26
  414cc0:	cset	w0, hi  // hi = pmore
  414cc4:	orr	w0, w0, w1
  414cc8:	cbnz	w0, 414d38 <ferror@plt+0x12708>
  414ccc:	cmp	x14, w4, uxtw
  414cd0:	mov	w4, w4
  414cd4:	b.ls	414d38 <ferror@plt+0x12708>  // b.plast
  414cd8:	add	x4, x4, x15
  414cdc:	mov	x0, x11
  414ce0:	ldr	x1, [sp, #136]
  414ce4:	stp	x11, x15, [sp, #104]
  414ce8:	add	x1, x1, x4
  414cec:	str	x14, [sp, #120]
  414cf0:	str	w12, [sp, #132]
  414cf4:	bl	402370 <strcmp@plt>
  414cf8:	ldr	w12, [sp, #132]
  414cfc:	ldp	x11, x15, [sp, #104]
  414d00:	ldr	x14, [sp, #120]
  414d04:	cbnz	w0, 414d38 <ferror@plt+0x12708>
  414d08:	cmp	x26, x28
  414d0c:	b.ls	414f20 <ferror@plt+0x128f0>  // b.plast
  414d10:	add	x28, x25, x28
  414d14:	ldp	x19, x20, [sp, #16]
  414d18:	ldp	x25, x26, [sp, #64]
  414d1c:	str	x28, [x24]
  414d20:	ldp	x27, x28, [sp, #80]
  414d24:	str	x23, [x22]
  414d28:	ldp	x21, x22, [sp, #32]
  414d2c:	ldp	x23, x24, [sp, #48]
  414d30:	ldp	x29, x30, [sp], #208
  414d34:	ret
  414d38:	add	w0, w19, #0x1
  414d3c:	add	x27, x27, x20
  414d40:	and	w19, w0, #0xffff
  414d44:	cmp	w12, w0, uxth
  414d48:	b.ne	414c00 <ferror@plt+0x125d0>  // b.any
  414d4c:	mov	w0, #0xfffffffe            	// #-2
  414d50:	ldp	x19, x20, [sp, #16]
  414d54:	ldp	x25, x26, [sp, #64]
  414d58:	ldp	x27, x28, [sp, #80]
  414d5c:	b	414d28 <ferror@plt+0x126f8>
  414d60:	add	x4, x27, #0x28
  414d64:	cmp	x26, x4
  414d68:	b.cc	414ef0 <ferror@plt+0x128c0>  // b.lo, b.ul, b.last
  414d6c:	ldr	x2, [sp, #144]
  414d70:	and	w4, w1, #0x10
  414d74:	add	x17, x2, x27
  414d78:	tbz	w1, #4, 414e00 <ferror@plt+0x127d0>
  414d7c:	mov	x1, #0x0                   	// #0
  414d80:	mov	x23, #0x0                   	// #0
  414d84:	nop
  414d88:	ldrb	w16, [x17, x1]
  414d8c:	add	x1, x1, #0x1
  414d90:	cmp	x1, #0x8
  414d94:	orr	x23, x16, x23, lsl #8
  414d98:	b.ne	414d88 <ferror@plt+0x12758>  // b.any
  414d9c:	add	x1, x27, #0x20
  414da0:	cmp	x26, x1
  414da4:	b.cc	414ef0 <ferror@plt+0x128c0>  // b.lo, b.ul, b.last
  414da8:	ldr	x1, [sp, #184]
  414dac:	mov	x28, #0x0                   	// #0
  414db0:	add	x17, x1, x27
  414db4:	mov	x1, #0x0                   	// #0
  414db8:	ldrb	w16, [x17, x1]
  414dbc:	add	x1, x1, #0x1
  414dc0:	cmp	x1, #0x8
  414dc4:	orr	x28, x16, x28, lsl #8
  414dc8:	b.ne	414db8 <ferror@plt+0x12788>  // b.any
  414dcc:	add	x1, x27, #0x4
  414dd0:	cmp	x26, x1
  414dd4:	b.cc	414ef0 <ferror@plt+0x128c0>  // b.lo, b.ul, b.last
  414dd8:	cbz	w4, 414ea4 <ferror@plt+0x12874>
  414ddc:	mov	x1, #0x0                   	// #0
  414de0:	mov	x4, #0x0                   	// #0
  414de4:	nop
  414de8:	ldrb	w16, [x0, x1]
  414dec:	add	x1, x1, #0x1
  414df0:	cmp	x1, #0x4
  414df4:	orr	x4, x16, x4, lsl #8
  414df8:	b.ne	414de8 <ferror@plt+0x127b8>  // b.any
  414dfc:	b	414cb4 <ferror@plt+0x12684>
  414e00:	ldp	x1, x2, [sp, #160]
  414e04:	mov	x23, #0x0                   	// #0
  414e08:	add	x1, x1, x27
  414e0c:	add	x17, x2, x27
  414e10:	ldrb	w16, [x1], #-1
  414e14:	cmp	x17, x1
  414e18:	orr	x23, x16, x23, lsl #8
  414e1c:	b.ne	414e10 <ferror@plt+0x127e0>  // b.any
  414e20:	add	x1, x27, #0x20
  414e24:	cmp	x26, x1
  414e28:	b.cc	414ef0 <ferror@plt+0x128c0>  // b.lo, b.ul, b.last
  414e2c:	ldr	x1, [sp, #176]
  414e30:	mov	x28, #0x0                   	// #0
  414e34:	add	x17, x1, x27
  414e38:	mov	x1, #0x8                   	// #8
  414e3c:	nop
  414e40:	ldrb	w16, [x17, x1]
  414e44:	subs	x1, x1, #0x1
  414e48:	orr	x28, x16, x28, lsl #8
  414e4c:	b.ne	414e40 <ferror@plt+0x12810>  // b.any
  414e50:	b	414dcc <ferror@plt+0x1279c>
  414e54:	mov	x1, #0x3                   	// #3
  414e58:	mov	x23, #0x0                   	// #0
  414e5c:	nop
  414e60:	ldrb	w17, [x16, x1]
  414e64:	sub	x1, x1, #0x1
  414e68:	cmn	x1, #0x1
  414e6c:	orr	x23, x17, x23, lsl #8
  414e70:	b.ne	414e60 <ferror@plt+0x12830>  // b.any
  414e74:	add	x1, x27, #0x14
  414e78:	cmp	x26, x1
  414e7c:	b.cc	414ef0 <ferror@plt+0x128c0>  // b.lo, b.ul, b.last
  414e80:	ldr	x1, [sp, #192]
  414e84:	mov	x28, #0x0                   	// #0
  414e88:	add	x17, x1, x27
  414e8c:	mov	x1, #0x4                   	// #4
  414e90:	ldrb	w16, [x17, x1]
  414e94:	subs	x1, x1, #0x1
  414e98:	orr	x28, x16, x28, lsl #8
  414e9c:	b.ne	414e90 <ferror@plt+0x12860>  // b.any
  414ea0:	b	414c84 <ferror@plt+0x12654>
  414ea4:	mov	x1, #0x3                   	// #3
  414ea8:	mov	x4, #0x0                   	// #0
  414eac:	nop
  414eb0:	ldrb	w16, [x0, x1]
  414eb4:	sub	x1, x1, #0x1
  414eb8:	cmn	x1, #0x1
  414ebc:	orr	x4, x16, x4, lsl #8
  414ec0:	b.ne	414eb0 <ferror@plt+0x12880>  // b.any
  414ec4:	b	414cb4 <ferror@plt+0x12684>
  414ec8:	mov	x1, #0x3                   	// #3
  414ecc:	mov	x4, #0x0                   	// #0
  414ed0:	ldrb	w16, [x0, x1]
  414ed4:	sub	x1, x1, #0x1
  414ed8:	cmn	x1, #0x1
  414edc:	orr	x4, x16, x4, lsl #8
  414ee0:	b.ne	414ed0 <ferror@plt+0x128a0>  // b.any
  414ee4:	b	414cb4 <ferror@plt+0x12684>
  414ee8:	mov	w0, #0xfffffffe            	// #-2
  414eec:	b	414d28 <ferror@plt+0x126f8>
  414ef0:	bl	414540 <ferror@plt+0x11f10>
  414ef4:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  414ef8:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  414efc:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  414f00:	add	x3, x3, #0x6d0
  414f04:	add	x1, x1, #0x5f8
  414f08:	add	x0, x0, #0x610
  414f0c:	mov	w2, #0xca                  	// #202
  414f10:	bl	402570 <__assert_fail@plt>
  414f14:	stp	x19, x20, [sp, #16]
  414f18:	stp	x25, x26, [sp, #64]
  414f1c:	stp	x27, x28, [sp, #80]
  414f20:	bl	414518 <ferror@plt+0x11ee8>
  414f24:	nop
  414f28:	stp	x29, x30, [sp, #-80]!
  414f2c:	mov	x29, sp
  414f30:	stp	x23, x24, [sp, #48]
  414f34:	mov	x23, x2
  414f38:	add	x3, sp, #0x40
  414f3c:	add	x2, sp, #0x48
  414f40:	str	xzr, [x23]
  414f44:	bl	414b50 <ferror@plt+0x12520>
  414f48:	tbnz	w0, #31, 414fa0 <ferror@plt+0x12970>
  414f4c:	ldr	x1, [sp, #72]
  414f50:	cbz	x1, 414f9c <ferror@plt+0x1296c>
  414f54:	ldr	x2, [sp, #64]
  414f58:	cbz	x2, 414f9c <ferror@plt+0x1296c>
  414f5c:	stp	x19, x20, [sp, #16]
  414f60:	ldrb	w0, [x1]
  414f64:	cbnz	w0, 414fac <ferror@plt+0x1297c>
  414f68:	sub	x0, x2, #0x1
  414f6c:	mov	x19, x1
  414f70:	add	x2, x19, x2
  414f74:	add	x1, x1, x0
  414f78:	b	414f88 <ferror@plt+0x12958>
  414f7c:	str	x20, [sp, #64]
  414f80:	ldrb	w0, [x19]
  414f84:	cbnz	w0, 414fb8 <ferror@plt+0x12988>
  414f88:	cmp	x19, x1
  414f8c:	add	x19, x19, #0x1
  414f90:	sub	x20, x2, x19
  414f94:	b.ne	414f7c <ferror@plt+0x1294c>  // b.any
  414f98:	ldp	x19, x20, [sp, #16]
  414f9c:	mov	w0, #0x0                   	// #0
  414fa0:	ldp	x23, x24, [sp, #48]
  414fa4:	ldp	x29, x30, [sp], #80
  414fa8:	ret
  414fac:	mov	x20, x2
  414fb0:	mov	x19, x1
  414fb4:	nop
  414fb8:	cmp	x20, #0x1
  414fbc:	b.ls	414f98 <ferror@plt+0x12968>  // b.plast
  414fc0:	mov	x3, #0x0                   	// #0
  414fc4:	stp	x21, x22, [sp, #32]
  414fc8:	mov	x21, #0x0                   	// #0
  414fcc:	b	414fdc <ferror@plt+0x129ac>
  414fd0:	add	x3, x3, #0x1
  414fd4:	cmp	x3, x20
  414fd8:	b.cs	415010 <ferror@plt+0x129e0>  // b.hs, b.nlast
  414fdc:	ldrb	w0, [x19, x3]
  414fe0:	cbnz	w0, 414fd0 <ferror@plt+0x129a0>
  414fe4:	cmp	x3, x20
  414fe8:	b.cs	415004 <ferror@plt+0x129d4>  // b.hs, b.nlast
  414fec:	nop
  414ff0:	add	x3, x3, #0x1
  414ff4:	ldrb	w1, [x19, x3]
  414ff8:	cmp	w1, #0x0
  414ffc:	ccmp	x3, x20, #0x2, eq  // eq = none
  415000:	b.cc	414ff0 <ferror@plt+0x129c0>  // b.lo, b.ul, b.last
  415004:	add	x21, x21, #0x1
  415008:	cmp	x3, x20
  41500c:	b.cc	414fdc <ferror@plt+0x129ac>  // b.lo, b.ul, b.last
  415010:	add	x3, x19, x3
  415014:	add	x4, x21, #0x1
  415018:	ldurb	w0, [x3, #-1]
  41501c:	cbnz	w0, 4150fc <ferror@plt+0x12acc>
  415020:	lsl	x22, x4, #3
  415024:	add	x0, x20, #0x1
  415028:	add	x0, x0, x22
  41502c:	bl	4021a0 <malloc@plt>
  415030:	str	x0, [x23]
  415034:	mov	x24, x0
  415038:	cbz	x0, 41510c <ferror@plt+0x12adc>
  41503c:	add	x22, x0, x22
  415040:	mov	x2, x20
  415044:	mov	x0, x22
  415048:	mov	x1, x19
  41504c:	bl	401fe0 <memcpy@plt>
  415050:	strb	wzr, [x22, x20]
  415054:	mov	x5, #0x1                   	// #1
  415058:	str	xzr, [x24, x21, lsl #3]
  41505c:	cmp	x21, x5
  415060:	str	x22, [x24]
  415064:	mov	x3, #0x0                   	// #0
  415068:	b.hi	415088 <ferror@plt+0x12a58>  // b.pmore
  41506c:	b	4150e4 <ferror@plt+0x12ab4>
  415070:	add	x3, x3, #0x1
  415074:	cmp	x3, x20
  415078:	cset	w1, cc  // cc = lo, ul, last
  41507c:	cmp	w1, #0x0
  415080:	ccmp	x5, x21, #0x2, ne  // ne = any
  415084:	b.cs	4150e4 <ferror@plt+0x12ab4>  // b.hs, b.nlast
  415088:	ldrb	w1, [x22, x3]
  41508c:	add	x2, x22, x3
  415090:	cbnz	w1, 415070 <ferror@plt+0x12a40>
  415094:	ldrb	w0, [x19, x3]
  415098:	cmp	x3, x20
  41509c:	cset	w1, cc  // cc = lo, ul, last
  4150a0:	cmp	w0, #0x0
  4150a4:	ccmp	w1, #0x0, #0x4, eq  // eq = none
  4150a8:	b.eq	4150d0 <ferror@plt+0x12aa0>  // b.none
  4150ac:	nop
  4150b0:	add	x3, x3, #0x1
  4150b4:	cmp	x3, x20
  4150b8:	cset	w1, cc  // cc = lo, ul, last
  4150bc:	ldrb	w2, [x19, x3]
  4150c0:	cmp	w2, #0x0
  4150c4:	ccmp	w1, #0x0, #0x4, eq  // eq = none
  4150c8:	b.ne	4150b0 <ferror@plt+0x12a80>  // b.any
  4150cc:	add	x2, x22, x3
  4150d0:	str	x2, [x24, x5, lsl #3]
  4150d4:	cmp	w1, #0x0
  4150d8:	add	x5, x5, #0x1
  4150dc:	ccmp	x5, x21, #0x2, ne  // ne = any
  4150e0:	b.cc	415088 <ferror@plt+0x12a58>  // b.lo, b.ul, b.last
  4150e4:	mov	w0, w21
  4150e8:	ldp	x19, x20, [sp, #16]
  4150ec:	ldp	x21, x22, [sp, #32]
  4150f0:	ldp	x23, x24, [sp, #48]
  4150f4:	ldp	x29, x30, [sp], #80
  4150f8:	ret
  4150fc:	add	x0, x21, #0x2
  415100:	mov	x21, x4
  415104:	mov	x4, x0
  415108:	b	415020 <ferror@plt+0x129f0>
  41510c:	bl	402580 <__errno_location@plt>
  415110:	ldr	w0, [x0]
  415114:	ldp	x19, x20, [sp, #16]
  415118:	neg	w0, w0
  41511c:	ldp	x21, x22, [sp, #32]
  415120:	b	414fa0 <ferror@plt+0x12970>
  415124:	nop
  415128:	stp	x29, x30, [sp, #-144]!
  41512c:	mov	x5, #0x4                   	// #4
  415130:	mov	x4, #0x8                   	// #8
  415134:	mov	x29, sp
  415138:	ldr	w6, [x0, #24]
  41513c:	add	x3, sp, #0x80
  415140:	stp	x25, x26, [sp, #64]
  415144:	mov	x26, x1
  415148:	add	x2, sp, #0x88
  41514c:	tst	x6, #0x2
  415150:	stp	x21, x22, [sp, #32]
  415154:	csel	x25, x5, x4, ne  // ne = any
  415158:	str	xzr, [x26]
  41515c:	mov	x21, x0
  415160:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  415164:	add	x1, x1, #0xfa8
  415168:	bl	414b50 <ferror@plt+0x12520>
  41516c:	str	w0, [sp, #100]
  415170:	tbnz	w0, #31, 4152e0 <ferror@plt+0x12cb0>
  415174:	stp	x19, x20, [sp, #16]
  415178:	ldr	x19, [sp, #136]
  41517c:	cbz	x19, 415334 <ferror@plt+0x12d04>
  415180:	stp	x27, x28, [sp, #80]
  415184:	ldr	x27, [sp, #128]
  415188:	cbz	x27, 4152f4 <ferror@plt+0x12cc4>
  41518c:	tst	x27, #0x3f
  415190:	b.ne	415394 <ferror@plt+0x12d64>  // b.any
  415194:	ldr	x28, [x21]
  415198:	lsr	x0, x27, #6
  41519c:	str	w0, [sp, #100]
  4151a0:	cmp	w0, #0x0
  4151a4:	sub	x1, x19, x28
  4151a8:	str	x0, [sp, #104]
  4151ac:	str	x1, [sp, #112]
  4151b0:	b.le	415350 <ferror@plt+0x12d20>
  4151b4:	sub	w22, w0, #0x1
  4151b8:	add	x25, x25, x1
  4151bc:	stp	x23, x24, [sp, #48]
  4151c0:	mov	x27, x25
  4151c4:	lsl	x0, x22, #6
  4151c8:	add	x23, x0, #0x40
  4151cc:	add	x24, x28, #0x1
  4151d0:	ldr	x20, [x21, #16]
  4151d4:	add	x23, x23, x25
  4151d8:	mov	x22, #0x0                   	// #0
  4151dc:	str	x0, [sp, #120]
  4151e0:	cmp	x20, x27
  4151e4:	b.ls	415374 <ferror@plt+0x12d44>  // b.plast
  4151e8:	ldrb	w6, [x28, x27]
  4151ec:	add	x5, x27, x28
  4151f0:	add	x0, x24, x27
  4151f4:	add	x27, x27, #0x40
  4151f8:	cmp	w6, #0x2e
  4151fc:	csel	x0, x5, x0, ne  // ne = any
  415200:	bl	402020 <strlen@plt>
  415204:	add	x0, x0, #0x1
  415208:	cmp	x27, x23
  41520c:	add	x22, x22, x0
  415210:	b.ne	4151e0 <ferror@plt+0x12bb0>  // b.any
  415214:	ldr	w1, [sp, #104]
  415218:	mov	w0, #0x18                  	// #24
  41521c:	smull	x27, w1, w0
  415220:	add	x0, x27, x22
  415224:	bl	4021a0 <malloc@plt>
  415228:	str	x0, [x26]
  41522c:	mov	x24, x0
  415230:	cbz	x0, 4153c8 <ferror@plt+0x12d98>
  415234:	ldr	x0, [sp, #120]
  415238:	add	x27, x24, x27
  41523c:	add	x23, x28, x25
  415240:	add	x22, x28, x0
  415244:	ldr	x0, [sp, #112]
  415248:	add	x0, x0, #0x40
  41524c:	add	x22, x22, x0
  415250:	cmp	x25, x20
  415254:	b.hi	4153a8 <ferror@plt+0x12d78>  // b.pmore
  415258:	ldr	w0, [x21, #24]
  41525c:	tbz	w0, #4, 415314 <ferror@plt+0x12ce4>
  415260:	mov	x1, x19
  415264:	mov	x0, #0x0                   	// #0
  415268:	ldrb	w2, [x1], #1
  41526c:	cmp	x23, x1
  415270:	orr	x0, x2, x0, lsl #8
  415274:	b.ne	415268 <ferror@plt+0x12c38>  // b.any
  415278:	cmp	x25, x20
  41527c:	b.cs	415374 <ferror@plt+0x12d44>  // b.hs, b.nlast
  415280:	ldrb	w1, [x23]
  415284:	add	x19, x19, #0x40
  415288:	str	x0, [x24]
  41528c:	mov	w0, #0x55                  	// #85
  415290:	cmp	w1, #0x2e
  415294:	str	w0, [x24, #8]
  415298:	str	x27, [x24, #16]
  41529c:	cinc	x28, x23, eq  // eq = none
  4152a0:	mov	x0, x28
  4152a4:	add	x25, x25, #0x40
  4152a8:	bl	402020 <strlen@plt>
  4152ac:	add	x26, x0, #0x1
  4152b0:	mov	x1, x28
  4152b4:	mov	x0, x27
  4152b8:	mov	x2, x26
  4152bc:	bl	401fe0 <memcpy@plt>
  4152c0:	add	x23, x23, #0x40
  4152c4:	add	x24, x24, #0x18
  4152c8:	add	x27, x27, x26
  4152cc:	cmp	x19, x22
  4152d0:	b.ne	415250 <ferror@plt+0x12c20>  // b.any
  4152d4:	ldp	x19, x20, [sp, #16]
  4152d8:	ldp	x23, x24, [sp, #48]
  4152dc:	ldp	x27, x28, [sp, #80]
  4152e0:	ldr	w0, [sp, #100]
  4152e4:	ldp	x21, x22, [sp, #32]
  4152e8:	ldp	x25, x26, [sp, #64]
  4152ec:	ldp	x29, x30, [sp], #144
  4152f0:	ret
  4152f4:	str	wzr, [sp, #100]
  4152f8:	ldp	x19, x20, [sp, #16]
  4152fc:	ldr	w0, [sp, #100]
  415300:	ldp	x21, x22, [sp, #32]
  415304:	ldp	x25, x26, [sp, #64]
  415308:	ldp	x27, x28, [sp, #80]
  41530c:	ldp	x29, x30, [sp], #144
  415310:	ret
  415314:	mov	x1, x23
  415318:	mov	x0, #0x0                   	// #0
  41531c:	nop
  415320:	ldrb	w2, [x1, #-1]!
  415324:	cmp	x19, x1
  415328:	orr	x0, x2, x0, lsl #8
  41532c:	b.ne	415320 <ferror@plt+0x12cf0>  // b.any
  415330:	b	415278 <ferror@plt+0x12c48>
  415334:	str	wzr, [sp, #100]
  415338:	ldp	x19, x20, [sp, #16]
  41533c:	ldr	w0, [sp, #100]
  415340:	ldp	x21, x22, [sp, #32]
  415344:	ldp	x25, x26, [sp, #64]
  415348:	ldp	x29, x30, [sp], #144
  41534c:	ret
  415350:	ldr	w1, [sp, #104]
  415354:	mov	w0, #0x18                  	// #24
  415358:	smull	x0, w1, w0
  41535c:	bl	4021a0 <malloc@plt>
  415360:	str	x0, [x26]
  415364:	cbz	x0, 4153cc <ferror@plt+0x12d9c>
  415368:	ldp	x19, x20, [sp, #16]
  41536c:	ldp	x27, x28, [sp, #80]
  415370:	b	4152e0 <ferror@plt+0x12cb0>
  415374:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  415378:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  41537c:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  415380:	add	x3, x3, #0x6d0
  415384:	add	x1, x1, #0x5f8
  415388:	add	x0, x0, #0x610
  41538c:	mov	w2, #0xca                  	// #202
  415390:	bl	402570 <__assert_fail@plt>
  415394:	mov	w0, #0xffffffea            	// #-22
  415398:	str	w0, [sp, #100]
  41539c:	ldp	x19, x20, [sp, #16]
  4153a0:	ldp	x27, x28, [sp, #80]
  4153a4:	b	4152e0 <ferror@plt+0x12cb0>
  4153a8:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  4153ac:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  4153b0:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  4153b4:	add	x3, x3, #0x6c0
  4153b8:	add	x1, x1, #0x5f8
  4153bc:	add	x0, x0, #0x628
  4153c0:	mov	w2, #0x89                  	// #137
  4153c4:	bl	402570 <__assert_fail@plt>
  4153c8:	ldp	x23, x24, [sp, #48]
  4153cc:	bl	402580 <__errno_location@plt>
  4153d0:	ldr	w25, [x0]
  4153d4:	ldp	x19, x20, [sp, #16]
  4153d8:	neg	w0, w25
  4153dc:	str	w0, [sp, #100]
  4153e0:	ldp	x27, x28, [sp, #80]
  4153e4:	b	4152e0 <ferror@plt+0x12cb0>
  4153e8:	stp	x29, x30, [sp, #-144]!
  4153ec:	mov	x29, sp
  4153f0:	ldp	x11, x9, [x0, #56]
  4153f4:	stp	x23, x24, [sp, #48]
  4153f8:	ldr	x24, [x0, #16]
  4153fc:	stp	x21, x22, [sp, #32]
  415400:	stp	x25, x26, [sp, #64]
  415404:	cmp	x9, x24
  415408:	ldr	x22, [x0]
  41540c:	b.cs	4158b0 <ferror@plt+0x13280>  // b.hs, b.nlast
  415410:	ldrh	w6, [x0, #40]
  415414:	mov	x25, x0
  415418:	cmp	w6, #0x1
  41541c:	b.ls	415814 <ferror@plt+0x131e4>  // b.plast
  415420:	ldr	x8, [x0, #32]
  415424:	stp	x19, x20, [sp, #16]
  415428:	ldrh	w7, [x0, #42]
  41542c:	stp	x27, x28, [sp, #80]
  415430:	sub	x0, x8, #0x4
  415434:	and	x28, x7, #0xffff
  415438:	add	x19, x8, w7, uxth
  41543c:	cmp	x24, x19
  415440:	b.ls	4156c4 <ferror@plt+0x13094>  // b.plast
  415444:	sub	w20, w6, #0x2
  415448:	sub	x21, x28, x19
  41544c:	and	w20, w20, #0xffff
  415450:	add	x23, x22, x19
  415454:	mov	x27, x1
  415458:	add	w20, w20, #0x1
  41545c:	add	x19, x19, #0x4
  415460:	add	x0, x21, x0
  415464:	mov	w26, #0x1                   	// #1
  415468:	str	x0, [sp, #128]
  41546c:	cbz	x23, 4156a0 <ferror@plt+0x13070>
  415470:	ldr	w0, [x25, #24]
  415474:	and	w1, w0, #0x2
  415478:	str	w1, [sp, #140]
  41547c:	tbz	w0, #1, 415610 <ferror@plt+0x12fe0>
  415480:	add	x1, x19, #0x14
  415484:	cmp	x24, x1
  415488:	b.cc	4158ac <ferror@plt+0x1327c>  // b.lo, b.ul, b.last
  41548c:	add	x1, x23, #0x14
  415490:	and	w21, w0, #0x10
  415494:	tbz	w0, #4, 415750 <ferror@plt+0x13120>
  415498:	mov	x0, #0x0                   	// #0
  41549c:	mov	x2, #0x0                   	// #0
  4154a0:	ldrb	w3, [x1, x0]
  4154a4:	add	x0, x0, #0x1
  4154a8:	cmp	x0, #0x4
  4154ac:	orr	x2, x3, x2, lsl #8
  4154b0:	b.ne	4154a0 <ferror@plt+0x12e70>  // b.any
  4154b4:	add	x0, x19, #0x10
  4154b8:	cmp	x24, x0
  4154bc:	b.cc	4158ac <ferror@plt+0x1327c>  // b.lo, b.ul, b.last
  4154c0:	add	x3, x23, #0x10
  4154c4:	mov	x0, #0x0                   	// #0
  4154c8:	mov	x4, #0x0                   	// #0
  4154cc:	nop
  4154d0:	ldrb	w1, [x3, x0]
  4154d4:	add	x0, x0, #0x1
  4154d8:	cmp	x0, #0x4
  4154dc:	orr	x4, x1, x4, lsl #8
  4154e0:	b.ne	4154d0 <ferror@plt+0x12ea0>  // b.any
  4154e4:	cmp	x24, x19
  4154e8:	b.cc	4158ac <ferror@plt+0x1327c>  // b.lo, b.ul, b.last
  4154ec:	mov	x0, #0x0                   	// #0
  4154f0:	mov	x3, #0x0                   	// #0
  4154f4:	nop
  4154f8:	ldrb	w1, [x23, x0]
  4154fc:	add	x0, x0, #0x1
  415500:	cmp	x0, #0x4
  415504:	orr	x3, x1, x3, lsl #8
  415508:	b.ne	4154f8 <ferror@plt+0x12ec8>  // b.any
  41550c:	adds	x4, x4, x2
  415510:	cset	x1, cs  // cs = hs, nlast
  415514:	cmp	x24, x4
  415518:	cset	w0, cc  // cc = lo, ul, last
  41551c:	orr	w0, w0, w1
  415520:	cbnz	w0, 4156a0 <ferror@plt+0x13070>
  415524:	cmp	x11, w3, uxtw
  415528:	mov	w3, w3
  41552c:	b.ls	4156a0 <ferror@plt+0x13070>  // b.plast
  415530:	add	x3, x9, x3
  415534:	mov	x0, x27
  415538:	add	x1, x22, x3
  41553c:	stp	x9, x11, [sp, #96]
  415540:	str	w7, [sp, #116]
  415544:	str	x8, [sp, #120]
  415548:	str	w6, [sp, #136]
  41554c:	bl	402370 <strcmp@plt>
  415550:	ldr	w7, [sp, #116]
  415554:	mov	w3, w0
  415558:	ldr	w6, [sp, #136]
  41555c:	ldp	x9, x11, [sp, #96]
  415560:	ldr	x8, [sp, #120]
  415564:	cbnz	w0, 4156a0 <ferror@plt+0x13070>
  415568:	cmp	w6, w26, uxth
  41556c:	b.ls	4158bc <ferror@plt+0x1328c>  // b.plast
  415570:	mul	w26, w26, w7
  415574:	add	x26, x8, w26, sxtw
  415578:	cmp	x24, x26
  41557c:	b.ls	4158b8 <ferror@plt+0x13288>  // b.plast
  415580:	ldr	w0, [sp, #140]
  415584:	add	x26, x26, #0x8
  415588:	mov	x20, #0x4                   	// #4
  41558c:	cmp	w0, #0x0
  415590:	mov	x0, #0x8                   	// #8
  415594:	csel	x20, x20, x0, ne  // ne = any
  415598:	add	x0, x26, x20
  41559c:	cmp	x24, x0
  4155a0:	b.cc	4158ac <ferror@plt+0x1327c>  // b.lo, b.ul, b.last
  4155a4:	add	x1, x22, x26
  4155a8:	cbz	w21, 4157c0 <ferror@plt+0x13190>
  4155ac:	add	x2, x1, x20
  4155b0:	mov	x19, #0x0                   	// #0
  4155b4:	nop
  4155b8:	ldrb	w0, [x1], #1
  4155bc:	cmp	x2, x1
  4155c0:	orr	x19, x0, x19, lsl #8
  4155c4:	b.ne	4155b8 <ferror@plt+0x12f88>  // b.any
  4155c8:	ldr	x8, [x25, #8]
  4155cc:	and	x19, x19, #0xfffffffffffffffd
  4155d0:	cbz	x8, 41581c <ferror@plt+0x131ec>
  4155d4:	add	x26, x8, x26
  4155d8:	add	x0, x26, x20
  4155dc:	nop
  4155e0:	strb	w19, [x0, #-1]!
  4155e4:	lsr	x19, x19, #8
  4155e8:	cmp	x26, x0
  4155ec:	b.ne	4155e0 <ferror@plt+0x12fb0>  // b.any
  4155f0:	ldp	x19, x20, [sp, #16]
  4155f4:	ldp	x27, x28, [sp, #80]
  4155f8:	mov	w0, w3
  4155fc:	ldp	x21, x22, [sp, #32]
  415600:	ldp	x23, x24, [sp, #48]
  415604:	ldp	x25, x26, [sp, #64]
  415608:	ldp	x29, x30, [sp], #144
  41560c:	ret
  415610:	add	x1, x19, #0x24
  415614:	cmp	x24, x1
  415618:	b.cc	4158ac <ferror@plt+0x1327c>  // b.lo, b.ul, b.last
  41561c:	add	x1, x23, #0x20
  415620:	and	w21, w0, #0x10
  415624:	tbz	w0, #4, 4156e4 <ferror@plt+0x130b4>
  415628:	mov	x0, #0x0                   	// #0
  41562c:	mov	x2, #0x0                   	// #0
  415630:	ldrb	w3, [x1, x0]
  415634:	add	x0, x0, #0x1
  415638:	cmp	x0, #0x8
  41563c:	orr	x2, x3, x2, lsl #8
  415640:	b.ne	415630 <ferror@plt+0x13000>  // b.any
  415644:	add	x0, x19, #0x1c
  415648:	cmp	x24, x0
  41564c:	b.cc	4158ac <ferror@plt+0x1327c>  // b.lo, b.ul, b.last
  415650:	add	x3, x23, #0x18
  415654:	mov	x0, #0x0                   	// #0
  415658:	mov	x4, #0x0                   	// #0
  41565c:	nop
  415660:	ldrb	w1, [x3, x0]
  415664:	add	x0, x0, #0x1
  415668:	cmp	x0, #0x8
  41566c:	orr	x4, x1, x4, lsl #8
  415670:	b.ne	415660 <ferror@plt+0x13030>  // b.any
  415674:	cmp	x24, x19
  415678:	b.cc	4158ac <ferror@plt+0x1327c>  // b.lo, b.ul, b.last
  41567c:	mov	x0, #0x0                   	// #0
  415680:	mov	x3, #0x0                   	// #0
  415684:	nop
  415688:	ldrb	w1, [x23, x0]
  41568c:	add	x0, x0, #0x1
  415690:	cmp	x0, #0x4
  415694:	orr	x3, x1, x3, lsl #8
  415698:	b.ne	415688 <ferror@plt+0x13058>  // b.any
  41569c:	b	41550c <ferror@plt+0x12edc>
  4156a0:	cmp	w20, w26
  4156a4:	b.eq	415804 <ferror@plt+0x131d4>  // b.none
  4156a8:	ldr	x0, [sp, #128]
  4156ac:	add	x19, x19, x28
  4156b0:	add	w26, w26, #0x1
  4156b4:	add	x23, x23, x28
  4156b8:	add	x0, x0, x19
  4156bc:	cmp	x24, x0
  4156c0:	b.hi	41546c <ferror@plt+0x12e3c>  // b.pmore
  4156c4:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  4156c8:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  4156cc:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  4156d0:	add	x3, x3, #0x6d0
  4156d4:	add	x1, x1, #0x5f8
  4156d8:	add	x0, x0, #0x610
  4156dc:	mov	w2, #0xca                  	// #202
  4156e0:	bl	402570 <__assert_fail@plt>
  4156e4:	add	x0, x23, #0x27
  4156e8:	add	x3, x23, #0x1f
  4156ec:	mov	x2, #0x0                   	// #0
  4156f0:	ldrb	w1, [x0], #-1
  4156f4:	cmp	x3, x0
  4156f8:	orr	x2, x1, x2, lsl #8
  4156fc:	b.ne	4156f0 <ferror@plt+0x130c0>  // b.any
  415700:	add	x0, x19, #0x1c
  415704:	cmp	x24, x0
  415708:	b.cc	4158ac <ferror@plt+0x1327c>  // b.lo, b.ul, b.last
  41570c:	add	x1, x23, #0x17
  415710:	mov	x3, #0x8                   	// #8
  415714:	mov	x4, #0x0                   	// #0
  415718:	ldrb	w0, [x1, x3]
  41571c:	subs	x3, x3, #0x1
  415720:	orr	x4, x0, x4, lsl #8
  415724:	b.ne	415718 <ferror@plt+0x130e8>  // b.any
  415728:	cmp	x24, x19
  41572c:	b.cc	4158ac <ferror@plt+0x1327c>  // b.lo, b.ul, b.last
  415730:	mov	x0, #0x3                   	// #3
  415734:	nop
  415738:	ldrb	w1, [x23, x0]
  41573c:	sub	x0, x0, #0x1
  415740:	cmn	x0, #0x1
  415744:	orr	x3, x1, x3, lsl #8
  415748:	b.ne	415738 <ferror@plt+0x13108>  // b.any
  41574c:	b	41550c <ferror@plt+0x12edc>
  415750:	mov	x0, #0x3                   	// #3
  415754:	mov	x2, #0x0                   	// #0
  415758:	ldrb	w3, [x1, x0]
  41575c:	sub	x0, x0, #0x1
  415760:	cmn	x0, #0x1
  415764:	orr	x2, x3, x2, lsl #8
  415768:	b.ne	415758 <ferror@plt+0x13128>  // b.any
  41576c:	add	x0, x19, #0x10
  415770:	cmp	x24, x0
  415774:	b.cc	4158ac <ferror@plt+0x1327c>  // b.lo, b.ul, b.last
  415778:	add	x1, x23, #0xf
  41577c:	mov	x3, #0x4                   	// #4
  415780:	mov	x4, #0x0                   	// #0
  415784:	nop
  415788:	ldrb	w0, [x1, x3]
  41578c:	subs	x3, x3, #0x1
  415790:	orr	x4, x0, x4, lsl #8
  415794:	b.ne	415788 <ferror@plt+0x13158>  // b.any
  415798:	cmp	x24, x19
  41579c:	b.cc	4158ac <ferror@plt+0x1327c>  // b.lo, b.ul, b.last
  4157a0:	mov	x0, #0x3                   	// #3
  4157a4:	nop
  4157a8:	ldrb	w1, [x23, x0]
  4157ac:	sub	x0, x0, #0x1
  4157b0:	cmn	x0, #0x1
  4157b4:	orr	x3, x1, x3, lsl #8
  4157b8:	b.ne	4157a8 <ferror@plt+0x13178>  // b.any
  4157bc:	b	41550c <ferror@plt+0x12edc>
  4157c0:	add	x0, x1, x20
  4157c4:	mov	x19, #0x0                   	// #0
  4157c8:	ldrb	w2, [x0, #-1]!
  4157cc:	cmp	x1, x0
  4157d0:	orr	x19, x2, x19, lsl #8
  4157d4:	b.ne	4157c8 <ferror@plt+0x13198>  // b.any
  4157d8:	ldr	x8, [x25, #8]
  4157dc:	and	x19, x19, #0xfffffffffffffffd
  4157e0:	cbz	x8, 415870 <ferror@plt+0x13240>
  4157e4:	add	x26, x8, x26
  4157e8:	add	x0, x26, x20
  4157ec:	nop
  4157f0:	strb	w19, [x26], #1
  4157f4:	lsr	x19, x19, #8
  4157f8:	cmp	x0, x26
  4157fc:	b.ne	4157f0 <ferror@plt+0x131c0>  // b.any
  415800:	b	4155f0 <ferror@plt+0x12fc0>
  415804:	mov	w3, #0xfffffffe            	// #-2
  415808:	ldp	x19, x20, [sp, #16]
  41580c:	ldp	x27, x28, [sp, #80]
  415810:	b	4155f8 <ferror@plt+0x12fc8>
  415814:	mov	w3, #0xfffffffe            	// #-2
  415818:	b	4155f8 <ferror@plt+0x12fc8>
  41581c:	mov	x0, x24
  415820:	str	w3, [sp, #96]
  415824:	bl	4021a0 <malloc@plt>
  415828:	str	x0, [x25, #8]
  41582c:	ldr	w3, [sp, #96]
  415830:	mov	x21, x0
  415834:	cbz	x0, 415858 <ferror@plt+0x13228>
  415838:	mov	x2, x24
  41583c:	mov	x1, x22
  415840:	str	w3, [sp, #96]
  415844:	bl	401fe0 <memcpy@plt>
  415848:	ldr	w3, [sp, #96]
  41584c:	add	x26, x21, x26
  415850:	str	x21, [x25]
  415854:	b	4155d8 <ferror@plt+0x12fa8>
  415858:	bl	402580 <__errno_location@plt>
  41585c:	ldr	w3, [x0]
  415860:	ldp	x19, x20, [sp, #16]
  415864:	neg	w3, w3
  415868:	ldp	x27, x28, [sp, #80]
  41586c:	b	4155f8 <ferror@plt+0x12fc8>
  415870:	mov	x0, x24
  415874:	str	w3, [sp, #96]
  415878:	bl	4021a0 <malloc@plt>
  41587c:	str	x0, [x25, #8]
  415880:	ldr	w3, [sp, #96]
  415884:	mov	x21, x0
  415888:	cbz	x0, 415858 <ferror@plt+0x13228>
  41588c:	mov	x2, x24
  415890:	mov	x1, x22
  415894:	str	w3, [sp, #96]
  415898:	bl	401fe0 <memcpy@plt>
  41589c:	ldr	w3, [sp, #96]
  4158a0:	add	x26, x21, x26
  4158a4:	str	x21, [x25]
  4158a8:	b	4157e8 <ferror@plt+0x131b8>
  4158ac:	bl	414540 <ferror@plt+0x11f10>
  4158b0:	stp	x19, x20, [sp, #16]
  4158b4:	stp	x27, x28, [sp, #80]
  4158b8:	bl	414518 <ferror@plt+0x11ee8>
  4158bc:	bl	414568 <ferror@plt+0x11f38>
  4158c0:	stp	x29, x30, [sp, #-96]!
  4158c4:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  4158c8:	add	x1, x1, #0x200
  4158cc:	mov	x29, sp
  4158d0:	add	x3, sp, #0x50
  4158d4:	add	x2, sp, #0x58
  4158d8:	stp	x21, x22, [sp, #32]
  4158dc:	stp	x23, x24, [sp, #48]
  4158e0:	mov	x23, x0
  4158e4:	bl	414b50 <ferror@plt+0x12520>
  4158e8:	mov	w22, w0
  4158ec:	tbnz	w0, #31, 415944 <ferror@plt+0x13314>
  4158f0:	ldr	x2, [sp, #88]
  4158f4:	cbz	x2, 415940 <ferror@plt+0x13310>
  4158f8:	ldr	x0, [sp, #80]
  4158fc:	cbz	x0, 415940 <ferror@plt+0x13310>
  415900:	stp	x19, x20, [sp, #16]
  415904:	ldrb	w1, [x2]
  415908:	cbnz	w1, 415958 <ferror@plt+0x13328>
  41590c:	sub	x1, x0, #0x1
  415910:	mov	x19, x2
  415914:	add	x0, x19, x0
  415918:	add	x2, x2, x1
  41591c:	b	41592c <ferror@plt+0x132fc>
  415920:	str	x20, [sp, #80]
  415924:	ldrb	w1, [x19]
  415928:	cbnz	w1, 415960 <ferror@plt+0x13330>
  41592c:	cmp	x19, x2
  415930:	add	x19, x19, #0x1
  415934:	sub	x20, x0, x19
  415938:	b.ne	415920 <ferror@plt+0x132f0>  // b.any
  41593c:	ldp	x19, x20, [sp, #16]
  415940:	mov	w22, #0x0                   	// #0
  415944:	mov	w0, w22
  415948:	ldp	x21, x22, [sp, #32]
  41594c:	ldp	x23, x24, [sp, #48]
  415950:	ldp	x29, x30, [sp], #96
  415954:	ret
  415958:	mov	x20, x0
  41595c:	mov	x19, x2
  415960:	cmp	x20, #0x1
  415964:	b.ls	41593c <ferror@plt+0x1330c>  // b.plast
  415968:	str	x25, [sp, #64]
  41596c:	adrp	x25, 41c000 <ferror@plt+0x199d0>
  415970:	add	x25, x25, #0x680
  415974:	mov	x1, #0x0                   	// #0
  415978:	ldrb	w0, [x19, x1]
  41597c:	add	x21, x1, #0x1
  415980:	add	x3, x1, #0x9
  415984:	add	x24, x19, x1
  415988:	cmp	x20, x21
  41598c:	cbz	w0, 4159f4 <ferror@plt+0x133c4>
  415990:	mov	x1, x25
  415994:	mov	x0, x24
  415998:	mov	x2, #0x9                   	// #9
  41599c:	b.ls	415a00 <ferror@plt+0x133d0>  // b.plast
  4159a0:	cmp	x3, x20
  4159a4:	b.cs	415a50 <ferror@plt+0x13420>  // b.hs, b.nlast
  4159a8:	bl	4021c0 <strncmp@plt>
  4159ac:	mov	w22, w0
  4159b0:	cbnz	w0, 415a58 <ferror@plt+0x13428>
  4159b4:	ldp	x20, x19, [x23]
  4159b8:	sub	x21, x24, x20
  4159bc:	cbz	x19, 415a20 <ferror@plt+0x133f0>
  4159c0:	mov	x0, x24
  4159c4:	bl	402020 <strlen@plt>
  4159c8:	mov	w1, #0x0                   	// #0
  4159cc:	mov	x2, x0
  4159d0:	add	x0, x19, x21
  4159d4:	bl	4021e0 <memset@plt>
  4159d8:	mov	w0, w22
  4159dc:	ldp	x19, x20, [sp, #16]
  4159e0:	ldp	x21, x22, [sp, #32]
  4159e4:	ldp	x23, x24, [sp, #48]
  4159e8:	ldr	x25, [sp, #64]
  4159ec:	ldp	x29, x30, [sp], #96
  4159f0:	ret
  4159f4:	mov	x1, x21
  4159f8:	cmp	x20, x1
  4159fc:	b.hi	415978 <ferror@plt+0x13348>  // b.pmore
  415a00:	mov	w22, #0xfffffffe            	// #-2
  415a04:	mov	w0, w22
  415a08:	ldp	x19, x20, [sp, #16]
  415a0c:	ldp	x21, x22, [sp, #32]
  415a10:	ldp	x23, x24, [sp, #48]
  415a14:	ldr	x25, [sp, #64]
  415a18:	ldp	x29, x30, [sp], #96
  415a1c:	ret
  415a20:	ldr	x25, [x23, #16]
  415a24:	mov	x0, x25
  415a28:	bl	4021a0 <malloc@plt>
  415a2c:	str	x0, [x23, #8]
  415a30:	mov	x19, x0
  415a34:	cbz	x0, 415a68 <ferror@plt+0x13438>
  415a38:	mov	x2, x25
  415a3c:	mov	x1, x20
  415a40:	bl	401fe0 <memcpy@plt>
  415a44:	str	x19, [x23]
  415a48:	ldr	x19, [x23, #8]
  415a4c:	b	4159c0 <ferror@plt+0x13390>
  415a50:	mov	x1, x21
  415a54:	b	415978 <ferror@plt+0x13348>
  415a58:	mov	x0, x24
  415a5c:	bl	402020 <strlen@plt>
  415a60:	add	x1, x0, x21
  415a64:	b	4159f8 <ferror@plt+0x133c8>
  415a68:	bl	402580 <__errno_location@plt>
  415a6c:	ldr	w22, [x0]
  415a70:	ldp	x19, x20, [sp, #16]
  415a74:	neg	w22, w22
  415a78:	ldr	x25, [sp, #64]
  415a7c:	b	415944 <ferror@plt+0x13314>
  415a80:	stp	x29, x30, [sp, #-224]!
  415a84:	mov	x29, sp
  415a88:	add	x3, sp, #0xb0
  415a8c:	add	x2, sp, #0xc0
  415a90:	stp	x25, x26, [sp, #64]
  415a94:	mov	x26, x0
  415a98:	stp	x27, x28, [sp, #80]
  415a9c:	str	x1, [sp, #136]
  415aa0:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  415aa4:	add	x1, x1, #0x690
  415aa8:	bl	414b50 <ferror@plt+0x12520>
  415aac:	tbnz	w0, #31, 415c4c <ferror@plt+0x1361c>
  415ab0:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  415ab4:	add	x3, sp, #0xb8
  415ab8:	add	x1, x1, #0x698
  415abc:	add	x2, sp, #0xc8
  415ac0:	mov	x0, x26
  415ac4:	bl	414b50 <ferror@plt+0x12520>
  415ac8:	tbnz	w0, #31, 415c4c <ferror@plt+0x1361c>
  415acc:	ldr	w25, [x26, #24]
  415ad0:	mov	x1, #0x18                  	// #24
  415ad4:	ldr	x0, [sp, #184]
  415ad8:	ands	w27, w25, #0x2
  415adc:	stp	x23, x24, [sp, #48]
  415ae0:	mov	x24, #0x10                  	// #16
  415ae4:	csel	x24, x24, x1, ne  // ne = any
  415ae8:	udiv	x1, x0, x24
  415aec:	msub	x0, x1, x24, x0
  415af0:	cbnz	x0, 415c48 <ferror@plt+0x13618>
  415af4:	stp	x19, x20, [sp, #16]
  415af8:	cmp	w1, #0x1
  415afc:	ldr	x20, [x26]
  415b00:	str	w1, [sp, #128]
  415b04:	ldr	x0, [sp, #200]
  415b08:	stp	x21, x22, [sp, #32]
  415b0c:	ldr	x1, [sp, #192]
  415b10:	sub	x0, x0, x20
  415b14:	add	x22, x0, x24
  415b18:	str	x22, [sp, #144]
  415b1c:	sub	x0, x1, x20
  415b20:	str	x0, [sp, #112]
  415b24:	b.le	415c40 <ferror@plt+0x13610>
  415b28:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  415b2c:	add	x28, x0, #0x6f8
  415b30:	ldr	x19, [x26, #16]
  415b34:	str	wzr, [sp, #96]
  415b38:	ldr	x0, [sp, #176]
  415b3c:	str	xzr, [sp, #104]
  415b40:	str	x0, [sp, #120]
  415b44:	add	x0, x22, #0x4
  415b48:	and	w25, w25, #0x10
  415b4c:	cmp	x0, x19
  415b50:	mov	w23, #0x1                   	// #1
  415b54:	cbz	w27, 415c04 <ferror@plt+0x135d4>
  415b58:	b.hi	416338 <ferror@plt+0x13d08>  // b.pmore
  415b5c:	add	x2, x20, x22
  415b60:	cbz	w25, 415cdc <ferror@plt+0x136ac>
  415b64:	mov	x1, #0x0                   	// #0
  415b68:	mov	x0, #0x0                   	// #0
  415b6c:	nop
  415b70:	ldrb	w3, [x2, x1]
  415b74:	add	x1, x1, #0x1
  415b78:	cmp	x1, #0x4
  415b7c:	orr	x0, x3, x0, lsl #8
  415b80:	b.ne	415b70 <ferror@plt+0x13540>  // b.any
  415b84:	ldr	x1, [sp, #120]
  415b88:	cmp	x1, w0, uxtw
  415b8c:	mov	w0, w0
  415b90:	b.ls	415c40 <ferror@plt+0x13610>  // b.plast
  415b94:	ldr	x1, [sp, #112]
  415b98:	add	x0, x0, x1
  415b9c:	cmp	x0, x19
  415ba0:	b.cs	4163f4 <ferror@plt+0x13dc4>  // b.hs, b.nlast
  415ba4:	add	x21, x20, x0
  415ba8:	mov	x1, x28
  415bac:	mov	x0, x21
  415bb0:	mov	x2, #0x6                   	// #6
  415bb4:	bl	4021c0 <strncmp@plt>
  415bb8:	cbnz	w0, 415be0 <ferror@plt+0x135b0>
  415bbc:	add	x0, x21, #0x6
  415bc0:	bl	402020 <strlen@plt>
  415bc4:	ldr	x1, [sp, #104]
  415bc8:	add	x21, x1, #0x1
  415bcc:	add	x0, x0, x21
  415bd0:	str	x0, [sp, #104]
  415bd4:	ldr	w0, [sp, #96]
  415bd8:	add	w0, w0, #0x1
  415bdc:	str	w0, [sp, #96]
  415be0:	ldr	w1, [sp, #128]
  415be4:	add	w0, w23, #0x1
  415be8:	add	x22, x22, x24
  415bec:	cmp	w1, w0
  415bf0:	b.eq	415e98 <ferror@plt+0x13868>  // b.none
  415bf4:	mov	w23, w0
  415bf8:	add	x0, x22, #0x4
  415bfc:	cmp	x0, x19
  415c00:	cbnz	w27, 415b58 <ferror@plt+0x13528>
  415c04:	b.hi	416338 <ferror@plt+0x13d08>  // b.pmore
  415c08:	add	x2, x20, x22
  415c0c:	cbz	w25, 415d00 <ferror@plt+0x136d0>
  415c10:	mov	x1, #0x0                   	// #0
  415c14:	mov	x0, #0x0                   	// #0
  415c18:	ldrb	w3, [x2, x1]
  415c1c:	add	x1, x1, #0x1
  415c20:	cmp	x1, #0x4
  415c24:	orr	x0, x3, x0, lsl #8
  415c28:	b.ne	415c18 <ferror@plt+0x135e8>  // b.any
  415c2c:	ldr	x1, [sp, #120]
  415c30:	cmp	x1, w0, uxtw
  415c34:	mov	w0, w0
  415c38:	b.hi	415b94 <ferror@plt+0x13564>  // b.pmore
  415c3c:	nop
  415c40:	ldp	x19, x20, [sp, #16]
  415c44:	ldp	x21, x22, [sp, #32]
  415c48:	ldp	x23, x24, [sp, #48]
  415c4c:	add	x3, sp, #0xd0
  415c50:	ldr	x0, [sp, #136]
  415c54:	add	x2, sp, #0xd8
  415c58:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  415c5c:	add	x1, x1, #0x6a0
  415c60:	str	xzr, [x0]
  415c64:	mov	x0, x26
  415c68:	bl	414b50 <ferror@plt+0x12520>
  415c6c:	mov	w28, w0
  415c70:	tbnz	w0, #31, 415cc8 <ferror@plt+0x13698>
  415c74:	ldr	x2, [sp, #216]
  415c78:	cbz	x2, 415cc4 <ferror@plt+0x13694>
  415c7c:	ldr	x3, [sp, #208]
  415c80:	cbz	x3, 415cc4 <ferror@plt+0x13694>
  415c84:	stp	x23, x24, [sp, #48]
  415c88:	ldrb	w0, [x2]
  415c8c:	cbnz	w0, 415d20 <ferror@plt+0x136f0>
  415c90:	sub	x0, x3, #0x1
  415c94:	mov	x23, x2
  415c98:	add	x3, x23, x3
  415c9c:	add	x2, x2, x0
  415ca0:	b	415cb8 <ferror@plt+0x13688>
  415ca4:	add	x23, x23, #0x1
  415ca8:	sub	x0, x3, x23
  415cac:	str	x0, [sp, #208]
  415cb0:	ldrb	w1, [x23]
  415cb4:	cbnz	w1, 415d28 <ferror@plt+0x136f8>
  415cb8:	cmp	x2, x23
  415cbc:	b.ne	415ca4 <ferror@plt+0x13674>  // b.any
  415cc0:	ldp	x23, x24, [sp, #48]
  415cc4:	mov	w28, #0x0                   	// #0
  415cc8:	mov	w0, w28
  415ccc:	ldp	x25, x26, [sp, #64]
  415cd0:	ldp	x27, x28, [sp, #80]
  415cd4:	ldp	x29, x30, [sp], #224
  415cd8:	ret
  415cdc:	mov	x0, #0x0                   	// #0
  415ce0:	mov	x1, #0x3                   	// #3
  415ce4:	nop
  415ce8:	ldrb	w3, [x2, x1]
  415cec:	sub	x1, x1, #0x1
  415cf0:	cmn	x1, #0x1
  415cf4:	orr	x0, x3, x0, lsl #8
  415cf8:	b.ne	415ce8 <ferror@plt+0x136b8>  // b.any
  415cfc:	b	415b84 <ferror@plt+0x13554>
  415d00:	mov	x0, #0x0                   	// #0
  415d04:	mov	x1, #0x3                   	// #3
  415d08:	ldrb	w3, [x2, x1]
  415d0c:	sub	x1, x1, #0x1
  415d10:	cmn	x1, #0x1
  415d14:	orr	x0, x3, x0, lsl #8
  415d18:	b.ne	415d08 <ferror@plt+0x136d8>  // b.any
  415d1c:	b	415b84 <ferror@plt+0x13554>
  415d20:	mov	x0, x3
  415d24:	mov	x23, x2
  415d28:	cmp	x0, #0x1
  415d2c:	b.ls	415cc0 <ferror@plt+0x13690>  // b.plast
  415d30:	mov	w3, #0x0                   	// #0
  415d34:	mov	x2, #0x0                   	// #0
  415d38:	stp	x19, x20, [sp, #16]
  415d3c:	mov	x19, #0x0                   	// #0
  415d40:	stp	x21, x22, [sp, #32]
  415d44:	nop
  415d48:	ldrb	w1, [x23, x19]
  415d4c:	mov	x22, x19
  415d50:	add	x19, x19, #0x1
  415d54:	cbnz	w1, 415d68 <ferror@plt+0x13738>
  415d58:	cmp	x22, x2
  415d5c:	b.eq	415e48 <ferror@plt+0x13818>  // b.none
  415d60:	add	w3, w3, #0x1
  415d64:	mov	x2, x19
  415d68:	cmp	x0, x19
  415d6c:	b.ne	415d48 <ferror@plt+0x13718>  // b.any
  415d70:	cmp	w1, #0x0
  415d74:	mov	w24, #0x18                  	// #24
  415d78:	cinc	w3, w3, ne  // ne = any
  415d7c:	add	x0, x22, #0x2
  415d80:	smull	x20, w3, w24
  415d84:	add	x0, x0, x20
  415d88:	bl	4021a0 <malloc@plt>
  415d8c:	mov	x26, x0
  415d90:	ldr	x0, [sp, #136]
  415d94:	str	x26, [x0]
  415d98:	cbz	x26, 41641c <ferror@plt+0x13dec>
  415d9c:	add	x3, x26, x20
  415da0:	mov	w28, #0x0                   	// #0
  415da4:	mov	x1, #0x0                   	// #0
  415da8:	mov	x20, #0x0                   	// #0
  415dac:	mov	w25, #0x47                  	// #71
  415db0:	b	415dfc <ferror@plt+0x137cc>
  415db4:	smull	x6, w28, w24
  415db8:	sub	x27, x21, x1
  415dbc:	mov	x0, x3
  415dc0:	add	x1, x23, x1
  415dc4:	add	x5, x26, x6
  415dc8:	mov	x2, x27
  415dcc:	add	w28, w28, #0x1
  415dd0:	str	xzr, [x26, x6]
  415dd4:	str	w25, [x5, #8]
  415dd8:	str	x3, [x5, #16]
  415ddc:	bl	401fe0 <memcpy@plt>
  415de0:	mov	x3, x0
  415de4:	add	x0, x27, #0x1
  415de8:	mov	x1, x20
  415dec:	strb	wzr, [x3, x27]
  415df0:	add	x3, x3, x0
  415df4:	cmp	x22, x21
  415df8:	b.eq	415e20 <ferror@plt+0x137f0>  // b.none
  415dfc:	ldrb	w2, [x23, x20]
  415e00:	mov	x21, x20
  415e04:	add	x20, x20, #0x1
  415e08:	cbnz	w2, 415df4 <ferror@plt+0x137c4>
  415e0c:	cmp	x21, x1
  415e10:	b.ne	415db4 <ferror@plt+0x13784>  // b.any
  415e14:	mov	x1, x20
  415e18:	cmp	x22, x21
  415e1c:	b.ne	415dfc <ferror@plt+0x137cc>  // b.any
  415e20:	ldrb	w0, [x23, x22]
  415e24:	cbnz	w0, 415e50 <ferror@plt+0x13820>
  415e28:	mov	w0, w28
  415e2c:	ldp	x19, x20, [sp, #16]
  415e30:	ldp	x21, x22, [sp, #32]
  415e34:	ldp	x23, x24, [sp, #48]
  415e38:	ldp	x25, x26, [sp, #64]
  415e3c:	ldp	x27, x28, [sp, #80]
  415e40:	ldp	x29, x30, [sp], #224
  415e44:	ret
  415e48:	mov	x2, x19
  415e4c:	b	415d68 <ferror@plt+0x13738>
  415e50:	mov	w5, #0x18                  	// #24
  415e54:	sub	x19, x19, x1
  415e58:	mov	w7, #0x47                  	// #71
  415e5c:	add	x1, x23, x1
  415e60:	smull	x5, w28, w5
  415e64:	mov	x2, x19
  415e68:	mov	x0, x3
  415e6c:	add	w28, w28, #0x1
  415e70:	add	x6, x26, x5
  415e74:	str	xzr, [x26, x5]
  415e78:	str	w7, [x6, #8]
  415e7c:	str	x3, [x6, #16]
  415e80:	bl	401fe0 <memcpy@plt>
  415e84:	strb	wzr, [x0, x19]
  415e88:	ldp	x19, x20, [sp, #16]
  415e8c:	ldp	x21, x22, [sp, #32]
  415e90:	ldp	x23, x24, [sp, #48]
  415e94:	b	415cc8 <ferror@plt+0x13698>
  415e98:	ldr	w1, [sp, #96]
  415e9c:	cbz	w1, 415c40 <ferror@plt+0x13610>
  415ea0:	mov	w0, #0x18                  	// #24
  415ea4:	smull	x22, w1, w0
  415ea8:	ldr	x0, [sp, #104]
  415eac:	add	x0, x22, x0
  415eb0:	bl	4021a0 <malloc@plt>
  415eb4:	ldr	x1, [sp, #136]
  415eb8:	str	x0, [sp, #152]
  415ebc:	str	x0, [x1]
  415ec0:	cbz	x0, 41641c <ferror@plt+0x13dec>
  415ec4:	ldr	x0, [sp, #144]
  415ec8:	mov	w28, #0x0                   	// #0
  415ecc:	add	x6, x0, #0x4
  415ed0:	ldr	x0, [sp, #152]
  415ed4:	add	x5, x20, x6
  415ed8:	cmp	x19, x6
  415edc:	add	x21, x0, x22
  415ee0:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  415ee4:	add	x0, x0, #0x6f8
  415ee8:	str	x0, [sp, #160]
  415eec:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  415ef0:	add	x0, x0, #0x6b8
  415ef4:	str	x0, [sp, #168]
  415ef8:	mov	w22, #0x1                   	// #1
  415efc:	cbz	w27, 416168 <ferror@plt+0x13b38>
  415f00:	b.cc	416338 <ferror@plt+0x13d08>  // b.lo, b.ul, b.last
  415f04:	sub	x0, x5, #0x4
  415f08:	cbz	w25, 41625c <ferror@plt+0x13c2c>
  415f0c:	mov	x1, #0x0                   	// #0
  415f10:	mov	x2, #0x0                   	// #0
  415f14:	nop
  415f18:	ldrb	w3, [x0, x1]
  415f1c:	add	x1, x1, #0x1
  415f20:	cmp	x1, #0x4
  415f24:	orr	x2, x3, x2, lsl #8
  415f28:	b.ne	415f18 <ferror@plt+0x138e8>  // b.any
  415f2c:	add	x0, x6, #0x4
  415f30:	cmp	x0, x19
  415f34:	b.hi	416338 <ferror@plt+0x13d08>  // b.pmore
  415f38:	mov	x1, #0x0                   	// #0
  415f3c:	mov	x7, #0x0                   	// #0
  415f40:	ldrb	w0, [x5, x1]
  415f44:	add	x1, x1, #0x1
  415f48:	cmp	x1, #0x4
  415f4c:	orr	x7, x0, x7, lsl #8
  415f50:	b.ne	415f40 <ferror@plt+0x13910>  // b.any
  415f54:	add	x0, x6, #0x9
  415f58:	cmp	x0, x19
  415f5c:	b.hi	416338 <ferror@plt+0x13d08>  // b.pmore
  415f60:	ldrb	w1, [x5, #8]
  415f64:	add	x0, x6, #0xc
  415f68:	str	w1, [sp, #144]
  415f6c:	cmp	x0, x19
  415f70:	b.hi	416338 <ferror@plt+0x13d08>  // b.pmore
  415f74:	ldrh	w10, [x5, #10]
  415f78:	rev16	w10, w10
  415f7c:	and	w10, w10, #0xffff
  415f80:	ldr	x0, [sp, #112]
  415f84:	add	x1, x0, w2, uxtw
  415f88:	cmp	x1, x19
  415f8c:	b.cs	416414 <ferror@plt+0x13de4>  // b.hs, b.nlast
  415f90:	add	x3, x20, x1
  415f94:	mov	x2, #0x6                   	// #6
  415f98:	ldr	x1, [sp, #160]
  415f9c:	mov	x0, x3
  415fa0:	stp	x6, x5, [sp, #96]
  415fa4:	stp	x3, x7, [sp, #120]
  415fa8:	str	w10, [sp, #136]
  415fac:	bl	4021c0 <strncmp@plt>
  415fb0:	ldp	x6, x5, [sp, #96]
  415fb4:	cbnz	w0, 41614c <ferror@plt+0x13b1c>
  415fb8:	ldp	x3, x7, [sp, #120]
  415fbc:	mov	w0, #0x18                  	// #24
  415fc0:	ldr	w10, [sp, #136]
  415fc4:	ldr	w2, [sp, #144]
  415fc8:	cmp	w10, #0x0
  415fcc:	add	x1, x3, #0x6
  415fd0:	smull	x3, w28, w0
  415fd4:	mov	w0, #0xfff1                	// #65521
  415fd8:	ccmp	w10, w0, #0x4, ne  // ne = any
  415fdc:	ldr	x0, [sp, #152]
  415fe0:	lsr	w9, w2, #4
  415fe4:	add	x8, x0, x3
  415fe8:	b.eq	4160e8 <ferror@plt+0x13ab8>  // b.none
  415fec:	ldrh	w0, [x26, #40]
  415ff0:	cmp	w0, w10
  415ff4:	b.ls	416418 <ferror@plt+0x13de8>  // b.plast
  415ff8:	ldrh	w11, [x26, #42]
  415ffc:	ldr	x0, [x26, #32]
  416000:	mul	w10, w11, w10
  416004:	add	x11, x0, w10, sxtw
  416008:	cmp	x11, x19
  41600c:	b.cs	416414 <ferror@plt+0x13de4>  // b.hs, b.nlast
  416010:	adds	x2, x20, x11
  416014:	b.eq	41633c <ferror@plt+0x13d0c>  // b.none
  416018:	cbz	w27, 4162d0 <ferror@plt+0x13ca0>
  41601c:	add	x0, x11, #0x18
  416020:	add	x14, x11, #0x14
  416024:	cmp	x0, x19
  416028:	b.hi	416338 <ferror@plt+0x13d08>  // b.pmore
  41602c:	add	x12, x20, x14
  416030:	cbz	w25, 4163ac <ferror@plt+0x13d7c>
  416034:	mov	x0, #0x0                   	// #0
  416038:	mov	x10, #0x0                   	// #0
  41603c:	nop
  416040:	ldrb	w13, [x12, x0]
  416044:	add	x0, x0, #0x1
  416048:	cmp	x0, #0x4
  41604c:	orr	x10, x13, x10, lsl #8
  416050:	b.ne	416040 <ferror@plt+0x13a10>  // b.any
  416054:	cmp	x14, x19
  416058:	b.hi	416338 <ferror@plt+0x13d08>  // b.pmore
  41605c:	add	x13, x2, #0x10
  416060:	mov	x0, #0x0                   	// #0
  416064:	mov	x2, #0x0                   	// #0
  416068:	ldrb	w12, [x13, x2]
  41606c:	add	x2, x2, #0x1
  416070:	cmp	x2, #0x4
  416074:	orr	x0, x12, x0, lsl #8
  416078:	b.ne	416068 <ferror@plt+0x13a38>  // b.any
  41607c:	add	x11, x11, #0x4
  416080:	cmp	x11, x19
  416084:	b.hi	416338 <ferror@plt+0x13d08>  // b.pmore
  416088:	adds	x2, x0, x10
  41608c:	cset	x11, cs  // cs = hs, nlast
  416090:	cmp	x2, x19
  416094:	cset	w2, hi  // hi = pmore
  416098:	orr	w2, w2, w11
  41609c:	cbnz	w2, 41633c <ferror@plt+0x13d0c>
  4160a0:	sub	x10, x10, #0x4
  4160a4:	cmp	x7, x10
  4160a8:	b.hi	41633c <ferror@plt+0x13d0c>  // b.pmore
  4160ac:	add	x0, x7, x0
  4160b0:	add	x2, x0, #0x4
  4160b4:	cmp	x19, x2
  4160b8:	b.cc	416338 <ferror@plt+0x13d08>  // b.lo, b.ul, b.last
  4160bc:	add	x0, x20, x0
  4160c0:	cbz	w25, 416344 <ferror@plt+0x13d14>
  4160c4:	mov	x2, #0x0                   	// #0
  4160c8:	mov	x7, #0x0                   	// #0
  4160cc:	nop
  4160d0:	ldrb	w10, [x0, x2]
  4160d4:	add	x2, x2, #0x1
  4160d8:	cmp	x2, #0x4
  4160dc:	orr	x7, x10, x7, lsl #8
  4160e0:	b.ne	4160d0 <ferror@plt+0x13aa0>  // b.any
  4160e4:	nop
  4160e8:	ldr	x0, [sp, #152]
  4160ec:	cmp	w9, #0x2
  4160f0:	mov	w2, #0x0                   	// #0
  4160f4:	str	x7, [x0, x3]
  4160f8:	b.hi	416108 <ferror@plt+0x13ad8>  // b.pmore
  4160fc:	ldr	x0, [sp, #168]
  416100:	and	x9, x9, #0xff
  416104:	ldrb	w2, [x0, x9]
  416108:	str	w2, [x8, #8]
  41610c:	mov	x0, x1
  416110:	str	x21, [x8, #16]
  416114:	add	w28, w28, #0x1
  416118:	stp	x1, x6, [sp, #96]
  41611c:	str	x5, [sp, #120]
  416120:	bl	402020 <strlen@plt>
  416124:	ldr	x1, [sp, #96]
  416128:	mov	x2, x0
  41612c:	mov	x0, x21
  416130:	str	x2, [sp, #96]
  416134:	bl	401fe0 <memcpy@plt>
  416138:	ldp	x2, x6, [sp, #96]
  41613c:	strb	wzr, [x21, x2]
  416140:	ldr	x5, [sp, #120]
  416144:	add	x0, x2, #0x1
  416148:	add	x21, x21, x0
  41614c:	cmp	w22, w23
  416150:	add	x5, x5, x24
  416154:	add	x6, x6, x24
  416158:	add	w22, w22, #0x1
  41615c:	b.eq	415e28 <ferror@plt+0x137f8>  // b.none
  416160:	cmp	x19, x6
  416164:	cbnz	w27, 415f00 <ferror@plt+0x138d0>
  416168:	b.cc	416338 <ferror@plt+0x13d08>  // b.lo, b.ul, b.last
  41616c:	sub	x0, x5, #0x4
  416170:	cbz	w25, 4161f0 <ferror@plt+0x13bc0>
  416174:	mov	x1, #0x0                   	// #0
  416178:	mov	x2, #0x0                   	// #0
  41617c:	nop
  416180:	ldrb	w3, [x0, x1]
  416184:	add	x1, x1, #0x1
  416188:	cmp	x1, #0x4
  41618c:	orr	x2, x3, x2, lsl #8
  416190:	b.ne	416180 <ferror@plt+0x13b50>  // b.any
  416194:	add	x0, x6, #0xc
  416198:	add	x8, x6, #0x4
  41619c:	cmp	x0, x19
  4161a0:	b.hi	416338 <ferror@plt+0x13d08>  // b.pmore
  4161a4:	add	x3, x5, #0x4
  4161a8:	mov	x1, #0x0                   	// #0
  4161ac:	mov	x7, #0x0                   	// #0
  4161b0:	ldrb	w0, [x3, x1]
  4161b4:	add	x1, x1, #0x1
  4161b8:	cmp	x1, #0x8
  4161bc:	orr	x7, x0, x7, lsl #8
  4161c0:	b.ne	4161b0 <ferror@plt+0x13b80>  // b.any
  4161c4:	add	x0, x6, #0x1
  4161c8:	cmp	x0, x19
  4161cc:	b.hi	416338 <ferror@plt+0x13d08>  // b.pmore
  4161d0:	ldrb	w0, [x5]
  4161d4:	cmp	x19, x8
  4161d8:	str	w0, [sp, #144]
  4161dc:	b.cc	416338 <ferror@plt+0x13d08>  // b.lo, b.ul, b.last
  4161e0:	ldrh	w10, [x5, #2]
  4161e4:	rev16	w10, w10
  4161e8:	and	w10, w10, #0xffff
  4161ec:	b	415f80 <ferror@plt+0x13950>
  4161f0:	mov	x2, #0x0                   	// #0
  4161f4:	mov	x1, #0x3                   	// #3
  4161f8:	ldrb	w3, [x0, x1]
  4161fc:	sub	x1, x1, #0x1
  416200:	cmn	x1, #0x1
  416204:	orr	x2, x3, x2, lsl #8
  416208:	b.ne	4161f8 <ferror@plt+0x13bc8>  // b.any
  41620c:	add	x0, x6, #0xc
  416210:	add	x8, x6, #0x4
  416214:	cmp	x0, x19
  416218:	b.hi	416338 <ferror@plt+0x13d08>  // b.pmore
  41621c:	add	x3, x5, #0x3
  416220:	mov	x7, #0x0                   	// #0
  416224:	mov	x1, #0x8                   	// #8
  416228:	ldrb	w0, [x3, x1]
  41622c:	subs	x1, x1, #0x1
  416230:	orr	x7, x0, x7, lsl #8
  416234:	b.ne	416228 <ferror@plt+0x13bf8>  // b.any
  416238:	add	x0, x6, #0x1
  41623c:	cmp	x19, x0
  416240:	b.cc	416338 <ferror@plt+0x13d08>  // b.lo, b.ul, b.last
  416244:	ldrb	w0, [x5]
  416248:	cmp	x19, x8
  41624c:	str	w0, [sp, #144]
  416250:	b.cc	416338 <ferror@plt+0x13d08>  // b.lo, b.ul, b.last
  416254:	ldrh	w10, [x5, #2]
  416258:	b	415f80 <ferror@plt+0x13950>
  41625c:	mov	x2, #0x0                   	// #0
  416260:	mov	x1, #0x3                   	// #3
  416264:	nop
  416268:	ldrb	w3, [x0, x1]
  41626c:	sub	x1, x1, #0x1
  416270:	cmn	x1, #0x1
  416274:	orr	x2, x3, x2, lsl #8
  416278:	b.ne	416268 <ferror@plt+0x13c38>  // b.any
  41627c:	add	x0, x6, #0x4
  416280:	cmp	x0, x19
  416284:	b.hi	416338 <ferror@plt+0x13d08>  // b.pmore
  416288:	sub	x3, x5, #0x1
  41628c:	mov	x7, #0x0                   	// #0
  416290:	mov	x1, #0x4                   	// #4
  416294:	nop
  416298:	ldrb	w0, [x3, x1]
  41629c:	subs	x1, x1, #0x1
  4162a0:	orr	x7, x0, x7, lsl #8
  4162a4:	b.ne	416298 <ferror@plt+0x13c68>  // b.any
  4162a8:	add	x0, x6, #0x9
  4162ac:	cmp	x0, x19
  4162b0:	b.hi	416338 <ferror@plt+0x13d08>  // b.pmore
  4162b4:	ldrb	w1, [x5, #8]
  4162b8:	add	x0, x6, #0xc
  4162bc:	str	w1, [sp, #144]
  4162c0:	cmp	x0, x19
  4162c4:	b.hi	416338 <ferror@plt+0x13d08>  // b.pmore
  4162c8:	ldrh	w10, [x5, #10]
  4162cc:	b	415f80 <ferror@plt+0x13950>
  4162d0:	add	x0, x11, #0x28
  4162d4:	add	x15, x11, #0x20
  4162d8:	cmp	x19, x0
  4162dc:	b.cc	416338 <ferror@plt+0x13d08>  // b.lo, b.ul, b.last
  4162e0:	add	x12, x20, x15
  4162e4:	cbz	w25, 416368 <ferror@plt+0x13d38>
  4162e8:	mov	x0, #0x0                   	// #0
  4162ec:	mov	x10, #0x0                   	// #0
  4162f0:	ldrb	w13, [x12, x0]
  4162f4:	add	x0, x0, #0x1
  4162f8:	cmp	x0, #0x8
  4162fc:	orr	x10, x13, x10, lsl #8
  416300:	b.ne	4162f0 <ferror@plt+0x13cc0>  // b.any
  416304:	cmp	x15, x19
  416308:	b.hi	416338 <ferror@plt+0x13d08>  // b.pmore
  41630c:	add	x13, x2, #0x18
  416310:	mov	x0, #0x0                   	// #0
  416314:	mov	x2, #0x0                   	// #0
  416318:	ldrb	w12, [x13, x2]
  41631c:	add	x2, x2, #0x1
  416320:	cmp	x2, #0x8
  416324:	orr	x0, x12, x0, lsl #8
  416328:	b.ne	416318 <ferror@plt+0x13ce8>  // b.any
  41632c:	add	x11, x11, #0x4
  416330:	cmp	x19, x11
  416334:	b.cs	416088 <ferror@plt+0x13a58>  // b.hs, b.nlast
  416338:	bl	414540 <ferror@plt+0x11f10>
  41633c:	mov	x7, #0xffffffffffffffff    	// #-1
  416340:	b	4160e8 <ferror@plt+0x13ab8>
  416344:	mov	x7, #0x0                   	// #0
  416348:	mov	x2, #0x3                   	// #3
  41634c:	nop
  416350:	ldrb	w10, [x0, x2]
  416354:	sub	x2, x2, #0x1
  416358:	cmn	x2, #0x1
  41635c:	orr	x7, x10, x7, lsl #8
  416360:	b.ne	416350 <ferror@plt+0x13d20>  // b.any
  416364:	b	4160e8 <ferror@plt+0x13ab8>
  416368:	add	x0, x12, #0x7
  41636c:	mov	x10, #0x0                   	// #0
  416370:	ldrb	w13, [x0]
  416374:	cmp	x12, x0
  416378:	sub	x0, x0, #0x1
  41637c:	orr	x10, x13, x10, lsl #8
  416380:	b.ne	416370 <ferror@plt+0x13d40>  // b.any
  416384:	cmp	x15, x19
  416388:	b.hi	416338 <ferror@plt+0x13d08>  // b.pmore
  41638c:	add	x13, x2, #0x17
  416390:	mov	x0, #0x0                   	// #0
  416394:	mov	x2, #0x8                   	// #8
  416398:	ldrb	w12, [x13, x2]
  41639c:	subs	x2, x2, #0x1
  4163a0:	orr	x0, x12, x0, lsl #8
  4163a4:	b.ne	416398 <ferror@plt+0x13d68>  // b.any
  4163a8:	b	41632c <ferror@plt+0x13cfc>
  4163ac:	mov	x10, #0x0                   	// #0
  4163b0:	mov	x0, #0x3                   	// #3
  4163b4:	nop
  4163b8:	ldrb	w13, [x12, x0]
  4163bc:	sub	x0, x0, #0x1
  4163c0:	cmn	x0, #0x1
  4163c4:	orr	x10, x13, x10, lsl #8
  4163c8:	b.ne	4163b8 <ferror@plt+0x13d88>  // b.any
  4163cc:	cmp	x14, x19
  4163d0:	b.hi	416338 <ferror@plt+0x13d08>  // b.pmore
  4163d4:	add	x13, x2, #0xf
  4163d8:	mov	x0, #0x0                   	// #0
  4163dc:	mov	x2, #0x4                   	// #4
  4163e0:	ldrb	w12, [x13, x2]
  4163e4:	subs	x2, x2, #0x1
  4163e8:	orr	x0, x12, x0, lsl #8
  4163ec:	b.ne	4163e0 <ferror@plt+0x13db0>  // b.any
  4163f0:	b	41607c <ferror@plt+0x13a4c>
  4163f4:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  4163f8:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  4163fc:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  416400:	add	x3, x3, #0x6d0
  416404:	add	x1, x1, #0x5f8
  416408:	add	x0, x0, #0x610
  41640c:	mov	w2, #0xca                  	// #202
  416410:	bl	402570 <__assert_fail@plt>
  416414:	bl	414518 <ferror@plt+0x11ee8>
  416418:	bl	414568 <ferror@plt+0x11f38>
  41641c:	bl	402580 <__errno_location@plt>
  416420:	ldr	w4, [x0]
  416424:	ldp	x19, x20, [sp, #16]
  416428:	neg	w28, w4
  41642c:	ldp	x21, x22, [sp, #32]
  416430:	ldp	x23, x24, [sp, #48]
  416434:	b	415cc8 <ferror@plt+0x13698>
  416438:	stp	x29, x30, [sp, #-320]!
  41643c:	mov	x29, sp
  416440:	add	x3, sp, #0x110
  416444:	add	x2, sp, #0x128
  416448:	stp	x21, x22, [sp, #32]
  41644c:	str	x0, [sp, #208]
  416450:	str	x1, [sp, #264]
  416454:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  416458:	add	x1, x1, #0xfa8
  41645c:	bl	414b50 <ferror@plt+0x12520>
  416460:	tbnz	w0, #31, 416d50 <ferror@plt+0x14720>
  416464:	ldr	x1, [sp, #208]
  416468:	mov	x2, #0x4                   	// #4
  41646c:	ldr	x0, [sp, #272]
  416470:	mov	x4, #0x40                  	// #64
  416474:	ldr	w3, [x1, #24]
  416478:	mov	x1, #0x8                   	// #8
  41647c:	str	x4, [sp, #200]
  416480:	tst	x3, #0x2
  416484:	csel	x1, x2, x1, ne  // ne = any
  416488:	str	x1, [sp, #256]
  41648c:	tst	x0, #0x3f
  416490:	b.ne	416778 <ferror@plt+0x14148>  // b.any
  416494:	ldr	x0, [sp, #208]
  416498:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  41649c:	add	x3, sp, #0x118
  4164a0:	add	x1, x1, #0x690
  4164a4:	add	x2, sp, #0x130
  4164a8:	bl	414b50 <ferror@plt+0x12520>
  4164ac:	tbnz	w0, #31, 416e0c <ferror@plt+0x147dc>
  4164b0:	stp	x19, x20, [sp, #16]
  4164b4:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  4164b8:	add	x3, sp, #0x120
  4164bc:	ldr	x19, [sp, #208]
  4164c0:	add	x1, x1, #0x698
  4164c4:	add	x2, sp, #0x138
  4164c8:	mov	x0, x19
  4164cc:	bl	414b50 <ferror@plt+0x12520>
  4164d0:	tbnz	w0, #31, 416e1c <ferror@plt+0x147ec>
  4164d4:	ldr	w0, [x19, #24]
  4164d8:	mov	x7, #0x10                  	// #16
  4164dc:	stp	x27, x28, [sp, #80]
  4164e0:	mov	w1, w0
  4164e4:	ands	w20, w0, #0x2
  4164e8:	str	w1, [sp, #248]
  4164ec:	ldr	x0, [sp, #288]
  4164f0:	mov	x1, #0x18                  	// #24
  4164f4:	csel	x28, x7, x1, ne  // ne = any
  4164f8:	udiv	x1, x0, x28
  4164fc:	msub	x0, x1, x28, x0
  416500:	str	x1, [sp, #216]
  416504:	cbnz	x0, 416e04 <ferror@plt+0x147d4>
  416508:	ldr	x0, [sp, #272]
  41650c:	str	x0, [sp, #168]
  416510:	cbz	x0, 416768 <ferror@plt+0x14138>
  416514:	ldr	x1, [sp, #200]
  416518:	udiv	x0, x0, x1
  41651c:	mov	x1, #0x1                   	// #1
  416520:	str	w0, [sp, #252]
  416524:	sxtw	x0, w0
  416528:	bl	402210 <calloc@plt>
  41652c:	str	x0, [sp, #176]
  416530:	cbz	x0, 416e28 <ferror@plt+0x147f8>
  416534:	stp	x23, x24, [sp, #48]
  416538:	mov	x1, #0x8                   	// #8
  41653c:	ldp	x3, x21, [sp, #208]
  416540:	ldr	x2, [sp, #312]
  416544:	ldr	x19, [x3]
  416548:	ldrh	w0, [x3, #80]
  41654c:	ldr	x3, [sp, #304]
  416550:	cmp	w0, #0x2
  416554:	sub	x2, x2, x19
  416558:	cset	w23, eq  // eq = none
  41655c:	add	x2, x2, x28
  416560:	cmp	w0, #0x2b
  416564:	csinc	w4, w23, wzr, ne  // ne = any
  416568:	str	x2, [sp, #240]
  41656c:	sub	x2, x3, x19
  416570:	sxtw	x0, w21
  416574:	str	w4, [sp, #124]
  416578:	str	x2, [sp, #128]
  41657c:	bl	402210 <calloc@plt>
  416580:	str	x0, [sp, #224]
  416584:	cbz	x0, 416e38 <ferror@plt+0x14808>
  416588:	stp	x25, x26, [sp, #64]
  41658c:	cmp	w21, #0x1
  416590:	b.le	416d80 <ferror@plt+0x14750>
  416594:	ldr	w0, [sp, #216]
  416598:	cmp	w20, #0x0
  41659c:	ldr	x1, [sp, #296]
  4165a0:	sub	w27, w0, #0x2
  4165a4:	mov	x0, #0x8                   	// #8
  4165a8:	mov	x8, #0x4                   	// #4
  4165ac:	sub	x1, x1, x19
  4165b0:	csel	x22, x8, x0, ne  // ne = any
  4165b4:	mov	x0, #0x10                  	// #16
  4165b8:	str	x1, [sp, #160]
  4165bc:	add	x27, x0, w27, uxtw #3
  4165c0:	add	x1, x1, x22
  4165c4:	ldr	x0, [sp, #280]
  4165c8:	mov	x25, #0x0                   	// #0
  4165cc:	stp	x25, x0, [sp, #144]
  4165d0:	add	x0, x19, x1
  4165d4:	stp	x1, x0, [sp, #184]
  4165d8:	ldr	x0, [sp, #208]
  4165dc:	str	w20, [sp, #104]
  4165e0:	str	wzr, [sp, #136]
  4165e4:	ldr	x26, [x0, #16]
  4165e8:	sub	x0, x22, #0x1
  4165ec:	str	x0, [sp, #232]
  4165f0:	ldr	x0, [sp, #224]
  4165f4:	add	x1, x0, x27
  4165f8:	add	x21, x0, #0x8
  4165fc:	ldr	x0, [sp, #240]
  416600:	str	x1, [sp, #112]
  416604:	add	x27, x19, x0
  416608:	add	x23, x0, x8
  41660c:	ldr	w0, [sp, #248]
  416610:	and	w24, w0, #0x10
  416614:	mov	x0, x26
  416618:	mov	x26, x28
  41661c:	mov	x28, x27
  416620:	mov	x27, x23
  416624:	mov	x23, x21
  416628:	mov	x21, x0
  41662c:	nop
  416630:	ldr	w0, [sp, #104]
  416634:	cmp	x27, x21
  416638:	cbz	w0, 416b48 <ferror@plt+0x14518>
  41663c:	b.hi	416bd0 <ferror@plt+0x145a0>  // b.pmore
  416640:	cbz	w24, 416bf0 <ferror@plt+0x145c0>
  416644:	mov	x1, #0x0                   	// #0
  416648:	mov	x0, #0x0                   	// #0
  41664c:	nop
  416650:	ldrb	w2, [x28, x1]
  416654:	add	x1, x1, #0x1
  416658:	cmp	x1, #0x4
  41665c:	orr	x0, x2, x0, lsl #8
  416660:	b.ne	416650 <ferror@plt+0x14020>  // b.any
  416664:	add	x1, x27, #0xc
  416668:	cmp	x1, x21
  41666c:	b.hi	416bd0 <ferror@plt+0x145a0>  // b.pmore
  416670:	ldrh	w1, [x28, #14]
  416674:	add	x2, x27, #0x9
  416678:	cmp	x2, x21
  41667c:	rev16	w1, w1
  416680:	and	w1, w1, #0xffff
  416684:	b.hi	416bd0 <ferror@plt+0x145a0>  // b.pmore
  416688:	ldrb	w2, [x28, #12]
  41668c:	cbnz	w1, 4167d0 <ferror@plt+0x141a0>
  416690:	ldr	w1, [sp, #124]
  416694:	cbz	w1, 4166a4 <ferror@plt+0x14074>
  416698:	and	w2, w2, #0xf
  41669c:	cmp	w2, #0xd
  4166a0:	b.eq	4167d0 <ferror@plt+0x141a0>  // b.none
  4166a4:	ldr	x1, [sp, #152]
  4166a8:	cmp	x1, w0, uxtw
  4166ac:	mov	w0, w0
  4166b0:	b.ls	416d6c <ferror@plt+0x1473c>  // b.plast
  4166b4:	ldr	x1, [sp, #128]
  4166b8:	add	x0, x0, x1
  4166bc:	cmp	x0, x21
  4166c0:	b.cs	416748 <ferror@plt+0x14118>  // b.hs, b.nlast
  4166c4:	ldrb	w1, [x19, x0]
  4166c8:	add	x20, x19, x0
  4166cc:	cbz	w1, 4167d0 <ferror@plt+0x141a0>
  4166d0:	mov	x0, x20
  4166d4:	bl	402020 <strlen@plt>
  4166d8:	ldr	x1, [sp, #144]
  4166dc:	add	x25, x1, #0x1
  4166e0:	ldr	w1, [sp, #136]
  4166e4:	add	x0, x0, x25
  4166e8:	str	x0, [sp, #144]
  4166ec:	ldr	x0, [sp, #168]
  4166f0:	add	w1, w1, #0x1
  4166f4:	str	w1, [sp, #136]
  4166f8:	cbz	x0, 4167cc <ferror@plt+0x1419c>
  4166fc:	ldr	x0, [sp, #184]
  416700:	cmp	x21, x0
  416704:	b.ls	416748 <ferror@plt+0x14118>  // b.plast
  416708:	mov	x25, #0x0                   	// #0
  41670c:	ldr	x0, [sp, #192]
  416710:	add	x1, x0, x25
  416714:	mov	x0, x20
  416718:	bl	402370 <strcmp@plt>
  41671c:	ldr	x1, [sp, #160]
  416720:	add	x1, x1, x25
  416724:	cbz	w0, 416784 <ferror@plt+0x14154>
  416728:	ldr	x0, [sp, #168]
  41672c:	add	x25, x25, #0x40
  416730:	cmp	x0, x25
  416734:	b.ls	416de4 <ferror@plt+0x147b4>  // b.plast
  416738:	ldr	x0, [sp, #184]
  41673c:	add	x0, x25, x0
  416740:	cmp	x0, x21
  416744:	b.cc	41670c <ferror@plt+0x140dc>  // b.lo, b.ul, b.last
  416748:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  41674c:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  416750:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  416754:	add	x3, x3, #0x6d0
  416758:	add	x1, x1, #0x5f8
  41675c:	add	x0, x0, #0x610
  416760:	mov	w2, #0xca                  	// #202
  416764:	bl	402570 <__assert_fail@plt>
  416768:	stp	x23, x24, [sp, #48]
  41676c:	str	xzr, [sp, #176]
  416770:	str	wzr, [sp, #252]
  416774:	b	416538 <ferror@plt+0x13f08>
  416778:	str	xzr, [sp, #272]
  41677c:	str	xzr, [sp, #296]
  416780:	b	416494 <ferror@plt+0x13e64>
  416784:	add	x2, x19, x1
  416788:	cbz	w24, 416c80 <ferror@plt+0x14650>
  41678c:	mov	x1, #0x0                   	// #0
  416790:	mov	x0, #0x0                   	// #0
  416794:	nop
  416798:	ldrb	w3, [x2, x1]
  41679c:	add	x1, x1, #0x1
  4167a0:	cmp	x22, x1
  4167a4:	orr	x0, x3, x0, lsl #8
  4167a8:	b.hi	416798 <ferror@plt+0x14168>  // b.pmore
  4167ac:	ldr	x2, [sp, #176]
  4167b0:	lsr	x1, x25, #6
  4167b4:	cmp	w1, #0x0
  4167b8:	ccmp	x2, #0x0, #0x4, ge  // ge = tcont
  4167bc:	b.eq	4167cc <ferror@plt+0x1419c>  // b.none
  4167c0:	ldr	x2, [sp, #176]
  4167c4:	mov	w3, #0x1                   	// #1
  4167c8:	strb	w3, [x2, w1, sxtw]
  4167cc:	str	x0, [x23]
  4167d0:	ldr	x0, [sp, #112]
  4167d4:	add	x23, x23, #0x8
  4167d8:	add	x28, x28, x26
  4167dc:	add	x27, x27, x26
  4167e0:	cmp	x23, x0
  4167e4:	b.ne	416630 <ferror@plt+0x14000>  // b.any
  4167e8:	ldr	x0, [sp, #176]
  4167ec:	mov	x28, x26
  4167f0:	ldr	w20, [sp, #104]
  4167f4:	ldr	x25, [sp, #144]
  4167f8:	cbz	x0, 41687c <ferror@plt+0x1424c>
  4167fc:	ldr	w0, [sp, #252]
  416800:	cmp	w0, #0x0
  416804:	b.le	41687c <ferror@plt+0x1424c>
  416808:	ldr	x1, [sp, #160]
  41680c:	str	x28, [sp, #104]
  416810:	ldr	x0, [sp, #256]
  416814:	mov	w28, w20
  416818:	ldr	w24, [sp, #136]
  41681c:	mov	x26, #0x0                   	// #0
  416820:	ldr	w22, [sp, #252]
  416824:	add	x27, x0, x1
  416828:	ldr	x23, [sp, #176]
  41682c:	ldr	x21, [sp, #200]
  416830:	ldr	x20, [sp, #208]
  416834:	nop
  416838:	ldrb	w0, [x23, x26]
  41683c:	cbnz	w0, 416860 <ferror@plt+0x14230>
  416840:	ldr	x0, [x20, #16]
  416844:	cmp	x0, x27
  416848:	b.ls	416748 <ferror@plt+0x14118>  // b.plast
  41684c:	add	x0, x19, x27
  416850:	bl	402020 <strlen@plt>
  416854:	add	x1, x25, #0x1
  416858:	add	w24, w24, #0x1
  41685c:	add	x25, x0, x1
  416860:	add	x26, x26, #0x1
  416864:	add	x27, x27, x21
  416868:	cmp	w22, w26
  41686c:	b.gt	416838 <ferror@plt+0x14208>
  416870:	mov	w20, w28
  416874:	str	w24, [sp, #136]
  416878:	ldr	x28, [sp, #104]
  41687c:	ldr	w0, [sp, #136]
  416880:	cbz	w0, 416da8 <ferror@plt+0x14778>
  416884:	mov	w26, #0x18                  	// #24
  416888:	smull	x21, w0, w26
  41688c:	add	x0, x21, x25
  416890:	bl	4021a0 <malloc@plt>
  416894:	mov	x25, x0
  416898:	ldr	x0, [sp, #264]
  41689c:	str	x25, [x0]
  4168a0:	cbz	x25, 416e54 <ferror@plt+0x14824>
  4168a4:	ldr	x0, [sp, #216]
  4168a8:	add	x27, x25, x21
  4168ac:	cmp	w0, #0x1
  4168b0:	b.le	416e14 <ferror@plt+0x147e4>
  4168b4:	sub	w9, w0, #0x2
  4168b8:	mov	x0, #0x10                  	// #16
  4168bc:	ldr	x1, [sp, #208]
  4168c0:	add	x9, x0, w9, uxtw #3
  4168c4:	ldr	x0, [sp, #224]
  4168c8:	str	w26, [sp, #160]
  4168cc:	ldr	x6, [x1, #16]
  4168d0:	add	x26, x0, #0x8
  4168d4:	add	x9, x0, x9
  4168d8:	mov	w23, w20
  4168dc:	ldr	x0, [sp, #240]
  4168e0:	mov	x22, x19
  4168e4:	mov	w21, #0x0                   	// #0
  4168e8:	mov	w24, #0x55                  	// #85
  4168ec:	add	x3, x19, x0
  4168f0:	add	x4, x0, #0x4
  4168f4:	ldr	w0, [sp, #248]
  4168f8:	mov	x20, x3
  4168fc:	mov	x19, x26
  416900:	mov	x3, x28
  416904:	mov	x26, x4
  416908:	mov	x28, x6
  41690c:	and	w5, w0, #0x10
  416910:	cmp	x28, x26
  416914:	cbz	w23, 416c30 <ferror@plt+0x14600>
  416918:	b.cc	416bd0 <ferror@plt+0x145a0>  // b.lo, b.ul, b.last
  41691c:	cbz	w5, 416d10 <ferror@plt+0x146e0>
  416920:	mov	x0, #0x0                   	// #0
  416924:	mov	x1, #0x0                   	// #0
  416928:	ldrb	w2, [x20, x0]
  41692c:	add	x0, x0, #0x1
  416930:	cmp	x0, #0x4
  416934:	orr	x1, x2, x1, lsl #8
  416938:	b.ne	416928 <ferror@plt+0x142f8>  // b.any
  41693c:	add	x0, x26, #0xc
  416940:	cmp	x0, x28
  416944:	b.hi	416bd0 <ferror@plt+0x145a0>  // b.pmore
  416948:	ldrh	w0, [x20, #14]
  41694c:	add	x2, x26, #0x9
  416950:	cmp	x2, x28
  416954:	rev16	w0, w0
  416958:	and	w0, w0, #0xffff
  41695c:	b.hi	416bd0 <ferror@plt+0x145a0>  // b.pmore
  416960:	ldrb	w2, [x20, #12]
  416964:	cbnz	w0, 416a10 <ferror@plt+0x143e0>
  416968:	ldr	w0, [sp, #124]
  41696c:	cbz	w0, 41697c <ferror@plt+0x1434c>
  416970:	and	w0, w2, #0xf
  416974:	cmp	w0, #0xd
  416978:	b.eq	416a10 <ferror@plt+0x143e0>  // b.none
  41697c:	ldr	x0, [sp, #128]
  416980:	add	x1, x0, w1, uxtw
  416984:	cmp	x1, x28
  416988:	b.cs	416748 <ferror@plt+0x14118>  // b.hs, b.nlast
  41698c:	ldrb	w0, [x22, x1]
  416990:	add	x1, x22, x1
  416994:	cbz	w0, 416a10 <ferror@plt+0x143e0>
  416998:	lsr	w2, w2, #4
  41699c:	mov	x0, x1
  4169a0:	cmp	w2, #0x2
  4169a4:	str	x1, [sp, #104]
  4169a8:	mov	w1, #0x57                  	// #87
  4169ac:	csel	w10, w1, w24, eq  // eq = none
  4169b0:	str	w10, [sp, #112]
  4169b4:	stp	x3, x9, [sp, #136]
  4169b8:	str	w5, [sp, #152]
  4169bc:	bl	402020 <strlen@plt>
  4169c0:	ldr	w1, [sp, #160]
  4169c4:	mov	x2, x0
  4169c8:	ldr	w10, [sp, #112]
  4169cc:	ldr	x0, [x19]
  4169d0:	smull	x8, w21, w1
  4169d4:	add	w21, w21, #0x1
  4169d8:	ldr	x1, [sp, #104]
  4169dc:	add	x7, x25, x8
  4169e0:	str	x2, [sp, #104]
  4169e4:	str	x0, [x25, x8]
  4169e8:	mov	x0, x27
  4169ec:	str	w10, [x7, #8]
  4169f0:	str	x27, [x7, #16]
  4169f4:	bl	401fe0 <memcpy@plt>
  4169f8:	ldr	x2, [sp, #104]
  4169fc:	ldp	x3, x9, [sp, #136]
  416a00:	add	x0, x2, #0x1
  416a04:	ldr	w5, [sp, #152]
  416a08:	strb	wzr, [x27, x2]
  416a0c:	add	x27, x27, x0
  416a10:	add	x19, x19, #0x8
  416a14:	add	x20, x20, x3
  416a18:	cmp	x9, x19
  416a1c:	add	x26, x26, x3
  416a20:	b.ne	416910 <ferror@plt+0x142e0>  // b.any
  416a24:	mov	x19, x22
  416a28:	ldr	x0, [sp, #224]
  416a2c:	bl	4023e0 <free@plt>
  416a30:	ldr	x23, [sp, #176]
  416a34:	cbz	x23, 416df0 <ferror@plt+0x147c0>
  416a38:	ldr	w0, [sp, #252]
  416a3c:	ldr	x7, [sp, #296]
  416a40:	cmp	w0, #0x0
  416a44:	b.le	416b20 <ferror@plt+0x144f0>
  416a48:	ldr	x22, [sp, #256]
  416a4c:	sub	w0, w0, #0x1
  416a50:	ldr	w1, [sp, #248]
  416a54:	add	x20, x23, #0x1
  416a58:	sub	x19, x22, x19
  416a5c:	str	x19, [sp, #112]
  416a60:	ldr	x19, [sp, #208]
  416a64:	mov	x26, x27
  416a68:	add	x20, x20, x0
  416a6c:	mov	x27, x7
  416a70:	and	w1, w1, #0x10
  416a74:	mov	w24, #0x55                  	// #85
  416a78:	str	w1, [sp, #124]
  416a7c:	nop
  416a80:	ldrb	w0, [x23]
  416a84:	cbnz	w0, 416b0c <ferror@plt+0x144dc>
  416a88:	ldr	x0, [sp, #112]
  416a8c:	ldr	x1, [x19, #16]
  416a90:	add	x0, x0, x27
  416a94:	cmp	x1, x0
  416a98:	b.ls	416748 <ferror@plt+0x14118>  // b.plast
  416a9c:	add	x1, x22, x27
  416aa0:	str	x1, [sp, #104]
  416aa4:	mov	x0, x1
  416aa8:	bl	402020 <strlen@plt>
  416aac:	mov	x28, x0
  416ab0:	ldr	w0, [sp, #124]
  416ab4:	ldr	x1, [sp, #104]
  416ab8:	mov	x4, x1
  416abc:	cbnz	w0, 416ca8 <ferror@plt+0x14678>
  416ac0:	mov	x3, #0x0                   	// #0
  416ac4:	cbz	x22, 416d64 <ferror@plt+0x14734>
  416ac8:	ldrb	w5, [x4, #-1]!
  416acc:	cmp	x4, x27
  416ad0:	orr	x3, x5, x3, lsl #8
  416ad4:	b.ne	416ac8 <ferror@plt+0x14498>  // b.any
  416ad8:	mov	w0, #0x18                  	// #24
  416adc:	mov	x2, x28
  416ae0:	smull	x5, w21, w0
  416ae4:	mov	x0, x26
  416ae8:	add	w21, w21, #0x1
  416aec:	add	x4, x25, x5
  416af0:	str	x3, [x25, x5]
  416af4:	str	w24, [x4, #8]
  416af8:	str	x26, [x4, #16]
  416afc:	bl	401fe0 <memcpy@plt>
  416b00:	strb	wzr, [x26, x28]
  416b04:	add	x0, x28, #0x1
  416b08:	add	x26, x26, x0
  416b0c:	ldr	x0, [sp, #200]
  416b10:	add	x23, x23, #0x1
  416b14:	cmp	x23, x20
  416b18:	add	x27, x27, x0
  416b1c:	b.ne	416a80 <ferror@plt+0x14450>  // b.any
  416b20:	ldr	x0, [sp, #176]
  416b24:	bl	4023e0 <free@plt>
  416b28:	ldp	x19, x20, [sp, #16]
  416b2c:	ldp	x23, x24, [sp, #48]
  416b30:	ldp	x25, x26, [sp, #64]
  416b34:	ldp	x27, x28, [sp, #80]
  416b38:	mov	w0, w21
  416b3c:	ldp	x21, x22, [sp, #32]
  416b40:	ldp	x29, x30, [sp], #320
  416b44:	ret
  416b48:	b.hi	416bd0 <ferror@plt+0x145a0>  // b.pmore
  416b4c:	cbz	w24, 416b98 <ferror@plt+0x14568>
  416b50:	mov	x1, #0x0                   	// #0
  416b54:	mov	x0, #0x0                   	// #0
  416b58:	ldrb	w2, [x28, x1]
  416b5c:	add	x1, x1, #0x1
  416b60:	cmp	x1, #0x4
  416b64:	orr	x0, x2, x0, lsl #8
  416b68:	b.ne	416b58 <ferror@plt+0x14528>  // b.any
  416b6c:	add	x1, x27, #0x4
  416b70:	cmp	x1, x21
  416b74:	b.hi	416bd0 <ferror@plt+0x145a0>  // b.pmore
  416b78:	ldrh	w1, [x28, #6]
  416b7c:	add	x2, x27, #0x1
  416b80:	cmp	x2, x21
  416b84:	rev16	w1, w1
  416b88:	and	w1, w1, #0xffff
  416b8c:	b.hi	416bd0 <ferror@plt+0x145a0>  // b.pmore
  416b90:	ldrb	w2, [x28, #4]
  416b94:	b	41668c <ferror@plt+0x1405c>
  416b98:	mov	x0, #0x0                   	// #0
  416b9c:	mov	x1, #0x3                   	// #3
  416ba0:	ldrb	w2, [x28, x1]
  416ba4:	sub	x1, x1, #0x1
  416ba8:	cmn	x1, #0x1
  416bac:	orr	x0, x2, x0, lsl #8
  416bb0:	b.ne	416ba0 <ferror@plt+0x14570>  // b.any
  416bb4:	add	x1, x27, #0x4
  416bb8:	cmp	x1, x21
  416bbc:	b.hi	416bd0 <ferror@plt+0x145a0>  // b.pmore
  416bc0:	add	x2, x27, #0x1
  416bc4:	ldrh	w1, [x28, #6]
  416bc8:	cmp	x21, x2
  416bcc:	b.cs	416b90 <ferror@plt+0x14560>  // b.hs, b.nlast
  416bd0:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  416bd4:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  416bd8:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  416bdc:	add	x3, x3, #0x6c0
  416be0:	add	x1, x1, #0x5f8
  416be4:	add	x0, x0, #0x628
  416be8:	mov	w2, #0x89                  	// #137
  416bec:	bl	402570 <__assert_fail@plt>
  416bf0:	mov	x0, #0x0                   	// #0
  416bf4:	mov	x1, #0x3                   	// #3
  416bf8:	ldrb	w2, [x28, x1]
  416bfc:	sub	x1, x1, #0x1
  416c00:	cmn	x1, #0x1
  416c04:	orr	x0, x2, x0, lsl #8
  416c08:	b.ne	416bf8 <ferror@plt+0x145c8>  // b.any
  416c0c:	add	x1, x27, #0xc
  416c10:	cmp	x1, x21
  416c14:	b.hi	416bd0 <ferror@plt+0x145a0>  // b.pmore
  416c18:	add	x2, x27, #0x9
  416c1c:	ldrh	w1, [x28, #14]
  416c20:	cmp	x2, x21
  416c24:	b.hi	416bd0 <ferror@plt+0x145a0>  // b.pmore
  416c28:	ldrb	w2, [x28, #12]
  416c2c:	b	41668c <ferror@plt+0x1405c>
  416c30:	b.cc	416bd0 <ferror@plt+0x145a0>  // b.lo, b.ul, b.last
  416c34:	cbz	w5, 416ccc <ferror@plt+0x1469c>
  416c38:	mov	x0, #0x0                   	// #0
  416c3c:	mov	x1, #0x0                   	// #0
  416c40:	ldrb	w2, [x20, x0]
  416c44:	add	x0, x0, #0x1
  416c48:	cmp	x0, #0x4
  416c4c:	orr	x1, x2, x1, lsl #8
  416c50:	b.ne	416c40 <ferror@plt+0x14610>  // b.any
  416c54:	add	x0, x26, #0x4
  416c58:	cmp	x0, x28
  416c5c:	b.hi	416bd0 <ferror@plt+0x145a0>  // b.pmore
  416c60:	ldrh	w0, [x20, #6]
  416c64:	add	x2, x26, #0x1
  416c68:	cmp	x2, x28
  416c6c:	rev16	w0, w0
  416c70:	and	w0, w0, #0xffff
  416c74:	b.hi	416bd0 <ferror@plt+0x145a0>  // b.pmore
  416c78:	ldrb	w2, [x20, #4]
  416c7c:	b	416964 <ferror@plt+0x14334>
  416c80:	ldr	x0, [sp, #232]
  416c84:	add	x1, x2, x0
  416c88:	add	x2, x2, x22
  416c8c:	mov	x0, #0x0                   	// #0
  416c90:	ldrb	w4, [x1], #-1
  416c94:	sub	x3, x2, x1
  416c98:	orr	x0, x4, x0, lsl #8
  416c9c:	cmp	x3, x22
  416ca0:	b.ls	416c90 <ferror@plt+0x14660>  // b.plast
  416ca4:	b	4167ac <ferror@plt+0x1417c>
  416ca8:	cbz	x22, 416d64 <ferror@plt+0x14734>
  416cac:	mov	x4, x27
  416cb0:	mov	x3, #0x0                   	// #0
  416cb4:	nop
  416cb8:	ldrb	w5, [x4], #1
  416cbc:	cmp	x4, x1
  416cc0:	orr	x3, x5, x3, lsl #8
  416cc4:	b.ne	416cb8 <ferror@plt+0x14688>  // b.any
  416cc8:	b	416ad8 <ferror@plt+0x144a8>
  416ccc:	mov	x1, #0x0                   	// #0
  416cd0:	mov	x0, #0x3                   	// #3
  416cd4:	nop
  416cd8:	ldrb	w2, [x20, x0]
  416cdc:	sub	x0, x0, #0x1
  416ce0:	cmn	x0, #0x1
  416ce4:	orr	x1, x2, x1, lsl #8
  416ce8:	b.ne	416cd8 <ferror@plt+0x146a8>  // b.any
  416cec:	add	x0, x26, #0x4
  416cf0:	cmp	x0, x28
  416cf4:	b.hi	416bd0 <ferror@plt+0x145a0>  // b.pmore
  416cf8:	add	x2, x26, #0x1
  416cfc:	ldrh	w0, [x20, #6]
  416d00:	cmp	x2, x28
  416d04:	b.hi	416bd0 <ferror@plt+0x145a0>  // b.pmore
  416d08:	ldrb	w2, [x20, #4]
  416d0c:	b	416964 <ferror@plt+0x14334>
  416d10:	mov	x1, #0x0                   	// #0
  416d14:	mov	x0, #0x3                   	// #3
  416d18:	ldrb	w2, [x20, x0]
  416d1c:	sub	x0, x0, #0x1
  416d20:	cmn	x0, #0x1
  416d24:	orr	x1, x2, x1, lsl #8
  416d28:	b.ne	416d18 <ferror@plt+0x146e8>  // b.any
  416d2c:	add	x0, x26, #0xc
  416d30:	cmp	x0, x28
  416d34:	b.hi	416bd0 <ferror@plt+0x145a0>  // b.pmore
  416d38:	add	x2, x26, #0x9
  416d3c:	ldrh	w0, [x20, #14]
  416d40:	cmp	x2, x28
  416d44:	b.hi	416bd0 <ferror@plt+0x145a0>  // b.pmore
  416d48:	ldrb	w2, [x20, #12]
  416d4c:	b	416964 <ferror@plt+0x14334>
  416d50:	str	xzr, [sp, #200]
  416d54:	str	xzr, [sp, #256]
  416d58:	str	xzr, [sp, #272]
  416d5c:	str	xzr, [sp, #296]
  416d60:	b	416494 <ferror@plt+0x13e64>
  416d64:	mov	x3, #0x0                   	// #0
  416d68:	b	416ad8 <ferror@plt+0x144a8>
  416d6c:	ldr	x0, [sp, #176]
  416d70:	mov	w21, #0xffffffea            	// #-22
  416d74:	bl	4023e0 <free@plt>
  416d78:	ldr	x0, [sp, #224]
  416d7c:	b	416b24 <ferror@plt+0x144f4>
  416d80:	ldr	x0, [sp, #176]
  416d84:	cbz	x0, 416da8 <ferror@plt+0x14778>
  416d88:	ldr	x0, [sp, #296]
  416d8c:	str	wzr, [sp, #136]
  416d90:	ldr	w1, [sp, #252]
  416d94:	mov	x25, #0x0                   	// #0
  416d98:	sub	x0, x0, x19
  416d9c:	str	x0, [sp, #160]
  416da0:	cmp	w1, #0x0
  416da4:	b.gt	416808 <ferror@plt+0x141d8>
  416da8:	ldr	x0, [sp, #176]
  416dac:	mov	w21, #0x0                   	// #0
  416db0:	bl	4023e0 <free@plt>
  416db4:	ldr	x0, [sp, #224]
  416db8:	bl	4023e0 <free@plt>
  416dbc:	ldr	x0, [sp, #264]
  416dc0:	ldp	x19, x20, [sp, #16]
  416dc4:	ldp	x23, x24, [sp, #48]
  416dc8:	ldp	x25, x26, [sp, #64]
  416dcc:	ldp	x27, x28, [sp, #80]
  416dd0:	str	xzr, [x0]
  416dd4:	mov	w0, w21
  416dd8:	ldp	x21, x22, [sp, #32]
  416ddc:	ldp	x29, x30, [sp], #320
  416de0:	ret
  416de4:	mov	x0, #0x0                   	// #0
  416de8:	str	x0, [x23]
  416dec:	b	4167d0 <ferror@plt+0x141a0>
  416df0:	ldp	x19, x20, [sp, #16]
  416df4:	ldp	x23, x24, [sp, #48]
  416df8:	ldp	x25, x26, [sp, #64]
  416dfc:	ldp	x27, x28, [sp, #80]
  416e00:	b	416b38 <ferror@plt+0x14508>
  416e04:	ldp	x19, x20, [sp, #16]
  416e08:	ldp	x27, x28, [sp, #80]
  416e0c:	mov	w21, #0xffffffea            	// #-22
  416e10:	b	416b38 <ferror@plt+0x14508>
  416e14:	mov	w21, #0x0                   	// #0
  416e18:	b	416a28 <ferror@plt+0x143f8>
  416e1c:	mov	w21, #0xffffffea            	// #-22
  416e20:	ldp	x19, x20, [sp, #16]
  416e24:	b	416b38 <ferror@plt+0x14508>
  416e28:	mov	w21, #0xfffffff4            	// #-12
  416e2c:	ldp	x19, x20, [sp, #16]
  416e30:	ldp	x27, x28, [sp, #80]
  416e34:	b	416b38 <ferror@plt+0x14508>
  416e38:	ldr	x0, [sp, #176]
  416e3c:	mov	w21, #0xfffffff4            	// #-12
  416e40:	bl	4023e0 <free@plt>
  416e44:	ldp	x19, x20, [sp, #16]
  416e48:	ldp	x23, x24, [sp, #48]
  416e4c:	ldp	x27, x28, [sp, #80]
  416e50:	b	416b38 <ferror@plt+0x14508>
  416e54:	ldr	x0, [sp, #176]
  416e58:	bl	4023e0 <free@plt>
  416e5c:	ldr	x0, [sp, #224]
  416e60:	bl	4023e0 <free@plt>
  416e64:	bl	402580 <__errno_location@plt>
  416e68:	ldr	w21, [x0]
  416e6c:	ldp	x19, x20, [sp, #16]
  416e70:	neg	w21, w21
  416e74:	ldp	x23, x24, [sp, #48]
  416e78:	ldp	x25, x26, [sp, #64]
  416e7c:	ldp	x27, x28, [sp, #80]
  416e80:	b	416b38 <ferror@plt+0x14508>
  416e84:	nop
  416e88:	stp	x29, x30, [sp, #-48]!
  416e8c:	mov	x29, sp
  416e90:	stp	x19, x20, [sp, #16]
  416e94:	mov	x20, x0
  416e98:	str	x21, [sp, #32]
  416e9c:	mov	x21, x1
  416ea0:	bl	4144b8 <ferror@plt+0x11e88>
  416ea4:	mov	x19, x0
  416ea8:	mov	x0, x20
  416eac:	bl	4144b0 <ferror@plt+0x11e80>
  416eb0:	cmp	x19, #0x1b
  416eb4:	b.le	416ef4 <ferror@plt+0x148c4>
  416eb8:	mov	x2, x0
  416ebc:	sub	x1, x19, #0x1c
  416ec0:	mov	x0, #0x4d7e                	// #19838
  416ec4:	add	x4, x2, x1
  416ec8:	movk	x0, #0x646f, lsl #16
  416ecc:	ldr	x3, [x2, x1]
  416ed0:	movk	x0, #0x6c75, lsl #32
  416ed4:	movk	x0, #0x2065, lsl #48
  416ed8:	cmp	x3, x0
  416edc:	b.eq	416fc0 <ferror@plt+0x14990>  // b.none
  416ee0:	mov	w3, #0x1                   	// #1
  416ee4:	cmp	x1, #0xb
  416ee8:	cset	w0, ls  // ls = plast
  416eec:	orr	w0, w0, w3
  416ef0:	cbz	w0, 416f08 <ferror@plt+0x148d8>
  416ef4:	mov	w0, #0x0                   	// #0
  416ef8:	ldp	x19, x20, [sp, #16]
  416efc:	ldr	x21, [sp, #32]
  416f00:	ldp	x29, x30, [sp], #48
  416f04:	ret
  416f08:	sub	x19, x19, #0x28
  416f0c:	add	x1, x2, x19
  416f10:	ldrb	w3, [x2, x19]
  416f14:	cmp	w3, #0x1
  416f18:	b.hi	416ef8 <ferror@plt+0x148c8>  // b.pmore
  416f1c:	ldrb	w4, [x1, #1]
  416f20:	cmp	w4, #0x7
  416f24:	b.hi	416ef8 <ferror@plt+0x148c8>  // b.pmore
  416f28:	ldrb	w5, [x1, #2]
  416f2c:	cmp	w5, #0x2
  416f30:	b.hi	416ef8 <ferror@plt+0x148c8>  // b.pmore
  416f34:	ldr	w7, [x1, #8]
  416f38:	rev	w6, w7
  416f3c:	cbz	w7, 416ef8 <ferror@plt+0x148c8>
  416f40:	ldrb	w8, [x1, #3]
  416f44:	ldrb	w1, [x1, #4]
  416f48:	add	w7, w8, w1
  416f4c:	add	x7, x6, w7, sxtw
  416f50:	cmp	x7, x19
  416f54:	b.gt	416ef8 <ferror@plt+0x148c8>
  416f58:	cmp	w5, #0x2
  416f5c:	b.eq	417014 <ferror@plt+0x149e4>  // b.none
  416f60:	adrp	x9, 431000 <ferror@plt+0x2e9d0>
  416f64:	adrp	x7, 431000 <ferror@plt+0x2e9d0>
  416f68:	add	x9, x9, #0xd58
  416f6c:	add	x7, x7, #0xd68
  416f70:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  416f74:	add	x0, x0, #0xda8
  416f78:	sub	x19, x19, x6
  416f7c:	and	x10, x1, #0xff
  416f80:	sub	x1, x19, w1, uxtb
  416f84:	add	x19, x2, x19
  416f88:	sub	x11, x1, w8, uxtb
  416f8c:	add	x1, x2, x1
  416f90:	ldr	x9, [x9, w3, sxtw #3]
  416f94:	add	x2, x2, x11
  416f98:	ldr	x3, [x0, w5, sxtw #3]
  416f9c:	and	x8, x8, #0xff
  416fa0:	ldr	x4, [x7, w4, sxtw #3]
  416fa4:	mov	w0, #0x1                   	// #1
  416fa8:	stp	x2, x8, [x21]
  416fac:	stp	x1, x10, [x21, #16]
  416fb0:	stp	x9, x4, [x21, #32]
  416fb4:	stp	x3, x19, [x21, #48]
  416fb8:	str	x6, [x21, #64]
  416fbc:	b	416ef8 <ferror@plt+0x148c8>
  416fc0:	mov	x0, #0x6973                	// #26995
  416fc4:	ldr	x3, [x4, #8]
  416fc8:	movk	x0, #0x6e67, lsl #16
  416fcc:	movk	x0, #0x7461, lsl #32
  416fd0:	movk	x0, #0x7275, lsl #48
  416fd4:	cmp	x3, x0
  416fd8:	b.ne	416ee0 <ferror@plt+0x148b0>  // b.any
  416fdc:	mov	x0, #0x2065                	// #8293
  416fe0:	ldr	x3, [x4, #16]
  416fe4:	movk	x0, #0x7061, lsl #16
  416fe8:	movk	x0, #0x6570, lsl #32
  416fec:	movk	x0, #0x646e, lsl #48
  416ff0:	cmp	x3, x0
  416ff4:	b.ne	416ee0 <ferror@plt+0x148b0>  // b.any
  416ff8:	ldr	w3, [x4, #24]
  416ffc:	mov	w0, #0x6465                	// #25701
  417000:	movk	w0, #0xa7e, lsl #16
  417004:	cmp	w3, w0
  417008:	b.ne	416ee0 <ferror@plt+0x148b0>  // b.any
  41700c:	mov	w3, #0x0                   	// #0
  417010:	b	416ee4 <ferror@plt+0x148b4>
  417014:	adrp	x2, 41c000 <ferror@plt+0x199d0>
  417018:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  41701c:	add	x2, x2, #0x720
  417020:	add	x1, x1, #0x728
  417024:	mov	w0, #0x1                   	// #1
  417028:	stp	x2, x1, [x21, #40]
  41702c:	b	416ef8 <ferror@plt+0x148c8>
  417030:	ldr	x1, [x0, #72]
  417034:	cbz	x1, 417040 <ferror@plt+0x14a10>
  417038:	mov	x16, x1
  41703c:	br	x16
  417040:	ret
  417044:	nop
  417048:	stp	x29, x30, [sp, #-48]!
  41704c:	mov	x29, sp
  417050:	stp	x19, x20, [sp, #16]
  417054:	mov	x19, x2
  417058:	mov	x20, x0
  41705c:	and	x2, x2, #0xffffffffffffff80
  417060:	tst	x19, #0x7f
  417064:	ldr	x0, [x0]
  417068:	add	x2, x2, #0x80
  41706c:	csel	x19, x2, x19, ne  // ne = any
  417070:	str	x21, [sp, #32]
  417074:	mov	x21, x1
  417078:	mov	x1, x19
  41707c:	bl	402230 <realloc@plt>
  417080:	cmp	x19, #0x0
  417084:	ccmp	x0, #0x0, #0x0, ne  // ne = any
  417088:	b.eq	4170a8 <ferror@plt+0x14a78>  // b.none
  41708c:	str	x0, [x20]
  417090:	mov	w0, #0x1                   	// #1
  417094:	str	w19, [x21]
  417098:	ldp	x19, x20, [sp, #16]
  41709c:	ldr	x21, [sp, #32]
  4170a0:	ldp	x29, x30, [sp], #48
  4170a4:	ret
  4170a8:	mov	w0, #0x0                   	// #0
  4170ac:	ldp	x19, x20, [sp, #16]
  4170b0:	ldr	x21, [sp, #32]
  4170b4:	ldp	x29, x30, [sp], #48
  4170b8:	ret
  4170bc:	nop
  4170c0:	stp	xzr, xzr, [x0]
  4170c4:	ret
  4170c8:	ldr	x0, [x0]
  4170cc:	b	4023e0 <free@plt>
  4170d0:	stp	x29, x30, [sp, #-32]!
  4170d4:	mov	x29, sp
  4170d8:	ldr	w1, [x0, #12]
  4170dc:	stp	x19, x20, [sp, #16]
  4170e0:	mov	x19, x0
  4170e4:	add	w1, w1, #0x1
  4170e8:	ldr	x0, [x0]
  4170ec:	bl	402230 <realloc@plt>
  4170f0:	mov	x20, x0
  4170f4:	cbz	x0, 417110 <ferror@plt+0x14ae0>
  4170f8:	ldr	w0, [x19, #12]
  4170fc:	strb	wzr, [x20, x0]
  417100:	mov	x0, x20
  417104:	ldp	x19, x20, [sp, #16]
  417108:	ldp	x29, x30, [sp], #32
  41710c:	ret
  417110:	ldr	x0, [x19]
  417114:	bl	4023e0 <free@plt>
  417118:	b	417100 <ferror@plt+0x14ad0>
  41711c:	nop
  417120:	stp	x29, x30, [sp, #-32]!
  417124:	mov	x29, sp
  417128:	ldp	w3, w1, [x0, #8]
  41712c:	str	x19, [sp, #16]
  417130:	mov	x19, x0
  417134:	add	w2, w1, #0x1
  417138:	cmp	x2, x3
  41713c:	b.ls	417154 <ferror@plt+0x14b24>  // b.plast
  417140:	add	x1, x0, #0x8
  417144:	bl	417048 <ferror@plt+0x14a18>
  417148:	tst	w0, #0xff
  41714c:	b.eq	41716c <ferror@plt+0x14b3c>  // b.none
  417150:	ldr	w1, [x19, #12]
  417154:	ldr	x0, [x19]
  417158:	strb	wzr, [x0, w1, uxtw]
  41715c:	ldr	x0, [x19]
  417160:	ldr	x19, [sp, #16]
  417164:	ldp	x29, x30, [sp], #32
  417168:	ret
  41716c:	mov	x0, #0x0                   	// #0
  417170:	ldr	x19, [sp, #16]
  417174:	ldp	x29, x30, [sp], #32
  417178:	ret
  41717c:	nop
  417180:	stp	x29, x30, [sp, #-32]!
  417184:	mov	x29, sp
  417188:	stp	x19, x20, [sp, #16]
  41718c:	and	w20, w1, #0xff
  417190:	mov	x19, x0
  417194:	ldp	w3, w1, [x0, #8]
  417198:	add	w2, w1, #0x1
  41719c:	cmp	x2, x3
  4171a0:	b.ls	4171b8 <ferror@plt+0x14b88>  // b.plast
  4171a4:	add	x1, x0, #0x8
  4171a8:	bl	417048 <ferror@plt+0x14a18>
  4171ac:	ands	w0, w0, #0xff
  4171b0:	b.eq	4171d0 <ferror@plt+0x14ba0>  // b.none
  4171b4:	ldr	w1, [x19, #12]
  4171b8:	ldr	x2, [x19]
  4171bc:	mov	w0, #0x1                   	// #1
  4171c0:	strb	w20, [x2, w1, uxtw]
  4171c4:	ldr	w1, [x19, #12]
  4171c8:	add	w1, w1, w0
  4171cc:	str	w1, [x19, #12]
  4171d0:	ldp	x19, x20, [sp, #16]
  4171d4:	ldp	x29, x30, [sp], #32
  4171d8:	ret
  4171dc:	nop
  4171e0:	stp	x29, x30, [sp, #-48]!
  4171e4:	mov	x29, sp
  4171e8:	stp	x19, x20, [sp, #16]
  4171ec:	stp	x21, x22, [sp, #32]
  4171f0:	cbz	x1, 4172a4 <ferror@plt+0x14c74>
  4171f4:	mov	x19, x0
  4171f8:	cbz	x0, 417284 <ferror@plt+0x14c54>
  4171fc:	mov	x21, x1
  417200:	mov	x0, x1
  417204:	bl	402020 <strlen@plt>
  417208:	mov	x20, x0
  41720c:	mov	w22, w0
  417210:	ldp	w0, w3, [x19, #8]
  417214:	add	w2, w3, w20
  417218:	cmp	x2, x0
  41721c:	b.ls	417238 <ferror@plt+0x14c08>  // b.plast
  417220:	add	x1, x19, #0x8
  417224:	mov	x0, x19
  417228:	bl	417048 <ferror@plt+0x14a18>
  41722c:	tst	w0, #0xff
  417230:	b.eq	41726c <ferror@plt+0x14c3c>  // b.none
  417234:	ldr	w3, [x19, #12]
  417238:	ldr	x0, [x19]
  41723c:	mov	x1, x21
  417240:	mov	w2, w20
  417244:	add	x0, x0, w3, uxtw
  417248:	bl	401fe0 <memcpy@plt>
  41724c:	ldr	w0, [x19, #12]
  417250:	add	w20, w0, w20
  417254:	str	w20, [x19, #12]
  417258:	mov	w0, w22
  41725c:	ldp	x19, x20, [sp, #16]
  417260:	ldp	x21, x22, [sp, #32]
  417264:	ldp	x29, x30, [sp], #48
  417268:	ret
  41726c:	mov	w22, #0x0                   	// #0
  417270:	mov	w0, w22
  417274:	ldp	x19, x20, [sp, #16]
  417278:	ldp	x21, x22, [sp, #32]
  41727c:	ldp	x29, x30, [sp], #48
  417280:	ret
  417284:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  417288:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  41728c:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  417290:	add	x3, x3, #0x7e0
  417294:	add	x1, x1, #0x790
  417298:	add	x0, x0, #0x7b0
  41729c:	mov	w2, #0x63                  	// #99
  4172a0:	bl	402570 <__assert_fail@plt>
  4172a4:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  4172a8:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  4172ac:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  4172b0:	add	x3, x3, #0x7e0
  4172b4:	add	x1, x1, #0x790
  4172b8:	add	x0, x0, #0x7a0
  4172bc:	mov	w2, #0x62                  	// #98
  4172c0:	bl	402570 <__assert_fail@plt>
  4172c4:	nop
  4172c8:	ldr	w1, [x0, #12]
  4172cc:	cbz	w1, 4172dc <ferror@plt+0x14cac>
  4172d0:	sub	w1, w1, #0x1
  4172d4:	str	w1, [x0, #12]
  4172d8:	ret
  4172dc:	stp	x29, x30, [sp, #-16]!
  4172e0:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  4172e4:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  4172e8:	mov	x29, sp
  4172ec:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  4172f0:	add	x3, x3, #0x7f8
  4172f4:	add	x1, x1, #0x790
  4172f8:	add	x0, x0, #0x7c0
  4172fc:	mov	w2, #0x72                  	// #114
  417300:	bl	402570 <__assert_fail@plt>
  417304:	nop
  417308:	ldr	w2, [x0, #12]
  41730c:	cmp	w2, w1
  417310:	b.cc	417320 <ferror@plt+0x14cf0>  // b.lo, b.ul, b.last
  417314:	sub	w1, w2, w1
  417318:	str	w1, [x0, #12]
  41731c:	ret
  417320:	stp	x29, x30, [sp, #-16]!
  417324:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  417328:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  41732c:	mov	x29, sp
  417330:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  417334:	add	x3, x3, #0x808
  417338:	add	x1, x1, #0x790
  41733c:	add	x0, x0, #0x7d0
  417340:	mov	w2, #0x78                  	// #120
  417344:	bl	402570 <__assert_fail@plt>
  417348:	str	wzr, [x0, #12]
  41734c:	ret
  417350:	stp	x29, x30, [sp, #-64]!
  417354:	mov	x29, sp
  417358:	stp	x19, x20, [sp, #16]
  41735c:	adrp	x20, 431000 <ferror@plt+0x2e9d0>
  417360:	add	x20, x20, #0xc60
  417364:	stp	x21, x22, [sp, #32]
  417368:	adrp	x21, 431000 <ferror@plt+0x2e9d0>
  41736c:	add	x21, x21, #0xc58
  417370:	sub	x20, x20, x21
  417374:	mov	w22, w0
  417378:	stp	x23, x24, [sp, #48]
  41737c:	mov	x23, x1
  417380:	mov	x24, x2
  417384:	bl	401fa0 <memcpy@plt-0x40>
  417388:	cmp	xzr, x20, asr #3
  41738c:	b.eq	4173b8 <ferror@plt+0x14d88>  // b.none
  417390:	asr	x20, x20, #3
  417394:	mov	x19, #0x0                   	// #0
  417398:	ldr	x3, [x21, x19, lsl #3]
  41739c:	mov	x2, x24
  4173a0:	add	x19, x19, #0x1
  4173a4:	mov	x1, x23
  4173a8:	mov	w0, w22
  4173ac:	blr	x3
  4173b0:	cmp	x20, x19
  4173b4:	b.ne	417398 <ferror@plt+0x14d68>  // b.any
  4173b8:	ldp	x19, x20, [sp, #16]
  4173bc:	ldp	x21, x22, [sp, #32]
  4173c0:	ldp	x23, x24, [sp, #48]
  4173c4:	ldp	x29, x30, [sp], #64
  4173c8:	ret
  4173cc:	nop
  4173d0:	ret

Disassembly of section .fini:

00000000004173d4 <.fini>:
  4173d4:	stp	x29, x30, [sp, #-16]!
  4173d8:	mov	x29, sp
  4173dc:	ldp	x29, x30, [sp], #16
  4173e0:	ret
