// Seed: 346018897
module module_0 (
    input supply1 id_0,
    output wand id_1,
    output supply1 id_2
);
  assign id_2 = 1 + 1 > 1;
  module_2(
      id_0, id_1
  );
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input wor id_2,
    input wand id_3,
    input supply1 id_4,
    output wand id_5,
    input wire id_6,
    output wand id_7
);
  assign id_7 = 1;
  module_0(
      id_2, id_5, id_5
  );
endmodule
module module_2 (
    input  uwire   id_0,
    output supply1 id_1
);
  wire id_3;
  wire id_4;
  assign id_1 = 1;
  wire id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
endmodule
