{
    "line_num": [
        [
            105,
            107
        ],
        [
            58,
            60
        ],
        [
            55,
            57
        ]
    ],
    "blocks": [
        "\tassign\n\t\tclk = {wire_pll1_clk[4:0]},\n\t\tlocked = (wire_pll1_locked & pll_lock_sync);",
        "\talways @ ( posedge wire_pll1_locked or  posedge areset)\n\t\tif (areset == 1'b1) pll_lock_sync <= 1'b0;\n\t\telse  pll_lock_sync <= 1'b1;",
        "\tinitial\n\t\tpll_lock_sync = 0;\n\t"
    ]
}