================
CARRYINSEL_LOGIC
================

Component diagram
-----------------

.. symbolator:: ../../../xc/common/primitives/dsp48e1/carryinsel_logic/carryinsel_logic.sim.v

Verilog File
------------

.. literalinclude:: ../../../xc/common/primitives/dsp48e1/carryinsel_logic/carryinsel_logic.sim.v
   :language: verilog
   :caption: xc/common/primitives/dsp48e1/carryinsel_logic/carryinsel_logic.sim.v
