# Self Study:
- [INTRODUCTION                                             ](https://www.chipverify.com/tutorials/systemverilog)
- [SIMPLE TESTBENCH                                         ](https://www.chipverify.com/systemverilog/systemverilog-simple-testbench)
- [DATATYPES                                                ](https://www.chipverify.com/systemverilog/systemverilog-datatypes)
- [DATA TYPES LOGIC BIT                                     ](https://www.chipverify.com/systemverilog/systemverilog-data-types-logic-bit)
- [DATA TYPES INTEGER BYTE                                  ](https://www.chipverify.com/systemverilog/systemverilog-data-types-integer-byte)
- [STRINGS                                                  ](https://www.chipverify.com/systemverilog/systemverilog-strings)
- [ENUMERATION                                              ](https://www.chipverify.com/systemverilog/systemverilog-enumeration)
- [ARRAYS                                                   ](https://www.chipverify.com/systemverilog/systemverilog-arrays)
- [PACKED ARRAYS                                            ](https://www.chipverify.com/systemverilog/systemverilog-packed-arrays)
- [UNPACKED ARRAYS                                          ](https://www.chipverify.com/systemverilog/systemverilog-unpacked-arrays)
- [DYNAMIC ARRAY                                            ](https://www.chipverify.com/systemverilog/systemverilog-dynamic-array)
- [ASSOCIATIVE ARRAY                                        ](https://www.chipverify.com/systemverilog/systemverilog-associative-array)
- [ARRAY MANIPULATION                                       ](https://www.chipverify.com/systemverilog/systemverilog-array-manipulation)
- [QUEUE                                                    ](https://www.chipverify.com/systemverilog/systemverilog-queue)
- [STRUCT                                                   ](https://www.chipverify.com/systemverilog/systemverilog-struct)
- [TYPEDEF ALIAS                                            ](https://www.chipverify.com/systemverilog/systemverilog-typedef-alias)
- [CONTROL FLOW LOOPS                                       ](https://www.chipverify.com/systemverilog/systemverilog-control-flow-loops)
- [WHILE DO WHILE LOOP                                      ](https://www.chipverify.com/systemverilog/systemverilog-while-do-while-loop)
- [WHILE DO WHILE LOOP                                      ](https://www.chipverify.com/systemverilog/systemverilog-while-do-while-loop)
- [FOREACH LOOP                                             ](https://www.chipverify.com/systemverilog/systemverilog-foreach-loop)
- [FOR LOOP                                                 ](https://www.chipverify.com/systemverilog/systemverilog-for-loop)
- [FOREVER LOOP                                             ](https://www.chipverify.com/systemverilog/systemverilog-forever-loop)
- [REPEAT LOOP                                              ](https://www.chipverify.com/systemverilog/systemverilog-repeat-loop)
- [BREAK CONTINUE                                           ](https://www.chipverify.com/systemverilog/systemverilog-break-continue)
- [UNIQUE PRIORITY IF ELSE                                  ](https://www.chipverify.com/systemverilog/systemverilog-unique-priority-if-else)
- [UNIQUE PRIORITY CASE                                     ](https://www.chipverify.com/systemverilog/systemverilog-unique-priority-case)
- [BLOCKING NON BLOCKING STATEMENTS                         ](https://www.chipverify.com/verilog/verilog-blocking-non-blocking-statements)
- [EVENT                                                    ](https://www.chipverify.com/systemverilog/systemverilog-event)
- [FUNCTIONS                                                ](https://www.chipverify.com/systemverilog/systemverilog-functions)
- [TASK                                                     ](https://www.chipverify.com/verilog/verilog-task)
- [THREADS                                                  ](https://www.chipverify.com/systemverilog/systemverilog-threads)
- [FORK JOIN                                                ](https://www.chipverify.com/systemverilog/systemverilog-fork-join)
- [FORK JOIN ANY                                            ](https://www.chipverify.com/systemverilog/systemverilog-fork-join-any)
- [FORK JOIN NONE                                           ](https://www.chipverify.com/systemverilog/systemverilog-fork-join-none)
- [DISABLE FORK                                             ](https://www.chipverify.com/systemverilog/systemverilog-disable-fork)
- [WAIT FORK                                                ](https://www.chipverify.com/systemverilog/systemverilog-wait-fork)
- [INTERPROCESS COMMUNICATION                               ](https://www.chipverify.com/systemverilog/systemverilog-interprocess-communication)
- [SEMAPHORE                                                ](https://www.chipverify.com/systemverilog/systemverilog-semaphore)
- [MAILBOX                                                  ](https://www.chipverify.com/systemverilog/systemverilog-mailbox)
- [INTERFACE                                                ](https://www.chipverify.com/systemverilog/systemverilog-interface)
- [INTERFACE INTRO                                          ](https://www.chipverify.com/systemverilog/systemverilog-interface-intro)
- [INTERFACE BUNDLES                                        ](https://www.chipverify.com/systemverilog/systemverilog-interface-bundles)
- [MODPORT                                                  ](https://www.chipverify.com/systemverilog/systemverilog-modport)
- [CLOCKING BLOCKS                                          ](https://www.chipverify.com/systemverilog/systemverilog-clocking-blocks)
- [CLOCKING BLOCKS PART2                                    ](https://www.chipverify.com/systemverilog/systemverilog-clocking-blocks-part2)
- [CLASS                                                    ](https://www.chipverify.com/systemverilog/systemverilog-class)
- [CLASS HANDLE OBJECT                                      ](https://www.chipverify.com/systemverilog/systemverilog-class-handle-object)
- [CLASS CONSTRUCTOR                                        ](https://www.chipverify.com/systemverilog/systemverilog-class-constructor)
- [THIS KEYWORD                                             ](https://www.chipverify.com/systemverilog/systemverilog-this-keyword)
- [SUPER                                                    ](https://www.chipverify.com/systemverilog/systemverilog-super)
- [TYPEDEF CLASS                                            ](https://www.chipverify.com/systemverilog/systemverilog-typedef-class)
- [INHERITANCE                                              ](https://www.chipverify.com/systemverilog/systemverilog-inheritance)
- [POLYMORPHISM                                             ](https://www.chipverify.com/systemverilog/systemverilog-polymorphism)
- [VIRTUAL METHODS                                          ](https://www.chipverify.com/systemverilog/systemverilog-virtual-methods)
- [STATIC VARIABLES FUNCTIONS                               ](https://www.chipverify.com/systemverilog/systemverilog-static-variables-functions)
- [COPYING OBJECTS                                          ](https://www.chipverify.com/systemverilog/systemverilog-copying-objects)
- [PARAMETERIZED CLASSES                                    ](https://www.chipverify.com/systemverilog/systemverilog-parameterized-classes)
- [EXTERN                                                   ](https://www.chipverify.com/systemverilog/systemverilog-extern)
- [LOCAL ACCESS LEVEL                                       ](https://www.chipverify.com/systemverilog/systemverilog-local-access-level)
- [ABSTRACT CLASS                                           ](https://www.chipverify.com/systemverilog/systemverilog-abstract-class)
- [RANDOMIZATION                                            ](https://www.chipverify.com/systemverilog/systemverilog-randomization)
- [CONSTRAINTS                                              ](https://www.chipverify.com/systemverilog/systemverilog-constraints)
- [RANDOM VARIABLES                                         ](https://www.chipverify.com/systemverilog/systemverilog-random-variables)
- [CONSTRAINT BLOCKS                                        ](https://www.chipverify.com/systemverilog/systemverilog-constraint-blocks)
- [ARRAY RANDOMIZATION                                      ](https://www.chipverify.com/systemverilog/systemverilog-array-randomization)
- [CONSTRAINT EXAMPLES                                      ](https://www.chipverify.com/systemverilog/systemverilog-constraint-examples)
- [CONSTRAINT INSIDE                                        ](https://www.chipverify.com/systemverilog/systemverilog-constraint-inside)
- [IMPLICATION CONSTRAINT                                   ](https://www.chipverify.com/systemverilog/systemverilog-implication-constraint)
- [FOREACH CONSTRAINT                                       ](https://www.chipverify.com/systemverilog/systemverilog-foreach-constraint)
- [SOLVE BEFORE                                             ](https://www.chipverify.com/systemverilog/systemverilog-solve-before)
- [STATIC CONSTRAINTS                                       ](https://www.chipverify.com/systemverilog/systemverilog-static-constraints)
- [RANDOMIZATION METHODS                                    ](https://www.chipverify.com/systemverilog/systemverilog-randomization-methods)
- [INLINE CONSTRAINTS                                       ](https://www.chipverify.com/systemverilog/systemverilog-inline-constraints)
- [SOFT CONSTRAINTS                                         ](https://www.chipverify.com/systemverilog/systemverilog-soft-constraints)
- [DISABLE CONSTRAINTS                                      ](https://www.chipverify.com/systemverilog/systemverilog-disable-constraints)
- [DISABLE RANDOMIZATION                                    ](https://www.chipverify.com/systemverilog/systemverilog-disable-randomization)
- [RANDCASE                                                 ](https://www.chipverify.com/systemverilog/systemverilog-randcase)
- [PROGRAM BLOCK                                            ](https://www.chipverify.com/systemverilog/systemverilog-program-block)
- [DYNAMIC CAST                                             ](https://www.chipverify.com/systemverilog/systemverilog-dynamic-cast)
- [PACKAGE                                                  ](https://www.chipverify.com/systemverilog/systemverilog-package)
- [COMMAND LINE INPUT                                       ](https://www.chipverify.com/systemverilog/systemverilog-command-line-input)
- [FILE IO                                                  ](https://www.chipverify.com/systemverilog/systemverilog-file-io)
- [SCOPE RESOLUTION OPERATOR                                ](https://www.chipverify.com/systemverilog/systemverilog-scope-resolution-operator)
- [FUNCTIONAL COVERAGE                                      ](https://www.chipverify.com/systemverilog/systemverilog-functional-coverage)
- [COVERGROUP COVERPOINT                                    ](https://www.chipverify.com/systemverilog/systemverilog-covergroup-coverpoint)
- [COVERPOINT BINS                                          ](https://www.chipverify.com/systemverilog/systemverilog-coverpoint-bins)
- [ASSERTIONS                                               ](https://www.chipverify.com/systemverilog/systemverilog-assertions)
- [IMMEDIATE ASSERTIONS                                     ](https://www.chipverify.com/systemverilog/systemverilog-immediate-assertions)
- [CONCURRENT ASSERTIONS                                    ](https://www.chipverify.com/systemverilog/systemverilog-concurrent-assertions)
- [SEQUENCE ROSE FELL STABLE                                ](https://www.chipverify.com/systemverilog/systemverilog-sequence-rose-fell-stable)
- [ASSERTIONS TIME DELAY                                    ](https://www.chipverify.com/systemverilog/systemverilog-assertions-time-delay)

# Must study
- Defaults

# Device
- Synchronous & Asynchronous Desgins
- Design a clock gate
- Bin to Gray
- Gray to Bin
- Pipeline
- Shift Register
- Barrel Shifter
- CSR
- FIFO
- Mulitplier
- CDC FIFO
- Address Decoder
- Encoder
- XBAR
- Regfile
- SRAM
- Arbiter
- DMA Controller
- floating point - sign, exponent, mantissa, rounding with precision 

# Protocols
- APB
- UART
- I2C
- SPI
- AXI4 Lite
- AXI4

# Debugging
- Wavedump

# TB
- Linear
- Classbase
- UVM

# Tools
- git
- falstad
- diagrams.net
- vim
- make
- iverilog
- vivado

# Language
- SystemVerilog
- Python
- Bash
- SystemC
