// examples of adc GPR , GPR , NUM
F1402650,"adc r6, r0, #0x50005000"
F1400458,"adc r4, r0, #0x58"
F1401030,"adc r0, r0, #0x300030"
F1480402,"adc r4, r8, #2"
// examples of adc.w GPR , GPR , GPR
EB400208,"adc.w r2, r0, r8"
EB40000C,"adc.w r0, r0, ip"
EB408808,"adc.w r8, r0, r8"
EB400104,"adc.w r1, r0, r4"
// examples of adc.w GPR , GPR , GPR , SHIFT
EB440834,"adc.w r8, r4, r4, rrx"
EB448031,"adc.w r0, r4, r1, rrx"
EB420C30,"adc.w ip, r2, r0, rrx"
EB408031,"adc.w r0, r0, r1, rrx"
// examples of adc.w GPR , GPR , GPR , SHIFT NUM
EB424830,"adc.w r8, r2, r0, ror #16"
EB444000,"adc.w r0, r4, r0, lsl #16"
EB420452,"adc.w r4, r2, r2, lsr #1"
EB428118,"adc.w r1, r2, r8, lsr #32"
// examples of adcs GPR , GPR
41700098,"adcs r0, r6"
41501874,"adcs r0, r2"
41550800,"adcs r5, r2"
41588010,"adcs r0, r3"
// examples of adcs GPR , GPR , NUM
F1520080,"adcs r0, r2, #0x80"
F1501008,"adcs r0, r0, #0x80008"
F1502C28,"adcs ip, r0, #0x28002800"
F1500004,"adcs r0, r0, #4"
// examples of adcs.w GPR , GPR , GPR
EB508208,"adcs.w r2, r0, r8"
EB520000,"adcs.w r0, r2, r0"
EB550000,"adcs.w r0, r5, r0"
EB540600,"adcs.w r6, r4, r0"
// examples of adcs.w GPR , GPR , GPR , SHIFT
EB528032,"adcs.w r0, r2, r2, rrx"
EB500430,"adcs.w r4, r0, r0, rrx"
EB510830,"adcs.w r8, r1, r0, rrx"
EB520830,"adcs.w r8, r2, r0, rrx"
// examples of adcs.w GPR , GPR , GPR , SHIFT NUM
EB50D010,"adcs.w r0, r0, r0, lsr #20"
EB582021,"adcs.w r0, r8, r1, asr #8"
EB501034,"adcs.w r0, r0, r4, ror #4"
EB511012,"adcs.w r0, r1, r2, lsr #4"
// examples of add.w GPR , GPR , GPR
EB008C00,"add.w ip, r0, r0"
EB098800,"add.w r8, sb, r0"
EB020001,"add.w r0, r2, r1"
EB020002,"add.w r0, r2, r2"
// examples of add.w GPR , GPR , GPR , SHIFT
EB040830,"add.w r8, r4, r0, rrx"
EB0C0030,"add.w r0, ip, r0, rrx"
EB0C0230,"add.w r2, ip, r0, rrx"
EB000438,"add.w r4, r0, r8, rrx"
// examples of add.w GPR , GPR , GPR , SHIFT NUM
EB002002,"add.w r0, r0, r2, lsl #8"
EB001238,"add.w r2, r0, r8, ror #4"
EB024400,"add.w r4, r2, r0, lsl #16"
EB00900C,"add.w r0, r0, ip, lsl #4"
// examples of add.w GPR , GPR , NUM
F100088A,"add.w r8, r0, #0x8a"
F1096000,"add.w r0, sb, #0x8000000"
F1080040,"add.w r0, r8, #0x40"
F5022084,"add.w r0, r2, #0x42000"
// examples of adds.w GPR , GPR , GPR
EB120804,"adds.w r8, r2, r4"
EB120000,"adds.w r0, r2, r0"
EB140009,"adds.w r0, r4, sb"
EB100100,"adds.w r1, r0, r0"
// examples of adds.w GPR , GPR , GPR , SHIFT
EB100130,"adds.w r1, r0, r0, rrx"
EB100433,"adds.w r4, r0, r3, rrx"
EB108030,"adds.w r0, r0, r0, rrx"
EB120634,"adds.w r6, r2, r4, rrx"
// examples of adds.w GPR , GPR , GPR , SHIFT NUM
EB103819,"adds.w r8, r0, sb, lsr #12"
EB100010,"adds.w r0, r0, r0, lsr #32"
EB198011,"adds.w r0, sb, r1, lsr #32"
EB101812,"adds.w r8, r0, r2, lsr #4"
// examples of adds.w GPR , GPR , NUM
F11A2800,"adds.w r8, sl, #0"
F110000C,"adds.w r0, r0, #0xc"
F1140580,"adds.w r5, r4, #0x80"
F11808A0,"adds.w r8, r8, #0xa0"
// examples of addw GPR , GPR , NUM
F2022000,"addw r0, r2, #0x200"
F2000824,"addw r8, r0, #0x24"
F2080088,"addw r0, r8, #0x88"
F2002100,"addw r1, r0, #0x200"
// examples of and GPR , GPR , NUM
F000000A,"and r0, r0, #0xa"
F0001262,"and r2, r0, #0x620062"
F00000C0,"and r0, r0, #0xc0"
F0030440,"and r4, r3, #0x40"
// examples of and.w GPR , GPR , GPR
EA00000A,"and.w r0, r0, sl"
EA040404,"and.w r4, r4, r4"
EA028508,"and.w r5, r2, r8"
EA018001,"and.w r0, r1, r1"
// examples of and.w GPR , GPR , GPR , SHIFT
EA000538,"and.w r5, r0, r8, rrx"
EA000034,"and.w r0, r0, r4, rrx"
EA020C31,"and.w ip, r2, r1, rrx"
EA0C0430,"and.w r4, ip, r0, rrx"
// examples of and.w GPR , GPR , GPR , SHIFT NUM
EA018410,"and.w r4, r1, r0, lsr #32"
EA010018,"and.w r0, r1, r8, lsr #32"
EA000012,"and.w r0, r0, r2, lsr #32"
EA00001A,"and.w r0, r0, sl, lsr #32"
// examples of ands GPR , GPR
40184250,"ands r0, r3"
40328100,"ands r2, r6"
40080880,"ands r0, r1"
40130014,"ands r3, r2"
// examples of ands GPR , GPR , NUM
F0180201,"ands r2, r8, #1"
F0100208,"ands r2, r0, #8"
F4104001,"ands r0, r0, #0x8100"
F4130004,"ands r0, r3, #0x840000"
// examples of ands.w GPR , GPR , GPR
EA180808,"ands.w r8, r8, r8"
EA110708,"ands.w r7, r1, r8"
EA140400,"ands.w r4, r4, r0"
EA198000,"ands.w r0, sb, r0"
// examples of ands.w GPR , GPR , GPR , SHIFT
EA108038,"ands.w r0, r0, r8, rrx"
EA110330,"ands.w r3, r1, r0, rrx"
EA100032,"ands.w r0, r0, r2, rrx"
EA110C30,"ands.w ip, r1, r0, rrx"
// examples of ands.w GPR , GPR , GPR , SHIFT NUM
EA128085,"ands.w r0, r2, r5, lsl #2"
EA108C10,"ands.w ip, r0, r0, lsr #32"
EA103110,"ands.w r1, r0, r0, lsr #12"
EA109012,"ands.w r0, r0, r2, lsr #4"
// examples of asr.w GPR , GPR , GPR
FA48F804,"asr.w r8, r8, r4"
FA4AF004,"asr.w r0, sl, r4"
FA40FC02,"asr.w ip, r0, r2"
FA40F408,"asr.w r4, r0, r8"
// examples of asrs.w GPR , GPR , GPR
FA51F108,"asrs.w r1, r1, r8"
FA50F003,"asrs.w r0, r0, r3"
FA58F300,"asrs.w r3, r8, r0"
FA50F000,"asrs.w r0, r0, r0"
// examples of b.w NUM
F0029402,"b.w #0xc02808"
F0609A00,"b.w #0x860404"
F004B448,"b.w #0x404894"
F101902C,"b.w #0xd0105c"
// examples of beq.w NUM
F0108200,"beq.w #0x10404"
F0008001,"beq.w #6"
F4098021,"beq.w #4293955654"
F010A600,"beq.w #0x50c04"
// examples of bfc GPR , NUM , NUM
F36F0204,"bfc r2, #0, #5"
F36F4006,"bfc r0, #6, #1"
F36F2000,"bfc r0, #0, #1"
F36F008A,"bfc r0, #2, #9"
// examples of bfi GPR , GPR , NUM , NUM
F3610900,"bfi sb, r1, #0, #1"
F3602044,"bfi r0, r0, #4, #1"
F36000CA,"bfi r0, r0, #3, #8"
F3681003,"bfi r0, r8, #3, #1"
// examples of bge.w NUM
F2808720,"bge.w #0xe44"
F6868032,"bge.w #4293943400"
F2818400,"bge.w #0x1804"
F6808600,"bge.w #4293921796"
// examples of bgt.w NUM
F3298102,"bgt.w #0x29208"
F3088280,"bgt.w #0x8504"
F3028222,"bgt.w #0x2448"
F7008806,"bgt.w #4294443024"
// examples of bhi.w NUM
F2108004,"bhi.w #0x1000c"
F6048140,"bhi.w #4293935748"
F6028000,"bhi.w #4293926916"
F20C8208,"bhi.w #0xc414"
// examples of bhs.w NUM
F090A0C1,"bhs.w #0x50186"
F080A880,"bhs.w #0xc0104"
F4808000,"bhs.w #4293918724"
F0808242,"bhs.w #0x488"
// examples of bic GPR , GPR , NUM
F0280280,"bic r2, r8, #0x80"
F42A0400,"bic r4, sl, #0x800000"
F4200E40,"bic lr, r0, #0xc00000"
F0210006,"bic r0, r1, #6"
// examples of bic.w GPR , GPR , GPR
EA280C08,"bic.w ip, r8, r8"
EA210402,"bic.w r4, r1, r2"
EA200404,"bic.w r4, r0, r4"
EA200008,"bic.w r0, r0, r8"
// examples of bic.w GPR , GPR , GPR , SHIFT
EA2B0130,"bic.w r1, fp, r0, rrx"
EA200030,"bic.w r0, r0, r0, rrx"
EA200832,"bic.w r8, r0, r2, rrx"
EA280139,"bic.w r1, r8, sb, rrx"
// examples of bic.w GPR , GPR , GPR , SHIFT NUM
EA246011,"bic.w r0, r4, r1, lsr #24"
EA200416,"bic.w r4, r0, r6, lsr #32"
EA290912,"bic.w sb, sb, r2, lsr #32"
EA241432,"bic.w r4, r4, r2, ror #4"
// examples of bics GPR , GPR , NUM
F0300022,"bics r0, r0, #0x22"
F4314000,"bics r0, r1, #0x8000"
F03008A0,"bics r8, r0, #0xa0"
F0320800,"bics r8, r2, #0"
// examples of bics.w GPR , GPR , GPR
EA340205,"bics.w r2, r4, r5"
EA37000C,"bics.w r0, r7, ip"
EA300102,"bics.w r1, r0, r2"
EA380800,"bics.w r8, r8, r0"
// examples of bics.w GPR , GPR , GPR , SHIFT
EA390330,"bics.w r3, sb, r0, rrx"
EA300234,"bics.w r2, r0, r4, rrx"
EA300C30,"bics.w ip, r0, r0, rrx"
EA318230,"bics.w r2, r1, r0, rrx"
// examples of bics.w GPR , GPR , GPR , SHIFT NUM
EA300290,"bics.w r2, r0, r0, lsr #2"
EA3010D8,"bics.w r0, r0, r8, lsr #7"
EA302012,"bics.w r0, r0, r2, lsr #8"
EA360610,"bics.w r6, r6, r0, lsr #32"
// examples of bl NUM
F004D404,"bl #0xc0480c"
F088D014,"bl #0xc8802c"
F46CD200,"bl #4278633476"
F010D402,"bl #0xc10808"
// examples of ble.w NUM
F3508000,"ble.w #0x10004"
F3668000,"ble.w #0x26004"
F3608001,"ble.w #0x20006"
F7488042,"ble.w #4293951624"
// examples of blo.w NUM
F0E08100,"blo.w #0x20204"
F0E08648,"blo.w #0x20c94"
F0D4A000,"blo.w #0x54004"
F0C08470,"blo.w #0x8e4"
// examples of bls.w NUM
F65A8080,"bls.w #4294025476"
F2608803,"bls.w #0xa000a"
F2588804,"bls.w #0x9800c"
F2408200,"bls.w #0x404"
// examples of blt.w NUM
F2C0803D,"blt.w #0x7e"
F2C68084,"blt.w #0x610c"
F6E4840A,"blt.w #4294068248"
F6E0A045,"blt.w #4294312078"
// examples of blx NUM
F090E820,"blx #0x90044"
F002C000,"blx #0xc02004"
F440C008,"blx #4278452244"
F020C210,"blx #0xc20424"
// examples of bmi.w NUM
F1068000,"bmi.w #0x6004"
F1228120,"bmi.w #0x22244"
F1208810,"bmi.w #0xa0024"
F1208010,"bmi.w #0x20024"
// examples of bne.w NUM
F4508020,"bne.w #4293984324"
F0448065,"bne.w #0x40ce"
F0508103,"bne.w #0x1020a"
F0448200,"bne.w #0x4404"
// examples of bpl.w NUM
F1448422,"bpl.w #0x4848"
F5408300,"bpl.w #4293920260"
F140810A,"bpl.w #0x218"
F1418400,"bpl.w #0x1804"
// examples of bvc.w NUM
F1CA8110,"bvc.w #0xa224"
F1C1A209,"bvc.w #0x41416"
F1C08056,"bvc.w #0xb0"
F5E0802C,"bvc.w #4294049884"
// examples of bvs.w NUM
F1988020,"bvs.w #0x18044"
F1B08881,"bvs.w #0xb0106"
F1818070,"bvs.w #0x10e4"
F1888E00,"bvs.w #0x88c04"
// examples of bxj GPR
F3C08F00,"bxj r0"
F3C88F00,"bxj r8"
F3C68F00,"bxj r6"
F3C28F00,"bxj r2"
// examples of cdp PREG , NUM , CREG , CREG , CREG , NUM
EE002040,"cdp p0, #0, c2, c0, c0, #2"
EE080208,"cdp p2, #0, c0, c8, c8, #0"
EE010020,"cdp p0, #0, c0, c1, c0, #1"
EE240000,"cdp p0, #2, c0, c4, c0, #0"
// examples of cdp2 PREG , NUM , CREG , CREG , CREG , NUM
FE104200,"cdp2 p2, #1, c4, c0, c0, #0"
FE4A4004,"cdp2 p0, #4, c4, c10, c4, #0"
FE800041,"cdp2 p0, #8, c0, c0, c1, #2"
FE400304,"cdp2 p3, #4, c0, c0, c4, #0"
// examples of clrex
F3BF8F2F,"clrex"
// examples of clz GPR , GPR
FAB0F080,"clz r0, r0"
FAB8F280,"clz r2, r8"
FAB8F480,"clz r4, r8"
FAB0F280,"clz r2, r0"
// examples of cmn.w GPR , GPR
EB140F05,"cmn.w r4, r5"
EB108F00,"cmn.w r0, r0"
EB1A0F01,"cmn.w sl, r1"
EB1A0F00,"cmn.w sl, r0"
// examples of cmn.w GPR , GPR , SHIFT
EB100F38,"cmn.w r0, r8, rrx"
EB100F34,"cmn.w r0, r4, rrx"
EB100F30,"cmn.w r0, r0, rrx"
EB100F31,"cmn.w r0, r1, rrx"
// examples of cmn.w GPR , GPR , SHIFT NUM
EB120F11,"cmn.w r2, r1, lsr #32"
EB118F12,"cmn.w r1, r2, lsr #32"
EB12AF12,"cmn.w r2, r2, lsr #8"
EB101F54,"cmn.w r0, r4, lsr #5"
// examples of cmn.w GPR , NUM
F1110F44,"cmn.w r1, #0x44"
F1100F00,"cmn.w r0, #0"
F1122F90,"cmn.w r2, #-0x6fff7000"
F1130F40,"cmn.w r3, #0x40"
// examples of cmp.w GPR , GPR
EBB08F00,"cmp.w r0, r0"
EBB10F00,"cmp.w r1, r0"
EBB08F04,"cmp.w r0, r4"
EBB20F02,"cmp.w r2, r2"
// examples of cmp.w GPR , GPR , SHIFT
EBB48F38,"cmp.w r4, r8, rrx"
EBB80F30,"cmp.w r8, r0, rrx"
EBB08F30,"cmp.w r0, r0, rrx"
EBB40F34,"cmp.w r4, r4, rrx"
// examples of cmp.w GPR , GPR , SHIFT NUM
EBBC0F10,"cmp.w ip, r0, lsr #32"
EBB00FD4,"cmp.w r0, r4, lsr #3"
EBB00F17,"cmp.w r0, r7, lsr #32"
EBB08F41,"cmp.w r0, r1, lsl #1"
// examples of cmp.w GPR , NUM
F1B10F10,"cmp.w r1, #0x10"
F1B44F01,"cmp.w r4, #-0x7f000000"
F1B00F20,"cmp.w r0, #0x20"
F5B04F02,"cmp.w r0, #0x8200"
// examples of cps NUM
F3AF8180,"cps #0"
F3AF8122,"cps #2"
F3AF8190,"cps #0x10"
F3AF812E,"cps #0xe"
// examples of cpsid IRQ , NUM
F3AF8790,"cpsid a, #0x10"
F3AF870A,"cpsid none, #0xa"
F3AF8711,"cpsid none, #0x11"
F3AF8708,"cpsid none, #8"
// examples of cpsid.w IRQ
F3AF8680,"cpsid.w a"
F3AF8600,"cpsid.w none"
F3AF8620,"cpsid.w f"
F3AF86C0,"cpsid.w ai"
// examples of cpsie IRQ , NUM
F3AF851A,"cpsie none, #0x1a"
F3AF8500,"cpsie none, #0"
F3AF8502,"cpsie none, #2"
F3AF8580,"cpsie a, #0"
// examples of cpsie.w IRQ
F3AF8440,"cpsie.w i"
F3AF8400,"cpsie.w none"
F3AF8480,"cpsie.w a"
F3AF8420,"cpsie.w f"
// examples of dbg NUM
F3AF80F4,"dbg #4"
F3AF80F0,"dbg #0"
F3AF80F8,"dbg #8"
F3AF80FC,"dbg #0xc"
// examples of dmb NUM
F3BF8F58,"dmb #0x8"
F3BF8F50,"dmb #0x0"
F3BF8F5C,"dmb #0xc"
F3BF8F51,"dmb #0x1"
// examples of dmb OPT
F3BF8F52,"dmb oshst"
F3BF8F56,"dmb nshst"
F3BF8F5A,"dmb ishst"
F3BF8F53,"dmb osh"
// examples of dsb NUM
F3BF8F40,"dsb #0x0"
F3BF8F41,"dsb #0x1"
F3BF8F44,"dsb #0x4"
F3BF8F48,"dsb #0x8"
// examples of dsb OPT
F3BF8F42,"dsb oshst"
F3BF8F46,"dsb nshst"
F3BF8F4B,"dsb ish"
F3BF8F4A,"dsb ishst"
// examples of eor GPR , GPR , NUM
F0880020,"eor r0, r8, #0x20"
F082014A,"eor r1, r2, #0x4a"
F0800A04,"eor sl, r0, #4"
F0803154,"eor r1, r0, #0x54545454"
// examples of eor.w GPR , GPR , GPR
EA858000,"eor.w r0, r5, r0"
EA8C0002,"eor.w r0, ip, r2"
EA800000,"eor.w r0, r0, r0"
EA890000,"eor.w r0, sb, r0"
// examples of eor.w GPR , GPR , GPR , SHIFT
EA808135,"eor.w r1, r0, r5, rrx"
EA800030,"eor.w r0, r0, r0, rrx"
EA800230,"eor.w r2, r0, r0, rrx"
EA810438,"eor.w r4, r1, r8, rrx"
// examples of eor.w GPR , GPR , GPR , SHIFT NUM
EA820023,"eor.w r0, r2, r3, asr #32"
EA8400D2,"eor.w r0, r4, r2, lsr #3"
EA810212,"eor.w r2, r1, r2, lsr #32"
EA808420,"eor.w r4, r0, r0, asr #32"
// examples of eors GPR , GPR
40541400,"eors r4, r2"
40580810,"eors r0, r3"
40550028,"eors r5, r2"
40511082,"eors r1, r2"
// examples of eors GPR , GPR , NUM
F0900444,"eors r4, r0, #0x44"
F09C1028,"eors r0, ip, #0x280028"
F4980400,"eors r4, r8, #0x800000"
F0914280,"eors r2, r1, #0x40000000"
// examples of eors.w GPR , GPR , GPR
EA900200,"eors.w r2, r0, r0"
EA900808,"eors.w r8, r0, r8"
EA900400,"eors.w r4, r0, r0"
EA980001,"eors.w r0, r8, r1"
// examples of eors.w GPR , GPR , GPR , SHIFT
EA9F0034,"eors.w r0, pc, r4, rrx"
EA928930,"eors.w sb, r2, r0, rrx"
EA908230,"eors.w r2, r0, r0, rrx"
EA9A0034,"eors.w r0, sl, r4, rrx"
// examples of eors.w GPR , GPR , GPR , SHIFT NUM
EA906010,"eors.w r0, r0, r0, lsr #24"
EA940014,"eors.w r0, r4, r4, lsr #32"
EA921590,"eors.w r5, r2, r0, lsr #6"
EA900082,"eors.w r0, r0, r2, lsl #2"
// examples of fldmdbx GPR ! , RLIST
ED310B09,"fldmdbx r1!, {d0, d1, d2, d3}"
ED310B29,"fldmdbx r1!, {d0, d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15}"
ED300B05,"fldmdbx r0!, {d0, d1}"
ED302B01,"fldmdbx r0!, {d2}"
// examples of fldmiax GPR ! , RLIST
ECB0CB01,"fldmiax r0!, {d12}"
ECB00B13,"fldmiax r0!, {d0, d1, d2, d3, d4, d5, d6, d7, d8}"
ECB28B83,"fldmiax r2!, {d8, d9, d10, d11, d12, d13, d14, d15, d16, d17, d18, d19, d20, d21, d22, d23}"
ECB12B01,"fldmiax r1!, {d2}"
// examples of fldmiax GPR , RLIST
EC985B01,"fldmiax r8, {d5}"
EC904B29,"fldmiax r0, {d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15, d16, d17, d18, d19}"
EC984B4D,"fldmiax r8, {d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15, d16, d17, d18, d19}"
EC942B83,"fldmiax r4, {d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15, d16, d17}"
// examples of fstmdbx GPR ! , RLIST
ED22AB01,"fstmdbx r2!, {d10}"
ED202B41,"fstmdbx r0!, {d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15, d16, d17}"
ED244B01,"fstmdbx r4!, {d4}"
ED20CB55,"fstmdbx r0!, {d12, d13, d14, d15, d16, d17, d18, d19, d20, d21, d22, d23, d24, d25, d26, d27}"
// examples of fstmiax GPR ! , RLIST
ECA01B01,"fstmiax r0!, {d1}"
ECA41B45,"fstmiax r4!, {d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15, d16}"
ECA12B01,"fstmiax r1!, {d2}"
ECA08B31,"fstmiax r0!, {d8, d9, d10, d11, d12, d13, d14, d15, d16, d17, d18, d19, d20, d21, d22, d23}"
// examples of fstmiax GPR , RLIST
EC8A3B01,"fstmiax sl, {d3}"
EC812B21,"fstmiax r1, {d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15, d16, d17}"
EC800B11,"fstmiax r0, {d0, d1, d2, d3, d4, d5, d6, d7}"
EC880B85,"fstmiax r8, {d0, d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15}"
// examples of hint.w NUM
F3AF8005,"hint.w #5"
F3AF8084,"hint.w #0x84"
F3AF8081,"hint.w #0x81"
F3AF8006,"hint.w #6"
// examples of isb NUM
F3BF8F60,"isb #0x0"
F3BF8F64,"isb #0x4"
F3BF8F62,"isb #0x2"
F3BF8F68,"isb #0x8"
// examples of isb OPT
F3BF8F6F,"isb sy"
// examples of ldc PREG , CREG , [ GPR , NUM ]
ED184009,"ldc p0, c4, [r8, #-0x24]"
ED110805,"ldc p8, c0, [r1, #-0x14]"
ED910070,"ldc p0, c0, [r1, #0x1c0]"
ED110D00,"ldc p13, c0, [r1, #-0]"
// examples of ldc PREG , CREG , [ GPR , NUM ] !
EDB04041,"ldc p0, c4, [r0, #0x104]!"
ED394000,"ldc p0, c4, [sb, #-0]!"
ED320110,"ldc p1, c0, [r2, #-0x40]!"
ED300C40,"ldc p12, c0, [r0, #-0x100]!"
// examples of ldc PREG , CREG , [ GPR ]
ED940000,"ldc p0, c0, [r4]"
ED905000,"ldc p0, c5, [r0]"
ED94C000,"ldc p0, c12, [r4]"
ED991000,"ldc p0, c1, [sb]"
// examples of ldc PREG , CREG , [ GPR ] , NUM
EC348004,"ldc p0, c8, [r4], #-0x10"
EC366000,"ldc p0, c6, [r6], #-0"
EC321624,"ldc p6, c1, [r2], #-0x90"
EC36A040,"ldc p0, c10, [r6], #-0x100"
// examples of ldc PREG , CREG , [ GPR ] , RLIST
EC900200,"ldc p2, c0, [r0], {0}"
EC988065,"ldc p0, c8, [r8], {0x65}"
EC900049,"ldc p0, c0, [r0], {0x49}"
EC921808,"ldc p8, c1, [r2], {8}"
// examples of ldc2 PREG , CREG , [ GPR , NUM ]
FD140408,"ldc2 p4, c0, [r4, #-0x20]"
FD190440,"ldc2 p4, c0, [sb, #-0x100]"
FD180326,"ldc2 p3, c0, [r8, #-0x98]"
FD101120,"ldc2 p1, c1, [r0, #-0x80]"
// examples of ldc2 PREG , CREG , [ GPR , NUM ] !
FD310062,"ldc2 p0, c0, [r1, #-0x188]!"
FDB02440,"ldc2 p4, c2, [r0, #0x100]!"
FD300400,"ldc2 p4, c0, [r0, #-0]!"
FD300962,"ldc2 p9, c0, [r0, #-0x188]!"
// examples of ldc2 PREG , CREG , [ GPR ]
FD9C1200,"ldc2 p2, c1, [ip]"
FD900400,"ldc2 p4, c0, [r0]"
FD900C00,"ldc2 p12, c0, [r0]"
FD920400,"ldc2 p4, c0, [r2]"
// examples of ldc2 PREG , CREG , [ GPR ] , NUM
FC340A20,"ldc2 p10, c0, [r4], #-0x80"
FC383008,"ldc2 p0, c3, [r8], #-0x20"
FC325012,"ldc2 p0, c5, [r2], #-0x48"
FC310100,"ldc2 p1, c0, [r1], #-0"
// examples of ldc2 PREG , CREG , [ GPR ] , RLIST
FC930010,"ldc2 p0, c0, [r3], {0x10}"
FC980020,"ldc2 p0, c0, [r8], {0x20}"
FC980008,"ldc2 p0, c0, [r8], {8}"
FC950100,"ldc2 p1, c0, [r5], {0}"
// examples of ldc2l PREG , CREG , [ GPR , NUM ]
FD500C0C,"ldc2l p12, c0, [r0, #-0x30]"
FD502204,"ldc2l p2, c2, [r0, #-0x10]"
FD514600,"ldc2l p6, c4, [r1, #-0]"
FD5008C0,"ldc2l p8, c0, [r0, #-0x300]"
// examples of ldc2l PREG , CREG , [ GPR , NUM ] !
FD700491,"ldc2l p4, c0, [r0, #-0x244]!"
FD780102,"ldc2l p1, c0, [r8, #-8]!"
FD700A00,"ldc2l p10, c0, [r0, #-0]!"
FD710038,"ldc2l p0, c0, [r1, #-0xe0]!"
// examples of ldc2l PREG , CREG , [ GPR ]
FDD40000,"ldc2l p0, c0, [r4]"
FDD60400,"ldc2l p4, c0, [r6]"
FDD00900,"ldc2l p9, c0, [r0]"
FDD00E00,"ldc2l p14, c0, [r0]"
// examples of ldc2l PREG , CREG , [ GPR ] , NUM
FC7040A0,"ldc2l p0, c4, [r0], #-0x280"
FC700312,"ldc2l p3, c0, [r0], #-0x48"
FC700101,"ldc2l p1, c0, [r0], #-4"
FC720401,"ldc2l p4, c0, [r2], #-4"
// examples of ldc2l PREG , CREG , [ GPR ] , RLIST
FCD4C210,"ldc2l p2, c12, [r4], {0x10}"
FCD84050,"ldc2l p0, c4, [r8], {0x50}"
FCD20084,"ldc2l p0, c0, [r2], {0x84}"
FCD40428,"ldc2l p4, c0, [r4], {0x28}"
// examples of ldcl PREG , CREG , [ GPR , NUM ]
EDD41048,"ldcl p0, c1, [r4, #0x120]"
ED513900,"ldcl p9, c3, [r1, #-0]"
ED581C02,"ldcl p12, c1, [r8, #-8]"
ED504080,"ldcl p0, c4, [r0, #-0x200]"
// examples of ldcl PREG , CREG , [ GPR , NUM ] !
ED734030,"ldcl p0, c4, [r3, #-0xc0]!"
ED702016,"ldcl p0, c2, [r0, #-0x58]!"
ED781100,"ldcl p1, c1, [r8, #-0]!"
ED708800,"ldcl p8, c8, [r0, #-0]!"
// examples of ldcl PREG , CREG , [ GPR ]
EDD22000,"ldcl p0, c2, [r2]"
EDD80800,"ldcl p8, c0, [r8]"
EDD60200,"ldcl p2, c0, [r6]"
EDD08800,"ldcl p8, c8, [r0]"
// examples of ldcl PREG , CREG , [ GPR ] , NUM
EC7804A0,"ldcl p4, c0, [r8], #-0x280"
EC744004,"ldcl p0, c4, [r4], #-0x10"
EC711008,"ldcl p0, c1, [r1], #-0x20"
EC7B10A0,"ldcl p0, c1, [fp], #-0x280"
// examples of ldcl PREG , CREG , [ GPR ] , RLIST
ECD24501,"ldcl p5, c4, [r2], {1}"
ECD02252,"ldcl p2, c2, [r0], {0x52}"
ECD28008,"ldcl p0, c8, [r2], {8}"
ECD04010,"ldcl p0, c4, [r0], {0x10}"
// examples of ldm.w GPR ! , RLIST
E8B08110,"ldm.w r0!, {r4, r8, pc}"
E8B00524,"ldm.w r0!, {r2, r5, r8, sl}"
E8B0D102,"ldm.w r0!, {r1, r8, ip, lr, pc}"
E8B03141,"ldm.w r0!, {r0, r6, r8, ip, sp}"
// examples of ldm.w GPR , RLIST
E89600A0,"ldm.w r6, {r5, r7}"
E8908311,"ldm.w r0, {r0, r4, r8, sb, pc}"
E8900990,"ldm.w r0, {r4, r7, r8, fp}"
E8912540,"ldm.w r1, {r6, r8, sl, sp}"
// examples of ldmdb GPR ! , RLIST
E9322124,"ldmdb r2!, {r2, r5, r8, sp}"
E9300518,"ldmdb r0!, {r3, r4, r8, sl}"
E9308108,"ldmdb r0!, {r3, r8, pc}"
E93A0104,"ldmdb sl!, {r2, r8}"
// examples of ldmdb GPR , RLIST
E9106900,"ldmdb r0, {r8, fp, sp, lr}"
E9100915,"ldmdb r0, {r0, r2, r4, r8, fp}"
E9109700,"ldmdb r0, {r8, sb, sl, ip, pc}"
E9149304,"ldmdb r4, {r2, r8, sb, ip, pc}"
// examples of ldr GPR , [ GPR , GPR ]
58600118,"ldr r0, [r4, r1]"
58510B32,"ldr r1, [r2, r1]"
58722F40,"ldr r2, [r6, r1]"
59112904,"ldr r1, [r2, r4]"
// examples of ldr GPR , [ GPR , NUM ]
98180C10,"ldr r0, [sp, #0x60]"
68700D02,"ldr r0, [r6, #4]"
68920C40,"ldr r2, [r2, #8]"
9840DC00,"ldr r0, [sp, #0x100]"
// examples of ldr GPR , [ GPR , NUM ] !
F8520F50,"ldr r0, [r2, #0x50]!"
F8503D80,"ldr r3, [r0, #-0x80]!"
F8585D10,"ldr r5, [r8, #-0x10]!"
F8500D04,"ldr r0, [r0, #-0x4]!"
// examples of ldr GPR , [ GPR ]
68120930,"ldr r2, [r2]"
68104990,"ldr r0, [r2]"
68300907,"ldr r0, [r6]"
68006B50,"ldr r0, [r0]"
// examples of ldr GPR , [ GPR ] , NUM
F8514910,"ldr r4, [r1], #-0x10"
F8500924,"ldr r0, [r0], #-0x24"
F8540914,"ldr r0, [r4], #-0x14"
F85A0906,"ldr r0, [sl], #-6"
// examples of ldr.w GPR , [ GPR , GPR , SHIFT NUM ]
F8500031,"ldr.w r0, [r0, r1, lsl #3]"
F8500018,"ldr.w r0, [r0, r8, lsl #1]"
F851C01A,"ldr.w ip, [r1, sl, lsl #1]"
F850A010,"ldr.w sl, [r0, r0, lsl #1]"
// examples of ldr.w GPR , [ GPR , GPR ]
F8560000,"ldr.w r0, [r6, r0]"
F8528001,"ldr.w r8, [r2, r1]"
F8500004,"ldr.w r0, [r0, r4]"
F8504000,"ldr.w r4, [r0, r0]"
// examples of ldr.w GPR , [ GPR , NUM ]
F8D06441,"ldr.w r6, [r0, #0x441]"
F8D00189,"ldr.w r0, [r0, #0x189]"
F8D012C1,"ldr.w r1, [r0, #0x2c1]"
F8D29023,"ldr.w sb, [r2, #0x23]"
// examples of ldr.w GPR , [ GPR ]
F8D40000,"ldr.w r0, [r4]"
F8D20000,"ldr.w r0, [r2]"
F8D00000,"ldr.w r0, [r0]"
F8D48000,"ldr.w r8, [r4]"
// examples of ldrb GPR , [ GPR , GPR ]
5C003B40,"ldrb r0, [r0, r0]"
5D202120,"ldrb r0, [r4, r4]"
5C908182,"ldrb r0, [r2, r2]"
5C10B928,"ldrb r0, [r2, r0]"
// examples of ldrb GPR , [ GPR , NUM ]
7E900E00,"ldrb r0, [r2, #0x1a]"
78404C20,"ldrb r0, [r0, #1]"
7A000408,"ldrb r0, [r0, #8]"
79188C03,"ldrb r0, [r3, #4]"
// examples of ldrb GPR , [ GPR , NUM ] !
F8104DC0,"ldrb r4, [r0, #-0xc0]!"
F8128D10,"ldrb r8, [r2, #-0x10]!"
F8120D42,"ldrb r0, [r2, #-0x42]!"
F8100D38,"ldrb r0, [r0, #-0x38]!"
// examples of ldrb GPR , [ GPR ]
78308904,"ldrb r0, [r6]"
78020800,"ldrb r2, [r0]"
78103940,"ldrb r0, [r2]"
781C2880,"ldrb r4, [r3]"
// examples of ldrb GPR , [ GPR ] , NUM
F8105905,"ldrb r5, [r0], #-5"
F8110B00,"ldrb r0, [r1], #0"
F810A940,"ldrb sl, [r0], #-0x40"
F8100980,"ldrb r0, [r0], #-0x80"
// examples of ldrb.w GPR , [ GPR , GPR , SHIFT NUM ]
F8100010,"ldrb.w r0, [r0, r0, lsl #1]"
F8168030,"ldrb.w r8, [r6, r0, lsl #3]"
F8120014,"ldrb.w r0, [r2, r4, lsl #1]"
F8102030,"ldrb.w r2, [r0, r0, lsl #3]"
// examples of ldrb.w GPR , [ GPR , GPR ]
F8100005,"ldrb.w r0, [r0, r5]"
F8140002,"ldrb.w r0, [r4, r2]"
F8101000,"ldrb.w r1, [r0, r0]"
F81B2000,"ldrb.w r2, [fp, r0]"
// examples of ldrb.w GPR , [ GPR , NUM ]
F8940045,"ldrb.w r0, [r4, #0x45]"
F8980841,"ldrb.w r0, [r8, #0x841]"
F8950021,"ldrb.w r0, [r5, #0x21]"
F89A0101,"ldrb.w r0, [sl, #0x101]"
// examples of ldrb.w GPR , [ GPR ]
F8944000,"ldrb.w r4, [r4]"
F894C000,"ldrb.w ip, [r4]"
F8903000,"ldrb.w r3, [r0]"
F8910000,"ldrb.w r0, [r1]"
// examples of ldrbt GPR , [ GPR , NUM ]
F8136E10,"ldrbt r6, [r3, #0x10]"
F811CE02,"ldrbt ip, [r1, #2]"
F8104E01,"ldrbt r4, [r0, #1]"
F8105E82,"ldrbt r5, [r0, #0x82]"
// examples of ldrbt GPR , [ GPR ]
F8106E00,"ldrbt r6, [r0]"
F8100E00,"ldrbt r0, [r0]"
F8141E00,"ldrbt r1, [r4]"
F8102E00,"ldrbt r2, [r0]"
// examples of ldrd GPR , GPR , [ GPR , NUM ]
E9D00801,"ldrd r0, r8, [r0, #4]"
E9506082,"ldrd r6, r0, [r0, #-0x208]"
E9D24204,"ldrd r4, r2, [r2, #0x10]"
E9505802,"ldrd r5, r8, [r0, #-0x8]"
// examples of ldrd GPR , GPR , [ GPR , NUM ] !
E9780421,"ldrd r0, r4, [r8, #-0x84]!"
E9780488,"ldrd r0, r4, [r8, #-0x220]!"
E9700044,"ldrd r0, r0, [r0, #-0x110]!"
E9791820,"ldrd r1, r8, [sb, #-0x80]!"
// examples of ldrd GPR , GPR , [ GPR ]
E9D90000,"ldrd r0, r0, [sb]"
E9D82000,"ldrd r2, r0, [r8]"
E9D11200,"ldrd r1, r2, [r1]"
E9D00000,"ldrd r0, r0, [r0]"
// examples of ldrd GPR , GPR , [ GPR ] , NUM
E8702480,"ldrd r2, r4, [r0], #-0x200"
E8702002,"ldrd r2, r0, [r0], #-8"
E8F21502,"ldrd r1, r5, [r2], #8"
E8710301,"ldrd r0, r3, [r1], #-4"
// examples of ldrex GPR , [ GPR , NUM ]
E8520F33,"ldrex r0, [r2, #0xcc]"
E8512F09,"ldrex r2, [r1, #0x24]"
E8554F05,"ldrex r4, [r5, #0x14]"
E8500F07,"ldrex r0, [r0, #0x1c]"
// examples of ldrex GPR , [ GPR ]
E8514F00,"ldrex r4, [r1]"
E8580F00,"ldrex r0, [r8]"
E8510F00,"ldrex r0, [r1]"
E8501F00,"ldrex r1, [r0]"
// examples of ldrexb GPR , [ GPR ]
E8D02F4F,"ldrexb r2, [r0]"
E8D84F4F,"ldrexb r4, [r8]"
E8D00F4F,"ldrexb r0, [r0]"
E8D34F4F,"ldrexb r4, [r3]"
// examples of ldrexd GPR , GPR , [ GPR ]
E8D0847F,"ldrexd r8, r4, [r0]"
E8D0047F,"ldrexd r0, r4, [r0]"
E8D6187F,"ldrexd r1, r8, [r6]"
E8D4017F,"ldrexd r0, r1, [r4]"
// examples of ldrexh GPR , [ GPR ]
E8D88F5F,"ldrexh r8, [r8]"
E8D50F5F,"ldrexh r0, [r5]"
E8D0CF5F,"ldrexh ip, [r0]"
E8D40F5F,"ldrexh r0, [r4]"
// examples of ldrh GPR , [ GPR , GPR ]
5A320B16,"ldrh r2, [r6, r0]"
5A1819A4,"ldrh r0, [r3, r0]"
5A760920,"ldrh r6, [r6, r1]"
5B30A900,"ldrh r0, [r6, r4]"
// examples of ldrh GPR , [ GPR , NUM ]
F83C2C50,"ldrh r2, [ip, #-0x50]"
F8300C43,"ldrh r0, [r0, #-0x43]"
F83A1C05,"ldrh r1, [sl, #-0x5]"
F8316C06,"ldrh r6, [r1, #-0x6]"
// examples of ldrh GPR , [ GPR , NUM ] !
F8330D00,"ldrh r0, [r3, #-0x0]!"
F8381F41,"ldrh r1, [r8, #0x41]!"
F8340D04,"ldrh r0, [r4, #-0x4]!"
F8300D79,"ldrh r0, [r0, #-0x79]!"
// examples of ldrh GPR , [ GPR ]
88303901,"ldrh r0, [r6]"
88110910,"ldrh r1, [r2]"
88000540,"ldrh r0, [r0]"
88394B00,"ldrh r1, [r7]"
// examples of ldrh GPR , [ GPR ] , NUM
F8304982,"ldrh r4, [r0], #-0x82"
F8302980,"ldrh r2, [r0], #-0x80"
F8300980,"ldrh r0, [r0], #-0x80"
F83C4920,"ldrh r4, [ip], #-0x20"
// examples of ldrh.w GPR , [ GPR , GPR , SHIFT NUM ]
F834001C,"ldrh.w r0, [r4, ip, lsl #1]"
F830101C,"ldrh.w r1, [r0, ip, lsl #1]"
F8308010,"ldrh.w r8, [r0, r0, lsl #1]"
F8304012,"ldrh.w r4, [r0, r2, lsl #1]"
// examples of ldrh.w GPR , [ GPR , GPR ]
F8320000,"ldrh.w r0, [r2, r0]"
F8320005,"ldrh.w r0, [r2, r5]"
F8300000,"ldrh.w r0, [r0, r0]"
F8320004,"ldrh.w r0, [r2, r4]"
// examples of ldrh.w GPR , [ GPR , NUM ]
F8B80C10,"ldrh.w r0, [r8, #0xc10]"
F8B70409,"ldrh.w r0, [r7, #0x409]"
F8B04002,"ldrh.w r4, [r0, #2]"
F8B50611,"ldrh.w r0, [r5, #0x611]"
// examples of ldrh.w GPR , [ GPR ]
F8B08000,"ldrh.w r8, [r0]"
F8B05000,"ldrh.w r5, [r0]"
F8B04000,"ldrh.w r4, [r0]"
F8B00000,"ldrh.w r0, [r0]"
// examples of ldrht GPR , [ GPR , NUM ]
F8308E42,"ldrht r8, [r0, #0x42]"
F8380E01,"ldrht r0, [r8, #1]"
F8380E09,"ldrht r0, [r8, #9]"
F8300E13,"ldrht r0, [r0, #0x13]"
// examples of ldrht GPR , [ GPR ]
F8301E00,"ldrht r1, [r0]"
F8330E00,"ldrht r0, [r3]"
F83C0E00,"ldrht r0, [ip]"
F8304E00,"ldrht r4, [r0]"
// examples of ldrsb GPR , [ GPR , GPR ]
57106981,"ldrsb r0, [r2, r4]"
56110D10,"ldrsb r1, [r2, r0]"
57120952,"ldrsb r2, [r2, r4]"
56700902,"ldrsb r0, [r6, r1]"
// examples of ldrsb GPR , [ GPR , NUM ]
F91E0C80,"ldrsb r0, [lr, #-0x80]"
F9120C0C,"ldrsb r0, [r2, #-0xc]"
F9100C98,"ldrsb r0, [r0, #-0x98]"
F91A0C00,"ldrsb r0, [sl, #-0x0]"
// examples of ldrsb GPR , [ GPR , NUM ] !
F9100D09,"ldrsb r0, [r0, #-0x9]!"
F9100D05,"ldrsb r0, [r0, #-0x5]!"
F9100DC1,"ldrsb r0, [r0, #-0xc1]!"
F9128D04,"ldrsb r8, [r2, #-0x4]!"
// examples of ldrsb GPR , [ GPR ] , NUM
F9100B81,"ldrsb r0, [r0], #0x81"
F9144B11,"ldrsb r4, [r4], #0x11"
F9131900,"ldrsb r1, [r3], #-0"
F9110901,"ldrsb r0, [r1], #-1"
// examples of ldrsb.w GPR , [ GPR , GPR , SHIFT NUM ]
F910401C,"ldrsb.w r4, [r0, ip, lsl #1]"
F9100010,"ldrsb.w r0, [r0, r0, lsl #1]"
F9108012,"ldrsb.w r8, [r0, r2, lsl #1]"
F9110013,"ldrsb.w r0, [r1, r3, lsl #1]"
// examples of ldrsb.w GPR , [ GPR , GPR ]
F9100001,"ldrsb.w r0, [r0, r1]"
F9128000,"ldrsb.w r8, [r2, r0]"
F9102000,"ldrsb.w r2, [r0, r0]"
F9101005,"ldrsb.w r1, [r0, r5]"
// examples of ldrsb.w GPR , [ GPR , NUM ]
F9904802,"ldrsb.w r4, [r0, #0x802]"
F9952219,"ldrsb.w r2, [r5, #0x219]"
F99001C1,"ldrsb.w r0, [r0, #0x1c1]"
F9904461,"ldrsb.w r4, [r0, #0x461]"
// examples of ldrsb.w GPR , [ GPR ]
F9900000,"ldrsb.w r0, [r0]"
F9948000,"ldrsb.w r8, [r4]"
F9944000,"ldrsb.w r4, [r4]"
F9990000,"ldrsb.w r0, [sb]"
// examples of ldrsbt GPR , [ GPR , NUM ]
F9104E81,"ldrsbt r4, [r0, #0x81]"
F9102E01,"ldrsbt r2, [r0, #1]"
F9101E11,"ldrsbt r1, [r0, #0x11]"
F9110E09,"ldrsbt r0, [r1, #9]"
// examples of ldrsbt GPR , [ GPR ]
F9110E00,"ldrsbt r0, [r1]"
F91A2E00,"ldrsbt r2, [sl]"
F9108E00,"ldrsbt r8, [r0]"
F9100E00,"ldrsbt r0, [r0]"
// examples of ldrsh GPR , [ GPR , GPR ]
5F500590,"ldrsh r0, [r2, r5]"
5E308932,"ldrsh r0, [r6, r0]"
5F308912,"ldrsh r0, [r6, r4]"
5F2889A8,"ldrsh r0, [r5, r4]"
// examples of ldrsh GPR , [ GPR , NUM ]
F9300C80,"ldrsh r0, [r0, #-0x80]"
F9380C00,"ldrsh r0, [r8, #-0x0]"
F9320C44,"ldrsh r0, [r2, #-0x44]"
F93A0C60,"ldrsh r0, [sl, #-0x60]"
// examples of ldrsh GPR , [ GPR , NUM ] !
F9300D40,"ldrsh r0, [r0, #-0x40]!"
F9300F40,"ldrsh r0, [r0, #0x40]!"
F93E0D40,"ldrsh r0, [lr, #-0x40]!"
F9339D00,"ldrsh sb, [r3, #-0x0]!"
// examples of ldrsh GPR , [ GPR ] , NUM
F9360940,"ldrsh r0, [r6], #-0x40"
F934490C,"ldrsh r4, [r4], #-0xc"
F9300990,"ldrsh r0, [r0], #-0x90"
F9300920,"ldrsh r0, [r0], #-0x20"
// examples of ldrsh.w GPR , [ GPR , GPR , SHIFT NUM ]
F9300011,"ldrsh.w r0, [r0, r1, lsl #1]"
F9347010,"ldrsh.w r7, [r4, r0, lsl #1]"
F931101C,"ldrsh.w r1, [r1, ip, lsl #1]"
F9300018,"ldrsh.w r0, [r0, r8, lsl #1]"
// examples of ldrsh.w GPR , [ GPR , GPR ]
F9300000,"ldrsh.w r0, [r0, r0]"
F9300002,"ldrsh.w r0, [r0, r2]"
F9300008,"ldrsh.w r0, [r0, r8]"
F9320003,"ldrsh.w r0, [r2, r3]"
// examples of ldrsh.w GPR , [ GPR , NUM ]
F9B80011,"ldrsh.w r0, [r8, #0x11]"
F9B00925,"ldrsh.w r0, [r0, #0x925]"
F9B12825,"ldrsh.w r2, [r1, #0x825]"
F9B60501,"ldrsh.w r0, [r6, #0x501]"
// examples of ldrsh.w GPR , [ GPR ]
F9B0A000,"ldrsh.w sl, [r0]"
F9B02000,"ldrsh.w r2, [r0]"
F9B00000,"ldrsh.w r0, [r0]"
F9B04000,"ldrsh.w r4, [r0]"
// examples of ldrsht GPR , [ GPR , NUM ]
F9321E01,"ldrsht r1, [r2, #1]"
F9300E13,"ldrsht r0, [r0, #0x13]"
F93A0EA1,"ldrsht r0, [sl, #0xa1]"
F9340E33,"ldrsht r0, [r4, #0x33]"
// examples of ldrsht GPR , [ GPR ]
F9308E00,"ldrsht r8, [r0]"
F9310E00,"ldrsht r0, [r1]"
F9304E00,"ldrsht r4, [r0]"
F9340E00,"ldrsht r0, [r4]"
// examples of ldrt GPR , [ GPR , NUM ]
F8501E40,"ldrt r1, [r0, #0x40]"
F8522E01,"ldrt r2, [r2, #1]"
F8520E89,"ldrt r0, [r2, #0x89]"
F8510E01,"ldrt r0, [r1, #1]"
// examples of ldrt GPR , [ GPR ]
F8541E00,"ldrt r1, [r4]"
F85E1E00,"ldrt r1, [lr]"
F85A3E00,"ldrt r3, [sl]"
F8590E00,"ldrt r0, [sb]"
// examples of lsl.w GPR , GPR , GPR
FA0BF101,"lsl.w r1, fp, r1"
FA0CF000,"lsl.w r0, ip, r0"
FA0FF008,"lsl.w r0, pc, r8"
FA0DF400,"lsl.w r4, sp, r0"
// examples of lsl.w GPR , GPR , NUM
EA4F1441,"lsl.w r4, r1, #5"
EA4F5405,"lsl.w r4, r5, #0x14"
EA4F0140,"lsl.w r1, r0, #1"
EA4F3880,"lsl.w r8, r0, #0xe"
// examples of lsls.w GPR , GPR , GPR
FA1FF000,"lsls.w r0, pc, r0"
FA1DF102,"lsls.w r1, sp, r2"
FA1FF004,"lsls.w r0, pc, r4"
FA1FF900,"lsls.w sb, pc, r0"
// examples of lsls.w GPR , GPR , NUM
EA5FD040,"lsls.w r0, r0, #0x15"
EA5F9880,"lsls.w r8, r0, #6"
EA5F9000,"lsls.w r0, r0, #4"
EA5F1109,"lsls.w r1, sb, #4"
// examples of lsr.w GPR , GPR , GPR
FA20F100,"lsr.w r1, r0, r0"
FA20F008,"lsr.w r0, r0, r8"
FA29FC00,"lsr.w ip, sb, r0"
FA23F304,"lsr.w r3, r3, r4"
// examples of lsrs.w GPR , GPR , GPR
FA3CF008,"lsrs.w r0, ip, r8"
FA3CF004,"lsrs.w r0, ip, r4"
FA34F10A,"lsrs.w r1, r4, sl"
FA31F001,"lsrs.w r0, r1, r1"
// examples of mcr PREG , NUM , GPR , CREG , CREG , NUM
EE004214,"mcr p2, #0, r4, c0, c4, #0"
EE020990,"mcr p9, #0, r0, c2, c0, #4"
EE2B2012,"mcr p0, #1, r2, c11, c2, #0"
EE090890,"mcr p8, #0, r0, c9, c0, #4"
// examples of mcr2 PREG , NUM , GPR , CREG , CREG , NUM
FE806018,"mcr2 p0, #4, r6, c0, c8, #0"
FE802C10,"mcr2 p12, #4, r2, c0, c0, #0"
FE084212,"mcr2 p2, #0, r4, c8, c2, #0"
FE434010,"mcr2 p0, #2, r4, c3, c0, #0"
// examples of mcrr PREG , NUM , GPR , GPR , CREG
EC40A4A8,"mcrr p4, #0xa, sl, r0, c8"
EC450030,"mcrr p0, #3, r0, r5, c0"
EC486010,"mcrr p0, #1, r6, r8, c0"
EC425100,"mcrr p1, #0, r5, r2, c0"
// examples of mcrr2 PREG , NUM , GPR , GPR , CREG
FC400504,"mcrr2 p5, #0, r0, r0, c4"
FC402181,"mcrr2 p1, #8, r2, r0, c1"
FC422900,"mcrr2 p9, #0, r2, r2, c0"
FC400300,"mcrr2 p3, #0, r0, r0, c0"
// examples of mla GPR , GPR , GPR , GPR
FB010402,"mla r4, r1, r2, r0"
FB0A1800,"mla r8, sl, r0, r1"
FB040004,"mla r0, r4, r4, r0"
FB000800,"mla r8, r0, r0, r0"
// examples of mls GPR , GPR , GPR , GPR
FB00201A,"mls r0, r0, sl, r2"
FB030010,"mls r0, r3, r0, r0"
FB000010,"mls r0, r0, r0, r0"
FB020018,"mls r0, r2, r8, r0"
// examples of mov.w GPR , GPR
EA4F0901,"mov.w sb, r1"
EA4F0102,"mov.w r1, r2"
EA4F8200,"mov.w r2, r0"
EA4F0004,"mov.w r0, r4"
// examples of mov.w GPR , NUM
F04F0014,"mov.w r0, #0x14"
F04F2400,"mov.w r4, #0"
F04F0100,"mov.w r1, #0"
F44F2220,"mov.w r2, #0xa0000"
// examples of movs.w GPR , GPR
EA5F0204,"movs.w r2, r4"
EA5F0100,"movs.w r1, r0"
EA5F0004,"movs.w r0, r4"
EA5F0408,"movs.w r4, r8"
// examples of movs.w GPR , NUM
F05F0061,"movs.w r0, #0x61"
F05F00A0,"movs.w r0, #0xa0"
F05F1228,"movs.w r2, #0x280028"
F05F0081,"movs.w r0, #0x81"
// examples of movt GPR , NUM
F2C40200,"movt r2, #0x4000"
F6C40003,"movt r0, #0x4803"
F2C00212,"movt r2, #0x12"
F2C00080,"movt r0, #0x80"
// examples of movw GPR , NUM
F2400502,"movw r5, #2"
F24C0034,"movw r0, #0xc034"
F24000A0,"movw r0, #0xa0"
F2493041,"movw r0, #0x9341"
// examples of mrc PREG , NUM , GPR , CREG , CREG , NUM
EEF80810,"mrc p8, #7, r0, c8, c0, #0"
EE1D2030,"mrc p0, #0, r2, c13, c0, #1"
EE148310,"mrc p3, #0, r8, c4, c0, #0"
EEB10134,"mrc p1, #5, r0, c1, c4, #1"
// examples of mrc PREG , NUM , STATR , CREG , CREG , NUM
EE10F052,"mrc p0, #0, apsr_nzcv, c0, c2, #2"
EE16F950,"mrc p9, #0, apsr_nzcv, c6, c0, #2"
EE10F612,"mrc p6, #0, apsr_nzcv, c0, c2, #0"
EE11F0B0,"mrc p0, #0, apsr_nzcv, c1, c0, #5"
// examples of mrc2 PREG , NUM , GPR , CREG , CREG , NUM
FE110151,"mrc2 p1, #0, r0, c1, c1, #2"
FE104590,"mrc2 p5, #0, r4, c0, c0, #4"
FE518210,"mrc2 p2, #2, r8, c1, c0, #0"
FE100015,"mrc2 p0, #0, r0, c0, c5, #0"
// examples of mrc2 PREG , NUM , STATR , CREG , CREG , NUM
FE18F810,"mrc2 p8, #0, apsr_nzcv, c8, c0, #0"
FE11F230,"mrc2 p2, #0, apsr_nzcv, c1, c0, #1"
FE10F490,"mrc2 p4, #0, apsr_nzcv, c0, c0, #4"
FE18F017,"mrc2 p0, #0, apsr_nzcv, c8, c7, #0"
// examples of mrrc PREG , NUM , GPR , GPR , CREG
EC580182,"mrrc p1, #8, r0, r8, c2"
EC512000,"mrrc p0, #0, r2, r1, c0"
EC502061,"mrrc p0, #6, r2, r0, c1"
EC500247,"mrrc p2, #4, r0, r0, c7"
// examples of mrrc2 PREG , NUM , GPR , GPR , CREG
FC540100,"mrrc2 p1, #0, r0, r4, c0"
FC510070,"mrrc2 p0, #7, r0, r1, c0"
FC524200,"mrrc2 p2, #0, r4, r2, c0"
FC504818,"mrrc2 p8, #1, r4, r0, c8"
// examples of mrs GPR , STATR
F3FF8100,"mrs r1, spsr"
F3EF8400,"mrs r4, apsr"
F3EF8000,"mrs r0, apsr"
F3FF8600,"mrs r6, spsr"
// examples of msr STATR , GPR
F3918500,"msr spsr_sc, r1"
F3908000,"msr spsr, r0"
F3808200,"msr cpsr_x, r0"
F3968000,"msr spsr, r6"
// examples of mul GPR , GPR , GPR
FB02F900,"mul sb, r2, r0"
FB08F002,"mul r0, r8, r2"
FB00F104,"mul r1, r0, r4"
FB04F808,"mul r8, r4, r8"
// examples of mvn GPR , NUM
F06F4080,"mvn r0, #0x40000000"
F06F04A0,"mvn r4, #0xa0"
F06F1008,"mvn r0, #0x80008"
F06F002E,"mvn r0, #0x2e"
// examples of mvn.w GPR , GPR
EA6F0001,"mvn.w r0, r1"
EA6F0100,"mvn.w r1, r0"
EA6F0000,"mvn.w r0, r0"
EA6F0400,"mvn.w r4, r0"
// examples of mvn.w GPR , GPR , SHIFT
EA6F8031,"mvn.w r0, r1, rrx"
EA6F0030,"mvn.w r0, r0, rrx"
EA6F0033,"mvn.w r0, r3, rrx"
EA6F0831,"mvn.w r8, r1, rrx"
// examples of mvn.w GPR , GPR , SHIFT NUM
EA6F0612,"mvn.w r6, r2, lsr #32"
EA6F4002,"mvn.w r0, r2, lsl #16"
EA6F9014,"mvn.w r0, r4, lsr #4"
EA6F4410,"mvn.w r4, r0, lsr #16"
// examples of mvns GPR , NUM
F07F1030,"mvns r0, #0x300030"
F07F00B8,"mvns r0, #0xb8"
F07F0404,"mvns r4, #4"
F07F0022,"mvns r0, #0x22"
// examples of mvns.w GPR , GPR
EA7F0500,"mvns.w r5, r0"
EA7F8008,"mvns.w r0, r8"
EA7F0006,"mvns.w r0, r6"
EA7F8809,"mvns.w r8, sb"
// examples of mvns.w GPR , GPR , SHIFT
EA7F0132,"mvns.w r1, r2, rrx"
EA7F003A,"mvns.w r0, sl, rrx"
EA7F0139,"mvns.w r1, sb, rrx"
EA7F8030,"mvns.w r0, r0, rrx"
// examples of mvns.w GPR , GPR , SHIFT NUM
EA7F0850,"mvns.w r8, r0, lsr #1"
EA7F6150,"mvns.w r1, r0, lsr #25"
EA7F4001,"mvns.w r0, r1, lsl #16"
EA7F0252,"mvns.w r2, r2, lsr #1"
// examples of nop.w
F3AF8000,"nop.w"
// examples of orn GPR , GPR , GPR
EA680400,"orn r4, r8, r0"
EA608000,"orn r0, r0, r0"
EA61000C,"orn r0, r1, ip"
EA60000C,"orn r0, r0, ip"
// examples of orn GPR , GPR , GPR , SHIFT
EA608038,"orn r0, r0, r8, rrx"
EA600230,"orn r2, r0, r0, rrx"
EA680032,"orn r0, r8, r2, rrx"
EA640834,"orn r8, r4, r4, rrx"
// examples of orn GPR , GPR , GPR , SHIFT NUM
EA601492,"orn r4, r0, r2, lsr #6"
EA61D400,"orn r4, r1, r0, lsl #20"
EA6140B0,"orn r0, r1, r0, ror #18"
EA60D020,"orn r0, r0, r0, asr #20"
// examples of orn GPR , GPR , NUM
F0620032,"orn r0, r2, #0x32"
F0620200,"orn r2, r2, #0"
F06B0108,"orn r1, fp, #8"
F0620803,"orn r8, r2, #3"
// examples of orns GPR , GPR , GPR
EA710100,"orns r1, r1, r0"
EA700C01,"orns ip, r0, r1"
EA740200,"orns r2, r4, r0"
EA700A00,"orns sl, r0, r0"
// examples of orns GPR , GPR , GPR , SHIFT
EA768130,"orns r1, r6, r0, rrx"
EA740230,"orns r2, r4, r0, rrx"
EA700C30,"orns ip, r0, r0, rrx"
EA700232,"orns r2, r0, r2, rrx"
// examples of orns GPR , GPR , GPR , SHIFT NUM
EA700151,"orns r1, r0, r1, lsr #1"
EA7008C0,"orns r8, r0, r0, lsl #3"
EA700240,"orns r2, r0, r0, lsl #1"
EA700474,"orns r4, r0, r4, ror #1"
// examples of orns GPR , GPR , NUM
F0744880,"orns r8, r4, #0x40000000"
F070100A,"orns r0, r0, #0xa000a"
F0780010,"orns r0, r8, #0x10"
F0700409,"orns r4, r0, #9"
// examples of orr GPR , GPR , NUM
F040002B,"orr r0, r0, #0x2b"
F040000A,"orr r0, r0, #0xa"
F0406800,"orr r8, r0, #0x8000000"
F0401800,"orr r8, r0, #0"
// examples of orr.w GPR , GPR , GPR
EA488100,"orr.w r1, r8, r0"
EA420408,"orr.w r4, r2, r8"
EA400001,"orr.w r0, r0, r1"
EA440804,"orr.w r8, r4, r4"
// examples of orr.w GPR , GPR , GPR , SHIFT
EA408838,"orr.w r8, r0, r8, rrx"
EA460130,"orr.w r1, r6, r0, rrx"
EA400034,"orr.w r0, r0, r4, rrx"
EA420230,"orr.w r2, r2, r0, rrx"
// examples of orr.w GPR , GPR , GPR , SHIFT NUM
EA4A2410,"orr.w r4, sl, r0, lsr #8"
EA4C4410,"orr.w r4, ip, r0, lsr #16"
EA40801A,"orr.w r0, r0, sl, lsr #32"
EA402111,"orr.w r1, r0, r1, lsr #8"
// examples of orrs GPR , GPR , NUM
F0514034,"orrs r0, r1, #0xb4000000"
F05B0000,"orrs r0, fp, #0"
F0590C48,"orrs ip, sb, #0x48"
F0540888,"orrs r8, r4, #0x88"
// examples of orrs.w GPR , GPR , GPR
EA580205,"orrs.w r2, r8, r5"
EA580200,"orrs.w r2, r8, r0"
EA500000,"orrs.w r0, r0, r0"
EA590801,"orrs.w r8, sb, r1"
// examples of orrs.w GPR , GPR , GPR , SHIFT
EA510636,"orrs.w r6, r1, r6, rrx"
EA518030,"orrs.w r0, r1, r0, rrx"
EA520032,"orrs.w r0, r2, r2, rrx"
EA520A30,"orrs.w sl, r2, r0, rrx"
// examples of orrs.w GPR , GPR , GPR , SHIFT NUM
EA540012,"orrs.w r0, r4, r2, lsr #32"
EA502990,"orrs.w sb, r0, r0, lsr #10"
EA510A90,"orrs.w sl, r1, r0, lsr #2"
EA591400,"orrs.w r4, sb, r0, lsl #4"
// examples of pkhbt GPR , GPR , GPR
EAC80000,"pkhbt r0, r8, r0"
EAC3000B,"pkhbt r0, r3, fp"
EAC00201,"pkhbt r2, r0, r1"
EAC00200,"pkhbt r2, r0, r0"
// examples of pkhbt GPR , GPR , GPR , SHIFT NUM
EAC460C0,"pkhbt r0, r4, r0, lsl #0x1b"
EAC20440,"pkhbt r4, r2, r0, lsl #1"
EAC40045,"pkhbt r0, r4, r5, lsl #1"
EAC51040,"pkhbt r0, r5, r0, lsl #5"
// examples of pkhtb GPR , GPR , GPR , SHIFT NUM
EAC05024,"pkhtb r0, r0, r4, asr #0x14"
EAC044A0,"pkhtb r4, r0, r0, asr #0x12"
EAC24820,"pkhtb r8, r2, r0, asr #0x10"
EAC0A121,"pkhtb r1, r0, r1, asr #8"
// examples of pld [ GPR , GPR , SHIFT NUM ]
F810F02A,"pld [r0, sl, lsl #2]"
F810F036,"pld [r0, r6, lsl #3]"
F814F010,"pld [r4, r0, lsl #1]"
F810F038,"pld [r0, r8, lsl #3]"
// examples of pld [ GPR , GPR ]
F812F000,"pld [r2, r0]"
F810F000,"pld [r0, r0]"
F81CF000,"pld [ip, r0]"
F814F008,"pld [r4, r8]"
// examples of pld [ GPR , NUM ]
F890F483,"pld [r0, #0x483]"
F896F001,"pld [r6, #1]"
F890F223,"pld [r0, #0x223]"
F890F111,"pld [r0, #0x111]"
// examples of pld [ GPR ]
F898F000,"pld [r8]"
F894F000,"pld [r4]"
F890F000,"pld [r0]"
F892F000,"pld [r2]"
// examples of pldw [ GPR , GPR , SHIFT NUM ]
F830F012,"pldw [r0, r2, lsl #1]"
F831F012,"pldw [r1, r2, lsl #1]"
F838F010,"pldw [r8, r0, lsl #1]"
F830F010,"pldw [r0, r0, lsl #1]"
// examples of pldw [ GPR , GPR ]
F830F001,"pldw [r0, r1]"
F830F000,"pldw [r0, r0]"
F830F008,"pldw [r0, r8]"
F838F000,"pldw [r8, r0]"
// examples of pldw [ GPR , NUM ]
F8B4F201,"pldw [r4, #0x201]"
F8B8F041,"pldw [r8, #0x41]"
F8B0F009,"pldw [r0, #9]"
F8B2F015,"pldw [r2, #0x15]"
// examples of pldw [ GPR ]
F8B8F000,"pldw [r8]"
F8B0F000,"pldw [r0]"
F8B4F000,"pldw [r4]"
F8B1F000,"pldw [r1]"
// examples of pli [ GPR , GPR , SHIFT NUM ]
F910F010,"pli [r0, r0, lsl #1]"
F910F032,"pli [r0, r2, lsl #3]"
F910F03C,"pli [r0, ip, lsl #3]"
F910F019,"pli [r0, sb, lsl #1]"
// examples of pli [ GPR , GPR ]
F910F000,"pli [r0, r0]"
F914F000,"pli [r4, r0]"
F915F000,"pli [r5, r0]"
F910F004,"pli [r0, r4]"
// examples of pli [ GPR , NUM ]
F994F841,"pli [r4, #0x841]"
F998F429,"pli [r8, #0x429]"
F991F123,"pli [r1, #0x123]"
F991F981,"pli [r1, #0x981]"
// examples of pli [ GPR ]
F990F000,"pli [r0]"
F991F000,"pli [r1]"
F996F000,"pli [r6]"
F994F000,"pli [r4]"
// examples of pop.w RLIST
E8BD8384,"pop.w {r2, r7, r8, sb, pc}"
E8BD0343,"pop.w {r0, r1, r6, r8, sb}"
E8BD1308,"pop.w {r3, r8, sb, ip}"
E8BD0711,"pop.w {r0, r4, r8, sb, sl}"
// examples of push.w RLIST
E92D0324,"push.w {r2, r5, r8, sb}"
E92D0741,"push.w {r0, r6, r8, sb, sl}"
E92D0280,"push.w {r7, sb}"
E92D0207,"push.w {r0, r1, r2, sb}"
// examples of qadd GPR , GPR , GPR
FA83F181,"qadd r1, r1, r3"
FA84F188,"qadd r1, r8, r4"
FA80F088,"qadd r0, r8, r0"
FA83FC80,"qadd ip, r0, r3"
// examples of qadd16 GPR , GPR , GPR
FA94F012,"qadd16 r0, r4, r2"
FA91F010,"qadd16 r0, r1, r0"
FA98F016,"qadd16 r0, r8, r6"
FA90F214,"qadd16 r2, r0, r4"
// examples of qadd8 GPR , GPR , GPR
FA82F010,"qadd8 r0, r2, r0"
FA81F010,"qadd8 r0, r1, r0"
FA80F018,"qadd8 r0, r0, r8"
FA88F010,"qadd8 r0, r8, r0"
// examples of qasx GPR , GPR , GPR
FAA0F018,"qasx r0, r0, r8"
FAA2FC10,"qasx ip, r2, r0"
FAA2FA10,"qasx sl, r2, r0"
FAA1F011,"qasx r0, r1, r1"
// examples of qdadd GPR , GPR , GPR
FA82F894,"qdadd r8, r4, r2"
FA80F090,"qdadd r0, r0, r0"
FA83F490,"qdadd r4, r0, r3"
FA80F598,"qdadd r5, r8, r0"
// examples of qdsub GPR , GPR , GPR
FA80F0B0,"qdsub r0, r0, r0"
FA88F0B0,"qdsub r0, r0, r8"
FA80F2B4,"qdsub r2, r4, r0"
FA84F8B0,"qdsub r8, r0, r4"
// examples of qsax GPR , GPR , GPR
FAE4F411,"qsax r4, r4, r1"
FAE8F018,"qsax r0, r8, r8"
FAECF010,"qsax r0, ip, r0"
FAE4F210,"qsax r2, r4, r0"
// examples of qsub GPR , GPR , GPR
FA8CF9A0,"qsub sb, r0, ip"
FA80F0A1,"qsub r0, r1, r0"
FA84F2A0,"qsub r2, r0, r4"
FA82F0A1,"qsub r0, r1, r2"
// examples of qsub16 GPR , GPR , GPR
FADCF011,"qsub16 r0, ip, r1"
FAD0F811,"qsub16 r8, r0, r1"
FAD2F010,"qsub16 r0, r2, r0"
FAD0F410,"qsub16 r4, r0, r0"
// examples of qsub8 GPR , GPR , GPR
FAC0FC12,"qsub8 ip, r0, r2"
FACCF011,"qsub8 r0, ip, r1"
FAC1F810,"qsub8 r8, r1, r0"
FAC0F410,"qsub8 r4, r0, r0"
// examples of rbit GPR , GPR
FA90F0A8,"rbit r0, r8"
FA92F4A4,"rbit r4, r6"
FA94F8A4,"rbit r8, r4"
FA90F4A0,"rbit r4, r0"
// examples of rev.w GPR , GPR
FA98F080,"rev.w r0, r8"
FA90F882,"rev.w r8, r2"
FA90F888,"rev.w r8, r8"
FA98F082,"rev.w r0, sl"
// examples of rev16.w GPR , GPR
FA90F498,"rev16.w r4, r8"
FA90F192,"rev16.w r1, r2"
FA98F994,"rev16.w sb, ip"
FA91FA90,"rev16.w sl, r1"
// examples of revsh.w GPR , GPR
FA90F0B0,"revsh.w r0, r0"
FA90F3B0,"revsh.w r3, r0"
FA92F0B8,"revsh.w r0, sl"
FA98FEB8,"revsh.w lr, r8"
// examples of rfedb GPR
E810C000,"rfedb r0"
E81AC000,"rfedb sl"
E818C000,"rfedb r8"
E811C000,"rfedb r1"
// examples of rfedb GPR !
E830C000,"rfedb r0!"
E834C000,"rfedb r4!"
E838C000,"rfedb r8!"
E833C000,"rfedb r3!"
// examples of rfeia GPR
E994C000,"rfeia r4"
E998C000,"rfeia r8"
E990C000,"rfeia r0"
E995C000,"rfeia r5"
// examples of rfeia GPR !
E9B0C000,"rfeia r0!"
E9B2C000,"rfeia r2!"
E9B1C000,"rfeia r1!"
E9B4C000,"rfeia r4!"
// examples of ror.w GPR , GPR , GPR
FA68F00B,"ror.w r0, r8, fp"
FA60F600,"ror.w r6, r0, r0"
FA61F601,"ror.w r6, r1, r1"
FA60F104,"ror.w r1, r0, r4"
// examples of rors.w GPR , GPR , GPR
FA70F000,"rors.w r0, r0, r0"
FA70F001,"rors.w r0, r0, r1"
FA70F201,"rors.w r2, r0, r1"
FA76F005,"rors.w r0, r6, r5"
// examples of rrx GPR , GPR
EA4F0038,"rrx r0, r8"
EA4F023C,"rrx r2, ip"
EA4F0230,"rrx r2, r0"
EA4F0134,"rrx r1, r4"
// examples of rrxs GPR , GPR
EA5F0036,"rrxs r0, r6"
EA5F8034,"rrxs r0, r4"
EA5F0A30,"rrxs sl, r0"
EA5F0433,"rrxs r4, r3"
// examples of rsb GPR , GPR , GPR
EBC10404,"rsb r4, r1, r4"
EBC08200,"rsb r2, r0, r0"
EBC00001,"rsb r0, r0, r1"
EBC28100,"rsb r1, r2, r0"
// examples of rsb GPR , GPR , GPR , SHIFT
EBCB0036,"rsb r0, fp, r6, rrx"
EBC00238,"rsb r2, r0, r8, rrx"
EBC40C30,"rsb ip, r4, r0, rrx"
EBC08838,"rsb r8, r0, r8, rrx"
// examples of rsb GPR , GPR , GPR , SHIFT NUM
EBC20094,"rsb r0, r2, r4, lsr #2"
EBC80414,"rsb r4, r8, r4, lsr #32"
EBC80C13,"rsb ip, r8, r3, lsr #32"
EBC94214,"rsb r2, sb, r4, lsr #16"
// examples of rsb.w GPR , GPR , NUM
F1CC2083,"rsb.w r0, ip, #-0x7cff7d00"
F1C80848,"rsb.w r8, r8, #0x48"
F1C010B0,"rsb.w r0, r0, #0xb000b0"
F1C80222,"rsb.w r2, r8, #0x22"
// examples of rsbs GPR , GPR , GPR
EBD68001,"rsbs r0, r6, r1"
EBD80002,"rsbs r0, r8, r2"
EBDC8002,"rsbs r0, ip, r2"
EBD00000,"rsbs r0, r0, r0"
// examples of rsbs GPR , GPR , GPR , SHIFT
EBD08931,"rsbs sb, r0, r1, rrx"
EBD00033,"rsbs r0, r0, r3, rrx"
EBDA0030,"rsbs r0, sl, r0, rrx"
EBD10039,"rsbs r0, r1, sb, rrx"
// examples of rsbs GPR , GPR , GPR , SHIFT NUM
EBD02080,"rsbs r0, r0, r0, lsl #10"
EBD00011,"rsbs r0, r0, r1, lsr #32"
EBD09410,"rsbs r4, r0, r0, lsr #4"
EBD0641A,"rsbs r4, r0, sl, lsr #24"
// examples of rsbs GPR , GPR , NUM
42506000,"rsbs r0, r2, #0"
42530882,"rsbs r3, r2, #0"
42402000,"rsbs r0, r0, #0"
42510940,"rsbs r1, r2, #0"
// examples of rsbs.w GPR , GPR , NUM
F1D00128,"rsbs.w r1, r0, #0x28"
F1D82600,"rsbs.w r6, r8, #0"
F1D400D2,"rsbs.w r0, r4, #0xd2"
F1D00070,"rsbs.w r0, r0, #0x70"
// examples of sadd16 GPR , GPR , GPR
FA92F001,"sadd16 r0, r2, r1"
FA94F202,"sadd16 r2, r4, r2"
FA90F808,"sadd16 r8, r0, r8"
FA98F005,"sadd16 r0, r8, r5"
// examples of sadd8 GPR , GPR , GPR
FA80F80A,"sadd8 r8, r0, sl"
FA80F004,"sadd8 r0, r0, r4"
FA80F901,"sadd8 sb, r0, r1"
FA80F008,"sadd8 r0, r0, r8"
// examples of sasx GPR , GPR , GPR
FAA2F003,"sasx r0, r2, r3"
FAA0F505,"sasx r5, r0, r5"
FAA2F800,"sasx r8, r2, r0"
FAA4F000,"sasx r0, r4, r0"
// examples of sbc GPR , GPR , NUM
F1616100,"sbc r1, r1, #0x8000000"
F16110A0,"sbc r0, r1, #0xa000a0"
F1610002,"sbc r0, r1, #2"
F1600003,"sbc r0, r0, #3"
// examples of sbc.w GPR , GPR , GPR
EB600608,"sbc.w r6, r0, r8"
EB608100,"sbc.w r1, r0, r0"
EB680102,"sbc.w r1, r8, r2"
EB600200,"sbc.w r2, r0, r0"
// examples of sbc.w GPR , GPR , GPR , SHIFT
EB680030,"sbc.w r0, r8, r0, rrx"
EB618432,"sbc.w r4, r1, r2, rrx"
EB608130,"sbc.w r1, r0, r0, rrx"
EB690430,"sbc.w r4, sb, r0, rrx"
// examples of sbc.w GPR , GPR , GPR , SHIFT NUM
EB688190,"sbc.w r1, r8, r0, lsr #2"
EB600054,"sbc.w r0, r0, r4, lsr #1"
EB640C12,"sbc.w ip, r4, r2, lsr #32"
EB649410,"sbc.w r4, r4, r0, lsr #4"
// examples of sbcs GPR , GPR
41B10115,"sbcs r1, r6"
41B04021,"sbcs r0, r6"
41B88204,"sbcs r0, r7"
41984000,"sbcs r0, r3"
// examples of sbcs GPR , GPR , NUM
F5780600,"sbcs r6, r8, #0x800000"
F17A0884,"sbcs r8, sl, #0x84"
F1700005,"sbcs r0, r0, #5"
F1780220,"sbcs r2, r8, #0x20"
// examples of sbcs.w GPR , GPR , GPR
EB748202,"sbcs.w r2, r4, r2"
EB740002,"sbcs.w r0, r4, r2"
EB700200,"sbcs.w r2, r0, r0"
EB780008,"sbcs.w r0, r8, r8"
// examples of sbcs.w GPR , GPR , GPR , SHIFT
EB748830,"sbcs.w r8, r4, r0, rrx"
EB760230,"sbcs.w r2, r6, r0, rrx"
EB7A0038,"sbcs.w r0, sl, r8, rrx"
EB700030,"sbcs.w r0, r0, r0, rrx"
// examples of sbcs.w GPR , GPR , GPR , SHIFT NUM
EB702310,"sbcs.w r3, r0, r0, lsr #8"
EB701116,"sbcs.w r1, r0, r6, lsr #4"
EB7C1015,"sbcs.w r0, ip, r5, lsr #4"
EB706016,"sbcs.w r0, r0, r6, lsr #24"
// examples of sbfx GPR , GPR , NUM , NUM
F7400040,"sbfx r0, r0, #1, #1"
F3480400,"sbfx r4, r8, #0, #1"
F3400401,"sbfx r4, r0, #0, #2"
F3450800,"sbfx r8, r5, #0, #1"
// examples of sdiv GPR , GPR , GPR
FB91F4F2,"sdiv r4, r1, r2"
FB94F0F0,"sdiv r0, r4, r0"
FB90F6F0,"sdiv r6, r0, r0"
FB91F4F3,"sdiv r4, r1, r3"
// examples of sel GPR , GPR , GPR
FAA4F488,"sel r4, r4, r8"
FAA0F088,"sel r0, r0, r8"
FAA0F080,"sel r0, r0, r0"
FAA0F288,"sel r2, r0, r8"
// examples of sev.w
F3AF8004,"sev.w"
// examples of shadd16 GPR , GPR , GPR
FA9AF020,"shadd16 r0, sl, r0"
FA91F120,"shadd16 r1, r1, r0"
FA90F020,"shadd16 r0, r0, r0"
FA92F820,"shadd16 r8, r2, r0"
// examples of shadd8 GPR , GPR , GPR
FA80F220,"shadd8 r2, r0, r0"
FA80F128,"shadd8 r1, r0, r8"
FA84F824,"shadd8 r8, r4, r4"
FA82F020,"shadd8 r0, r2, r0"
// examples of shasx GPR , GPR , GPR
FAA4F025,"shasx r0, r4, r5"
FAA8F829,"shasx r8, r8, sb"
FAA8F020,"shasx r0, r8, r0"
FAA0F920,"shasx sb, r0, r0"
// examples of shsax GPR , GPR , GPR
FAE1F228,"shsax r2, r1, r8"
FAE0F420,"shsax r4, r0, r0"
FAE2F028,"shsax r0, r2, r8"
FAE8F828,"shsax r8, r8, r8"
// examples of shsub16 GPR , GPR , GPR
FAD0F029,"shsub16 r0, r0, sb"
FAD1F220,"shsub16 r2, r1, r0"
FAD3F020,"shsub16 r0, r3, r0"
FAD0F02C,"shsub16 r0, r0, ip"
// examples of shsub8 GPR , GPR , GPR
FAC4F020,"shsub8 r0, r4, r0"
FAC0F020,"shsub8 r0, r0, r0"
FAC2F021,"shsub8 r0, r2, r1"
FAC4F821,"shsub8 r8, r4, r1"
// examples of smc NUM
F7F28600,"smc #2"
F7F88500,"smc #8"
F7F58400,"smc #5"
F7F18211,"smc #1"
// examples of smlabb GPR , GPR , GPR , GPR
FB10900C,"smlabb r0, r0, ip, sb"
FB108008,"smlabb r0, r0, r8, r8"
FB14A002,"smlabb r0, r4, r2, sl"
FB14040A,"smlabb r4, r4, sl, r0"
// examples of smlabt GPR , GPR , GPR , GPR
FB114A10,"smlabt sl, r1, r0, r4"
FB100611,"smlabt r6, r0, r1, r0"
FB100212,"smlabt r2, r0, r2, r0"
FB12081C,"smlabt r8, r2, ip, r0"
// examples of smlad GPR , GPR , GPR , GPR
FB202804,"smlad r8, r0, r4, r2"
FB200E01,"smlad lr, r0, r1, r0"
FB204001,"smlad r0, r0, r1, r4"
FB200006,"smlad r0, r0, r6, r0"
// examples of smladx GPR , GPR , GPR , GPR
FB204410,"smladx r4, r0, r0, r4"
FB218012,"smladx r0, r1, r2, r8"
FB211110,"smladx r1, r1, r0, r1"
FB210410,"smladx r4, r1, r0, r0"
// examples of smlal GPR , GPR , GPR , GPR
FBC04801,"smlal r4, r8, r0, r1"
FBC02101,"smlal r2, r1, r0, r1"
FBC0000E,"smlal r0, r0, r0, lr"
FBC34008,"smlal r4, r0, r3, r8"
// examples of smlalbb GPR , GPR , GPR , GPR
FBC14085,"smlalbb r4, r0, r1, r5"
FBC00A81,"smlalbb r0, sl, r0, r1"
FBCA0280,"smlalbb r0, r2, sl, r0"
FBC20280,"smlalbb r0, r2, r2, r0"
// examples of smlalbt GPR , GPR , GPR , GPR
FBC8209C,"smlalbt r2, r0, r8, ip"
FBC82990,"smlalbt r2, sb, r8, r0"
FBC08A90,"smlalbt r8, sl, r0, r0"
FBCA0890,"smlalbt r0, r8, sl, r0"
// examples of smlald GPR , GPR , GPR , GPR
FBC082C1,"smlald r8, r2, r0, r1"
FBC202C4,"smlald r0, r2, r2, r4"
FBC404C4,"smlald r0, r4, r4, r4"
FBC140CA,"smlald r4, r0, r1, sl"
// examples of smlaldx GPR , GPR , GPR , GPR
FBC802D0,"smlaldx r0, r2, r8, r0"
FBC001D8,"smlaldx r0, r1, r0, r8"
FBC002D8,"smlaldx r0, r2, r0, r8"
FBC840D0,"smlaldx r4, r0, r8, r0"
// examples of smlaltb GPR , GPR , GPR , GPR
FBC400A9,"smlaltb r0, r0, r4, sb"
FBC188A4,"smlaltb r8, r8, r1, r4"
FBC102A1,"smlaltb r0, r2, r1, r1"
FBC208A4,"smlaltb r0, r8, r2, r4"
// examples of smlaltt GPR , GPR , GPR , GPR
FBC04CB0,"smlaltt r4, ip, r0, r0"
FBC840B0,"smlaltt r4, r0, r8, r0"
FBC010B0,"smlaltt r1, r0, r0, r0"
FBC280B0,"smlaltt r8, r0, r2, r0"
// examples of smlatb GPR , GPR , GPR , GPR
FB112020,"smlatb r0, r1, r0, r2"
FB100420,"smlatb r4, r0, r0, r0"
FB101124,"smlatb r1, r0, r4, r1"
FB108022,"smlatb r0, r0, r2, r8"
// examples of smlatt GPR , GPR , GPR , GPR
FB100934,"smlatt sb, r0, r4, r0"
FB102834,"smlatt r8, r0, r4, r2"
FB101130,"smlatt r1, r0, r0, r1"
FB103832,"smlatt r8, r0, r2, r3"
// examples of smlawb GPR , GPR , GPR , GPR
FB300C02,"smlawb ip, r0, r2, r0"
FB30600A,"smlawb r0, r0, sl, r6"
FB308004,"smlawb r0, r0, r4, r8"
FB306C04,"smlawb ip, r0, r4, r6"
// examples of smlawt GPR , GPR , GPR , GPR
FB304019,"smlawt r0, r0, sb, r4"
FB380115,"smlawt r1, r8, r5, r0"
FB30001E,"smlawt r0, r0, lr, r0"
FB30A012,"smlawt r0, r0, r2, sl"
// examples of smlsd GPR , GPR , GPR , GPR
FB400004,"smlsd r0, r0, r4, r0"
FB420004,"smlsd r0, r2, r4, r0"
FB442500,"smlsd r5, r4, r0, r2"
FB451000,"smlsd r0, r5, r0, r1"
// examples of smlsdx GPR , GPR , GPR , GPR
FB442010,"smlsdx r0, r4, r0, r2"
FB462310,"smlsdx r3, r6, r0, r2"
FB408212,"smlsdx r2, r0, r2, r8"
FB400113,"smlsdx r1, r0, r3, r0"
// examples of smlsld GPR , GPR , GPR , GPR
FBD0A8C4,"smlsld sl, r8, r0, r4"
FBD100C3,"smlsld r0, r0, r1, r3"
FBD940C0,"smlsld r4, r0, sb, r0"
FBD000C0,"smlsld r0, r0, r0, r0"
// examples of smlsldx GPR , GPR , GPR , GPR
FBD000D8,"smlsldx r0, r0, r0, r8"
FBD012D0,"smlsldx r1, r2, r0, r0"
FBD081D6,"smlsldx r8, r1, r0, r6"
FBD000D0,"smlsldx r0, r0, r0, r0"
// examples of smmla GPR , GPR , GPR , GPR
FB510408,"smmla r4, r1, r8, r0"
FB504209,"smmla r2, r0, sb, r4"
FB550000,"smmla r0, r5, r0, r0"
FB550102,"smmla r1, r5, r2, r0"
// examples of smmlar GPR , GPR , GPR , GPR
FB530811,"smmlar r8, r3, r1, r0"
FB500016,"smmlar r0, r0, r6, r0"
FB590014,"smmlar r0, sb, r4, r0"
FB510111,"smmlar r1, r1, r1, r0"
// examples of smmls GPR , GPR , GPR , GPR
FB620000,"smmls r0, r2, r0, r0"
FB604000,"smmls r0, r0, r0, r4"
FB608800,"smmls r8, r0, r0, r8"
FB640002,"smmls r0, r4, r2, r0"
// examples of smmlsr GPR , GPR , GPR , GPR
FB609010,"smmlsr r0, r0, r0, sb"
FB640411,"smmlsr r4, r4, r1, r0"
FB600011,"smmlsr r0, r0, r1, r0"
FB602410,"smmlsr r4, r0, r0, r2"
// examples of smmul GPR , GPR , GPR
FB51F100,"smmul r1, r1, r0"
FB58F400,"smmul r4, r8, r0"
FB58F009,"smmul r0, r8, sb"
FB52F000,"smmul r0, r2, r0"
// examples of smmulr GPR , GPR , GPR
FB51F01A,"smmulr r0, r1, sl"
FB50F81C,"smmulr r8, r0, ip"
FB54F018,"smmulr r0, r4, r8"
FB56F110,"smmulr r1, r6, r0"
// examples of smuad GPR , GPR , GPR
FB20F001,"smuad r0, r0, r1"
FB28F009,"smuad r0, r8, sb"
FB20F406,"smuad r4, r0, r6"
FB21F00C,"smuad r0, r1, ip"
// examples of smuadx GPR , GPR , GPR
FB20F010,"smuadx r0, r0, r0"
FB2BF510,"smuadx r5, fp, r0"
FB22F013,"smuadx r0, r2, r3"
FB24F010,"smuadx r0, r4, r0"
// examples of smulbb GPR , GPR , GPR
FB12F008,"smulbb r0, r2, r8"
FB10F400,"smulbb r4, r0, r0"
FB10F202,"smulbb r2, r0, r2"
FB14F005,"smulbb r0, r4, r5"
// examples of smulbt GPR , GPR , GPR
FB18F210,"smulbt r2, r8, r0"
FB11F214,"smulbt r2, r1, r4"
FB18F016,"smulbt r0, r8, r6"
FB12F015,"smulbt r0, r2, r5"
// examples of smull GPR , GPR , GPR , GPR
FB802200,"smull r2, r2, r0, r0"
FB88000C,"smull r0, r0, r8, ip"
FB810200,"smull r0, r2, r1, r0"
FB808003,"smull r8, r0, r0, r3"
// examples of smultb GPR , GPR , GPR
FB16F121,"smultb r1, r6, r1"
FB18F020,"smultb r0, r8, r0"
FB12F021,"smultb r0, r2, r1"
FB12F120,"smultb r1, r2, r0"
// examples of smultt GPR , GPR , GPR
FB10F231,"smultt r2, r0, r1"
FB10F238,"smultt r2, r0, r8"
FB18F432,"smultt r4, r8, r2"
FB10F030,"smultt r0, r0, r0"
// examples of smulwb GPR , GPR , GPR
FB30F000,"smulwb r0, r0, r0"
FB30F30C,"smulwb r3, r0, ip"
FB36F008,"smulwb r0, r6, r8"
FB32F400,"smulwb r4, r2, r0"
// examples of smulwt GPR , GPR , GPR
FB30F110,"smulwt r1, r0, r0"
FB3CF010,"smulwt r0, ip, r0"
FB30F81A,"smulwt r8, r0, sl"
FB30F010,"smulwt r0, r0, r0"
// examples of smusd GPR , GPR , GPR
FB40F003,"smusd r0, r0, r3"
FB42F10C,"smusd r1, r2, ip"
FB45F402,"smusd r4, r5, r2"
FB42F209,"smusd r2, r2, sb"
// examples of smusdx GPR , GPR , GPR
FB42F110,"smusdx r1, r2, r0"
FB40F410,"smusdx r4, r0, r0"
FB40F012,"smusdx r0, r0, r2"
FB40F218,"smusdx r2, r0, r8"
// examples of srsdb GPR ! , NUM
E82DC004,"srsdb sp!, #4"
E82DC001,"srsdb sp!, #1"
E82DC014,"srsdb sp!, #0x14"
E82DC000,"srsdb sp!, #0"
// examples of srsdb GPR , NUM
E80DC010,"srsdb sp, #0x10"
E80DC000,"srsdb sp, #0"
E80DC002,"srsdb sp, #2"
E80DC001,"srsdb sp, #1"
// examples of srsia GPR ! , NUM
E9ADC018,"srsia sp!, #0x18"
E9ADC002,"srsia sp!, #2"
E9ADC012,"srsia sp!, #0x12"
E9ADC00A,"srsia sp!, #0xa"
// examples of srsia GPR , NUM
E98DC000,"srsia sp, #0"
E98DC004,"srsia sp, #4"
E98DC011,"srsia sp, #0x11"
E98DC018,"srsia sp, #0x18"
// examples of ssat GPR , NUM , GPR
F3040800,"ssat r8, #1, r4"
F3040000,"ssat r0, #1, r4"
F3020000,"ssat r0, #1, r2"
F3000402,"ssat r4, #3, r0"
// examples of ssat GPR , NUM , GPR , SHIFT NUM
F7201448,"ssat r4, #9, r0, asr #5"
F3004050,"ssat r0, #0x11, r0, lsl #0x11"
F700004A,"ssat r0, #0xb, r0, lsl #1"
F32000CA,"ssat r0, #0xb, r0, asr #3"
// examples of ssat16 GPR , NUM , GPR
F3220102,"ssat16 r1, #3, r2"
F3200100,"ssat16 r1, #1, r0"
F3200202,"ssat16 r2, #3, r0"
F320000A,"ssat16 r0, #0xb, r0"
// examples of ssax GPR , GPR , GPR
FAE0F00A,"ssax r0, r0, sl"
FAE0F004,"ssax r0, r0, r4"
FAE5F000,"ssax r0, r5, r0"
FAE8F10A,"ssax r1, r8, sl"
// examples of ssub16 GPR , GPR , GPR
FADCF006,"ssub16 r0, ip, r6"
FAD0F102,"ssub16 r1, r0, r2"
FAD8F004,"ssub16 r0, r8, r4"
FAD2F806,"ssub16 r8, r2, r6"
// examples of ssub8 GPR , GPR , GPR
FAC1F400,"ssub8 r4, r1, r0"
FAC0F004,"ssub8 r0, r0, r4"
FAC1F404,"ssub8 r4, r1, r4"
FAC0F000,"ssub8 r0, r0, r0"
// examples of stc PREG , CREG , [ GPR , NUM ]
ED094000,"stc p0, c4, [sb, #-0]"
ED8000C1,"stc p0, c0, [r0, #0x304]"
ED026080,"stc p0, c6, [r2, #-0x200]"
ED010241,"stc p2, c0, [r1, #-0x104]"
// examples of stc PREG , CREG , [ GPR , NUM ] !
EDA00822,"stc p8, c0, [r0, #0x88]!"
ED202321,"stc p3, c2, [r0, #-0x84]!"
EDA80108,"stc p1, c0, [r8, #0x20]!"
ED212430,"stc p4, c2, [r1, #-0xc0]!"
// examples of stc PREG , CREG , [ GPR ]
ED840000,"stc p0, c0, [r4]"
ED800100,"stc p1, c0, [r0]"
ED8A2000,"stc p0, c2, [sl]"
ED840400,"stc p4, c0, [r4]"
// examples of stc PREG , CREG , [ GPR ] , NUM
EC204080,"stc p0, c4, [r0], #-0x200"
EC254120,"stc p1, c4, [r5], #-0x80"
EC210414,"stc p4, c0, [r1], #-0x50"
EC20028C,"stc p2, c0, [r0], #-0x230"
// examples of stc PREG , CREG , [ GPR ] , RLIST
EC800050,"stc p0, c0, [r0], {0x50}"
EC820208,"stc p2, c0, [r2], {8}"
EC831410,"stc p4, c1, [r3], {0x10}"
EC880020,"stc p0, c0, [r8], {0x20}"
// examples of stc2 PREG , CREG , [ GPR , NUM ]
FD080004,"stc2 p0, c0, [r8, #-0x10]"
FD0081C0,"stc2 p1, c8, [r0, #-0x300]"
FD802090,"stc2 p0, c2, [r0, #0x240]"
FD010004,"stc2 p0, c0, [r1, #-0x10]"
// examples of stc2 PREG , CREG , [ GPR , NUM ] !
FD240068,"stc2 p0, c0, [r4, #-0x1a0]!"
FD228940,"stc2 p9, c8, [r2, #-0x100]!"
FD2110A0,"stc2 p0, c1, [r1, #-0x280]!"
FD200122,"stc2 p1, c0, [r0, #-0x88]!"
// examples of stc2 PREG , CREG , [ GPR ]
FD860000,"stc2 p0, c0, [r6]"
FD80C100,"stc2 p1, c12, [r0]"
FD805000,"stc2 p0, c5, [r0]"
FD804000,"stc2 p0, c4, [r0]"
// examples of stc2 PREG , CREG , [ GPR ] , NUM
FC294502,"stc2 p5, c4, [sb], #-8"
FC24A050,"stc2 p0, c10, [r4], #-0x140"
FCA01004,"stc2 p0, c1, [r0], #0x10"
FC288660,"stc2 p6, c8, [r8], #-0x180"
// examples of stc2 PREG , CREG , [ GPR ] , RLIST
FC8408C0,"stc2 p8, c0, [r4], {0xc0}"
FC820348,"stc2 p3, c0, [r2], {0x48}"
FC8A0000,"stc2 p0, c0, [sl], {0}"
FC800094,"stc2 p0, c0, [r0], {0x94}"
// examples of stc2l PREG , CREG , [ GPR , NUM ]
FDC80006,"stc2l p0, c0, [r8, #0x18]"
FDC80001,"stc2l p0, c0, [r8, #4]"
FD428003,"stc2l p0, c8, [r2, #-0xc]"
FD404203,"stc2l p2, c4, [r0, #-0xc]"
// examples of stc2l PREG , CREG , [ GPR , NUM ] !
FD619005,"stc2l p0, c9, [r1, #-0x14]!"
FD640105,"stc2l p1, c0, [r4, #-0x14]!"
FD611140,"stc2l p1, c1, [r1, #-0x100]!"
FD688848,"stc2l p8, c8, [r8, #-0x120]!"
// examples of stc2l PREG , CREG , [ GPR ]
FDC41000,"stc2l p0, c1, [r4]"
FDC04200,"stc2l p2, c4, [r0]"
FDC04900,"stc2l p9, c4, [r0]"
FDC70100,"stc2l p1, c0, [r7]"
// examples of stc2l PREG , CREG , [ GPR ] , NUM
FC600860,"stc2l p8, c0, [r0], #-0x180"
FC644004,"stc2l p0, c4, [r4], #-0x10"
FC601A00,"stc2l p10, c1, [r0], #-0"
FC6C2600,"stc2l p6, c2, [ip], #-0"
// examples of stc2l PREG , CREG , [ GPR ] , RLIST
FCC40001,"stc2l p0, c0, [r4], {1}"
FCC03080,"stc2l p0, c3, [r0], {0x80}"
FCC00404,"stc2l p4, c0, [r0], {4}"
FCC30600,"stc2l p6, c0, [r3], {0}"
// examples of stcl PREG , CREG , [ GPR , NUM ]
EDC60020,"stcl p0, c0, [r6, #0x80]"
ED408042,"stcl p0, c8, [r0, #-0x108]"
ED4A0804,"stcl p8, c0, [sl, #-0x10]"
ED400185,"stcl p1, c0, [r0, #-0x214]"
// examples of stcl PREG , CREG , [ GPR , NUM ] !
EDE20010,"stcl p0, c0, [r2, #0x40]!"
ED6B2000,"stcl p0, c2, [fp, #-0]!"
EDE02100,"stcl p1, c2, [r0, #0]!"
EDE10504,"stcl p5, c0, [r1, #0x10]!"
// examples of stcl PREG , CREG , [ GPR ]
EDC40400,"stcl p4, c0, [r4]"
EDC88000,"stcl p0, c8, [r8]"
EDC92000,"stcl p0, c2, [sb]"
EDC08600,"stcl p6, c8, [r0]"
// examples of stcl PREG , CREG , [ GPR ] , NUM
EC622080,"stcl p0, c2, [r2], #-0x200"
ECE01480,"stcl p4, c1, [r0], #0x200"
EC64001C,"stcl p0, c0, [r4], #-0x70"
EC600401,"stcl p4, c0, [r0], #-4"
// examples of stcl PREG , CREG , [ GPR ] , RLIST
ECC22010,"stcl p0, c2, [r2], {0x10}"
ECC1004B,"stcl p0, c0, [r1], {0x4b}"
ECC03248,"stcl p2, c3, [r0], {0x48}"
ECC08105,"stcl p1, c8, [r0], {5}"
// examples of stm.w GPR ! , RLIST
E8A04100,"stm.w r0!, {r8, lr}"
E8A4010C,"stm.w r4!, {r2, r3, r8}"
E8AA0140,"stm.w sl!, {r6, r8}"
E8A01304,"stm.w r0!, {r2, r8, sb, ip}"
// examples of stm.w GPR , RLIST
E8810941,"stm.w r1, {r0, r6, r8, fp}"
E8820740,"stm.w r2, {r6, r8, sb, sl}"
E880002C,"stm.w r0, {r2, r3, r5}"
E8835008,"stm.w r3, {r3, ip, lr}"
// examples of stmdb GPR ! , RLIST
E9284160,"stmdb r8!, {r5, r6, r8, lr}"
E9201308,"stmdb r0!, {r3, r8, sb, ip}"
E9201114,"stmdb r0!, {r2, r4, r8, ip}"
E9290102,"stmdb sb!, {r1, r8}"
// examples of stmdb GPR , RLIST
E9021108,"stmdb r2, {r3, r8, ip}"
E9080D00,"stmdb r8, {r8, sl, fp}"
E9014101,"stmdb r1, {r0, r8, lr}"
E9020940,"stmdb r2, {r6, r8, fp}"
// examples of str GPR , [ GPR , GPR ]
50608D14,"str r0, [r4, r1]"
50400881,"str r0, [r0, r1]"
50051901,"str r5, [r0, r0]"
50C51D00,"str r5, [r0, r3]"
// examples of str GPR , [ GPR , NUM ]
90502C40,"str r0, [sp, #0x140]"
F8404CC9,"str r4, [r0, #-0xc9]"
F848CC44,"str ip, [r8, #-0x44]"
F8440C62,"str r0, [r4, #-0x62]"
// examples of str GPR , [ GPR , NUM ] !
F8428D54,"str r8, [r2, #-0x54]!"
F8450D08,"str r0, [r5, #-0x8]!"
F8462D80,"str r2, [r6, #-0x80]!"
F8410F00,"str r0, [r1, #0]!"
// examples of str GPR , [ GPR ]
60000BEA,"str r0, [r0]"
60184908,"str r0, [r3]"
60011100,"str r1, [r0]"
6002C98C,"str r2, [r0]"
// examples of str GPR , [ GPR ] , NUM
F840490E,"str r4, [r0], #-0xe"
F8412940,"str r2, [r1], #-0x40"
F8404902,"str r4, [r0], #-2"
F8409940,"str sb, [r0], #-0x40"
// examples of str.w GPR , [ GPR , GPR , SHIFT NUM ]
F8404035,"str.w r4, [r0, r5, lsl #3]"
F8409038,"str.w sb, [r0, r8, lsl #3]"
F8446010,"str.w r6, [r4, r0, lsl #1]"
F8424010,"str.w r4, [r2, r0, lsl #1]"
// examples of str.w GPR , [ GPR , GPR ]
F8430002,"str.w r0, [r3, r2]"
F841100C,"str.w r1, [r1, ip]"
F8480000,"str.w r0, [r8, r0]"
F8481000,"str.w r1, [r8, r0]"
// examples of str.w GPR , [ GPR , NUM ]
F8C21401,"str.w r1, [r2, #0x401]"
F8C00108,"str.w r0, [r0, #0x108]"
F8C94405,"str.w r4, [sb, #0x405]"
F8C080A1,"str.w r8, [r0, #0xa1]"
// examples of str.w GPR , [ GPR ]
F8C8C000,"str.w ip, [r8]"
F8C02000,"str.w r2, [r0]"
F8C41000,"str.w r1, [r4]"
F8C12000,"str.w r2, [r1]"
// examples of strb GPR , [ GPR , GPR ]
54000989,"strb r0, [r0, r0]"
54409900,"strb r0, [r0, r1]"
54322D04,"strb r2, [r6, r0]"
5405AD04,"strb r5, [r0, r0]"
// examples of strb GPR , [ GPR , NUM ]
F8094C05,"strb r4, [sb, #-0x5]"
F8021CA1,"strb r1, [r2, #-0xa1]"
F8009C25,"strb sb, [r0, #-0x25]"
F8021C3A,"strb r1, [r2, #-0x3a]"
// examples of strb GPR , [ GPR , NUM ] !
F8020D41,"strb r0, [r2, #-0x41]!"
F8080D01,"strb r0, [r8, #-0x1]!"
F800AF02,"strb sl, [r0, #2]!"
F8020D01,"strb r0, [r2, #-0x1]!"
// examples of strb GPR , [ GPR ]
70050921,"strb r5, [r0]"
70002908,"strb r0, [r0]"
7020092C,"strb r0, [r4]"
7028A930,"strb r0, [r5]"
// examples of strb GPR , [ GPR ] , NUM
F8000943,"strb r0, [r0], #-0x43"
F8062B20,"strb r2, [r6], #0x20"
F8010B40,"strb r0, [r1], #0x40"
F8041908,"strb r1, [r4], #-8"
// examples of strb.w GPR , [ GPR , GPR , SHIFT NUM ]
F80A0010,"strb.w r0, [sl, r0, lsl #1]"
F8066010,"strb.w r6, [r6, r0, lsl #1]"
F8080013,"strb.w r0, [r8, r3, lsl #1]"
F8012012,"strb.w r2, [r1, r2, lsl #1]"
// examples of strb.w GPR , [ GPR , GPR ]
F8004000,"strb.w r4, [r0, r0]"
F8000000,"strb.w r0, [r0, r0]"
F8000001,"strb.w r0, [r0, r1]"
F801000C,"strb.w r0, [r1, ip]"
// examples of strb.w GPR , [ GPR , NUM ]
F8806483,"strb.w r6, [r0, #0x483]"
F8830201,"strb.w r0, [r3, #0x201]"
F8880129,"strb.w r0, [r8, #0x129]"
F8841001,"strb.w r1, [r4, #1]"
// examples of strb.w GPR , [ GPR ]
F8801000,"strb.w r1, [r0]"
F8804000,"strb.w r4, [r0]"
F8800000,"strb.w r0, [r0]"
F8841000,"strb.w r1, [r4]"
// examples of strbt GPR , [ GPR , NUM ]
F8000E35,"strbt r0, [r0, #0x35]"
F8000E29,"strbt r0, [r0, #0x29]"
F8080E41,"strbt r0, [r8, #0x41]"
F8006E81,"strbt r6, [r0, #0x81]"
// examples of strbt GPR , [ GPR ]
F8008E00,"strbt r8, [r0]"
F8000E00,"strbt r0, [r0]"
F808BE00,"strbt fp, [r8]"
F8084E00,"strbt r4, [r8]"
// examples of strd GPR , GPR , [ GPR , NUM ]
E9418014,"strd r8, r0, [r1, #-0x50]"
E9413200,"strd r3, r2, [r1, #-0x0]"
E9406200,"strd r6, r2, [r0, #-0x0]"
E9488102,"strd r8, r1, [r8, #-0x8]"
// examples of strd GPR , GPR , [ GPR , NUM ] !
E9685220,"strd r5, r2, [r8, #-0x80]!"
E9E09100,"strd sb, r1, [r0, #0]!"
E9601002,"strd r1, r0, [r0, #-0x8]!"
E9681408,"strd r1, r4, [r8, #-0x20]!"
// examples of strd GPR , GPR , [ GPR ]
E9C00600,"strd r0, r6, [r0]"
E9C75000,"strd r5, r0, [r7]"
E9C40000,"strd r0, r0, [r4]"
E9C00300,"strd r0, r3, [r0]"
// examples of strd GPR , GPR , [ GPR ] , NUM
E8680050,"strd r0, r0, [r8], #-0x140"
E8622019,"strd r2, r0, [r2], #-0x64"
E8E08000,"strd r8, r0, [r0], #0"
E86010C0,"strd r1, r0, [r0], #-0x300"
// examples of strex GPR , GPR , [ GPR , NUM ]
E8402209,"strex r2, r2, [r0, #0x24]"
E8451001,"strex r0, r1, [r5, #4]"
E8405361,"strex r3, r5, [r0, #0x184]"
E8401841,"strex r8, r1, [r0, #0x104]"
// examples of strex GPR , GPR , [ GPR ]
E8480000,"strex r0, r0, [r8]"
E8402400,"strex r4, r2, [r0]"
E8480800,"strex r8, r0, [r8]"
E8400400,"strex r4, r0, [r0]"
// examples of strexb GPR , GPR , [ GPR ]
E8C08F44,"strexb r4, r8, [r0]"
E8C00F40,"strexb r0, r0, [r0]"
E8C80F40,"strexb r0, r0, [r8]"
E8C20F48,"strexb r8, r0, [r2]"
// examples of strexd GPR , GPR , GPR , [ GPR ]
E8C91874,"strexd r4, r1, r8, [sb]"
E8CC4071,"strexd r1, r4, r0, [ip]"
E8C0007B,"strexd fp, r0, r0, [r0]"
E8C20871,"strexd r1, r0, r8, [r2]"
// examples of strexh GPR , GPR , [ GPR ]
E8C10F50,"strexh r0, r0, [r1]"
E8C06F50,"strexh r0, r6, [r0]"
E8C03F50,"strexh r0, r3, [r0]"
E8CE0F58,"strexh r8, r0, [lr]"
// examples of strh GPR , [ GPR , GPR ]
52048908,"strh r4, [r0, r0]"
52208024,"strh r0, [r4, r0]"
52000884,"strh r0, [r0, r0]"
52B42901,"strh r4, [r6, r2]"
// examples of strh GPR , [ GPR , NUM ]
F8222C10,"strh r2, [r2, #-0x10]"
F8218C20,"strh r8, [r1, #-0x20]"
F82C0C09,"strh r0, [ip, #-0x9]"
F8208CAA,"strh r8, [r0, #-0xaa]"
// examples of strh GPR , [ GPR , NUM ] !
F8283D08,"strh r3, [r8, #-0x8]!"
F8200D60,"strh r0, [r0, #-0x60]!"
F8200D30,"strh r0, [r0, #-0x30]!"
F8200D90,"strh r0, [r0, #-0x90]!"
// examples of strh GPR , [ GPR ]
80042102,"strh r4, [r0]"
8030894A,"strh r0, [r6]"
80220110,"strh r2, [r4]"
802A3804,"strh r2, [r5]"
// examples of strh GPR , [ GPR ] , NUM
F8218928,"strh r8, [r1], #-0x28"
F8244900,"strh r4, [r4], #-0"
F8200922,"strh r0, [r0], #-0x22"
F8204901,"strh r4, [r0], #-1"
// examples of strh.w GPR , [ GPR , GPR , SHIFT NUM ]
F82C1030,"strh.w r1, [ip, r0, lsl #3]"
F8250018,"strh.w r0, [r5, r8, lsl #1]"
F8221010,"strh.w r1, [r2, r0, lsl #1]"
F822001C,"strh.w r0, [r2, ip, lsl #1]"
// examples of strh.w GPR , [ GPR , GPR ]
F828400C,"strh.w r4, [r8, ip]"
F8294000,"strh.w r4, [sb, r0]"
F8201002,"strh.w r1, [r0, r2]"
F8230001,"strh.w r0, [r3, r1]"
// examples of strh.w GPR , [ GPR , NUM ]
F8A00A03,"strh.w r0, [r0, #0xa03]"
F8A20041,"strh.w r0, [r2, #0x41]"
F8A81885,"strh.w r1, [r8, #0x885]"
F8A0A007,"strh.w sl, [r0, #7]"
// examples of strh.w GPR , [ GPR ]
F8A32000,"strh.w r2, [r3]"
F8A01000,"strh.w r1, [r0]"
F8A08000,"strh.w r8, [r0]"
F8A60000,"strh.w r0, [r6]"
// examples of strht GPR , [ GPR , NUM ]
F8200E04,"strht r0, [r0, #4]"
F8200EA9,"strht r0, [r0, #0xa9]"
F821CE05,"strht ip, [r1, #5]"
F8201E03,"strht r1, [r0, #3]"
// examples of strht GPR , [ GPR ]
F8200E00,"strht r0, [r0]"
F8204E00,"strht r4, [r0]"
F8203E00,"strht r3, [r0]"
F8210E00,"strht r0, [r1]"
// examples of strt GPR , [ GPR , NUM ]
F8428E21,"strt r8, [r2, #0x21]"
F8404E41,"strt r4, [r0, #0x41]"
F8400E83,"strt r0, [r0, #0x83]"
F8409EC0,"strt sb, [r0, #0xc0]"
// examples of strt GPR , [ GPR ]
F8402E00,"strt r2, [r0]"
F8408E00,"strt r8, [r0]"
F8404E00,"strt r4, [r0]"
F84A8E00,"strt r8, [sl]"
// examples of sub.w GPR , GPR , GPR
EBA20001,"sub.w r0, r2, r1"
EBA08000,"sub.w r0, r0, r0"
EBA40100,"sub.w r1, r4, r0"
EBA20004,"sub.w r0, r2, r4"
// examples of sub.w GPR , GPR , GPR , SHIFT
EBA08833,"sub.w r8, r0, r3, rrx"
EBA30038,"sub.w r0, r3, r8, rrx"
EBA00834,"sub.w r8, r0, r4, rrx"
EBA90030,"sub.w r0, sb, r0, rrx"
// examples of sub.w GPR , GPR , GPR , SHIFT NUM
EBA20056,"sub.w r0, r2, r6, lsr #1"
EBA12000,"sub.w r0, r1, r0, lsl #8"
EBA18090,"sub.w r0, r1, r0, lsr #2"
EBA54000,"sub.w r0, r5, r0, lsl #16"
// examples of sub.w GPR , GPR , NUM
F1A01080,"sub.w r0, r0, #0x800080"
F1A0042A,"sub.w r4, r0, #0x2a"
F5A0000E,"sub.w r0, r0, #0x8e0000"
F1A00041,"sub.w r0, r0, #0x41"
// examples of subs GPR , GPR , GPR
1A948F60,"subs r4, r2, r2"
1BFF8E45,"subs r7, r7, r7"
1BCE9F44,"subs r6, r1, r7"
1BDA8484,"subs r2, r3, r7"
// examples of subs GPR , GPR , NUM
F3DE8F81,"subs pc, lr, #0x81"
F3DE8F00,"subs pc, lr, #0"
F3DE8FC4,"subs pc, lr, #0xc4"
F3DE8F80,"subs pc, lr, #0x80"
// examples of subs GPR , NUM
3B1F8F80,"subs r3, #0x1f"
3FDE0602,"subs r7, #0xde"
3BD68E61,"subs r3, #0xd6"
3BDE8430,"subs r3, #0xde"
// examples of subs.w GPR , GPR , GPR
EBBA8000,"subs.w r0, sl, r0"
EBB00100,"subs.w r1, r0, r0"
EBB08201,"subs.w r2, r0, r1"
EBB20C00,"subs.w ip, r2, r0"
// examples of subs.w GPR , GPR , GPR , SHIFT
EBB00231,"subs.w r2, r0, r1, rrx"
EBB90530,"subs.w r5, sb, r0, rrx"
EBB40038,"subs.w r0, r4, r8, rrx"
EBB40130,"subs.w r1, r4, r0, rrx"
// examples of subs.w GPR , GPR , GPR , SHIFT NUM
EBB02C50,"subs.w ip, r0, r0, lsr #9"
EBB50018,"subs.w r0, r5, r8, lsr #32"
EBB284D1,"subs.w r4, r2, r1, lsr #3"
EBB01016,"subs.w r0, r0, r6, lsr #4"
// examples of subs.w GPR , GPR , NUM
F1B14400,"subs.w r4, r1, #-0x80000000"
F1BA0101,"subs.w r1, sl, #1"
F1B13040,"subs.w r0, r1, #0x40404040"
F5B01A02,"subs.w sl, r0, #0x208000"
// examples of subw GPR , GPR , NUM
F2A40401,"subw r4, r4, #1"
F2A80060,"subw r0, r8, #0x60"
F2AA0828,"subw r8, sl, #0x28"
F2A50104,"subw r1, r5, #4"
// examples of sxtab GPR , GPR , GPR
FA40F081,"sxtab r0, r0, r1"
FA42F180,"sxtab r1, r2, r0"
FA40F884,"sxtab r8, r0, r4"
FA42F0C8,"sxtab r0, r2, r8"
// examples of sxtab GPR , GPR , GPR , SHIFT NUM
FA40F092,"sxtab r0, r0, r2, ror #8"
FA42F0B0,"sxtab r0, r2, r0, ror #24"
FA44F291,"sxtab r2, r4, r1, ror #8"
FA40F090,"sxtab r0, r0, r0, ror #8"
// examples of sxtab16 GPR , GPR , GPR
FA2CF080,"sxtab16 r0, ip, r0"
FA21F288,"sxtab16 r2, r1, r8"
FA24F284,"sxtab16 r2, r4, r4"
FA20F088,"sxtab16 r0, r0, r8"
// examples of sxtab16 GPR , GPR , GPR , SHIFT NUM
FA23F890,"sxtab16 r8, r3, r0, ror #8"
FA20FC92,"sxtab16 ip, r0, r2, ror #8"
FA22F090,"sxtab16 r0, r2, r0, ror #8"
FA20F099,"sxtab16 r0, r0, sb, ror #8"
// examples of sxtah GPR , GPR , GPR
FA00F082,"sxtah r0, r0, r2"
FA00FA88,"sxtah sl, r0, r8"
FA00F684,"sxtah r6, r0, r4"
FA00F080,"sxtah r0, r0, r0"
// examples of sxtah GPR , GPR , GPR , SHIFT NUM
FA00F890,"sxtah r8, r0, r0, ror #8"
FA08F290,"sxtah r2, r8, r0, ror #8"
FA03F290,"sxtah r2, r3, r0, ror #8"
FA08F291,"sxtah r2, r8, r1, ror #8"
// examples of sxtb.w GPR , GPR
FA4FF881,"sxtb.w r8, r1"
FA4FF0C8,"sxtb.w r0, r8"
FA4FF0C0,"sxtb.w r0, r0"
FA4FF289,"sxtb.w r2, sb"
// examples of sxtb.w GPR , GPR , SHIFT NUM
FA4FF099,"sxtb.w r0, sb, ror #8"
FA4FF494,"sxtb.w r4, r4, ror #8"
FA4FF693,"sxtb.w r6, r3, ror #8"
FA4FF092,"sxtb.w r0, r2, ror #8"
// examples of sxtb16 GPR , GPR
FA2FF083,"sxtb16 r0, r3"
FA2FF186,"sxtb16 r1, r6"
FA2FF0C0,"sxtb16 r0, r0"
FA2FF180,"sxtb16 r1, r0"
// examples of sxtb16 GPR , GPR , SHIFT NUM
FA2FF890,"sxtb16 r8, r0, ror #8"
FA2FF091,"sxtb16 r0, r1, ror #8"
FA2FF099,"sxtb16 r0, sb, ror #8"
FA2FF095,"sxtb16 r0, r5, ror #8"
// examples of sxth.w GPR , GPR
FA0FF880,"sxth.w r8, r0"
FA0FF084,"sxth.w r0, r4"
FA0FF083,"sxth.w r0, r3"
FA0FFA80,"sxth.w sl, r0"
// examples of sxth.w GPR , GPR , SHIFT NUM
FA0FF090,"sxth.w r0, r0, ror #8"
FA0FF091,"sxth.w r0, r1, ror #8"
FA0FF094,"sxth.w r0, r4, ror #8"
FA0FF594,"sxth.w r5, r4, ror #8"
// examples of tbb [ GPR , GPR ]
E8D2F004,"tbb [r2, r4]"
E8D0F000,"tbb [r0, r0]"
E8D4F00A,"tbb [r4, sl]"
E8D0F004,"tbb [r0, r4]"
// examples of tbh [ GPR , GPR , SHIFT NUM ]
E8D1F015,"tbh [r1, r5, lsl #1]"
E8D8F014,"tbh [r8, r4, lsl #1]"
E8D2F010,"tbh [r2, r0, lsl #1]"
E8D4F019,"tbh [r4, sb, lsl #1]"
// examples of teq.w GPR , GPR
EA900F02,"teq.w r0, r2"
EA918F01,"teq.w r1, r1"
EA980F00,"teq.w r8, r0"
EA910F08,"teq.w r1, r8"
// examples of teq.w GPR , GPR , SHIFT
EA948F30,"teq.w r4, r0, rrx"
EA900F36,"teq.w r0, r6, rrx"
EA920F30,"teq.w r2, r0, rrx"
EA900F30,"teq.w r0, r0, rrx"
// examples of teq.w GPR , GPR , SHIFT NUM
EA952FD1,"teq.w r5, r1, lsr #11"
EA940F88,"teq.w r4, r8, lsl #2"
EA902F70,"teq.w r0, r0, ror #9"
EA9C0F10,"teq.w ip, r0, lsr #32"
// examples of teq.w GPR , NUM
F0980F01,"teq.w r8, #1"
F0904F20,"teq.w r0, #-0x60000000"
F0901F82,"teq.w r0, #0x820082"
F0980F60,"teq.w r8, #0x60"
// examples of tst.w GPR , GPR
EA140F00,"tst.w r4, r0"
EA118F08,"tst.w r1, r8"
EA100F03,"tst.w r0, r3"
EA180F00,"tst.w r8, r0"
// examples of tst.w GPR , GPR , SHIFT
EA180F30,"tst.w r8, r0, rrx"
EA100F36,"tst.w r0, r6, rrx"
EA100F30,"tst.w r0, r0, rrx"
EA100F33,"tst.w r0, r3, rrx"
// examples of tst.w GPR , GPR , SHIFT NUM
EA101F50,"tst.w r0, r0, lsr #5"
EA184F31,"tst.w r8, r1, ror #16"
EA100F14,"tst.w r0, r4, lsr #32"
EA100F52,"tst.w r0, r2, lsr #1"
// examples of tst.w GPR , NUM
F0100F44,"tst.w r0, #0x44"
F0101F48,"tst.w r0, #0x480048"
F0102F83,"tst.w r0, #-0x7cff7d00"
F0120F04,"tst.w r2, #4"
// examples of uadd16 GPR , GPR , GPR
FA93F048,"uadd16 r0, r3, r8"
FA92F040,"uadd16 r0, r2, r0"
FA90F040,"uadd16 r0, r0, r0"
FA90F044,"uadd16 r0, r0, r4"
// examples of uadd8 GPR , GPR , GPR
FA84F044,"uadd8 r0, r4, r4"
FA89F040,"uadd8 r0, sb, r0"
FA81F14B,"uadd8 r1, r1, fp"
FA84F042,"uadd8 r0, r4, r2"
// examples of uasx GPR , GPR , GPR
FAA1F040,"uasx r0, r1, r0"
FAA2FB40,"uasx fp, r2, r0"
FAA2F440,"uasx r4, r2, r0"
FAA4F041,"uasx r0, r4, r1"
// examples of ubfx GPR , GPR , NUM , NUM
F3C10818,"ubfx r8, r1, #0, #0x19"
F3CD0000,"ubfx r0, sp, #0, #1"
F7C40060,"ubfx r0, r4, #1, #1"
F3C00230,"ubfx r2, r0, #0, #0x11"
// examples of udf.w NUM
F7F2A414,"udf.w #0x2414"
F7F8A202,"udf.w #0x8202"
F7F0A460,"udf.w #0x460"
F7F0A144,"udf.w #0x144"
// examples of udiv GPR , GPR , GPR
FBB4F0F4,"udiv r0, r4, r4"
FBB1F1F0,"udiv r1, r1, r0"
FBB0F8F0,"udiv r8, r0, r0"
FBB0F0F0,"udiv r0, r0, r0"
// examples of uhadd16 GPR , GPR , GPR
FA92F064,"uhadd16 r0, r2, r4"
FA90F360,"uhadd16 r3, r0, r0"
FA90F160,"uhadd16 r1, r0, r0"
FA9BF060,"uhadd16 r0, fp, r0"
// examples of uhadd8 GPR , GPR , GPR
FA82F161,"uhadd8 r1, r2, r1"
FA81F464,"uhadd8 r4, r1, r4"
FA80F862,"uhadd8 r8, r0, r2"
FA80F960,"uhadd8 sb, r0, r0"
// examples of uhasx GPR , GPR , GPR
FAA2F662,"uhasx r6, r2, r2"
FAA0F066,"uhasx r0, r0, r6"
FAA8F461,"uhasx r4, r8, r1"
FAA4F061,"uhasx r0, r4, r1"
// examples of uhsax GPR , GPR , GPR
FAE0F06C,"uhsax r0, r0, ip"
FAE2F060,"uhsax r0, r2, r0"
FAE8F061,"uhsax r0, r8, r1"
FAE0F460,"uhsax r4, r0, r0"
// examples of uhsub16 GPR , GPR , GPR
FAD0FA60,"uhsub16 sl, r0, r0"
FAD2F064,"uhsub16 r0, r2, r4"
FAD4F460,"uhsub16 r4, r4, r0"
FAD0F360,"uhsub16 r3, r0, r0"
// examples of uhsub8 GPR , GPR , GPR
FAC1F060,"uhsub8 r0, r1, r0"
FAC0F066,"uhsub8 r0, r0, r6"
FAC8F061,"uhsub8 r0, r8, r1"
FACCF061,"uhsub8 r0, ip, r1"
// examples of umaal GPR , GPR , GPR , GPR
FBE0826A,"umaal r8, r2, r0, sl"
FBE00560,"umaal r0, r5, r0, r0"
FBE00067,"umaal r0, r0, r0, r7"
FBE01060,"umaal r1, r0, r0, r0"
// examples of umlal GPR , GPR , GPR , GPR
FBE00300,"umlal r0, r3, r0, r0"
FBE09002,"umlal sb, r0, r0, r2"
FBE81100,"umlal r1, r1, r8, r0"
FBE04008,"umlal r4, r0, r0, r8"
// examples of umull GPR , GPR , GPR , GPR
FBA30800,"umull r0, r8, r3, r0"
FBAA2000,"umull r2, r0, sl, r0"
FBA82000,"umull r2, r0, r8, r0"
FBA00400,"umull r0, r4, r0, r0"
// examples of uqadd16 GPR , GPR , GPR
FA90F050,"uqadd16 r0, r0, r0"
FA92F05A,"uqadd16 r0, r2, sl"
FA98F250,"uqadd16 r2, r8, r0"
FA92F450,"uqadd16 r4, r2, r0"
// examples of uqadd8 GPR , GPR , GPR
FA88F550,"uqadd8 r5, r8, r0"
FA81F150,"uqadd8 r1, r1, r0"
FA80F058,"uqadd8 r0, r0, r8"
FA89F05C,"uqadd8 r0, sb, ip"
// examples of uqasx GPR , GPR , GPR
FAA1F053,"uqasx r0, r1, r3"
FAA1F451,"uqasx r4, r1, r1"
FAA2F058,"uqasx r0, r2, r8"
FAA0FC54,"uqasx ip, r0, r4"
// examples of uqsax GPR , GPR , GPR
FAE5F050,"uqsax r0, r5, r0"
FAE8F051,"uqsax r0, r8, r1"
FAE0F150,"uqsax r1, r0, r0"
FAE0F058,"uqsax r0, r0, r8"
// examples of uqsub16 GPR , GPR , GPR
FADCF854,"uqsub16 r8, ip, r4"
FAD0F450,"uqsub16 r4, r0, r0"
FADEF050,"uqsub16 r0, lr, r0"
FAD0F252,"uqsub16 r2, r0, r2"
// examples of uqsub8 GPR , GPR , GPR
FAC0F05D,"uqsub8 r0, r0, sp"
FAC4F050,"uqsub8 r0, r4, r0"
FAC0F256,"uqsub8 r2, r0, r6"
FAC0F051,"uqsub8 r0, r0, r1"
// examples of usad8 GPR , GPR , GPR
FB70F80A,"usad8 r8, r0, sl"
FB78F204,"usad8 r2, r8, r4"
FB7AF002,"usad8 r0, sl, r2"
FB70F204,"usad8 r2, r0, r4"
// examples of usada8 GPR , GPR , GPR , GPR
FB716400,"usada8 r4, r1, r0, r6"
FB7E0800,"usada8 r8, lr, r0, r0"
FB730200,"usada8 r2, r3, r0, r0"
FB730208,"usada8 r2, r3, r8, r0"
// examples of usat GPR , NUM , GPR
F3850000,"usat r0, #0, r5"
F3800802,"usat r8, #2, r0"
F3800003,"usat r0, #3, r0"
F3880100,"usat r1, #0, r8"
// examples of usat GPR , NUM , GPR , SHIFT NUM
F3A00046,"usat r0, #6, r0, asr #1"
F3824244,"usat r2, #4, r2, lsl #0x11"
F38003C0,"usat r3, #0, r0, lsl #3"
F38006C0,"usat r6, #0, r0, lsl #3"
// examples of usat16 GPR , NUM , GPR
F3A0000A,"usat16 r0, #0xa, r0"
F3A00208,"usat16 r2, #8, r0"
F3A40108,"usat16 r1, #8, r4"
F3A00008,"usat16 r0, #8, r0"
// examples of usax GPR , GPR , GPR
FAE0F846,"usax r8, r0, r6"
FAE1F040,"usax r0, r1, r0"
FAE6F042,"usax r0, r6, r2"
FAE0F240,"usax r2, r0, r0"
// examples of usub16 GPR , GPR , GPR
FAD8F140,"usub16 r1, r8, r0"
FAD0F748,"usub16 r7, r0, r8"
FAD0F049,"usub16 r0, r0, sb"
FAD4F241,"usub16 r2, r4, r1"
// examples of usub8 GPR , GPR , GPR
FAC0F042,"usub8 r0, r0, r2"
FAC2F248,"usub8 r2, r2, r8"
FAC0F246,"usub8 r2, r0, r6"
FAC0F244,"usub8 r2, r0, r4"
// examples of uxtab GPR , GPR , GPR
FA50F082,"uxtab r0, r0, r2"
FA50F885,"uxtab r8, r0, r5"
FA52F8C0,"uxtab r8, r2, r0"
FA50F482,"uxtab r4, r0, r2"
// examples of uxtab GPR , GPR , GPR , SHIFT NUM
FA50F293,"uxtab r2, r0, r3, ror #8"
FA50F193,"uxtab r1, r0, r3, ror #8"
FA50F090,"uxtab r0, r0, r0, ror #8"
FA50F096,"uxtab r0, r0, r6, ror #8"
// examples of uxtab16 GPR , GPR , GPR
FA30F080,"uxtab16 r0, r0, r0"
FA38F480,"uxtab16 r4, r8, r0"
FA39F080,"uxtab16 r0, sb, r0"
FA34F089,"uxtab16 r0, r4, sb"
// examples of uxtab16 GPR , GPR , GPR , SHIFT NUM
FA33F090,"uxtab16 r0, r3, r0, ror #8"
FA34F090,"uxtab16 r0, r4, r0, ror #8"
FA30F095,"uxtab16 r0, r0, r5, ror #8"
FA30F899,"uxtab16 r8, r0, sb, ror #8"
// examples of uxtah GPR , GPR , GPR
FA14F480,"uxtah r4, r4, r0"
FA10F881,"uxtah r8, r0, r1"
FA11F085,"uxtah r0, r1, r5"
FA12F086,"uxtah r0, r2, r6"
// examples of uxtah GPR , GPR , GPR , SHIFT NUM
FA16F190,"uxtah r1, r6, r0, ror #8"
FA14F094,"uxtah r0, r4, r4, ror #8"
FA10F298,"uxtah r2, r0, r8, ror #8"
FA10F098,"uxtah r0, r0, r8, ror #8"
// examples of uxtb.w GPR , GPR
FA5FF080,"uxtb.w r0, r0"
FA5FF284,"uxtb.w r2, r4"
FA5FF680,"uxtb.w r6, r0"
FA5FF282,"uxtb.w r2, r2"
// examples of uxtb.w GPR , GPR , SHIFT NUM
FA5FF89A,"uxtb.w r8, sl, ror #8"
FA5FF1B0,"uxtb.w r1, r0, ror #24"
FA5FF2B1,"uxtb.w r2, r1, ror #24"
FA5FF090,"uxtb.w r0, r0, ror #8"
// examples of uxtb16 GPR , GPR
FA3FF282,"uxtb16 r2, r2"
FA3FF480,"uxtb16 r4, r0"
FA3FF080,"uxtb16 r0, r0"
FA3FF280,"uxtb16 r2, r0"
// examples of uxtb16 GPR , GPR , SHIFT NUM
FA3FF090,"uxtb16 r0, r0, ror #8"
FA3FF891,"uxtb16 r8, r1, ror #8"
FA3FF2A1,"uxtb16 r2, r1, ror #16"
FA3FF092,"uxtb16 r0, r2, ror #8"
// examples of uxth.w GPR , GPR
FA1FF280,"uxth.w r2, r0"
FA1FF2C2,"uxth.w r2, r2"
FA1FF880,"uxth.w r8, r0"
FA1FF680,"uxth.w r6, r0"
// examples of uxth.w GPR , GPR , SHIFT NUM
FA1FF898,"uxth.w r8, r8, ror #8"
FA1FF896,"uxth.w r8, r6, ror #8"
FA1FF099,"uxth.w r0, sb, ror #8"
FA1FF89E,"uxth.w r8, lr, ror #8"
// examples of vaba.s16 DREG , DREG , DREG
EF121714,"vaba.s16 d1, d2, d4"
EF104710,"vaba.s16 d4, d0, d0"
EF180713,"vaba.s16 d0, d8, d3"
EF540711,"vaba.s16 d16, d4, d1"
// examples of vaba.s16 QREG , QREG , QREG
EF180750,"vaba.s16 q0, q4, q0"
EF1807D0,"vaba.s16 q0, q12, q0"
EF102754,"vaba.s16 q1, q0, q2"
EF526750,"vaba.s16 q11, q1, q0"
// examples of vaba.s32 DREG , DREG , DREG
EF210714,"vaba.s32 d0, d1, d4"
EF248790,"vaba.s32 d8, d20, d0"
EF209714,"vaba.s32 d9, d0, d4"
EF240712,"vaba.s32 d0, d4, d2"
// examples of vaba.s32 QREG , QREG , QREG
EF2027F0,"vaba.s32 q1, q8, q8"
EF680774,"vaba.s32 q8, q4, q10"
EF220758,"vaba.s32 q0, q1, q4"
EF200754,"vaba.s32 q0, q0, q2"
// examples of vaba.s8 DREG , DREG , DREG
EF00071C,"vaba.s8 d0, d0, d12"
EF0C0710,"vaba.s8 d0, d12, d0"
EF400718,"vaba.s8 d16, d0, d8"
EF008712,"vaba.s8 d8, d0, d2"
// examples of vaba.s8 QREG , QREG , QREG
EF00A758,"vaba.s8 q5, q0, q4"
EF000750,"vaba.s8 q0, q0, q0"
EF008750,"vaba.s8 q4, q0, q0"
EF000770,"vaba.s8 q0, q0, q8"
// examples of vaba.u16 DREG , DREG , DREG
FF100736,"vaba.u16 d0, d0, d22"
FF140711,"vaba.u16 d0, d4, d1"
FF129712,"vaba.u16 d9, d2, d2"
FF100790,"vaba.u16 d0, d16, d0"
// examples of vaba.u16 QREG , QREG , QREG
FF10075C,"vaba.u16 q0, q0, q6"
FF502774,"vaba.u16 q9, q0, q10"
FF100772,"vaba.u16 q0, q0, q9"
FF5407F8,"vaba.u16 q8, q10, q12"
// examples of vaba.u32 DREG , DREG , DREG
FF60171A,"vaba.u32 d17, d0, d10"
FF200710,"vaba.u32 d0, d0, d0"
FF640710,"vaba.u32 d16, d4, d0"
FF218718,"vaba.u32 d8, d1, d8"
// examples of vaba.u32 QREG , QREG , QREG
FF2A0754,"vaba.u32 q0, q5, q2"
FF248754,"vaba.u32 q4, q2, q2"
FF608750,"vaba.u32 q12, q0, q0"
FF200750,"vaba.u32 q0, q0, q0"
// examples of vaba.u8 DREG , DREG , DREG
FF024790,"vaba.u8 d4, d18, d0"
FF404711,"vaba.u8 d20, d0, d1"
FF418730,"vaba.u8 d24, d1, d16"
FF00C712,"vaba.u8 d12, d0, d2"
// examples of vaba.u8 QREG , QREG , QREG
FF0027D4,"vaba.u8 q1, q8, q2"
FF080750,"vaba.u8 q0, q4, q0"
FF008770,"vaba.u8 q4, q0, q8"
FF000750,"vaba.u8 q0, q0, q0"
// examples of vabal.s16 QREG , DREG , DREG
EF90A500,"vabal.s16 q5, d0, d0"
EFD42520,"vabal.s16 q9, d4, d16"
EF940580,"vabal.s16 q0, d20, d0"
EF91050E,"vabal.s16 q0, d1, d14"
// examples of vabal.s32 QREG , DREG , DREG
EFEA0500,"vabal.s32 q8, d10, d0"
EFA8A580,"vabal.s32 q5, d24, d0"
EFE40528,"vabal.s32 q8, d4, d24"
EFA90501,"vabal.s32 q0, d9, d1"
// examples of vabal.s8 QREG , DREG , DREG
EF822500,"vabal.s8 q1, d2, d0"
EF800500,"vabal.s8 q0, d0, d0"
EF8805A0,"vabal.s8 q0, d24, d16"
EF880520,"vabal.s8 q0, d8, d16"
// examples of vabal.u16 QREG , DREG , DREG
FF980500,"vabal.u16 q0, d8, d0"
FF940501,"vabal.u16 q0, d4, d1"
FFD20502,"vabal.u16 q8, d2, d2"
FF900521,"vabal.u16 q0, d0, d17"
// examples of vabal.u32 QREG , DREG , DREG
FFA04508,"vabal.u32 q2, d0, d8"
FFA80580,"vabal.u32 q0, d24, d0"
FFE10500,"vabal.u32 q8, d1, d0"
FFA10522,"vabal.u32 q0, d1, d18"
// examples of vabal.u8 QREG , DREG , DREG
FF800524,"vabal.u8 q0, d0, d20"
FF80C500,"vabal.u8 q6, d0, d0"
FF800502,"vabal.u8 q0, d0, d2"
FFC00504,"vabal.u8 q8, d0, d4"
// examples of vabd.f32 DREG , DREG , DREG
FF224D00,"vabd.f32 d4, d2, d0"
FF200D02,"vabd.f32 d0, d0, d2"
FF204D0A,"vabd.f32 d4, d0, d10"
FF610D04,"vabd.f32 d16, d1, d4"
// examples of vabd.f32 QREG , QREG , QREG
FF20AD40,"vabd.f32 q5, q0, q0"
FF208D44,"vabd.f32 q4, q0, q2"
FF200D40,"vabd.f32 q0, q0, q0"
FF20AD48,"vabd.f32 q5, q0, q4"
// examples of vabd.s16 DREG , DREG , DREG
EF108700,"vabd.s16 d8, d0, d0"
EF120701,"vabd.s16 d0, d2, d1"
EF180705,"vabd.s16 d0, d8, d5"
EF110700,"vabd.s16 d0, d1, d0"
// examples of vabd.s16 QREG , QREG , QREG
EF12074C,"vabd.s16 q0, q1, q6"
EF102740,"vabd.s16 q1, q0, q0"
EF1607C0,"vabd.s16 q0, q11, q0"
EF14C760,"vabd.s16 q6, q2, q8"
// examples of vabd.s32 DREG , DREG , DREG
EF60170A,"vabd.s32 d17, d0, d10"
EF630700,"vabd.s32 d16, d3, d0"
EF282780,"vabd.s32 d2, d24, d0"
EF245701,"vabd.s32 d5, d4, d1"
// examples of vabd.s32 QREG , QREG , QREG
EF288744,"vabd.s32 q4, q4, q2"
EF220740,"vabd.s32 q0, q1, q0"
EF24C74C,"vabd.s32 q6, q2, q6"
EF6407C0,"vabd.s32 q8, q10, q0"
// examples of vabd.s8 DREG , DREG , DREG
EF081720,"vabd.s8 d1, d8, d16"
EF001702,"vabd.s8 d1, d0, d2"
EF08C700,"vabd.s8 d12, d8, d0"
EF034720,"vabd.s8 d4, d3, d16"
// examples of vabd.s8 QREG , QREG , QREG
EF000742,"vabd.s8 q0, q0, q1"
EF02C740,"vabd.s8 q6, q1, q0"
EF080740,"vabd.s8 q0, q4, q0"
EF048742,"vabd.s8 q4, q2, q1"
// examples of vabd.u16 DREG , DREG , DREG
FF106705,"vabd.u16 d6, d0, d5"
FF1117A0,"vabd.u16 d1, d17, d16"
FF120780,"vabd.u16 d0, d18, d0"
FF510780,"vabd.u16 d16, d17, d0"
// examples of vabd.u16 QREG , QREG , QREG
FF140740,"vabd.u16 q0, q2, q0"
FF102744,"vabd.u16 q1, q0, q2"
FF140744,"vabd.u16 q0, q2, q2"
FF508748,"vabd.u16 q12, q0, q4"
// examples of vabd.u32 DREG , DREG , DREG
FF208780,"vabd.u32 d8, d16, d0"
FF208706,"vabd.u32 d8, d0, d6"
FF213701,"vabd.u32 d3, d1, d1"
FF222782,"vabd.u32 d2, d18, d2"
// examples of vabd.u32 QREG , QREG , QREG
FF208740,"vabd.u32 q4, q0, q0"
FF244760,"vabd.u32 q2, q2, q8"
FF208744,"vabd.u32 q4, q0, q2"
FF208742,"vabd.u32 q4, q0, q1"
// examples of vabd.u8 DREG , DREG , DREG
FF009702,"vabd.u8 d9, d0, d2"
FF010700,"vabd.u8 d0, d1, d0"
FF016702,"vabd.u8 d6, d1, d2"
FF031700,"vabd.u8 d1, d3, d0"
// examples of vabd.u8 QREG , QREG , QREG
FF0C0748,"vabd.u8 q0, q6, q4"
FF400760,"vabd.u8 q8, q0, q8"
FF00074A,"vabd.u8 q0, q0, q5"
FF028740,"vabd.u8 q4, q1, q0"
// examples of vabdl.s16 QREG , DREG , DREG
EF940702,"vabdl.s16 q0, d4, d2"
EFD00701,"vabdl.s16 q8, d0, d1"
EF902701,"vabdl.s16 q1, d0, d1"
EF922700,"vabdl.s16 q1, d2, d0"
// examples of vabdl.s32 QREG , DREG , DREG
EFA227A1,"vabdl.s32 q1, d18, d17"
EFA2070A,"vabdl.s32 q0, d2, d10"
EFE00721,"vabdl.s32 q8, d0, d17"
EFA20700,"vabdl.s32 q0, d2, d0"
// examples of vabdl.s8 QREG , DREG , DREG
EF800704,"vabdl.s8 q0, d0, d4"
EF850700,"vabdl.s8 q0, d5, d0"
EF800784,"vabdl.s8 q0, d16, d4"
EF802700,"vabdl.s8 q1, d0, d0"
// examples of vabdl.u16 QREG , DREG , DREG
FF904708,"vabdl.u16 q2, d0, d8"
FF990704,"vabdl.u16 q0, d9, d4"
FF908789,"vabdl.u16 q4, d16, d9"
FFD12700,"vabdl.u16 q9, d1, d0"
// examples of vabdl.u32 QREG , DREG , DREG
FFE10701,"vabdl.u32 q8, d1, d1"
FFA40708,"vabdl.u32 q0, d4, d8"
FFE20780,"vabdl.u32 q8, d18, d0"
FFA08701,"vabdl.u32 q4, d0, d1"
// examples of vabdl.u8 QREG , DREG , DREG
FF864700,"vabdl.u8 q2, d6, d0"
FF88A702,"vabdl.u8 q5, d8, d2"
FF800700,"vabdl.u8 q0, d0, d0"
FF880782,"vabdl.u8 q0, d24, d2"
// examples of vabs.f32 DREG , DREG
FFB90720,"vabs.f32 d0, d16"
FFB95700,"vabs.f32 d5, d0"
FFB94701,"vabs.f32 d4, d1"
FFB90704,"vabs.f32 d0, d4"
// examples of vabs.f32 QREG , QREG
FFF98742,"vabs.f32 q12, q1"
FFB92740,"vabs.f32 q1, q0"
FFB90740,"vabs.f32 q0, q0"
FFB94744,"vabs.f32 q2, q2"
// examples of vabs.f64 DREG , DREG
EEB01BC0,"vabs.f64 d1, d0"
EEB04BE9,"vabs.f64 d4, d25"
EEB0CBC0,"vabs.f64 d12, d0"
EEF00BC0,"vabs.f64 d16, d0"
// examples of vabs.s16 DREG , DREG
FFB5130D,"vabs.s16 d1, d13"
FFB51301,"vabs.s16 d1, d1"
FFB50301,"vabs.s16 d0, d1"
FFB59320,"vabs.s16 d9, d16"
// examples of vabs.s16 QREG , QREG
FFF50340,"vabs.s16 q8, q0"
FFB58362,"vabs.s16 q4, q9"
FFB50362,"vabs.s16 q0, q9"
FFB58344,"vabs.s16 q4, q2"
// examples of vabs.s32 DREG , DREG
FFB90320,"vabs.s32 d0, d16"
FFB9A300,"vabs.s32 d10, d0"
FFB94301,"vabs.s32 d4, d1"
FFB90321,"vabs.s32 d0, d17"
// examples of vabs.s32 QREG , QREG
FFB92340,"vabs.s32 q1, q0"
FFB94360,"vabs.s32 q2, q8"
FFB90342,"vabs.s32 q0, q1"
FFF94340,"vabs.s32 q10, q0"
// examples of vabs.s8 DREG , DREG
FFB12304,"vabs.s8 d2, d4"
FFB10302,"vabs.s8 d0, d2"
FFF1C320,"vabs.s8 d28, d16"
FFB10309,"vabs.s8 d0, d9"
// examples of vabs.s8 QREG , QREG
FFB10340,"vabs.s8 q0, q0"
FFB18344,"vabs.s8 q4, q2"
FFB14342,"vabs.s8 q2, q1"
FFF18340,"vabs.s8 q12, q0"
// examples of vacge.f32 DREG , DREG , DREG
FF004E90,"vacge.f32 d4, d16, d0"
FF009E90,"vacge.f32 d9, d16, d0"
FF402E10,"vacge.f32 d18, d0, d0"
FF084E92,"vacge.f32 d4, d24, d2"
// examples of vacge.f32 QREG , QREG , QREG
FF062E58,"vacge.f32 q1, q3, q4"
FF440E50,"vacge.f32 q8, q2, q0"
FF000E70,"vacge.f32 q0, q0, q8"
FF000ED0,"vacge.f32 q0, q8, q0"
// examples of vacgt.f32 DREG , DREG , DREG
FF600E11,"vacgt.f32 d16, d0, d1"
FF2C0E12,"vacgt.f32 d0, d12, d2"
FF242E9A,"vacgt.f32 d2, d20, d10"
FF600E12,"vacgt.f32 d16, d0, d2"
// examples of vacgt.f32 QREG , QREG , QREG
FF200E72,"vacgt.f32 q0, q0, q9"
FF602EF0,"vacgt.f32 q9, q8, q8"
FF620E78,"vacgt.f32 q8, q1, q12"
FF220ED4,"vacgt.f32 q0, q9, q2"
// examples of vadd.f32 SREG , SREG , SREG
EE302AAA,"vadd.f32 s4, s1, s21"
EE320A21,"vadd.f32 s0, s4, s3"
EE300A81,"vadd.f32 s0, s1, s2"
EE322A04,"vadd.f32 s4, s4, s8"
// examples of vadd.f64 DREG , DREG , DREG
EE311B08,"vadd.f64 d1, d1, d8"
EE398B20,"vadd.f64 d8, d9, d16"
EE310B21,"vadd.f64 d0, d1, d17"
EE322B80,"vadd.f64 d2, d18, d0"
// examples of vadd.i16 DREG , DREG , DREG
EF114822,"vadd.i16 d4, d1, d18"
EF110808,"vadd.i16 d0, d1, d8"
EF1A0880,"vadd.i16 d0, d26, d0"
EF164828,"vadd.i16 d4, d6, d24"
// examples of vadd.i16 QREG , QREG , QREG
EF140840,"vadd.i16 q0, q2, q0"
EF1008C0,"vadd.i16 q0, q8, q0"
EF10C868,"vadd.i16 q6, q0, q12"
EF506840,"vadd.i16 q11, q0, q0"
// examples of vadd.i32 DREG , DREG , DREG
EF23A800,"vadd.i32 d10, d3, d0"
EF220823,"vadd.i32 d0, d2, d19"
EF2D0808,"vadd.i32 d0, d13, d8"
EF210821,"vadd.i32 d0, d1, d17"
// examples of vadd.i32 QREG , QREG , QREG
EF208848,"vadd.i32 q4, q0, q4"
EF600846,"vadd.i32 q8, q0, q3"
EF200840,"vadd.i32 q0, q0, q0"
EF204840,"vadd.i32 q2, q0, q0"
// examples of vadd.i64 DREG , DREG , DREG
EF30A800,"vadd.i64 d10, d0, d0"
EF312800,"vadd.i64 d2, d1, d0"
EF300821,"vadd.i64 d0, d0, d17"
EF30A8A8,"vadd.i64 d10, d16, d24"
// examples of vadd.i64 QREG , QREG , QREG
EF700840,"vadd.i64 q8, q0, q0"
EF304860,"vadd.i64 q2, q0, q8"
EF348840,"vadd.i64 q4, q2, q0"
EF384842,"vadd.i64 q2, q4, q1"
// examples of vadd.i8 DREG , DREG , DREG
EF008880,"vadd.i8 d8, d16, d0"
EF000801,"vadd.i8 d0, d0, d1"
EF000829,"vadd.i8 d0, d0, d25"
EF004880,"vadd.i8 d4, d16, d0"
// examples of vadd.i8 QREG , QREG , QREG
EF084840,"vadd.i8 q2, q4, q0"
EF04A8C0,"vadd.i8 q5, q10, q0"
EF0208C0,"vadd.i8 q0, q9, q0"
EF006840,"vadd.i8 q3, q0, q0"
// examples of vaddhn.i16 DREG , QREG , QREG
EF806408,"vaddhn.i16 d6, q0, q4"
EFCE8400,"vaddhn.i16 d24, q7, q0"
EF820400,"vaddhn.i16 d0, q1, q0"
EF881400,"vaddhn.i16 d1, q4, q0"
// examples of vaddhn.i32 DREG , QREG , QREG
EFD00402,"vaddhn.i32 d16, q0, q1"
EF980408,"vaddhn.i32 d0, q4, q4"
EF900404,"vaddhn.i32 d0, q0, q2"
EF940400,"vaddhn.i32 d0, q2, q0"
// examples of vaddhn.i64 DREG , QREG , QREG
EFA49400,"vaddhn.i64 d9, q2, q0"
EFAC0420,"vaddhn.i64 d0, q6, q8"
EFA04480,"vaddhn.i64 d4, q8, q0"
EFA20400,"vaddhn.i64 d0, q1, q0"
// examples of vaddl.s16 QREG , DREG , DREG
EF900001,"vaddl.s16 q0, d0, d1"
EF9000A0,"vaddl.s16 q0, d16, d16"
EF90C081,"vaddl.s16 q6, d16, d1"
EFD02021,"vaddl.s16 q9, d0, d17"
// examples of vaddl.s32 QREG , DREG , DREG
EFA80005,"vaddl.s32 q0, d8, d5"
EFA0008A,"vaddl.s32 q0, d16, d10"
EFA20000,"vaddl.s32 q0, d2, d0"
EFA8C000,"vaddl.s32 q6, d8, d0"
// examples of vaddl.s8 QREG , DREG , DREG
EF830080,"vaddl.s8 q0, d19, d0"
EF810020,"vaddl.s8 q0, d1, d16"
EF800009,"vaddl.s8 q0, d0, d9"
EF824005,"vaddl.s8 q2, d2, d5"
// examples of vaddl.u16 QREG , DREG , DREG
FF9A6000,"vaddl.u16 q3, d10, d0"
FF920000,"vaddl.u16 q0, d2, d0"
FF900008,"vaddl.u16 q0, d0, d8"
FF900004,"vaddl.u16 q0, d0, d4"
// examples of vaddl.u32 QREG , DREG , DREG
FFA20080,"vaddl.u32 q0, d18, d0"
FFA04000,"vaddl.u32 q2, d0, d0"
FFA00000,"vaddl.u32 q0, d0, d0"
FFA20000,"vaddl.u32 q0, d2, d0"
// examples of vaddl.u8 QREG , DREG , DREG
FF800008,"vaddl.u8 q0, d0, d8"
FF8A2021,"vaddl.u8 q1, d10, d17"
FF808024,"vaddl.u8 q4, d0, d20"
FF806020,"vaddl.u8 q3, d0, d16"
// examples of vaddw.s16 QREG , QREG , DREG
EF90C100,"vaddw.s16 q6, q0, d0"
EFD20104,"vaddw.s16 q8, q1, d4"
EF90010C,"vaddw.s16 q0, q0, d12"
EF900180,"vaddw.s16 q0, q8, d0"
// examples of vaddw.s32 QREG , QREG , DREG
EFA08185,"vaddw.s32 q4, q8, d5"
EFA40104,"vaddw.s32 q0, q2, d4"
EFA86101,"vaddw.s32 q3, q4, d1"
EFA0012C,"vaddw.s32 q0, q0, d28"
// examples of vaddw.s8 QREG , QREG , DREG
EF8201A2,"vaddw.s8 q0, q9, d18"
EF8A0182,"vaddw.s8 q0, q13, d2"
EF800102,"vaddw.s8 q0, q0, d2"
EF800122,"vaddw.s8 q0, q0, d18"
// examples of vaddw.u16 QREG , QREG , DREG
FF900102,"vaddw.u16 q0, q0, d2"
FF90412A,"vaddw.u16 q2, q0, d26"
FF962100,"vaddw.u16 q1, q3, d0"
FF9C0100,"vaddw.u16 q0, q6, d0"
// examples of vaddw.u32 QREG , QREG , DREG
FFA40104,"vaddw.u32 q0, q2, d4"
FFA4C100,"vaddw.u32 q6, q2, d0"
FFAC8100,"vaddw.u32 q4, q6, d0"
FFE00128,"vaddw.u32 q8, q0, d24"
// examples of vaddw.u8 QREG , QREG , DREG
FFC2010D,"vaddw.u8 q8, q1, d13"
FF862100,"vaddw.u8 q1, q3, d0"
FF800184,"vaddw.u8 q0, q8, d4"
FFC00100,"vaddw.u8 q8, q0, d0"
// examples of vand DREG , DREG , DREG
EF40119A,"vand d17, d16, d10"
EF060130,"vand d0, d6, d16"
EF00013C,"vand d0, d0, d28"
EF000116,"vand d0, d0, d6"
// examples of vand QREG , QREG , QREG
EF008170,"vand q4, q0, q8"
EF0441D4,"vand q2, q10, q2"
EF0C0150,"vand q0, q6, q0"
EF0001D0,"vand q0, q8, q0"
// examples of vbic DREG , DREG , DREG
EF540110,"vbic d16, d4, d0"
EF12C111,"vbic d12, d2, d1"
EF181110,"vbic d1, d8, d0"
EF100111,"vbic d0, d0, d1"
// examples of vbic QREG , QREG , QREG
EF180154,"vbic q0, q4, q2"
EF1021D2,"vbic q1, q8, q1"
EF148150,"vbic q4, q2, q0"
EF100174,"vbic q0, q0, q10"
// examples of vbic.i16 DREG , NUM
EF868930,"vbic.i16 d8, #0x60"
EF842930,"vbic.i16 d2, #0x40"
EF800932,"vbic.i16 d0, #2"
EFC08930,"vbic.i16 d24, #0"
// examples of vbic.i16 QREG , NUM
EF840970,"vbic.i16 q0, #0x40"
EF810970,"vbic.i16 q0, #0x10"
EF822978,"vbic.i16 q1, #0x28"
EF808970,"vbic.i16 q4, #0"
// examples of vbic.i32 DREG , NUM
EF811133,"vbic.i32 d1, #0x13"
EF818131,"vbic.i32 d8, #0x11"
EF816530,"vbic.i32 d6, #0x100000"
EF844130,"vbic.i32 d4, #0x40"
// examples of vbic.i32 QREG , NUM
EFC00178,"vbic.i32 q8, #8"
EF81017A,"vbic.i32 q0, #0x1a"
EF80017B,"vbic.i32 q0, #0xb"
EF810172,"vbic.i32 q0, #0x12"
// examples of vbif DREG , DREG , DREG
FF304190,"vbif d4, d16, d0"
FF340114,"vbif d0, d4, d4"
FF309190,"vbif d9, d16, d0"
FF302118,"vbif d2, d0, d8"
// examples of vbif QREG , QREG , QREG
FF360150,"vbif q0, q3, q0"
FF30015C,"vbif q0, q0, q6"
FF340170,"vbif q0, q2, q8"
FF302150,"vbif q1, q0, q0"
// examples of vbit DREG , DREG , DREG
FF600190,"vbit d16, d16, d0"
FF202110,"vbit d2, d0, d0"
FF204112,"vbit d4, d0, d2"
FF604110,"vbit d20, d0, d0"
// examples of vbit QREG , QREG , QREG
FF2441D0,"vbit q2, q10, q0"
FF286154,"vbit q3, q4, q2"
FF280150,"vbit q0, q4, q0"
FF2001D0,"vbit q0, q8, q0"
// examples of vbsl DREG , DREG , DREG
FF12C111,"vbsl d12, d2, d1"
FF120110,"vbsl d0, d2, d0"
FF104110,"vbsl d4, d0, d0"
FF10A190,"vbsl d10, d16, d0"
// examples of vbsl QREG , QREG , QREG
FF100158,"vbsl q0, q0, q4"
FF586150,"vbsl q11, q4, q0"
FF140172,"vbsl q0, q2, q9"
FF100152,"vbsl q0, q0, q1"
// examples of vceq.f32 DREG , DREG , NUM
FFB96500,"vceq.f32 d6, d0, #0"
FFF90500,"vceq.f32 d16, d0, #0"
FFF90501,"vceq.f32 d16, d1, #0"
FFB91508,"vceq.f32 d1, d8, #0"
// examples of vceq.f32 QREG , QREG , NUM
FFB94540,"vceq.f32 q2, q0, #0"
FFB90540,"vceq.f32 q0, q0, #0"
FFB92542,"vceq.f32 q1, q1, #0"
FFB90560,"vceq.f32 q0, q8, #0"
// examples of vceq.i16 DREG , DREG , NUM
FFF50108,"vceq.i16 d16, d8, #0"
FFB50121,"vceq.i16 d0, d17, #0"
FFF51128,"vceq.i16 d17, d24, #0"
FFB54102,"vceq.i16 d4, d2, #0"
// examples of vceq.i16 QREG , QREG , NUM
FFB58148,"vceq.i16 q4, q4, #0"
FFB58140,"vceq.i16 q4, q0, #0"
FFB50148,"vceq.i16 q0, q4, #0"
FFB54140,"vceq.i16 q2, q0, #0"
// examples of vceq.i32 DREG , DREG , NUM
FFF93102,"vceq.i32 d19, d2, #0"
FFB90100,"vceq.i32 d0, d0, #0"
FFF98100,"vceq.i32 d24, d0, #0"
FFB96100,"vceq.i32 d6, d0, #0"
// examples of vceq.i32 QREG , QREG , NUM
FFB90160,"vceq.i32 q0, q8, #0"
FFB92140,"vceq.i32 q1, q0, #0"
FFB90164,"vceq.i32 q0, q10, #0"
FFB90140,"vceq.i32 q0, q0, #0"
// examples of vceq.i8 DREG , DREG , NUM
FFF18128,"vceq.i8 d24, d24, #0"
FFB14100,"vceq.i8 d4, d0, #0"
FFB12101,"vceq.i8 d2, d1, #0"
FFF18104,"vceq.i8 d24, d4, #0"
// examples of vceq.i8 QREG , QREG , NUM
FFB10148,"vceq.i8 q0, q4, #0"
FFB1A160,"vceq.i8 q5, q8, #0"
FFB10140,"vceq.i8 q0, q0, #0"
FFF12140,"vceq.i8 q9, q0, #0"
// examples of vcge.f32 DREG , DREG , DREG
FF00AE01,"vcge.f32 d10, d0, d1"
FF008EA0,"vcge.f32 d8, d16, d16"
FF024E08,"vcge.f32 d4, d2, d8"
FF006E20,"vcge.f32 d6, d0, d16"
// examples of vcge.f32 QREG , QREG , QREG
FF020E42,"vcge.f32 q0, q1, q1"
FF040E44,"vcge.f32 q0, q2, q2"
FF024E40,"vcge.f32 q2, q1, q0"
FF00AE40,"vcge.f32 q5, q0, q0"
// examples of vcge.s16 DREG , DREG , DREG
EF182338,"vcge.s16 d2, d8, d24"
EF50C318,"vcge.s16 d28, d0, d8"
EF160313,"vcge.s16 d0, d6, d3"
EF114310,"vcge.s16 d4, d1, d0"
// examples of vcge.s16 QREG , QREG , QREG
EF1003F0,"vcge.s16 q0, q8, q8"
EF1E0352,"vcge.s16 q0, q7, q1"
EF520350,"vcge.s16 q8, q1, q0"
EF50C350,"vcge.s16 q14, q0, q0"
// examples of vcge.s32 DREG , DREG , DREG
EF200310,"vcge.s32 d0, d0, d0"
EF2403B2,"vcge.s32 d0, d20, d18"
EF20033C,"vcge.s32 d0, d0, d28"
EF204391,"vcge.s32 d4, d16, d1"
// examples of vcge.s32 QREG , QREG , QREG
EF224358,"vcge.s32 q2, q1, q4"
EF242352,"vcge.s32 q1, q2, q1"
EF2C0350,"vcge.s32 q0, q6, q0"
EF2003D0,"vcge.s32 q0, q8, q0"
// examples of vcge.s8 DREG , DREG , DREG
EF400316,"vcge.s8 d16, d0, d6"
EF004310,"vcge.s8 d4, d0, d0"
EF006314,"vcge.s8 d6, d0, d4"
EF022310,"vcge.s8 d2, d2, d0"
// examples of vcge.s8 QREG , QREG , QREG
EF080354,"vcge.s8 q0, q4, q2"
EF000372,"vcge.s8 q0, q0, q9"
EF004354,"vcge.s8 q2, q0, q2"
EF0203D0,"vcge.s8 q0, q9, q0"
// examples of vcge.u16 DREG , DREG , DREG
FF18039A,"vcge.u16 d0, d24, d10"
FF138330,"vcge.u16 d8, d3, d16"
FF190312,"vcge.u16 d0, d9, d2"
FF1B0391,"vcge.u16 d0, d27, d1"
// examples of vcge.u16 QREG , QREG , QREG
FF1403D4,"vcge.u16 q0, q10, q2"
FF1843F0,"vcge.u16 q2, q12, q8"
FF548352,"vcge.u16 q12, q2, q1"
FF1003D0,"vcge.u16 q0, q8, q0"
// examples of vcge.u32 DREG , DREG , DREG
FF202331,"vcge.u32 d2, d0, d17"
FF214310,"vcge.u32 d4, d1, d0"
FF205310,"vcge.u32 d5, d0, d0"
FF600393,"vcge.u32 d16, d16, d3"
// examples of vcge.u32 QREG , QREG , QREG
FF248350,"vcge.u32 q4, q2, q0"
FF2043D0,"vcge.u32 q2, q8, q0"
FF200370,"vcge.u32 q0, q0, q8"
FF200378,"vcge.u32 q0, q0, q12"
// examples of vcge.u8 DREG , DREG , DREG
FF000310,"vcge.u8 d0, d0, d0"
FF004318,"vcge.u8 d4, d0, d8"
FF044311,"vcge.u8 d4, d4, d1"
FF404310,"vcge.u8 d20, d0, d0"
// examples of vcge.u8 QREG , QREG , QREG
FF0843D6,"vcge.u8 q2, q12, q3"
FF040358,"vcge.u8 q0, q2, q4"
FF404358,"vcge.u8 q10, q0, q4"
FF4C0354,"vcge.u8 q8, q6, q2"
// examples of vcgt.f32 DREG , DREG , DREG
FF280E0A,"vcgt.f32 d0, d8, d10"
FF604E00,"vcgt.f32 d20, d0, d0"
FF2A0E01,"vcgt.f32 d0, d10, d1"
FF281E20,"vcgt.f32 d1, d8, d16"
// examples of vcgt.f32 DREG , DREG , NUM
FFF9040C,"vcgt.f32 d16, d12, #0"
FFF90400,"vcgt.f32 d16, d0, #0"
FFB90401,"vcgt.f32 d0, d1, #0"
FFB91408,"vcgt.f32 d1, d8, #0"
// examples of vcgt.f32 QREG , QREG , NUM
FFB98440,"vcgt.f32 q4, q0, #0"
FFB90460,"vcgt.f32 q0, q8, #0"
FFB9A440,"vcgt.f32 q5, q0, #0"
FFF90440,"vcgt.f32 q8, q0, #0"
// examples of vcgt.s16 DREG , DREG , DREG
EF111300,"vcgt.s16 d1, d1, d0"
EF114300,"vcgt.s16 d4, d1, d0"
EF148380,"vcgt.s16 d8, d20, d0"
EF154381,"vcgt.s16 d4, d21, d1"
// examples of vcgt.s16 DREG , DREG , NUM
FFF50000,"vcgt.s16 d16, d0, #0"
FFF50020,"vcgt.s16 d16, d16, #0"
FFF53000,"vcgt.s16 d19, d0, #0"
FFB50001,"vcgt.s16 d0, d1, #0"
// examples of vcgt.s16 QREG , QREG , NUM
FFB52064,"vcgt.s16 q1, q10, #0"
FFB50040,"vcgt.s16 q0, q0, #0"
FFB5004A,"vcgt.s16 q0, q5, #0"
FFB56048,"vcgt.s16 q3, q4, #0"
// examples of vcgt.s32 DREG , DREG , DREG
EF284300,"vcgt.s32 d4, d8, d0"
EF29030C,"vcgt.s32 d0, d9, d12"
EF28030B,"vcgt.s32 d0, d8, d11"
EF251304,"vcgt.s32 d1, d5, d4"
// examples of vcgt.s32 DREG , DREG , NUM
FFB9200C,"vcgt.s32 d2, d12, #0"
FFB90008,"vcgt.s32 d0, d8, #0"
FFF91000,"vcgt.s32 d17, d0, #0"
FFB90000,"vcgt.s32 d0, d0, #0"
// examples of vcgt.s32 QREG , QREG , NUM
FFF90042,"vcgt.s32 q8, q1, #0"
FFB92040,"vcgt.s32 q1, q0, #0"
FFB90042,"vcgt.s32 q0, q1, #0"
FFF98040,"vcgt.s32 q12, q0, #0"
// examples of vcgt.s8 DREG , DREG , NUM
FFF13009,"vcgt.s8 d19, d9, #0"
FFF10000,"vcgt.s8 d16, d0, #0"
FFB10005,"vcgt.s8 d0, d5, #0"
FFF1A008,"vcgt.s8 d26, d8, #0"
// examples of vcgt.s8 QREG , QREG , NUM
FFB10044,"vcgt.s8 q0, q2, #0"
FFB12042,"vcgt.s8 q1, q1, #0"
FFB16060,"vcgt.s8 q3, q8, #0"
FFB14048,"vcgt.s8 q2, q4, #0"
// examples of vcgt.u16 DREG , DREG , DREG
FF150304,"vcgt.u16 d0, d5, d4"
FF180308,"vcgt.u16 d0, d8, d8"
FF118308,"vcgt.u16 d8, d1, d8"
FF110382,"vcgt.u16 d0, d17, d2"
// examples of vcgt.u16 QREG , QREG , QREG
FF544340,"vcgt.u16 q10, q2, q0"
FF100344,"vcgt.u16 q0, q0, q2"
FF120340,"vcgt.u16 q0, q1, q0"
FF520340,"vcgt.u16 q8, q1, q0"
// examples of vcgt.u32 DREG , DREG , DREG
FF601380,"vcgt.u32 d17, d16, d0"
FF205304,"vcgt.u32 d5, d0, d4"
FF250320,"vcgt.u32 d0, d5, d16"
FF686301,"vcgt.u32 d22, d8, d1"
// examples of vcgt.u32 QREG , QREG , QREG
FF200340,"vcgt.u32 q0, q0, q0"
FF2023C4,"vcgt.u32 q1, q8, q2"
FF284340,"vcgt.u32 q2, q4, q0"
FF208344,"vcgt.u32 q4, q0, q2"
// examples of vcgt.u8 DREG , DREG , DREG
FF440328,"vcgt.u8 d16, d4, d24"
FF08032A,"vcgt.u8 d0, d8, d26"
FF030304,"vcgt.u8 d0, d3, d4"
FF001387,"vcgt.u8 d1, d16, d7"
// examples of vcgt.u8 QREG , QREG , QREG
FF420340,"vcgt.u8 q8, q1, q0"
FF0083CA,"vcgt.u8 q4, q8, q5"
FF044340,"vcgt.u8 q2, q2, q0"
FF080348,"vcgt.u8 q0, q4, q4"
// examples of vcle.f32 DREG , DREG , NUM
FFB95588,"vcle.f32 d5, d8, #0"
FFB96581,"vcle.f32 d6, d1, #0"
FFB90584,"vcle.f32 d0, d4, #0"
FFF90586,"vcle.f32 d16, d6, #0"
// examples of vcle.f32 QREG , QREG , NUM
FFB905C0,"vcle.f32 q0, q0, #0"
FFB985C4,"vcle.f32 q4, q2, #0"
FFF905E8,"vcle.f32 q8, q12, #0"
FFB945C0,"vcle.f32 q2, q0, #0"
// examples of vcle.s16 DREG , DREG , NUM
FFB591A0,"vcle.s16 d9, d16, #0"
FFB5818C,"vcle.s16 d8, d12, #0"
FFB5D181,"vcle.s16 d13, d1, #0"
FFB52180,"vcle.s16 d2, d0, #0"
// examples of vcle.s16 QREG , QREG , NUM
FFF521E8,"vcle.s16 q9, q12, #0"
FFB501C2,"vcle.s16 q0, q1, #0"
FFF501C0,"vcle.s16 q8, q0, #0"
FFB521C8,"vcle.s16 q1, q4, #0"
// examples of vcle.s32 DREG , DREG , NUM
FFB91180,"vcle.s32 d1, d0, #0"
FFB901A0,"vcle.s32 d0, d16, #0"
FFB901A2,"vcle.s32 d0, d18, #0"
FFB98180,"vcle.s32 d8, d0, #0"
// examples of vcle.s32 QREG , QREG , NUM
FFB901CA,"vcle.s32 q0, q5, #0"
FFF941E2,"vcle.s32 q10, q9, #0"
FFF921C2,"vcle.s32 q9, q1, #0"
FFB901C0,"vcle.s32 q0, q0, #0"
// examples of vcle.s8 DREG , DREG , NUM
FFB10182,"vcle.s8 d0, d2, #0"
FFB10189,"vcle.s8 d0, d9, #0"
FFB14184,"vcle.s8 d4, d4, #0"
FFB101A9,"vcle.s8 d0, d25, #0"
// examples of vcle.s8 QREG , QREG , NUM
FFB181C0,"vcle.s8 q4, q0, #0"
FFB101E0,"vcle.s8 q0, q8, #0"
FFB101C0,"vcle.s8 q0, q0, #0"
FFF121C0,"vcle.s8 q9, q0, #0"
// examples of vcls.s16 DREG , DREG
FFF44402,"vcls.s16 d20, d2"
FFB41402,"vcls.s16 d1, d2"
FFF49408,"vcls.s16 d25, d8"
FFB41400,"vcls.s16 d1, d0"
// examples of vcls.s16 QREG , QREG
FFB42440,"vcls.s16 q1, q0"
FFB40442,"vcls.s16 q0, q1"
FFB40444,"vcls.s16 q0, q2"
FFB48448,"vcls.s16 q4, q4"
// examples of vcls.s32 DREG , DREG
FFB80400,"vcls.s32 d0, d0"
FFF81401,"vcls.s32 d17, d1"
FFF81400,"vcls.s32 d17, d0"
FFB8A400,"vcls.s32 d10, d0"
// examples of vcls.s32 QREG , QREG
FFB84440,"vcls.s32 q2, q0"
FFB8046A,"vcls.s32 q0, q13"
FFB80440,"vcls.s32 q0, q0"
FFB84448,"vcls.s32 q2, q4"
// examples of vcls.s8 DREG , DREG
FFB06402,"vcls.s8 d6, d2"
FFB02400,"vcls.s8 d2, d0"
FFF0440A,"vcls.s8 d20, d10"
FFB04421,"vcls.s8 d4, d17"
// examples of vcls.s8 QREG , QREG
FFB08440,"vcls.s8 q4, q0"
FFB02448,"vcls.s8 q1, q4"
FFB00448,"vcls.s8 q0, q4"
FFB00460,"vcls.s8 q0, q8"
// examples of vclt.f32 DREG , DREG , NUM
FFB90606,"vclt.f32 d0, d6, #0"
FFB92600,"vclt.f32 d2, d0, #0"
FFB90601,"vclt.f32 d0, d1, #0"
FFB90607,"vclt.f32 d0, d7, #0"
// examples of vclt.f32 QREG , QREG , NUM
FFB90660,"vclt.f32 q0, q8, #0"
FFB98648,"vclt.f32 q4, q4, #0"
FFB90642,"vclt.f32 q0, q1, #0"
FFB98640,"vclt.f32 q4, q0, #0"
// examples of vclt.s16 DREG , DREG , NUM
FFB54208,"vclt.s16 d4, d8, #0"
FFB50202,"vclt.s16 d0, d2, #0"
FFB51200,"vclt.s16 d1, d0, #0"
FFB54200,"vclt.s16 d4, d0, #0"
// examples of vclt.s16 QREG , QREG , NUM
FFB52240,"vclt.s16 q1, q0, #0"
FFB50242,"vclt.s16 q0, q1, #0"
FFB50264,"vclt.s16 q0, q10, #0"
FFB50240,"vclt.s16 q0, q0, #0"
// examples of vclt.s32 DREG , DREG , NUM
FFB92200,"vclt.s32 d2, d0, #0"
FFB98228,"vclt.s32 d8, d24, #0"
FFB95201,"vclt.s32 d5, d1, #0"
FFF93204,"vclt.s32 d19, d4, #0"
// examples of vclt.s32 QREG , QREG , NUM
FFB92248,"vclt.s32 q1, q4, #0"
FFB90240,"vclt.s32 q0, q0, #0"
FFB98240,"vclt.s32 q4, q0, #0"
FFB98260,"vclt.s32 q4, q8, #0"
// examples of vclt.s8 DREG , DREG , NUM
FFF10201,"vclt.s8 d16, d1, #0"
FFF19220,"vclt.s8 d25, d16, #0"
FFB10228,"vclt.s8 d0, d24, #0"
FFB10201,"vclt.s8 d0, d1, #0"
// examples of vclt.s8 QREG , QREG , NUM
FFF1024A,"vclt.s8 q8, q5, #0"
FFB10248,"vclt.s8 q0, q4, #0"
FFB14240,"vclt.s8 q2, q0, #0"
FFB18240,"vclt.s8 q4, q0, #0"
// examples of vclz.i16 DREG , DREG
FFB40488,"vclz.i16 d0, d8"
FFB404A4,"vclz.i16 d0, d20"
FFB48485,"vclz.i16 d8, d5"
FFB40480,"vclz.i16 d0, d0"
// examples of vclz.i16 QREG , QREG
FFB464C0,"vclz.i16 q3, q0"
FFB404C0,"vclz.i16 q0, q0"
FFB444C4,"vclz.i16 q2, q2"
FFB484C4,"vclz.i16 q4, q2"
// examples of vclz.i32 DREG , DREG
FFB80480,"vclz.i32 d0, d0"
FFB83484,"vclz.i32 d3, d4"
FFB814A0,"vclz.i32 d1, d16"
FFB814A8,"vclz.i32 d1, d24"
// examples of vclz.i32 QREG , QREG
FFB804C0,"vclz.i32 q0, q0"
FFB804EA,"vclz.i32 q0, q13"
FFF824C0,"vclz.i32 q9, q0"
FFB844C0,"vclz.i32 q2, q0"
// examples of vclz.i8 DREG , DREG
FFB05480,"vclz.i8 d5, d0"
FFB04480,"vclz.i8 d4, d0"
FFB00480,"vclz.i8 d0, d0"
FFB01480,"vclz.i8 d1, d0"
// examples of vclz.i8 QREG , QREG
FFB044C8,"vclz.i8 q2, q4"
FFB004C2,"vclz.i8 q0, q1"
FFB004C0,"vclz.i8 q0, q0"
FFB004E8,"vclz.i8 q0, q12"
// examples of vcmp.f32 SREG , NUM
EEF52A40,"vcmp.f32 s5, #0"
EEB50A40,"vcmp.f32 s0, #0"
EEB53A40,"vcmp.f32 s6, #0"
EEB52A40,"vcmp.f32 s4, #0"
// examples of vcmp.f32 SREG , SREG
EEB45A41,"vcmp.f32 s10, s2"
EEB4AA48,"vcmp.f32 s20, s16"
EEB42A40,"vcmp.f32 s4, s0"
EEB4AA40,"vcmp.f32 s20, s0"
// examples of vcmp.f64 DREG , DREG
EEB40B60,"vcmp.f64 d0, d16"
EEF42B40,"vcmp.f64 d18, d0"
EEB42B48,"vcmp.f64 d2, d8"
EEB48B41,"vcmp.f64 d8, d1"
// examples of vcmp.f64 DREG , NUM
EEB50B40,"vcmp.f64 d0, #0"
EEB59B40,"vcmp.f64 d9, #0"
EEB52B40,"vcmp.f64 d2, #0"
EEB58B40,"vcmp.f64 d8, #0"
// examples of vcmpe.f32 SREG , NUM
EEB51AC0,"vcmpe.f32 s2, #0"
EEB54AC0,"vcmpe.f32 s8, #0"
EEB50AC0,"vcmpe.f32 s0, #0"
EEB52AC0,"vcmpe.f32 s4, #0"
// examples of vcmpe.f32 SREG , SREG
EEB40AE0,"vcmpe.f32 s0, s1"
EEB48AC0,"vcmpe.f32 s16, s0"
EEB41AC1,"vcmpe.f32 s2, s2"
EEF48AC0,"vcmpe.f32 s17, s0"
// examples of vcmpe.f64 DREG , DREG
EEF40BC4,"vcmpe.f64 d16, d4"
EEB4ABC0,"vcmpe.f64 d10, d0"
EEF42BC0,"vcmpe.f64 d18, d0"
EEF41BC0,"vcmpe.f64 d17, d0"
// examples of vcmpe.f64 DREG , NUM
EEB54BC0,"vcmpe.f64 d4, #0"
EEB50BC0,"vcmpe.f64 d0, #0"
EEF52BC0,"vcmpe.f64 d18, #0"
EEF51BC0,"vcmpe.f64 d17, #0"
// examples of vcnt.8 DREG , DREG
FFB00500,"vcnt.8 d0, d0"
FFB08500,"vcnt.8 d8, d0"
FFF04521,"vcnt.8 d20, d17"
FFB00508,"vcnt.8 d0, d8"
// examples of vcnt.8 QREG , QREG
FFB00540,"vcnt.8 q0, q0"
FFF0A540,"vcnt.8 q13, q0"
FFB00544,"vcnt.8 q0, q2"
FFF00540,"vcnt.8 q8, q0"
// examples of vcvt.f16.f32 DREG , QREG
FFB6060C,"vcvt.f16.f32 d0, q6"
FFB6A608,"vcvt.f16.f32 d10, q4"
FFB6260C,"vcvt.f16.f32 d2, q6"
FFB60606,"vcvt.f16.f32 d0, q3"
// examples of vcvt.f32.f16 QREG , DREG
FFB60700,"vcvt.f32.f16 q0, d0"
FFF60720,"vcvt.f32.f16 q8, d16"
FFB6470B,"vcvt.f32.f16 q2, d11"
FFB68700,"vcvt.f32.f16 q4, d0"
// examples of vcvt.f32.f64 SREG , DREG
EEB78BE1,"vcvt.f32.f64 s16, d17"
EEB72BC1,"vcvt.f32.f64 s4, d1"
EEF78BC0,"vcvt.f32.f64 s17, d0"
EEF70BC6,"vcvt.f32.f64 s1, d6"
// examples of vcvt.f32.s16 SREG , SREG , NUM
EEBA0A48,"vcvt.f32.s16 s0, s0, #0"
EEBA8A4A,"vcvt.f32.s16 s16, s16, #0xfffffffc"
EEBA2A41,"vcvt.f32.s16 s4, s4, #0xe"
EEBA2A40,"vcvt.f32.s16 s4, s4, #0x10"
// examples of vcvt.f32.s32 DREG , DREG
FFFB8602,"vcvt.f32.s32 d24, d2"
FFBB8601,"vcvt.f32.s32 d8, d1"
FFBB860C,"vcvt.f32.s32 d8, d12"
FFBBC608,"vcvt.f32.s32 d12, d8"
// examples of vcvt.f32.s32 DREG , DREG , NUM
EFAD0E30,"vcvt.f32.s32 d0, d16, #0x13"
EFF30E13,"vcvt.f32.s32 d16, d3, #0xd"
EFAB0E10,"vcvt.f32.s32 d0, d0, #0x15"
EFB91E30,"vcvt.f32.s32 d1, d16, #7"
// examples of vcvt.f32.s32 QREG , QREG
FFBB0644,"vcvt.f32.s32 q0, q2"
FFBB0642,"vcvt.f32.s32 q0, q1"
FFBB6648,"vcvt.f32.s32 q3, q4"
FFBB2640,"vcvt.f32.s32 q1, q0"
// examples of vcvt.f32.s32 QREG , QREG , NUM
EFBB0E50,"vcvt.f32.s32 q0, q0, #5"
EFB94E72,"vcvt.f32.s32 q2, q9, #7"
EFB34E52,"vcvt.f32.s32 q2, q1, #0xd"
EFBA0E50,"vcvt.f32.s32 q0, q0, #6"
// examples of vcvt.f32.u16 SREG , SREG , NUM
EEBB0A48,"vcvt.f32.u16 s0, s0, #0"
EEFB0A40,"vcvt.f32.u16 s1, s1, #0x10"
EEBB0A46,"vcvt.f32.u16 s0, s0, #4"
EEBB0A40,"vcvt.f32.u16 s0, s0, #0x10"
// examples of vcvt.f32.u32 DREG , DREG , NUM
FFA80E14,"vcvt.f32.u32 d0, d4, #0x18"
FFA06E30,"vcvt.f32.u32 d6, d16, #0x20"
FFF04E10,"vcvt.f32.u32 d20, d0, #0x10"
FFB00E13,"vcvt.f32.u32 d0, d3, #0x10"
// examples of vcvt.f32.u32 QREG , QREG , NUM
FFE00E52,"vcvt.f32.u32 q8, q1, #0x20"
FFA04E58,"vcvt.f32.u32 q2, q4, #0x20"
FFA0AE50,"vcvt.f32.u32 q5, q0, #0x20"
FFB18E52,"vcvt.f32.u32 q4, q1, #0xf"
// examples of vcvt.f64.f32 DREG , SREG
EEB70AC1,"vcvt.f64.f32 d0, s2"
EEB70AC0,"vcvt.f64.f32 d0, s0"
EEB72AEA,"vcvt.f64.f32 d2, s21"
EEB7CAC2,"vcvt.f64.f32 d12, s4"
// examples of vcvt.f64.s16 DREG , DREG , NUM
EEBA0B40,"vcvt.f64.s16 d0, d0, #0x10"
EEFA0B42,"vcvt.f64.s16 d16, d16, #0xc"
EEBACB68,"vcvt.f64.s16 d12, d12, #0xffffffff"
EEFACB40,"vcvt.f64.s16 d28, d28, #0x10"
// examples of vcvt.f64.s32 DREG , DREG , NUM
EEBA4BC1,"vcvt.f64.s32 d4, d4, #0x1e"
EEBA1BC2,"vcvt.f64.s32 d1, d1, #0x1c"
EEBA0BC0,"vcvt.f64.s32 d0, d0, #0x20"
EEBA4BCA,"vcvt.f64.s32 d4, d4, #0xc"
// examples of vcvt.f64.s32 DREG , SREG
EEB88BC4,"vcvt.f64.s32 d8, s8"
EEB80BCA,"vcvt.f64.s32 d0, s20"
EEB80BC8,"vcvt.f64.s32 d0, s16"
EEF80BC2,"vcvt.f64.s32 d16, s4"
// examples of vcvt.f64.u16 DREG , DREG , NUM
EEBB8B62,"vcvt.f64.u16 d8, d8, #0xb"
EEBB4B44,"vcvt.f64.u16 d4, d4, #8"
EEBB0B40,"vcvt.f64.u16 d0, d0, #0x10"
EEBB1B62,"vcvt.f64.u16 d1, d1, #0xb"
// examples of vcvt.f64.u32 DREG , DREG , NUM
EEBB0BC0,"vcvt.f64.u32 d0, d0, #0x20"
EEBB0BC2,"vcvt.f64.u32 d0, d0, #0x1c"
EEBB0BC8,"vcvt.f64.u32 d0, d0, #0x10"
EEBB0BE1,"vcvt.f64.u32 d0, d0, #0x1d"
// examples of vcvt.f64.u32 DREG , SREG
EEB80B60,"vcvt.f64.u32 d0, s1"
EEF80B40,"vcvt.f64.u32 d16, s0"
EEF86B40,"vcvt.f64.u32 d22, s0"
EEB82B40,"vcvt.f64.u32 d2, s0"
// examples of vcvt.s16.f32 SREG , SREG , NUM
EEBEBA40,"vcvt.s16.f32 s22, s22, #0x10"
EEFE1A40,"vcvt.s16.f32 s3, s3, #0x10"
EEBE5A40,"vcvt.s16.f32 s10, s10, #0x10"
EEBEAA64,"vcvt.s16.f32 s20, s20, #7"
// examples of vcvt.s16.f64 DREG , DREG , NUM
EEBE5B62,"vcvt.s16.f64 d5, d5, #0xb"
EEBE1B60,"vcvt.s16.f64 d1, d1, #0xf"
EEBE2B4A,"vcvt.s16.f64 d2, d2, #0xfffffffc"
EEBE0B4A,"vcvt.s16.f64 d0, d0, #0xfffffffc"
// examples of vcvt.s32.f32 DREG , DREG
FFBB0700,"vcvt.s32.f32 d0, d0"
FFFB4704,"vcvt.s32.f32 d20, d4"
FFBB2705,"vcvt.s32.f32 d2, d5"
FFBB0701,"vcvt.s32.f32 d0, d1"
// examples of vcvt.s32.f32 DREG , DREG , NUM
EFB30F19,"vcvt.s32.f32 d0, d9, #0xd"
EFAB4F10,"vcvt.s32.f32 d4, d0, #0x15"
EFB30F11,"vcvt.s32.f32 d0, d1, #0xd"
EFBB0F1C,"vcvt.s32.f32 d0, d12, #5"
// examples of vcvt.s32.f32 QREG , QREG
FFBB4744,"vcvt.s32.f32 q2, q2"
FFBB4760,"vcvt.s32.f32 q2, q8"
FFBB0768,"vcvt.s32.f32 q0, q12"
FFFB0760,"vcvt.s32.f32 q8, q8"
// examples of vcvt.s32.f32 QREG , QREG , NUM
EFFB0F50,"vcvt.s32.f32 q8, q0, #5"
EFBB6F50,"vcvt.s32.f32 q3, q0, #5"
EFAB4F50,"vcvt.s32.f32 q2, q0, #0x15"
EFAF0F50,"vcvt.s32.f32 q0, q0, #0x11"
// examples of vcvt.s32.f64 DREG , DREG , NUM
EEBE0BC2,"vcvt.s32.f64 d0, d0, #0x1c"
EEBE0BC0,"vcvt.s32.f64 d0, d0, #0x20"
EEBE4BC1,"vcvt.s32.f64 d4, d4, #0x1e"
EEBE0BE2,"vcvt.s32.f64 d0, d0, #0x1b"
// examples of vcvt.s32.f64 SREG , DREG
EEBD0BC4,"vcvt.s32.f64 s0, d4"
EEBD2BC2,"vcvt.s32.f64 s4, d2"
EEBD8BC0,"vcvt.s32.f64 s16, d0"
EEBD4BC0,"vcvt.s32.f64 s8, d0"
// examples of vcvt.u16.f32 SREG , SREG , NUM
EEFF0A42,"vcvt.u16.f32 s1, s1, #0xc"
EEFF3A40,"vcvt.u16.f32 s7, s7, #0x10"
EEFF0A40,"vcvt.u16.f32 s1, s1, #0x10"
EEBF4A44,"vcvt.u16.f32 s8, s8, #8"
// examples of vcvt.u16.f64 DREG , DREG , NUM
EEBF1B40,"vcvt.u16.f64 d1, d1, #0x10"
EEBF0B40,"vcvt.u16.f64 d0, d0, #0x10"
EEBF4B44,"vcvt.u16.f64 d4, d4, #8"
EEBF0B45,"vcvt.u16.f64 d0, d0, #6"
// examples of vcvt.u32.f32 DREG , DREG , NUM
FFA00F34,"vcvt.u32.f32 d0, d20, #0x20"
FFB08F12,"vcvt.u32.f32 d8, d2, #0x10"
FFA01F10,"vcvt.u32.f32 d1, d0, #0x20"
FFE20F10,"vcvt.u32.f32 d16, d0, #0x1e"
// examples of vcvt.u32.f32 QREG , QREG , NUM
FFA20F50,"vcvt.u32.f32 q0, q0, #0x1e"
FFB06F52,"vcvt.u32.f32 q3, q1, #0x10"
FFA06F70,"vcvt.u32.f32 q3, q8, #0x20"
FFE00F58,"vcvt.u32.f32 q8, q4, #0x20"
// examples of vcvt.u32.f64 DREG , DREG , NUM
EEFF0BC0,"vcvt.u32.f64 d16, d16, #0x20"
EEBF4BC0,"vcvt.u32.f64 d4, d4, #0x20"
EEBF2BC0,"vcvt.u32.f64 d2, d2, #0x20"
EEBF1BC0,"vcvt.u32.f64 d1, d1, #0x20"
// examples of vcvt.u32.f64 SREG , DREG
EEBC0BC3,"vcvt.u32.f64 s0, d3"
EEBC8BCA,"vcvt.u32.f64 s16, d10"
EEBC1BC1,"vcvt.u32.f64 s2, d1"
EEBC4BE8,"vcvt.u32.f64 s8, d24"
// examples of vcvta.s32.f32 SREG , SREG
FEBC0AC0,"vcvta.s32.f32 s0, s0"
FEBC0AE1,"vcvta.s32.f32 s0, s3"
FEBC1AC0,"vcvta.s32.f32 s2, s0"
FEFC0ACC,"vcvta.s32.f32 s1, s24"
// examples of vcvta.s32.f64 SREG , DREG
FEFC1BC2,"vcvta.s32.f64 s3, d2"
FEBC2BC9,"vcvta.s32.f64 s4, d9"
FEBC0BC0,"vcvta.s32.f64 s0, d0"
FEBC0BE0,"vcvta.s32.f64 s0, d16"
// examples of vcvta.u32.f32 SREG , SREG
FEBC0A48,"vcvta.u32.f32 s0, s16"
FEBC3A40,"vcvta.u32.f32 s6, s0"
FEBC8A40,"vcvta.u32.f32 s16, s0"
FEFC4A44,"vcvta.u32.f32 s9, s8"
// examples of vcvta.u32.f64 SREG , DREG
FEFC2B40,"vcvta.u32.f64 s5, d0"
FEBC2B61,"vcvta.u32.f64 s4, d17"
FEBC0B40,"vcvta.u32.f64 s0, d0"
FEBC7B40,"vcvta.u32.f64 s14, d0"
// examples of vcvtb.f16.f32 SREG , SREG
EEB34A44,"vcvtb.f16.f32 s8, s8"
EEB30A4C,"vcvtb.f16.f32 s0, s24"
EEF30A41,"vcvtb.f16.f32 s1, s2"
EEB31A41,"vcvtb.f16.f32 s2, s2"
// examples of vcvtb.f16.f64 SREG , DREG
EEB38B40,"vcvtb.f16.f64 s16, d0"
EEB30B48,"vcvtb.f16.f64 s0, d8"
EEF30B41,"vcvtb.f16.f64 s1, d1"
EEB31B48,"vcvtb.f16.f64 s2, d8"
// examples of vcvtb.f32.f16 SREG , SREG
EEB20A40,"vcvtb.f32.f16 s0, s0"
EEB20A61,"vcvtb.f32.f16 s0, s3"
EEB20A68,"vcvtb.f32.f16 s0, s17"
EEB22A44,"vcvtb.f32.f16 s4, s8"
// examples of vcvtb.f64.f16 DREG , SREG
EEF20B40,"vcvtb.f64.f16 d16, s0"
EEF20B43,"vcvtb.f64.f16 d16, s6"
EEB20B40,"vcvtb.f64.f16 d0, s0"
EEB2EB40,"vcvtb.f64.f16 d14, s0"
// examples of vcvtm.s32.f32 SREG , SREG
FEFF0AC0,"vcvtm.s32.f32 s1, s0"
FEBF0AC4,"vcvtm.s32.f32 s0, s8"
FEFF0AC4,"vcvtm.s32.f32 s1, s8"
FEBF1AC0,"vcvtm.s32.f32 s2, s0"
// examples of vcvtm.s32.f64 SREG , DREG
FEBF0BE1,"vcvtm.s32.f64 s0, d17"
FEBF8BC4,"vcvtm.s32.f64 s16, d4"
FEBF2BC2,"vcvtm.s32.f64 s4, d2"
FEFF2BC0,"vcvtm.s32.f64 s5, d0"
// examples of vcvtm.u32.f32 SREG , SREG
FEBF4A60,"vcvtm.u32.f32 s8, s1"
FEBF0A42,"vcvtm.u32.f32 s0, s4"
FEBF4A40,"vcvtm.u32.f32 s8, s0"
FEBF0A41,"vcvtm.u32.f32 s0, s2"
// examples of vcvtm.u32.f64 SREG , DREG
FEBF0B40,"vcvtm.u32.f64 s0, d0"
FEFF0B42,"vcvtm.u32.f64 s1, d2"
FEBF0B60,"vcvtm.u32.f64 s0, d16"
FEFF0B68,"vcvtm.u32.f64 s1, d24"
// examples of vcvtn.s32.f32 SREG , SREG
FEBD0AC0,"vcvtn.s32.f32 s0, s0"
FEFD0AC1,"vcvtn.s32.f32 s1, s2"
FEBD1AC0,"vcvtn.s32.f32 s2, s0"
FEBD4AC0,"vcvtn.s32.f32 s8, s0"
// examples of vcvtn.s32.f64 SREG , DREG
FEBD8BC0,"vcvtn.s32.f64 s16, d0"
FEBD1BE0,"vcvtn.s32.f64 s2, d16"
FEBD0BCC,"vcvtn.s32.f64 s0, d12"
FEFD0BC0,"vcvtn.s32.f64 s1, d0"
// examples of vcvtn.u32.f32 SREG , SREG
FEFD8A41,"vcvtn.u32.f32 s17, s2"
FEBD4A40,"vcvtn.u32.f32 s8, s0"
FEFD4A40,"vcvtn.u32.f32 s9, s0"
FEBD0A43,"vcvtn.u32.f32 s0, s6"
// examples of vcvtn.u32.f64 SREG , DREG
FEBD4B40,"vcvtn.u32.f64 s8, d0"
FEBD0B40,"vcvtn.u32.f64 s0, d0"
FEBD1B49,"vcvtn.u32.f64 s2, d9"
FEBD1B44,"vcvtn.u32.f64 s2, d4"
// examples of vcvtp.s32.f32 SREG , SREG
FEFE0AC4,"vcvtp.s32.f32 s1, s8"
FEBE2AC8,"vcvtp.s32.f32 s4, s16"
FEBE0AC8,"vcvtp.s32.f32 s0, s16"
FEBE5AC4,"vcvtp.s32.f32 s10, s8"
// examples of vcvtp.s32.f64 SREG , DREG
FEFE5BC0,"vcvtp.s32.f64 s11, d0"
FEFE0BC8,"vcvtp.s32.f64 s1, d8"
FEBE2BC8,"vcvtp.s32.f64 s4, d8"
FEBE0BC0,"vcvtp.s32.f64 s0, d0"
// examples of vcvtp.u32.f32 SREG , SREG
FEBE0A60,"vcvtp.u32.f32 s0, s1"
FEBE4A40,"vcvtp.u32.f32 s8, s0"
FEFE0A40,"vcvtp.u32.f32 s1, s0"
FEBE0A68,"vcvtp.u32.f32 s0, s17"
// examples of vcvtp.u32.f64 SREG , DREG
FEBE8B40,"vcvtp.u32.f64 s16, d0"
FEBE0B68,"vcvtp.u32.f64 s0, d24"
FEBEEB49,"vcvtp.u32.f64 s28, d9"
FEBE0B42,"vcvtp.u32.f64 s0, d2"
// examples of vcvtr.s32.f32 SREG , SREG
EEBD0A60,"vcvtr.s32.f32 s0, s1"
EEBD0A45,"vcvtr.s32.f32 s0, s10"
EEBDAA48,"vcvtr.s32.f32 s20, s16"
EEBD9A60,"vcvtr.s32.f32 s18, s1"
// examples of vcvtr.s32.f64 SREG , DREG
EEBD0B48,"vcvtr.s32.f64 s0, d8"
EEFD8B40,"vcvtr.s32.f64 s17, d0"
EEBD1B40,"vcvtr.s32.f64 s2, d0"
EEBD0B60,"vcvtr.s32.f64 s0, d16"
// examples of vcvtr.u32.f32 SREG , SREG
EEFC0A60,"vcvtr.u32.f32 s1, s1"
EEBC8A40,"vcvtr.u32.f32 s16, s0"
EEBC0A40,"vcvtr.u32.f32 s0, s0"
EEBCAA44,"vcvtr.u32.f32 s20, s8"
// examples of vcvtr.u32.f64 SREG , DREG
EEBC0B40,"vcvtr.u32.f64 s0, d0"
EEBC0B44,"vcvtr.u32.f64 s0, d4"
EEBCCB40,"vcvtr.u32.f64 s24, d0"
EEBCAB40,"vcvtr.u32.f64 s20, d0"
// examples of vcvtt.f16.f32 SREG , SREG
EEF35AC5,"vcvtt.f16.f32 s11, s10"
EEF31AC8,"vcvtt.f16.f32 s3, s16"
EEB30AC0,"vcvtt.f16.f32 s0, s0"
EEB38AC8,"vcvtt.f16.f32 s16, s16"
// examples of vcvtt.f16.f64 SREG , DREG
EEF38BE1,"vcvtt.f16.f64 s17, d17"
EEB3BBE4,"vcvtt.f16.f64 s22, d20"
EEB30BC0,"vcvtt.f16.f64 s0, d0"
EEB30BC6,"vcvtt.f16.f64 s0, d6"
// examples of vcvtt.f32.f16 SREG , SREG
EEB20AE8,"vcvtt.f32.f16 s0, s17"
EEB20AC3,"vcvtt.f32.f16 s0, s6"
EEB20AC0,"vcvtt.f32.f16 s0, s0"
EEB20AE0,"vcvtt.f32.f16 s0, s1"
// examples of vcvtt.f64.f16 DREG , SREG
EEB20BC8,"vcvtt.f64.f16 d0, s16"
EEB20BC2,"vcvtt.f64.f16 d0, s4"
EEF20BC1,"vcvtt.f64.f16 d16, s2"
EEF2ABC0,"vcvtt.f64.f16 d26, s0"
// examples of vdiv.f32 SREG , SREG , SREG
EE868A08,"vdiv.f32 s16, s12, s16"
EE80CA02,"vdiv.f32 s24, s0, s4"
EEC0AA00,"vdiv.f32 s21, s0, s0"
EE808A00,"vdiv.f32 s16, s0, s0"
// examples of vdiv.f64 DREG , DREG , DREG
EE802B20,"vdiv.f64 d2, d0, d16"
EE800B88,"vdiv.f64 d0, d16, d8"
EE802BA0,"vdiv.f64 d2, d16, d16"
EE810B80,"vdiv.f64 d0, d17, d0"
// examples of vdup.16 DREG , DREG [ NUM ]
FFB20C00,"vdup.16 d0, d0[0]"
FFB24C00,"vdup.16 d4, d0[0]"
FFB21C04,"vdup.16 d1, d4[0]"
FFB24C06,"vdup.16 d4, d6[0]"
// examples of vdup.16 QREG , DREG [ NUM ]
FFB20C4C,"vdup.16 q0, d12[0]"
FFB62C64,"vdup.16 q1, d20[1]"
FFBA4C40,"vdup.16 q2, d0[2]"
FFFE0C60,"vdup.16 q8, d16[3]"
// examples of vdup.32 DREG , DREG [ NUM ]
FFB42C05,"vdup.32 d2, d5[0]"
FFB4CC08,"vdup.32 d12, d8[0]"
FFB40C00,"vdup.32 d0, d0[0]"
FFB47C08,"vdup.32 d7, d8[0]"
// examples of vdup.32 QREG , DREG [ NUM ]
FFB40C40,"vdup.32 q0, d0[0]"
FFB44C40,"vdup.32 q2, d0[0]"
FFF40C49,"vdup.32 q8, d9[0]"
FFB48C40,"vdup.32 q4, d0[0]"
// examples of vdup.8 DREG , DREG [ NUM ]
FFB18C00,"vdup.8 d8, d0[0]"
FFB16C00,"vdup.8 d6, d0[0]"
FFB12C00,"vdup.8 d2, d0[0]"
FFB14C08,"vdup.8 d4, d8[0]"
// examples of vdup.8 QREG , DREG [ NUM ]
FFB1AC40,"vdup.8 q5, d0[0]"
FFB10C40,"vdup.8 q0, d0[0]"
FFB50C40,"vdup.8 q0, d0[2]"
FFB10C47,"vdup.8 q0, d7[0]"
// examples of veor DREG , DREG , DREG
FF400116,"veor d16, d0, d6"
FF00C190,"veor d12, d16, d0"
FF431110,"veor d17, d3, d0"
FF000130,"veor d0, d0, d16"
// examples of veor QREG , QREG , QREG
FF0021D0,"veor q1, q8, q0"
FF400172,"veor q8, q0, q9"
FF00015C,"veor q0, q0, q6"
FF000172,"veor q0, q0, q9"
// examples of vext.16 DREG , DREG , DREG , NUM
EFB30205,"vext.16 d0, d3, d5, #1"
EFB34209,"vext.16 d4, d3, d9, #1"
EFB80680,"vext.16 d0, d24, d0, #3"
EFB46206,"vext.16 d6, d4, d6, #1"
// examples of vext.16 QREG , QREG , QREG , NUM
EFB04660,"vext.16 q2, q0, q8, #3"
EFB0824A,"vext.16 q4, q0, q5, #1"
EFB00240,"vext.16 q0, q0, q0, #1"
EFB02660,"vext.16 q1, q0, q8, #3"
// examples of vext.32 DREG , DREG , DREG , NUM
EFB21408,"vext.32 d1, d2, d8, #1"
EFB26084,"vext.32 d6, d18, d4, #0"
EFB10002,"vext.32 d0, d1, d2, #0"
EFF4A000,"vext.32 d26, d4, d0, #0"
// examples of vext.32 QREG , QREG , QREG , NUM
EFB804E0,"vext.32 q0, q12, q8, #1"
EFB28440,"vext.32 q4, q1, q0, #1"
EFB20460,"vext.32 q0, q1, q8, #1"
EFB82448,"vext.32 q1, q4, q4, #1"
// examples of vext.64 QREG , QREG , QREG , NUM
EFF00042,"vext.64 q8, q0, q1, #0"
EFB000C8,"vext.64 q0, q8, q4, #0"
EFB00060,"vext.64 q0, q0, q8, #0"
EFF00040,"vext.64 q8, q0, q0, #0"
// examples of vext.8 DREG , DREG , DREG , NUM
EFB0010A,"vext.8 d0, d0, d10, #1"
EFF00780,"vext.8 d16, d16, d0, #7"
EFB01301,"vext.8 d1, d0, d1, #3"
EFB00188,"vext.8 d0, d16, d8, #1"
// examples of vext.8 QREG , QREG , QREG , NUM
EFB60940,"vext.8 q0, q3, q0, #9"
EFB02B40,"vext.8 q1, q0, q0, #0xb"
EFB02160,"vext.8 q1, q0, q8, #1"
EFB04948,"vext.8 q2, q0, q4, #9"
// examples of vfma.f32 SREG , SREG , SREG
EEA40A88,"vfma.f32 s0, s9, s16"
EEAB1A00,"vfma.f32 s2, s22, s0"
EEAB0A01,"vfma.f32 s0, s22, s2"
EEA04A00,"vfma.f32 s8, s0, s0"
// examples of vfma.f64 DREG , DREG , DREG
EEE01B80,"vfma.f64 d17, d16, d0"
EEE00B22,"vfma.f64 d16, d0, d18"
EEE01B01,"vfma.f64 d17, d0, d1"
EEA03B84,"vfma.f64 d3, d16, d4"
// examples of vfms.f32 DREG , DREG , DREG
EF201C90,"vfms.f32 d1, d16, d0"
EF200C90,"vfms.f32 d0, d16, d0"
EF602C12,"vfms.f32 d18, d0, d2"
EF209C9C,"vfms.f32 d9, d16, d12"
// examples of vfms.f32 QREG , QREG , QREG
EF208C50,"vfms.f32 q4, q0, q0"
EF288C72,"vfms.f32 q4, q4, q9"
EF680C50,"vfms.f32 q8, q4, q0"
EF280C58,"vfms.f32 q0, q4, q4"
// examples of vfms.f64 DREG , DREG , DREG
EEA12B40,"vfms.f64 d2, d1, d0"
EEA09B44,"vfms.f64 d9, d0, d4"
EEE12B48,"vfms.f64 d18, d1, d8"
EEA84B44,"vfms.f64 d4, d8, d4"
// examples of vfnma.f32 SREG , SREG , SREG
EED04A4A,"vfnma.f32 s9, s0, s20"
EE909AC8,"vfnma.f32 s18, s1, s16"
EED08A60,"vfnma.f32 s17, s0, s1"
EE904A43,"vfnma.f32 s8, s0, s6"
// examples of vfnma.f64 DREG , DREG , DREG
EED22BE0,"vfnma.f64 d18, d18, d16"
EE901B45,"vfnma.f64 d1, d0, d5"
EE911B48,"vfnma.f64 d1, d1, d8"
EE902B60,"vfnma.f64 d2, d0, d16"
// examples of vfnms.f32 SREG , SREG , SREG
EE9C9A00,"vfnms.f32 s18, s24, s0"
EED00A08,"vfnms.f32 s1, s0, s16"
EE911A00,"vfnms.f32 s2, s2, s0"
EE902A80,"vfnms.f32 s4, s1, s0"
// examples of vfnms.f64 DREG , DREG , DREG
EE904B20,"vfnms.f64 d4, d0, d16"
EED80B2C,"vfnms.f64 d16, d8, d28"
EE90CB20,"vfnms.f64 d12, d0, d16"
EE940B00,"vfnms.f64 d0, d4, d0"
// examples of vhadd.s16 DREG , DREG , DREG
EF100082,"vhadd.s16 d0, d16, d2"
EF10400C,"vhadd.s16 d4, d0, d12"
EF100008,"vhadd.s16 d0, d0, d8"
EF120005,"vhadd.s16 d0, d2, d5"
// examples of vhadd.s16 QREG , QREG , QREG
EF100040,"vhadd.s16 q0, q0, q0"
EF1000CE,"vhadd.s16 q0, q8, q7"
EF502040,"vhadd.s16 q9, q0, q0"
EF1400C0,"vhadd.s16 q0, q10, q0"
// examples of vhadd.s32 DREG , DREG , DREG
EF208000,"vhadd.s32 d8, d0, d0"
EF240009,"vhadd.s32 d0, d4, d9"
EF201002,"vhadd.s32 d1, d0, d2"
EF240088,"vhadd.s32 d0, d20, d8"
// examples of vhadd.s32 QREG , QREG , QREG
EF684040,"vhadd.s32 q10, q4, q0"
EF244040,"vhadd.s32 q2, q2, q0"
EF2A0040,"vhadd.s32 q0, q5, q0"
EF640064,"vhadd.s32 q8, q2, q10"
// examples of vhadd.s8 DREG , DREG , DREG
EF441021,"vhadd.s8 d17, d4, d17"
EF027000,"vhadd.s8 d7, d2, d0"
EF012004,"vhadd.s8 d2, d1, d4"
EF000024,"vhadd.s8 d0, d0, d20"
// examples of vhadd.s8 QREG , QREG , QREG
EF0820C0,"vhadd.s8 q1, q12, q0"
EF0A0042,"vhadd.s8 q0, q5, q1"
EF0000C8,"vhadd.s8 q0, q8, q4"
EF020048,"vhadd.s8 q0, q1, q4"
// examples of vhadd.u16 DREG , DREG , DREG
FF110000,"vhadd.u16 d0, d1, d0"
FF140000,"vhadd.u16 d0, d4, d0"
FF100008,"vhadd.u16 d0, d0, d8"
FF180000,"vhadd.u16 d0, d8, d0"
// examples of vhadd.u16 QREG , QREG , QREG
FF504040,"vhadd.u16 q10, q0, q0"
FF1C00C0,"vhadd.u16 q0, q14, q0"
FF1080C0,"vhadd.u16 q4, q8, q0"
FF120040,"vhadd.u16 q0, q1, q0"
// examples of vhadd.u32 DREG , DREG , DREG
FF200088,"vhadd.u32 d0, d16, d8"
FF254002,"vhadd.u32 d4, d5, d2"
FF2A1000,"vhadd.u32 d1, d10, d0"
FF2C2020,"vhadd.u32 d2, d12, d16"
// examples of vhadd.u32 QREG , QREG , QREG
FF200044,"vhadd.u32 q0, q0, q2"
FF228040,"vhadd.u32 q4, q1, q0"
FF202040,"vhadd.u32 q1, q0, q0"
FF204042,"vhadd.u32 q2, q0, q1"
// examples of vhadd.u8 DREG , DREG , DREG
FF000080,"vhadd.u8 d0, d16, d0"
FF00100D,"vhadd.u8 d1, d0, d13"
FF015004,"vhadd.u8 d5, d1, d4"
FF021080,"vhadd.u8 d1, d18, d0"
// examples of vhadd.u8 QREG , QREG , QREG
FF400048,"vhadd.u8 q8, q0, q4"
FF408040,"vhadd.u8 q12, q0, q0"
FF0400C0,"vhadd.u8 q0, q10, q0"
FF000048,"vhadd.u8 q0, q0, q4"
// examples of vhsub.s16 DREG , DREG , DREG
EF148200,"vhsub.s16 d8, d4, d0"
EF104280,"vhsub.s16 d4, d16, d0"
EF500202,"vhsub.s16 d16, d0, d2"
EF500200,"vhsub.s16 d16, d0, d0"
// examples of vhsub.s16 QREG , QREG , QREG
EF18024A,"vhsub.s16 q0, q4, q5"
EF180262,"vhsub.s16 q0, q4, q9"
EF100260,"vhsub.s16 q0, q0, q8"
EF140266,"vhsub.s16 q0, q2, q11"
// examples of vhsub.s32 DREG , DREG , DREG
EF604208,"vhsub.s32 d20, d0, d8"
EF200205,"vhsub.s32 d0, d0, d5"
EF20B201,"vhsub.s32 d11, d0, d1"
EF201201,"vhsub.s32 d1, d0, d1"
// examples of vhsub.s32 QREG , QREG , QREG
EF200260,"vhsub.s32 q0, q0, q8"
EF280260,"vhsub.s32 q0, q4, q8"
EF600248,"vhsub.s32 q8, q0, q4"
EF220244,"vhsub.s32 q0, q1, q2"
// examples of vhsub.s8 DREG , DREG , DREG
EF018202,"vhsub.s8 d8, d1, d2"
EF030282,"vhsub.s8 d0, d19, d2"
EF40C200,"vhsub.s8 d28, d0, d0"
EF400202,"vhsub.s8 d16, d0, d2"
// examples of vhsub.s8 QREG , QREG , QREG
EF0002C0,"vhsub.s8 q0, q8, q0"
EF082260,"vhsub.s8 q1, q4, q8"
EF0402C4,"vhsub.s8 q0, q10, q2"
EF008260,"vhsub.s8 q4, q0, q8"
// examples of vhsub.u16 DREG , DREG , DREG
FF10C200,"vhsub.u16 d12, d0, d0"
FF530200,"vhsub.u16 d16, d3, d0"
FF110202,"vhsub.u16 d0, d1, d2"
FF108282,"vhsub.u16 d8, d16, d2"
// examples of vhsub.u16 QREG , QREG , QREG
FF14C244,"vhsub.u16 q6, q2, q2"
FF120240,"vhsub.u16 q0, q1, q0"
FF180240,"vhsub.u16 q0, q4, q0"
FF1402C0,"vhsub.u16 q0, q10, q0"
// examples of vhsub.u32 DREG , DREG , DREG
FF2202A0,"vhsub.u32 d0, d18, d16"
FF282220,"vhsub.u32 d2, d8, d16"
FF240202,"vhsub.u32 d0, d4, d2"
FF200284,"vhsub.u32 d0, d16, d4"
// examples of vhsub.u32 QREG , QREG , QREG
FF2402C8,"vhsub.u32 q0, q10, q4"
FF200242,"vhsub.u32 q0, q0, q1"
FF2A4240,"vhsub.u32 q2, q5, q0"
FF608262,"vhsub.u32 q12, q0, q9"
// examples of vhsub.u8 DREG , DREG , DREG
FF002220,"vhsub.u8 d2, d0, d16"
FF00020B,"vhsub.u8 d0, d0, d11"
FF011200,"vhsub.u8 d1, d1, d0"
FF040282,"vhsub.u8 d0, d20, d2"
// examples of vhsub.u8 QREG , QREG , QREG
FF004240,"vhsub.u8 q2, q0, q0"
FF008240,"vhsub.u8 q4, q0, q0"
FF000248,"vhsub.u8 q0, q0, q4"
FF028248,"vhsub.u8 q4, q1, q4"
// examples of vld1.16 RLIST , [ GPR : NUM ]
F9A8241F,"vld1.16 {d2[0]}, [r8:0x10]"
F9AC441F,"vld1.16 {d4[0]}, [ip:0x10]"
F9A0241F,"vld1.16 {d2[0]}, [r0:0x10]"
F9A8149F,"vld1.16 {d1[2]}, [r8:0x10]"
// examples of vld1.16 RLIST , [ GPR : NUM ] !
F9E4449D,"vld1.16 {d20[2]}, [r4:0x10]!"
F9A0349D,"vld1.16 {d3[2]}, [r0:0x10]!"
F9A1641D,"vld1.16 {d6[0]}, [r1:0x10]!"
F9A0645D,"vld1.16 {d6[1]}, [r0:0x10]!"
// examples of vld1.16 RLIST , [ GPR : NUM ] , GPR
F9A20C52,"vld1.16 {d0[]}, [r2:0x10], r2"
F9A20C50,"vld1.16 {d0[]}, [r2:0x10], r0"
F9A48410,"vld1.16 {d8[0]}, [r4:0x10], r0"
F9A0C414,"vld1.16 {d12[0]}, [r0:0x10], r4"
// examples of vld1.16 RLIST , [ GPR ]
F9E0048F,"vld1.16 {d16[2]}, [r0]"
F9A0D40F,"vld1.16 {d13[0]}, [r0]"
F9A1448F,"vld1.16 {d4[2]}, [r1]"
F9A0840F,"vld1.16 {d8[0]}, [r0]"
// examples of vld1.16 RLIST , [ GPR ] !
F9A0448D,"vld1.16 {d4[2]}, [r0]!"
F9A4E40D,"vld1.16 {d14[0]}, [r4]!"
F9A4240D,"vld1.16 {d2[0]}, [r4]!"
F9E88C4D,"vld1.16 {d24[]}, [r8]!"
// examples of vld1.16 RLIST , [ GPR ] , GPR
F9A02404,"vld1.16 {d2[0]}, [r0], r4"
F9A20489,"vld1.16 {d0[2]}, [r2], sb"
F9A21404,"vld1.16 {d1[0]}, [r2], r4"
F9A46480,"vld1.16 {d6[2]}, [r4], r0"
// examples of vld1.32 RLIST , [ GPR : NUM ] !
F9A098BD,"vld1.32 {d9[1]}, [r0:0x20]!"
F9A2483D,"vld1.32 {d4[0]}, [r2:0x20]!"
F9A188BD,"vld1.32 {d8[1]}, [r1:0x20]!"
F9A448BD,"vld1.32 {d4[1]}, [r4:0x20]!"
// examples of vld1.32 RLIST , [ GPR : NUM ] , GPR
F9E00830,"vld1.32 {d16[0]}, [r0:0x20], r0"
F9A18831,"vld1.32 {d8[0]}, [r1:0x20], r1"
F9E04832,"vld1.32 {d20[0]}, [r0:0x20], r2"
F9A02831,"vld1.32 {d2[0]}, [r0:0x20], r1"
// examples of vld1.32 RLIST , [ GPR ]
F9A40C8F,"vld1.32 {d0[]}, [r4]"
F9A2980F,"vld1.32 {d9[0]}, [r2]"
F9A9080F,"vld1.32 {d0[0]}, [sb]"
F9AB280F,"vld1.32 {d2[0]}, [fp]"
// examples of vld1.32 RLIST , [ GPR ] !
F9A1080D,"vld1.32 {d0[0]}, [r1]!"
F9A0A80D,"vld1.32 {d10[0]}, [r0]!"
F9A8188D,"vld1.32 {d1[1]}, [r8]!"
F9AB180D,"vld1.32 {d1[0]}, [fp]!"
// examples of vld1.32 RLIST , [ GPR ] , GPR
F9E04806,"vld1.32 {d20[0]}, [r0], r6"
F9A23800,"vld1.32 {d3[0]}, [r2], r0"
F9E28880,"vld1.32 {d24[1]}, [r2], r0"
F9A20C80,"vld1.32 {d0[]}, [r2], r0"
// examples of vld1.64 RLIST , [ GPR : NUM ]
F92162FF,"vld1.64 {d6, d7, d8, d9}, [r1:0x100]"
F92502FF,"vld1.64 {d0, d1, d2, d3}, [r5:0x100]"
F920CADF,"vld1.64 {d12, d13}, [r0:0x40]"
F96662DF,"vld1.64 {d22, d23, d24, d25}, [r6:0x40]"
// examples of vld1.64 RLIST , [ GPR : NUM ] !
F92D12DD,"vld1.64 {d1, d2, d3, d4}, [sp:0x40]!"
F9242ADD,"vld1.64 {d2, d3}, [r4:0x40]!"
F92A02DD,"vld1.64 {d0, d1, d2, d3}, [sl:0x40]!"
F92026DD,"vld1.64 {d2, d3, d4}, [r0:0x40]!"
// examples of vld1.64 RLIST , [ GPR : NUM ] , GPR
F9203ADA,"vld1.64 {d3, d4}, [r0:0x40], sl"
F96202F0,"vld1.64 {d16, d17, d18, d19}, [r2:0x100], r0"
F9212AD0,"vld1.64 {d2, d3}, [r1:0x40], r0"
F92016D2,"vld1.64 {d1, d2, d3}, [r0:0x40], r2"
// examples of vld1.64 RLIST , [ GPR ]
F92082CF,"vld1.64 {d8, d9, d10, d11}, [r0]"
F92002CF,"vld1.64 {d0, d1, d2, d3}, [r0]"
F92812CF,"vld1.64 {d1, d2, d3, d4}, [r8]"
F96006CF,"vld1.64 {d16, d17, d18}, [r0]"
// examples of vld1.64 RLIST , [ GPR ] !
F96026CD,"vld1.64 {d18, d19, d20}, [r0]!"
F92182CD,"vld1.64 {d8, d9, d10, d11}, [r1]!"
F96002CD,"vld1.64 {d16, d17, d18, d19}, [r0]!"
F92002CD,"vld1.64 {d0, d1, d2, d3}, [r0]!"
// examples of vld1.64 RLIST , [ GPR ] , GPR
F96402C2,"vld1.64 {d16, d17, d18, d19}, [r4], r2"
F92822C6,"vld1.64 {d2, d3, d4, d5}, [r8], r6"
F92962C0,"vld1.64 {d6, d7, d8, d9}, [sb], r0"
F92206C9,"vld1.64 {d0, d1, d2}, [r2], sb"
// examples of vld1.8 RLIST , [ GPR : NUM ] , GPR
F9240711,"vld1.8 {d0}, [r4:0x40], r1"
F9250212,"vld1.8 {d0, d1, d2, d3}, [r5:0x40], r2"
F9680618,"vld1.8 {d16, d17, d18}, [r8:0x40], r8"
F9248210,"vld1.8 {d8, d9, d10, d11}, [r4:0x40], r0"
// examples of vld1.8 RLIST , [ GPR ]
F9E0000F,"vld1.8 {d16[0]}, [r0]"
F9A0C08F,"vld1.8 {d12[4]}, [r0]"
F9A0408F,"vld1.8 {d4[4]}, [r0]"
F9A4208F,"vld1.8 {d2[4]}, [r4]"
// examples of vld1.8 RLIST , [ GPR ] !
F9A4300D,"vld1.8 {d3[0]}, [r4]!"
F9A0500D,"vld1.8 {d5[0]}, [r0]!"
F9A2C00D,"vld1.8 {d12[0]}, [r2]!"
F920420D,"vld1.8 {d4, d5, d6, d7}, [r0]!"
// examples of vld1.8 RLIST , [ GPR ] , GPR
F9A88000,"vld1.8 {d8[0]}, [r8], r0"
F9E08004,"vld1.8 {d24[0]}, [r0], r4"
F9E08080,"vld1.8 {d24[4]}, [r0], r0"
F9A0A009,"vld1.8 {d10[0]}, [r0], sb"
// examples of vld2.16 RLIST , [ GPR : NUM ]
F9E2453F,"vld2.16 {d20[0], d22[0]}, [r2:0x20]"
F9A005FF,"vld2.16 {d0[3], d2[3]}, [r0:0x20]"
F9A6259F,"vld2.16 {d2[2], d3[2]}, [r6:0x20]"
F9A5151F,"vld2.16 {d1[0], d2[0]}, [r5:0x20]"
// examples of vld2.16 RLIST , [ GPR : NUM ] !
F9A0E51D,"vld2.16 {d14[0], d15[0]}, [r0:0x20]!"
F9A1151D,"vld2.16 {d1[0], d2[0]}, [r1:0x20]!"
F9A015BD,"vld2.16 {d1[2], d3[2]}, [r0:0x20]!"
F9A2151D,"vld2.16 {d1[0], d2[0]}, [r2:0x20]!"
// examples of vld2.16 RLIST , [ GPR : NUM ] , GPR
F9E30518,"vld2.16 {d16[0], d17[0]}, [r3:0x20], r8"
F9E64510,"vld2.16 {d20[0], d21[0]}, [r6:0x20], r0"
F9A805B0,"vld2.16 {d0[2], d2[2]}, [r8:0x20], r0"
F9A60558,"vld2.16 {d0[1], d1[1]}, [r6:0x20], r8"
// examples of vld2.16 RLIST , [ GPR ]
F9A0450F,"vld2.16 {d4[0], d5[0]}, [r0]"
F9AC150F,"vld2.16 {d1[0], d2[0]}, [ip]"
F9A2C50F,"vld2.16 {d12[0], d13[0]}, [r2]"
F9A3052F,"vld2.16 {d0[0], d2[0]}, [r3]"
// examples of vld2.16 RLIST , [ GPR ] !
F9A4050D,"vld2.16 {d0[0], d1[0]}, [r4]!"
F9E4354D,"vld2.16 {d19[1], d20[1]}, [r4]!"
F9A2150D,"vld2.16 {d1[0], d2[0]}, [r2]!"
F9A1052D,"vld2.16 {d0[0], d2[0]}, [r1]!"
// examples of vld2.16 RLIST , [ GPR ] , GPR
F9A8850C,"vld2.16 {d8[0], d9[0]}, [r8], ip"
F9A80520,"vld2.16 {d0[0], d2[0]}, [r8], r0"
F9A81520,"vld2.16 {d1[0], d3[0]}, [r8], r0"
F9E48506,"vld2.16 {d24[0], d25[0]}, [r4], r6"
// examples of vld2.32 RLIST , [ GPR : NUM ]
F92013BF,"vld2.32 {d1, d2, d3, d4}, [r0:0x100]"
F9A0791F,"vld2.32 {d7[0], d8[0]}, [r0:0x40]"
F9A2191F,"vld2.32 {d1[0], d2[0]}, [r2:0x40]"
F9E0091F,"vld2.32 {d16[0], d17[0]}, [r0:0x40]"
// examples of vld2.32 RLIST , [ GPR : NUM ] !
F9A5099D,"vld2.32 {d0[1], d1[1]}, [r5:0x40]!"
F9A0491D,"vld2.32 {d4[0], d5[0]}, [r0:0x40]!"
F9A029DD,"vld2.32 {d2[1], d4[1]}, [r0:0x40]!"
F9A02D9D,"vld2.32 {d2[], d3[]}, [r0:0x40]!"
// examples of vld2.32 RLIST , [ GPR : NUM ] , GPR
F9A00998,"vld2.32 {d0[1], d1[1]}, [r0:0x40], r8"
F9A01918,"vld2.32 {d1[0], d2[0]}, [r0:0x40], r8"
F9E00992,"vld2.32 {d16[1], d17[1]}, [r0:0x40], r2"
F9A019D0,"vld2.32 {d1[1], d3[1]}, [r0:0x40], r0"
// examples of vld2.32 RLIST , [ GPR ]
F9A0198F,"vld2.32 {d1[1], d2[1]}, [r0]"
F9A1198F,"vld2.32 {d1[1], d2[1]}, [r1]"
F9A4194F,"vld2.32 {d1[0], d3[0]}, [r4]"
F9A4090F,"vld2.32 {d0[0], d1[0]}, [r4]"
// examples of vld2.32 RLIST , [ GPR ] !
F9A0F90D,"vld2.32 {d15[0], d16[0]}, [r0]!"
F9A4490D,"vld2.32 {d4[0], d5[0]}, [r4]!"
F9A9890D,"vld2.32 {d8[0], d9[0]}, [sb]!"
F9A0198D,"vld2.32 {d1[1], d2[1]}, [r0]!"
// examples of vld2.32 RLIST , [ GPR ] , GPR
F9A01908,"vld2.32 {d1[0], d2[0]}, [r0], r8"
F9A8A940,"vld2.32 {d10[0], d12[0]}, [r8], r0"
F9E10900,"vld2.32 {d16[0], d17[0]}, [r1], r0"
F9A0C948,"vld2.32 {d12[0], d14[0]}, [r0], r8"
// examples of vld2.8 RLIST , [ GPR : NUM ]
F9E4015F,"vld2.8 {d16[2], d17[2]}, [r4:0x10]"
F9EE015F,"vld2.8 {d16[2], d17[2]}, [lr:0x10]"
F9A021DF,"vld2.8 {d2[6], d3[6]}, [r0:0x10]"
F9A0411F,"vld2.8 {d4[0], d5[0]}, [r0:0x10]"
// examples of vld2.8 RLIST , [ GPR : NUM ] !
F9A6211D,"vld2.8 {d2[0], d3[0]}, [r6:0x10]!"
F9A4411D,"vld2.8 {d4[0], d5[0]}, [r4:0x10]!"
F9A4211D,"vld2.8 {d2[0], d3[0]}, [r4:0x10]!"
F9A041DD,"vld2.8 {d4[6], d5[6]}, [r0:0x10]!"
// examples of vld2.8 RLIST , [ GPR : NUM ] , GPR
F9A12190,"vld2.8 {d2[4], d3[4]}, [r1:0x10], r0"
F9AE4114,"vld2.8 {d4[0], d5[0]}, [lr:0x10], r4"
F9A00173,"vld2.8 {d0[3], d1[3]}, [r0:0x10], r3"
F9E80192,"vld2.8 {d16[4], d17[4]}, [r8:0x10], r2"
// examples of vld2.8 RLIST , [ GPR ]
F9E1818F,"vld2.8 {d24[4], d25[4]}, [r1]"
F9E0812F,"vld2.8 {d24[1], d25[1]}, [r0]"
F9AC010F,"vld2.8 {d0[0], d1[0]}, [ip]"
F9A0D10F,"vld2.8 {d13[0], d14[0]}, [r0]"
// examples of vld2.8 RLIST , [ GPR ] !
F9E0010D,"vld2.8 {d16[0], d17[0]}, [r0]!"
F9A1910D,"vld2.8 {d9[0], d10[0]}, [r1]!"
F9AA110D,"vld2.8 {d1[0], d2[0]}, [sl]!"
F9A1810D,"vld2.8 {d8[0], d9[0]}, [r1]!"
// examples of vld2.8 RLIST , [ GPR ] , GPR
F9A00169,"vld2.8 {d0[3], d1[3]}, [r0], sb"
F9E00102,"vld2.8 {d16[0], d17[0]}, [r0], r2"
F9AA0126,"vld2.8 {d0[1], d1[1]}, [sl], r6"
F9A46160,"vld2.8 {d6[3], d7[3]}, [r4], r0"
// examples of vld3.16 RLIST , [ GPR : NUM ] , GPR
F9240452,"vld3.16 {d0, d1, d2}, [r4:0x40], r2"
F9208452,"vld3.16 {d8, d9, d10}, [r0:0x40], r2"
F9640451,"vld3.16 {d16, d17, d18}, [r4:0x40], r1"
F924045A,"vld3.16 {d0, d1, d2}, [r4:0x40], sl"
// examples of vld3.16 RLIST , [ GPR ]
F9A8064F,"vld3.16 {d0[1], d1[1], d2[1]}, [r8]"
F9E0066F,"vld3.16 {d16[1], d18[1], d20[1]}, [r0]"
F9A416AF,"vld3.16 {d1[2], d3[2], d5[2]}, [r4]"
F9A4060F,"vld3.16 {d0[0], d1[0], d2[0]}, [r4]"
// examples of vld3.16 RLIST , [ GPR ] !
F9A0364D,"vld3.16 {d3[1], d4[1], d5[1]}, [r0]!"
F9A0E60D,"vld3.16 {d14[0], d15[0], d16[0]}, [r0]!"
F9A0060D,"vld3.16 {d0[0], d1[0], d2[0]}, [r0]!"
F9AC268D,"vld3.16 {d2[2], d3[2], d4[2]}, [ip]!"
// examples of vld3.16 RLIST , [ GPR ] , GPR
F9A08608,"vld3.16 {d8[0], d9[0], d10[0]}, [r0], r8"
F9A10602,"vld3.16 {d0[0], d1[0], d2[0]}, [r1], r2"
F9A40688,"vld3.16 {d0[2], d1[2], d2[2]}, [r4], r8"
F9A60602,"vld3.16 {d0[0], d1[0], d2[0]}, [r6], r2"
// examples of vld3.32 RLIST , [ GPR ]
F9A20A0F,"vld3.32 {d0[0], d1[0], d2[0]}, [r2]"
F9A80A0F,"vld3.32 {d0[0], d1[0], d2[0]}, [r8]"
F9AA2A4F,"vld3.32 {d2[0], d4[0], d6[0]}, [sl]"
F9A04A0F,"vld3.32 {d4[0], d5[0], d6[0]}, [r0]"
// examples of vld3.32 RLIST , [ GPR ] !
F9A8AA0D,"vld3.32 {d10[0], d11[0], d12[0]}, [r8]!"
F9E08A0D,"vld3.32 {d24[0], d25[0], d26[0]}, [r0]!"
F9AE0A0D,"vld3.32 {d0[0], d1[0], d2[0]}, [lr]!"
F9AC0A0D,"vld3.32 {d0[0], d1[0], d2[0]}, [ip]!"
// examples of vld3.32 RLIST , [ GPR ] , GPR
F9A19A41,"vld3.32 {d9[0], d11[0], d13[0]}, [r1], r1"
F9A10A01,"vld3.32 {d0[0], d1[0], d2[0]}, [r1], r1"
F9AD0A48,"vld3.32 {d0[0], d2[0], d4[0]}, [sp], r8"
F9A08A42,"vld3.32 {d8[0], d10[0], d12[0]}, [r0], r2"
// examples of vld3.8 RLIST , [ GPR : NUM ] , GPR
F9240412,"vld3.8 {d0, d1, d2}, [r4:0x40], r2"
F9234411,"vld3.8 {d4, d5, d6}, [r3:0x40], r1"
F9200415,"vld3.8 {d0, d1, d2}, [r0:0x40], r5"
F92C1512,"vld3.8 {d1, d3, d5}, [ip:0x40], r2"
// examples of vld3.8 RLIST , [ GPR ]
F9A1828F,"vld3.8 {d8[4], d9[4], d10[4]}, [r1]"
F9A0424F,"vld3.8 {d4[2], d5[2], d6[2]}, [r0]"
F9A2026F,"vld3.8 {d0[3], d1[3], d2[3]}, [r2]"
F9A0E24F,"vld3.8 {d14[2], d15[2], d16[2]}, [r0]"
// examples of vld3.8 RLIST , [ GPR ] !
F9AC020D,"vld3.8 {d0[0], d1[0], d2[0]}, [ip]!"
F9E1020D,"vld3.8 {d16[0], d17[0], d18[0]}, [r1]!"
F9E0020D,"vld3.8 {d16[0], d17[0], d18[0]}, [r0]!"
F9A0124D,"vld3.8 {d1[2], d2[2], d3[2]}, [r0]!"
// examples of vld3.8 RLIST , [ GPR ] , GPR
F9A42204,"vld3.8 {d2[0], d3[0], d4[0]}, [r4], r4"
F9A44204,"vld3.8 {d4[0], d5[0], d6[0]}, [r4], r4"
F9A10E20,"vld3.8 {d0[], d2[], d4[]}, [r1], r0"
F9A01208,"vld3.8 {d1[0], d2[0], d3[0]}, [r0], r8"
// examples of vld4.16 RLIST , [ GPR : NUM ]
F9A0173F,"vld4.16 {d1[0], d3[0], d5[0], d7[0]}, [r0:0x40]"
F9E3471F,"vld4.16 {d20[0], d21[0], d22[0], d23[0]}, [r3:0x40]"
F9A8879F,"vld4.16 {d8[2], d9[2], d10[2], d11[2]}, [r8:0x40]"
F9A0279F,"vld4.16 {d2[2], d3[2], d4[2], d5[2]}, [r0:0x40]"
// examples of vld4.16 RLIST , [ GPR : NUM ] !
F9A1271D,"vld4.16 {d2[0], d3[0], d4[0], d5[0]}, [r1:0x40]!"
F9A70F5D,"vld4.16 {d0[], d1[], d2[], d3[]}, [r7:0x40]!"
F9A4071D,"vld4.16 {d0[0], d1[0], d2[0], d3[0]}, [r4:0x40]!"
F9E4275D,"vld4.16 {d18[1], d19[1], d20[1], d21[1]}, [r4:0x40]!"
// examples of vld4.16 RLIST , [ GPR : NUM ] , GPR
F9A007D1,"vld4.16 {d0[3], d1[3], d2[3], d3[3]}, [r0:0x40], r1"
F9E00714,"vld4.16 {d16[0], d17[0], d18[0], d19[0]}, [r0:0x40], r4"
F9A82750,"vld4.16 {d2[1], d3[1], d4[1], d5[1]}, [r8:0x40], r0"
F9A19714,"vld4.16 {d9[0], d10[0], d11[0], d12[0]}, [r1:0x40], r4"
// examples of vld4.16 RLIST , [ GPR ]
F9A0170F,"vld4.16 {d1[0], d2[0], d3[0], d4[0]}, [r0]"
F9E0474F,"vld4.16 {d20[1], d21[1], d22[1], d23[1]}, [r0]"
F9A8970F,"vld4.16 {d9[0], d10[0], d11[0], d12[0]}, [r8]"
F9E8070F,"vld4.16 {d16[0], d17[0], d18[0], d19[0]}, [r8]"
// examples of vld4.16 RLIST , [ GPR ] !
F9A1370D,"vld4.16 {d3[0], d4[0], d5[0], d6[0]}, [r1]!"
F9A0178D,"vld4.16 {d1[2], d2[2], d3[2], d4[2]}, [r0]!"
F9A867CD,"vld4.16 {d6[3], d7[3], d8[3], d9[3]}, [r8]!"
F9A0074D,"vld4.16 {d0[1], d1[1], d2[1], d3[1]}, [r0]!"
// examples of vld4.16 RLIST , [ GPR ] , GPR
F9A00F4C,"vld4.16 {d0[], d1[], d2[], d3[]}, [r0], ip"
F9A40724,"vld4.16 {d0[0], d2[0], d4[0], d6[0]}, [r4], r4"
F9E40780,"vld4.16 {d16[2], d17[2], d18[2], d19[2]}, [r4], r0"
F9A80F48,"vld4.16 {d0[], d1[], d2[], d3[]}, [r8], r8"
// examples of vld4.32 RLIST , [ GPR : NUM ]
F9A16B1F,"vld4.32 {d6[0], d7[0], d8[0], d9[0]}, [r1:0x40]"
F9A25B2F,"vld4.32 {d5[0], d6[0], d7[0], d8[0]}, [r2:0x80]"
F9A04B1F,"vld4.32 {d4[0], d5[0], d6[0], d7[0]}, [r0:0x40]"
F9A16B5F,"vld4.32 {d6[0], d8[0], d10[0], d12[0]}, [r1:0x40]"
// examples of vld4.32 RLIST , [ GPR : NUM ] !
F9AA0B1D,"vld4.32 {d0[0], d1[0], d2[0], d3[0]}, [sl:0x40]!"
F9A44B9D,"vld4.32 {d4[1], d5[1], d6[1], d7[1]}, [r4:0x40]!"
F9E00B9D,"vld4.32 {d16[1], d17[1], d18[1], d19[1]}, [r0:0x40]!"
F9A03B1D,"vld4.32 {d3[0], d4[0], d5[0], d6[0]}, [r0:0x40]!"
// examples of vld4.32 RLIST , [ GPR : NUM ] , GPR
F9AA0B17,"vld4.32 {d0[0], d1[0], d2[0], d3[0]}, [sl:0x40], r7"
F9A21B50,"vld4.32 {d1[0], d3[0], d5[0], d7[0]}, [r2:0x40], r0"
F9A02BD0,"vld4.32 {d2[1], d4[1], d6[1], d8[1]}, [r0:0x40], r0"
F9A24B90,"vld4.32 {d4[1], d5[1], d6[1], d7[1]}, [r2:0x40], r0"
// examples of vld4.32 RLIST , [ GPR ]
F9A80B0F,"vld4.32 {d0[0], d1[0], d2[0], d3[0]}, [r8]"
F9A00BCF,"vld4.32 {d0[1], d2[1], d4[1], d6[1]}, [r0]"
F9A20B0F,"vld4.32 {d0[0], d1[0], d2[0], d3[0]}, [r2]"
F9E02B0F,"vld4.32 {d18[0], d19[0], d20[0], d21[0]}, [r0]"
// examples of vld4.32 RLIST , [ GPR ] !
F9A70B0D,"vld4.32 {d0[0], d1[0], d2[0], d3[0]}, [r7]!"
F9A0AB0D,"vld4.32 {d10[0], d11[0], d12[0], d13[0]}, [r0]!"
F9A0EB0D,"vld4.32 {d14[0], d15[0], d16[0], d17[0]}, [r0]!"
F9E46B0D,"vld4.32 {d22[0], d23[0], d24[0], d25[0]}, [r4]!"
// examples of vld4.32 RLIST , [ GPR ] , GPR
F9A02B40,"vld4.32 {d2[0], d4[0], d6[0], d8[0]}, [r0], r0"
F9E00B03,"vld4.32 {d16[0], d17[0], d18[0], d19[0]}, [r0], r3"
F9AA0B42,"vld4.32 {d0[0], d2[0], d4[0], d6[0]}, [sl], r2"
F9A01B80,"vld4.32 {d1[1], d2[1], d3[1], d4[1]}, [r0], r0"
// examples of vld4.8 RLIST , [ GPR : NUM ]
F924811F,"vld4.8 {d8, d10, d12, d14}, [r4:0x40]"
F92C003F,"vld4.8 {d0, d1, d2, d3}, [ip:0x100]"
F920003F,"vld4.8 {d0, d1, d2, d3}, [r0:0x100]"
F920801F,"vld4.8 {d8, d9, d10, d11}, [r0:0x40]"
// examples of vld4.8 RLIST , [ GPR : NUM ] !
F960013D,"vld4.8 {d16, d18, d20, d22}, [r0:0x100]!"
F927801D,"vld4.8 {d8, d9, d10, d11}, [r7:0x40]!"
F920D11D,"vld4.8 {d13, d15, d17, d19}, [r0:0x40]!"
F921803D,"vld4.8 {d8, d9, d10, d11}, [r1:0x100]!"
// examples of vld4.8 RLIST , [ GPR : NUM ] , GPR
F9212031,"vld4.8 {d2, d3, d4, d5}, [r1:0x100], r1"
F9641010,"vld4.8 {d17, d18, d19, d20}, [r4:0x40], r0"
F9205114,"vld4.8 {d5, d7, d9, d11}, [r0:0x40], r4"
F921001C,"vld4.8 {d0, d1, d2, d3}, [r1:0x40], ip"
// examples of vld4.8 RLIST , [ GPR ]
F968A00F,"vld4.8 {d26, d27, d28, d29}, [r8]"
F924400F,"vld4.8 {d4, d5, d6, d7}, [r4]"
F960100F,"vld4.8 {d17, d18, d19, d20}, [r0]"
F961000F,"vld4.8 {d16, d17, d18, d19}, [r1]"
// examples of vld4.8 RLIST , [ GPR ] !
F924200D,"vld4.8 {d2, d3, d4, d5}, [r4]!"
F920800D,"vld4.8 {d8, d9, d10, d11}, [r0]!"
F920210D,"vld4.8 {d2, d4, d6, d8}, [r0]!"
F92C010D,"vld4.8 {d0, d2, d4, d6}, [ip]!"
// examples of vld4.8 RLIST , [ GPR ] , GPR
F9618000,"vld4.8 {d24, d25, d26, d27}, [r1], r0"
F9201004,"vld4.8 {d1, d2, d3, d4}, [r0], r4"
F9284101,"vld4.8 {d4, d6, d8, d10}, [r8], r1"
F9604100,"vld4.8 {d20, d22, d24, d26}, [r0], r0"
// examples of vldmdb GPR ! , RLIST
ED350A34,"vldmdb r5!, {s0, s1, s2, s3, s4, s5, s6, s7, s8, s9, s10, s11, s12, s13, s14, s15, s16, s17, s18, s19, s20, s21, s22, s23, s24, s25, s26, s27, s28, s29, s30, s31}"
ED300A03,"vldmdb r0!, {s0, s1, s2}"
ED3A0A01,"vldmdb sl!, {s0}"
ED701A00,"vldmdb r0!, {s3}"
// examples of vldmia GPR ! , RLIST
ECF20B02,"vldmia r2!, {d16}"
ECB05A00,"vldmia r0!, {s10}"
ECB80A05,"vldmia r8!, {s0, s1, s2, s3, s4}"
ECB41A02,"vldmia r4!, {s2, s3}"
// examples of vldmia GPR , RLIST
EC911A02,"vldmia r1, {s2, s3}"
ECD20A02,"vldmia r2, {s1, s2}"
ECD08A80,"vldmia r0, {s17, s18, s19, s20, s21, s22, s23, s24, s25, s26, s27, s28, s29, s30, s31}"
ECD14A01,"vldmia r1, {s9}"
// examples of vldr DREG , [ GPR , NUM ]
ED500B02,"vldr d16, [r0, #-8]"
ED902B30,"vldr d2, [r0, #0xc0]"
ED100BC9,"vldr d0, [r0, #-0x324]"
ED544B10,"vldr d20, [r4, #-0x40]"
// examples of vldr DREG , [ GPR ]
ED909B00,"vldr d9, [r0]"
ED900B00,"vldr d0, [r0]"
ED9A0B00,"vldr d0, [sl]"
ED9C0B00,"vldr d0, [ip]"
// examples of vldr SREG , [ GPR , NUM ]
ED582A02,"vldr s5, [r8, #-8]"
ED100A30,"vldr s0, [r0, #-0xc0]"
ED110A10,"vldr s0, [r1, #-0x40]"
ED148A58,"vldr s16, [r4, #-0x160]"
// examples of vldr SREG , [ GPR ]
EDD11A00,"vldr s3, [r1]"
ED920A00,"vldr s0, [r2]"
ED910A00,"vldr s0, [r1]"
ED902A00,"vldr s4, [r0]"
// examples of vmax.f32 DREG , DREG , DREG
EF402F80,"vmax.f32 d18, d16, d0"
EF040F00,"vmax.f32 d0, d4, d0"
EF080F02,"vmax.f32 d0, d8, d2"
EF084F04,"vmax.f32 d4, d8, d4"
// examples of vmax.f32 QREG , QREG , QREG
EF020F40,"vmax.f32 q0, q1, q0"
EF088FC4,"vmax.f32 q4, q12, q2"
EF000F42,"vmax.f32 q0, q0, q1"
EF000F40,"vmax.f32 q0, q0, q0"
// examples of vmax.s16 DREG , DREG , DREG
EF109600,"vmax.s16 d9, d0, d0"
EF10A620,"vmax.s16 d10, d0, d16"
EF140605,"vmax.s16 d0, d4, d5"
EF118600,"vmax.s16 d8, d1, d0"
// examples of vmax.s16 QREG , QREG , QREG
EF100642,"vmax.s16 q0, q0, q1"
EF1006C0,"vmax.s16 q0, q8, q0"
EF140640,"vmax.s16 q0, q2, q0"
EF166644,"vmax.s16 q3, q3, q2"
// examples of vmax.s32 DREG , DREG , DREG
EF204606,"vmax.s32 d4, d0, d6"
EF250600,"vmax.s32 d0, d5, d0"
EF2A8688,"vmax.s32 d8, d26, d8"
EF204681,"vmax.s32 d4, d16, d1"
// examples of vmax.s32 QREG , QREG , QREG
EF600648,"vmax.s32 q8, q0, q4"
EF248648,"vmax.s32 q4, q2, q4"
EF200644,"vmax.s32 q0, q0, q2"
EF240648,"vmax.s32 q0, q2, q4"
// examples of vmax.s8 DREG , DREG , DREG
EF021680,"vmax.s8 d1, d18, d0"
EF002604,"vmax.s8 d2, d0, d4"
EF40C600,"vmax.s8 d28, d0, d0"
EF40260C,"vmax.s8 d18, d0, d12"
// examples of vmax.s8 QREG , QREG , QREG
EF0006C0,"vmax.s8 q0, q8, q0"
EF042642,"vmax.s8 q1, q2, q1"
EF440648,"vmax.s8 q8, q2, q4"
EF000640,"vmax.s8 q0, q0, q0"
// examples of vmax.u16 DREG , DREG , DREG
FF104604,"vmax.u16 d4, d0, d4"
FF520608,"vmax.u16 d16, d2, d8"
FF105626,"vmax.u16 d5, d0, d22"
FF101620,"vmax.u16 d1, d0, d16"
// examples of vmax.u16 QREG , QREG , QREG
FF182644,"vmax.u16 q1, q4, q2"
FF100642,"vmax.u16 q0, q0, q1"
FF140662,"vmax.u16 q0, q2, q9"
FF100644,"vmax.u16 q0, q0, q2"
// examples of vmax.u32 DREG , DREG , DREG
FF280600,"vmax.u32 d0, d8, d0"
FF240684,"vmax.u32 d0, d20, d4"
FF202604,"vmax.u32 d2, d0, d4"
FF282600,"vmax.u32 d2, d8, d0"
// examples of vmax.u32 QREG , QREG , QREG
FF24C640,"vmax.u32 q6, q2, q0"
FF200640,"vmax.u32 q0, q0, q0"
FF2006C4,"vmax.u32 q0, q8, q2"
FF288640,"vmax.u32 q4, q4, q0"
// examples of vmax.u8 DREG , DREG , DREG
FF000609,"vmax.u8 d0, d0, d9"
FF002601,"vmax.u8 d2, d0, d1"
FF02C620,"vmax.u8 d12, d2, d16"
FF021608,"vmax.u8 d1, d2, d8"
// examples of vmax.u8 QREG , QREG , QREG
FF0C06E0,"vmax.u8 q0, q14, q8"
FF002644,"vmax.u8 q1, q0, q2"
FF064660,"vmax.u8 q2, q3, q8"
FF020642,"vmax.u8 q0, q1, q1"
// examples of vmaxnm.f32 SREG , SREG , SREG
FE841A00,"vmaxnm.f32 s2, s8, s0"
FE802A80,"vmaxnm.f32 s4, s1, s0"
FE884A80,"vmaxnm.f32 s8, s17, s0"
FE840A82,"vmaxnm.f32 s0, s9, s4"
// examples of vmaxnm.f64 DREG , DREG , DREG
FEC10B02,"vmaxnm.f64 d16, d1, d2"
FE808B08,"vmaxnm.f64 d8, d0, d8"
FE810B0C,"vmaxnm.f64 d0, d1, d12"
FE808B0C,"vmaxnm.f64 d8, d0, d12"
// examples of vmin.f32 DREG , DREG , DREG
EF200F0A,"vmin.f32 d0, d0, d10"
EF200F00,"vmin.f32 d0, d0, d0"
EF214FA0,"vmin.f32 d4, d17, d16"
EF209F00,"vmin.f32 d9, d0, d0"
// examples of vmin.f32 QREG , QREG , QREG
EF240F40,"vmin.f32 q0, q2, q0"
EF608F42,"vmin.f32 q12, q0, q1"
EF200F42,"vmin.f32 q0, q0, q1"
EF208F68,"vmin.f32 q4, q0, q12"
// examples of vmin.s16 DREG , DREG , DREG
EF500618,"vmin.s16 d16, d0, d8"
EF504610,"vmin.s16 d20, d0, d0"
EF108638,"vmin.s16 d8, d0, d24"
EF108610,"vmin.s16 d8, d0, d0"
// examples of vmin.s16 QREG , QREG , QREG
EF120650,"vmin.s16 q0, q1, q0"
EF162650,"vmin.s16 q1, q3, q0"
EF100654,"vmin.s16 q0, q0, q2"
EF180674,"vmin.s16 q0, q4, q10"
// examples of vmin.s32 DREG , DREG , DREG
EF268610,"vmin.s32 d8, d6, d0"
EF643610,"vmin.s32 d19, d4, d0"
EF204614,"vmin.s32 d4, d0, d4"
EF689610,"vmin.s32 d25, d8, d0"
// examples of vmin.s32 QREG , QREG , QREG
EF242652,"vmin.s32 q1, q2, q1"
EF244670,"vmin.s32 q2, q2, q8"
EF608650,"vmin.s32 q12, q0, q0"
EF2006D0,"vmin.s32 q0, q8, q0"
// examples of vmin.s8 DREG , DREG , DREG
EF000613,"vmin.s8 d0, d0, d3"
EF040612,"vmin.s8 d0, d4, d2"
EF410610,"vmin.s8 d16, d1, d0"
EF00C691,"vmin.s8 d12, d16, d1"
// examples of vmin.s8 QREG , QREG , QREG
EF4C4650,"vmin.s8 q10, q6, q0"
EF000672,"vmin.s8 q0, q0, q9"
EF020658,"vmin.s8 q0, q1, q4"
EF008678,"vmin.s8 q4, q0, q12"
// examples of vmin.u16 DREG , DREG , DREG
FF510614,"vmin.u16 d16, d1, d4"
FF102610,"vmin.u16 d2, d0, d0"
FF182610,"vmin.u16 d2, d8, d0"
FF111610,"vmin.u16 d1, d1, d0"
// examples of vmin.u16 QREG , QREG , QREG
FF100658,"vmin.u16 q0, q0, q4"
FF5026D0,"vmin.u16 q9, q8, q0"
FF100670,"vmin.u16 q0, q0, q8"
FF1AC650,"vmin.u16 q6, q5, q0"
// examples of vmin.u32 DREG , DREG , DREG
FF202610,"vmin.u32 d2, d0, d0"
FF680610,"vmin.u32 d16, d8, d0"
FF215610,"vmin.u32 d5, d1, d0"
FF20161D,"vmin.u32 d1, d0, d13"
// examples of vmin.u32 QREG , QREG , QREG
FF200650,"vmin.u32 q0, q0, q0"
FF6846D0,"vmin.u32 q10, q12, q0"
FF20067A,"vmin.u32 q0, q0, q13"
FF248650,"vmin.u32 q4, q2, q0"
// examples of vmin.u8 DREG , DREG , DREG
FF0406B0,"vmin.u8 d0, d20, d16"
FF000691,"vmin.u8 d0, d16, d1"
FF010610,"vmin.u8 d0, d1, d0"
FF050610,"vmin.u8 d0, d5, d0"
// examples of vmin.u8 QREG , QREG , QREG
FF440654,"vmin.u8 q8, q2, q2"
FF0C0650,"vmin.u8 q0, q6, q0"
FF0006F4,"vmin.u8 q0, q8, q10"
FF080650,"vmin.u8 q0, q4, q0"
// examples of vminnm.f32 SREG , SREG , SREG
FE802A40,"vminnm.f32 s4, s0, s0"
FE882AC0,"vminnm.f32 s4, s17, s0"
FE804A68,"vminnm.f32 s8, s0, s17"
FE804AC0,"vminnm.f32 s8, s1, s0"
// examples of vminnm.f64 DREG , DREG , DREG
FE825B41,"vminnm.f64 d5, d2, d1"
FE820B68,"vminnm.f64 d0, d2, d24"
FE880B41,"vminnm.f64 d0, d8, d1"
FE840B48,"vminnm.f64 d0, d4, d8"
// examples of vmla.f32 SREG , SREG , SREG
EE020A01,"vmla.f32 s0, s4, s2"
CE002A80,"vmla.f32 s4, s1, s0"
CE000A22,"vmla.f32 s0, s0, s5"
CE000A89,"vmla.f32 s0, s1, s18"
// examples of vmla.f64 DREG , DREG , DREG
CE001B04,"vmla.f64 d1, d0, d4"
EE000B02,"vmla.f64 d0, d0, d2"
CE004B00,"vmla.f64 d4, d0, d0"
EE000B00,"vmla.f64 d0, d0, d0"
// examples of vmla.i16 DREG , DREG , DREG
EF100904,"vmla.i16 d0, d0, d4"
EF1E0901,"vmla.i16 d0, d14, d1"
EF124980,"vmla.i16 d4, d18, d0"
EF50A901,"vmla.i16 d26, d0, d1"
// examples of vmla.i16 DREG , DREG , DREG [ NUM ]
EF958042,"vmla.i16 d8, d5, d2[0]"
EF983040,"vmla.i16 d3, d8, d0[0]"
EF9000E2,"vmla.i16 d0, d16, d2[2]"
EF902064,"vmla.i16 d2, d0, d4[2]"
// examples of vmla.i16 QREG , QREG , DREG [ NUM ]
FF94A042,"vmla.i16 q5, q2, d2[0]"
FF900066,"vmla.i16 q0, q0, d6[2]"
FF920042,"vmla.i16 q0, q1, d2[0]"
FF980046,"vmla.i16 q0, q4, d6[0]"
// examples of vmla.i16 QREG , QREG , QREG
EF504940,"vmla.i16 q10, q0, q0"
EF180948,"vmla.i16 q0, q4, q4"
EF120942,"vmla.i16 q0, q1, q1"
EF1009C8,"vmla.i16 q0, q8, q4"
// examples of vmla.i32 DREG , DREG , DREG
EF2009A1,"vmla.i32 d0, d16, d17"
EF288903,"vmla.i32 d8, d8, d3"
EF22590C,"vmla.i32 d5, d2, d12"
EF220983,"vmla.i32 d0, d18, d3"
// examples of vmla.i32 DREG , DREG , DREG [ NUM ]
EFA28042,"vmla.i32 d8, d2, d2[0]"
EFA20040,"vmla.i32 d0, d2, d0[0]"
EFA24041,"vmla.i32 d4, d2, d1[0]"
EFE80040,"vmla.i32 d16, d8, d0[0]"
// examples of vmla.i32 QREG , QREG , DREG [ NUM ]
FFA80040,"vmla.i32 q0, q4, d0[0]"
FFA80044,"vmla.i32 q0, q4, d4[0]"
FFA00040,"vmla.i32 q0, q0, d0[0]"
FFA02040,"vmla.i32 q1, q0, d0[0]"
// examples of vmla.i32 QREG , QREG , QREG
EF608944,"vmla.i32 q12, q0, q2"
EF220944,"vmla.i32 q0, q1, q2"
EF204948,"vmla.i32 q2, q0, q4"
EF204940,"vmla.i32 q2, q0, q0"
// examples of vmla.i8 DREG , DREG , DREG
EF000901,"vmla.i8 d0, d0, d1"
EF040982,"vmla.i8 d0, d20, d2"
EF003903,"vmla.i8 d3, d0, d3"
EF498900,"vmla.i8 d24, d9, d0"
// examples of vmla.i8 QREG , QREG , QREG
EF442940,"vmla.i8 q9, q2, q0"
EF000968,"vmla.i8 q0, q0, q12"
EF008940,"vmla.i8 q4, q0, q0"
EF006942,"vmla.i8 q3, q0, q1"
// examples of vmlal.s16 QREG , DREG , DREG
EFD58801,"vmlal.s16 q12, d5, d1"
EF9A080C,"vmlal.s16 q0, d10, d12"
EF942880,"vmlal.s16 q1, d20, d0"
EF902808,"vmlal.s16 q1, d0, d8"
// examples of vmlal.s16 QREG , DREG , DREG [ NUM ]
EF9A024C,"vmlal.s16 q0, d10, d4[1]"
EF904245,"vmlal.s16 q2, d0, d5[0]"
EF900260,"vmlal.s16 q0, d0, d0[2]"
EF9E0248,"vmlal.s16 q0, d14, d0[1]"
// examples of vmlal.s32 QREG , DREG , DREG
EFAD8800,"vmlal.s32 q4, d13, d0"
EFA30882,"vmlal.s32 q0, d19, d2"
EFA12804,"vmlal.s32 q1, d1, d4"
EFA02808,"vmlal.s32 q1, d0, d8"
// examples of vmlal.s32 QREG , DREG , DREG [ NUM ]
EFE80244,"vmlal.s32 q8, d8, d4[0]"
EFA402C4,"vmlal.s32 q0, d20, d4[0]"
EFAC0245,"vmlal.s32 q0, d12, d5[0]"
EFE02244,"vmlal.s32 q9, d0, d4[0]"
// examples of vmlal.s8 QREG , DREG , DREG
EF820820,"vmlal.s8 q0, d2, d16"
EFC10802,"vmlal.s8 q8, d1, d2"
EF800820,"vmlal.s8 q0, d0, d16"
EF884800,"vmlal.s8 q2, d8, d0"
// examples of vmlal.u16 QREG , DREG , DREG
FF940809,"vmlal.u16 q0, d4, d9"
FF980820,"vmlal.u16 q0, d8, d16"
FFD28800,"vmlal.u16 q12, d2, d0"
FF924801,"vmlal.u16 q2, d2, d1"
// examples of vmlal.u16 QREG , DREG , DREG [ NUM ]
FF904264,"vmlal.u16 q2, d0, d4[2]"
FF920242,"vmlal.u16 q0, d2, d2[0]"
FFD04241,"vmlal.u16 q10, d0, d1[0]"
FFD2A240,"vmlal.u16 q13, d2, d0[0]"
// examples of vmlal.u32 QREG , DREG , DREG
FFA70880,"vmlal.u32 q0, d23, d0"
FFA40881,"vmlal.u32 q0, d20, d1"
FFE04880,"vmlal.u32 q10, d16, d0"
FFE00880,"vmlal.u32 q8, d16, d0"
// examples of vmlal.u32 QREG , DREG , DREG [ NUM ]
FFA00241,"vmlal.u32 q0, d0, d1[0]"
FFA04240,"vmlal.u32 q2, d0, d0[0]"
FFE08260,"vmlal.u32 q12, d0, d0[1]"
FFA00265,"vmlal.u32 q0, d0, d5[1]"
// examples of vmlal.u8 QREG , DREG , DREG
FF802822,"vmlal.u8 q1, d0, d18"
FF820820,"vmlal.u8 q0, d2, d16"
FF880888,"vmlal.u8 q0, d24, d8"
FF810888,"vmlal.u8 q0, d17, d8"
// examples of vmls.f32 DREG , DREG , DREG
EF224D18,"vmls.f32 d4, d2, d8"
EF2E1D18,"vmls.f32 d1, d14, d8"
EF220D18,"vmls.f32 d0, d2, d8"
EF2A0D30,"vmls.f32 d0, d10, d16"
// examples of vmls.f32 DREG , DREG , DREG [ NUM ]
EFA00560,"vmls.f32 d0, d0, d0[1]"
EFE00563,"vmls.f32 d16, d0, d3[1]"
EFE20540,"vmls.f32 d16, d2, d0[0]"
EFA84540,"vmls.f32 d4, d8, d0[0]"
// examples of vmls.f32 QREG , QREG , DREG [ NUM ]
FFA005C4,"vmls.f32 q0, q8, d4[0]"
FFE005C0,"vmls.f32 q8, q8, d0[0]"
FFA205C8,"vmls.f32 q0, q9, d8[0]"
FFA00545,"vmls.f32 q0, q0, d5[0]"
// examples of vmls.f32 QREG , QREG , QREG
EF680D50,"vmls.f32 q8, q4, q0"
EF240D70,"vmls.f32 q0, q2, q8"
EF680D58,"vmls.f32 q8, q4, q4"
EF200DD0,"vmls.f32 q0, q8, q0"
// examples of vmls.f64 DREG , DREG , DREG
CE001B41,"vmls.f64 d1, d0, d1"
CE008B49,"vmls.f64 d8, d0, d9"
EE011B40,"vmls.f64 d1, d1, d0"
CE008B42,"vmls.f64 d8, d0, d2"
// examples of vmls.i16 DREG , DREG , DREG
FF12A901,"vmls.i16 d10, d2, d1"
FF1C0902,"vmls.i16 d0, d12, d2"
FF101920,"vmls.i16 d1, d0, d16"
FF180900,"vmls.i16 d0, d8, d0"
// examples of vmls.i16 QREG , QREG , DREG [ NUM ]
FF948448,"vmls.i16 q4, q2, d0[1]"
FF900442,"vmls.i16 q0, q0, d2[0]"
FF9024C0,"vmls.i16 q1, q8, d0[0]"
FFD08442,"vmls.i16 q12, q0, d2[0]"
// examples of vmls.i16 QREG , QREG , QREG
FF18094C,"vmls.i16 q0, q4, q6"
FF148946,"vmls.i16 q4, q2, q3"
FF100944,"vmls.i16 q0, q0, q2"
FF50C940,"vmls.i16 q14, q0, q0"
// examples of vmls.i32 DREG , DREG , DREG
FF602927,"vmls.i32 d18, d0, d23"
FF224906,"vmls.i32 d4, d2, d6"
FF200900,"vmls.i32 d0, d0, d0"
FF204900,"vmls.i32 d4, d0, d0"
// examples of vmls.i32 QREG , QREG , DREG [ NUM ]
FFA06444,"vmls.i32 q3, q0, d4[0]"
FFA80440,"vmls.i32 q0, q4, d0[0]"
FFE40440,"vmls.i32 q8, q2, d0[0]"
FFA80465,"vmls.i32 q0, q4, d5[1]"
// examples of vmls.i32 QREG , QREG , QREG
FF204940,"vmls.i32 q2, q0, q0"
FF2009C0,"vmls.i32 q0, q8, q0"
FF2A2942,"vmls.i32 q1, q5, q1"
FF604940,"vmls.i32 q10, q0, q0"
// examples of vmls.i8 DREG , DREG , DREG
FF004901,"vmls.i8 d4, d0, d1"
FF028900,"vmls.i8 d8, d2, d0"
FF048901,"vmls.i8 d8, d4, d1"
FF010980,"vmls.i8 d0, d17, d0"
// examples of vmls.i8 QREG , QREG , QREG
FF064940,"vmls.i8 q2, q3, q0"
FF042940,"vmls.i8 q1, q2, q0"
FF040940,"vmls.i8 q0, q2, q0"
FF084940,"vmls.i8 q2, q4, q0"
// examples of vmlsl.s16 QREG , DREG , DREG
EF920A0C,"vmlsl.s16 q0, d2, d12"
EF940A04,"vmlsl.s16 q0, d4, d4"
EF940A0A,"vmlsl.s16 q0, d4, d10"
EF904A02,"vmlsl.s16 q2, d0, d2"
// examples of vmlsl.s16 QREG , DREG , DREG [ NUM ]
EFD086C1,"vmlsl.s16 q12, d16, d1[0]"
EFD00641,"vmlsl.s16 q8, d0, d1[0]"
EF984664,"vmlsl.s16 q2, d8, d4[2]"
EF928660,"vmlsl.s16 q4, d2, d0[2]"
// examples of vmlsl.s32 QREG , DREG , DREG
EFE02A00,"vmlsl.s32 q9, d0, d0"
EFA08A02,"vmlsl.s32 q4, d0, d2"
EFA24A00,"vmlsl.s32 q2, d2, d0"
EFA32A00,"vmlsl.s32 q1, d3, d0"
// examples of vmlsl.s32 QREG , DREG , DREG [ NUM ]
EFAA0642,"vmlsl.s32 q0, d10, d2[0]"
EFE0A6E0,"vmlsl.s32 q13, d16, d0[1]"
EFA20641,"vmlsl.s32 q0, d2, d1[0]"
EFA4066A,"vmlsl.s32 q0, d4, d10[1]"
// examples of vmlsl.s8 QREG , DREG , DREG
EF880A00,"vmlsl.s8 q0, d8, d0"
EF880A08,"vmlsl.s8 q0, d8, d8"
EF800A21,"vmlsl.s8 q0, d0, d17"
EF880A81,"vmlsl.s8 q0, d24, d1"
// examples of vmlsl.u16 QREG , DREG , DREG
FF9E0A00,"vmlsl.u16 q0, d14, d0"
FFD84A08,"vmlsl.u16 q10, d8, d8"
FFD20A00,"vmlsl.u16 q8, d2, d0"
FF920A00,"vmlsl.u16 q0, d2, d0"
// examples of vmlsl.u16 QREG , DREG , DREG [ NUM ]
FF902642,"vmlsl.u16 q1, d0, d2[0]"
FF944660,"vmlsl.u16 q2, d4, d0[2]"
FF988640,"vmlsl.u16 q4, d8, d0[0]"
FF9206E0,"vmlsl.u16 q0, d18, d0[2]"
// examples of vmlsl.u32 QREG , DREG , DREG
FFA8CA00,"vmlsl.u32 q6, d8, d0"
FFA40A24,"vmlsl.u32 q0, d4, d20"
FFA00A09,"vmlsl.u32 q0, d0, d9"
FFA80A80,"vmlsl.u32 q0, d24, d0"
// examples of vmlsl.u32 QREG , DREG , DREG [ NUM ]
FFA306C0,"vmlsl.u32 q0, d19, d0[0]"
FFE086E0,"vmlsl.u32 q12, d16, d0[1]"
FFA20640,"vmlsl.u32 q0, d2, d0[0]"
FFAE0640,"vmlsl.u32 q0, d14, d0[0]"
// examples of vmlsl.u8 QREG , DREG , DREG
FFC80A80,"vmlsl.u8 q8, d24, d0"
FF8A0A04,"vmlsl.u8 q0, d10, d4"
FF800A0C,"vmlsl.u8 q0, d0, d12"
FF850A08,"vmlsl.u8 q0, d5, d8"
// examples of vmov DREG , GPR , GPR
EC411B11,"vmov d1, r1, r1"
EC420B11,"vmov d1, r0, r2"
EC4A0B10,"vmov d0, r0, sl"
EC402B14,"vmov d4, r2, r0"
// examples of vmov GPR , GPR , DREG
EC580B10,"vmov r0, r8, d0"
EC580B14,"vmov r0, r8, d4"
EC5A0B10,"vmov r0, sl, d0"
EC504B30,"vmov r4, r0, d16"
// examples of vmov GPR , GPR , SREG , SREG
EC502A12,"vmov r2, r0, s4, s5"
EC504A10,"vmov r4, r0, s0, s1"
EC500A11,"vmov r0, r0, s2, s3"
EC505A14,"vmov r5, r0, s8, s9"
// examples of vmov GPR , SREG
EE1C0A10,"vmov r0, s24"
EE101A10,"vmov r1, s0"
EE180A10,"vmov r0, s16"
EE104A10,"vmov r4, s0"
// examples of vmov SREG , GPR
CE000A10,"vmov s0, r0"
CE008A10,"vmov s0, r8"
EE030A10,"vmov s6, r0"
CE000A90,"vmov s1, r0"
// examples of vmov SREG , SREG , GPR , GPR
EC410A14,"vmov s8, s9, r0, r1"
EC440A10,"vmov s0, s1, r0, r4"
EC480A11,"vmov s2, s3, r0, r8"
EC400A12,"vmov s4, s5, r0, r0"
// examples of vmov.16 DREG [ NUM ] , GPR
EE00EB30,"vmov.16 d0[0], lr"
EE001B30,"vmov.16 d0[0], r1"
EE0A8B30,"vmov.16 d10[0], r8"
EE208B30,"vmov.16 d0[2], r8"
// examples of vmov.32 DREG [ NUM ] , GPR
EE000B10,"vmov.32 d0[0], r0"
EE008B10,"vmov.32 d0[0], r8"
EE004B10,"vmov.32 d0[0], r4"
EE210B10,"vmov.32 d1[1], r0"
// examples of vmov.32 GPR , DREG [ NUM ]
EE104B90,"vmov.32 r4, d16[0]"
EE140B10,"vmov.32 r0, d4[0]"
EE102B10,"vmov.32 r2, d0[0]"
EE101B10,"vmov.32 r1, d0[0]"
// examples of vmov.8 DREG [ NUM ] , GPR
EE410BB0,"vmov.8 d17[1], r0"
EE400B10,"vmov.8 d0[0], r0"
EE404B10,"vmov.8 d0[0], r4"
EE480B10,"vmov.8 d8[0], r0"
// examples of vmov.f32 SREG , NUM
EEF10A01,"vmov.f32 s1, #4.250000e+00"
EEBC8A04,"vmov.f32 s16, #-1.562500e-01"
EEB22A00,"vmov.f32 s4, #8.000000e+00"
EEB08A04,"vmov.f32 s16, #2.500000e+00"
// examples of vmov.f32 SREG , SREG
EEB00A40,"vmov.f32 s0, s0"
EEB08A40,"vmov.f32 s16, s0"
EEB00A4A,"vmov.f32 s0, s20"
EEB0BA42,"vmov.f32 s22, s4"
// examples of vmov.f64 DREG , DREG
EEB09B41,"vmov.f64 d9, d1"
EEB00B62,"vmov.f64 d0, d18"
EEB00B40,"vmov.f64 d0, d0"
EEB00B60,"vmov.f64 d0, d16"
// examples of vmov.f64 DREG , NUM
EEFC0B08,"vmov.f64 d16, #-1.875000e-01"
EEB08B08,"vmov.f64 d8, #3.000000e+00"
EEB22B08,"vmov.f64 d2, #1.200000e+01"
EEF00B0C,"vmov.f64 d16, #3.500000e+00"
// examples of vmov.i16 DREG , NUM
EF810819,"vmov.i16 d0, #0x19"
EF820814,"vmov.i16 d0, #0x24"
EF820818,"vmov.i16 d0, #0x28"
EF860810,"vmov.i16 d0, #0x60"
// examples of vmov.i16 QREG , NUM
EF842858,"vmov.i16 q1, #0x48"
EF800855,"vmov.i16 q0, #5"
EF808852,"vmov.i16 q4, #2"
EF800A52,"vmov.i16 q0, #0x200"
// examples of vmov.i32 DREG , NUM
EFC0E012,"vmov.i32 d30, #2"
FF800216,"vmov.i32 d0, #0x8600"
EF830019,"vmov.i32 d0, #0x39"
EFC00011,"vmov.i32 d16, #1"
// examples of vmov.i32 QREG , NUM
EF800051,"vmov.i32 q0, #1"
EF810050,"vmov.i32 q0, #0x10"
EF800650,"vmov.i32 q0, #0"
EF800454,"vmov.i32 q0, #0x40000"
// examples of vmov.i64 DREG , NUM
EFC0AE34,"vmov.i64 d26, #0xff0000"
EF800E31,"vmov.i64 d0, #0xff"
EF801E32,"vmov.i64 d1, #0xff00"
EF806E38,"vmov.i64 d6, #0xff000000"
// examples of vmov.i64 QREG , NUM
EFC02E70,"vmov.i64 q9, #0"
EF804E70,"vmov.i64 q2, #0"
FFC08E78,"vmov.i64 q12, #0xff000000ff000000"
FF820E72,"vmov.i64 q0, #0xff00ff000000ff00"
// examples of vmov.i8 DREG , NUM
EF802E12,"vmov.i8 d2, #2"
EF800E14,"vmov.i8 d0, #4"
EFC40E10,"vmov.i8 d16, #0x40"
EF802E11,"vmov.i8 d2, #1"
// examples of vmov.i8 QREG , NUM
EF800E58,"vmov.i8 q0, #8"
EFC14E50,"vmov.i8 q10, #0x10"
FF800E52,"vmov.i8 q0, #0x82"
EFC10E50,"vmov.i8 q8, #0x10"
// examples of vmov.s16 GPR , DREG [ NUM ]
EE140BB0,"vmov.s16 r0, d20[0]"
EE111BF0,"vmov.s16 r1, d17[1]"
EE100B30,"vmov.s16 r0, d0[0]"
EE111B30,"vmov.s16 r1, d1[0]"
// examples of vmov.s8 GPR , DREG [ NUM ]
EE520B30,"vmov.s8 r0, d2[1]"
EE580B30,"vmov.s8 r0, d8[1]"
EE508B10,"vmov.s8 r8, d0[0]"
EE768B90,"vmov.s8 r8, d22[4]"
// examples of vmov.u16 GPR , DREG [ NUM ]
EE980B30,"vmov.u16 r0, d8[0]"
EE911B30,"vmov.u16 r1, d1[0]"
EEB10BB0,"vmov.u16 r0, d17[2]"
EE902B30,"vmov.u16 r2, d0[0]"
// examples of vmov.u8 GPR , DREG [ NUM ]
EEF04B10,"vmov.u8 r4, d0[4]"
EEF00BD0,"vmov.u8 r0, d16[6]"
EED02B90,"vmov.u8 r2, d16[0]"
EED31B10,"vmov.u8 r1, d3[0]"
// examples of vmovl.s16 QREG , DREG
EF904A31,"vmovl.s16 q2, d17"
EF904A11,"vmovl.s16 q2, d1"
EFD00A10,"vmovl.s16 q8, d0"
EFD08A10,"vmovl.s16 q12, d0"
// examples of vmovl.s32 QREG , DREG
EFA04A18,"vmovl.s32 q2, d8"
EFA02A10,"vmovl.s32 q1, d0"
EFA02A11,"vmovl.s32 q1, d1"
EFA0AA12,"vmovl.s32 q5, d2"
// examples of vmovl.s8 QREG , DREG
EF884A10,"vmovl.s8 q2, d0"
EF880A10,"vmovl.s8 q0, d0"
EF882A11,"vmovl.s8 q1, d1"
EF880A18,"vmovl.s8 q0, d8"
// examples of vmovl.u16 QREG , DREG
FF900A18,"vmovl.u16 q0, d8"
FF900A30,"vmovl.u16 q0, d16"
FF900A10,"vmovl.u16 q0, d0"
FFD00A14,"vmovl.u16 q8, d4"
// examples of vmovl.u32 QREG , DREG
FFA02A10,"vmovl.u32 q1, d0"
FFE04A10,"vmovl.u32 q10, d0"
FFA0CA14,"vmovl.u32 q6, d4"
FFA00A12,"vmovl.u32 q0, d2"
// examples of vmovl.u8 QREG , DREG
FF888A32,"vmovl.u8 q4, d18"
FF882A30,"vmovl.u8 q1, d16"
FF884A14,"vmovl.u8 q2, d4"
FF882A18,"vmovl.u8 q1, d8"
// examples of vmovn.i16 DREG , QREG
FFB24220,"vmovn.i16 d4, q8"
FFB26200,"vmovn.i16 d6, q0"
FFB20220,"vmovn.i16 d0, q8"
FFB20200,"vmovn.i16 d0, q0"
// examples of vmovn.i32 DREG , QREG
FFB60204,"vmovn.i32 d0, q2"
FFB62204,"vmovn.i32 d2, q2"
FFB60220,"vmovn.i32 d0, q8"
FFB60222,"vmovn.i32 d0, q9"
// examples of vmovn.i64 DREG , QREG
FFFA0200,"vmovn.i64 d16, q0"
FFBA8208,"vmovn.i64 d8, q4"
FFFA0204,"vmovn.i64 d16, q2"
FFBA0206,"vmovn.i64 d0, q3"
// examples of vmrs GPR , MEDIAREG
EEF70A10,"vmrs r0, mvfr0"
EEF52A10,"vmrs r2, mvfr2"
EEF50A10,"vmrs r0, mvfr2"
EEF57A10,"vmrs r7, mvfr2"
// examples of vmrs GPR , OPT
EEFA0A10,"vmrs r0, fpinst2"
EEF03A10,"vmrs r3, fpsid"
EEF10A10,"vmrs r0, fpscr"
EEF00A10,"vmrs r0, fpsid"
// examples of vmrs STATR , OPT
EEF1FA10,"vmrs apsr_nzcv, fpscr"
// examples of vmsr OPT , GPR
EEE08A11,"vmsr fpsid, r8"
EEE92A10,"vmsr fpinst, r2"
EEE04A10,"vmsr fpsid, r4"
EEE84A14,"vmsr fpexc, r4"
// examples of vmul.f32 DREG , DREG , DREG [ NUM ]
EFA41940,"vmul.f32 d1, d4, d0[0]"
EFA32940,"vmul.f32 d2, d3, d0[0]"
EFA30948,"vmul.f32 d0, d3, d8[0]"
EFA489C0,"vmul.f32 d8, d20, d0[0]"
// examples of vmul.f32 SREG , SREG , SREG
EE600A20,"vmul.f32 s1, s0, s1"
EE251A80,"vmul.f32 s2, s11, s0"
EE200A21,"vmul.f32 s0, s0, s3"
EE201A05,"vmul.f32 s2, s0, s10"
// examples of vmul.f64 DREG , DREG , DREG
EE240B00,"vmul.f64 d0, d4, d0"
EE200B00,"vmul.f64 d0, d0, d0"
EE608B00,"vmul.f64 d24, d0, d0"
EE242B84,"vmul.f64 d2, d20, d4"
// examples of vmul.i16 DREG , DREG , DREG
EF10A911,"vmul.i16 d10, d0, d1"
EF128914,"vmul.i16 d8, d2, d4"
EF50A910,"vmul.i16 d26, d0, d0"
EF129990,"vmul.i16 d9, d18, d0"
// examples of vmul.i16 DREG , DREG , DREG [ NUM ]
EF930848,"vmul.i16 d0, d3, d0[1]"
EF922862,"vmul.i16 d2, d2, d2[2]"
EF9088C3,"vmul.i16 d8, d16, d3[0]"
EF9008C0,"vmul.i16 d0, d16, d0[0]"
// examples of vmul.i16 QREG , QREG , DREG [ NUM ]
FF900848,"vmul.i16 q0, q0, d0[1]"
FFD22840,"vmul.i16 q9, q1, d0[0]"
FF90286A,"vmul.i16 q1, q0, d2[3]"
FF9C0840,"vmul.i16 q0, q6, d0[0]"
// examples of vmul.i16 QREG , QREG , QREG
EF1A0950,"vmul.i16 q0, q5, q0"
EF106950,"vmul.i16 q3, q0, q0"
EF1409F0,"vmul.i16 q0, q10, q8"
EF5849D0,"vmul.i16 q10, q12, q0"
// examples of vmul.i32 DREG , DREG , DREG
EF246918,"vmul.i32 d6, d4, d8"
EF200911,"vmul.i32 d0, d0, d1"
EF2219B0,"vmul.i32 d1, d18, d16"
EF204930,"vmul.i32 d4, d0, d16"
// examples of vmul.i32 DREG , DREG , DREG [ NUM ]
EFA508C0,"vmul.i32 d0, d21, d0[0]"
EFE00840,"vmul.i32 d16, d0, d0[0]"
EFAA3841,"vmul.i32 d3, d10, d1[0]"
EFA08848,"vmul.i32 d8, d0, d8[0]"
// examples of vmul.i32 QREG , QREG , DREG [ NUM ]
FFA04868,"vmul.i32 q2, q0, d8[1]"
FFA48860,"vmul.i32 q4, q2, d0[1]"
FFAC08C0,"vmul.i32 q0, q14, d0[0]"
FFA00844,"vmul.i32 q0, q0, d4[0]"
// examples of vmul.i32 QREG , QREG , QREG
EF2029D0,"vmul.i32 q1, q8, q0"
EF280950,"vmul.i32 q0, q4, q0"
EF20695A,"vmul.i32 q3, q0, q5"
EF202952,"vmul.i32 q1, q0, q1"
// examples of vmul.i8 DREG , DREG , DREG
EF051910,"vmul.i8 d1, d5, d0"
EF050998,"vmul.i8 d0, d21, d8"
EF081914,"vmul.i8 d1, d8, d4"
EF408911,"vmul.i8 d24, d0, d1"
// examples of vmul.i8 QREG , QREG , QREG
EF080954,"vmul.i8 q0, q4, q2"
EF080972,"vmul.i8 q0, q4, q9"
EF02A954,"vmul.i8 q5, q1, q2"
EF02C950,"vmul.i8 q6, q1, q0"
// examples of vmul.p8 DREG , DREG , DREG
FF011910,"vmul.p8 d1, d1, d0"
FF000910,"vmul.p8 d0, d0, d0"
FF040910,"vmul.p8 d0, d4, d0"
FF001932,"vmul.p8 d1, d0, d18"
// examples of vmul.p8 QREG , QREG , QREG
FF004958,"vmul.p8 q2, q0, q4"
FF002958,"vmul.p8 q1, q0, q4"
FF088952,"vmul.p8 q4, q4, q1"
FF0009D0,"vmul.p8 q0, q8, q0"
// examples of vmull.p8 QREG , DREG , DREG
EF840E02,"vmull.p8 q0, d4, d2"
EF820E00,"vmull.p8 q0, d2, d0"
EF804E08,"vmull.p8 q2, d0, d8"
EFC04E09,"vmull.p8 q10, d0, d9"
// examples of vmull.s16 QREG , DREG , DREG
EF904C80,"vmull.s16 q2, d16, d0"
EF948C80,"vmull.s16 q4, d20, d0"
EF900C80,"vmull.s16 q0, d16, d0"
EF984C02,"vmull.s16 q2, d8, d2"
// examples of vmull.s16 QREG , DREG , DREG [ NUM ]
EF964A48,"vmull.s16 q2, d6, d0[1]"
EF944A60,"vmull.s16 q2, d4, d0[2]"
EF904A66,"vmull.s16 q2, d0, d6[2]"
EF924A40,"vmull.s16 q2, d2, d0[0]"
// examples of vmull.s32 QREG , DREG , DREG
EFA00C02,"vmull.s32 q0, d0, d2"
EFA18C00,"vmull.s32 q4, d1, d0"
EFA02C20,"vmull.s32 q1, d0, d16"
EFA04C20,"vmull.s32 q2, d0, d16"
// examples of vmull.s32 QREG , DREG , DREG [ NUM ]
EFA0AA40,"vmull.s32 q5, d0, d0[0]"
EFA00AC1,"vmull.s32 q0, d16, d1[0]"
EFE40A42,"vmull.s32 q8, d4, d2[0]"
EFA08A42,"vmull.s32 q4, d0, d2[0]"
// examples of vmull.s8 QREG , DREG , DREG
EF810C06,"vmull.s8 q0, d1, d6"
EF800C04,"vmull.s8 q0, d0, d4"
EF800C01,"vmull.s8 q0, d0, d1"
EF880C88,"vmull.s8 q0, d24, d8"
// examples of vmull.u16 QREG , DREG , DREG
FF900C08,"vmull.u16 q0, d0, d8"
FF910C22,"vmull.u16 q0, d1, d18"
FFD14C80,"vmull.u16 q10, d17, d0"
FF900C80,"vmull.u16 q0, d16, d0"
// examples of vmull.u16 QREG , DREG , DREG [ NUM ]
FF902A61,"vmull.u16 q1, d0, d1[2]"
FFD20A40,"vmull.u16 q8, d2, d0[0]"
FF900A4A,"vmull.u16 q0, d0, d2[1]"
FF986AC0,"vmull.u16 q3, d24, d0[0]"
// examples of vmull.u32 QREG , DREG , DREG
FFE44C08,"vmull.u32 q10, d4, d8"
FFA80C02,"vmull.u32 q0, d8, d2"
FFA50C20,"vmull.u32 q0, d5, d16"
FFA80C04,"vmull.u32 q0, d8, d4"
// examples of vmull.u32 QREG , DREG , DREG [ NUM ]
FFA2CA60,"vmull.u32 q6, d2, d0[1]"
FFAA4A40,"vmull.u32 q2, d10, d0[0]"
FFA00A40,"vmull.u32 q0, d0, d0[0]"
FFE00A40,"vmull.u32 q8, d0, d0[0]"
// examples of vmull.u8 QREG , DREG , DREG
FF820C84,"vmull.u8 q0, d18, d4"
FF802CA0,"vmull.u8 q1, d16, d16"
FF828C84,"vmull.u8 q4, d18, d4"
FF814C82,"vmull.u8 q2, d17, d2"
// examples of vmvn DREG , DREG
FFB045A0,"vmvn d4, d16"
FFB00588,"vmvn d0, d8"
FFB01582,"vmvn d1, d2"
FFF015A0,"vmvn d17, d16"
// examples of vmvn QREG , QREG
FFB045C0,"vmvn q2, q0"
FFB085C0,"vmvn q4, q0"
FFB005C0,"vmvn q0, q0"
FFB005C2,"vmvn q0, q1"
// examples of vmvn.i16 DREG , NUM
FF849A30,"vmvn.i16 d9, #0xc000"
EF840A30,"vmvn.i16 d0, #0x4000"
EFC06832,"vmvn.i16 d22, #2"
EF840830,"vmvn.i16 d0, #0x40"
// examples of vmvn.i16 QREG , NUM
EF810870,"vmvn.i16 q0, #0x10"
EF802874,"vmvn.i16 q1, #4"
EF800878,"vmvn.i16 q0, #8"
EF844870,"vmvn.i16 q2, #0x40"
// examples of vmvn.i32 DREG , NUM
EF808C3A,"vmvn.i32 d8, #0xaff"
EF82B030,"vmvn.i32 d11, #0x20"
EF808034,"vmvn.i32 d8, #4"
EFC40034,"vmvn.i32 d16, #0x44"
// examples of vmvn.i32 QREG , NUM
FFC20070,"vmvn.i32 q8, #0xa0"
EF870074,"vmvn.i32 q0, #0x74"
EFC02071,"vmvn.i32 q9, #1"
EF800670,"vmvn.i32 q0, #0"
// examples of vneg.f32 SREG , SREG
EEB11A40,"vneg.f32 s2, s0"
EEB12A48,"vneg.f32 s4, s16"
EEB10A60,"vneg.f32 s0, s1"
EEB10A43,"vneg.f32 s0, s6"
// examples of vneg.f64 DREG , DREG
EEB18B40,"vneg.f64 d8, d0"
EEB18B4C,"vneg.f64 d8, d12"
EEB11B40,"vneg.f64 d1, d0"
EEF10B40,"vneg.f64 d16, d0"
// examples of vneg.s16 DREG , DREG
FFB5438D,"vneg.s16 d4, d13"
FFB503A4,"vneg.s16 d0, d20"
FFB543A2,"vneg.s16 d4, d18"
FFF50388,"vneg.s16 d16, d8"
// examples of vneg.s16 QREG , QREG
FFB503C4,"vneg.s16 q0, q2"
FFB503C2,"vneg.s16 q0, q1"
FFB523CC,"vneg.s16 q1, q6"
FFB523E4,"vneg.s16 q1, q10"
// examples of vneg.s32 DREG , DREG
FFB90389,"vneg.s32 d0, d9"
FFB943A2,"vneg.s32 d4, d18"
FFB9038A,"vneg.s32 d0, d10"
FFB983A4,"vneg.s32 d8, d20"
// examples of vneg.s32 QREG , QREG
FFB9C3C0,"vneg.s32 q6, q0"
FFB903E0,"vneg.s32 q0, q8"
FFB943C0,"vneg.s32 q2, q0"
FFB903C0,"vneg.s32 q0, q0"
// examples of vneg.s8 DREG , DREG
FFB10380,"vneg.s8 d0, d0"
FFB193A0,"vneg.s8 d9, d16"
FFB10384,"vneg.s8 d0, d4"
FFB1138A,"vneg.s8 d1, d10"
// examples of vneg.s8 QREG , QREG
FFB103E0,"vneg.s8 q0, q8"
FFF103C0,"vneg.s8 q8, q0"
FFB103C4,"vneg.s8 q0, q2"
FFB103C0,"vneg.s8 q0, q0"
// examples of vnmla.f32 SREG , SREG , SREG
EE151A42,"vnmla.f32 s2, s10, s4"
EE10AA40,"vnmla.f32 s20, s0, s0"
EE161A42,"vnmla.f32 s2, s12, s4"
EE100AE2,"vnmla.f32 s0, s1, s5"
// examples of vnmla.f64 DREG , DREG , DREG
EE161B42,"vnmla.f64 d1, d6, d2"
EE120B45,"vnmla.f64 d0, d2, d5"
EE120B4C,"vnmla.f64 d0, d2, d12"
EE188B42,"vnmla.f64 d8, d8, d2"
// examples of vnmls.f32 SREG , SREG , SREG
EE100A04,"vnmls.f32 s0, s0, s8"
EE188A80,"vnmls.f32 s16, s17, s0"
EE140A81,"vnmls.f32 s0, s9, s2"
EE104A03,"vnmls.f32 s8, s0, s6"
// examples of vnmls.f64 DREG , DREG , DREG
EE101B00,"vnmls.f64 d1, d0, d0"
EE504B00,"vnmls.f64 d20, d0, d0"
EE510B00,"vnmls.f64 d16, d1, d0"
EE158B04,"vnmls.f64 d8, d5, d4"
// examples of vnmul.f32 SREG , SREG , SREG
EE280AC8,"vnmul.f32 s0, s17, s16"
EE213A40,"vnmul.f32 s6, s2, s0"
EE281A60,"vnmul.f32 s2, s16, s1"
EE240A48,"vnmul.f32 s0, s8, s16"
// examples of vnmul.f64 DREG , DREG , DREG
EE221B42,"vnmul.f64 d1, d2, d2"
EE225B40,"vnmul.f64 d5, d2, d0"
EE200B4F,"vnmul.f64 d0, d0, d15"
EE264B60,"vnmul.f64 d4, d6, d16"
// examples of vorn DREG , DREG , DREG
EF340190,"vorn d0, d20, d0"
EF320192,"vorn d0, d18, d2"
EF324111,"vorn d4, d2, d1"
EF300119,"vorn d0, d0, d9"
// examples of vorn QREG , QREG , QREG
EF700150,"vorn q8, q0, q0"
EF3201D0,"vorn q0, q9, q0"
EF380158,"vorn q0, q4, q4"
EF328150,"vorn q4, q1, q0"
// examples of vorr DREG , DREG , DREG
EF200193,"vorr d0, d16, d3"
EF210116,"vorr d0, d1, d6"
EF200114,"vorr d0, d0, d4"
EF282112,"vorr d2, d8, d2"
// examples of vorr QREG , QREG , QREG
EF204154,"vorr q2, q0, q2"
EF260152,"vorr q0, q3, q1"
EF620150,"vorr q8, q1, q0"
EF600154,"vorr q8, q0, q2"
// examples of vorr.i16 DREG , NUM
EF818918,"vorr.i16 d8, #0x18"
EF808B10,"vorr.i16 d8, #0"
EF803910,"vorr.i16 d3, #0"
EF820B10,"vorr.i16 d0, #0x2000"
// examples of vorr.i16 QREG , NUM
EF800954,"vorr.i16 q0, #4"
FF800952,"vorr.i16 q0, #0x82"
EF818958,"vorr.i16 q4, #0x18"
EF804955,"vorr.i16 q2, #5"
// examples of vorr.i32 DREG , NUM
EF861510,"vorr.i32 d1, #0x600000"
EF802112,"vorr.i32 d2, #2"
EF850118,"vorr.i32 d0, #0x58"
EF800111,"vorr.i32 d0, #1"
// examples of vorr.i32 QREG , NUM
EF810152,"vorr.i32 q0, #0x12"
EF830350,"vorr.i32 q0, #0x3000"
FF850150,"vorr.i32 q0, #0xd0"
FF800151,"vorr.i32 q0, #0x81"
// examples of vpadal.s16 DREG , DREG
FFB4060C,"vpadal.s16 d0, d12"
FFB48601,"vpadal.s16 d8, d1"
FFB4460C,"vpadal.s16 d4, d12"
FFB40600,"vpadal.s16 d0, d0"
// examples of vpadal.s16 QREG , QREG
FFB48640,"vpadal.s16 q4, q0"
FFB40642,"vpadal.s16 q0, q1"
FFB44640,"vpadal.s16 q2, q0"
FFB40648,"vpadal.s16 q0, q4"
// examples of vpadal.s32 DREG , DREG
FFB84602,"vpadal.s32 d4, d2"
FFB81601,"vpadal.s32 d1, d1"
FFB82604,"vpadal.s32 d2, d4"
FFF81601,"vpadal.s32 d17, d1"
// examples of vpadal.s32 QREG , QREG
FFB82640,"vpadal.s32 q1, q0"
FFB80642,"vpadal.s32 q0, q1"
FFB80660,"vpadal.s32 q0, q8"
FFB8066A,"vpadal.s32 q0, q13"
// examples of vpadal.s8 DREG , DREG
FFB0A600,"vpadal.s8 d10, d0"
FFB0060C,"vpadal.s8 d0, d12"
FFB01604,"vpadal.s8 d1, d4"
FFB03600,"vpadal.s8 d3, d0"
// examples of vpadal.s8 QREG , QREG
FFB00648,"vpadal.s8 q0, q4"
FFB0A644,"vpadal.s8 q5, q2"
FFF00648,"vpadal.s8 q8, q4"
FFB08644,"vpadal.s8 q4, q2"
// examples of vpadal.u16 DREG , DREG
FFB40681,"vpadal.u16 d0, d1"
FFB406A0,"vpadal.u16 d0, d16"
FFB48680,"vpadal.u16 d8, d0"
FFB44684,"vpadal.u16 d4, d4"
// examples of vpadal.u16 QREG , QREG
FFB406E2,"vpadal.u16 q0, q9"
FFB406C2,"vpadal.u16 q0, q1"
FFB406C0,"vpadal.u16 q0, q0"
FFB406C4,"vpadal.u16 q0, q2"
// examples of vpadal.u32 DREG , DREG
FFF80680,"vpadal.u32 d16, d0"
FFB88680,"vpadal.u32 d8, d0"
FFB846A0,"vpadal.u32 d4, d16"
FFB84680,"vpadal.u32 d4, d0"
// examples of vpadal.u32 QREG , QREG
FFB846C0,"vpadal.u32 q2, q0"
FFB826E0,"vpadal.u32 q1, q8"
FFB806C0,"vpadal.u32 q0, q0"
FFB806C4,"vpadal.u32 q0, q2"
// examples of vpadal.u8 DREG , DREG
FFB00680,"vpadal.u8 d0, d0"
FFB02680,"vpadal.u8 d2, d0"
FFF02688,"vpadal.u8 d18, d8"
FFB006A8,"vpadal.u8 d0, d24"
// examples of vpadal.u8 QREG , QREG
FFB086C0,"vpadal.u8 q4, q0"
FFB006C4,"vpadal.u8 q0, q2"
FFB006C0,"vpadal.u8 q0, q0"
FFB026CA,"vpadal.u8 q1, q5"
// examples of vpadd.f32 DREG , DREG , DREG
FF480D02,"vpadd.f32 d16, d8, d2"
FF000D08,"vpadd.f32 d0, d0, d8"
FF000D04,"vpadd.f32 d0, d0, d4"
FF040D04,"vpadd.f32 d0, d4, d4"
// examples of vpadd.i16 DREG , DREG , DREG
EF501B10,"vpadd.i16 d17, d0, d0"
EF180B90,"vpadd.i16 d0, d24, d0"
EF140B3A,"vpadd.i16 d0, d4, d26"
EF120B91,"vpadd.i16 d0, d18, d1"
// examples of vpadd.i32 DREG , DREG , DREG
EF202B18,"vpadd.i32 d2, d0, d8"
EF230B1B,"vpadd.i32 d0, d3, d11"
EF200B39,"vpadd.i32 d0, d0, d25"
EF649B10,"vpadd.i32 d25, d4, d0"
// examples of vpadd.i8 DREG , DREG , DREG
EF0C0B10,"vpadd.i8 d0, d12, d0"
EF000B14,"vpadd.i8 d0, d0, d4"
EF004B10,"vpadd.i8 d4, d0, d0"
EF410B12,"vpadd.i8 d16, d1, d2"
// examples of vpaddl.s16 DREG , DREG
FFB44200,"vpaddl.s16 d4, d0"
FFB40200,"vpaddl.s16 d0, d0"
FFB40204,"vpaddl.s16 d0, d4"
FFB44220,"vpaddl.s16 d4, d16"
// examples of vpaddl.s16 QREG , QREG
FFB40266,"vpaddl.s16 q0, q11"
FFF48240,"vpaddl.s16 q12, q0"
FFB40244,"vpaddl.s16 q0, q2"
FFB48242,"vpaddl.s16 q4, q1"
// examples of vpaddl.s32 DREG , DREG
FFB81208,"vpaddl.s32 d1, d8"
FFF8120A,"vpaddl.s32 d17, d10"
FFB80208,"vpaddl.s32 d0, d8"
FFB83200,"vpaddl.s32 d3, d0"
// examples of vpaddl.s32 QREG , QREG
FFB82244,"vpaddl.s32 q1, q2"
FFB82240,"vpaddl.s32 q1, q0"
FFF80240,"vpaddl.s32 q8, q0"
FFB80244,"vpaddl.s32 q0, q2"
// examples of vpaddl.s8 DREG , DREG
FFB01208,"vpaddl.s8 d1, d8"
FFB09202,"vpaddl.s8 d9, d2"
FFB0C200,"vpaddl.s8 d12, d0"
FFB04200,"vpaddl.s8 d4, d0"
// examples of vpaddl.s8 QREG , QREG
FFF04240,"vpaddl.s8 q10, q0"
FFB02248,"vpaddl.s8 q1, q4"
FFB08240,"vpaddl.s8 q4, q0"
FFB0C248,"vpaddl.s8 q6, q4"
// examples of vpaddl.u16 DREG , DREG
FFB48283,"vpaddl.u16 d8, d3"
FFF43281,"vpaddl.u16 d19, d1"
FFB4A285,"vpaddl.u16 d10, d5"
FFB42280,"vpaddl.u16 d2, d0"
// examples of vpaddl.u16 QREG , QREG
FFB402E4,"vpaddl.u16 q0, q10"
FFB402C2,"vpaddl.u16 q0, q1"
FFB402E0,"vpaddl.u16 q0, q8"
FFF462C4,"vpaddl.u16 q11, q2"
// examples of vpaddl.u32 DREG , DREG
FFB84286,"vpaddl.u32 d4, d6"
FFF84280,"vpaddl.u32 d20, d0"
FFB80282,"vpaddl.u32 d0, d2"
FFB80280,"vpaddl.u32 d0, d0"
// examples of vpaddl.u32 QREG , QREG
FFB802C2,"vpaddl.u32 q0, q1"
FFB802C4,"vpaddl.u32 q0, q2"
FFB882C0,"vpaddl.u32 q4, q0"
FFB802C6,"vpaddl.u32 q0, q3"
// examples of vpaddl.u8 DREG , DREG
FFB002A5,"vpaddl.u8 d0, d21"
FFB06280,"vpaddl.u8 d6, d0"
FFB01282,"vpaddl.u8 d1, d2"
FFB01280,"vpaddl.u8 d1, d0"
// examples of vpaddl.u8 QREG , QREG
FFB022C0,"vpaddl.u8 q1, q0"
FFB002C0,"vpaddl.u8 q0, q0"
FFB002C8,"vpaddl.u8 q0, q4"
FFB082C4,"vpaddl.u8 q4, q2"
// examples of vpmax.f32 DREG , DREG , DREG
FF041F00,"vpmax.f32 d1, d4, d0"
FF040F81,"vpmax.f32 d0, d20, d1"
FF400F20,"vpmax.f32 d16, d0, d16"
FF000F05,"vpmax.f32 d0, d0, d5"
// examples of vpmax.s16 DREG , DREG , DREG
EF118AA0,"vpmax.s16 d8, d17, d16"
EF100A80,"vpmax.s16 d0, d16, d0"
EF140A00,"vpmax.s16 d0, d4, d0"
EF182A00,"vpmax.s16 d2, d8, d0"
// examples of vpmax.s32 DREG , DREG , DREG
EF2C2A00,"vpmax.s32 d2, d12, d0"
EF205A01,"vpmax.s32 d5, d0, d1"
EF24CA00,"vpmax.s32 d12, d4, d0"
EF229A00,"vpmax.s32 d9, d2, d0"
// examples of vpmax.s8 DREG , DREG , DREG
EF008A01,"vpmax.s8 d8, d0, d1"
EF028A00,"vpmax.s8 d8, d2, d0"
EF010A22,"vpmax.s8 d0, d1, d18"
EF4C2A00,"vpmax.s8 d18, d12, d0"
// examples of vpmax.u16 DREG , DREG , DREG
FF100A00,"vpmax.u16 d0, d0, d0"
FF508AA1,"vpmax.u16 d24, d16, d17"
FF110A80,"vpmax.u16 d0, d17, d0"
FF143A24,"vpmax.u16 d3, d4, d20"
// examples of vpmax.u32 DREG , DREG , DREG
FF200A8C,"vpmax.u32 d0, d16, d12"
FF224A00,"vpmax.u32 d4, d2, d0"
FF225A00,"vpmax.u32 d5, d2, d0"
FF200A20,"vpmax.u32 d0, d0, d16"
// examples of vpmax.u8 DREG , DREG , DREG
FF080A08,"vpmax.u8 d0, d8, d8"
FF021A01,"vpmax.u8 d1, d2, d1"
FF002A00,"vpmax.u8 d2, d0, d0"
FF080A01,"vpmax.u8 d0, d8, d1"
// examples of vpmin.f32 DREG , DREG , DREG
FF20DF01,"vpmin.f32 d13, d0, d1"
FF201F04,"vpmin.f32 d1, d0, d4"
FF20CF20,"vpmin.f32 d12, d0, d16"
FF280F08,"vpmin.f32 d0, d8, d8"
// examples of vpmin.s16 DREG , DREG , DREG
EF101A30,"vpmin.s16 d1, d0, d16"
EF100A92,"vpmin.s16 d0, d16, d2"
EF120A18,"vpmin.s16 d0, d2, d8"
EF181A90,"vpmin.s16 d1, d24, d0"
// examples of vpmin.s32 DREG , DREG , DREG
EF608A90,"vpmin.s32 d24, d16, d0"
EF248A12,"vpmin.s32 d8, d4, d2"
EF6C0A14,"vpmin.s32 d16, d12, d4"
EF241A10,"vpmin.s32 d1, d4, d0"
// examples of vpmin.s8 DREG , DREG , DREG
EF400A14,"vpmin.s8 d16, d0, d4"
EF028A10,"vpmin.s8 d8, d2, d0"
EF081A10,"vpmin.s8 d1, d8, d0"
EF004A10,"vpmin.s8 d4, d0, d0"
// examples of vpmin.u16 DREG , DREG , DREG
FF509A10,"vpmin.u16 d25, d0, d0"
FF100A13,"vpmin.u16 d0, d0, d3"
FF109A90,"vpmin.u16 d9, d16, d0"
FF104A13,"vpmin.u16 d4, d0, d3"
// examples of vpmin.u32 DREG , DREG , DREG
FF200A10,"vpmin.u32 d0, d0, d0"
FF201A18,"vpmin.u32 d1, d0, d8"
FF202A10,"vpmin.u32 d2, d0, d0"
FF200A98,"vpmin.u32 d0, d16, d8"
// examples of vpmin.u8 DREG , DREG , DREG
FF000A9D,"vpmin.u8 d0, d16, d13"
FF025A30,"vpmin.u8 d5, d2, d16"
FF040A13,"vpmin.u8 d0, d4, d3"
FF018A39,"vpmin.u8 d8, d1, d25"
// examples of vpop RLIST
ECBD0A0C,"vpop {s0, s1, s2, s3, s4, s5, s6, s7, s8, s9, s10, s11}"
ECFD0A20,"vpop {s1, s2, s3, s4, s5, s6, s7, s8, s9, s10, s11, s12, s13, s14, s15, s16, s17, s18, s19, s20, s21, s22, s23, s24, s25, s26, s27, s28, s29, s30, s31}"
ECBD0B00,"vpop {d0}"
ECBD0A08,"vpop {s0, s1, s2, s3, s4, s5, s6, s7}"
// examples of vpush RLIST
ED2D8A03,"vpush {s16, s17, s18}"
ED6D0AE0,"vpush {s1, s2, s3, s4, s5, s6, s7, s8, s9, s10, s11, s12, s13, s14, s15, s16, s17, s18, s19, s20, s21, s22, s23, s24, s25, s26, s27, s28, s29, s30, s31}"
ED2D8A11,"vpush {s16, s17, s18, s19, s20, s21, s22, s23, s24, s25, s26, s27, s28, s29, s30, s31}"
ED2D0A18,"vpush {s0, s1, s2, s3, s4, s5, s6, s7, s8, s9, s10, s11, s12, s13, s14, s15, s16, s17, s18, s19, s20, s21, s22, s23}"
// examples of vqabs.s16 DREG , DREG
FFB41724,"vqabs.s16 d1, d20"
FFB46702,"vqabs.s16 d6, d2"
FFB4A700,"vqabs.s16 d10, d0"
FFF40700,"vqabs.s16 d16, d0"
// examples of vqabs.s16 QREG , QREG
FFB4474C,"vqabs.s16 q2, q6"
FFB44762,"vqabs.s16 q2, q9"
FFB44740,"vqabs.s16 q2, q0"
FFB42768,"vqabs.s16 q1, q12"
// examples of vqabs.s32 DREG , DREG
FFF89700,"vqabs.s32 d25, d0"
FFB80705,"vqabs.s32 d0, d5"
FFB80703,"vqabs.s32 d0, d3"
FFB80700,"vqabs.s32 d0, d0"
// examples of vqabs.s32 QREG , QREG
FFB82760,"vqabs.s32 q1, q8"
FFB80740,"vqabs.s32 q0, q0"
FFF80740,"vqabs.s32 q8, q0"
FFB80764,"vqabs.s32 q0, q10"
// examples of vqabs.s8 DREG , DREG
FFB00720,"vqabs.s8 d0, d16"
FFB08701,"vqabs.s8 d8, d1"
FFB01700,"vqabs.s8 d1, d0"
FFB00701,"vqabs.s8 d0, d1"
// examples of vqabs.s8 QREG , QREG
FFF00740,"vqabs.s8 q8, q0"
FFB00764,"vqabs.s8 q0, q10"
FFB00740,"vqabs.s8 q0, q0"
FFB04742,"vqabs.s8 q2, q1"
// examples of vqadd.s16 DREG , DREG , DREG
EF10C01A,"vqadd.s16 d12, d0, d10"
EF182014,"vqadd.s16 d2, d8, d4"
EF104010,"vqadd.s16 d4, d0, d0"
EF104098,"vqadd.s16 d4, d16, d8"
// examples of vqadd.s16 QREG , QREG , QREG
EF12207A,"vqadd.s16 q1, q1, q13"
EF100054,"vqadd.s16 q0, q0, q2"
EF140052,"vqadd.s16 q0, q2, q1"
EF104054,"vqadd.s16 q2, q0, q2"
// examples of vqadd.s32 DREG , DREG , DREG
EF225010,"vqadd.s32 d5, d2, d0"
EF200010,"vqadd.s32 d0, d0, d0"
EF626030,"vqadd.s32 d22, d2, d16"
EF618010,"vqadd.s32 d24, d1, d0"
// examples of vqadd.s32 QREG , QREG , QREG
EF60805A,"vqadd.s32 q12, q0, q5"
EF200058,"vqadd.s32 q0, q0, q4"
EF244050,"vqadd.s32 q2, q2, q0"
EF602050,"vqadd.s32 q9, q0, q0"
// examples of vqadd.s64 DREG , DREG , DREG
EF300091,"vqadd.s64 d0, d16, d1"
EF390014,"vqadd.s64 d0, d9, d4"
EF32001D,"vqadd.s64 d0, d2, d13"
EF72A012,"vqadd.s64 d26, d2, d2"
// examples of vqadd.s64 QREG , QREG , QREG
EF304050,"vqadd.s64 q2, q0, q0"
EF700074,"vqadd.s64 q8, q0, q10"
EF320050,"vqadd.s64 q0, q1, q0"
EF322050,"vqadd.s64 q1, q1, q0"
// examples of vqadd.s8 DREG , DREG , DREG
EF00009C,"vqadd.s8 d0, d16, d12"
EF020010,"vqadd.s8 d0, d2, d0"
EF011030,"vqadd.s8 d1, d1, d16"
EF020030,"vqadd.s8 d0, d2, d16"
// examples of vqadd.s8 QREG , QREG , QREG
EF008054,"vqadd.s8 q4, q0, q2"
EF42A05C,"vqadd.s8 q13, q1, q6"
EF060072,"vqadd.s8 q0, q3, q9"
EF00005C,"vqadd.s8 q0, q0, q6"
// examples of vqadd.u16 DREG , DREG , DREG
FF114010,"vqadd.u16 d4, d1, d0"
FF14201F,"vqadd.u16 d2, d4, d15"
FF102019,"vqadd.u16 d2, d0, d9"
FF10E010,"vqadd.u16 d14, d0, d0"
// examples of vqadd.u16 QREG , QREG , QREG
FF1820D0,"vqadd.u16 q1, q12, q0"
FF18005A,"vqadd.u16 q0, q4, q5"
FF50A050,"vqadd.u16 q13, q0, q0"
FF100052,"vqadd.u16 q0, q0, q1"
// examples of vqadd.u32 DREG , DREG , DREG
FF205010,"vqadd.u32 d5, d0, d0"
FF260012,"vqadd.u32 d0, d6, d2"
FF680010,"vqadd.u32 d16, d8, d0"
FF610012,"vqadd.u32 d16, d1, d2"
// examples of vqadd.u32 QREG , QREG , QREG
FF208050,"vqadd.u32 q4, q0, q0"
FF2020D0,"vqadd.u32 q1, q8, q0"
FF6800D0,"vqadd.u32 q8, q12, q0"
FF204070,"vqadd.u32 q2, q0, q8"
// examples of vqadd.u64 DREG , DREG , DREG
FF38C010,"vqadd.u64 d12, d8, d0"
FF780031,"vqadd.u64 d16, d8, d17"
FF300032,"vqadd.u64 d0, d0, d18"
FF300030,"vqadd.u64 d0, d0, d16"
// examples of vqadd.u64 QREG , QREG , QREG
FF3A0050,"vqadd.u64 q0, q5, q0"
FF300058,"vqadd.u64 q0, q0, q4"
FF308050,"vqadd.u64 q4, q0, q0"
FF3080D4,"vqadd.u64 q4, q8, q2"
// examples of vqadd.u8 DREG , DREG , DREG
FF020016,"vqadd.u8 d0, d2, d6"
FF06401C,"vqadd.u8 d4, d6, d12"
FF042018,"vqadd.u8 d2, d4, d8"
FF042010,"vqadd.u8 d2, d4, d0"
// examples of vqadd.u8 QREG , QREG , QREG
FF4800D0,"vqadd.u8 q8, q12, q0"
FF044050,"vqadd.u8 q2, q2, q0"
FF080054,"vqadd.u8 q0, q4, q2"
FF080056,"vqadd.u8 q0, q4, q3"
// examples of vqdmlal.s16 QREG , DREG , DREG
EF900982,"vqdmlal.s16 q0, d16, d2"
EF980901,"vqdmlal.s16 q0, d8, d1"
EF902981,"vqdmlal.s16 q1, d16, d1"
EFD04901,"vqdmlal.s16 q10, d0, d1"
// examples of vqdmlal.s16 QREG , DREG , DREG [ NUM ]
EF99034C,"vqdmlal.s16 q0, d9, d4[1]"
EF948340,"vqdmlal.s16 q4, d4, d0[0]"
EF9003C1,"vqdmlal.s16 q0, d16, d1[0]"
EF900340,"vqdmlal.s16 q0, d0, d0[0]"
// examples of vqdmlal.s32 QREG , DREG , DREG
EFA00900,"vqdmlal.s32 q0, d0, d0"
EFA10900,"vqdmlal.s32 q0, d1, d0"
EFA08909,"vqdmlal.s32 q4, d0, d9"
EFE3090A,"vqdmlal.s32 q8, d3, d10"
// examples of vqdmlal.s32 QREG , DREG , DREG [ NUM ]
EFA26340,"vqdmlal.s32 q3, d2, d0[0]"
EFA6C348,"vqdmlal.s32 q6, d6, d8[0]"
EFA00360,"vqdmlal.s32 q0, d0, d0[1]"
EFA00340,"vqdmlal.s32 q0, d0, d0[0]"
// examples of vqdmlsl.s16 QREG , DREG , DREG
EF920B24,"vqdmlsl.s16 q0, d2, d20"
EF910B02,"vqdmlsl.s16 q0, d1, d2"
EF900B80,"vqdmlsl.s16 q0, d16, d0"
EF9A0B20,"vqdmlsl.s16 q0, d10, d16"
// examples of vqdmlsl.s16 QREG , DREG , DREG [ NUM ]
EF9107C0,"vqdmlsl.s16 q0, d17, d0[0]"
EFDE2740,"vqdmlsl.s16 q9, d14, d0[0]"
EF900741,"vqdmlsl.s16 q0, d0, d1[0]"
EF91874B,"vqdmlsl.s16 q4, d1, d3[1]"
// examples of vqdmlsl.s32 QREG , DREG , DREG
EFA80B04,"vqdmlsl.s32 q0, d8, d4"
EFA00B08,"vqdmlsl.s32 q0, d0, d8"
EFA04B04,"vqdmlsl.s32 q2, d0, d4"
EFA08B00,"vqdmlsl.s32 q4, d0, d0"
// examples of vqdmlsl.s32 QREG , DREG , DREG [ NUM ]
EFE00769,"vqdmlsl.s32 q8, d0, d9[1]"
EFA04741,"vqdmlsl.s32 q2, d0, d1[0]"
EFE887C0,"vqdmlsl.s32 q12, d24, d0[0]"
EFA30740,"vqdmlsl.s32 q0, d3, d0[0]"
// examples of vqdmulh.s16 DREG , DREG , DREG
EF110B29,"vqdmulh.s16 d0, d1, d25"
EF100B00,"vqdmulh.s16 d0, d0, d0"
EF124B80,"vqdmulh.s16 d4, d18, d0"
EF1C5B00,"vqdmulh.s16 d5, d12, d0"
// examples of vqdmulh.s16 DREG , DREG , DREG [ NUM ]
EF942CC2,"vqdmulh.s16 d2, d20, d2[0]"
EF902C48,"vqdmulh.s16 d2, d0, d0[1]"
EF910C41,"vqdmulh.s16 d0, d1, d1[0]"
EF91AC40,"vqdmulh.s16 d10, d1, d0[0]"
// examples of vqdmulh.s16 QREG , QREG , QREG
EF102B4C,"vqdmulh.s16 q1, q0, q6"
EF120B40,"vqdmulh.s16 q0, q1, q0"
EF102B6A,"vqdmulh.s16 q1, q0, q13"
EF160B68,"vqdmulh.s16 q0, q3, q12"
// examples of vqdmulh.s32 DREG , DREG , DREG
EF200B24,"vqdmulh.s32 d0, d0, d20"
EF219B04,"vqdmulh.s32 d9, d1, d4"
EF611B00,"vqdmulh.s32 d17, d1, d0"
EF200B02,"vqdmulh.s32 d0, d0, d2"
// examples of vqdmulh.s32 DREG , DREG , DREG [ NUM ]
EFA09CC1,"vqdmulh.s32 d9, d16, d1[0]"
EFA02CC0,"vqdmulh.s32 d2, d16, d0[0]"
EFA02C49,"vqdmulh.s32 d2, d0, d9[0]"
EFA80C40,"vqdmulh.s32 d0, d8, d0[0]"
// examples of vqdmulh.s32 QREG , QREG , QREG
EF240B64,"vqdmulh.s32 q0, q2, q10"
EF24AB40,"vqdmulh.s32 q5, q2, q0"
EF640B40,"vqdmulh.s32 q8, q2, q0"
EF228B4A,"vqdmulh.s32 q4, q1, q5"
// examples of vqdmull.s16 QREG , DREG , DREG
EF900DA0,"vqdmull.s16 q0, d16, d16"
EF958D80,"vqdmull.s16 q4, d21, d0"
EF940D05,"vqdmull.s16 q0, d4, d5"
EF920D80,"vqdmull.s16 q0, d18, d0"
// examples of vqdmull.s16 QREG , DREG , DREG [ NUM ]
EF950B68,"vqdmull.s16 q0, d5, d0[3]"
EF940B44,"vqdmull.s16 q0, d4, d4[0]"
EF900B41,"vqdmull.s16 q0, d0, d1[0]"
EFD80BC2,"vqdmull.s16 q8, d24, d2[0]"
// examples of vqdmull.s32 QREG , DREG , DREG
EFA24D05,"vqdmull.s32 q2, d2, d5"
EFA20D85,"vqdmull.s32 q0, d18, d5"
EFE40D80,"vqdmull.s32 q8, d20, d0"
EFA00D82,"vqdmull.s32 q0, d16, d2"
// examples of vqdmull.s32 QREG , DREG , DREG [ NUM ]
EFA20B40,"vqdmull.s32 q0, d2, d0[0]"
EFA14B40,"vqdmull.s32 q2, d1, d0[0]"
EFA00B40,"vqdmull.s32 q0, d0, d0[0]"
EFAA0B48,"vqdmull.s32 q0, d10, d8[0]"
// examples of vqmovn.s16 DREG , QREG
FFB21284,"vqmovn.s16 d1, q2"
FFB20280,"vqmovn.s16 d0, q0"
FFB28288,"vqmovn.s16 d8, q4"
FFF20280,"vqmovn.s16 d16, q0"
// examples of vqmovn.s32 DREG , QREG
FFB64288,"vqmovn.s32 d4, q4"
FFB6228C,"vqmovn.s32 d2, q6"
FFF602A0,"vqmovn.s32 d16, q8"
FFB60280,"vqmovn.s32 d0, q0"
// examples of vqmovn.s64 DREG , QREG
FFBA02A2,"vqmovn.s64 d0, q9"
FFBA028C,"vqmovn.s64 d0, q6"
FFBA0280,"vqmovn.s64 d0, q0"
FFBA8280,"vqmovn.s64 d8, q0"
// examples of vqmovn.u16 DREG , QREG
FFB202C6,"vqmovn.u16 d0, q3"
FFB212C4,"vqmovn.u16 d1, q2"
FFF242C0,"vqmovn.u16 d20, q0"
FFF282C0,"vqmovn.u16 d24, q0"
// examples of vqmovn.u32 DREG , QREG
FFF6E2C0,"vqmovn.u32 d30, q0"
FFB602CE,"vqmovn.u32 d0, q7"
FFB612C4,"vqmovn.u32 d1, q2"
FFB6D2C0,"vqmovn.u32 d13, q0"
// examples of vqmovn.u64 DREG , QREG
FFBA22C0,"vqmovn.u64 d2, q0"
FFBA22C8,"vqmovn.u64 d2, q4"
FFBA02E0,"vqmovn.u64 d0, q8"
FFBA42C4,"vqmovn.u64 d4, q2"
// examples of vqmovun.s16 DREG , QREG
FFB26240,"vqmovun.s16 d6, q0"
FFF2A240,"vqmovun.s16 d26, q0"
FFB21240,"vqmovun.s16 d1, q0"
FFF24240,"vqmovun.s16 d20, q0"
// examples of vqmovun.s32 DREG , QREG
FFF60240,"vqmovun.s32 d16, q0"
FFB60240,"vqmovun.s32 d0, q0"
FFF6824C,"vqmovun.s32 d24, q6"
FFB64248,"vqmovun.s32 d4, q4"
// examples of vqmovun.s64 DREG , QREG
FFBA0240,"vqmovun.s64 d0, q0"
FFBA3242,"vqmovun.s64 d3, q1"
FFFA4240,"vqmovun.s64 d20, q0"
FFBAA240,"vqmovun.s64 d10, q0"
// examples of vqneg.s16 DREG , DREG
FFB42780,"vqneg.s16 d2, d0"
FFB44788,"vqneg.s16 d4, d8"
FFB44786,"vqneg.s16 d4, d6"
FFF41788,"vqneg.s16 d17, d8"
// examples of vqneg.s16 QREG , QREG
FFB407C6,"vqneg.s16 q0, q3"
FFB4A7C4,"vqneg.s16 q5, q2"
FFB427C0,"vqneg.s16 q1, q0"
FFF407C4,"vqneg.s16 q8, q2"
// examples of vqneg.s32 DREG , DREG
FFB8A786,"vqneg.s32 d10, d6"
FFB887A2,"vqneg.s32 d8, d18"
FFB8A78D,"vqneg.s32 d10, d13"
FFB80781,"vqneg.s32 d0, d1"
// examples of vqneg.s32 QREG , QREG
FFB807E0,"vqneg.s32 q0, q8"
FFF887C4,"vqneg.s32 q12, q2"
FFB807C2,"vqneg.s32 q0, q1"
FFB807C0,"vqneg.s32 q0, q0"
// examples of vqneg.s8 DREG , DREG
FFB01780,"vqneg.s8 d1, d0"
FFB04784,"vqneg.s8 d4, d4"
FFB08784,"vqneg.s8 d8, d4"
FFB00788,"vqneg.s8 d0, d8"
// examples of vqneg.s8 QREG , QREG
FFB007C6,"vqneg.s8 q0, q3"
FFB007C2,"vqneg.s8 q0, q1"
FFB007C0,"vqneg.s8 q0, q0"
FFB087C0,"vqneg.s8 q4, q0"
// examples of vqrdmulh.s16 DREG , DREG , DREG
FF132B20,"vqrdmulh.s16 d2, d3, d16"
FF150B80,"vqrdmulh.s16 d0, d21, d0"
FF160B80,"vqrdmulh.s16 d0, d22, d0"
FF100B00,"vqrdmulh.s16 d0, d0, d0"
// examples of vqrdmulh.s16 DREG , DREG , DREG [ NUM ]
EF900DE3,"vqrdmulh.s16 d0, d16, d3[2]"
EF9A0D61,"vqrdmulh.s16 d0, d10, d1[2]"
EF902D40,"vqrdmulh.s16 d2, d0, d0[0]"
EF981DC0,"vqrdmulh.s16 d1, d24, d0[0]"
// examples of vqrdmulh.s16 QREG , QREG , DREG [ NUM ]
FF9A2D42,"vqrdmulh.s16 q1, q5, d2[0]"
FF900D44,"vqrdmulh.s16 q0, q0, d4[0]"
FF900D49,"vqrdmulh.s16 q0, q0, d1[1]"
FFD80D40,"vqrdmulh.s16 q8, q4, d0[0]"
// examples of vqrdmulh.s16 QREG , QREG , QREG
FF14AB40,"vqrdmulh.s16 q5, q2, q0"
FF100B42,"vqrdmulh.s16 q0, q0, q1"
FF504B40,"vqrdmulh.s16 q10, q0, q0"
FF182BC0,"vqrdmulh.s16 q1, q12, q0"
// examples of vqrdmulh.s32 DREG , DREG , DREG
FF281B80,"vqrdmulh.s32 d1, d24, d0"
FF260B00,"vqrdmulh.s32 d0, d6, d0"
FF642B08,"vqrdmulh.s32 d18, d4, d8"
FF608B00,"vqrdmulh.s32 d24, d0, d0"
// examples of vqrdmulh.s32 DREG , DREG , DREG [ NUM ]
EFE84D44,"vqrdmulh.s32 d20, d8, d4[0]"
EFA80D48,"vqrdmulh.s32 d0, d8, d8[0]"
EFA21D40,"vqrdmulh.s32 d1, d2, d0[0]"
EFA48D41,"vqrdmulh.s32 d8, d4, d1[0]"
// examples of vqrdmulh.s32 QREG , QREG , DREG [ NUM ]
FFA02D44,"vqrdmulh.s32 q1, q0, d4[0]"
FFA80D40,"vqrdmulh.s32 q0, q4, d0[0]"
FFA62D40,"vqrdmulh.s32 q1, q3, d0[0]"
FFE00D68,"vqrdmulh.s32 q8, q0, d8[1]"
// examples of vqrdmulh.s32 QREG , QREG , QREG
FF2A2B60,"vqrdmulh.s32 q1, q5, q8"
FF200B60,"vqrdmulh.s32 q0, q0, q8"
FF200B40,"vqrdmulh.s32 q0, q0, q0"
FF220B46,"vqrdmulh.s32 q0, q1, q3"
// examples of vqrshl.s16 DREG , DREG , DREG
EF104512,"vqrshl.s16 d4, d2, d0"
EF1B0510,"vqrshl.s16 d0, d0, d11"
EF500519,"vqrshl.s16 d16, d9, d0"
EF102510,"vqrshl.s16 d2, d0, d0"
// examples of vqrshl.s16 QREG , QREG , QREG
EF100574,"vqrshl.s16 q0, q10, q0"
EF504550,"vqrshl.s16 q10, q0, q0"
EF100550,"vqrshl.s16 q0, q0, q0"
EF120550,"vqrshl.s16 q0, q0, q1"
// examples of vqrshl.s32 DREG , DREG , DREG
EF200590,"vqrshl.s32 d0, d0, d16"
EF240530,"vqrshl.s32 d0, d16, d4"
EF601514,"vqrshl.s32 d17, d4, d0"
EF202533,"vqrshl.s32 d2, d19, d0"
// examples of vqrshl.s32 QREG , QREG , QREG
EF202570,"vqrshl.s32 q1, q8, q0"
EF2405D6,"vqrshl.s32 q0, q3, q10"
EF2245D0,"vqrshl.s32 q2, q0, q9"
EF2065D2,"vqrshl.s32 q3, q1, q8"
// examples of vqrshl.s64 DREG , DREG , DREG
EF308531,"vqrshl.s64 d8, d17, d0"
EF310512,"vqrshl.s64 d0, d2, d1"
EF380530,"vqrshl.s64 d0, d16, d8"
EF381598,"vqrshl.s64 d1, d8, d24"
// examples of vqrshl.s64 QREG , QREG , QREG
EF780550,"vqrshl.s64 q8, q0, q4"
EF300550,"vqrshl.s64 q0, q0, q0"
EF30255C,"vqrshl.s64 q1, q6, q0"
EF30E558,"vqrshl.s64 q7, q4, q0"
// examples of vqrshl.s8 DREG , DREG , DREG
EF04C510,"vqrshl.s8 d12, d0, d4"
EF00051A,"vqrshl.s8 d0, d10, d0"
EF001515,"vqrshl.s8 d1, d5, d0"
EF062510,"vqrshl.s8 d2, d0, d6"
// examples of vqrshl.s8 QREG , QREG , QREG
EF000572,"vqrshl.s8 q0, q9, q0"
EF008552,"vqrshl.s8 q4, q1, q0"
EF0E05D0,"vqrshl.s8 q0, q0, q15"
EF00057A,"vqrshl.s8 q0, q13, q0"
// examples of vqrshl.u16 DREG , DREG , DREG
FF580518,"vqrshl.u16 d16, d8, d8"
FF126531,"vqrshl.u16 d6, d17, d2"
FF149592,"vqrshl.u16 d9, d2, d20"
FF1A2512,"vqrshl.u16 d2, d2, d10"
// examples of vqrshl.u16 QREG , QREG , QREG
FF146570,"vqrshl.u16 q3, q8, q2"
FF1405D0,"vqrshl.u16 q0, q0, q10"
FF1C0550,"vqrshl.u16 q0, q0, q6"
FF120550,"vqrshl.u16 q0, q0, q1"
// examples of vqrshl.u32 DREG , DREG , DREG
FF648510,"vqrshl.u32 d24, d0, d4"
FF214510,"vqrshl.u32 d4, d0, d1"
FF205510,"vqrshl.u32 d5, d0, d0"
FF218510,"vqrshl.u32 d8, d0, d1"
// examples of vqrshl.u32 QREG , QREG , QREG
FF240552,"vqrshl.u32 q0, q1, q2"
FF6045D4,"vqrshl.u32 q10, q2, q8"
FF224556,"vqrshl.u32 q2, q3, q1"
FF208554,"vqrshl.u32 q4, q2, q0"
// examples of vqrshl.u64 DREG , DREG , DREG
FF331518,"vqrshl.u64 d1, d8, d3"
FF700510,"vqrshl.u64 d16, d0, d0"
FF320510,"vqrshl.u64 d0, d0, d2"
FF344510,"vqrshl.u64 d4, d0, d4"
// examples of vqrshl.u64 QREG , QREG , QREG
FF340550,"vqrshl.u64 q0, q0, q2"
FF3805F4,"vqrshl.u64 q0, q10, q12"
FF320550,"vqrshl.u64 q0, q0, q1"
FF700578,"vqrshl.u64 q8, q12, q0"
// examples of vqrshl.u8 DREG , DREG , DREG
FF010510,"vqrshl.u8 d0, d0, d1"
FF004512,"vqrshl.u8 d4, d2, d0"
FF046511,"vqrshl.u8 d6, d1, d4"
FF04051B,"vqrshl.u8 d0, d11, d4"
// examples of vqrshl.u8 QREG , QREG , QREG
FF000554,"vqrshl.u8 q0, q2, q0"
FF0405F0,"vqrshl.u8 q0, q8, q10"
FF0205F0,"vqrshl.u8 q0, q8, q9"
FF440550,"vqrshl.u8 q8, q0, q2"
// examples of vqrshrn.s16 DREG , QREG , NUM
EF882950,"vqrshrn.s16 d2, q0, #8"
EF8B0950,"vqrshrn.s16 d0, q0, #5"
EF885954,"vqrshrn.s16 d5, q2, #8"
EF893954,"vqrshrn.s16 d3, q2, #7"
// examples of vqrshrn.s32 DREG , QREG , NUM
EF900970,"vqrshrn.s32 d0, q8, #0x10"
EF948950,"vqrshrn.s32 d8, q0, #0xc"
EF911954,"vqrshrn.s32 d1, q2, #0xf"
EF908970,"vqrshrn.s32 d8, q8, #0x10"
// examples of vqrshrn.s64 DREG , QREG , NUM
EFA20950,"vqrshrn.s64 d0, q0, #0x1e"
EFE12970,"vqrshrn.s64 d18, q8, #0x1f"
EFA10952,"vqrshrn.s64 d0, q1, #0x1f"
EFA94978,"vqrshrn.s64 d4, q12, #0x17"
// examples of vqrshrn.u16 DREG , QREG , NUM
FF88895A,"vqrshrn.u16 d8, q5, #8"
FFCE0958,"vqrshrn.u16 d16, q4, #2"
FF888950,"vqrshrn.u16 d8, q0, #8"
FFC80950,"vqrshrn.u16 d16, q0, #8"
// examples of vqrshrn.u32 DREG , QREG , NUM
FF90D970,"vqrshrn.u32 d13, q8, #0x10"
FF910954,"vqrshrn.u32 d0, q2, #0xf"
FF941954,"vqrshrn.u32 d1, q2, #0xc"
FF944950,"vqrshrn.u32 d4, q0, #0xc"
// examples of vqrshrn.u64 DREG , QREG , NUM
FFA22950,"vqrshrn.u64 d2, q0, #0x1e"
FFA00952,"vqrshrn.u64 d0, q1, #0x20"
FFA0B950,"vqrshrn.u64 d11, q0, #0x20"
FFA12952,"vqrshrn.u64 d2, q1, #0x1f"
// examples of vqrshrun.s16 DREG , QREG , NUM
FF880870,"vqrshrun.s16 d0, q8, #8"
FF8C0850,"vqrshrun.s16 d0, q0, #4"
FF891850,"vqrshrun.s16 d1, q0, #7"
FF8A8850,"vqrshrun.s16 d8, q0, #6"
// examples of vqrshrun.s32 DREG , QREG , NUM
FF914850,"vqrshrun.s32 d4, q0, #0xf"
FF910872,"vqrshrun.s32 d0, q9, #0xf"
FF924854,"vqrshrun.s32 d4, q2, #0xe"
FF910856,"vqrshrun.s32 d0, q3, #0xf"
// examples of vqrshrun.s64 DREG , QREG , NUM
FFB90850,"vqrshrun.s64 d0, q0, #7"
FFA00854,"vqrshrun.s64 d0, q2, #0x20"
FFA00850,"vqrshrun.s64 d0, q0, #0x20"
FFE02850,"vqrshrun.s64 d18, q0, #0x20"
// examples of vqshl.s16 DREG , DREG , DREG
EF500410,"vqshl.s16 d16, d0, d0"
EF1A0410,"vqshl.s16 d0, d0, d10"
EF140430,"vqshl.s16 d0, d16, d4"
EF10141C,"vqshl.s16 d1, d12, d0"
// examples of vqshl.s16 DREG , DREG , NUM
EFD00718,"vqshl.s16 d16, d8, #0"
EF980710,"vqshl.s16 d0, d0, #8"
EF949710,"vqshl.s16 d9, d0, #4"
EF900710,"vqshl.s16 d0, d0, #0"
// examples of vqshl.s16 QREG , QREG , NUM
EF904752,"vqshl.s16 q2, q1, #0"
EF940770,"vqshl.s16 q0, q8, #4"
EF902752,"vqshl.s16 q1, q1, #0"
EF908770,"vqshl.s16 q4, q8, #0"
// examples of vqshl.s16 QREG , QREG , QREG
EF120450,"vqshl.s16 q0, q0, q1"
EF104450,"vqshl.s16 q2, q0, q0"
EF50245A,"vqshl.s16 q9, q5, q0"
EF122450,"vqshl.s16 q1, q0, q1"
// examples of vqshl.s32 DREG , DREG , DREG
EF601418,"vqshl.s32 d17, d8, d0"
EF211410,"vqshl.s32 d1, d0, d1"
EF640410,"vqshl.s32 d16, d0, d4"
EF240410,"vqshl.s32 d0, d0, d4"
// examples of vqshl.s32 DREG , DREG , NUM
EFE0C730,"vqshl.s32 d28, d16, #0"
EFB14710,"vqshl.s32 d4, d0, #0x11"
EFB24710,"vqshl.s32 d4, d0, #0x12"
EFA44710,"vqshl.s32 d4, d0, #4"
// examples of vqshl.s32 QREG , QREG , NUM
EFA00750,"vqshl.s32 q0, q0, #0"
EFA02778,"vqshl.s32 q1, q12, #0"
EFA0475E,"vqshl.s32 q2, q7, #0"
EFA44750,"vqshl.s32 q2, q0, #4"
// examples of vqshl.s32 QREG , QREG , QREG
EF202450,"vqshl.s32 q1, q0, q0"
EF202452,"vqshl.s32 q1, q1, q0"
EF200472,"vqshl.s32 q0, q9, q0"
EF202454,"vqshl.s32 q1, q2, q0"
// examples of vqshl.s64 DREG , DREG , DREG
EF310431,"vqshl.s64 d0, d17, d1"
EF305410,"vqshl.s64 d5, d0, d0"
EF700414,"vqshl.s64 d16, d4, d0"
EF34041A,"vqshl.s64 d0, d10, d4"
// examples of vqshl.s64 DREG , DREG , NUM
EFB20798,"vqshl.s64 d0, d8, #0x32"
EFB01790,"vqshl.s64 d1, d0, #0x30"
EFB0279C,"vqshl.s64 d2, d12, #0x30"
EF984798,"vqshl.s64 d4, d8, #0x18"
// examples of vqshl.s64 QREG , QREG , NUM
EFB287D0,"vqshl.s64 q4, q0, #0x32"
EFD407D0,"vqshl.s64 q8, q0, #0x14"
EF9107D0,"vqshl.s64 q0, q0, #0x11"
EFBA07D0,"vqshl.s64 q0, q0, #0x3a"
// examples of vqshl.s64 QREG , QREG , QREG
EF302454,"vqshl.s64 q1, q2, q0"
EF342450,"vqshl.s64 q1, q0, q2"
EF380450,"vqshl.s64 q0, q0, q4"
EF700450,"vqshl.s64 q8, q0, q0"
// examples of vqshl.s8 DREG , DREG , DREG
EF048431,"vqshl.s8 d8, d17, d4"
EF000438,"vqshl.s8 d0, d24, d0"
EF092430,"vqshl.s8 d2, d16, d9"
EF020413,"vqshl.s8 d0, d3, d2"
// examples of vqshl.s8 DREG , DREG , NUM
EF881718,"vqshl.s8 d1, d8, #0"
EFC80710,"vqshl.s8 d16, d0, #0"
EF8A8710,"vqshl.s8 d8, d0, #2"
EF8A2711,"vqshl.s8 d2, d1, #2"
// examples of vqshl.s8 QREG , QREG , NUM
EF8A0750,"vqshl.s8 q0, q0, #2"
EF8A2754,"vqshl.s8 q1, q2, #2"
EF8A0752,"vqshl.s8 q0, q1, #2"
EF880774,"vqshl.s8 q0, q10, #0"
// examples of vqshl.s8 QREG , QREG , QREG
EF0224F8,"vqshl.s8 q1, q12, q9"
EF0A0450,"vqshl.s8 q0, q0, q5"
EF020470,"vqshl.s8 q0, q8, q1"
EF020458,"vqshl.s8 q0, q4, q1"
// examples of vqshl.u16 DREG , DREG , DREG
FF110434,"vqshl.u16 d0, d20, d1"
FF148410,"vqshl.u16 d8, d0, d4"
FF12043B,"vqshl.u16 d0, d27, d2"
FF101498,"vqshl.u16 d1, d8, d16"
// examples of vqshl.u16 DREG , DREG , NUM
FFD00710,"vqshl.u16 d16, d0, #0"
FF902719,"vqshl.u16 d2, d9, #0"
FF910710,"vqshl.u16 d0, d0, #1"
FFD80710,"vqshl.u16 d16, d0, #8"
// examples of vqshl.u16 QREG , QREG , NUM
FF920750,"vqshl.u16 q0, q0, #2"
FF900750,"vqshl.u16 q0, q0, #0"
FFD20756,"vqshl.u16 q8, q3, #2"
FF906750,"vqshl.u16 q3, q0, #0"
// examples of vqshl.u16 QREG , QREG , QREG
FF10245A,"vqshl.u16 q1, q5, q0"
FF140470,"vqshl.u16 q0, q8, q2"
FF120470,"vqshl.u16 q0, q8, q1"
FF102454,"vqshl.u16 q1, q2, q0"
// examples of vqshl.u32 DREG , DREG , DREG
FF280438,"vqshl.u32 d0, d24, d8"
FF60249C,"vqshl.u32 d18, d12, d16"
FF200490,"vqshl.u32 d0, d0, d16"
FF240419,"vqshl.u32 d0, d9, d4"
// examples of vqshl.u32 DREG , DREG , NUM
FFA09730,"vqshl.u32 d9, d16, #0"
FFA09710,"vqshl.u32 d9, d0, #0"
FFA04710,"vqshl.u32 d4, d0, #0"
FFA00716,"vqshl.u32 d0, d6, #0"
// examples of vqshl.u32 QREG , QREG , NUM
FFE06750,"vqshl.u32 q11, q0, #0"
FFF00774,"vqshl.u32 q8, q10, #0x10"
FFA20752,"vqshl.u32 q0, q1, #2"
FFA04750,"vqshl.u32 q2, q0, #0"
// examples of vqshl.u32 QREG , QREG , QREG
FF2024D4,"vqshl.u32 q1, q2, q8"
FF2C0458,"vqshl.u32 q0, q4, q6"
FF202450,"vqshl.u32 q1, q0, q0"
FF648450,"vqshl.u32 q12, q0, q2"
// examples of vqshl.u64 DREG , DREG , DREG
FF306410,"vqshl.u64 d6, d0, d0"
FF305432,"vqshl.u64 d5, d18, d0"
FF304410,"vqshl.u64 d4, d0, d0"
FF340490,"vqshl.u64 d0, d0, d20"
// examples of vqshl.u64 DREG , DREG , NUM
FFB0079B,"vqshl.u64 d0, d11, #0x30"
FFB50791,"vqshl.u64 d0, d1, #0x35"
FFB94792,"vqshl.u64 d4, d2, #0x39"
FFB007B0,"vqshl.u64 d0, d16, #0x30"
// examples of vqshl.u64 QREG , QREG , NUM
FFB187DC,"vqshl.u64 q4, q6, #0x31"
FFB207D0,"vqshl.u64 q0, q0, #0x32"
FFF047D0,"vqshl.u64 q10, q0, #0x30"
FFBA07D0,"vqshl.u64 q0, q0, #0x3a"
// examples of vqshl.u64 QREG , QREG , QREG
FF324450,"vqshl.u64 q2, q0, q1"
FF300450,"vqshl.u64 q0, q0, q0"
FF322450,"vqshl.u64 q1, q0, q1"
FF300458,"vqshl.u64 q0, q4, q0"
// examples of vqshl.u8 DREG , DREG , DREG
FF088410,"vqshl.u8 d8, d0, d8"
FF032490,"vqshl.u8 d2, d0, d19"
FF421410,"vqshl.u8 d17, d0, d2"
FF404410,"vqshl.u8 d20, d0, d0"
// examples of vqshl.u8 DREG , DREG , NUM
FF8C1730,"vqshl.u8 d1, d16, #4"
FF886712,"vqshl.u8 d6, d2, #0"
FF881714,"vqshl.u8 d1, d4, #0"
FF888715,"vqshl.u8 d8, d5, #0"
// examples of vqshl.u8 QREG , QREG , NUM
FF884754,"vqshl.u8 q2, q2, #0"
FF888752,"vqshl.u8 q4, q1, #0"
FF884770,"vqshl.u8 q2, q8, #0"
FF894752,"vqshl.u8 q2, q1, #1"
// examples of vqshl.u8 QREG , QREG , QREG
FF0224D8,"vqshl.u8 q1, q4, q9"
FF020454,"vqshl.u8 q0, q2, q1"
FF020450,"vqshl.u8 q0, q0, q1"
FF0804D0,"vqshl.u8 q0, q0, q12"
// examples of vqshlu.s16 DREG , DREG , NUM
FF900615,"vqshlu.s16 d0, d5, #0"
FF901612,"vqshlu.s16 d1, d2, #0"
FF901613,"vqshlu.s16 d1, d3, #0"
FF9C0614,"vqshlu.s16 d0, d4, #0xc"
// examples of vqshlu.s16 QREG , QREG , NUM
FF984650,"vqshlu.s16 q2, q0, #8"
FF904674,"vqshlu.s16 q2, q10, #0"
FF900658,"vqshlu.s16 q0, q4, #0"
FF908650,"vqshlu.s16 q4, q0, #0"
// examples of vqshlu.s32 DREG , DREG , NUM
FFE04611,"vqshlu.s32 d20, d1, #0"
FFA0A614,"vqshlu.s32 d10, d4, #0"
FFA60610,"vqshlu.s32 d0, d0, #6"
FFA0E612,"vqshlu.s32 d14, d2, #0"
// examples of vqshlu.s32 QREG , QREG , NUM
FFA64650,"vqshlu.s32 q2, q0, #6"
FFE02650,"vqshlu.s32 q9, q0, #0"
FFA12652,"vqshlu.s32 q1, q1, #1"
FFA40670,"vqshlu.s32 q0, q8, #4"
// examples of vqshlu.s64 DREG , DREG , NUM
FF980690,"vqshlu.s64 d0, d0, #0x18"
FFC8069D,"vqshlu.s64 d16, d13, #8"
FF80469C,"vqshlu.s64 d4, d12, #0"
FF940699,"vqshlu.s64 d0, d9, #0x14"
// examples of vqshlu.s64 QREG , QREG , NUM
FF8206D4,"vqshlu.s64 q0, q2, #2"
FF9006D2,"vqshlu.s64 q0, q1, #0x10"
FF8A06D0,"vqshlu.s64 q0, q0, #0xa"
FF9A86D0,"vqshlu.s64 q4, q0, #0x1a"
// examples of vqshlu.s8 DREG , DREG , NUM
FF889631,"vqshlu.s8 d9, d17, #0"
FF8E0610,"vqshlu.s8 d0, d0, #6"
FF8A0612,"vqshlu.s8 d0, d2, #2"
FF8B0612,"vqshlu.s8 d0, d2, #3"
// examples of vqshlu.s8 QREG , QREG , NUM
FF8A0670,"vqshlu.s8 q0, q8, #2"
FF882650,"vqshlu.s8 q1, q0, #0"
FF8B0650,"vqshlu.s8 q0, q0, #3"
FF88C658,"vqshlu.s8 q6, q4, #0"
// examples of vqshrn.s16 DREG , QREG , NUM
EFC80910,"vqshrn.s16 d16, q0, #8"
EF881930,"vqshrn.s16 d1, q8, #8"
EF8A8930,"vqshrn.s16 d8, q8, #6"
EF880930,"vqshrn.s16 d0, q8, #8"
// examples of vqshrn.s32 DREG , QREG , NUM
EF918910,"vqshrn.s32 d8, q0, #0xf"
EF988910,"vqshrn.s32 d8, q0, #8"
EF940930,"vqshrn.s32 d0, q8, #0xc"
EF900910,"vqshrn.s32 d0, q0, #0x10"
// examples of vqshrn.s64 DREG , QREG , NUM
EFE11930,"vqshrn.s64 d17, q8, #0x1f"
EFA02910,"vqshrn.s64 d2, q0, #0x20"
EFA00912,"vqshrn.s64 d0, q1, #0x20"
EFA0C910,"vqshrn.s64 d12, q0, #0x20"
// examples of vqshrn.u16 DREG , QREG , NUM
FF8A0910,"vqshrn.u16 d0, q0, #6"
FF886918,"vqshrn.u16 d6, q4, #8"
FF8A5910,"vqshrn.u16 d5, q0, #6"
FF894910,"vqshrn.u16 d4, q0, #7"
// examples of vqshrn.u32 DREG , QREG , NUM
FF9C0918,"vqshrn.u32 d0, q4, #4"
FF980930,"vqshrn.u32 d0, q8, #8"
FF95A918,"vqshrn.u32 d10, q4, #0xb"
FF904910,"vqshrn.u32 d4, q0, #0x10"
// examples of vqshrn.u64 DREG , QREG , NUM
FFB89930,"vqshrn.u64 d9, q8, #8"
FFE40910,"vqshrn.u64 d16, q0, #0x1c"
FFA08912,"vqshrn.u64 d8, q1, #0x20"
FFF40910,"vqshrn.u64 d16, q0, #0xc"
// examples of vqshrun.s16 DREG , QREG , NUM
FF8A0810,"vqshrun.s16 d0, q0, #6"
FF8A9810,"vqshrun.s16 d9, q0, #6"
FFC82810,"vqshrun.s16 d18, q0, #8"
FF880818,"vqshrun.s16 d0, q4, #8"
// examples of vqshrun.s32 DREG , QREG , NUM
FF920810,"vqshrun.s32 d0, q0, #0xe"
FF908812,"vqshrun.s32 d8, q1, #0x10"
FF988812,"vqshrun.s32 d8, q1, #8"
FF980818,"vqshrun.s32 d0, q4, #8"
// examples of vqshrun.s64 DREG , QREG , NUM
FFA90810,"vqshrun.s64 d0, q0, #0x17"
FFAC0810,"vqshrun.s64 d0, q0, #0x14"
FFE10812,"vqshrun.s64 d16, q1, #0x1f"
FFA01816,"vqshrun.s64 d1, q3, #0x20"
// examples of vqsub.s16 DREG , DREG , DREG
EF144212,"vqsub.s16 d4, d4, d2"
EF104212,"vqsub.s16 d4, d0, d2"
EF500294,"vqsub.s16 d16, d16, d4"
EF546210,"vqsub.s16 d22, d4, d0"
// examples of vqsub.s16 QREG , QREG , QREG
EF582250,"vqsub.s16 q9, q4, q0"
EF1802D0,"vqsub.s16 q0, q12, q0"
EF500258,"vqsub.s16 q8, q0, q4"
EF104250,"vqsub.s16 q2, q0, q0"
// examples of vqsub.s32 DREG , DREG , DREG
EF210214,"vqsub.s32 d0, d1, d4"
EF280214,"vqsub.s32 d0, d8, d4"
EF212212,"vqsub.s32 d2, d1, d2"
EF240211,"vqsub.s32 d0, d4, d1"
// examples of vqsub.s32 QREG , QREG , QREG
EF20A250,"vqsub.s32 q5, q0, q0"
EF602252,"vqsub.s32 q9, q0, q1"
EF2602D0,"vqsub.s32 q0, q11, q0"
EF2022D0,"vqsub.s32 q1, q8, q0"
// examples of vqsub.s64 DREG , DREG , DREG
EF300212,"vqsub.s64 d0, d0, d2"
EF300217,"vqsub.s64 d0, d0, d7"
EF300232,"vqsub.s64 d0, d0, d18"
EF700210,"vqsub.s64 d16, d0, d0"
// examples of vqsub.s64 QREG , QREG , QREG
EF3882D0,"vqsub.s64 q4, q12, q0"
EF322258,"vqsub.s64 q1, q1, q4"
EF380252,"vqsub.s64 q0, q4, q1"
EF3C0250,"vqsub.s64 q0, q6, q0"
// examples of vqsub.s8 DREG , DREG , DREG
EF440211,"vqsub.s8 d16, d4, d1"
EF09021A,"vqsub.s8 d0, d9, d10"
EF081210,"vqsub.s8 d1, d8, d0"
EF404211,"vqsub.s8 d20, d0, d1"
// examples of vqsub.s8 QREG , QREG , QREG
EF0082F0,"vqsub.s8 q4, q8, q8"
EF000256,"vqsub.s8 q0, q0, q3"
EF006254,"vqsub.s8 q3, q0, q2"
EF028250,"vqsub.s8 q4, q1, q0"
// examples of vqsub.u16 DREG , DREG , DREG
FF548210,"vqsub.u16 d24, d4, d0"
FF103218,"vqsub.u16 d3, d0, d8"
FF100210,"vqsub.u16 d0, d0, d0"
FF1C0214,"vqsub.u16 d0, d12, d4"
// examples of vqsub.u16 QREG , QREG , QREG
FF580250,"vqsub.u16 q8, q4, q0"
FF1042D0,"vqsub.u16 q2, q8, q0"
FF108250,"vqsub.u16 q4, q0, q0"
FF180270,"vqsub.u16 q0, q4, q8"
// examples of vqsub.u32 DREG , DREG , DREG
FF608210,"vqsub.u32 d24, d0, d0"
FF200294,"vqsub.u32 d0, d16, d4"
FF20821C,"vqsub.u32 d8, d0, d12"
FF220211,"vqsub.u32 d0, d2, d1"
// examples of vqsub.u32 QREG , QREG , QREG
FF688250,"vqsub.u32 q12, q4, q0"
FF60C250,"vqsub.u32 q14, q0, q0"
FF200270,"vqsub.u32 q0, q0, q8"
FF200254,"vqsub.u32 q0, q0, q2"
// examples of vqsub.u64 DREG , DREG , DREG
FF340218,"vqsub.u64 d0, d4, d8"
FF3A4211,"vqsub.u64 d4, d10, d1"
FF304230,"vqsub.u64 d4, d0, d16"
FF382230,"vqsub.u64 d2, d8, d16"
// examples of vqsub.u64 QREG , QREG , QREG
FF300250,"vqsub.u64 q0, q0, q0"
FF7002D0,"vqsub.u64 q8, q8, q0"
FF360250,"vqsub.u64 q0, q3, q0"
FF3002F0,"vqsub.u64 q0, q8, q8"
// examples of vqsub.u8 DREG , DREG , DREG
FF081290,"vqsub.u8 d1, d24, d0"
FF481290,"vqsub.u8 d17, d24, d0"
FF009230,"vqsub.u8 d9, d0, d16"
FF040214,"vqsub.u8 d0, d4, d4"
// examples of vqsub.u8 QREG , QREG , QREG
FF020270,"vqsub.u8 q0, q1, q8"
FF000254,"vqsub.u8 q0, q0, q2"
FF400270,"vqsub.u8 q8, q0, q8"
FF480250,"vqsub.u8 q8, q4, q0"
// examples of vraddhn.i16 DREG , QREG , QREG
FF802420,"vraddhn.i16 d2, q0, q8"
FF809400,"vraddhn.i16 d9, q0, q0"
FF808480,"vraddhn.i16 d8, q8, q0"
FF800400,"vraddhn.i16 d0, q0, q0"
// examples of vraddhn.i32 DREG , QREG , QREG
FF90240E,"vraddhn.i32 d2, q0, q7"
FF900408,"vraddhn.i32 d0, q0, q4"
FF940400,"vraddhn.i32 d0, q2, q0"
FFD40420,"vraddhn.i32 d16, q2, q8"
// examples of vraddhn.i64 DREG , QREG , QREG
FFA02400,"vraddhn.i64 d2, q0, q0"
FFA00404,"vraddhn.i64 d0, q0, q2"
FFA00420,"vraddhn.i64 d0, q0, q8"
FFA09404,"vraddhn.i64 d9, q0, q2"
// examples of vrecpe.f32 DREG , DREG
FFBB0508,"vrecpe.f32 d0, d8"
FFBB050B,"vrecpe.f32 d0, d11"
FFBB8500,"vrecpe.f32 d8, d0"
FFFB4504,"vrecpe.f32 d20, d4"
// examples of vrecpe.f32 QREG , QREG
FFBB4540,"vrecpe.f32 q2, q0"
FFBB2548,"vrecpe.f32 q1, q4"
FFBB8540,"vrecpe.f32 q4, q0"
FFBB2540,"vrecpe.f32 q1, q0"
// examples of vrecpe.u32 DREG , DREG
FFBB6400,"vrecpe.u32 d6, d0"
FFBB0426,"vrecpe.u32 d0, d22"
FFFB0405,"vrecpe.u32 d16, d5"
FFBB040C,"vrecpe.u32 d0, d12"
// examples of vrecpe.u32 QREG , QREG
FFBB044C,"vrecpe.u32 q0, q6"
FFBB0440,"vrecpe.u32 q0, q0"
FFBB0442,"vrecpe.u32 q0, q1"
FFFB8440,"vrecpe.u32 q12, q0"
// examples of vrecps.f32 DREG , DREG , DREG
EF401F93,"vrecps.f32 d17, d16, d3"
EF010F38,"vrecps.f32 d0, d1, d24"
EF082F14,"vrecps.f32 d2, d8, d4"
EF010F18,"vrecps.f32 d0, d1, d8"
// examples of vrecps.f32 QREG , QREG , QREG
EF040F58,"vrecps.f32 q0, q2, q4"
EF00CF52,"vrecps.f32 q6, q0, q1"
EF020F50,"vrecps.f32 q0, q1, q0"
EF484F54,"vrecps.f32 q10, q4, q2"
// examples of vrev16.8 DREG , DREG
FFB02108,"vrev16.8 d2, d8"
FFB06122,"vrev16.8 d6, d18"
FFB00102,"vrev16.8 d0, d2"
FFB00101,"vrev16.8 d0, d1"
// examples of vrev16.8 QREG , QREG
FFF00144,"vrev16.8 q8, q2"
FFF08144,"vrev16.8 q12, q2"
FFF00140,"vrev16.8 q8, q0"
FFB08140,"vrev16.8 q4, q0"
// examples of vrev32.16 DREG , DREG
FFF400A0,"vrev32.16 d16, d16"
FFB40082,"vrev32.16 d0, d2"
FFB45080,"vrev32.16 d5, d0"
FFB42083,"vrev32.16 d2, d3"
// examples of vrev32.16 QREG , QREG
FFB400C0,"vrev32.16 q0, q0"
FFB400E0,"vrev32.16 q0, q8"
FFB420C4,"vrev32.16 q1, q2"
FFB420C0,"vrev32.16 q1, q0"
// examples of vrev32.8 DREG , DREG
FFF00080,"vrev32.8 d16, d0"
FFB020A8,"vrev32.8 d2, d24"
FFB04081,"vrev32.8 d4, d1"
FFB000A1,"vrev32.8 d0, d17"
// examples of vrev32.8 QREG , QREG
FFB000C2,"vrev32.8 q0, q1"
FFB000C0,"vrev32.8 q0, q0"
FFF080CA,"vrev32.8 q12, q5"
FFB080E4,"vrev32.8 q4, q10"
// examples of vrev64.16 DREG , DREG
FFB43000,"vrev64.16 d3, d0"
FFB48002,"vrev64.16 d8, d2"
FFB44004,"vrev64.16 d4, d4"
FFB40002,"vrev64.16 d0, d2"
// examples of vrev64.16 QREG , QREG
FFB4004C,"vrev64.16 q0, q6"
FFB44040,"vrev64.16 q2, q0"
FFB4004A,"vrev64.16 q0, q5"
FFF40040,"vrev64.16 q8, q0"
// examples of vrev64.32 DREG , DREG
FFB84025,"vrev64.32 d4, d21"
FFB84000,"vrev64.32 d4, d0"
FFB80028,"vrev64.32 d0, d24"
FFB8A000,"vrev64.32 d10, d0"
// examples of vrev64.32 QREG , QREG
FFF80040,"vrev64.32 q8, q0"
FFB80064,"vrev64.32 q0, q10"
FFB88040,"vrev64.32 q4, q0"
FFB80044,"vrev64.32 q0, q2"
// examples of vrev64.8 DREG , DREG
FFF00000,"vrev64.8 d16, d0"
FFB0C004,"vrev64.8 d12, d4"
FFB00002,"vrev64.8 d0, d2"
FFB08000,"vrev64.8 d8, d0"
// examples of vrev64.8 QREG , QREG
FFB00044,"vrev64.8 q0, q2"
FFB02060,"vrev64.8 q1, q8"
FFB00040,"vrev64.8 q0, q0"
FFB00042,"vrev64.8 q0, q1"
// examples of vrhadd.s16 DREG , DREG , DREG
EF110120,"vrhadd.s16 d0, d1, d16"
EF11010C,"vrhadd.s16 d0, d1, d12"
EF10C100,"vrhadd.s16 d12, d0, d0"
EF111100,"vrhadd.s16 d1, d1, d0"
// examples of vrhadd.s16 QREG , QREG , QREG
EF104140,"vrhadd.s16 q2, q0, q0"
EF1A01C2,"vrhadd.s16 q0, q13, q1"
EF102140,"vrhadd.s16 q1, q0, q0"
EF10A1E4,"vrhadd.s16 q5, q8, q10"
// examples of vrhadd.s32 DREG , DREG , DREG
EF601101,"vrhadd.s32 d17, d0, d1"
EF200102,"vrhadd.s32 d0, d0, d2"
EF608100,"vrhadd.s32 d24, d0, d0"
EF24A120,"vrhadd.s32 d10, d4, d16"
// examples of vrhadd.s32 QREG , QREG , QREG
EF240140,"vrhadd.s32 q0, q2, q0"
EF242140,"vrhadd.s32 q1, q2, q0"
EF600140,"vrhadd.s32 q8, q0, q0"
EF640140,"vrhadd.s32 q8, q2, q0"
// examples of vrhadd.s8 DREG , DREG , DREG
EF068100,"vrhadd.s8 d8, d6, d0"
EF412100,"vrhadd.s8 d18, d1, d0"
EF020100,"vrhadd.s8 d0, d2, d0"
EF000129,"vrhadd.s8 d0, d0, d25"
// examples of vrhadd.s8 QREG , QREG , QREG
EF000160,"vrhadd.s8 q0, q0, q8"
EF4001C0,"vrhadd.s8 q8, q8, q0"
EF002142,"vrhadd.s8 q1, q0, q1"
EF00A1C4,"vrhadd.s8 q5, q8, q2"
// examples of vrhadd.u16 DREG , DREG , DREG
FF184101,"vrhadd.u16 d4, d8, d1"
FF120180,"vrhadd.u16 d0, d18, d0"
FF1001A4,"vrhadd.u16 d0, d16, d20"
FF106188,"vrhadd.u16 d6, d16, d8"
// examples of vrhadd.u16 QREG , QREG , QREG
FF100148,"vrhadd.u16 q0, q0, q4"
FF1C8148,"vrhadd.u16 q4, q6, q4"
FF1401E0,"vrhadd.u16 q0, q10, q8"
FF540140,"vrhadd.u16 q8, q2, q0"
// examples of vrhadd.u32 DREG , DREG , DREG
FF240188,"vrhadd.u32 d0, d20, d8"
FF210181,"vrhadd.u32 d0, d17, d1"
FF200181,"vrhadd.u32 d0, d16, d1"
FF244102,"vrhadd.u32 d4, d4, d2"
// examples of vrhadd.u32 QREG , QREG , QREG
FF202148,"vrhadd.u32 q1, q0, q4"
FF200160,"vrhadd.u32 q0, q0, q8"
FF280160,"vrhadd.u32 q0, q4, q8"
FF28A142,"vrhadd.u32 q5, q4, q1"
// examples of vrhadd.u8 DREG , DREG , DREG
FF440120,"vrhadd.u8 d16, d4, d16"
FF000104,"vrhadd.u8 d0, d0, d4"
FF428100,"vrhadd.u8 d24, d2, d0"
FF08910A,"vrhadd.u8 d9, d8, d10"
// examples of vrhadd.u8 QREG , QREG , QREG
FF004146,"vrhadd.u8 q2, q0, q3"
FF048140,"vrhadd.u8 q4, q2, q0"
FF02A140,"vrhadd.u8 q5, q1, q0"
FF082140,"vrhadd.u8 q1, q4, q0"
// examples of vrinta.f32 SREG , SREG
FEB81A40,"vrinta.f32 s2, s0"
FEB80A48,"vrinta.f32 s0, s16"
FEF80A6C,"vrinta.f32 s1, s25"
FEB80A44,"vrinta.f32 s0, s8"
// examples of vrinta.f64 DREG , DREG
FEB80B40,"vrinta.f64 d0, d0"
FEF80B64,"vrinta.f64 d16, d20"
FEB8CB40,"vrinta.f64 d12, d0"
FEB80B48,"vrinta.f64 d0, d8"
// examples of vrintm.f32 SREG , SREG
FEBBCA44,"vrintm.f32 s24, s8"
FEBB0A41,"vrintm.f32 s0, s2"
FEBB0A43,"vrintm.f32 s0, s6"
FEBB1A48,"vrintm.f32 s2, s16"
// examples of vrintm.f64 DREG , DREG
FEFBAB40,"vrintm.f64 d26, d0"
FEBB0B41,"vrintm.f64 d0, d1"
FEBB0B48,"vrintm.f64 d0, d8"
FEBB0B40,"vrintm.f64 d0, d0"
// examples of vrintn.f32 SREG , SREG
FEB90A41,"vrintn.f32 s0, s2"
FEB94A44,"vrintn.f32 s8, s8"
FEB98A40,"vrintn.f32 s16, s0"
FEB90A62,"vrintn.f32 s0, s5"
// examples of vrintn.f64 DREG , DREG
FEB99B41,"vrintn.f64 d9, d1"
FEB90B42,"vrintn.f64 d0, d2"
FEB94B60,"vrintn.f64 d4, d16"
FEB91B48,"vrintn.f64 d1, d8"
// examples of vrintp.f32 SREG , SREG
FEBA8A40,"vrintp.f32 s16, s0"
FEBA0A42,"vrintp.f32 s0, s4"
FEBA1A48,"vrintp.f32 s2, s16"
FEBA8A44,"vrintp.f32 s16, s8"
// examples of vrintp.f64 DREG , DREG
FEBA0B40,"vrintp.f64 d0, d0"
FEBA1B44,"vrintp.f64 d1, d4"
FEFA0B47,"vrintp.f64 d16, d7"
FEBA8B42,"vrintp.f64 d8, d2"
// examples of vrintr.f32 SREG , SREG
EEB68A42,"vrintr.f32 s16, s4"
EEB60A40,"vrintr.f32 s0, s0"
EEF64A40,"vrintr.f32 s9, s0"
EEB63A41,"vrintr.f32 s6, s2"
// examples of vrintr.f64 DREG , DREG
EEB64B42,"vrintr.f64 d4, d2"
EEF60B62,"vrintr.f64 d16, d18"
EEB60B48,"vrintr.f64 d0, d8"
EEB60B46,"vrintr.f64 d0, d6"
// examples of vrintx.f32 SREG , SREG
EEB7AA42,"vrintx.f32 s20, s4"
EEF70A40,"vrintx.f32 s1, s0"
EEB78A64,"vrintx.f32 s16, s9"
EEB78A42,"vrintx.f32 s16, s4"
// examples of vrintx.f64 DREG , DREG
EEB74B40,"vrintx.f64 d4, d0"
EEF70B49,"vrintx.f64 d16, d9"
EEF74B60,"vrintx.f64 d20, d16"
EEB78B40,"vrintx.f64 d8, d0"
// examples of vrintz.f32 SREG , SREG
EEB60AC0,"vrintz.f32 s0, s0"
EEB68AC2,"vrintz.f32 s16, s4"
EEB61AC6,"vrintz.f32 s2, s12"
EEF62AC0,"vrintz.f32 s5, s0"
// examples of vrintz.f64 DREG , DREG
EEF61BC0,"vrintz.f64 d17, d0"
EEF62BC8,"vrintz.f64 d18, d8"
EEB66BC2,"vrintz.f64 d6, d2"
EEF60BC4,"vrintz.f64 d16, d4"
// examples of vrshl.s16 DREG , DREG , DREG
EF120500,"vrshl.s16 d0, d0, d2"
EF101501,"vrshl.s16 d1, d1, d0"
EF501500,"vrshl.s16 d17, d0, d0"
EF501525,"vrshl.s16 d17, d21, d0"
// examples of vrshl.s16 QREG , QREG , QREG
EF102560,"vrshl.s16 q1, q8, q0"
EF10054A,"vrshl.s16 q0, q5, q0"
EF100542,"vrshl.s16 q0, q1, q0"
EF10A562,"vrshl.s16 q5, q9, q0"
// examples of vrshl.s32 DREG , DREG , DREG
EF289581,"vrshl.s32 d9, d1, d24"
EF200580,"vrshl.s32 d0, d0, d16"
EF208584,"vrshl.s32 d8, d4, d16"
EF209580,"vrshl.s32 d9, d0, d16"
// examples of vrshl.s32 QREG , QREG , QREG
EF202560,"vrshl.s32 q1, q8, q0"
EF204542,"vrshl.s32 q2, q1, q0"
EF2C0540,"vrshl.s32 q0, q0, q6"
EF600562,"vrshl.s32 q8, q9, q0"
// examples of vrshl.s64 DREG , DREG , DREG
EF3CC500,"vrshl.s64 d12, d0, d12"
EF720502,"vrshl.s64 d16, d2, d2"
EF340504,"vrshl.s64 d0, d4, d4"
EF321502,"vrshl.s64 d1, d2, d2"
// examples of vrshl.s64 QREG , QREG , QREG
EF380540,"vrshl.s64 q0, q0, q4"
EF30C5C4,"vrshl.s64 q6, q2, q8"
EF30C548,"vrshl.s64 q6, q4, q0"
EF720548,"vrshl.s64 q8, q4, q1"
// examples of vrshl.s8 DREG , DREG , DREG
EF400500,"vrshl.s8 d16, d0, d0"
EF418500,"vrshl.s8 d24, d0, d1"
EF02052A,"vrshl.s8 d0, d26, d2"
EF029520,"vrshl.s8 d9, d16, d2"
// examples of vrshl.s8 QREG , QREG , QREG
EF400540,"vrshl.s8 q8, q0, q0"
EF422540,"vrshl.s8 q9, q0, q1"
EF00454C,"vrshl.s8 q2, q6, q0"
EF000540,"vrshl.s8 q0, q0, q0"
// examples of vrshl.u16 DREG , DREG , DREG
FF180500,"vrshl.u16 d0, d0, d8"
FF10250C,"vrshl.u16 d2, d12, d0"
FF1E6508,"vrshl.u16 d6, d8, d14"
FF100520,"vrshl.u16 d0, d16, d0"
// examples of vrshl.u16 QREG , QREG , QREG
FF500540,"vrshl.u16 q8, q0, q0"
FF108540,"vrshl.u16 q4, q0, q0"
FF540544,"vrshl.u16 q8, q2, q2"
FF106544,"vrshl.u16 q3, q2, q0"
// examples of vrshl.u32 DREG , DREG , DREG
FF2E1500,"vrshl.u32 d1, d0, d14"
FF610508,"vrshl.u32 d16, d8, d1"
FF228520,"vrshl.u32 d8, d16, d2"
FF250500,"vrshl.u32 d0, d0, d5"
// examples of vrshl.u32 QREG , QREG , QREG
FF244544,"vrshl.u32 q2, q2, q2"
FF240540,"vrshl.u32 q0, q0, q2"
FF602540,"vrshl.u32 q9, q0, q0"
FF604540,"vrshl.u32 q10, q0, q0"
// examples of vrshl.u64 DREG , DREG , DREG
FF31E500,"vrshl.u64 d14, d0, d1"
FF342580,"vrshl.u64 d2, d0, d20"
FF3A8500,"vrshl.u64 d8, d0, d10"
FF303500,"vrshl.u64 d3, d0, d0"
// examples of vrshl.u64 QREG , QREG , QREG
FF300548,"vrshl.u64 q0, q4, q0"
FF344540,"vrshl.u64 q2, q0, q2"
FF740540,"vrshl.u64 q8, q0, q2"
FF300568,"vrshl.u64 q0, q12, q0"
// examples of vrshl.u8 DREG , DREG , DREG
FF008504,"vrshl.u8 d8, d4, d0"
FF084508,"vrshl.u8 d4, d8, d8"
FF041500,"vrshl.u8 d1, d0, d4"
FF0005A0,"vrshl.u8 d0, d16, d16"
// examples of vrshl.u8 QREG , QREG , QREG
FF008540,"vrshl.u8 q4, q0, q0"
FF444540,"vrshl.u8 q10, q0, q2"
FF080542,"vrshl.u8 q0, q1, q4"
FF0285E0,"vrshl.u8 q4, q8, q9"
// examples of vrshr.s16 DREG , DREG , NUM
EF913214,"vrshr.s16 d3, d4, #0xf"
EF908214,"vrshr.s16 d8, d4, #0x10"
EF900210,"vrshr.s16 d0, d0, #0x10"
EFD01210,"vrshr.s16 d17, d0, #0x10"
// examples of vrshr.s16 QREG , QREG , NUM
EF914258,"vrshr.s16 q2, q4, #0xf"
EF920250,"vrshr.s16 q0, q0, #0xe"
EF90025C,"vrshr.s16 q0, q6, #0x10"
EF900250,"vrshr.s16 q0, q0, #0x10"
// examples of vrshr.s32 DREG , DREG , NUM
EFA00230,"vrshr.s32 d0, d16, #0x20"
EFB00212,"vrshr.s32 d0, d2, #0x10"
EFE82210,"vrshr.s32 d18, d0, #0x18"
EFA13210,"vrshr.s32 d3, d0, #0x1f"
// examples of vrshr.s32 QREG , QREG , NUM
EFA04270,"vrshr.s32 q2, q8, #0x20"
EFA02250,"vrshr.s32 q1, q0, #0x20"
EFB42250,"vrshr.s32 q1, q0, #0xc"
EFA08252,"vrshr.s32 q4, q1, #0x20"
// examples of vrshr.s64 DREG , DREG , NUM
EF9C4292,"vrshr.s64 d4, d2, #0x24"
EF986290,"vrshr.s64 d6, d0, #0x28"
EF804293,"vrshr.s64 d4, d3, #0x40"
EF810298,"vrshr.s64 d0, d8, #0x3f"
// examples of vrshr.s64 QREG , QREG , NUM
EFC122D0,"vrshr.s64 q9, q0, #0x3f"
EFC842D2,"vrshr.s64 q10, q1, #0x38"
EFA002D0,"vrshr.s64 q0, q0, #0x20"
EFA002F0,"vrshr.s64 q0, q8, #0x20"
// examples of vrshr.s8 DREG , DREG , NUM
EF8A2211,"vrshr.s8 d2, d1, #6"
EF888230,"vrshr.s8 d8, d16, #8"
EF8E0230,"vrshr.s8 d0, d16, #2"
EF8C0230,"vrshr.s8 d0, d16, #4"
// examples of vrshr.s8 QREG , QREG , NUM
EF8C2250,"vrshr.s8 q1, q0, #4"
EF8C6254,"vrshr.s8 q3, q2, #4"
EFCC0252,"vrshr.s8 q8, q1, #4"
EF890250,"vrshr.s8 q0, q0, #7"
// examples of vrshr.u16 DREG , DREG , NUM
FF900210,"vrshr.u16 d0, d0, #0x10"
FFD40210,"vrshr.u16 d16, d0, #0xc"
FF948210,"vrshr.u16 d8, d0, #0xc"
FF90423A,"vrshr.u16 d4, d26, #0x10"
// examples of vrshr.u16 QREG , QREG , NUM
FF990250,"vrshr.u16 q0, q0, #7"
FFD04250,"vrshr.u16 q10, q0, #0x10"
FFD20252,"vrshr.u16 q8, q1, #0xe"
FF920272,"vrshr.u16 q0, q9, #0xe"
// examples of vrshr.u32 DREG , DREG , NUM
FFA40214,"vrshr.u32 d0, d4, #0x1c"
FFB08210,"vrshr.u32 d8, d0, #0x10"
FFE13214,"vrshr.u32 d19, d4, #0x1f"
FFB05238,"vrshr.u32 d5, d24, #0x10"
// examples of vrshr.u32 QREG , QREG , NUM
FFB80258,"vrshr.u32 q0, q4, #8"
FFA80252,"vrshr.u32 q0, q1, #0x18"
FFA02250,"vrshr.u32 q1, q0, #0x20"
FFE48250,"vrshr.u32 q12, q0, #0x1c"
// examples of vrshr.u64 DREG , DREG , NUM
FFE082B4,"vrshr.u64 d24, d20, #0x20"
FF800292,"vrshr.u64 d0, d2, #0x40"
FF880294,"vrshr.u64 d0, d4, #0x38"
FF9282B1,"vrshr.u64 d8, d17, #0x2e"
// examples of vrshr.u64 QREG , QREG , NUM
FF9802D0,"vrshr.u64 q0, q0, #0x28"
FF9022D0,"vrshr.u64 q1, q0, #0x30"
FF8842D0,"vrshr.u64 q2, q0, #0x38"
FF8282DC,"vrshr.u64 q4, q6, #0x3e"
// examples of vrshr.u8 DREG , DREG , NUM
FF884230,"vrshr.u8 d4, d16, #8"
FF8C1214,"vrshr.u8 d1, d4, #4"
FF888218,"vrshr.u8 d8, d8, #8"
FF890210,"vrshr.u8 d0, d0, #7"
// examples of vrshr.u8 QREG , QREG , NUM
FFCA0250,"vrshr.u8 q8, q0, #6"
FF890258,"vrshr.u8 q0, q4, #7"
FF898250,"vrshr.u8 q4, q0, #7"
FFC84250,"vrshr.u8 q10, q0, #8"
// examples of vrshrn.i16 DREG , QREG , NUM
EF888852,"vrshrn.i16 d8, q1, #8"
EF881850,"vrshrn.i16 d1, q0, #8"
EF8CC850,"vrshrn.i16 d12, q0, #4"
EFC91852,"vrshrn.i16 d17, q1, #7"
// examples of vrshrn.i32 DREG , QREG , NUM
EF900858,"vrshrn.i32 d0, q4, #0x10"
EF911856,"vrshrn.i32 d1, q3, #0xf"
EF914850,"vrshrn.i32 d4, q0, #0xf"
EF905874,"vrshrn.i32 d5, q10, #0x10"
// examples of vrshrn.i64 DREG , QREG , NUM
EFA54854,"vrshrn.i64 d4, q2, #0x1b"
EFA00856,"vrshrn.i64 d0, q3, #0x20"
EFA32850,"vrshrn.i64 d2, q0, #0x1d"
EFA00850,"vrshrn.i64 d0, q0, #0x20"
// examples of vrsqrte.f32 DREG , DREG
FFBB858C,"vrsqrte.f32 d8, d12"
FFBB0580,"vrsqrte.f32 d0, d0"
FFBB8585,"vrsqrte.f32 d8, d5"
FFBB1580,"vrsqrte.f32 d1, d0"
// examples of vrsqrte.f32 QREG , QREG
FFFB05C0,"vrsqrte.f32 q8, q0"
FFBB05C0,"vrsqrte.f32 q0, q0"
FFBB05E8,"vrsqrte.f32 q0, q12"
FFBB05C2,"vrsqrte.f32 q0, q1"
// examples of vrsqrte.u32 DREG , DREG
FFBB8481,"vrsqrte.u32 d8, d1"
FFBB44A1,"vrsqrte.u32 d4, d17"
FFBB14A4,"vrsqrte.u32 d1, d20"
FFBB0482,"vrsqrte.u32 d0, d2"
// examples of vrsqrte.u32 QREG , QREG
FFFB84C0,"vrsqrte.u32 q12, q0"
FFBB04E2,"vrsqrte.u32 q0, q9"
FFBB04C0,"vrsqrte.u32 q0, q0"
FFBB84C0,"vrsqrte.u32 q4, q0"
// examples of vrsqrts.f32 DREG , DREG , DREG
EF200F32,"vrsqrts.f32 d0, d0, d18"
EF241F30,"vrsqrts.f32 d1, d4, d16"
EF2C8F11,"vrsqrts.f32 d8, d12, d1"
EF280F10,"vrsqrts.f32 d0, d8, d0"
// examples of vrsqrts.f32 QREG , QREG , QREG
EF200F74,"vrsqrts.f32 q0, q0, q10"
EF6C0F50,"vrsqrts.f32 q8, q6, q0"
EF208F50,"vrsqrts.f32 q4, q0, q0"
EF204FD0,"vrsqrts.f32 q2, q8, q0"
// examples of vrsra.s16 DREG , DREG , NUM
EF910311,"vrsra.s16 d0, d1, #0xf"
EF92033A,"vrsra.s16 d0, d26, #0xe"
EF920318,"vrsra.s16 d0, d8, #0xe"
EF940312,"vrsra.s16 d0, d2, #0xc"
// examples of vrsra.s16 QREG , QREG , NUM
EF904354,"vrsra.s16 q2, q2, #0x10"
EFD30356,"vrsra.s16 q8, q3, #0xd"
EF91A350,"vrsra.s16 q5, q0, #0xf"
EF904350,"vrsra.s16 q2, q0, #0x10"
// examples of vrsra.s32 DREG , DREG , NUM
EFB32310,"vrsra.s32 d2, d0, #0xd"
EFA38310,"vrsra.s32 d8, d0, #0x1d"
EFA0031B,"vrsra.s32 d0, d11, #0x20"
EFB01310,"vrsra.s32 d1, d0, #0x10"
// examples of vrsra.s32 QREG , QREG , NUM
EFA4A350,"vrsra.s32 q5, q0, #0x1c"
EFA82350,"vrsra.s32 q1, q0, #0x18"
EFE30350,"vrsra.s32 q8, q0, #0x1d"
EFA00374,"vrsra.s32 q0, q10, #0x20"
// examples of vrsra.s64 DREG , DREG , NUM
EF816390,"vrsra.s64 d6, d0, #0x3f"
EF8C0390,"vrsra.s64 d0, d0, #0x34"
EFA04390,"vrsra.s64 d4, d0, #0x20"
EF900398,"vrsra.s64 d0, d8, #0x30"
// examples of vrsra.s64 QREG , QREG , NUM
EF8403D2,"vrsra.s64 q0, q1, #0x3c"
EF8283F0,"vrsra.s64 q4, q8, #0x3e"
EFF203D8,"vrsra.s64 q8, q4, #0xe"
EF9323F0,"vrsra.s64 q1, q8, #0x2d"
// examples of vrsra.s8 DREG , DREG , NUM
EF892310,"vrsra.s8 d2, d0, #7"
EF8C0314,"vrsra.s8 d0, d4, #4"
EFCA8310,"vrsra.s8 d24, d0, #6"
EF8E0310,"vrsra.s8 d0, d0, #2"
// examples of vrsra.s8 QREG , QREG , NUM
EFC80350,"vrsra.s8 q8, q0, #8"
EF880370,"vrsra.s8 q0, q8, #8"
EF8C0350,"vrsra.s8 q0, q0, #4"
EFC88358,"vrsra.s8 q12, q4, #8"
// examples of vrsra.u16 DREG , DREG , NUM
FF900311,"vrsra.u16 d0, d1, #0x10"
FF910330,"vrsra.u16 d0, d16, #0xf"
FF900312,"vrsra.u16 d0, d2, #0x10"
FF904310,"vrsra.u16 d4, d0, #0x10"
// examples of vrsra.u16 QREG , QREG , NUM
FF900358,"vrsra.u16 q0, q4, #0x10"
FF900352,"vrsra.u16 q0, q1, #0x10"
FF908350,"vrsra.u16 q4, q0, #0x10"
FF904352,"vrsra.u16 q2, q1, #0x10"
// examples of vrsra.u32 DREG , DREG , NUM
FFA21311,"vrsra.u32 d1, d1, #0x1e"
FFA02310,"vrsra.u32 d2, d0, #0x20"
FFA55318,"vrsra.u32 d5, d8, #0x1b"
FFA40319,"vrsra.u32 d0, d9, #0x1c"
// examples of vrsra.u32 QREG , QREG , NUM
FFA06350,"vrsra.u32 q3, q0, #0x20"
FFA00350,"vrsra.u32 q0, q0, #0x20"
FFA96370,"vrsra.u32 q3, q8, #0x17"
FFA30350,"vrsra.u32 q0, q0, #0x1d"
// examples of vrsra.u64 DREG , DREG , NUM
FF820398,"vrsra.u64 d0, d8, #0x3e"
FFC0439A,"vrsra.u64 d20, d10, #0x40"
FF8A0390,"vrsra.u64 d0, d0, #0x36"
FF804390,"vrsra.u64 d4, d0, #0x40"
// examples of vrsra.u64 QREG , QREG , NUM
FFA303D4,"vrsra.u64 q0, q2, #0x1d"
FFC263F0,"vrsra.u64 q11, q8, #0x3e"
FFA183D2,"vrsra.u64 q4, q1, #0x1f"
FF8843D0,"vrsra.u64 q2, q0, #0x38"
// examples of vrsra.u8 DREG , DREG , NUM
FF881318,"vrsra.u8 d1, d8, #8"
FF890335,"vrsra.u8 d0, d21, #7"
FF8A0310,"vrsra.u8 d0, d0, #6"
FF8B0318,"vrsra.u8 d0, d8, #5"
// examples of vrsra.u8 QREG , QREG , NUM
FF884350,"vrsra.u8 q2, q0, #8"
FF8E0354,"vrsra.u8 q0, q2, #2"
FFC8A350,"vrsra.u8 q13, q0, #8"
FFCA0352,"vrsra.u8 q8, q1, #6"
// examples of vrsubhn.i16 DREG , QREG , QREG
FF889600,"vrsubhn.i16 d9, q4, q0"
FFC80600,"vrsubhn.i16 d16, q4, q0"
FF80260A,"vrsubhn.i16 d2, q0, q5"
FF800600,"vrsubhn.i16 d0, q0, q0"
// examples of vrsubhn.i32 DREG , QREG , QREG
FF904680,"vrsubhn.i32 d4, q8, q0"
FF988600,"vrsubhn.i32 d8, q4, q0"
FF980600,"vrsubhn.i32 d0, q4, q0"
FFD85604,"vrsubhn.i32 d21, q4, q2"
// examples of vrsubhn.i64 DREG , QREG , QREG
FFA20684,"vrsubhn.i64 d0, q9, q2"
FFA20688,"vrsubhn.i64 d0, q9, q4"
FFA60600,"vrsubhn.i64 d0, q3, q0"
FFE0060C,"vrsubhn.i64 d16, q0, q6"
// examples of vseleq.f32 SREG , SREG , SREG
FE02AA84,"vseleq.f32 s20, s5, s8"
FE020AA0,"vseleq.f32 s0, s5, s1"
FE010A0C,"vseleq.f32 s0, s2, s24"
FE060A80,"vseleq.f32 s0, s13, s0"
// examples of vseleq.f64 DREG , DREG , DREG
FE081B00,"vseleq.f64 d1, d8, d0"
FE008B00,"vseleq.f64 d8, d0, d0"
FE000B02,"vseleq.f64 d0, d0, d2"
FE010B00,"vseleq.f64 d0, d1, d0"
// examples of vselge.f32 SREG , SREG , SREG
FE214A00,"vselge.f32 s8, s2, s0"
FE202A05,"vselge.f32 s4, s0, s10"
FE205A04,"vselge.f32 s10, s0, s8"
FE643A00,"vselge.f32 s7, s8, s0"
// examples of vselge.f64 DREG , DREG , DREG
FE220B00,"vselge.f64 d0, d2, d0"
FE284B84,"vselge.f64 d4, d24, d4"
FE200B20,"vselge.f64 d0, d0, d16"
FE2A8B08,"vselge.f64 d8, d10, d8"
// examples of vselgt.f32 SREG , SREG , SREG
FE3C0A04,"vselgt.f32 s0, s24, s8"
FE3C0A02,"vselgt.f32 s0, s24, s4"
FE300A0C,"vselgt.f32 s0, s0, s24"
FE330A03,"vselgt.f32 s0, s6, s6"
// examples of vselgt.f64 DREG , DREG , DREG
FE700B08,"vselgt.f64 d16, d0, d8"
FE302B80,"vselgt.f64 d2, d16, d0"
FE380B05,"vselgt.f64 d0, d8, d5"
FE310B04,"vselgt.f64 d0, d1, d4"
// examples of vselvs.f32 SREG , SREG , SREG
FE115A00,"vselvs.f32 s10, s2, s0"
FE14CA20,"vselvs.f32 s24, s8, s1"
FE182A22,"vselvs.f32 s4, s16, s5"
FE144A04,"vselvs.f32 s8, s8, s8"
// examples of vselvs.f64 DREG , DREG , DREG
FE118B20,"vselvs.f64 d8, d1, d16"
FE141B20,"vselvs.f64 d1, d4, d16"
FE120B00,"vselvs.f64 d0, d2, d0"
FE514B02,"vselvs.f64 d20, d1, d2"
// examples of vshl.i16 DREG , DREG , NUM
EFD10510,"vshl.i16 d16, d0, #1"
EF920518,"vshl.i16 d0, d8, #2"
EF900514,"vshl.i16 d0, d4, #0"
EF944530,"vshl.i16 d4, d16, #4"
// examples of vshl.i16 QREG , QREG , NUM
EFD00556,"vshl.i16 q8, q3, #0"
EF900570,"vshl.i16 q0, q8, #0"
EF900550,"vshl.i16 q0, q0, #0"
EF902578,"vshl.i16 q1, q12, #0"
// examples of vshl.i32 DREG , DREG , NUM
EFA04510,"vshl.i32 d4, d0, #0"
EFA00510,"vshl.i32 d0, d0, #0"
EFB08514,"vshl.i32 d8, d4, #0x10"
EFA00518,"vshl.i32 d0, d8, #0"
// examples of vshl.i32 QREG , QREG , NUM
EFB08552,"vshl.i32 q4, q1, #0x10"
EFA20552,"vshl.i32 q0, q1, #2"
EFA90550,"vshl.i32 q0, q0, #9"
EFB04570,"vshl.i32 q2, q8, #0x10"
// examples of vshl.i64 DREG , DREG , NUM
EF86A5B0,"vshl.i64 d10, d16, #6"
EF80059C,"vshl.i64 d0, d12, #0"
EFD21591,"vshl.i64 d17, d1, #0x12"
EFA21598,"vshl.i64 d1, d8, #0x22"
// examples of vshl.i64 QREG , QREG , NUM
EFA405D8,"vshl.i64 q0, q4, #0x24"
EFA005D0,"vshl.i64 q0, q0, #0x20"
EF8205D8,"vshl.i64 q0, q4, #2"
EFC025D0,"vshl.i64 q9, q0, #0"
// examples of vshl.i8 DREG , DREG , NUM
EF8A2515,"vshl.i8 d2, d5, #2"
EF881514,"vshl.i8 d1, d4, #0"
EFCCA510,"vshl.i8 d26, d0, #4"
EF880511,"vshl.i8 d0, d1, #0"
// examples of vshl.i8 QREG , QREG , NUM
EF880550,"vshl.i8 q0, q0, #0"
EF880570,"vshl.i8 q0, q8, #0"
EF880552,"vshl.i8 q0, q1, #0"
EF88055A,"vshl.i8 q0, q5, #0"
// examples of vshl.s16 DREG , DREG , DREG
EF106420,"vshl.s16 d6, d16, d0"
EF160422,"vshl.s16 d0, d18, d6"
EF103400,"vshl.s16 d3, d0, d0"
EF180482,"vshl.s16 d0, d2, d24"
// examples of vshl.s16 QREG , QREG , QREG
EF5C0440,"vshl.s16 q8, q0, q6"
EF10244A,"vshl.s16 q1, q5, q0"
EF1084E0,"vshl.s16 q4, q8, q8"
EF140442,"vshl.s16 q0, q1, q2"
// examples of vshl.s32 DREG , DREG , DREG
EF206400,"vshl.s32 d6, d0, d0"
EF204404,"vshl.s32 d4, d4, d0"
EF220405,"vshl.s32 d0, d5, d2"
EF20340C,"vshl.s32 d3, d12, d0"
// examples of vshl.s32 QREG , QREG , QREG
EF204440,"vshl.s32 q2, q0, q0"
EF284462,"vshl.s32 q2, q9, q4"
EF262460,"vshl.s32 q1, q8, q3"
EF2084C8,"vshl.s32 q4, q4, q8"
// examples of vshl.s64 DREG , DREG , DREG
EF300408,"vshl.s64 d0, d8, d0"
EF300484,"vshl.s64 d0, d4, d16"
EF310408,"vshl.s64 d0, d8, d1"
EF3824A0,"vshl.s64 d2, d16, d24"
// examples of vshl.s64 QREG , QREG , QREG
EF300440,"vshl.s64 q0, q0, q0"
EF3004C4,"vshl.s64 q0, q2, q8"
EF340460,"vshl.s64 q0, q8, q2"
EF30044A,"vshl.s64 q0, q5, q0"
// examples of vshl.s8 DREG , DREG , DREG
EF001484,"vshl.s8 d1, d4, d16"
EF020401,"vshl.s8 d0, d1, d2"
EF400400,"vshl.s8 d16, d0, d0"
EF094420,"vshl.s8 d4, d16, d9"
// examples of vshl.s8 QREG , QREG , QREG
EF028442,"vshl.s8 q4, q1, q1"
EF0C4448,"vshl.s8 q2, q4, q6"
EF040460,"vshl.s8 q0, q8, q2"
EF002440,"vshl.s8 q1, q0, q0"
// examples of vshl.u16 DREG , DREG , DREG
FF150400,"vshl.u16 d0, d0, d5"
FF144405,"vshl.u16 d4, d5, d4"
FF108400,"vshl.u16 d8, d0, d0"
FF101480,"vshl.u16 d1, d0, d16"
// examples of vshl.u16 QREG , QREG , QREG
FF10A44C,"vshl.u16 q5, q6, q0"
FF120442,"vshl.u16 q0, q1, q1"
FF142462,"vshl.u16 q1, q9, q2"
FF1004C0,"vshl.u16 q0, q0, q8"
// examples of vshl.u32 DREG , DREG , DREG
FF288420,"vshl.u32 d8, d16, d8"
FF28040A,"vshl.u32 d0, d10, d8"
FF290422,"vshl.u32 d0, d18, d9"
FF2404A0,"vshl.u32 d0, d16, d20"
// examples of vshl.u32 QREG , QREG , QREG
FF242440,"vshl.u32 q1, q0, q2"
FF200440,"vshl.u32 q0, q0, q0"
FF220442,"vshl.u32 q0, q1, q1"
FF200460,"vshl.u32 q0, q8, q0"
// examples of vshl.u64 DREG , DREG , DREG
FF346401,"vshl.u64 d6, d1, d4"
FF308404,"vshl.u64 d8, d4, d0"
FF382420,"vshl.u64 d2, d16, d8"
FF3BA400,"vshl.u64 d10, d0, d11"
// examples of vshl.u64 QREG , QREG , QREG
FF302440,"vshl.u64 q1, q0, q0"
FF38A440,"vshl.u64 q5, q0, q4"
FF300442,"vshl.u64 q0, q1, q0"
FF706444,"vshl.u64 q11, q2, q0"
// examples of vshl.u8 DREG , DREG , DREG
FF020402,"vshl.u8 d0, d2, d2"
FF028420,"vshl.u8 d8, d16, d2"
FF410420,"vshl.u8 d16, d16, d1"
FF483401,"vshl.u8 d19, d1, d8"
// examples of vshl.u8 QREG , QREG , QREG
FF084440,"vshl.u8 q2, q0, q4"
FF0044C8,"vshl.u8 q2, q4, q8"
FF0204C4,"vshl.u8 q0, q2, q9"
FF0004CC,"vshl.u8 q0, q6, q8"
// examples of vshll.i16 QREG , DREG , NUM
FFB60320,"vshll.i16 q0, d16, #0x10"
FFB60321,"vshll.i16 q0, d17, #0x10"
FFB60302,"vshll.i16 q0, d2, #0x10"
FFF60300,"vshll.i16 q8, d0, #0x10"
// examples of vshll.i32 QREG , DREG , NUM
FFBA4321,"vshll.i32 q2, d17, #0x20"
FFBA8306,"vshll.i32 q4, d6, #0x20"
FFBA8301,"vshll.i32 q4, d1, #0x20"
FFBA8308,"vshll.i32 q4, d8, #0x20"
// examples of vshll.i8 QREG , DREG , NUM
FFB20301,"vshll.i8 q0, d1, #8"
FFB28300,"vshll.i8 q4, d0, #8"
FFB20302,"vshll.i8 q0, d2, #8"
FFB20309,"vshll.i8 q0, d9, #8"
// examples of vshll.s16 QREG , DREG , NUM
EF91CA12,"vshll.s16 q6, d2, #1"
EF9BCA10,"vshll.s16 q6, d0, #0xb"
EF952A30,"vshll.s16 q1, d16, #5"
EF920A30,"vshll.s16 q0, d16, #2"
// examples of vshll.s32 QREG , DREG , NUM
EFE10A14,"vshll.s32 q8, d4, #1"
EFBD0A14,"vshll.s32 q0, d4, #0x1d"
EFA18A31,"vshll.s32 q4, d17, #1"
EFA10A34,"vshll.s32 q0, d20, #1"
// examples of vshll.s8 QREG , DREG , NUM
EF892A32,"vshll.s8 q1, d18, #1"
EFC94A11,"vshll.s8 q10, d1, #1"
EF890A13,"vshll.s8 q0, d3, #1"
EFC90A18,"vshll.s8 q8, d8, #1"
// examples of vshll.u16 QREG , DREG , NUM
FF918A14,"vshll.u16 q4, d4, #1"
FF916A10,"vshll.u16 q3, d0, #1"
FF912A34,"vshll.u16 q1, d20, #1"
FF992A10,"vshll.u16 q1, d0, #9"
// examples of vshll.u32 QREG , DREG , NUM
FFA24A30,"vshll.u32 q2, d16, #2"
FFA10A34,"vshll.u32 q0, d20, #1"
FFA18A10,"vshll.u32 q4, d0, #1"
FFB10A18,"vshll.u32 q0, d8, #0x11"
// examples of vshll.u8 QREG , DREG , NUM
FF890A10,"vshll.u8 q0, d0, #1"
FF892A14,"vshll.u8 q1, d4, #1"
FF89AA10,"vshll.u8 q5, d0, #1"
FF8D0A12,"vshll.u8 q0, d2, #5"
// examples of vshr.s16 DREG , DREG , NUM
EFD1001C,"vshr.s16 d16, d12, #0xf"
EFD00010,"vshr.s16 d16, d0, #0x10"
EF902032,"vshr.s16 d2, d18, #0x10"
EF92C010,"vshr.s16 d12, d0, #0xe"
// examples of vshr.s16 QREG , QREG , NUM
EF90005C,"vshr.s16 q0, q6, #0x10"
EF920050,"vshr.s16 q0, q0, #0xe"
EF944058,"vshr.s16 q2, q4, #0xc"
EFD18050,"vshr.s16 q12, q0, #0xf"
// examples of vshr.s32 DREG , DREG , NUM
EFB09015,"vshr.s32 d9, d5, #0x10"
EFA04018,"vshr.s32 d4, d8, #0x20"
EFA00011,"vshr.s32 d0, d1, #0x20"
EFB02030,"vshr.s32 d2, d16, #0x10"
// examples of vshr.s32 QREG , QREG , NUM
EFA22058,"vshr.s32 q1, q4, #0x1e"
EFA84052,"vshr.s32 q2, q1, #0x18"
EFA10050,"vshr.s32 q0, q0, #0x1f"
EFA00070,"vshr.s32 q0, q8, #0x20"
// examples of vshr.s64 DREG , DREG , NUM
EF902098,"vshr.s64 d2, d8, #0x30"
EFC40090,"vshr.s64 d16, d0, #0x3c"
EFC04099,"vshr.s64 d20, d9, #0x40"
EF801094,"vshr.s64 d1, d4, #0x40"
// examples of vshr.s64 QREG , QREG , NUM
EF9880F0,"vshr.s64 q4, q8, #0x28"
EF8A80D2,"vshr.s64 q4, q1, #0x36"
EFE000D0,"vshr.s64 q8, q0, #0x20"
EF9000D4,"vshr.s64 q0, q2, #0x30"
// examples of vshr.s8 DREG , DREG , NUM
EF882010,"vshr.s8 d2, d0, #8"
EF888010,"vshr.s8 d8, d0, #8"
EF88A018,"vshr.s8 d10, d8, #8"
EFCA1019,"vshr.s8 d17, d9, #6"
// examples of vshr.s8 QREG , QREG , NUM
EF8D0058,"vshr.s8 q0, q4, #3"
EF8A8052,"vshr.s8 q4, q1, #6"
EF890072,"vshr.s8 q0, q9, #7"
EF8C005E,"vshr.s8 q0, q7, #4"
// examples of vshr.u16 DREG , DREG , NUM
FF90501D,"vshr.u16 d5, d13, #0x10"
FF980038,"vshr.u16 d0, d24, #8"
FF942010,"vshr.u16 d2, d0, #0xc"
FFD00011,"vshr.u16 d16, d1, #0x10"
// examples of vshr.u16 QREG , QREG , NUM
FFD0005C,"vshr.u16 q8, q6, #0x10"
FF95005C,"vshr.u16 q0, q6, #0xb"
FFD8A070,"vshr.u16 q13, q8, #8"
FFD00052,"vshr.u16 q8, q1, #0x10"
// examples of vshr.u32 DREG , DREG , NUM
FFA21012,"vshr.u32 d1, d2, #0x1e"
FFA80010,"vshr.u32 d0, d0, #0x18"
FFE15011,"vshr.u32 d21, d1, #0x1f"
FFE08033,"vshr.u32 d24, d19, #0x20"
// examples of vshr.u32 QREG , QREG , NUM
FFA20070,"vshr.u32 q0, q8, #0x1e"
FFA22050,"vshr.u32 q1, q0, #0x1e"
FFA00054,"vshr.u32 q0, q2, #0x20"
FFA06050,"vshr.u32 q3, q0, #0x20"
// examples of vshr.u64 DREG , DREG , NUM
FFA10094,"vshr.u64 d0, d4, #0x1f"
FF902090,"vshr.u64 d2, d0, #0x30"
FF821090,"vshr.u64 d1, d0, #0x3e"
FF810092,"vshr.u64 d0, d2, #0x3f"
// examples of vshr.u64 QREG , QREG , NUM
FF8840D0,"vshr.u64 q2, q0, #0x38"
FF8460D4,"vshr.u64 q3, q2, #0x3c"
FF8140D4,"vshr.u64 q2, q2, #0x3f"
FFC000F8,"vshr.u64 q8, q12, #0x40"
// examples of vshr.u8 DREG , DREG , NUM
FFC8C010,"vshr.u8 d28, d0, #8"
FF881014,"vshr.u8 d1, d4, #8"
FF885012,"vshr.u8 d5, d2, #8"
FF8C1014,"vshr.u8 d1, d4, #4"
// examples of vshr.u8 QREG , QREG , NUM
FF882050,"vshr.u8 q1, q0, #8"
FF884050,"vshr.u8 q2, q0, #8"
FF894050,"vshr.u8 q2, q0, #7"
FFCA0058,"vshr.u8 q8, q4, #6"
// examples of vshrn.i16 DREG , QREG , NUM
EF8A8838,"vshrn.i16 d8, q12, #6"
EF8C2810,"vshrn.i16 d2, q0, #4"
EF880816,"vshrn.i16 d0, q3, #8"
EF8A4810,"vshrn.i16 d4, q0, #6"
// examples of vshrn.i32 DREG , QREG , NUM
EF911830,"vshrn.i32 d1, q8, #0xf"
EF909818,"vshrn.i32 d9, q4, #0x10"
EFD02810,"vshrn.i32 d18, q0, #0x10"
EF905810,"vshrn.i32 d5, q0, #0x10"
// examples of vshrn.i64 DREG , QREG , NUM
EFF00810,"vshrn.i64 d16, q0, #0x10"
EFE00810,"vshrn.i64 d16, q0, #0x20"
EFB80830,"vshrn.i64 d0, q8, #8"
EFE00832,"vshrn.i64 d16, q9, #0x20"
// examples of vsli.16 DREG , DREG , NUM
FF901511,"vsli.16 d1, d1, #0"
FF988510,"vsli.16 d8, d0, #8"
FF99051C,"vsli.16 d0, d12, #9"
FF900510,"vsli.16 d0, d0, #0"
// examples of vsli.16 QREG , QREG , NUM
FF900550,"vsli.16 q0, q0, #0"
FF942554,"vsli.16 q1, q2, #4"
FF960550,"vsli.16 q0, q0, #6"
FF9A0556,"vsli.16 q0, q3, #0xa"
// examples of vsli.32 DREG , DREG , NUM
FFA40511,"vsli.32 d0, d1, #4"
FFA04530,"vsli.32 d4, d16, #0"
FFA10510,"vsli.32 d0, d0, #1"
FFAA4510,"vsli.32 d4, d0, #0xa"
// examples of vsli.32 QREG , QREG , NUM
FFA18558,"vsli.32 q4, q4, #1"
FFA00552,"vsli.32 q0, q1, #0"
FFE30550,"vsli.32 q8, q0, #3"
FFF08550,"vsli.32 q12, q0, #0x10"
// examples of vsli.64 DREG , DREG , NUM
FF8205B0,"vsli.64 d0, d16, #2"
FF848591,"vsli.64 d8, d1, #4"
FF941590,"vsli.64 d1, d0, #0x14"
FF80F594,"vsli.64 d15, d4, #0"
// examples of vsli.64 QREG , QREG , NUM
FFC805D0,"vsli.64 q8, q0, #8"
FFC205F0,"vsli.64 q8, q8, #2"
FF9405D6,"vsli.64 q0, q3, #0x14"
FF8005F0,"vsli.64 q0, q8, #0"
// examples of vsli.8 DREG , DREG , NUM
FF8E8514,"vsli.8 d8, d4, #6"
FFCA8518,"vsli.8 d24, d8, #2"
FF8D4510,"vsli.8 d4, d0, #5"
FF8A4510,"vsli.8 d4, d0, #2"
// examples of vsli.8 QREG , QREG , NUM
FF8A6550,"vsli.8 q3, q0, #2"
FF880550,"vsli.8 q0, q0, #0"
FF88055A,"vsli.8 q0, q5, #0"
FFC82550,"vsli.8 q9, q0, #0"
// examples of vsqrt.f32 SREG , SREG
EEB10AC0,"vsqrt.f32 s0, s0"
EEB12AC0,"vsqrt.f32 s4, s0"
EEB10AC2,"vsqrt.f32 s0, s4"
EEB10ACA,"vsqrt.f32 s0, s20"
// examples of vsqrt.f64 DREG , DREG
EEB10BE4,"vsqrt.f64 d0, d20"
EEB10BC0,"vsqrt.f64 d0, d0"
EEB18BCC,"vsqrt.f64 d8, d12"
EEF10BC4,"vsqrt.f64 d16, d4"
// examples of vsra.s16 DREG , DREG , NUM
EFD06110,"vsra.s16 d22, d0, #0x10"
EF960113,"vsra.s16 d0, d3, #0xa"
EFD14115,"vsra.s16 d20, d5, #0xf"
EF924112,"vsra.s16 d4, d2, #0xe"
// examples of vsra.s16 QREG , QREG , NUM
EF908150,"vsra.s16 q4, q0, #0x10"
EF94C154,"vsra.s16 q6, q2, #0xc"
EFD00150,"vsra.s16 q8, q0, #0x10"
EF99015C,"vsra.s16 q0, q6, #7"
// examples of vsra.s32 DREG , DREG , NUM
EFA00110,"vsra.s32 d0, d0, #0x20"
EFA40110,"vsra.s32 d0, d0, #0x1c"
EFA96118,"vsra.s32 d6, d8, #0x17"
EFB00110,"vsra.s32 d0, d0, #0x10"
// examples of vsra.s32 QREG , QREG , NUM
EFA02150,"vsra.s32 q1, q0, #0x20"
EFA20150,"vsra.s32 q0, q0, #0x1e"
EFA0015C,"vsra.s32 q0, q6, #0x20"
EFE10170,"vsra.s32 q8, q8, #0x1f"
// examples of vsra.s64 DREG , DREG , NUM
EF941191,"vsra.s64 d1, d1, #0x2c"
EFE40194,"vsra.s64 d16, d4, #0x1c"
EF829194,"vsra.s64 d9, d4, #0x3e"
EF80019A,"vsra.s64 d0, d10, #0x40"
// examples of vsra.s64 QREG , QREG , NUM
EF8001D0,"vsra.s64 q0, q0, #0x40"
EF8C81D0,"vsra.s64 q4, q0, #0x34"
EF8101D2,"vsra.s64 q0, q1, #0x3f"
EF8401D6,"vsra.s64 q0, q3, #0x3c"
// examples of vsra.s8 DREG , DREG , NUM
EF894118,"vsra.s8 d4, d8, #7"
EFC94130,"vsra.s8 d20, d16, #7"
EF888110,"vsra.s8 d8, d0, #8"
EF880110,"vsra.s8 d0, d0, #8"
// examples of vsra.s8 QREG , QREG , NUM
EFC8015C,"vsra.s8 q8, q6, #8"
EF882150,"vsra.s8 q1, q0, #8"
EF888150,"vsra.s8 q4, q0, #8"
EF880150,"vsra.s8 q0, q0, #8"
// examples of vsra.u16 DREG , DREG , NUM
FF900110,"vsra.u16 d0, d0, #0x10"
FFD00110,"vsra.u16 d16, d0, #0x10"
FFD00118,"vsra.u16 d16, d8, #0x10"
FF91A110,"vsra.u16 d10, d0, #0xf"
// examples of vsra.u16 QREG , QREG , NUM
FFD24150,"vsra.u16 q10, q0, #0xe"
FFD0A150,"vsra.u16 q13, q0, #0x10"
FF98C154,"vsra.u16 q6, q2, #8"
FF900172,"vsra.u16 q0, q9, #0x10"
// examples of vsra.u32 DREG , DREG , NUM
FFA41110,"vsra.u32 d1, d0, #0x1c"
FFA01110,"vsra.u32 d1, d0, #0x20"
FFAA4111,"vsra.u32 d4, d1, #0x16"
FFA8A139,"vsra.u32 d10, d25, #0x18"
// examples of vsra.u32 QREG , QREG , NUM
FFA80152,"vsra.u32 q0, q1, #0x18"
FFE26150,"vsra.u32 q11, q0, #0x1e"
FFA02150,"vsra.u32 q1, q0, #0x20"
FFAA015A,"vsra.u32 q0, q5, #0x16"
// examples of vsra.u64 DREG , DREG , NUM
FF802192,"vsra.u64 d2, d2, #0x40"
FFC20198,"vsra.u64 d16, d8, #0x3e"
FFC081B2,"vsra.u64 d24, d18, #0x40"
FF808190,"vsra.u64 d8, d0, #0x40"
// examples of vsra.u64 QREG , QREG , NUM
FF8501D0,"vsra.u64 q0, q0, #0x3b"
FF8801D0,"vsra.u64 q0, q0, #0x38"
FF8021D8,"vsra.u64 q1, q4, #0x40"
FFC801D0,"vsra.u64 q8, q0, #0x38"
// examples of vsra.u8 DREG , DREG , NUM
FF8C0110,"vsra.u8 d0, d0, #4"
FF889118,"vsra.u8 d9, d8, #8"
FF890118,"vsra.u8 d0, d8, #7"
FF880135,"vsra.u8 d0, d21, #8"
// examples of vsra.u8 QREG , QREG , NUM
FFC82150,"vsra.u8 q9, q0, #8"
FF8B0150,"vsra.u8 q0, q0, #5"
FF884170,"vsra.u8 q2, q8, #8"
FF888154,"vsra.u8 q4, q2, #8"
// examples of vsri.16 DREG , DREG , NUM
FF980414,"vsri.16 d0, d4, #8"
FF902412,"vsri.16 d2, d2, #0x10"
FF98243A,"vsri.16 d2, d26, #8"
FF920414,"vsri.16 d0, d4, #0xe"
// examples of vsri.16 QREG , QREG , NUM
FF990450,"vsri.16 q0, q0, #7"
FF9A0450,"vsri.16 q0, q0, #6"
FFD02458,"vsri.16 q9, q4, #0x10"
FF912452,"vsri.16 q1, q1, #0xf"
// examples of vsri.32 DREG , DREG , NUM
FFA40431,"vsri.32 d0, d17, #0x1c"
FFA04410,"vsri.32 d4, d0, #0x20"
FFE00411,"vsri.32 d16, d1, #0x20"
FFE20410,"vsri.32 d16, d0, #0x1e"
// examples of vsri.32 QREG , QREG , NUM
FFB20454,"vsri.32 q0, q2, #0xe"
FFE40450,"vsri.32 q8, q0, #0x1c"
FFBA0470,"vsri.32 q0, q8, #6"
FFAA2454,"vsri.32 q1, q2, #0x16"
// examples of vsri.64 DREG , DREG , NUM
FF940491,"vsri.64 d0, d1, #0x2c"
FFA82490,"vsri.64 d2, d0, #0x18"
FFC48491,"vsri.64 d24, d1, #0x3c"
FFE004B1,"vsri.64 d16, d17, #0x20"
// examples of vsri.64 QREG , QREG , NUM
FF8004F2,"vsri.64 q0, q9, #0x40"
FF9444D0,"vsri.64 q2, q0, #0x2c"
FFC804F0,"vsri.64 q8, q8, #0x38"
FF8084F4,"vsri.64 q4, q10, #0x40"
// examples of vsri.8 DREG , DREG , NUM
FFC83411,"vsri.8 d19, d1, #8"
FF890411,"vsri.8 d0, d1, #7"
FF881411,"vsri.8 d1, d1, #8"
FFC80410,"vsri.8 d16, d0, #8"
// examples of vsri.8 QREG , QREG , NUM
FF880450,"vsri.8 q0, q0, #8"
FFCA4450,"vsri.8 q10, q0, #6"
FF888450,"vsri.8 q4, q0, #8"
FFCB0450,"vsri.8 q8, q0, #5"
// examples of vst1.16 RLIST , [ GPR : NUM ]
F98D249F,"vst1.16 {d2[2]}, [sp:0x10]"
F98E841F,"vst1.16 {d8[0]}, [lr:0x10]"
F988E41F,"vst1.16 {d14[0]}, [r8:0x10]"
F981045F,"vst1.16 {d0[1]}, [r1:0x10]"
// examples of vst1.16 RLIST , [ GPR : NUM ] !
F9C2241D,"vst1.16 {d18[0]}, [r2:0x10]!"
F98C04DD,"vst1.16 {d0[3]}, [ip:0x10]!"
F9C4441D,"vst1.16 {d20[0]}, [r4:0x10]!"
F980041D,"vst1.16 {d0[0]}, [r0:0x10]!"
// examples of vst1.16 RLIST , [ GPR : NUM ] , GPR
F9849410,"vst1.16 {d9[0]}, [r4:0x10], r0"
F984041E,"vst1.16 {d0[0]}, [r4:0x10], lr"
F98E0491,"vst1.16 {d0[2]}, [lr:0x10], r1"
F98C1414,"vst1.16 {d1[0]}, [ip:0x10], r4"
// examples of vst1.16 RLIST , [ GPR ]
F982040F,"vst1.16 {d0[0]}, [r2]"
F98C844F,"vst1.16 {d8[1]}, [ip]"
F989048F,"vst1.16 {d0[2]}, [sb]"
F981840F,"vst1.16 {d8[0]}, [r1]"
// examples of vst1.16 RLIST , [ GPR ] !
F9C0040D,"vst1.16 {d16[0]}, [r0]!"
F988048D,"vst1.16 {d0[2]}, [r8]!"
F984440D,"vst1.16 {d4[0]}, [r4]!"
F984040D,"vst1.16 {d0[0]}, [r4]!"
// examples of vst1.16 RLIST , [ GPR ] , GPR
F9806408,"vst1.16 {d6[0]}, [r0], r8"
F9820489,"vst1.16 {d0[2]}, [r2], sb"
F9893402,"vst1.16 {d3[0]}, [sb], r2"
F9C02402,"vst1.16 {d18[0]}, [r0], r2"
// examples of vst1.32 RLIST , [ GPR : NUM ] !
F98308BD,"vst1.32 {d0[1]}, [r3:0x20]!"
F9C8583D,"vst1.32 {d21[0]}, [r8:0x20]!"
F988983D,"vst1.32 {d9[0]}, [r8:0x20]!"
F9C4083D,"vst1.32 {d16[0]}, [r4:0x20]!"
// examples of vst1.32 RLIST , [ GPR : NUM ] , GPR
F9C05831,"vst1.32 {d21[0]}, [r0:0x20], r1"
F9840834,"vst1.32 {d0[0]}, [r4:0x20], r4"
F98308B8,"vst1.32 {d0[1]}, [r3:0x20], r8"
F98288B1,"vst1.32 {d8[1]}, [r2:0x20], r1"
// examples of vst1.32 RLIST , [ GPR ]
F988E80F,"vst1.32 {d14[0]}, [r8]"
F9C0480F,"vst1.32 {d20[0]}, [r0]"
F980080F,"vst1.32 {d0[0]}, [r0]"
F980C80F,"vst1.32 {d12[0]}, [r0]"
// examples of vst1.32 RLIST , [ GPR ] !
F980088D,"vst1.32 {d0[1]}, [r0]!"
F9C1080D,"vst1.32 {d16[0]}, [r1]!"
F980380D,"vst1.32 {d3[0]}, [r0]!"
F981080D,"vst1.32 {d0[0]}, [r1]!"
// examples of vst1.32 RLIST , [ GPR ] , GPR
F9802800,"vst1.32 {d2[0]}, [r0], r0"
F9880800,"vst1.32 {d0[0]}, [r8], r0"
F9800882,"vst1.32 {d0[1]}, [r0], r2"
F9C2C808,"vst1.32 {d28[0]}, [r2], r8"
// examples of vst1.64 RLIST , [ GPR : NUM ]
F90C06DF,"vst1.64 {d0, d1, d2}, [ip:0x40]"
F90802DF,"vst1.64 {d0, d1, d2, d3}, [r8:0x40]"
F90002DF,"vst1.64 {d0, d1, d2, d3}, [r0:0x40]"
F90A02DF,"vst1.64 {d0, d1, d2, d3}, [sl:0x40]"
// examples of vst1.64 RLIST , [ GPR : NUM ] !
F90906DD,"vst1.64 {d0, d1, d2}, [sb:0x40]!"
F90846DD,"vst1.64 {d4, d5, d6}, [r8:0x40]!"
F90882DD,"vst1.64 {d8, d9, d10, d11}, [r8:0x40]!"
F94022DD,"vst1.64 {d18, d19, d20, d21}, [r0:0x40]!"
// examples of vst1.64 RLIST , [ GPR : NUM ] , GPR
F90A0AD8,"vst1.64 {d0, d1}, [sl:0x40], r8"
F90302D2,"vst1.64 {d0, d1, d2, d3}, [r3:0x40], r2"
F904C2D0,"vst1.64 {d12, d13, d14, d15}, [r4:0x40], r0"
F90812D0,"vst1.64 {d1, d2, d3, d4}, [r8:0x40], r0"
// examples of vst1.64 RLIST , [ GPR ]
F90046CF,"vst1.64 {d4, d5, d6}, [r0]"
F90016CF,"vst1.64 {d1, d2, d3}, [r0]"
F90C12CF,"vst1.64 {d1, d2, d3, d4}, [ip]"
F94002CF,"vst1.64 {d16, d17, d18, d19}, [r0]"
// examples of vst1.64 RLIST , [ GPR ] !
F90412CD,"vst1.64 {d1, d2, d3, d4}, [r4]!"
F90092CD,"vst1.64 {d9, d10, d11, d12}, [r0]!"
F90202CD,"vst1.64 {d0, d1, d2, d3}, [r2]!"
F90416CD,"vst1.64 {d1, d2, d3}, [r4]!"
// examples of vst1.64 RLIST , [ GPR ] , GPR
F90012C0,"vst1.64 {d1, d2, d3, d4}, [r0], r0"
F90602C0,"vst1.64 {d0, d1, d2, d3}, [r6], r0"
F900B2C4,"vst1.64 {d11, d12, d13, d14}, [r0], r4"
F9402AC0,"vst1.64 {d18, d19}, [r0], r0"
// examples of vst1.8 RLIST , [ GPR : NUM ] , GPR
F9404211,"vst1.8 {d20, d21, d22, d23}, [r0:0x40], r1"
F9000224,"vst1.8 {d0, d1, d2, d3}, [r0:0x80], r4"
F9012610,"vst1.8 {d2, d3, d4}, [r1:0x40], r0"
F9052610,"vst1.8 {d2, d3, d4}, [r5:0x40], r0"
// examples of vst1.8 RLIST , [ GPR ]
F984804F,"vst1.8 {d8[2]}, [r4]"
F9C1002F,"vst1.8 {d16[1]}, [r1]"
F980008F,"vst1.8 {d0[4]}, [r0]"
F982802F,"vst1.8 {d8[1]}, [r2]"
// examples of vst1.8 RLIST , [ GPR ] !
F988008D,"vst1.8 {d0[4]}, [r8]!"
F988208D,"vst1.8 {d2[4]}, [r8]!"
F9C8000D,"vst1.8 {d16[0]}, [r8]!"
F9CB800D,"vst1.8 {d24[0]}, [fp]!"
// examples of vst1.8 RLIST , [ GPR ] , GPR
F9C05024,"vst1.8 {d21[1]}, [r0], r4"
F9000200,"vst1.8 {d0, d1, d2, d3}, [r0], r0"
F9808023,"vst1.8 {d8[1]}, [r0], r3"
F9424201,"vst1.8 {d20, d21, d22, d23}, [r2], r1"
// examples of vst2.16 RLIST , [ GPR : NUM ]
F980851F,"vst2.16 {d8[0], d9[0]}, [r0:0x20]"
F982053F,"vst2.16 {d0[0], d2[0]}, [r2:0x20]"
F988451F,"vst2.16 {d4[0], d5[0]}, [r8:0x20]"
F9C8053F,"vst2.16 {d16[0], d18[0]}, [r8:0x20]"
// examples of vst2.16 RLIST , [ GPR : NUM ] !
F988453D,"vst2.16 {d4[0], d6[0]}, [r8:0x20]!"
F9C0051D,"vst2.16 {d16[0], d17[0]}, [r0:0x20]!"
F983051D,"vst2.16 {d0[0], d1[0]}, [r3:0x20]!"
F986651D,"vst2.16 {d6[0], d7[0]}, [r6:0x20]!"
// examples of vst2.16 RLIST , [ GPR : NUM ] , GPR
F9C46518,"vst2.16 {d22[0], d23[0]}, [r4:0x20], r8"
F9888510,"vst2.16 {d8[0], d9[0]}, [r8:0x20], r0"
F9C00591,"vst2.16 {d16[2], d17[2]}, [r0:0x20], r1"
F9835510,"vst2.16 {d5[0], d6[0]}, [r3:0x20], r0"
// examples of vst2.16 RLIST , [ GPR ]
F980350F,"vst2.16 {d3[0], d4[0]}, [r0]"
F983250F,"vst2.16 {d2[0], d3[0]}, [r3]"
F988158F,"vst2.16 {d1[2], d2[2]}, [r8]"
F980254F,"vst2.16 {d2[1], d3[1]}, [r0]"
// examples of vst2.16 RLIST , [ GPR ] !
F9C8150D,"vst2.16 {d17[0], d18[0]}, [r8]!"
F981E58D,"vst2.16 {d14[2], d15[2]}, [r1]!"
F984054D,"vst2.16 {d0[1], d1[1]}, [r4]!"
F989050D,"vst2.16 {d0[0], d1[0]}, [sb]!"
// examples of vst2.16 RLIST , [ GPR ] , GPR
F9820500,"vst2.16 {d0[0], d1[0]}, [r2], r0"
F981052C,"vst2.16 {d0[0], d2[0]}, [r1], ip"
F9C205E0,"vst2.16 {d16[3], d18[3]}, [r2], r0"
F9C02528,"vst2.16 {d18[0], d20[0]}, [r0], r8"
// examples of vst2.32 RLIST , [ GPR : NUM ]
F9C6091F,"vst2.32 {d16[0], d17[0]}, [r6:0x40]"
F9C0391F,"vst2.32 {d19[0], d20[0]}, [r0:0x40]"
F981995F,"vst2.32 {d9[0], d11[0]}, [r1:0x40]"
F980A91F,"vst2.32 {d10[0], d11[0]}, [r0:0x40]"
// examples of vst2.32 RLIST , [ GPR : NUM ] !
F980495D,"vst2.32 {d4[0], d6[0]}, [r0:0x40]!"
F9C2191D,"vst2.32 {d17[0], d18[0]}, [r2:0x40]!"
F9C8895D,"vst2.32 {d24[0], d26[0]}, [r8:0x40]!"
F981091D,"vst2.32 {d0[0], d1[0]}, [r1:0x40]!"
// examples of vst2.32 RLIST , [ GPR : NUM ] , GPR
F9848910,"vst2.32 {d8[0], d9[0]}, [r4:0x40], r0"
F9821951,"vst2.32 {d1[0], d3[0]}, [r2:0x40], r1"
F9845911,"vst2.32 {d5[0], d6[0]}, [r4:0x40], r1"
F9890918,"vst2.32 {d0[0], d1[0]}, [sb:0x40], r8"
// examples of vst2.32 RLIST , [ GPR ]
F986298F,"vst2.32 {d2[1], d3[1]}, [r6]"
F982090F,"vst2.32 {d0[0], d1[0]}, [r2]"
F9C0198F,"vst2.32 {d17[1], d18[1]}, [r0]"
F985490F,"vst2.32 {d4[0], d5[0]}, [r5]"
// examples of vst2.32 RLIST , [ GPR ] !
F980090D,"vst2.32 {d0[0], d1[0]}, [r0]!"
F984098D,"vst2.32 {d0[1], d1[1]}, [r4]!"
F988090D,"vst2.32 {d0[0], d1[0]}, [r8]!"
F984090D,"vst2.32 {d0[0], d1[0]}, [r4]!"
// examples of vst2.32 RLIST , [ GPR ] , GPR
F9842900,"vst2.32 {d2[0], d3[0]}, [r4], r0"
F9820902,"vst2.32 {d0[0], d1[0]}, [r2], r2"
F9821900,"vst2.32 {d1[0], d2[0]}, [r2], r0"
F9800903,"vst2.32 {d0[0], d1[0]}, [r0], r3"
// examples of vst2.8 RLIST , [ GPR : NUM ]
F983011F,"vst2.8 {d0[0], d1[0]}, [r3:0x10]"
F980811F,"vst2.8 {d8[0], d9[0]}, [r0:0x10]"
F904081F,"vst2.8 {d0, d1}, [r4:0x40]"
F988413F,"vst2.8 {d4[1], d5[1]}, [r8:0x10]"
// examples of vst2.8 RLIST , [ GPR : NUM ] !
F984011D,"vst2.8 {d0[0], d1[0]}, [r4:0x10]!"
F901291D,"vst2.8 {d2, d4}, [r1:0x40]!"
F982011D,"vst2.8 {d0[0], d1[0]}, [r2:0x10]!"
F980013D,"vst2.8 {d0[1], d1[1]}, [r0:0x10]!"
// examples of vst2.8 RLIST , [ GPR : NUM ] , GPR
F9884110,"vst2.8 {d4[0], d5[0]}, [r8:0x10], r0"
F980013C,"vst2.8 {d0[1], d1[1]}, [r0:0x10], ip"
F9820112,"vst2.8 {d0[0], d1[0]}, [r2:0x10], r2"
F9810112,"vst2.8 {d0[0], d1[0]}, [r1:0x10], r2"
// examples of vst2.8 RLIST , [ GPR ]
F980010F,"vst2.8 {d0[0], d1[0]}, [r0]"
F989110F,"vst2.8 {d1[0], d2[0]}, [sb]"
F98401CF,"vst2.8 {d0[6], d1[6]}, [r4]"
F9C4012F,"vst2.8 {d16[1], d17[1]}, [r4]"
// examples of vst2.8 RLIST , [ GPR ] !
F980012D,"vst2.8 {d0[1], d1[1]}, [r0]!"
F98C210D,"vst2.8 {d2[0], d3[0]}, [ip]!"
F98241AD,"vst2.8 {d4[5], d5[5]}, [r2]!"
F9C0110D,"vst2.8 {d17[0], d18[0]}, [r0]!"
// examples of vst2.8 RLIST , [ GPR ] , GPR
F9C20100,"vst2.8 {d16[0], d17[0]}, [r2], r0"
F9844184,"vst2.8 {d4[4], d5[4]}, [r4], r4"
F9801184,"vst2.8 {d1[4], d2[4]}, [r0], r4"
F9C011C2,"vst2.8 {d17[6], d18[6]}, [r0], r2"
// examples of vst3.16 RLIST , [ GPR : NUM ] , GPR
F90A0450,"vst3.16 {d0, d1, d2}, [sl:0x40], r0"
F9011450,"vst3.16 {d1, d2, d3}, [r1:0x40], r0"
F9068450,"vst3.16 {d8, d9, d10}, [r6:0x40], r0"
F9008450,"vst3.16 {d8, d9, d10}, [r0:0x40], r0"
// examples of vst3.16 RLIST , [ GPR ]
F981160F,"vst3.16 {d1[0], d2[0], d3[0]}, [r1]"
F9C0462F,"vst3.16 {d20[0], d22[0], d24[0]}, [r0]"
F980660F,"vst3.16 {d6[0], d7[0], d8[0]}, [r0]"
F98B860F,"vst3.16 {d8[0], d9[0], d10[0]}, [fp]"
// examples of vst3.16 RLIST , [ GPR ] !
F981960D,"vst3.16 {d9[0], d10[0], d11[0]}, [r1]!"
F981468D,"vst3.16 {d4[2], d5[2], d6[2]}, [r1]!"
F982060D,"vst3.16 {d0[0], d1[0], d2[0]}, [r2]!"
F9C4C68D,"vst3.16 {d28[2], d29[2], d30[2]}, [r4]!"
// examples of vst3.16 RLIST , [ GPR ] , GPR
F9802620,"vst3.16 {d2[0], d4[0], d6[0]}, [r0], r0"
F9860603,"vst3.16 {d0[0], d1[0], d2[0]}, [r6], r3"
F9C88600,"vst3.16 {d24[0], d25[0], d26[0]}, [r8], r0"
F9890609,"vst3.16 {d0[0], d1[0], d2[0]}, [sb], sb"
// examples of vst3.32 RLIST , [ GPR ]
F9C90A0F,"vst3.32 {d16[0], d17[0], d18[0]}, [sb]"
F9C00A0F,"vst3.32 {d16[0], d17[0], d18[0]}, [r0]"
F98B2A0F,"vst3.32 {d2[0], d3[0], d4[0]}, [fp]"
F9C42A8F,"vst3.32 {d18[1], d19[1], d20[1]}, [r4]"
// examples of vst3.32 RLIST , [ GPR ] !
F9800A8D,"vst3.32 {d0[1], d1[1], d2[1]}, [r0]!"
F9804A0D,"vst3.32 {d4[0], d5[0], d6[0]}, [r0]!"
F9821A0D,"vst3.32 {d1[0], d2[0], d3[0]}, [r2]!"
F9820A0D,"vst3.32 {d0[0], d1[0], d2[0]}, [r2]!"
// examples of vst3.32 RLIST , [ GPR ] , GPR
F9C51A00,"vst3.32 {d17[0], d18[0], d19[0]}, [r5], r0"
F9CC0A01,"vst3.32 {d16[0], d17[0], d18[0]}, [ip], r1"
F9808A04,"vst3.32 {d8[0], d9[0], d10[0]}, [r0], r4"
F9804A8A,"vst3.32 {d4[1], d5[1], d6[1]}, [r0], sl"
// examples of vst3.8 RLIST , [ GPR : NUM ] , GPR
F9400412,"vst3.8 {d16, d17, d18}, [r0:0x40], r2"
F90B0410,"vst3.8 {d0, d1, d2}, [fp:0x40], r0"
F9020514,"vst3.8 {d0, d2, d4}, [r2:0x40], r4"
F900C411,"vst3.8 {d12, d13, d14}, [r0:0x40], r1"
// examples of vst3.8 RLIST , [ GPR ]
F9C0026F,"vst3.8 {d16[3], d17[3], d18[3]}, [r0]"
F980020F,"vst3.8 {d0[0], d1[0], d2[0]}, [r0]"
F980420F,"vst3.8 {d4[0], d5[0], d6[0]}, [r0]"
F980120F,"vst3.8 {d1[0], d2[0], d3[0]}, [r0]"
// examples of vst3.8 RLIST , [ GPR ] !
F989022D,"vst3.8 {d0[1], d1[1], d2[1]}, [sb]!"
F9C0A20D,"vst3.8 {d26[0], d27[0], d28[0]}, [r0]!"
F9C0624D,"vst3.8 {d22[2], d23[2], d24[2]}, [r0]!"
F9C0020D,"vst3.8 {d16[0], d17[0], d18[0]}, [r0]!"
// examples of vst3.8 RLIST , [ GPR ] , GPR
F980020C,"vst3.8 {d0[0], d1[0], d2[0]}, [r0], ip"
F9812280,"vst3.8 {d2[4], d3[4], d4[4]}, [r1], r0"
F9810206,"vst3.8 {d0[0], d1[0], d2[0]}, [r1], r6"
F9802202,"vst3.8 {d2[0], d3[0], d4[0]}, [r0], r2"
// examples of vst4.16 RLIST , [ GPR : NUM ]
F98107DF,"vst4.16 {d0[3], d1[3], d2[3], d3[3]}, [r1:0x40]"
F980073F,"vst4.16 {d0[0], d2[0], d4[0], d6[0]}, [r0:0x40]"
F9C0071F,"vst4.16 {d16[0], d17[0], d18[0], d19[0]}, [r0:0x40]"
F980C71F,"vst4.16 {d12[0], d13[0], d14[0], d15[0]}, [r0:0x40]"
// examples of vst4.16 RLIST , [ GPR : NUM ] !
F980071D,"vst4.16 {d0[0], d1[0], d2[0], d3[0]}, [r0:0x40]!"
F982479D,"vst4.16 {d4[2], d5[2], d6[2], d7[2]}, [r2:0x40]!"
F980673D,"vst4.16 {d6[0], d8[0], d10[0], d12[0]}, [r0:0x40]!"
F981075D,"vst4.16 {d0[1], d1[1], d2[1], d3[1]}, [r1:0x40]!"
// examples of vst4.16 RLIST , [ GPR : NUM ] , GPR
F9842750,"vst4.16 {d2[1], d3[1], d4[1], d5[1]}, [r4:0x40], r0"
F98007D0,"vst4.16 {d0[3], d1[3], d2[3], d3[3]}, [r0:0x40], r0"
F9892712,"vst4.16 {d2[0], d3[0], d4[0], d5[0]}, [sb:0x40], r2"
F981A710,"vst4.16 {d10[0], d11[0], d12[0], d13[0]}, [r1:0x40], r0"
// examples of vst4.16 RLIST , [ GPR ]
F980372F,"vst4.16 {d3[0], d5[0], d7[0], d9[0]}, [r0]"
F984478F,"vst4.16 {d4[2], d5[2], d6[2], d7[2]}, [r4]"
F982078F,"vst4.16 {d0[2], d1[2], d2[2], d3[2]}, [r2]"
F980678F,"vst4.16 {d6[2], d7[2], d8[2], d9[2]}, [r0]"
// examples of vst4.16 RLIST , [ GPR ] !
F98007CD,"vst4.16 {d0[3], d1[3], d2[3], d3[3]}, [r0]!"
F982A74D,"vst4.16 {d10[1], d11[1], d12[1], d13[1]}, [r2]!"
F981472D,"vst4.16 {d4[0], d6[0], d8[0], d10[0]}, [r1]!"
F981870D,"vst4.16 {d8[0], d9[0], d10[0], d11[0]}, [r1]!"
// examples of vst4.16 RLIST , [ GPR ] , GPR
F9844760,"vst4.16 {d4[1], d6[1], d8[1], d10[1]}, [r4], r0"
F980074A,"vst4.16 {d0[1], d1[1], d2[1], d3[1]}, [r0], sl"
F9854709,"vst4.16 {d4[0], d5[0], d6[0], d7[0]}, [r5], sb"
F9C00720,"vst4.16 {d16[0], d18[0], d20[0], d22[0]}, [r0], r0"
// examples of vst4.32 RLIST , [ GPR : NUM ]
F9C40B1F,"vst4.32 {d16[0], d17[0], d18[0], d19[0]}, [r4:0x40]"
F9888B1F,"vst4.32 {d8[0], d9[0], d10[0], d11[0]}, [r8:0x40]"
F9800B1F,"vst4.32 {d0[0], d1[0], d2[0], d3[0]}, [r0:0x40]"
F9848B1F,"vst4.32 {d8[0], d9[0], d10[0], d11[0]}, [r4:0x40]"
// examples of vst4.32 RLIST , [ GPR : NUM ] !
F9C02B5D,"vst4.32 {d18[0], d20[0], d22[0], d24[0]}, [r0:0x40]!"
F9822B1D,"vst4.32 {d2[0], d3[0], d4[0], d5[0]}, [r2:0x40]!"
F9880B1D,"vst4.32 {d0[0], d1[0], d2[0], d3[0]}, [r8:0x40]!"
F9814B1D,"vst4.32 {d4[0], d5[0], d6[0], d7[0]}, [r1:0x40]!"
// examples of vst4.32 RLIST , [ GPR : NUM ] , GPR
F9880B13,"vst4.32 {d0[0], d1[0], d2[0], d3[0]}, [r8:0x40], r3"
F9804BD2,"vst4.32 {d4[1], d6[1], d8[1], d10[1]}, [r0:0x40], r2"
F9C12B18,"vst4.32 {d18[0], d19[0], d20[0], d21[0]}, [r1:0x40], r8"
F9804B1C,"vst4.32 {d4[0], d5[0], d6[0], d7[0]}, [r0:0x40], ip"
// examples of vst4.32 RLIST , [ GPR ]
F9804B0F,"vst4.32 {d4[0], d5[0], d6[0], d7[0]}, [r0]"
F9810B8F,"vst4.32 {d0[1], d1[1], d2[1], d3[1]}, [r1]"
F9801B8F,"vst4.32 {d1[1], d2[1], d3[1], d4[1]}, [r0]"
F9C04B4F,"vst4.32 {d20[0], d22[0], d24[0], d26[0]}, [r0]"
// examples of vst4.32 RLIST , [ GPR ] !
F9840B0D,"vst4.32 {d0[0], d1[0], d2[0], d3[0]}, [r4]!"
F9806B8D,"vst4.32 {d6[1], d7[1], d8[1], d9[1]}, [r0]!"
F981AB0D,"vst4.32 {d10[0], d11[0], d12[0], d13[0]}, [r1]!"
F9890B0D,"vst4.32 {d0[0], d1[0], d2[0], d3[0]}, [sb]!"
// examples of vst4.32 RLIST , [ GPR ] , GPR
F98C2B84,"vst4.32 {d2[1], d3[1], d4[1], d5[1]}, [ip], r4"
F9C10B00,"vst4.32 {d16[0], d17[0], d18[0], d19[0]}, [r1], r0"
F9809B00,"vst4.32 {d9[0], d10[0], d11[0], d12[0]}, [r0], r0"
F9840B04,"vst4.32 {d0[0], d1[0], d2[0], d3[0]}, [r4], r4"
// examples of vst4.8 RLIST , [ GPR : NUM ]
F940011F,"vst4.8 {d16, d18, d20, d22}, [r0:0x40]"
F908001F,"vst4.8 {d0, d1, d2, d3}, [r8:0x40]"
F94D001F,"vst4.8 {d16, d17, d18, d19}, [sp:0x40]"
F940002F,"vst4.8 {d16, d17, d18, d19}, [r0:0x80]"
// examples of vst4.8 RLIST , [ GPR : NUM ] !
F944002D,"vst4.8 {d16, d17, d18, d19}, [r4:0x80]!"
F901803D,"vst4.8 {d8, d9, d10, d11}, [r1:0x100]!"
F908903D,"vst4.8 {d9, d10, d11, d12}, [r8:0x100]!"
F942001D,"vst4.8 {d16, d17, d18, d19}, [r2:0x40]!"
// examples of vst4.8 RLIST , [ GPR : NUM ] , GPR
F9420011,"vst4.8 {d16, d17, d18, d19}, [r2:0x40], r1"
F9000018,"vst4.8 {d0, d1, d2, d3}, [r0:0x40], r8"
F9001010,"vst4.8 {d1, d2, d3, d4}, [r0:0x40], r0"
F9418012,"vst4.8 {d24, d25, d26, d27}, [r1:0x40], r2"
// examples of vst4.8 RLIST , [ GPR ]
F903010F,"vst4.8 {d0, d2, d4, d6}, [r3]"
F906910F,"vst4.8 {d9, d11, d13, d15}, [r6]"
F980430F,"vst4.8 {d4[0], d5[0], d6[0], d7[0]}, [r0]"
F941000F,"vst4.8 {d16, d17, d18, d19}, [r1]"
// examples of vst4.8 RLIST , [ GPR ] !
F900E00D,"vst4.8 {d14, d15, d16, d17}, [r0]!"
F908200D,"vst4.8 {d2, d3, d4, d5}, [r8]!"
F940200D,"vst4.8 {d18, d19, d20, d21}, [r0]!"
F90E000D,"vst4.8 {d0, d1, d2, d3}, [lr]!"
// examples of vst4.8 RLIST , [ GPR ] , GPR
F9093000,"vst4.8 {d3, d4, d5, d6}, [sb], r0"
F9014005,"vst4.8 {d4, d5, d6, d7}, [r1], r5"
F9440000,"vst4.8 {d16, d17, d18, d19}, [r4], r0"
F9022000,"vst4.8 {d2, d3, d4, d5}, [r2], r0"
// examples of vstmdb GPR ! , RLIST
ED202A31,"vstmdb r0!, {s4, s5, s6, s7, s8, s9, s10, s11, s12, s13, s14, s15, s16, s17, s18, s19, s20, s21, s22, s23, s24, s25, s26, s27, s28, s29, s30, s31}"
ED208A10,"vstmdb r0!, {s16, s17, s18, s19, s20, s21, s22, s23, s24, s25, s26, s27, s28, s29, s30, s31}"
ED622A00,"vstmdb r2!, {s5}"
ED200A16,"vstmdb r0!, {s0, s1, s2, s3, s4, s5, s6, s7, s8, s9, s10, s11, s12, s13, s14, s15, s16, s17, s18, s19, s20, s21}"
// examples of vstmia GPR ! , RLIST
ECA11A06,"vstmia r1!, {s2, s3, s4, s5, s6, s7}"
ECA40A11,"vstmia r4!, {s0, s1, s2, s3, s4, s5, s6, s7, s8, s9, s10, s11, s12, s13, s14, s15, s16}"
ECA00A07,"vstmia r0!, {s0, s1, s2, s3, s4, s5, s6}"
ECA14A46,"vstmia r1!, {s8, s9, s10, s11, s12, s13, s14, s15, s16, s17, s18, s19, s20, s21, s22, s23, s24, s25, s26, s27, s28, s29, s30, s31}"
// examples of vstmia GPR , RLIST
EC814A18,"vstmia r1, {s8, s9, s10, s11, s12, s13, s14, s15, s16, s17, s18, s19, s20, s21, s22, s23, s24, s25, s26, s27, s28, s29, s30, s31}"
ECC40A10,"vstmia r4, {s1, s2, s3, s4, s5, s6, s7, s8, s9, s10, s11, s12, s13, s14, s15, s16}"
EC853A00,"vstmia r5, {s6}"
EC880B80,"vstmia r8, {d0, d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15}"
// examples of vstr DREG , [ GPR , NUM ]
ED001B11,"vstr d1, [r0, #-0x44]"
CD001B00,"vstr d1, [r0, #-0]"
CD004B80,"vstr d4, [r0, #-0x200]"
ED008B0A,"vstr d8, [r0, #-0x28]"
// examples of vstr DREG , [ GPR ]
ED822B00,"vstr d2, [r2]"
ED80CB00,"vstr d12, [r0]"
EDC14B00,"vstr d20, [r1]"
ED80BB00,"vstr d11, [r0]"
// examples of vstr SREG , [ GPR , NUM ]
ED004A04,"vstr s8, [r0, #-0x10]"
CD000A21,"vstr s0, [r0, #-0x84]"
CD008A08,"vstr s16, [r0, #-0x20]"
CD000A44,"vstr s0, [r0, #-0x110]"
// examples of vstr SREG , [ GPR ]
ED828A00,"vstr s16, [r2]"
ED824A00,"vstr s8, [r2]"
ED898A00,"vstr s16, [sb]"
ED804A00,"vstr s8, [r0]"
// examples of vsub.f32 DREG , DREG , DREG
EF221D08,"vsub.f32 d1, d2, d8"
EF213D01,"vsub.f32 d3, d1, d1"
EF220D8C,"vsub.f32 d0, d18, d12"
EF240DA0,"vsub.f32 d0, d20, d16"
// examples of vsub.f32 QREG , QREG , QREG
EF204D48,"vsub.f32 q2, q0, q4"
EF600D48,"vsub.f32 q8, q0, q4"
EF202D40,"vsub.f32 q1, q0, q0"
EF280D4C,"vsub.f32 q0, q4, q6"
// examples of vsub.f64 DREG , DREG , DREG
EE340B4C,"vsub.f64 d0, d4, d12"
EE364B41,"vsub.f64 d4, d6, d1"
EE324B66,"vsub.f64 d4, d2, d22"
EE340BC0,"vsub.f64 d0, d20, d0"
// examples of vsub.i16 DREG , DREG , DREG
FF110802,"vsub.i16 d0, d1, d2"
FF508880,"vsub.i16 d24, d16, d0"
FF12482A,"vsub.i16 d4, d2, d26"
FF141820,"vsub.i16 d1, d4, d16"
// examples of vsub.i16 QREG , QREG , QREG
FF120840,"vsub.i16 q0, q1, q0"
FF128840,"vsub.i16 q4, q1, q0"
FF1808C0,"vsub.i16 q0, q12, q0"
FF18C840,"vsub.i16 q6, q4, q0"
// examples of vsub.i32 DREG , DREG , DREG
FF2108A0,"vsub.i32 d0, d17, d16"
FF240882,"vsub.i32 d0, d20, d2"
FF280803,"vsub.i32 d0, d8, d3"
FF200804,"vsub.i32 d0, d0, d4"
// examples of vsub.i32 QREG , QREG , QREG
FF202840,"vsub.i32 q1, q0, q0"
FF2C0840,"vsub.i32 q0, q6, q0"
FF204840,"vsub.i32 q2, q0, q0"
FF200844,"vsub.i32 q0, q0, q2"
// examples of vsub.i64 DREG , DREG , DREG
FF380880,"vsub.i64 d0, d24, d0"
FF304801,"vsub.i64 d4, d0, d1"
FF710808,"vsub.i64 d16, d1, d8"
FF3008A1,"vsub.i64 d0, d16, d17"
// examples of vsub.i64 QREG , QREG , QREG
FF300840,"vsub.i64 q0, q0, q0"
FF780860,"vsub.i64 q8, q4, q8"
FF740842,"vsub.i64 q8, q2, q1"
FF702860,"vsub.i64 q9, q0, q8"
// examples of vsub.i8 DREG , DREG , DREG
FF009804,"vsub.i8 d9, d0, d4"
FF409801,"vsub.i8 d25, d0, d1"
FF004828,"vsub.i8 d4, d0, d24"
FF0A0803,"vsub.i8 d0, d10, d3"
// examples of vsub.i8 QREG , QREG , QREG
FF020860,"vsub.i8 q0, q1, q8"
FF400842,"vsub.i8 q8, q0, q1"
FF008848,"vsub.i8 q4, q0, q4"
FF0428C0,"vsub.i8 q1, q10, q0"
// examples of vsubhn.i16 DREG , QREG , QREG
EF80D600,"vsubhn.i16 d13, q0, q0"
EF860600,"vsubhn.i16 d0, q3, q0"
EFC01620,"vsubhn.i16 d17, q0, q8"
EF8456A0,"vsubhn.i16 d5, q10, q8"
// examples of vsubhn.i32 DREG , QREG , QREG
EF942604,"vsubhn.i32 d2, q2, q2"
EF960600,"vsubhn.i32 d0, q3, q0"
EF90160C,"vsubhn.i32 d1, q0, q6"
EF944680,"vsubhn.i32 d4, q10, q0"
// examples of vsubhn.i64 DREG , QREG , QREG
EFA02622,"vsubhn.i64 d2, q0, q9"
EFA20602,"vsubhn.i64 d0, q1, q1"
EFA42620,"vsubhn.i64 d2, q2, q8"
EFA00606,"vsubhn.i64 d0, q0, q3"
// examples of vsubl.s16 QREG , DREG , DREG
EF902208,"vsubl.s16 q1, d0, d8"
EFD00221,"vsubl.s16 q8, d0, d17"
EF902204,"vsubl.s16 q1, d0, d4"
EF904202,"vsubl.s16 q2, d0, d2"
// examples of vsubl.s32 QREG , DREG , DREG
EFA0A200,"vsubl.s32 q5, d0, d0"
EFAA0208,"vsubl.s32 q0, d10, d8"
EFA22200,"vsubl.s32 q1, d2, d0"
EFA22208,"vsubl.s32 q1, d2, d8"
// examples of vsubl.s8 QREG , DREG , DREG
EF820220,"vsubl.s8 q0, d2, d16"
EFC0028C,"vsubl.s8 q8, d16, d12"
EF810206,"vsubl.s8 q0, d1, d6"
EFC04220,"vsubl.s8 q10, d0, d16"
// examples of vsubl.u16 QREG , DREG , DREG
FF900200,"vsubl.u16 q0, d0, d0"
FFD00202,"vsubl.u16 q8, d0, d2"
FFD30204,"vsubl.u16 q8, d3, d4"
FF900208,"vsubl.u16 q0, d0, d8"
// examples of vsubl.u32 QREG , DREG , DREG
FFA1022C,"vsubl.u32 q0, d1, d28"
FFE90200,"vsubl.u32 q8, d9, d0"
FFA20204,"vsubl.u32 q0, d2, d4"
FFA02200,"vsubl.u32 q1, d0, d0"
// examples of vsubl.u8 QREG , DREG , DREG
FF802200,"vsubl.u8 q1, d0, d0"
FF820288,"vsubl.u8 q0, d18, d8"
FF810200,"vsubl.u8 q0, d1, d0"
FFC442A0,"vsubl.u8 q10, d20, d16"
// examples of vsubw.s16 QREG , QREG , DREG
EF904301,"vsubw.s16 q2, q0, d1"
EF902320,"vsubw.s16 q1, q0, d16"
EF900322,"vsubw.s16 q0, q0, d18"
EFD00320,"vsubw.s16 q8, q0, d16"
// examples of vsubw.s32 QREG , QREG , DREG
EFA00302,"vsubw.s32 q0, q0, d2"
EFE00328,"vsubw.s32 q8, q0, d24"
EFA80328,"vsubw.s32 q0, q4, d24"
EFA40302,"vsubw.s32 q0, q2, d2"
// examples of vsubw.s8 QREG , QREG , DREG
EF820301,"vsubw.s8 q0, q1, d1"
EF800309,"vsubw.s8 q0, q0, d9"
EF800381,"vsubw.s8 q0, q8, d1"
EF888388,"vsubw.s8 q4, q12, d8"
// examples of vsubw.u16 QREG , QREG , DREG
FF90A300,"vsubw.u16 q5, q0, d0"
FF900381,"vsubw.u16 q0, q8, d1"
FFD40302,"vsubw.u16 q8, q2, d2"
FF900306,"vsubw.u16 q0, q0, d6"
// examples of vsubw.u32 QREG , QREG , DREG
FFA00308,"vsubw.u32 q0, q0, d8"
FFA28320,"vsubw.u32 q4, q1, d16"
FFA20320,"vsubw.u32 q0, q1, d16"
FFA20300,"vsubw.u32 q0, q1, d0"
// examples of vsubw.u8 QREG , QREG , DREG
FF840300,"vsubw.u8 q0, q2, d0"
FF888301,"vsubw.u8 q4, q4, d1"
FF820300,"vsubw.u8 q0, q1, d0"
FF828301,"vsubw.u8 q4, q1, d1"
// examples of vswp DREG , DREG
FFB21004,"vswp d1, d4"
FFB20001,"vswp d0, d1"
FFB20002,"vswp d0, d2"
FFB20000,"vswp d0, d0"
// examples of vswp QREG , QREG
FFB28040,"vswp q4, q0"
FFB20040,"vswp q0, q0"
FFB22040,"vswp q1, q0"
FFB20044,"vswp q0, q2"
// examples of vtbl.8 DREG , RLIST , DREG
FFF10804,"vtbl.8 d16, {d1}, d4"
FFF0080B,"vtbl.8 d16, {d0}, d11"
FFB80884,"vtbl.8 d0, {d24}, d4"
FFB21800,"vtbl.8 d1, {d2}, d0"
// examples of vtbx.8 DREG , RLIST , DREG
FFFC884A,"vtbx.8 d24, {d12}, d10"
FFB20A44,"vtbx.8 d0, {d2, d3, d4}, d4"
FFF4084A,"vtbx.8 d16, {d4}, d10"
FFB81844,"vtbx.8 d1, {d8}, d4"
// examples of vtrn.16 DREG , DREG
FFB60082,"vtrn.16 d0, d2"
FFB600A2,"vtrn.16 d0, d18"
FFF60082,"vtrn.16 d16, d2"
FFF60080,"vtrn.16 d16, d0"
// examples of vtrn.16 QREG , QREG
FFB600C0,"vtrn.16 q0, q0"
FFF600CC,"vtrn.16 q8, q6"
FFB600C2,"vtrn.16 q0, q1"
FFB640C0,"vtrn.16 q2, q0"
// examples of vtrn.32 DREG , DREG
FFFA0080,"vtrn.32 d16, d0"
FFBA8080,"vtrn.32 d8, d0"
FFBA8081,"vtrn.32 d8, d1"
FFBA0080,"vtrn.32 d0, d0"
// examples of vtrn.32 QREG , QREG
FFBA00E8,"vtrn.32 q0, q12"
FFBA40E4,"vtrn.32 q2, q10"
FFBA00C0,"vtrn.32 q0, q0"
FFBA40C0,"vtrn.32 q2, q0"
// examples of vtrn.8 DREG , DREG
FFB24088,"vtrn.8 d4, d8"
FFB20086,"vtrn.8 d0, d6"
FFB20088,"vtrn.8 d0, d8"
FFB22084,"vtrn.8 d2, d4"
// examples of vtrn.8 QREG , QREG
FFB200C2,"vtrn.8 q0, q1"
FFF240C2,"vtrn.8 q10, q1"
FFB2C0C0,"vtrn.8 q6, q0"
FFB240C4,"vtrn.8 q2, q2"
// examples of vtst.16 DREG , DREG , DREG
EF10281D,"vtst.16 d2, d0, d13"
EF144830,"vtst.16 d4, d4, d16"
EF141830,"vtst.16 d1, d4, d16"
EF100814,"vtst.16 d0, d0, d4"
// examples of vtst.16 QREG , QREG , QREG
EF100858,"vtst.16 q0, q0, q4"
EF100850,"vtst.16 q0, q0, q0"
EF108870,"vtst.16 q4, q0, q8"
EF108858,"vtst.16 q4, q0, q4"
// examples of vtst.32 DREG , DREG , DREG
EF20A81A,"vtst.32 d10, d0, d10"
EF283811,"vtst.32 d3, d8, d1"
EF2C0814,"vtst.32 d0, d12, d4"
EF260811,"vtst.32 d0, d6, d1"
// examples of vtst.32 QREG , QREG , QREG
EF220858,"vtst.32 q0, q1, q4"
EF220854,"vtst.32 q0, q1, q2"
EF2808D0,"vtst.32 q0, q12, q0"
EF204850,"vtst.32 q2, q0, q0"
// examples of vtst.8 DREG , DREG , DREG
EF080890,"vtst.8 d0, d24, d0"
EF004830,"vtst.8 d4, d0, d16"
EF003818,"vtst.8 d3, d0, d8"
EF008810,"vtst.8 d8, d0, d0"
// examples of vtst.8 QREG , QREG , QREG
EF0008D8,"vtst.8 q0, q8, q4"
EF400856,"vtst.8 q8, q0, q3"
EF0408D4,"vtst.8 q0, q10, q2"
EF0208D4,"vtst.8 q0, q9, q2"
// examples of vuzp.16 DREG , DREG
FFB68100,"vuzp.16 d8, d0"
FFB60100,"vuzp.16 d0, d0"
FFB60104,"vuzp.16 d0, d4"
FFB60120,"vuzp.16 d0, d16"
// examples of vuzp.16 QREG , QREG
FFF68140,"vuzp.16 q12, q0"
FFB60160,"vuzp.16 q0, q8"
FFB68144,"vuzp.16 q4, q2"
FFB68148,"vuzp.16 q4, q4"
// examples of vuzp.32 QREG , QREG
FFBA0148,"vuzp.32 q0, q4"
FFBA4160,"vuzp.32 q2, q8"
FFBA8144,"vuzp.32 q4, q2"
FFBA8140,"vuzp.32 q4, q0"
// examples of vuzp.8 DREG , DREG
FFB20108,"vuzp.8 d0, d8"
FFF22100,"vuzp.8 d18, d0"
FFB20120,"vuzp.8 d0, d16"
FFB2010A,"vuzp.8 d0, d10"
// examples of vuzp.8 QREG , QREG
FFB20144,"vuzp.8 q0, q2"
FFB2C148,"vuzp.8 q6, q4"
FFF24140,"vuzp.8 q10, q0"
FFB20140,"vuzp.8 q0, q0"
// examples of vzip.16 DREG , DREG
FFB60181,"vzip.16 d0, d1"
FFB601A1,"vzip.16 d0, d17"
FFB60183,"vzip.16 d0, d3"
FFF60188,"vzip.16 d16, d8"
// examples of vzip.16 QREG , QREG
FFF601C0,"vzip.16 q8, q0"
FFB6A1C4,"vzip.16 q5, q2"
FFB681C8,"vzip.16 q4, q4"
FFB601C0,"vzip.16 q0, q0"
// examples of vzip.32 QREG , QREG
FFFA01C8,"vzip.32 q8, q4"
FFBA01C0,"vzip.32 q0, q0"
FFBA41C8,"vzip.32 q2, q4"
FFFA01C0,"vzip.32 q8, q0"
// examples of vzip.8 DREG , DREG
FFF22180,"vzip.8 d18, d0"
FFB20188,"vzip.8 d0, d8"
FFB22180,"vzip.8 d2, d0"
FFB201A4,"vzip.8 d0, d20"
// examples of vzip.8 QREG , QREG
FFB221C0,"vzip.8 q1, q0"
FFB201C0,"vzip.8 q0, q0"
FFB241C0,"vzip.8 q2, q0"
FFB241C4,"vzip.8 q2, q2"
// examples of wfe.w
F3AF8002,"wfe.w"
// examples of wfi.w
F3AF8003,"wfi.w"
// examples of yield.w
F3AF8001,"yield.w"
