/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az119-925
+ date
Thu Dec 16 01:17:25 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1639617445
+ [ 2 = 1 ]
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.11.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.11.0
Compile date:      Dec 16 2021 (00:46:08)
Run date:          Dec 16 2021 (01:17:26+0000)
Run host:          fv-az119-925.ca0t41jjrjaujd4nublazzptxb.cx.internal.cloudapp.net (pid=106945)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az119-925
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7118764KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=8ad7c39a-c667-0a42-b5f0-dd663375fe33, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.11.0-1022-azure, OSVersion="#23~20.04.1-Ubuntu SMP Fri Nov 19 10:20:52 UTC 2021", HostName=fv-az119-925, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7118764KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=85, CPUModel="Intel(R) Xeon(R) Platinum 8171M CPU @ 2.60GHz", CPUStepping=4)
    L3Cache L#0: (P#-1, size=36608KB, linesize=64, ways=11, Inclusive=0)
      L2Cache L#0: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1048576 linesize 64 associativity 16 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 37486592 linesize 64 associativity 11 stride 3407872, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00168567 sec
      iterations=10000000... time=0.0164252 sec
      iterations=100000000... time=0.165197 sec
      iterations=700000000... time=1.14458 sec
      iterations=700000000... time=1.18266 sec
      result: -36.7603 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00421987 sec
      iterations=10000000... time=0.0393671 sec
      iterations=100000000... time=0.365793 sec
      iterations=300000000... time=1.12554 sec
      result: 8.5292 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00223189 sec
      iterations=10000000... time=0.0223732 sec
      iterations=100000000... time=0.266609 sec
      iterations=400000000... time=0.904156 sec
      iterations=800000000... time=2.01014 sec
      result: 6.36771 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000161607 sec
      iterations=10000... time=0.00160806 sec
      iterations=100000... time=0.0242344 sec
      iterations=1000000... time=0.186502 sec
      iterations=6000000... time=1.28224 sec
      result: 2.13707 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=0.00077313 sec
      iterations=10000... time=0.0074099 sec
      iterations=100000... time=0.127877 sec
      iterations=900000... time=0.874825 sec
      iterations=1800000... time=1.58277 sec
      result: 8.79315 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1e-06 sec
      iterations=10... time=4.1e-06 sec
      iterations=100... time=3.7002e-05 sec
      iterations=1000... time=0.000356413 sec
      iterations=10000... time=0.0115897 sec
      iterations=100000... time=0.0664077 sec
      iterations=1000000... time=0.499954 sec
      iterations=2000000... time=1.22498 sec
      result: 40.1246 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=3.1501e-05 sec
      iterations=10... time=0.000207708 sec
      iterations=100... time=0.00227159 sec
      iterations=1000... time=0.0197783 sec
      iterations=10000... time=0.270556 sec
      iterations=40000... time=1.08713 sec
      result: 28.936 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=4.1e-06 sec
      iterations=10000... time=4.7702e-05 sec
      iterations=100000... time=0.000321312 sec
      iterations=1000000... time=0.00337663 sec
      iterations=10000000... time=0.0327178 sec
      iterations=100000000... time=0.440527 sec
      iterations=200000000... time=0.910627 sec
      iterations=400000000... time=1.67304 sec
      result: 0.522827 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=3.7502e-05 sec
      iterations=10000... time=0.000177707 sec
      iterations=100000... time=0.00171567 sec
      iterations=1000000... time=0.0244996 sec
      iterations=10000000... time=0.220592 sec
      iterations=50000000... time=1.16262 sec
      result: 2.90656 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=2.3e-06 sec
      iterations=100... time=1.9101e-05 sec
      iterations=1000... time=0.000187407 sec
      iterations=10000... time=0.00193028 sec
      iterations=100000... time=0.0188988 sec
      iterations=1000000... time=0.271032 sec
      iterations=4000000... time=1.03017 sec
      result: 95.4252 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=3.6301e-05 sec
      iterations=10... time=0.000361915 sec
      iterations=100... time=0.00344175 sec
      iterations=1000... time=0.0655352 sec
      iterations=10000... time=0.42173 sec
      iterations=30000... time=1.36986 sec
      result: 17.2229 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.7101e-05 sec
      iterations=10... time=0.00024341 sec
      iterations=100... time=0.0024474 sec
      iterations=1000... time=0.0249807 sec
      iterations=10000... time=0.318823 sec
      iterations=30000... time=1.07454 sec
      result: 0.0482439 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*37^3 grid points, 1*810448 bytes):
      iterations=1... time=0.000229009 sec
      iterations=10... time=0.00205739 sec
      iterations=100... time=0.0204185 sec
      iterations=1000... time=0.280555 sec
      iterations=4000... time=1.15026 sec
      result: 0.176144 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.0045768 sec
      iterations=10... time=0.0844639 sec
      iterations=100... time=0.604353 sec
      iterations=200... time=1.2249 sec
      result: 0.289259 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00163976 sec
      iterations=10000000... time=0.0240185 sec
      iterations=100000000... time=0.212945 sec
      iterations=500000000... time=1.0889 sec
      iterations=500000000... time=1.06474 sec
      result: 41.3782 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00360099 sec
      iterations=10000000... time=0.0539213 sec
      iterations=100000000... time=0.472546 sec
      iterations=200000000... time=0.943137 sec
      iterations=400000000... time=1.91628 sec
      result: 6.67962 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00222024 sec
      iterations=10000000... time=0.0339401 sec
      iterations=100000000... time=0.294951 sec
      iterations=400000000... time=1.16663 sec
      result: 5.48586 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000161206 sec
      iterations=10000... time=0.00160751 sec
      iterations=100000... time=0.0261357 sec
      iterations=1000000... time=0.216453 sec
      iterations=5000000... time=1.0729 sec
      result: 2.1458 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=0.000796132 sec
      iterations=10000... time=0.0111134 sec
      iterations=100000... time=0.104088 sec
      iterations=1000000... time=0.933808 sec
      iterations=2000000... time=1.88745 sec
      result: 9.43724 nsec
    Read latency of L3 cache (for 2 PUs) (using 2*28114944 bytes):
      [skipped -- too much memory requested]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=8.50001e-07 sec
      iterations=10... time=4.05e-06 sec
      iterations=100... time=3.4201e-05 sec
      iterations=1000... time=0.000366115 sec
      iterations=10000... time=0.0036688 sec
      iterations=100000... time=0.0526856 sec
      iterations=1000000... time=0.494227 sec
      iterations=2000000... time=0.97788 sec
      iterations=4000000... time=1.94793 sec
      result: 50.4659 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=2.92515e-05 sec
      iterations=10... time=0.000207108 sec
      iterations=100... time=0.00195158 sec
      iterations=1000... time=0.0373392 sec
      iterations=10000... time=0.251247 sec
      iterations=40000... time=1.04027 sec
      result: 30.2397 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 2*28114944 bytes):
      [skipped -- too much memory requested]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.7e-06 sec
      iterations=10000... time=3.0151e-05 sec
      iterations=100000... time=0.000297362 sec
      iterations=1000000... time=0.00320328 sec
      iterations=10000000... time=0.0501957 sec
      iterations=100000000... time=0.356748 sec
      iterations=300000000... time=0.968822 sec
      iterations=600000000... time=1.93138 sec
      result: 0.40237 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=3.7101e-05 sec
      iterations=10000... time=0.000177807 sec
      iterations=100000... time=0.00171767 sec
      iterations=1000000... time=0.0169774 sec
      iterations=10000000... time=0.170469 sec
      iterations=60000000... time=1.02322 sec
      result: 2.13171 nsec
    Write latency of L3 cache (for 2 PUs) (using 2*28114944 bytes):
      [skipped -- too much memory requested]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=5e-07 sec
      iterations=10... time=2.25e-06 sec
      iterations=100... time=1.845e-05 sec
      iterations=1000... time=0.000181807 sec
      iterations=10000... time=0.00182627 sec
      iterations=100000... time=0.0184253 sec
      iterations=1000000... time=0.181575 sec
      iterations=6000000... time=1.09113 sec
      result: 135.141 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=3.35015e-05 sec
      iterations=10... time=0.000323713 sec
      iterations=100... time=0.00328188 sec
      iterations=1000... time=0.0314482 sec
      iterations=10000... time=0.279291 sec
      iterations=40000... time=1.04186 sec
      result: 30.1935 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 2*28114944 bytes):
      [skipped -- too much memory requested]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=1.035e-05 sec
      iterations=10... time=0.000105754 sec
      iterations=100... time=0.000934635 sec
      iterations=1000... time=0.0094647 sec
      iterations=10000... time=0.0944525 sec
      iterations=100000... time=0.943229 sec
      iterations=200000... time=1.88716 sec
      result: 0.0772588 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*29^3 grid points, 2*390224 bytes):
      iterations=1... time=0.000127355 sec
      iterations=10... time=0.00119905 sec
      iterations=100... time=0.0120041 sec
      iterations=1000... time=0.120216 sec
      iterations=9000... time=1.08083 sec
      result: 0.203086 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 1200.5 nsec
    MPI bandwidth: 4.45437 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Thu Dec 16 01:18:21 UTC 2021
+ echo Done.
Done.
  Elapsed time: 56.6 s
