$date
	Mon Oct 17 16:03:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Q1_tb $end
$var wire 8 ! y [0:7] $end
$var reg 1 " En $end
$var reg 3 # w [2:0] $end
$scope module Q $end
$var wire 1 " En $end
$var wire 3 $ w [2:0] $end
$var wire 8 % y [0:7] $end
$scope module dec1 $end
$var wire 1 & En $end
$var wire 2 ' w [1:0] $end
$var reg 4 ( y [0:3] $end
$upscope $end
$scope module dec2 $end
$var wire 1 ) En $end
$var wire 2 * w [1:0] $end
$var reg 4 + y [0:3] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
b11 *
0)
b0 (
b11 '
0&
b0 %
b111 $
b111 #
0"
b0 !
$end
#20
b1000 (
1&
b10000000 !
b10000000 %
b0 +
b0 '
b0 *
0)
b0 #
b0 $
1"
#40
b100000 !
b100000 %
b10 (
b10 '
b10 *
b10 #
b10 $
#60
0&
b0 (
b1000 !
b1000 %
b1000 +
1)
b0 '
b0 *
b100 #
b100 $
#80
b10 !
b10 %
b10 +
b10 '
b10 *
b110 #
b110 $
#100
