# Count Down Timer - Software

Count Down Timer based on software implementation.


## Requirements

- [Xilinx Vitis 2019.2 (Software Development Kit)](https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vitis.html)

    - Xilinx registry website
    - 15GB of download
    - 77GB of the disk during the instalation
    - 37GB of the disk at the end of instalation

- Windows 10

## Installation

Follow these [steps](https://github.com/catarinaacsilva/vivado-xilinx-tutorials/tree/master/Nexys4DefaultPlatform)


## Create project -  Vivado

Follow these [steps](https://github.com/catarinaacsilva/vivado-xilinx-tutorials/tree/master/Nexys4DefaultPlatform)

## Create project - Vitis

Follow these [steps](https://github.com/catarinaacsilva/vivado-xilinx-tutorials/tree/master/Nexys4DefaultPlatform)

## Deploy

When you are finished the vivado project and before the init the vitis project you must be this [architecture](https://github.com/catarinaacsilva/vivado-xilinx-tutorials/blob/master/CountDownTimerSoft/mb_design_1.pdf).

[helloworld](https://github.com/catarinaacsilva/vivado-xilinx-tutorials/blob/master/CountDownTimerSoft/helloworld.c) is a intitial file to test and it should be used as tutorial to first experience with the system. You can uncomment some parts of the code to test on FPGA and terminal.

## Authors

* **Catarina Silva** - [catarinaacsilva](https://github.com/catarinaacsilva)

## License

This project is licensed under the MIT License - see the [LICENSE](LICENSE) file for details