{"vcs1":{"timestamp_begin":1739351498.747605546, "rt":0.27, "ut":0.08, "st":0.14}}
{"vcselab":{"timestamp_begin":1739351499.092625767, "rt":0.27, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1739351499.418584371, "rt":0.15, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739351498.484607206}
{"VCS_COMP_START_TIME": 1739351498.484607206}
{"VCS_COMP_END_TIME": 1739351499.637632207}
{"VCS_USER_OPTIONS": "-full64 -sverilog -timescale=1ns/10ps testbench/mem_test.sv design/mem.sv -o simv"}
{"vcs1": {"peak_mem": 307600}}
{"vcselab": {"peak_mem": 158292}}
