read -sv run_verilog_mid/adder_32b_17_63_bdebec14176ff62bde63704edffde308.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_17_63_bdebec14176ff62bde63704edffde308_yosys.v
