#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri May 30 13:10:29 2025
# Process ID: 6524
# Current directory: E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.runs/synth_1
# Command line: vivado.exe -log top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl
# Log file: E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.runs/synth_1/top_module.vds
# Journal file: E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14500 
WARNING: [Synth 8-2611] redeclaration of ansi port write_en_update is not allowed [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/ram_app.v:26]
WARNING: [Synth 8-2611] redeclaration of ansi port data_out_t is not allowed [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/ram_app.v:31]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 391.168 ; gain = 115.309
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/top_module.v:1]
INFO: [Synth 8-6157] synthesizing module 'control_decode' [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/control_decode.v:1]
	Parameter S_idle bound to: 3'b000 
	Parameter S_data_load bound to: 3'b001 
	Parameter S_nms_start bound to: 3'b010 
	Parameter S_nms bound to: 3'b011 
	Parameter S_data_out bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'control_decode' (1#1) [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/control_decode.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_load' [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/data_load.v:1]
INFO: [Synth 8-6155] done synthesizing module 'data_load' (2#1) [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/data_load.v:1]
INFO: [Synth 8-6157] synthesizing module 'nms_decode' [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/nms_decode.v:1]
INFO: [Synth 8-6157] synthesizing module 'nms_control' [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/nms_control.v:1]
	Parameter S_idle bound to: 3'b000 
	Parameter S_load bound to: 3'b001 
	Parameter S_pu bound to: 3'b010 
	Parameter S_update bound to: 3'b011 
	Parameter S_judge bound to: 3'b100 
	Parameter S_start bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/nms_control.v:32]
INFO: [Synth 8-6155] done synthesizing module 'nms_control' (3#1) [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/nms_control.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAM_288_1' [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.runs/synth_1/.Xil/Vivado-6524-LAPTOP-J1BHH9N0/realtime/RAM_288_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM_288_1' (4#1) [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.runs/synth_1/.Xil/Vivado-6524-LAPTOP-J1BHH9N0/realtime/RAM_288_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ram_app' [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/ram_app.v:1]
	Parameter START bound to: 2'b01 
	Parameter LOAD bound to: 2'b10 
	Parameter UPDATE bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'startup' [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/startup.v:1]
INFO: [Synth 8-6155] done synthesizing module 'startup' (5#1) [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/startup.v:1]
INFO: [Synth 8-6157] synthesizing module 'load_app' [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/load_app.v:1]
INFO: [Synth 8-6155] done synthesizing module 'load_app' (6#1) [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/load_app.v:1]
INFO: [Synth 8-6157] synthesizing module 'update_app' [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/update_app.v:1]
INFO: [Synth 8-6157] synthesizing module 'update_unit' [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/update_unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'update_unit' (7#1) [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/update_unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'update_app' (8#1) [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/update_app.v:1]
INFO: [Synth 8-6157] synthesizing module 'ram_app_16' [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.runs/synth_1/.Xil/Vivado-6524-LAPTOP-J1BHH9N0/realtime/ram_app_16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ram_app_16' (9#1) [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.runs/synth_1/.Xil/Vivado-6524-LAPTOP-J1BHH9N0/realtime/ram_app_16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ram_app' (10#1) [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/ram_app.v:1]
INFO: [Synth 8-6157] synthesizing module 'CNU_unit' [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/CNU_unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'pu' [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/pu.v:1]
INFO: [Synth 8-6157] synthesizing module 'ram_r_50' [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.runs/synth_1/.Xil/Vivado-6524-LAPTOP-J1BHH9N0/realtime/ram_r_50_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ram_r_50' (11#1) [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.runs/synth_1/.Xil/Vivado-6524-LAPTOP-J1BHH9N0/realtime/ram_r_50_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'compute' [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/compute.v:1]
INFO: [Synth 8-6157] synthesizing module 'c_addsub_0' [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.runs/synth_1/.Xil/Vivado-6524-LAPTOP-J1BHH9N0/realtime/c_addsub_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_addsub_0' (12#1) [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.runs/synth_1/.Xil/Vivado-6524-LAPTOP-J1BHH9N0/realtime/c_addsub_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'abs' [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/abs.v:1]
INFO: [Synth 8-6155] done synthesizing module 'abs' (13#1) [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/abs.v:1]
INFO: [Synth 8-6157] synthesizing module 'prod' [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/prod.v:1]
INFO: [Synth 8-6155] done synthesizing module 'prod' (14#1) [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/prod.v:1]
INFO: [Synth 8-6157] synthesizing module 'find_min' [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/find_min.v:1]
	Parameter IDLE bound to: 1'b0 
	Parameter INPUT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'find_min' (15#1) [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/find_min.v:1]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/multiplier.v:1]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (16#1) [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/multiplier.v:1]
INFO: [Synth 8-6155] done synthesizing module 'compute' (17#1) [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/compute.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pu' (18#1) [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/pu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CNU_unit' (19#1) [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/CNU_unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'judge' [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/judge.v:1]
INFO: [Synth 8-6157] synthesizing module 'judge_unit1' [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/judge_unit1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'judge_unit1' (20#1) [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/judge_unit1.v:1]
INFO: [Synth 8-6157] synthesizing module 'judge_unit2' [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/judge_unit2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'judge_unit2' (21#1) [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/judge_unit2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'judge' (22#1) [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/judge.v:1]
INFO: [Synth 8-6155] done synthesizing module 'nms_decode' (23#1) [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/nms_decode.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_out' [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/data_out.v:1]
INFO: [Synth 8-6155] done synthesizing module 'data_out' (24#1) [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/data_out.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (25#1) [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/top_module.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 484.340 ; gain = 208.480
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 484.340 ; gain = 208.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 484.340 ; gain = 208.480
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[0].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[0].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[0].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[0].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[1].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[1].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[1].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[1].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[2].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[2].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[2].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[2].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[3].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[3].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[3].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[3].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[4].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[4].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[4].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[4].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[5].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[5].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[5].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[5].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[6].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[6].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[6].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[6].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[7].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[7].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[7].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[7].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[8].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[8].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[8].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[8].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[9].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[9].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[9].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[9].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[10].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[10].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[10].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[10].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[11].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[11].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[11].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[11].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[12].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[12].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[12].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[12].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[13].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[13].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[13].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[13].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[14].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[14].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[14].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[14].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[15].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[15].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[15].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[15].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[16].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[16].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[16].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[16].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[17].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[17].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[17].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[17].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[18].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[18].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[18].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[18].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[19].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[19].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[19].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[19].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[20].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[20].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[20].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[20].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[21].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[21].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[21].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[21].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[22].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[22].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[22].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[22].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[23].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[23].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[23].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[23].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[24].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[24].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[24].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[24].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[25].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[25].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[25].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[25].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[26].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[26].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[26].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[26].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[27].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[27].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[27].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[27].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[28].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[28].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[28].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[28].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[29].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[29].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[29].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[29].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[30].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[30].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[30].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[30].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[31].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[31].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[31].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[31].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[32].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[32].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[32].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[32].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[33].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[33].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[33].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[33].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[34].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[34].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[34].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[34].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[35].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[35].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[35].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[35].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[36].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[36].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[36].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[36].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[37].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[37].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[37].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[37].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[38].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[38].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[38].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[38].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[39].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[39].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[39].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[39].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[40].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[40].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[40].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[40].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[41].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[41].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[41].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[41].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[42].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[42].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[42].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[42].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[43].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[43].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[43].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[43].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[44].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[44].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[44].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[44].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[45].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[45].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[45].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[45].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[46].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[46].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[46].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[46].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[47].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[47].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[47].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[47].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[48].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[48].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[48].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[48].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[49].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[49].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[49].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[49].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[50].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[50].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[50].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[50].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[51].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[51].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[51].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[51].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[52].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[52].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[52].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[52].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[53].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[53].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[53].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[53].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[54].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[54].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[54].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[54].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[55].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[55].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[55].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[55].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[56].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[56].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[56].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[56].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[57].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[57].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[57].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[57].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[58].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[58].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[58].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[58].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[59].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[59].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[59].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[59].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[60].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[60].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[60].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[60].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[61].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[61].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[61].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[61].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[62].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[62].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[62].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[62].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[63].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[63].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[63].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[63].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[64].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[64].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[64].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[64].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[65].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[65].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[65].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[65].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[66].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[66].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[66].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[66].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[67].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[67].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[67].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[67].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[68].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[68].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[68].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[68].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[69].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[69].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[69].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[69].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[70].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[70].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[70].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[70].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[71].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[71].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[71].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[71].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[72].z4/pu_u1/z0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[72].z4/pu_u1/z0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[72].z4/pu_u1/z5'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'x2/z3/nms_for1[72].z4/pu_u1/z5'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/RAM_288_1/RAM_288_1/ROM_288_in_context.xdc] for cell 'x2/z1'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/RAM_288_1/RAM_288_1/ROM_288_in_context.xdc] for cell 'x2/z1'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[0].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[0].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[1].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[1].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[2].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[2].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[3].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[3].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[4].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[4].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[5].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[5].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[6].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[6].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[7].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[7].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[8].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[8].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[9].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[9].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[10].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[10].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[11].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[11].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[12].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[12].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[13].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[13].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[14].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[14].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[15].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[15].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[16].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[16].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[17].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[17].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[18].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[18].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[19].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[19].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[20].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[20].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[21].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[21].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[22].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[22].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[23].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[23].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[24].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[24].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[25].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[25].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[26].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[26].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[27].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[27].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[28].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[28].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[29].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[29].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[30].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[30].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[31].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[31].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[32].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[32].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[33].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[33].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[34].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[34].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[35].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[35].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[36].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[36].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[37].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[37].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[38].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[38].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[39].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[39].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[40].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[40].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[41].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[41].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[42].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[42].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[43].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[43].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[44].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[44].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[45].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[45].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[46].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[46].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[47].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[47].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[48].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[48].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[49].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[49].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[50].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[50].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[51].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[51].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[52].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[52].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[53].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[53].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[54].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[54].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[55].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[55].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[56].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[56].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[57].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[57].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[58].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[58].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[59].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[59].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[60].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[60].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[61].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[61].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[62].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[62].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[63].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[63].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[64].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[64].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[65].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[65].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[66].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[66].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[67].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[67].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[68].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[68].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[69].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[69].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[70].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[70].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[71].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[71].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[72].z4/pu_u0'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/ram_r_50/ram_r_50_in_context.xdc] for cell 'x2/z3/nms_for1[72].z4/pu_u0'
Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_app_16/ram_app_16/ram_app_16_in_context.xdc] for cell 'x2/z2/ram_u4'
Finished Parsing XDC File [e:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_app_16/ram_app_16/ram_app_16_in_context.xdc] for cell 'x2/z2/ram_u4'
Parsing XDC File [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/constrs_1/new/ldpc_decoder_xdc.xdc]
Finished Parsing XDC File [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/constrs_1/new/ldpc_decoder_xdc.xdc]
Parsing XDC File [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1263.668 ; gain = 0.277
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1295.512 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.988 . Memory (MB): peak = 1295.512 ; gain = 31.844
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'x2/z1' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'x2/z2/ram_u4' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[0].z4/pu_u0' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[0].z4/pu_u1/z0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[0].z4/pu_u1/z5' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[10].z4/pu_u0' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[10].z4/pu_u1/z0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[10].z4/pu_u1/z5' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[11].z4/pu_u0' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[11].z4/pu_u1/z0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[11].z4/pu_u1/z5' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[12].z4/pu_u0' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[12].z4/pu_u1/z0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[12].z4/pu_u1/z5' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[13].z4/pu_u0' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[13].z4/pu_u1/z0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[13].z4/pu_u1/z5' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[14].z4/pu_u0' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[14].z4/pu_u1/z0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[14].z4/pu_u1/z5' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[15].z4/pu_u0' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[15].z4/pu_u1/z0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[15].z4/pu_u1/z5' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[16].z4/pu_u0' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[16].z4/pu_u1/z0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[16].z4/pu_u1/z5' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[17].z4/pu_u0' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[17].z4/pu_u1/z0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[17].z4/pu_u1/z5' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[18].z4/pu_u0' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[18].z4/pu_u1/z0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[18].z4/pu_u1/z5' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[19].z4/pu_u0' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[19].z4/pu_u1/z0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[19].z4/pu_u1/z5' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[1].z4/pu_u0' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[1].z4/pu_u1/z0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[1].z4/pu_u1/z5' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[20].z4/pu_u0' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[20].z4/pu_u1/z0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[20].z4/pu_u1/z5' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[21].z4/pu_u0' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[21].z4/pu_u1/z0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[21].z4/pu_u1/z5' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[22].z4/pu_u0' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[22].z4/pu_u1/z0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[22].z4/pu_u1/z5' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[23].z4/pu_u0' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[23].z4/pu_u1/z0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[23].z4/pu_u1/z5' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[24].z4/pu_u0' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[24].z4/pu_u1/z0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[24].z4/pu_u1/z5' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[25].z4/pu_u0' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[25].z4/pu_u1/z0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[25].z4/pu_u1/z5' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[26].z4/pu_u0' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[26].z4/pu_u1/z0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[26].z4/pu_u1/z5' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[27].z4/pu_u0' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[27].z4/pu_u1/z0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[27].z4/pu_u1/z5' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[28].z4/pu_u0' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[28].z4/pu_u1/z0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[28].z4/pu_u1/z5' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[29].z4/pu_u0' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[29].z4/pu_u1/z0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[29].z4/pu_u1/z5' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[2].z4/pu_u0' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[2].z4/pu_u1/z0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[2].z4/pu_u1/z5' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[30].z4/pu_u0' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[30].z4/pu_u1/z0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[30].z4/pu_u1/z5' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[31].z4/pu_u0' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[31].z4/pu_u1/z0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[31].z4/pu_u1/z5' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[32].z4/pu_u0' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[32].z4/pu_u1/z0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[32].z4/pu_u1/z5' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[33].z4/pu_u0' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[33].z4/pu_u1/z0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[33].z4/pu_u1/z5' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[34].z4/pu_u0' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[34].z4/pu_u1/z0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[34].z4/pu_u1/z5' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[35].z4/pu_u0' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[35].z4/pu_u1/z0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[35].z4/pu_u1/z5' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[36].z4/pu_u0' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[36].z4/pu_u1/z0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[36].z4/pu_u1/z5' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[37].z4/pu_u0' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[37].z4/pu_u1/z0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[37].z4/pu_u1/z5' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[38].z4/pu_u0' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[38].z4/pu_u1/z0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[38].z4/pu_u1/z5' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[39].z4/pu_u0' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x2/z3/nms_for1[39].z4/pu_u1/z0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
INFO: [Common 17-14] Message 'Timing 38-316' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1295.512 ; gain = 1019.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1295.512 ; gain = 1019.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[0].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[1].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[2].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[3].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[4].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[5].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[6].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[7].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[8].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[9].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[10].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[11].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[12].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[13].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[14].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[15].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[16].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[17].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[18].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[19].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[20].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[21].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[22].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[23].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[24].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[25].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[26].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[27].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[28].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[29].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[30].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[31].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[32].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[33].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[34].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[35].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[36].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[37].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[38].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[39].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[40].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[41].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[42].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[43].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[44].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[45].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[46].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[47].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[48].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[49].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[50].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[51].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[52].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[53].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[54].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[55].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[56].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[57].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[58].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[59].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[60].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[61].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[62].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[63].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[64].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[65].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[66].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[67].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[68].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[69].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[70].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[71].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[72].z4 /pu_u1/z0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[0].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[1].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[2].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[3].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[4].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[5].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[6].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[7].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[8].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[9].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[10].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[11].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[12].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[13].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[14].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[15].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[16].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[17].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[18].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[19].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[20].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[21].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[22].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[23].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[24].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[25].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[26].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[27].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[28].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[29].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[30].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[31].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[32].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[33].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[34].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[35].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[36].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[37].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[38].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[39].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[40].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[41].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[42].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[43].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[44].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[45].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[46].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[47].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[48].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[49].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[50].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[51].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[52].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[53].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[54].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[55].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[56].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[57].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[58].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[59].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[60].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[61].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[62].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[63].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[64].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[65].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[66].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[67].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[68].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[69].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[70].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[71].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[72].z4 /pu_u1/z5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[0].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[1].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[2].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[3].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[4].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[5].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[6].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[7].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[8].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[9].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[10].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[11].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[12].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[13].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[14].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[15].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[16].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[17].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[18].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[19].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[20].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[21].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[22].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[23].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[24].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[25].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[26].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[27].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[28].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[29].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[30].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[31].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[32].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[33].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[34].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[35].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[36].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[37].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[38].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[39].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[40].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[41].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[42].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[43].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[44].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[45].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[46].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[47].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[48].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[49].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[50].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[51].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[52].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[53].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[54].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[55].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[56].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[57].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[58].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[59].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[60].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[61].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[62].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[63].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[64].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[65].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[66].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[67].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[68].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[69].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[70].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[71].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z3/\nms_for1[72].z4 /pu_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x2/z2/ram_u4. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1295.512 ; gain = 1019.652
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cstate_reg' in module 'control_decode'
INFO: [Synth 8-5544] ROM "start_nms" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'nms_control'
INFO: [Synth 8-5544] ROM "load_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "judge_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "work" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "work" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "work" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "work" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "h1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "work" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f_out" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_idle |                              000 |                             0000
             S_data_load |                              001 |                             0001
             S_nms_start |                              010 |                             0010
                   S_nms |                              011 |                             0011
              S_data_out |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cstate_reg' using encoding 'sequential' in module 'control_decode'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/nms_control.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/nms_control.v:36]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_idle |                           000001 |                              000
                 S_start |                           000010 |                              101
                  S_load |                           000100 |                              001
                    S_pu |                           001000 |                              010
                S_update |                           010000 |                              011
                 S_judge |                           100000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'nms_control'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/nms_control.v:36]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1295.512 ; gain = 1019.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |datapath__5_load_app__GD    |           1|    114479|
|2     |load_app__GB1               |           1|      1491|
|3     |update_unit__GB0            |           1|     32222|
|4     |update_unit__GB1            |           1|     20440|
|5     |datapath__8_update_unit__GD |           1|     32138|
|6     |update_app__GC0             |           1|     22549|
|7     |ram_app__GCB0               |           1|     40902|
|8     |ram_app__GCB1               |           1|     24594|
|9     |CNU_unit__GB0               |           1|     30690|
|10    |CNU_unit__GB1               |           1|      8370|
|11    |CNU_unit__GB2               |           1|     11160|
|12    |CNU_unit__GB3               |           1|     13950|
|13    |CNU_unit__GB4               |           1|     16740|
|14    |CNU_unit__GB5               |           1|     20925|
|15    |nms_decode__GC0             |           1|     30857|
|16    |data_out                    |           1|     24594|
|17    |top_module__GCB1            |           1|     16454|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register in_reg [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/update_app.v:26]
INFO: [Synth 8-3538] Detected potentially large (wide) register data_out_reg [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/ram_app.v:51]
INFO: [Synth 8-3538] Detected potentially large (wide) register in_r_reg [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/startup.v:14]
INFO: [Synth 8-3538] Detected potentially large (wide) register vout_reg [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/data_out.v:27]
INFO: [Synth 8-3538] Detected potentially large (wide) register buffer_reg [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/data_load.v:23]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 73    
	   4 Input      7 Bit       Adders := 146   
	   2 Input      5 Bit       Adders := 297   
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input    511 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 146   
+---Registers : 
	             8176 Bit    Registers := 4     
	             4088 Bit    Registers := 1     
	              584 Bit    Registers := 2     
	              511 Bit    Registers := 3     
	              288 Bit    Registers := 4     
	              256 Bit    Registers := 73    
	               51 Bit    Registers := 73    
	               32 Bit    Registers := 146   
	               10 Bit    Registers := 2     
	                7 Bit    Registers := 511   
	                5 Bit    Registers := 370   
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 612   
+---Muxes : 
	   2 Input   8176 Bit        Muxes := 3     
	   2 Input   4088 Bit        Muxes := 3     
	   2 Input    288 Bit        Muxes := 4     
	   2 Input     51 Bit        Muxes := 73    
	   2 Input     32 Bit        Muxes := 73    
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 365   
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 151   
	   2 Input      4 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1040  
	   6 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register in_reg [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/update_app.v:26]
INFO: [Synth 8-3538] Detected potentially large (wide) register data_out_reg [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/ram_app.v:51]
INFO: [Synth 8-3538] Detected potentially large (wide) register in_r_reg [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/startup.v:14]
INFO: [Synth 8-3538] Detected potentially large (wide) register vout_reg [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/data_out.v:27]
INFO: [Synth 8-3538] Detected potentially large (wide) register buffer_reg [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/data_load.v:23]
Hierarchical RTL Component report 
Module load_app 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              584 Bit    Registers := 1     
	              288 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    288 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module update_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input   4088 Bit        Muxes := 1     
Module update_app 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	             4088 Bit    Registers := 1     
	              584 Bit    Registers := 1     
	              288 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   4088 Bit        Muxes := 1     
	   2 Input    288 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module startup 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	             8176 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   8176 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ram_app 
Detailed RTL Component Info : 
+---Registers : 
	             8176 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   8176 Bit        Muxes := 1     
	   2 Input   4088 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module abs__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__94 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__93 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__72 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__92 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__71 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__91 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__70 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__90 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__69 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__89 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__68 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__88 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__67 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__87 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__66 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__86 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__65 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__85 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__64 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__84 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__63 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__83 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__62 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__82 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__61 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__81 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__60 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__80 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__59 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__79 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__57 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__78 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__56 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__77 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__55 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__76 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__54 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__75 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__53 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__74 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__52 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__73 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__51 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__100 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__50 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__99 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__49 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__98 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__48 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__97 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__47 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__96 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__45 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__95 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__44 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__108 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__43 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__107 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__42 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__106 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__41 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__105 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__40 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__104 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__39 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__103 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__38 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__102 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__37 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__101 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__36 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__118 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__35 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__117 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__34 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__116 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__33 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__115 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__32 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__114 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__31 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__113 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__30 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__112 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__29 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__111 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__28 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__110 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__27 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__109 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__46 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__130 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__26 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__129 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__25 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__128 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__24 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__127 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__23 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__126 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__22 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__125 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__21 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__124 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__20 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__123 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__19 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__122 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__18 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__121 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__17 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__120 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__16 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__119 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__58 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__15 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__144 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__14 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__143 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__13 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__142 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__12 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__141 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__11 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__140 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__10 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__139 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__9 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__138 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__8 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__137 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__7 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__136 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__135 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__134 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__133 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__132 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module abs__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prod__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module find_min__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module multiplier__131 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
Module compute 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module nms_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module judge_unit1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    511 Bit         XORs := 1     
+---Registers : 
	              511 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module judge_unit2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    511 Bit         XORs := 1     
+---Registers : 
	              511 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module judge 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              511 Bit    Registers := 1     
	              288 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    288 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module data_out 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	             8176 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   8176 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module data_load 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	             8176 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module control_decode 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[43].z4/pu_u1/z2/out_reg[31]' (FDE) to 'z3i_10/nms_for1[43].z4/pu_u1/z2/pout_q_reg[255]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[43].z4/pu_u1/prod_en_reg' (FDC) to 'z3i_10/nms_for1[44].z4/pu_u1/prod_en_reg'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[44].z4/pu_u1/z2/out_reg[31]' (FDE) to 'z3i_10/nms_for1[44].z4/pu_u1/z2/pout_q_reg[255]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[44].z4/pu_u1/prod_en_reg' (FDC) to 'z3i_10/nms_for1[47].z4/pu_u1/prod_en_reg'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[46].z4/pu_u1/z2/out_reg[31]' (FDE) to 'z3i_10/nms_for1[46].z4/pu_u1/z2/pout_q_reg[255]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[46].z4/pu_u1/prod_en_reg' (FDC) to 'z3i_10/nms_for1[47].z4/pu_u1/prod_en_reg'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[47].z4/pu_u1/z2/out_reg[31]' (FDE) to 'z3i_10/nms_for1[47].z4/pu_u1/z2/pout_q_reg[255]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[47].z4/pu_u1/prod_en_reg' (FDC) to 'z3i_10/nms_for1[49].z4/pu_u1/prod_en_reg'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[48].z4/pu_u1/z2/out_reg[31]' (FDE) to 'z3i_10/nms_for1[48].z4/pu_u1/z2/pout_q_reg[255]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[48].z4/pu_u1/prod_en_reg' (FDC) to 'z3i_10/nms_for1[49].z4/pu_u1/prod_en_reg'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[49].z4/pu_u1/z2/out_reg[31]' (FDE) to 'z3i_10/nms_for1[49].z4/pu_u1/z2/pout_q_reg[255]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[43].z4/pu_u1/z2/pout_q_reg[247]' (FDE) to 'z3i_10/nms_for1[43].z4/pu_u1/z2/out_reg[30]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[43].z4/pu_u1/z2/pout_q_reg[239]' (FDE) to 'z3i_10/nms_for1[43].z4/pu_u1/z2/out_reg[29]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[43].z4/pu_u1/z2/pout_q_reg[231]' (FDE) to 'z3i_10/nms_for1[43].z4/pu_u1/z2/out_reg[28]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[43].z4/pu_u1/z2/pout_q_reg[223]' (FDE) to 'z3i_10/nms_for1[43].z4/pu_u1/z2/out_reg[27]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[43].z4/pu_u1/z2/pout_q_reg[215]' (FDE) to 'z3i_10/nms_for1[43].z4/pu_u1/z2/out_reg[26]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[43].z4/pu_u1/z2/pout_q_reg[207]' (FDE) to 'z3i_10/nms_for1[43].z4/pu_u1/z2/out_reg[25]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[43].z4/pu_u1/z2/pout_q_reg[199]' (FDE) to 'z3i_10/nms_for1[43].z4/pu_u1/z2/out_reg[24]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[43].z4/pu_u1/z2/pout_q_reg[191]' (FDE) to 'z3i_10/nms_for1[43].z4/pu_u1/z2/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[43].z4/pu_u1/z2/pout_q_reg[183]' (FDE) to 'z3i_10/nms_for1[43].z4/pu_u1/z2/out_reg[22]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[43].z4/pu_u1/z2/pout_q_reg[175]' (FDE) to 'z3i_10/nms_for1[43].z4/pu_u1/z2/out_reg[21]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[43].z4/pu_u1/z2/pout_q_reg[167]' (FDE) to 'z3i_10/nms_for1[43].z4/pu_u1/z2/out_reg[20]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[43].z4/pu_u1/z2/pout_q_reg[159]' (FDE) to 'z3i_10/nms_for1[43].z4/pu_u1/z2/out_reg[19]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[43].z4/pu_u1/z2/pout_q_reg[151]' (FDE) to 'z3i_10/nms_for1[43].z4/pu_u1/z2/out_reg[18]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[43].z4/pu_u1/z2/pout_q_reg[143]' (FDE) to 'z3i_10/nms_for1[43].z4/pu_u1/z2/out_reg[17]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[43].z4/pu_u1/z2/pout_q_reg[135]' (FDE) to 'z3i_10/nms_for1[43].z4/pu_u1/z2/out_reg[16]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[43].z4/pu_u1/z2/pout_q_reg[127]' (FDE) to 'z3i_10/nms_for1[43].z4/pu_u1/z2/out_reg[15]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[43].z4/pu_u1/z2/pout_q_reg[119]' (FDE) to 'z3i_10/nms_for1[43].z4/pu_u1/z2/out_reg[14]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[43].z4/pu_u1/z2/pout_q_reg[111]' (FDE) to 'z3i_10/nms_for1[43].z4/pu_u1/z2/out_reg[13]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[43].z4/pu_u1/z2/pout_q_reg[103]' (FDE) to 'z3i_10/nms_for1[43].z4/pu_u1/z2/out_reg[12]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[43].z4/pu_u1/z2/pout_q_reg[95]' (FDE) to 'z3i_10/nms_for1[43].z4/pu_u1/z2/out_reg[11]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[43].z4/pu_u1/z2/pout_q_reg[87]' (FDE) to 'z3i_10/nms_for1[43].z4/pu_u1/z2/out_reg[10]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[43].z4/pu_u1/z2/pout_q_reg[79]' (FDE) to 'z3i_10/nms_for1[43].z4/pu_u1/z2/out_reg[9]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[43].z4/pu_u1/z2/pout_q_reg[71]' (FDE) to 'z3i_10/nms_for1[43].z4/pu_u1/z2/out_reg[8]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[43].z4/pu_u1/z2/pout_q_reg[63]' (FDE) to 'z3i_10/nms_for1[43].z4/pu_u1/z2/out_reg[7]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[43].z4/pu_u1/z2/pout_q_reg[55]' (FDE) to 'z3i_10/nms_for1[43].z4/pu_u1/z2/out_reg[6]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[43].z4/pu_u1/z2/pout_q_reg[47]' (FDE) to 'z3i_10/nms_for1[43].z4/pu_u1/z2/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[43].z4/pu_u1/z2/pout_q_reg[39]' (FDE) to 'z3i_10/nms_for1[43].z4/pu_u1/z2/out_reg[4]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[43].z4/pu_u1/z2/pout_q_reg[31]' (FDE) to 'z3i_10/nms_for1[43].z4/pu_u1/z2/out_reg[3]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[43].z4/pu_u1/z2/pout_q_reg[23]' (FDE) to 'z3i_10/nms_for1[43].z4/pu_u1/z2/out_reg[2]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[43].z4/pu_u1/z2/pout_q_reg[15]' (FDE) to 'z3i_10/nms_for1[43].z4/pu_u1/z2/out_reg[1]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[43].z4/pu_u1/z2/pout_q_reg[7]' (FDE) to 'z3i_10/nms_for1[43].z4/pu_u1/z2/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[44].z4/pu_u1/z2/pout_q_reg[247]' (FDE) to 'z3i_10/nms_for1[44].z4/pu_u1/z2/out_reg[30]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[44].z4/pu_u1/z2/pout_q_reg[239]' (FDE) to 'z3i_10/nms_for1[44].z4/pu_u1/z2/out_reg[29]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[44].z4/pu_u1/z2/pout_q_reg[231]' (FDE) to 'z3i_10/nms_for1[44].z4/pu_u1/z2/out_reg[28]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[44].z4/pu_u1/z2/pout_q_reg[223]' (FDE) to 'z3i_10/nms_for1[44].z4/pu_u1/z2/out_reg[27]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[44].z4/pu_u1/z2/pout_q_reg[215]' (FDE) to 'z3i_10/nms_for1[44].z4/pu_u1/z2/out_reg[26]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[44].z4/pu_u1/z2/pout_q_reg[207]' (FDE) to 'z3i_10/nms_for1[44].z4/pu_u1/z2/out_reg[25]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[44].z4/pu_u1/z2/pout_q_reg[199]' (FDE) to 'z3i_10/nms_for1[44].z4/pu_u1/z2/out_reg[24]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[44].z4/pu_u1/z2/pout_q_reg[191]' (FDE) to 'z3i_10/nms_for1[44].z4/pu_u1/z2/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[44].z4/pu_u1/z2/pout_q_reg[183]' (FDE) to 'z3i_10/nms_for1[44].z4/pu_u1/z2/out_reg[22]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[44].z4/pu_u1/z2/pout_q_reg[175]' (FDE) to 'z3i_10/nms_for1[44].z4/pu_u1/z2/out_reg[21]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[44].z4/pu_u1/z2/pout_q_reg[167]' (FDE) to 'z3i_10/nms_for1[44].z4/pu_u1/z2/out_reg[20]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[44].z4/pu_u1/z2/pout_q_reg[159]' (FDE) to 'z3i_10/nms_for1[44].z4/pu_u1/z2/out_reg[19]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[44].z4/pu_u1/z2/pout_q_reg[151]' (FDE) to 'z3i_10/nms_for1[44].z4/pu_u1/z2/out_reg[18]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[44].z4/pu_u1/z2/pout_q_reg[143]' (FDE) to 'z3i_10/nms_for1[44].z4/pu_u1/z2/out_reg[17]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[44].z4/pu_u1/z2/pout_q_reg[135]' (FDE) to 'z3i_10/nms_for1[44].z4/pu_u1/z2/out_reg[16]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[44].z4/pu_u1/z2/pout_q_reg[127]' (FDE) to 'z3i_10/nms_for1[44].z4/pu_u1/z2/out_reg[15]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[44].z4/pu_u1/z2/pout_q_reg[119]' (FDE) to 'z3i_10/nms_for1[44].z4/pu_u1/z2/out_reg[14]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[44].z4/pu_u1/z2/pout_q_reg[111]' (FDE) to 'z3i_10/nms_for1[44].z4/pu_u1/z2/out_reg[13]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[44].z4/pu_u1/z2/pout_q_reg[103]' (FDE) to 'z3i_10/nms_for1[44].z4/pu_u1/z2/out_reg[12]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[44].z4/pu_u1/z2/pout_q_reg[95]' (FDE) to 'z3i_10/nms_for1[44].z4/pu_u1/z2/out_reg[11]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[44].z4/pu_u1/z2/pout_q_reg[87]' (FDE) to 'z3i_10/nms_for1[44].z4/pu_u1/z2/out_reg[10]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[44].z4/pu_u1/z2/pout_q_reg[79]' (FDE) to 'z3i_10/nms_for1[44].z4/pu_u1/z2/out_reg[9]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[44].z4/pu_u1/z2/pout_q_reg[71]' (FDE) to 'z3i_10/nms_for1[44].z4/pu_u1/z2/out_reg[8]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[44].z4/pu_u1/z2/pout_q_reg[63]' (FDE) to 'z3i_10/nms_for1[44].z4/pu_u1/z2/out_reg[7]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[44].z4/pu_u1/z2/pout_q_reg[55]' (FDE) to 'z3i_10/nms_for1[44].z4/pu_u1/z2/out_reg[6]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[44].z4/pu_u1/z2/pout_q_reg[47]' (FDE) to 'z3i_10/nms_for1[44].z4/pu_u1/z2/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[44].z4/pu_u1/z2/pout_q_reg[39]' (FDE) to 'z3i_10/nms_for1[44].z4/pu_u1/z2/out_reg[4]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[44].z4/pu_u1/z2/pout_q_reg[31]' (FDE) to 'z3i_10/nms_for1[44].z4/pu_u1/z2/out_reg[3]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[44].z4/pu_u1/z2/pout_q_reg[23]' (FDE) to 'z3i_10/nms_for1[44].z4/pu_u1/z2/out_reg[2]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[44].z4/pu_u1/z2/pout_q_reg[15]' (FDE) to 'z3i_10/nms_for1[44].z4/pu_u1/z2/out_reg[1]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[44].z4/pu_u1/z2/pout_q_reg[7]' (FDE) to 'z3i_10/nms_for1[44].z4/pu_u1/z2/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[46].z4/pu_u1/z2/pout_q_reg[247]' (FDE) to 'z3i_10/nms_for1[46].z4/pu_u1/z2/out_reg[30]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[46].z4/pu_u1/z2/pout_q_reg[239]' (FDE) to 'z3i_10/nms_for1[46].z4/pu_u1/z2/out_reg[29]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[46].z4/pu_u1/z2/pout_q_reg[231]' (FDE) to 'z3i_10/nms_for1[46].z4/pu_u1/z2/out_reg[28]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[46].z4/pu_u1/z2/pout_q_reg[223]' (FDE) to 'z3i_10/nms_for1[46].z4/pu_u1/z2/out_reg[27]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[46].z4/pu_u1/z2/pout_q_reg[215]' (FDE) to 'z3i_10/nms_for1[46].z4/pu_u1/z2/out_reg[26]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[46].z4/pu_u1/z2/pout_q_reg[207]' (FDE) to 'z3i_10/nms_for1[46].z4/pu_u1/z2/out_reg[25]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[46].z4/pu_u1/z2/pout_q_reg[199]' (FDE) to 'z3i_10/nms_for1[46].z4/pu_u1/z2/out_reg[24]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[46].z4/pu_u1/z2/pout_q_reg[191]' (FDE) to 'z3i_10/nms_for1[46].z4/pu_u1/z2/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[46].z4/pu_u1/z2/pout_q_reg[183]' (FDE) to 'z3i_10/nms_for1[46].z4/pu_u1/z2/out_reg[22]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[46].z4/pu_u1/z2/pout_q_reg[175]' (FDE) to 'z3i_10/nms_for1[46].z4/pu_u1/z2/out_reg[21]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[46].z4/pu_u1/z2/pout_q_reg[167]' (FDE) to 'z3i_10/nms_for1[46].z4/pu_u1/z2/out_reg[20]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[46].z4/pu_u1/z2/pout_q_reg[159]' (FDE) to 'z3i_10/nms_for1[46].z4/pu_u1/z2/out_reg[19]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[46].z4/pu_u1/z2/pout_q_reg[151]' (FDE) to 'z3i_10/nms_for1[46].z4/pu_u1/z2/out_reg[18]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[46].z4/pu_u1/z2/pout_q_reg[143]' (FDE) to 'z3i_10/nms_for1[46].z4/pu_u1/z2/out_reg[17]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[46].z4/pu_u1/z2/pout_q_reg[135]' (FDE) to 'z3i_10/nms_for1[46].z4/pu_u1/z2/out_reg[16]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[46].z4/pu_u1/z2/pout_q_reg[127]' (FDE) to 'z3i_10/nms_for1[46].z4/pu_u1/z2/out_reg[15]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[46].z4/pu_u1/z2/pout_q_reg[119]' (FDE) to 'z3i_10/nms_for1[46].z4/pu_u1/z2/out_reg[14]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[46].z4/pu_u1/z2/pout_q_reg[111]' (FDE) to 'z3i_10/nms_for1[46].z4/pu_u1/z2/out_reg[13]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[46].z4/pu_u1/z2/pout_q_reg[103]' (FDE) to 'z3i_10/nms_for1[46].z4/pu_u1/z2/out_reg[12]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[46].z4/pu_u1/z2/pout_q_reg[95]' (FDE) to 'z3i_10/nms_for1[46].z4/pu_u1/z2/out_reg[11]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[46].z4/pu_u1/z2/pout_q_reg[87]' (FDE) to 'z3i_10/nms_for1[46].z4/pu_u1/z2/out_reg[10]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[46].z4/pu_u1/z2/pout_q_reg[79]' (FDE) to 'z3i_10/nms_for1[46].z4/pu_u1/z2/out_reg[9]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[46].z4/pu_u1/z2/pout_q_reg[71]' (FDE) to 'z3i_10/nms_for1[46].z4/pu_u1/z2/out_reg[8]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[46].z4/pu_u1/z2/pout_q_reg[63]' (FDE) to 'z3i_10/nms_for1[46].z4/pu_u1/z2/out_reg[7]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[46].z4/pu_u1/z2/pout_q_reg[55]' (FDE) to 'z3i_10/nms_for1[46].z4/pu_u1/z2/out_reg[6]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[46].z4/pu_u1/z2/pout_q_reg[47]' (FDE) to 'z3i_10/nms_for1[46].z4/pu_u1/z2/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'z3i_10/nms_for1[46].z4/pu_u1/z2/pout_q_reg[39]' (FDE) to 'z3i_10/nms_for1[46].z4/pu_u1/z2/out_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design update_unit__GB0 has port out1[2] driven by constant 0
WARNING: [Synth 8-3917] design update_unit__GB0 has port out1[1] driven by constant 0
WARNING: [Synth 8-3917] design update_unit__GB0 has port out1[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[2] )
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_u1/z1/abs_val" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "z0/judge_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "z0/load_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "z0/next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "f_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ack" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 1295.512 ; gain = 1019.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |datapath__5_load_app__GD    |           1|     16369|
|2     |load_app__GB1               |           1|      1193|
|3     |update_unit__GB0            |           1|     29756|
|4     |update_unit__GB1            |           1|     10576|
|5     |datapath__8_update_unit__GD |           1|     27301|
|6     |update_app__GC0             |           1|     21656|
|7     |ram_app__GCB0               |           1|     32725|
|8     |ram_app__GCB1               |           1|     16405|
|9     |CNU_unit__GB0               |           1|     25960|
|10    |CNU_unit__GB1               |           1|      6991|
|11    |CNU_unit__GB2               |           1|      9440|
|12    |CNU_unit__GB3               |           1|     11800|
|13    |CNU_unit__GB4               |           1|     14160|
|14    |CNU_unit__GB5               |           1|     17700|
|15    |nms_decode__GC0             |           1|     15420|
|16    |data_out                    |           1|     16408|
|17    |top_module__GCB1            |           1|      8300|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:01:40 . Memory (MB): peak = 1295.512 ; gain = 1019.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (-1086.0/ToG.UNL 434.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:42 ; elapsed = 00:02:52 . Memory (MB): peak = 1520.891 ; gain = 1245.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |datapath__5_load_app__GD |           1|      9272|
|2     |load_app__GB1            |           1|      1193|
|3     |ram_app__GCB0            |           1|     27615|
|4     |ram_app__GCB1            |           1|     16405|
|5     |CNU_unit__GB0            |           1|     25960|
|6     |CNU_unit__GB1            |           1|      6991|
|7     |CNU_unit__GB2            |           1|      9440|
|8     |CNU_unit__GB3            |           1|     11800|
|9     |CNU_unit__GB4            |           1|     14160|
|10    |CNU_unit__GB5            |           1|     17700|
|11    |data_out                 |           1|     16408|
|12    |top_module_GT0           |           1|     23396|
|13    |top_module_GT0__1        |           1|     23728|
|14    |top_module_GT1           |           1|     34223|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:24 ; elapsed = 00:03:43 . Memory (MB): peak = 1520.891 ; gain = 1245.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |datapath__5_load_app__GD |           1|      4504|
|2     |load_app__GB1            |           1|      1180|
|3     |ram_app__GCB0            |           1|     24535|
|4     |ram_app__GCB1            |           1|     16378|
|5     |CNU_unit__GB0            |           1|     17824|
|6     |CNU_unit__GB1            |           1|      4858|
|7     |CNU_unit__GB2            |           1|      6484|
|8     |CNU_unit__GB3            |           1|      8104|
|9     |CNU_unit__GB4            |           1|      9724|
|10    |CNU_unit__GB5            |           1|     12154|
|11    |data_out                 |           1|     16383|
|12    |top_module_GT0           |           1|     16289|
|13    |top_module_GT0__1        |           1|      9328|
|14    |top_module_GT1           |           1|     19434|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:56 ; elapsed = 00:04:15 . Memory (MB): peak = 1520.891 ; gain = 1245.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:57 ; elapsed = 00:04:16 . Memory (MB): peak = 1520.891 ; gain = 1245.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:14 ; elapsed = 00:04:33 . Memory (MB): peak = 1520.891 ; gain = 1245.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:17 ; elapsed = 00:04:36 . Memory (MB): peak = 1520.891 ; gain = 1245.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:25 ; elapsed = 00:04:44 . Memory (MB): peak = 1520.891 ; gain = 1245.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:25 ; elapsed = 00:04:45 . Memory (MB): peak = 1520.891 ; gain = 1245.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |RAM_288_1     |         1|
|2     |ram_app_16    |         1|
|3     |ram_r_50      |        73|
|4     |c_addsub_0    |       146|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |RAM_288_1       |     1|
|2     |c_addsub_0      |     1|
|3     |c_addsub_0__146 |     1|
|4     |c_addsub_0__147 |     1|
|5     |c_addsub_0__148 |     1|
|6     |c_addsub_0__149 |     1|
|7     |c_addsub_0__150 |     1|
|8     |c_addsub_0__151 |     1|
|9     |c_addsub_0__152 |     1|
|10    |c_addsub_0__153 |     1|
|11    |c_addsub_0__154 |     1|
|12    |c_addsub_0__155 |     1|
|13    |c_addsub_0__156 |     1|
|14    |c_addsub_0__157 |     1|
|15    |c_addsub_0__158 |     1|
|16    |c_addsub_0__159 |     1|
|17    |c_addsub_0__160 |     1|
|18    |c_addsub_0__161 |     1|
|19    |c_addsub_0__162 |     1|
|20    |c_addsub_0__163 |     1|
|21    |c_addsub_0__164 |     1|
|22    |c_addsub_0__165 |     1|
|23    |c_addsub_0__166 |     1|
|24    |c_addsub_0__167 |     1|
|25    |c_addsub_0__168 |     1|
|26    |c_addsub_0__169 |     1|
|27    |c_addsub_0__170 |     1|
|28    |c_addsub_0__171 |     1|
|29    |c_addsub_0__172 |     1|
|30    |c_addsub_0__173 |     1|
|31    |c_addsub_0__174 |     1|
|32    |c_addsub_0__175 |     1|
|33    |c_addsub_0__176 |     1|
|34    |c_addsub_0__177 |     1|
|35    |c_addsub_0__178 |     1|
|36    |c_addsub_0__179 |     1|
|37    |c_addsub_0__180 |     1|
|38    |c_addsub_0__181 |     1|
|39    |c_addsub_0__182 |     1|
|40    |c_addsub_0__183 |     1|
|41    |c_addsub_0__184 |     1|
|42    |c_addsub_0__185 |     1|
|43    |c_addsub_0__186 |     1|
|44    |c_addsub_0__187 |     1|
|45    |c_addsub_0__188 |     1|
|46    |c_addsub_0__189 |     1|
|47    |c_addsub_0__190 |     1|
|48    |c_addsub_0__191 |     1|
|49    |c_addsub_0__192 |     1|
|50    |c_addsub_0__193 |     1|
|51    |c_addsub_0__194 |     1|
|52    |c_addsub_0__195 |     1|
|53    |c_addsub_0__196 |     1|
|54    |c_addsub_0__197 |     1|
|55    |c_addsub_0__198 |     1|
|56    |c_addsub_0__199 |     1|
|57    |c_addsub_0__200 |     1|
|58    |c_addsub_0__201 |     1|
|59    |c_addsub_0__202 |     1|
|60    |c_addsub_0__203 |     1|
|61    |c_addsub_0__204 |     1|
|62    |c_addsub_0__205 |     1|
|63    |c_addsub_0__206 |     1|
|64    |c_addsub_0__207 |     1|
|65    |c_addsub_0__208 |     1|
|66    |c_addsub_0__209 |     1|
|67    |c_addsub_0__210 |     1|
|68    |c_addsub_0__211 |     1|
|69    |c_addsub_0__212 |     1|
|70    |c_addsub_0__213 |     1|
|71    |c_addsub_0__214 |     1|
|72    |c_addsub_0__215 |     1|
|73    |c_addsub_0__216 |     1|
|74    |c_addsub_0__217 |     1|
|75    |c_addsub_0__218 |     1|
|76    |c_addsub_0__219 |     1|
|77    |c_addsub_0__220 |     1|
|78    |c_addsub_0__221 |     1|
|79    |c_addsub_0__222 |     1|
|80    |c_addsub_0__223 |     1|
|81    |c_addsub_0__224 |     1|
|82    |c_addsub_0__225 |     1|
|83    |c_addsub_0__226 |     1|
|84    |c_addsub_0__227 |     1|
|85    |c_addsub_0__228 |     1|
|86    |c_addsub_0__229 |     1|
|87    |c_addsub_0__230 |     1|
|88    |c_addsub_0__231 |     1|
|89    |c_addsub_0__232 |     1|
|90    |c_addsub_0__233 |     1|
|91    |c_addsub_0__234 |     1|
|92    |c_addsub_0__235 |     1|
|93    |c_addsub_0__236 |     1|
|94    |c_addsub_0__237 |     1|
|95    |c_addsub_0__238 |     1|
|96    |c_addsub_0__239 |     1|
|97    |c_addsub_0__240 |     1|
|98    |c_addsub_0__241 |     1|
|99    |c_addsub_0__242 |     1|
|100   |c_addsub_0__243 |     1|
|101   |c_addsub_0__244 |     1|
|102   |c_addsub_0__245 |     1|
|103   |c_addsub_0__246 |     1|
|104   |c_addsub_0__247 |     1|
|105   |c_addsub_0__248 |     1|
|106   |c_addsub_0__249 |     1|
|107   |c_addsub_0__250 |     1|
|108   |c_addsub_0__251 |     1|
|109   |c_addsub_0__252 |     1|
|110   |c_addsub_0__253 |     1|
|111   |c_addsub_0__254 |     1|
|112   |c_addsub_0__255 |     1|
|113   |c_addsub_0__256 |     1|
|114   |c_addsub_0__257 |     1|
|115   |c_addsub_0__258 |     1|
|116   |c_addsub_0__259 |     1|
|117   |c_addsub_0__260 |     1|
|118   |c_addsub_0__261 |     1|
|119   |c_addsub_0__262 |     1|
|120   |c_addsub_0__263 |     1|
|121   |c_addsub_0__264 |     1|
|122   |c_addsub_0__265 |     1|
|123   |c_addsub_0__266 |     1|
|124   |c_addsub_0__267 |     1|
|125   |c_addsub_0__268 |     1|
|126   |c_addsub_0__269 |     1|
|127   |c_addsub_0__270 |     1|
|128   |c_addsub_0__271 |     1|
|129   |c_addsub_0__272 |     1|
|130   |c_addsub_0__273 |     1|
|131   |c_addsub_0__274 |     1|
|132   |c_addsub_0__275 |     1|
|133   |c_addsub_0__276 |     1|
|134   |c_addsub_0__277 |     1|
|135   |c_addsub_0__278 |     1|
|136   |c_addsub_0__279 |     1|
|137   |c_addsub_0__280 |     1|
|138   |c_addsub_0__281 |     1|
|139   |c_addsub_0__282 |     1|
|140   |c_addsub_0__283 |     1|
|141   |c_addsub_0__284 |     1|
|142   |c_addsub_0__285 |     1|
|143   |c_addsub_0__286 |     1|
|144   |c_addsub_0__287 |     1|
|145   |c_addsub_0__288 |     1|
|146   |c_addsub_0__289 |     1|
|147   |c_addsub_0__290 |     1|
|148   |ram_app_16      |     1|
|149   |ram_r_50        |     1|
|150   |ram_r_50__100   |     1|
|151   |ram_r_50__101   |     1|
|152   |ram_r_50__102   |     1|
|153   |ram_r_50__103   |     1|
|154   |ram_r_50__104   |     1|
|155   |ram_r_50__105   |     1|
|156   |ram_r_50__106   |     1|
|157   |ram_r_50__107   |     1|
|158   |ram_r_50__108   |     1|
|159   |ram_r_50__109   |     1|
|160   |ram_r_50__110   |     1|
|161   |ram_r_50__111   |     1|
|162   |ram_r_50__112   |     1|
|163   |ram_r_50__113   |     1|
|164   |ram_r_50__114   |     1|
|165   |ram_r_50__115   |     1|
|166   |ram_r_50__116   |     1|
|167   |ram_r_50__117   |     1|
|168   |ram_r_50__118   |     1|
|169   |ram_r_50__119   |     1|
|170   |ram_r_50__120   |     1|
|171   |ram_r_50__121   |     1|
|172   |ram_r_50__122   |     1|
|173   |ram_r_50__123   |     1|
|174   |ram_r_50__124   |     1|
|175   |ram_r_50__125   |     1|
|176   |ram_r_50__126   |     1|
|177   |ram_r_50__127   |     1|
|178   |ram_r_50__128   |     1|
|179   |ram_r_50__129   |     1|
|180   |ram_r_50__130   |     1|
|181   |ram_r_50__131   |     1|
|182   |ram_r_50__132   |     1|
|183   |ram_r_50__133   |     1|
|184   |ram_r_50__134   |     1|
|185   |ram_r_50__135   |     1|
|186   |ram_r_50__136   |     1|
|187   |ram_r_50__137   |     1|
|188   |ram_r_50__138   |     1|
|189   |ram_r_50__139   |     1|
|190   |ram_r_50__140   |     1|
|191   |ram_r_50__141   |     1|
|192   |ram_r_50__142   |     1|
|193   |ram_r_50__143   |     1|
|194   |ram_r_50__144   |     1|
|195   |ram_r_50__73    |     1|
|196   |ram_r_50__74    |     1|
|197   |ram_r_50__75    |     1|
|198   |ram_r_50__76    |     1|
|199   |ram_r_50__77    |     1|
|200   |ram_r_50__78    |     1|
|201   |ram_r_50__79    |     1|
|202   |ram_r_50__80    |     1|
|203   |ram_r_50__81    |     1|
|204   |ram_r_50__82    |     1|
|205   |ram_r_50__83    |     1|
|206   |ram_r_50__84    |     1|
|207   |ram_r_50__85    |     1|
|208   |ram_r_50__86    |     1|
|209   |ram_r_50__87    |     1|
|210   |ram_r_50__88    |     1|
|211   |ram_r_50__89    |     1|
|212   |ram_r_50__90    |     1|
|213   |ram_r_50__91    |     1|
|214   |ram_r_50__92    |     1|
|215   |ram_r_50__93    |     1|
|216   |ram_r_50__94    |     1|
|217   |ram_r_50__95    |     1|
|218   |ram_r_50__96    |     1|
|219   |ram_r_50__97    |     1|
|220   |ram_r_50__98    |     1|
|221   |ram_r_50__99    |     1|
|222   |BUFG            |     1|
|223   |CARRY4          |   438|
|224   |LUT1            |   228|
|225   |LUT2            |  1659|
|226   |LUT3            | 34336|
|227   |LUT4            |  5024|
|228   |LUT5            | 11824|
|229   |LUT6            | 26829|
|230   |MUXF7           |  2920|
|231   |FDCE            | 49900|
|232   |FDPE            |  1025|
|233   |FDRE            | 24153|
|234   |FDSE            |   523|
|235   |LD              |     6|
|236   |IBUF            |    12|
|237   |OBUF            |    11|
+------+----------------+------+

Report Instance Areas: 
+------+------------------------+--------------------+-------+
|      |Instance                |Module              |Cells  |
+------+------------------------+--------------------+-------+
|1     |top                     |                    | 168156|
|2     |  x0                    |control_decode      |    542|
|3     |  x1                    |data_load           |  24044|
|4     |  x2                    |nms_decode          | 135344|
|5     |    z0                  |nms_control         |   4059|
|6     |    z2                  |ram_app             |  67247|
|7     |      ram_u0            |startup             |  10238|
|8     |      ram_u1            |load_app            |   5907|
|9     |      ram_u2            |update_app          |  30652|
|10    |        up0             |update_unit         |   5824|
|11    |    z3                  |CNU_unit            |  55569|
|12    |      \nms_for1[0].z4   |pu__xdcDup__1       |   1065|
|13    |        pu_u1           |compute__xdcDup__1  |    963|
|14    |          z1            |abs_284             |     18|
|15    |          z2            |prod_285            |    453|
|16    |          z3            |find_min_286        |    398|
|17    |          z4            |multiplier_287      |     41|
|18    |      \nms_for1[10].z4  |pu__xdcDup__11      |    757|
|19    |        pu_u1           |compute__xdcDup__11 |    655|
|20    |          z1            |abs_280             |     18|
|21    |          z2            |prod_281            |    453|
|22    |          z3            |find_min_282        |     91|
|23    |          z4            |multiplier_283      |     41|
|24    |      \nms_for1[11].z4  |pu__xdcDup__12      |    757|
|25    |        pu_u1           |compute__xdcDup__12 |    655|
|26    |          z1            |abs_276             |     18|
|27    |          z2            |prod_277            |    453|
|28    |          z3            |find_min_278        |     91|
|29    |          z4            |multiplier_279      |     41|
|30    |      \nms_for1[12].z4  |pu__xdcDup__13      |    757|
|31    |        pu_u1           |compute__xdcDup__13 |    655|
|32    |          z1            |abs_272             |     18|
|33    |          z2            |prod_273            |    453|
|34    |          z3            |find_min_274        |     91|
|35    |          z4            |multiplier_275      |     41|
|36    |      \nms_for1[13].z4  |pu__xdcDup__14      |    757|
|37    |        pu_u1           |compute__xdcDup__14 |    655|
|38    |          z1            |abs_268             |     18|
|39    |          z2            |prod_269            |    453|
|40    |          z3            |find_min_270        |     91|
|41    |          z4            |multiplier_271      |     41|
|42    |      \nms_for1[14].z4  |pu__xdcDup__15      |    757|
|43    |        pu_u1           |compute__xdcDup__15 |    655|
|44    |          z1            |abs_264             |     18|
|45    |          z2            |prod_265            |    453|
|46    |          z3            |find_min_266        |     91|
|47    |          z4            |multiplier_267      |     41|
|48    |      \nms_for1[15].z4  |pu__xdcDup__16      |    757|
|49    |        pu_u1           |compute__xdcDup__16 |    655|
|50    |          z1            |abs_260             |     18|
|51    |          z2            |prod_261            |    453|
|52    |          z3            |find_min_262        |     91|
|53    |          z4            |multiplier_263      |     41|
|54    |      \nms_for1[16].z4  |pu__xdcDup__17      |    757|
|55    |        pu_u1           |compute__xdcDup__17 |    655|
|56    |          z1            |abs_256             |     18|
|57    |          z2            |prod_257            |    453|
|58    |          z3            |find_min_258        |     91|
|59    |          z4            |multiplier_259      |     41|
|60    |      \nms_for1[17].z4  |pu__xdcDup__18      |    757|
|61    |        pu_u1           |compute__xdcDup__18 |    655|
|62    |          z1            |abs_252             |     18|
|63    |          z2            |prod_253            |    453|
|64    |          z3            |find_min_254        |     91|
|65    |          z4            |multiplier_255      |     41|
|66    |      \nms_for1[18].z4  |pu__xdcDup__19      |    757|
|67    |        pu_u1           |compute__xdcDup__19 |    655|
|68    |          z1            |abs_248             |     18|
|69    |          z2            |prod_249            |    453|
|70    |          z3            |find_min_250        |     91|
|71    |          z4            |multiplier_251      |     41|
|72    |      \nms_for1[19].z4  |pu__xdcDup__20      |    757|
|73    |        pu_u1           |compute__xdcDup__20 |    655|
|74    |          z1            |abs_244             |     18|
|75    |          z2            |prod_245            |    453|
|76    |          z3            |find_min_246        |     91|
|77    |          z4            |multiplier_247      |     41|
|78    |      \nms_for1[1].z4   |pu__xdcDup__2       |    757|
|79    |        pu_u1           |compute__xdcDup__2  |    655|
|80    |          z1            |abs_240             |     18|
|81    |          z2            |prod_241            |    453|
|82    |          z3            |find_min_242        |     91|
|83    |          z4            |multiplier_243      |     41|
|84    |      \nms_for1[20].z4  |pu__xdcDup__21      |    757|
|85    |        pu_u1           |compute__xdcDup__21 |    655|
|86    |          z1            |abs_236             |     18|
|87    |          z2            |prod_237            |    453|
|88    |          z3            |find_min_238        |     91|
|89    |          z4            |multiplier_239      |     41|
|90    |      \nms_for1[21].z4  |pu__xdcDup__22      |    757|
|91    |        pu_u1           |compute__xdcDup__22 |    655|
|92    |          z1            |abs_232             |     18|
|93    |          z2            |prod_233            |    453|
|94    |          z3            |find_min_234        |     91|
|95    |          z4            |multiplier_235      |     41|
|96    |      \nms_for1[22].z4  |pu__xdcDup__23      |    757|
|97    |        pu_u1           |compute__xdcDup__23 |    655|
|98    |          z1            |abs_228             |     18|
|99    |          z2            |prod_229            |    453|
|100   |          z3            |find_min_230        |     91|
|101   |          z4            |multiplier_231      |     41|
|102   |      \nms_for1[23].z4  |pu__xdcDup__24      |    757|
|103   |        pu_u1           |compute__xdcDup__24 |    655|
|104   |          z1            |abs_224             |     18|
|105   |          z2            |prod_225            |    453|
|106   |          z3            |find_min_226        |     91|
|107   |          z4            |multiplier_227      |     41|
|108   |      \nms_for1[24].z4  |pu__xdcDup__25      |    757|
|109   |        pu_u1           |compute__xdcDup__25 |    655|
|110   |          z1            |abs_220             |     18|
|111   |          z2            |prod_221            |    453|
|112   |          z3            |find_min_222        |     91|
|113   |          z4            |multiplier_223      |     41|
|114   |      \nms_for1[25].z4  |pu__xdcDup__26      |    757|
|115   |        pu_u1           |compute__xdcDup__26 |    655|
|116   |          z1            |abs_216             |     18|
|117   |          z2            |prod_217            |    453|
|118   |          z3            |find_min_218        |     91|
|119   |          z4            |multiplier_219      |     41|
|120   |      \nms_for1[26].z4  |pu__xdcDup__27      |    757|
|121   |        pu_u1           |compute__xdcDup__27 |    655|
|122   |          z1            |abs_212             |     18|
|123   |          z2            |prod_213            |    453|
|124   |          z3            |find_min_214        |     91|
|125   |          z4            |multiplier_215      |     41|
|126   |      \nms_for1[27].z4  |pu__xdcDup__28      |    757|
|127   |        pu_u1           |compute__xdcDup__28 |    655|
|128   |          z1            |abs_208             |     18|
|129   |          z2            |prod_209            |    453|
|130   |          z3            |find_min_210        |     91|
|131   |          z4            |multiplier_211      |     41|
|132   |      \nms_for1[28].z4  |pu__xdcDup__29      |    757|
|133   |        pu_u1           |compute__xdcDup__29 |    655|
|134   |          z1            |abs_204             |     18|
|135   |          z2            |prod_205            |    453|
|136   |          z3            |find_min_206        |     91|
|137   |          z4            |multiplier_207      |     41|
|138   |      \nms_for1[29].z4  |pu__xdcDup__30      |    757|
|139   |        pu_u1           |compute__xdcDup__30 |    655|
|140   |          z1            |abs_200             |     18|
|141   |          z2            |prod_201            |    453|
|142   |          z3            |find_min_202        |     91|
|143   |          z4            |multiplier_203      |     41|
|144   |      \nms_for1[2].z4   |pu__xdcDup__3       |    757|
|145   |        pu_u1           |compute__xdcDup__3  |    655|
|146   |          z1            |abs_196             |     18|
|147   |          z2            |prod_197            |    453|
|148   |          z3            |find_min_198        |     91|
|149   |          z4            |multiplier_199      |     41|
|150   |      \nms_for1[30].z4  |pu__xdcDup__31      |    757|
|151   |        pu_u1           |compute__xdcDup__31 |    655|
|152   |          z1            |abs_192             |     18|
|153   |          z2            |prod_193            |    453|
|154   |          z3            |find_min_194        |     91|
|155   |          z4            |multiplier_195      |     41|
|156   |      \nms_for1[31].z4  |pu__xdcDup__32      |    757|
|157   |        pu_u1           |compute__xdcDup__32 |    655|
|158   |          z1            |abs_188             |     18|
|159   |          z2            |prod_189            |    453|
|160   |          z3            |find_min_190        |     91|
|161   |          z4            |multiplier_191      |     41|
|162   |      \nms_for1[32].z4  |pu__xdcDup__33      |    757|
|163   |        pu_u1           |compute__xdcDup__33 |    655|
|164   |          z1            |abs_184             |     18|
|165   |          z2            |prod_185            |    453|
|166   |          z3            |find_min_186        |     91|
|167   |          z4            |multiplier_187      |     41|
|168   |      \nms_for1[33].z4  |pu__xdcDup__34      |    757|
|169   |        pu_u1           |compute__xdcDup__34 |    655|
|170   |          z1            |abs_180             |     18|
|171   |          z2            |prod_181            |    453|
|172   |          z3            |find_min_182        |     91|
|173   |          z4            |multiplier_183      |     41|
|174   |      \nms_for1[34].z4  |pu__xdcDup__35      |    757|
|175   |        pu_u1           |compute__xdcDup__35 |    655|
|176   |          z1            |abs_176             |     18|
|177   |          z2            |prod_177            |    453|
|178   |          z3            |find_min_178        |     91|
|179   |          z4            |multiplier_179      |     41|
|180   |      \nms_for1[35].z4  |pu__xdcDup__36      |    757|
|181   |        pu_u1           |compute__xdcDup__36 |    655|
|182   |          z1            |abs_172             |     18|
|183   |          z2            |prod_173            |    453|
|184   |          z3            |find_min_174        |     91|
|185   |          z4            |multiplier_175      |     41|
|186   |      \nms_for1[36].z4  |pu__xdcDup__37      |    757|
|187   |        pu_u1           |compute__xdcDup__37 |    655|
|188   |          z1            |abs_168             |     18|
|189   |          z2            |prod_169            |    453|
|190   |          z3            |find_min_170        |     91|
|191   |          z4            |multiplier_171      |     41|
|192   |      \nms_for1[37].z4  |pu__xdcDup__38      |    757|
|193   |        pu_u1           |compute__xdcDup__38 |    655|
|194   |          z1            |abs_164             |     18|
|195   |          z2            |prod_165            |    453|
|196   |          z3            |find_min_166        |     91|
|197   |          z4            |multiplier_167      |     41|
|198   |      \nms_for1[38].z4  |pu__xdcDup__39      |    757|
|199   |        pu_u1           |compute__xdcDup__39 |    655|
|200   |          z1            |abs_160             |     18|
|201   |          z2            |prod_161            |    453|
|202   |          z3            |find_min_162        |     91|
|203   |          z4            |multiplier_163      |     41|
|204   |      \nms_for1[39].z4  |pu__xdcDup__40      |    757|
|205   |        pu_u1           |compute__xdcDup__40 |    655|
|206   |          z1            |abs_156             |     18|
|207   |          z2            |prod_157            |    453|
|208   |          z3            |find_min_158        |     91|
|209   |          z4            |multiplier_159      |     41|
|210   |      \nms_for1[3].z4   |pu__xdcDup__4       |    757|
|211   |        pu_u1           |compute__xdcDup__4  |    655|
|212   |          z1            |abs_152             |     18|
|213   |          z2            |prod_153            |    453|
|214   |          z3            |find_min_154        |     91|
|215   |          z4            |multiplier_155      |     41|
|216   |      \nms_for1[40].z4  |pu__xdcDup__41      |    757|
|217   |        pu_u1           |compute__xdcDup__41 |    655|
|218   |          z1            |abs_148             |     18|
|219   |          z2            |prod_149            |    453|
|220   |          z3            |find_min_150        |     91|
|221   |          z4            |multiplier_151      |     41|
|222   |      \nms_for1[41].z4  |pu__xdcDup__42      |    757|
|223   |        pu_u1           |compute__xdcDup__42 |    655|
|224   |          z1            |abs_144             |     18|
|225   |          z2            |prod_145            |    453|
|226   |          z3            |find_min_146        |     91|
|227   |          z4            |multiplier_147      |     41|
|228   |      \nms_for1[42].z4  |pu__xdcDup__43      |    757|
|229   |        pu_u1           |compute__xdcDup__43 |    655|
|230   |          z1            |abs_140             |     18|
|231   |          z2            |prod_141            |    453|
|232   |          z3            |find_min_142        |     91|
|233   |          z4            |multiplier_143      |     41|
|234   |      \nms_for1[43].z4  |pu__xdcDup__44      |    756|
|235   |        pu_u1           |compute__xdcDup__44 |    654|
|236   |          z1            |abs_136             |     18|
|237   |          z2            |prod_137            |    452|
|238   |          z3            |find_min_138        |     91|
|239   |          z4            |multiplier_139      |     41|
|240   |      \nms_for1[44].z4  |pu__xdcDup__45      |    756|
|241   |        pu_u1           |compute__xdcDup__45 |    654|
|242   |          z1            |abs_132             |     18|
|243   |          z2            |prod_133            |    452|
|244   |          z3            |find_min_134        |     91|
|245   |          z4            |multiplier_135      |     41|
|246   |      \nms_for1[45].z4  |pu__xdcDup__46      |    757|
|247   |        pu_u1           |compute__xdcDup__46 |    655|
|248   |          z1            |abs_128             |     18|
|249   |          z2            |prod_129            |    453|
|250   |          z3            |find_min_130        |     91|
|251   |          z4            |multiplier_131      |     41|
|252   |      \nms_for1[46].z4  |pu__xdcDup__47      |    756|
|253   |        pu_u1           |compute__xdcDup__47 |    654|
|254   |          z1            |abs_124             |     18|
|255   |          z2            |prod_125            |    452|
|256   |          z3            |find_min_126        |     91|
|257   |          z4            |multiplier_127      |     41|
|258   |      \nms_for1[47].z4  |pu__xdcDup__48      |    756|
|259   |        pu_u1           |compute__xdcDup__48 |    654|
|260   |          z1            |abs_120             |     18|
|261   |          z2            |prod_121            |    452|
|262   |          z3            |find_min_122        |     91|
|263   |          z4            |multiplier_123      |     41|
|264   |      \nms_for1[48].z4  |pu__xdcDup__49      |    756|
|265   |        pu_u1           |compute__xdcDup__49 |    654|
|266   |          z1            |abs_116             |     18|
|267   |          z2            |prod_117            |    452|
|268   |          z3            |find_min_118        |     91|
|269   |          z4            |multiplier_119      |     41|
|270   |      \nms_for1[49].z4  |pu__xdcDup__50      |    756|
|271   |        pu_u1           |compute__xdcDup__50 |    654|
|272   |          z1            |abs_112             |     18|
|273   |          z2            |prod_113            |    452|
|274   |          z3            |find_min_114        |     91|
|275   |          z4            |multiplier_115      |     41|
|276   |      \nms_for1[4].z4   |pu__xdcDup__5       |    757|
|277   |        pu_u1           |compute__xdcDup__5  |    655|
|278   |          z1            |abs_108             |     18|
|279   |          z2            |prod_109            |    453|
|280   |          z3            |find_min_110        |     91|
|281   |          z4            |multiplier_111      |     41|
|282   |      \nms_for1[50].z4  |pu__xdcDup__51      |    757|
|283   |        pu_u1           |compute__xdcDup__51 |    655|
|284   |          z1            |abs_104             |     18|
|285   |          z2            |prod_105            |    453|
|286   |          z3            |find_min_106        |     91|
|287   |          z4            |multiplier_107      |     41|
|288   |      \nms_for1[51].z4  |pu__xdcDup__52      |    757|
|289   |        pu_u1           |compute__xdcDup__52 |    655|
|290   |          z1            |abs_100             |     18|
|291   |          z2            |prod_101            |    453|
|292   |          z3            |find_min_102        |     91|
|293   |          z4            |multiplier_103      |     41|
|294   |      \nms_for1[52].z4  |pu__xdcDup__53      |    757|
|295   |        pu_u1           |compute__xdcDup__53 |    655|
|296   |          z1            |abs_96              |     18|
|297   |          z2            |prod_97             |    453|
|298   |          z3            |find_min_98         |     91|
|299   |          z4            |multiplier_99       |     41|
|300   |      \nms_for1[53].z4  |pu__xdcDup__54      |    757|
|301   |        pu_u1           |compute__xdcDup__54 |    655|
|302   |          z1            |abs_92              |     18|
|303   |          z2            |prod_93             |    453|
|304   |          z3            |find_min_94         |     91|
|305   |          z4            |multiplier_95       |     41|
|306   |      \nms_for1[54].z4  |pu__xdcDup__55      |    757|
|307   |        pu_u1           |compute__xdcDup__55 |    655|
|308   |          z1            |abs_88              |     18|
|309   |          z2            |prod_89             |    453|
|310   |          z3            |find_min_90         |     91|
|311   |          z4            |multiplier_91       |     41|
|312   |      \nms_for1[55].z4  |pu__xdcDup__56      |    757|
|313   |        pu_u1           |compute__xdcDup__56 |    655|
|314   |          z1            |abs_84              |     18|
|315   |          z2            |prod_85             |    453|
|316   |          z3            |find_min_86         |     91|
|317   |          z4            |multiplier_87       |     41|
|318   |      \nms_for1[56].z4  |pu__xdcDup__57      |    757|
|319   |        pu_u1           |compute__xdcDup__57 |    655|
|320   |          z1            |abs_80              |     18|
|321   |          z2            |prod_81             |    453|
|322   |          z3            |find_min_82         |     91|
|323   |          z4            |multiplier_83       |     41|
|324   |      \nms_for1[57].z4  |pu__xdcDup__58      |    763|
|325   |        pu_u1           |compute__xdcDup__58 |    661|
|326   |          z1            |abs_76              |     18|
|327   |          z2            |prod_77             |    453|
|328   |          z3            |find_min_78         |     91|
|329   |          z4            |multiplier_79       |     41|
|330   |      \nms_for1[58].z4  |pu__xdcDup__59      |    757|
|331   |        pu_u1           |compute__xdcDup__59 |    655|
|332   |          z1            |abs_72              |     18|
|333   |          z2            |prod_73             |    453|
|334   |          z3            |find_min_74         |     91|
|335   |          z4            |multiplier_75       |     41|
|336   |      \nms_for1[59].z4  |pu__xdcDup__60      |    757|
|337   |        pu_u1           |compute__xdcDup__60 |    655|
|338   |          z1            |abs_68              |     18|
|339   |          z2            |prod_69             |    453|
|340   |          z3            |find_min_70         |     91|
|341   |          z4            |multiplier_71       |     41|
|342   |      \nms_for1[5].z4   |pu__xdcDup__6       |    757|
|343   |        pu_u1           |compute__xdcDup__6  |    655|
|344   |          z1            |abs_64              |     18|
|345   |          z2            |prod_65             |    453|
|346   |          z3            |find_min_66         |     91|
|347   |          z4            |multiplier_67       |     41|
|348   |      \nms_for1[60].z4  |pu__xdcDup__61      |    757|
|349   |        pu_u1           |compute__xdcDup__61 |    655|
|350   |          z1            |abs_60              |     18|
|351   |          z2            |prod_61             |    453|
|352   |          z3            |find_min_62         |     91|
|353   |          z4            |multiplier_63       |     41|
|354   |      \nms_for1[61].z4  |pu__xdcDup__62      |    757|
|355   |        pu_u1           |compute__xdcDup__62 |    655|
|356   |          z1            |abs_56              |     18|
|357   |          z2            |prod_57             |    453|
|358   |          z3            |find_min_58         |     91|
|359   |          z4            |multiplier_59       |     41|
|360   |      \nms_for1[62].z4  |pu__xdcDup__63      |    757|
|361   |        pu_u1           |compute__xdcDup__63 |    655|
|362   |          z1            |abs_52              |     18|
|363   |          z2            |prod_53             |    453|
|364   |          z3            |find_min_54         |     91|
|365   |          z4            |multiplier_55       |     41|
|366   |      \nms_for1[63].z4  |pu__xdcDup__64      |    757|
|367   |        pu_u1           |compute__xdcDup__64 |    655|
|368   |          z1            |abs_48              |     18|
|369   |          z2            |prod_49             |    453|
|370   |          z3            |find_min_50         |     91|
|371   |          z4            |multiplier_51       |     41|
|372   |      \nms_for1[64].z4  |pu__xdcDup__65      |    757|
|373   |        pu_u1           |compute__xdcDup__65 |    655|
|374   |          z1            |abs_44              |     18|
|375   |          z2            |prod_45             |    453|
|376   |          z3            |find_min_46         |     91|
|377   |          z4            |multiplier_47       |     41|
|378   |      \nms_for1[65].z4  |pu__xdcDup__66      |    757|
|379   |        pu_u1           |compute__xdcDup__66 |    655|
|380   |          z1            |abs_40              |     18|
|381   |          z2            |prod_41             |    453|
|382   |          z3            |find_min_42         |     91|
|383   |          z4            |multiplier_43       |     41|
|384   |      \nms_for1[66].z4  |pu__xdcDup__67      |    757|
|385   |        pu_u1           |compute__xdcDup__67 |    655|
|386   |          z1            |abs_36              |     18|
|387   |          z2            |prod_37             |    453|
|388   |          z3            |find_min_38         |     91|
|389   |          z4            |multiplier_39       |     41|
|390   |      \nms_for1[67].z4  |pu__xdcDup__68      |    757|
|391   |        pu_u1           |compute__xdcDup__68 |    655|
|392   |          z1            |abs_32              |     18|
|393   |          z2            |prod_33             |    453|
|394   |          z3            |find_min_34         |     91|
|395   |          z4            |multiplier_35       |     41|
|396   |      \nms_for1[68].z4  |pu__xdcDup__69      |    757|
|397   |        pu_u1           |compute__xdcDup__69 |    655|
|398   |          z1            |abs_28              |     18|
|399   |          z2            |prod_29             |    453|
|400   |          z3            |find_min_30         |     91|
|401   |          z4            |multiplier_31       |     41|
|402   |      \nms_for1[69].z4  |pu__xdcDup__70      |    757|
|403   |        pu_u1           |compute__xdcDup__70 |    655|
|404   |          z1            |abs_24              |     18|
|405   |          z2            |prod_25             |    453|
|406   |          z3            |find_min_26         |     91|
|407   |          z4            |multiplier_27       |     41|
|408   |      \nms_for1[6].z4   |pu__xdcDup__7       |    757|
|409   |        pu_u1           |compute__xdcDup__7  |    655|
|410   |          z1            |abs_20              |     18|
|411   |          z2            |prod_21             |    453|
|412   |          z3            |find_min_22         |     91|
|413   |          z4            |multiplier_23       |     41|
|414   |      \nms_for1[70].z4  |pu__xdcDup__71      |    757|
|415   |        pu_u1           |compute__xdcDup__71 |    655|
|416   |          z1            |abs_16              |     18|
|417   |          z2            |prod_17             |    453|
|418   |          z3            |find_min_18         |     91|
|419   |          z4            |multiplier_19       |     41|
|420   |      \nms_for1[71].z4  |pu__xdcDup__72      |    757|
|421   |        pu_u1           |compute__xdcDup__72 |    655|
|422   |          z1            |abs_12              |     18|
|423   |          z2            |prod_13             |    453|
|424   |          z3            |find_min_14         |     91|
|425   |          z4            |multiplier_15       |     41|
|426   |      \nms_for1[72].z4  |pu                  |    757|
|427   |        pu_u1           |compute             |    655|
|428   |          z1            |abs_8               |     18|
|429   |          z2            |prod_9              |    453|
|430   |          z3            |find_min_10         |     91|
|431   |          z4            |multiplier_11       |     41|
|432   |      \nms_for1[7].z4   |pu__xdcDup__8       |    757|
|433   |        pu_u1           |compute__xdcDup__8  |    655|
|434   |          z1            |abs_4               |     18|
|435   |          z2            |prod_5              |    453|
|436   |          z3            |find_min_6          |     91|
|437   |          z4            |multiplier_7        |     41|
|438   |      \nms_for1[8].z4   |pu__xdcDup__9       |    757|
|439   |        pu_u1           |compute__xdcDup__9  |    655|
|440   |          z1            |abs_0               |     18|
|441   |          z2            |prod_1              |    453|
|442   |          z3            |find_min_2          |     91|
|443   |          z4            |multiplier_3        |     41|
|444   |      \nms_for1[9].z4   |pu__xdcDup__10      |    757|
|445   |        pu_u1           |compute__xdcDup__10 |    655|
|446   |          z1            |abs                 |     18|
|447   |          z2            |prod                |    453|
|448   |          z3            |find_min            |     91|
|449   |          z4            |multiplier          |     41|
|450   |    z6                  |judge               |   8181|
|451   |      judge_u0          |judge_unit1         |   3174|
|452   |      judge_u1          |judge_unit2         |   3175|
|453   |  x3                    |data_out            |   8202|
+------+------------------------+--------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:25 ; elapsed = 00:04:45 . Memory (MB): peak = 1520.891 ; gain = 1245.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:01 ; elapsed = 00:04:25 . Memory (MB): peak = 1520.891 ; gain = 433.859
Synthesis Optimization Complete : Time (s): cpu = 00:04:25 ; elapsed = 00:04:45 . Memory (MB): peak = 1520.891 ; gain = 1245.031
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3364 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1617.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LD => LDCE: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
281 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:52 ; elapsed = 00:05:12 . Memory (MB): peak = 1617.027 ; gain = 1346.574
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1617.027 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.runs/synth_1/top_module.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1617.027 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 30 13:16:02 2025...
