// Seed: 16599447
module module_0 (
    input supply0 id_0,
    output supply1 void id_1,
    output tri0 id_2,
    input tri1 id_3
);
  assign id_2 = (id_3);
  wire id_5;
  tri0 id_6, id_7, id_8, id_9;
  supply1 id_10;
  id_11(
      id_0, (id_3), id_7, 1, id_10
  );
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input uwire id_2,
    output tri0 id_3,
    input tri1 id_4,
    input wand id_5,
    input uwire id_6,
    input logic id_7,
    input tri0 id_8,
    output logic id_9
    , id_12,
    input supply0 id_10
);
  always_comb begin
    id_9.id_7 <= 1;
  end
  module_0(
      id_10, id_0, id_3, id_5
  );
endmodule
