

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_2'
================================================================
* Date:           Wed Dec  4 20:23:17 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.40|     4.350|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+---------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+---------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|       16|    no    |
        | + Loop 1.1      |    ?|    ?|         ?|          -|          -| 14 ~ 28 |    no    |
        |  ++ Loop 1.1.1  |    ?|    ?|        26|          -|          -|        ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|     18|       -|      -|
|Expression       |        -|      0|       0|   1328|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    378|
|Register         |        -|      -|    2149|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     18|    2149|   1706|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      8|       2|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_16s_30_3_1_U77  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U78  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U79  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U80  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U81  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U82  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U83  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U84  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U85  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U86  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U87  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U88  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U89  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U90  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U91  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U92  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U93  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U94  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |tmp41_fu_616_p2            |     *    |      0|  0|  51|           7|           9|
    |tmp5_0_1_fu_628_p2         |     *    |      0|  0|  51|           7|           9|
    |tmp5_0_2_fu_640_p2         |     *    |      0|  0|  51|           7|           9|
    |tmp7_fu_608_p2             |     *    |      0|  0|  51|           6|           9|
    |buffer_6_0_2_2_fu_937_p2   |     +    |      0|  0|  16|          16|          16|
    |buffer_6_1_2_2_fu_1163_p2  |     +    |      0|  0|  16|          16|          16|
    |next_mul3_fu_427_p2        |     +    |      0|  0|  15|           9|           9|
    |next_mul_fu_432_p2         |     +    |      0|  0|  15|           9|           9|
    |out_d_4_fu_443_p2          |     +    |      0|  0|  15|           5|           1|
    |out_h_4_fu_573_p2          |     +    |      0|  0|  15|           5|           1|
    |out_w_4_1_fu_964_p2        |     +    |      0|  0|  23|          16|           2|
    |tmp10_fu_1159_p2           |     +    |      0|  0|  16|          16|          16|
    |tmp11_fu_1037_p2           |     +    |      0|  0|  23|          16|          16|
    |tmp12_fu_1097_p2           |     +    |      0|  0|  16|          16|          16|
    |tmp13_fu_1092_p2           |     +    |      0|  0|  16|          16|          16|
    |tmp14_fu_1154_p2           |     +    |      0|  0|  16|          16|          16|
    |tmp15_fu_1150_p2           |     +    |      0|  0|  16|          16|          16|
    |tmp16_fu_1145_p2           |     +    |      0|  0|  16|          16|          16|
    |tmp17_fu_1139_p2           |     +    |      0|  0|  16|          16|          16|
    |tmp1_fu_905_p2             |     +    |      0|  0|  23|          16|          16|
    |tmp24_fu_583_p2            |     +    |      0|  0|  15|           9|           9|
    |tmp2_fu_916_p2             |     +    |      0|  0|  16|          16|          16|
    |tmp3_fu_910_p2             |     +    |      0|  0|  16|          16|          16|
    |tmp4_fu_928_p2             |     +    |      0|  0|  16|          16|          16|
    |tmp5_fu_922_p2             |     +    |      0|  0|  16|          16|          16|
    |tmp6_fu_589_p2             |     +    |      0|  0|  15|           9|           9|
    |tmp8_fu_845_p2             |     +    |      0|  0|  16|          16|          16|
    |tmp9_fu_839_p2             |     +    |      0|  0|  16|          16|          16|
    |tmp_0_1_fu_595_p2          |     +    |      0|  0|  15|           9|           1|
    |tmp_0_2_fu_600_p2          |     +    |      0|  0|  15|           9|           2|
    |tmp_105_1_fu_960_p2        |     +    |      0|  0|  24|          17|          17|
    |tmp_111_0_0_2_fu_666_p2    |     +    |      0|  0|  24|          17|           2|
    |tmp_111_1_0_1_fu_950_p2    |     +    |      0|  0|  24|          17|           1|
    |tmp_111_1_0_2_fu_955_p2    |     +    |      0|  0|  24|          17|           2|
    |tmp_112_0_0_1_fu_686_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_112_0_0_2_fu_691_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_112_0_1_1_fu_712_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_112_0_1_2_fu_724_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_112_0_1_fu_708_p2      |     +    |      0|  0|  24|          17|          17|
    |tmp_112_0_2_1_fu_740_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_112_0_2_2_fu_744_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_112_0_2_fu_728_p2      |     +    |      0|  0|  24|          17|          17|
    |tmp_112_1_0_1_fu_970_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_112_1_0_2_fu_974_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_112_1_1_1_fu_986_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_112_1_1_2_fu_990_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_112_1_2_1_fu_994_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_112_1_2_2_fu_998_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_116_0_0_1_fu_484_p2    |     +    |      0|  0|  15|           1|           8|
    |tmp_116_0_0_2_fu_494_p2    |     +    |      0|  0|  15|           2|           8|
    |tmp_116_0_1_1_fu_514_p2    |     +    |      0|  0|  15|           3|           8|
    |tmp_116_0_1_2_fu_524_p2    |     +    |      0|  0|  15|           3|           8|
    |tmp_116_0_1_fu_504_p2      |     +    |      0|  0|  15|           2|           8|
    |tmp_116_0_2_1_fu_544_p2    |     +    |      0|  0|  15|           3|           8|
    |tmp_116_0_2_2_fu_554_p2    |     +    |      0|  0|  15|           4|           8|
    |tmp_116_0_2_fu_534_p2      |     +    |      0|  0|  15|           3|           8|
    |tmp_55_fu_474_p2           |     +    |      0|  0|  15|           8|           8|
    |tmp_57_fu_661_p2           |     +    |      0|  0|  24|          17|          17|
    |tmp_62_fu_942_p2           |     +    |      0|  0|  24|          17|          17|
    |tmp_fu_933_p2              |     +    |      0|  0|  16|          16|          16|
    |exitcond2_1_fu_695_p2      |   icmp   |      0|  0|  13|          16|          16|
    |exitcond2_fu_652_p2        |   icmp   |      0|  0|  13|          16|          16|
    |exitcond3_fu_568_p2        |   icmp   |      0|  0|  11|           6|           6|
    |exitcond4_fu_437_p2        |   icmp   |      0|  0|  11|           5|           6|
    |tmp_111_0_0_s_fu_676_p2    |    or    |      0|  0|  16|          16|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|1328|         823|         778|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  149|         33|    1|         33|
    |input_r_address0   |   44|          9|   14|        126|
    |input_r_address1   |   41|          8|   14|        112|
    |kernel_0_address0  |   33|          6|    8|         48|
    |kernel_0_address1  |   27|          5|    8|         40|
    |out_d_reg_336      |    9|          2|    5|         10|
    |out_h_reg_371      |    9|          2|    5|         10|
    |out_w_reg_382      |    9|          2|   16|         32|
    |output_r_address0  |   15|          3|   14|         42|
    |output_r_d0        |   15|          3|   16|         48|
    |phi_mul2_reg_359   |    9|          2|    9|         18|
    |phi_mul_reg_347    |    9|          2|    9|         18|
    |reg_394            |    9|          2|   16|         32|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  378|         79|  135|        569|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  32|   0|   32|          0|
    |bias_addr_reg_1319           |   4|   0|    4|          0|
    |bias_load_reg_1768           |  16|   0|   16|          0|
    |buffer_6_0_2_2_reg_1824      |  16|   0|   16|          0|
    |buffer_6_1_2_2_reg_2033      |  16|   0|   16|          0|
    |exitcond2_1_reg_1497         |   1|   0|    1|          0|
    |exitcond2_reg_1450           |   1|   0|    1|          0|
    |input_load_65_reg_1531       |  16|   0|   16|          0|
    |input_load_66_reg_1561       |  16|   0|   16|          0|
    |input_load_67_reg_1571       |  16|   0|   16|          0|
    |input_load_68_reg_1601       |  16|   0|   16|          0|
    |input_load_69_reg_1611       |  16|   0|   16|          0|
    |input_load_70_reg_1631       |  16|   0|   16|          0|
    |input_load_71_reg_1641       |  16|   0|   16|          0|
    |kernel_0_addr_1_reg_1342     |   8|   0|    8|          0|
    |kernel_0_addr_2_reg_1347     |   8|   0|    8|          0|
    |kernel_0_addr_3_reg_1352     |   8|   0|    8|          0|
    |kernel_0_addr_4_reg_1357     |   8|   0|    8|          0|
    |kernel_0_addr_5_reg_1362     |   8|   0|    8|          0|
    |kernel_0_addr_6_reg_1367     |   8|   0|    8|          0|
    |kernel_0_addr_7_reg_1372     |   8|   0|    8|          0|
    |kernel_0_addr_8_reg_1377     |   8|   0|    8|          0|
    |kernel_0_addr_reg_1337       |   8|   0|    8|          0|
    |kernel_0_load_1_reg_1526     |  16|   0|   16|          0|
    |kernel_0_load_2_reg_1536     |  16|   0|   16|          0|
    |kernel_0_load_3_reg_1566     |  16|   0|   16|          0|
    |kernel_0_load_4_reg_1576     |  16|   0|   16|          0|
    |kernel_0_load_5_reg_1606     |  16|   0|   16|          0|
    |kernel_0_load_6_reg_1616     |  16|   0|   16|          0|
    |kernel_0_load_7_reg_1636     |  16|   0|   16|          0|
    |kernel_0_load_8_reg_1646     |  16|   0|   16|          0|
    |kernel_0_load_reg_1501       |  16|   0|   16|          0|
    |next_mul3_reg_1301           |   9|   0|    9|          0|
    |next_mul_reg_1306            |   9|   0|    9|          0|
    |out_d_4_reg_1314             |   5|   0|    5|          0|
    |out_d_reg_336                |   5|   0|    5|          0|
    |out_h_4_reg_1385             |   5|   0|    5|          0|
    |out_h_reg_371                |   5|   0|    5|          0|
    |out_w_4_1_reg_1853           |  16|   0|   16|          0|
    |out_w_reg_382                |  16|   0|   16|          0|
    |output_width_cast_reg_1273   |   6|   0|   16|         10|
    |phi_mul2_reg_359             |   9|   0|    9|          0|
    |phi_mul_reg_347              |   9|   0|    9|          0|
    |reg_394                      |  16|   0|   16|          0|
    |reg_399                      |  16|   0|   16|          0|
    |tmp11_reg_1933               |  16|   0|   16|          0|
    |tmp12_reg_1998               |  16|   0|   16|          0|
    |tmp14_reg_2028               |  16|   0|   16|          0|
    |tmp16_reg_2023               |  16|   0|   16|          0|
    |tmp1_reg_1809                |  16|   0|   16|          0|
    |tmp24_reg_1390               |   9|   0|    9|          0|
    |tmp2_reg_1814                |  16|   0|   16|          0|
    |tmp41_cast_reg_1417          |  16|   0|   17|          1|
    |tmp4_reg_1819                |  16|   0|   16|          0|
    |tmp5_0_1_cast_reg_1426       |  16|   0|   17|          1|
    |tmp5_0_2_cast_reg_1435       |  16|   0|   17|          1|
    |tmp6_reg_1397                |   9|   0|    9|          0|
    |tmp7_cast_reg_1444           |  15|   0|   17|          2|
    |tmp7_reg_1412                |  15|   0|   15|          0|
    |tmp8_reg_1804                |  16|   0|   16|          0|
    |tmp_0_1_reg_1402             |   9|   0|    9|          0|
    |tmp_0_2_reg_1407             |   9|   0|    9|          0|
    |tmp_105_1_reg_1848           |  17|   0|   17|          0|
    |tmp_111_0_0_2_reg_1466       |  17|   0|   17|          0|
    |tmp_111_0_0_cast_reg_1478    |  15|   0|   17|          2|
    |tmp_111_1_0_1_reg_1834       |  16|   0|   17|          1|
    |tmp_111_1_0_2_reg_1841       |  16|   0|   17|          1|
    |tmp_112_0_0_1_reg_1487       |  17|   0|   17|          0|
    |tmp_112_0_0_2_reg_1492       |  17|   0|   17|          0|
    |tmp_112_0_1_1_reg_1521       |  17|   0|   17|          0|
    |tmp_112_0_1_2_reg_1551       |  17|   0|   17|          0|
    |tmp_112_0_1_reg_1516         |  17|   0|   17|          0|
    |tmp_112_0_2_1_reg_1591       |  17|   0|   17|          0|
    |tmp_112_0_2_2_reg_1596       |  17|   0|   17|          0|
    |tmp_112_0_2_reg_1556         |  17|   0|   17|          0|
    |tmp_112_1_0_1_reg_1858       |  17|   0|   17|          0|
    |tmp_112_1_0_2_reg_1863       |  17|   0|   17|          0|
    |tmp_112_1_1_1_reg_1888       |  17|   0|   17|          0|
    |tmp_112_1_1_2_reg_1893       |  17|   0|   17|          0|
    |tmp_112_1_2_1_reg_1903       |  17|   0|   17|          0|
    |tmp_112_1_2_2_reg_1908       |  17|   0|   17|          0|
    |tmp_114_0_0_1_cast_reg_1696  |  30|   0|   30|          0|
    |tmp_114_0_1_1_cast_reg_1730  |  30|   0|   30|          0|
    |tmp_114_0_2_1_cast_reg_1662  |  30|   0|   30|          0|
    |tmp_118_0_0_1_cast_reg_1702  |  30|   0|   30|          0|
    |tmp_118_0_0_2_cast_reg_1713  |  30|   0|   30|          0|
    |tmp_118_0_1_1_cast_reg_1736  |  30|   0|   30|          0|
    |tmp_118_0_1_2_cast_reg_1747  |  30|   0|   30|          0|
    |tmp_118_0_1_cast_reg_1724    |  30|   0|   30|          0|
    |tmp_118_0_2_1_cast_reg_1668  |  30|   0|   30|          0|
    |tmp_118_0_2_2_cast_reg_1679  |  30|   0|   30|          0|
    |tmp_118_0_2_cast_reg_1656    |  30|   0|   30|          0|
    |tmp_118_0_cast_reg_1690      |  30|   0|   30|          0|
    |tmp_119_0_0_1_reg_1779       |  30|   0|   30|          0|
    |tmp_119_0_0_2_reg_1784       |  30|   0|   30|          0|
    |tmp_119_0_1_1_reg_1794       |  30|   0|   30|          0|
    |tmp_119_0_1_2_reg_1799       |  30|   0|   30|          0|
    |tmp_119_0_1_reg_1789         |  30|   0|   30|          0|
    |tmp_119_0_2_1_reg_1758       |  30|   0|   30|          0|
    |tmp_119_0_2_2_reg_1763       |  30|   0|   30|          0|
    |tmp_119_0_2_reg_1753         |  30|   0|   30|          0|
    |tmp_119_1_0_1_reg_1968       |  30|   0|   30|          0|
    |tmp_119_1_0_2_reg_1973       |  30|   0|   30|          0|
    |tmp_119_1_1_1_reg_1988       |  30|   0|   30|          0|
    |tmp_119_1_1_2_reg_1993       |  30|   0|   30|          0|
    |tmp_119_1_1_reg_1883         |  30|   0|   30|          0|
    |tmp_119_1_2_1_reg_2013       |  30|   0|   30|          0|
    |tmp_119_1_2_2_reg_2018       |  30|   0|   30|          0|
    |tmp_119_1_2_reg_1898         |  30|   0|   30|          0|
    |tmp_119_1_reg_1868           |  30|   0|   30|          0|
    |tmp_121_1_1_1_reg_2003       |  16|   0|   16|          0|
    |tmp_121_1_1_2_reg_2008       |  16|   0|   16|          0|
    |tmp_121_1_1_reg_1913         |  16|   0|   16|          0|
    |tmp_121_1_2_reg_1928         |  16|   0|   16|          0|
    |tmp_55_reg_1324              |   8|   0|    8|          0|
    |tmp_57_reg_1461              |  17|   0|   17|          0|
    |tmp_60_reg_1774              |  30|   0|   30|          0|
    |tmp_62_reg_1829              |  17|   0|   17|          0|
    |tmp_80_cast1_cast_reg_1284   |   7|   0|   16|          9|
    |tmp_81_cast_reg_1291         |   6|   0|    9|          3|
    |tmp_82_cast_cast_reg_1296    |   6|   0|   15|          9|
    |tmp_89_cast_reg_1454         |  16|   0|   17|          1|
    |tmp_cast_reg_1279            |   7|   0|    9|          2|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |2149|   0| 2192|         43|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|input_height       |  in |    7|   ap_none  |      input_height      |    scalar    |
|input_width        |  in |    6|   ap_none  |       input_width      |    scalar    |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|input_r_address1   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce1        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q1         |  in |   16|  ap_memory |         input_r        |     array    |
|output_height      |  in |    6|   ap_none  |      output_height     |    scalar    |
|output_width       |  in |    6|   ap_none  |      output_width      |    scalar    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
|bias_address0      | out |    4|  ap_memory |          bias          |     array    |
|bias_ce0           | out |    1|  ap_memory |          bias          |     array    |
|bias_q0            |  in |   16|  ap_memory |          bias          |     array    |
|kernel_0_address0  | out |    8|  ap_memory |        kernel_0        |     array    |
|kernel_0_ce0       | out |    1|  ap_memory |        kernel_0        |     array    |
|kernel_0_q0        |  in |   16|  ap_memory |        kernel_0        |     array    |
|kernel_0_address1  | out |    8|  ap_memory |        kernel_0        |     array    |
|kernel_0_ce1       | out |    1|  ap_memory |        kernel_0        |     array    |
|kernel_0_q1        |  in |   16|  ap_memory |        kernel_0        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

