Running: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/ARPIT KUMAR/Dropbox/Coaa/Assignment 8/BarrelShifter/Cache/test1_isim_beh.exe -prj C:/Users/ARPIT KUMAR/Dropbox/Coaa/Assignment 8/BarrelShifter/Cache/test1_beh.prj work.test1 work.glbl 
ISim M.81d (signature 0x12940baa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file \"C:/Users/ARPIT KUMAR/Dropbox/Coaa/Assignment 8/BarrelShifter/Cache/ipcore_dir/DataCache.v\" into library work
Analyzing Verilog file \"C:/Users/ARPIT KUMAR/Dropbox/Coaa/Assignment 8/BarrelShifter/Cache/test1.v\" into library work
Analyzing Verilog file \"C:/Xilinx/12.4/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
Completed static elaboration
Compiling module BLK_MEM_GEN_V4_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V4_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V4_3_softecc_output_...
Compiling module BLK_MEM_GEN_V4_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V4_3(C_FAMILY="spart...
Compiling module DataCache
Compiling module test1
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable C:/Users/ARPIT KUMAR/Dropbox/Coaa/Assignment 8/BarrelShifter/Cache/test1_isim_beh.exe
Fuse Memory Usage: 22512 KB
Fuse CPU Usage: 249 ms
