// Seed: 3507782520
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input tri id_2
);
  logic [(  1  ) : -1] id_4 = -1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input tri1 id_2
);
  assign id_0 = id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1
  );
  assign id_0 = id_2;
endmodule
module module_2 #(
    parameter id_3 = 32'd66,
    parameter id_6 = 32'd98
) (
    input supply0 id_0,
    input wire id_1,
    output supply0 id_2,
    input tri1 _id_3,
    output wor id_4,
    input wand id_5,
    output supply0 _id_6,
    input wire id_7
);
  struct packed {logic [-1 : id_3] id_9;} [id_6 : 1] id_10;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
