////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.20131013
//  \   \         Application: netgen
//  /   /         Filename: nes_top_translate.v
// /___/   /\     Timestamp: Tue Oct 31 20:24:50 2023
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -intstyle ise -insert_glbl true -w -dir netgen/translate -ofmt verilog -sim nes_top.ngd nes_top_translate.v 
// Device	: 6slx9tqg144-2
// Input file	: nes_top.ngd
// Output file	: D:\NESDev\NES_hw\NES_fpga_hw\netgen\translate\nes_top_translate.v
// # of Modules	: 1
// Design Name	: nes_top
// Xilinx        : D:\Xilinx\14.7\ISE_DS\ISE\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module nes_top (
  clk_in, rstn_in, ctrl1_data, ctrl2_data, ctrl1_clk, ctrl2_clk, ctrl1_latch, ctrl2_latch, tmds_data0_out_p, tmds_data0_out_n, tmds_data1_out_p, 
tmds_data1_out_n, tmds_data2_out_p, tmds_data2_out_n, tmds_clock_out_p, tmds_clock_out_n
);
  input clk_in;
  input rstn_in;
  input ctrl1_data;
  input ctrl2_data;
  output ctrl1_clk;
  output ctrl2_clk;
  output ctrl1_latch;
  output ctrl2_latch;
  output tmds_data0_out_p;
  output tmds_data0_out_n;
  output tmds_data1_out_p;
  output tmds_data1_out_n;
  output tmds_data2_out_p;
  output tmds_data2_out_n;
  output tmds_clock_out_p;
  output tmds_clock_out_n;
  wire clk_in_IBUF_777;
  wire rstn_in_IBUF_778;
  wire ctrl1_data_IBUF_779;
  wire ctrl2_data_IBUF_780;
  wire pll_clkout0;
  wire pll_clkout1;
  wire pll_clkout2;
  wire pll_locked;
  wire rstn_in_INV_1_o;
  wire \controller_top/controller1_out_clk_787 ;
  wire \controller_top/controller2_out_clk_788 ;
  wire \controller_top/controller_latch_789 ;
  wire clk_10x;
  wire bufpll_locked;
  wire serdes_strobe;
  wire clk;
  wire clk_2x;
  wire shr_rst;
  wire \ppu/ph1_rising_834 ;
  wire \ppu/ph1_falling_835 ;
  wire \ppu/ph2_rising_836 ;
  wire \ppu/ph2_falling_837 ;
  wire \ppu/irq_838 ;
  wire \ppu/ppu_mem_wr_request_reg_839 ;
  wire ag6502_rnw;
  wire \sprite_dma/ready_897 ;
  wire \sprite_dma/mst_mem_rnw_898 ;
  wire \sprite_dma/mst_mem_avalid_899 ;
  wire even_cycle_924;
  wire nmi_INV_108_o;
  wire rnw;
  wire N0;
  wire N1;
  wire \ppu/clkgen_cnt_en_clkgen_cnt[3]_AND_97_o_norst ;
  wire \ppu/clkgen_cnt_en_clkgen_cnt[3]_AND_98_o_norst ;
  wire \ppu/clkgen_cnt_en_clkgen_cnt[3]_AND_96_o_norst ;
  wire \ppu/clkgen_cnt_en_clkgen_cnt[3]_AND_95_o_norst ;
  wire \ppu/y_renderingcntr[8]_GND_5_o_equal_121_o ;
  wire \ppu/vblank[2]_GND_5_o_mux_21_OUT<1> ;
  wire \ppu/vblank[2]_GND_5_o_mux_21_OUT<2> ;
  wire \ppu/y_renderingcntr[8]_x_rendercntr[10]_AND_203_o ;
  wire \ppu/scrolling_wr_vram_addr_wr_OR_5_o ;
  wire \ppu/vram_addr_wr_vram_data_rd_OR_75_o ;
  wire \ppu/second_write_y_renderingcntr[8]_OR_79_o ;
  wire \ppu/second_write_GND_5_o_equal_54_o ;
  wire \ppu/scrolling_wr_GND_5_o_AND_35_o ;
  wire \ppu/ppu_enable_palette_ram_access_AND_207_o ;
  wire \ppu/ppu_enable_palette_ram_access_AND_206_o ;
  wire \ppu/x_rendercntr[10]_y_renderingcntr[8]_OR_73_o ;
  wire \ppu/y_renderingcntr[8]_GND_5_o_equal_187_o ;
  wire \ppu/y_renderingcntr[8]_PWR_5_o_equal_191_o ;
  wire \ppu/bg_msb_out ;
  wire \ppu/bg_lsb_out ;
  wire \ppu/bgrender_state[2]_x_rendercntr[10]_AND_64_o_985 ;
  wire \ppu/GND_5_o_background_clipping_AND_211_o_986 ;
  wire \ppu/first_column ;
  wire \ppu/next_pixel ;
  wire \ppu/y_renderingcntr[8]_ppu_enable_AND_73_o ;
  wire \ppu/sprite_read ;
  wire \ppu/x_rendercntr[10]_PWR_5_o_LessThan_227_o ;
  wire \ppu/x_rendercntr[1]_bgrender_state[2]_AND_41_o ;
  wire \ppu/x_rendercntr[10]_PWR_5_o_equal_312_o ;
  wire \ppu/x_rendercntr[10]_PWR_5_o_equal_273_o ;
  wire \ppu/x_rendercntr[10]_PWR_5_o_equal_170_o ;
  wire \ppu/x_rendercntr[10]_GND_5_o_equal_122_o ;
  wire \ppu/x_rendercntr[10]_PWR_5_o_equal_101_o ;
  wire \ppu/read_sel[3]_status_reg[7]_select_353_OUT<0> ;
  wire \ppu/read_sel[3]_status_reg[7]_select_353_OUT<1> ;
  wire \ppu/read_sel[3]_status_reg[7]_select_353_OUT<2> ;
  wire \ppu/read_sel[3]_status_reg[7]_select_353_OUT<3> ;
  wire \ppu/read_sel[3]_status_reg[7]_select_353_OUT<4> ;
  wire \ppu/read_sel[3]_status_reg[7]_select_353_OUT<5> ;
  wire \ppu/read_sel[3]_status_reg[7]_select_353_OUT<6> ;
  wire \ppu/read_sel[3]_status_reg[7]_select_353_OUT<7> ;
  wire \ppu/second_write_slv_mem_din[1]_Select_69_o ;
  wire \ppu/second_write_slv_mem_din[0]_Select_63_o_1011 ;
  wire \ppu/second_write_slv_mem_din[7]_select_55_OUT<0> ;
  wire \ppu/second_write_slv_mem_din[7]_select_55_OUT<1> ;
  wire \ppu/second_write_slv_mem_din[5]_select_48_OUT<0> ;
  wire \ppu/second_write_slv_mem_din[5]_select_48_OUT<1> ;
  wire \ppu/second_write_slv_mem_din[5]_select_48_OUT<2> ;
  wire \ppu/second_write_slv_mem_din[7]_select_40_OUT<0> ;
  wire \ppu/second_write_slv_mem_din[7]_select_40_OUT<1> ;
  wire \ppu/second_write_slv_mem_din[7]_select_40_OUT<2> ;
  wire \ppu/second_write_slv_mem_din[7]_select_40_OUT<3> ;
  wire \ppu/second_write_slv_mem_din[7]_select_40_OUT<4> ;
  wire \ppu/second_write_slv_mem_din[2]_select_74_OUT<0> ;
  wire \ppu/second_write_slv_mem_din[2]_select_74_OUT<1> ;
  wire \ppu/second_write_slv_mem_din[2]_select_74_OUT<2> ;
  wire \ppu/vram_data_wr ;
  wire \ppu/oam_data_wr ;
  wire \ppu/render_mask_wr ;
  wire \ppu/control_wr ;
  wire \ppu/vram_data_rd ;
  wire \ppu/oam_data_rd ;
  wire \ppu/status_rd ;
  wire \ppu/_n0818 ;
  wire \ppu/rst_status_rd_OR_8_o ;
  wire \ppu/second_write_PWR_5_o_equal_46_o ;
  wire \ppu/second_write_PWR_5_o_equal_39_o ;
  wire \ppu/palette_ram_access ;
  wire \ppu/x_rendercntr[10]_y_renderingcntr[8]_AND_46_o ;
  wire \ppu/n0157 ;
  wire \ppu/fh_reg[2]_inv_219_OUT<0> ;
  wire \ppu/fh_reg[2]_inv_219_OUT<1> ;
  wire \ppu/fh_reg[2]_inv_219_OUT<2> ;
  wire \ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<0> ;
  wire \ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<1> ;
  wire \ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<2> ;
  wire \ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<3> ;
  wire \ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<4> ;
  wire \ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<5> ;
  wire \ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<6> ;
  wire \ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<7> ;
  wire \ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<8> ;
  wire \ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<9> ;
  wire \ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<10> ;
  wire \ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<11> ;
  wire \ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<12> ;
  wire \ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<13> ;
  wire \ppu/bg_lsb_buff_reg[7]_bg_lsb_reg[7]_mux_200_OUT<0> ;
  wire \ppu/bg_lsb_buff_reg[7]_bg_lsb_reg[7]_mux_200_OUT<1> ;
  wire \ppu/bg_lsb_buff_reg[7]_bg_lsb_reg[7]_mux_200_OUT<2> ;
  wire \ppu/bg_lsb_buff_reg[7]_bg_lsb_reg[7]_mux_200_OUT<3> ;
  wire \ppu/bg_lsb_buff_reg[7]_bg_lsb_reg[7]_mux_200_OUT<4> ;
  wire \ppu/bg_lsb_buff_reg[7]_bg_lsb_reg[7]_mux_200_OUT<5> ;
  wire \ppu/bg_lsb_buff_reg[7]_bg_lsb_reg[7]_mux_200_OUT<6> ;
  wire \ppu/bg_lsb_buff_reg[7]_bg_lsb_reg[7]_mux_200_OUT<7> ;
  wire \ppu/attribute_sel[1]_ppu_mem_din[7]_wide_mux_82_OUT<0> ;
  wire \ppu/attribute_sel[1]_ppu_mem_din[7]_wide_mux_82_OUT<1> ;
  wire \ppu/vt_cntr1[2]_slv_mem_din[7]_mux_245_OUT<0> ;
  wire \ppu/vt_cntr1[2]_slv_mem_din[7]_mux_245_OUT<1> ;
  wire \ppu/vt_cntr1[2]_slv_mem_din[7]_mux_245_OUT<2> ;
  wire \ppu/ht_cntr[4]_slv_mem_din[4]_mux_232_OUT<0> ;
  wire \ppu/ht_cntr[4]_slv_mem_din[4]_mux_232_OUT<1> ;
  wire \ppu/ht_cntr[4]_slv_mem_din[4]_mux_232_OUT<2> ;
  wire \ppu/ht_cntr[4]_slv_mem_din[4]_mux_232_OUT<3> ;
  wire \ppu/ht_cntr[4]_slv_mem_din[4]_mux_232_OUT<4> ;
  wire \ppu/slv_mem_addr[2]_PWR_5_o_equal_10_o ;
  wire \ppu/ph2_falling_slv_mem_rnw_AND_20_o ;
  wire \ppu/slv_mem_cs_slv_mem_rnw_AND_26_o ;
  wire \ppu/rst_vblank_clr_OR_7_o ;
  wire \ppu/second_write_1083 ;
  wire \ppu/v_sel_cntr_1087 ;
  wire \ppu/h_sel_cntr_1088 ;
  wire \ppu/nametable_read_reg_1097 ;
  wire \ppu/oddframe_1098 ;
  wire \ppu/attribute_read_reg_1124 ;
  wire \ppu/bg_lsb_read_reg_1125 ;
  wire \ppu/bg_msb_read_reg_1126 ;
  wire \ppu/bgrender_state_FSM_FFd3_1127 ;
  wire \ppu/bgrender_state_FSM_FFd2_1128 ;
  wire \ppu/bgrender_state_FSM_FFd1_1129 ;
  wire \ppu/bgrender_state[2]_PWR_5_o_equal_95_o ;
  wire \ppu/read_enable_1131 ;
  wire \ppu/interrupt_flag_1132 ;
  wire \ppu/lost_sprites_1133 ;
  wire \ppu/sprite0_hit_1134 ;
  wire \ppu/v_reg_1146 ;
  wire \ppu/h_reg_1147 ;
  wire \ppu/clkgen_cnt_en_1182 ;
  wire \ppu/bg_msb_reg[7]_ppu_mem_din[7]_mux_96_OUT<0> ;
  wire \ppu/bg_msb_reg[7]_ppu_mem_din[7]_mux_96_OUT<1> ;
  wire \ppu/bg_msb_reg[7]_ppu_mem_din[7]_mux_96_OUT<2> ;
  wire \ppu/bg_msb_reg[7]_ppu_mem_din[7]_mux_96_OUT<3> ;
  wire \ppu/bg_msb_reg[7]_ppu_mem_din[7]_mux_96_OUT<4> ;
  wire \ppu/bg_msb_reg[7]_ppu_mem_din[7]_mux_96_OUT<5> ;
  wire \ppu/bg_msb_reg[7]_ppu_mem_din[7]_mux_96_OUT<6> ;
  wire \ppu/bg_msb_reg[7]_ppu_mem_din[7]_mux_96_OUT<7> ;
  wire \ppu/sprite_priority ;
  wire \memory_manager/cpu_mem_dout_sel[1]_cpu_prog_rom_dout[7]_select_34_OUT<0> ;
  wire \memory_manager/cpu_mem_dout_sel[1]_cpu_prog_rom_dout[7]_select_34_OUT<1> ;
  wire \memory_manager/cpu_mem_dout_sel[1]_cpu_prog_rom_dout[7]_select_34_OUT<2> ;
  wire \memory_manager/cpu_mem_dout_sel[1]_cpu_prog_rom_dout[7]_select_34_OUT<3> ;
  wire \memory_manager/cpu_mem_dout_sel[1]_cpu_prog_rom_dout[7]_select_34_OUT<4> ;
  wire \memory_manager/cpu_mem_dout_sel[1]_cpu_prog_rom_dout[7]_select_34_OUT<5> ;
  wire \memory_manager/cpu_mem_dout_sel[1]_cpu_prog_rom_dout[7]_select_34_OUT<6> ;
  wire \memory_manager/cpu_mem_dout_sel[1]_cpu_prog_rom_dout[7]_select_34_OUT<7> ;
  wire \memory_manager/cpu_work_ram_sel ;
  wire \memory_manager/ph2_rising_cpu_prog_rom_sel_AND_231_o ;
  wire \memory_manager/ph2_rising_cpu_work_ram_sel_AND_228_o ;
  wire \memory_manager/ph2_falling_GND_20_o_AND_229_o ;
  wire \memory_manager/rst_ph2_falling_OR_232_o ;
  wire \memory_manager/cpu_work_ram_rd_ack_1279 ;
  wire \memory_manager/cpu_prog_rom_rd_ack_1280 ;
  wire \ppu/_n0991_inv_1305 ;
  wire \ppu/_n0964_inv ;
  wire \ppu/_n0958_inv ;
  wire \ppu/_n0944_inv ;
  wire \ppu/_n0930_inv ;
  wire \ppu/clkgen_cnt_en_inv ;
  wire \ppu/_n0971_inv ;
  wire \ppu/_n1004_inv_1312 ;
  wire \ppu/_n0999_inv ;
  wire \ppu/_n0916_inv ;
  wire \ppu/Mcount_clkgen_cnt ;
  wire \ppu/Mcount_clkgen_cnt1 ;
  wire \ppu/Mcount_clkgen_cnt2 ;
  wire \ppu/Mcount_clkgen_cnt3 ;
  wire \ppu/_n1016_inv_1320 ;
  wire \ppu/Mcount_fv_cntr_eqn_0 ;
  wire \ppu/Mcount_fv_cntr_eqn_1 ;
  wire \ppu/Mcount_fv_cntr_eqn_2 ;
  wire \ppu/_n1007_inv ;
  wire \ppu/Mcount_vt_cntr2_eqn_0 ;
  wire \ppu/Mcount_vt_cntr2_eqn_1 ;
  wire \ppu/_n0974_inv ;
  wire \sync_shift_reg<7>_inv ;
  wire \ppu/Mcount_y_renderingcntr ;
  wire \ppu/Mcount_y_renderingcntr1 ;
  wire \ppu/Mcount_y_renderingcntr2 ;
  wire \ppu/Mcount_y_renderingcntr3 ;
  wire \ppu/Mcount_y_renderingcntr4 ;
  wire \ppu/Mcount_y_renderingcntr5 ;
  wire \ppu/Mcount_y_renderingcntr6 ;
  wire \ppu/Mcount_y_renderingcntr7 ;
  wire \ppu/Mcount_y_renderingcntr8 ;
  wire \Result<0>2 ;
  wire \Result<1>2 ;
  wire \Result<2>1 ;
  wire \ppu/bgrender_state_FSM_FFd3-In ;
  wire \ppu/bgrender_state_FSM_FFd2-In ;
  wire \ppu/bgrender_state_FSM_FFd1-In_1368 ;
  wire \ppu/GND_5_o_x_rendercntr[10]_LessThan_331_o1_1377 ;
  wire \ppu/GND_5_o_x_rendercntr[10]_LessThan_305_o1 ;
  wire pll_clkfbout;
  wire \ppu/x_rendercntr[10]_y_renderingcntr[8]_OR_73_o1 ;
  wire \ppu/y_renderingcntr[8]_x_rendercntr[10]_AND_203_o1_1396 ;
  wire \ppu/_n0916_inv1_1397 ;
  wire \ppu/PWR_5_o_x_rendercntr[10]_LessThan_239_o21 ;
  wire \ppu/x_rendercntr[10]_y_renderingcntr[8]_OR_73_o2 ;
  wire \ppu/GND_5_o_GND_5_o_equal_188_o<10>1 ;
  wire \ppu/y_renderingcntr[8]_x_rendercntr[10]_AND_204_o1 ;
  wire \controller_top/read_sel[1]_controller1_data[7]_select_23_OUT<0>1 ;
  wire \controller_top/cpu_rnw_0 ;
  wire \controller_top/read_sel[1]_controller1_data[7]_select_23_OUT<0> ;
  wire \controller_top/cpu_addr[15]_GND_21_o_equal_3_o ;
  wire \controller_top/cpu_addr[15]_GND_21_o_equal_2_o ;
  wire \controller_top/controller2_data_reg_1407 ;
  wire \controller_top/controller1_data_reg_1408 ;
  wire \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel31 ;
  wire \ppu/sprite_fsm/sprite_mux/sprite_sel[7]_sprite_pixel_0[3]_select_17_OUT<1>243 ;
  wire \ppu/sprite_fsm/sprite_mux/sprite_sel[7]_sprite_pixel_0[3]_select_17_OUT<1>23 ;
  wire \ppu/sprite_fsm/oam_state_FSM_FFd4-In12 ;
  wire \ppu/sprite_fsm/sprite_mux/sprite_sel[7]_sprite_pixel_0[3]_select_17_OUT<1>21 ;
  wire \ppu/sprite_fsm/oam_state_FSM_FFd4-In8_1418 ;
  wire \ppu/sprite_fsm/_n03942 ;
  wire \ppu/sprite_fsm/oam_state_FSM_FFd3-In41 ;
  wire \ppu/sprite_fsm/sprite_mux/sprite_sel[7]_sprite_pixel_0[3]_select_17_OUT<3>251 ;
  wire \ppu/sprite_fsm/pri_oam_addr<3>11 ;
  wire \ppu/sprite_fsm/_n03941 ;
  wire \ppu/sprite_fsm/Msub_scanline_cnt[3]_sec_oam_dout[3]_sub_60_OUT_xor<3>12 ;
  wire \ppu/sprite_fsm/oam_state_FSM_FFd3-In3_1425 ;
  wire \ppu/sprite_fsm/Mcount_n_cnt_xor<4>11 ;
  wire \ppu/sprite_fsm/sprite_mux/sprite_sel[7]_sprite_pixel_0[3]_select_17_OUT<3>21 ;
  wire \ppu/sprite_fsm/oam_state_FSM_FFd4-In4_1428 ;
  wire \ppu/sprite_fsm/sprite_attribute_wr1_1429 ;
  wire \ppu/sprite_fsm/oam_state_FSM_FFd1-In3_1430 ;
  wire \ppu/sprite_fsm/oam_state_FSM_FFd1-In2_1431 ;
  wire \ppu/sprite_fsm/sprite_mux/sprite_sel[7]_sprite_pixel_0[3]_select_17_OUT<3>11 ;
  wire \ppu/sprite_fsm/oam_state_FSM_FFd2-In3 ;
  wire \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel11 ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv1 ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o2 ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o1_1440 ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<6>_1455 ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<5>_1456 ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<4>_1457 ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<3>_1458 ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<2>_1459 ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<1>_1460 ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<0>_1461 ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_lut<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_x_in[7]_pixel_cnt[7]_LessThan_28_o1 ;
  wire \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<8> ;
  wire \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_cy<7>_1481 ;
  wire \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<7>_1482 ;
  wire \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_cy<6>_1483 ;
  wire \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<6>_1484 ;
  wire \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_cy<5>_1485 ;
  wire \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<5>_1486 ;
  wire \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_cy<4>_1487 ;
  wire \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<4>_1488 ;
  wire \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_cy<3>_1489 ;
  wire \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<3>_1490 ;
  wire \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_cy<2>_1491 ;
  wire \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<2>_1492 ;
  wire \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_cy<1>_1493 ;
  wire \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<1>_1494 ;
  wire \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_cy<0>_1495 ;
  wire \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<0>_1496 ;
  wire \ppu/sprite_fsm/oam_state_FSM_FFd1-In ;
  wire \ppu/sprite_fsm/oam_state_FSM_FFd2-In ;
  wire \ppu/sprite_fsm/oam_state_FSM_FFd3-In ;
  wire \ppu/sprite_fsm/oam_state_FSM_FFd4-In ;
  wire \ppu/sprite_fsm/Result<7>1 ;
  wire \ppu/sprite_fsm/Result<6>1 ;
  wire \ppu/sprite_fsm/Result<5>2 ;
  wire \ppu/sprite_fsm/Result<4>3 ;
  wire \ppu/sprite_fsm/Result<3>3 ;
  wire \ppu/sprite_fsm/Result<2>4 ;
  wire \ppu/sprite_fsm/Result<1>5 ;
  wire \ppu/sprite_fsm/Result<0>5 ;
  wire \ppu/sprite_fsm/Result<5>1 ;
  wire \ppu/sprite_fsm/Result<4>2 ;
  wire \ppu/sprite_fsm/Result<3>2 ;
  wire \ppu/sprite_fsm/Result<2>3 ;
  wire \ppu/sprite_fsm/Result<1>4 ;
  wire \ppu/sprite_fsm/Result<0>4 ;
  wire \ppu/sprite_fsm/Result<4>1 ;
  wire \ppu/sprite_fsm/Result<3>1 ;
  wire \ppu/sprite_fsm/Result<2>2 ;
  wire \ppu/sprite_fsm/Result<1>3 ;
  wire \ppu/sprite_fsm/Result<0>3 ;
  wire \ppu/sprite_fsm/Result<1>2 ;
  wire \ppu/sprite_fsm/Result<0>2 ;
  wire \ppu/sprite_fsm/Result<2>1 ;
  wire \ppu/sprite_fsm/Result<1>1 ;
  wire \ppu/sprite_fsm/Result<0>1 ;
  wire \ppu/sprite_fsm/Mcount_pri_oam_addr_cnt7 ;
  wire \ppu/sprite_fsm/Mcount_pri_oam_addr_cnt6 ;
  wire \ppu/sprite_fsm/Mcount_pri_oam_addr_cnt5 ;
  wire \ppu/sprite_fsm/Mcount_pri_oam_addr_cnt4 ;
  wire \ppu/sprite_fsm/Mcount_pri_oam_addr_cnt3 ;
  wire \ppu/sprite_fsm/Mcount_pri_oam_addr_cnt2 ;
  wire \ppu/sprite_fsm/Mcount_pri_oam_addr_cnt1 ;
  wire \ppu/sprite_fsm/Mcount_pri_oam_addr_cnt ;
  wire \ppu/sprite_fsm/oam_addr_wr_inv ;
  wire \ppu/sprite_fsm/_n0398_inv ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_reg<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_reg<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_reg<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_reg<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_reg<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_reg<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_reg<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_reg<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/rst_bground_read_OR_156_o ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_reg<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_reg<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_reg<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_reg<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_reg<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_reg<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_reg<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_reg<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/_n0072_inv ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_reg<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_reg<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_reg<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_reg<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_reg<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_reg<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_reg<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_reg<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/_n0072_inv ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_reg<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_reg<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_reg<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_reg<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_reg<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_reg<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_reg<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_reg<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/_n0072_inv ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_reg<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_reg<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_reg<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_reg<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_reg<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_reg<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_reg<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_reg<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/_n0072_inv ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_reg<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_reg<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_reg<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_reg<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_reg<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_reg<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_reg<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_reg<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/_n0072_inv ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_reg<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_reg<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_reg<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_reg<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_reg<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_reg<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_reg<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_reg<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/_n0072_inv ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_reg<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_reg<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_reg<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_reg<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_reg<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_reg<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_reg<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_reg<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<7> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<6> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<5> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<4> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<2> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<1> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<0> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/_n0072_inv ;
  wire \ppu/sprite_fsm/n_cnt_en_n_cnt_overflow_AND_109_o ;
  wire \ppu/sprite_fsm/y_diff_reg2[3]_v_inversion_xor_65_OUT<0> ;
  wire \ppu/sprite_fsm/y_diff_reg2[3]_v_inversion_xor_65_OUT<1> ;
  wire \ppu/sprite_fsm/y_diff_reg2[3]_v_inversion_xor_65_OUT<2> ;
  wire \ppu/sprite_fsm/y_diff_reg2[3]_v_inversion_xor_65_OUT<3> ;
  wire \ppu/sprite_fsm/n_cnt_en ;
  wire \ppu/sprite_fsm/m_cnt_en ;
  wire \ppu/sprite_fsm/sec_oam_wr ;
  wire \ppu/sprite_fsm/scanline_cnt[3]_sec_oam_dout[3]_sub_60_OUT<0> ;
  wire \ppu/sprite_fsm/scanline_cnt[3]_sec_oam_dout[3]_sub_60_OUT<1> ;
  wire \ppu/sprite_fsm/scanline_cnt[3]_sec_oam_dout[3]_sub_60_OUT<2> ;
  wire \ppu/sprite_fsm/scanline_cnt[3]_sec_oam_dout[3]_sub_60_OUT<3> ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].pattern1_ld ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].pattern1_ld ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].pattern1_ld ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].pattern1_ld ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].pattern1_ld ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].pattern1_ld ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].pattern1_ld ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].pattern1_ld ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].pattern0_ld ;
  wire \ppu/sprite_fsm/sprite_buffer_load[6].pattern0_ld ;
  wire \ppu/sprite_fsm/sprite_buffer_load[5].pattern0_ld ;
  wire \ppu/sprite_fsm/sprite_buffer_load[4].pattern0_ld ;
  wire \ppu/sprite_fsm/sprite_buffer_load[3].pattern0_ld ;
  wire \ppu/sprite_fsm/sprite_buffer_load[2].pattern0_ld ;
  wire \ppu/sprite_fsm/sprite_buffer_load[1].pattern0_ld ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].pattern0_ld ;
  wire \ppu/sprite_fsm/scanline_begin_m_cnt_clr_OR_99_o_1933 ;
  wire \ppu/sprite_fsm/sec_oam_addr_cnt_en ;
  wire \ppu/sprite_fsm/sprite_attribute_wr ;
  wire \ppu/sprite_fsm/sprite_tile_index_wr ;
  wire \ppu/sprite_fsm/sprite_range_wr ;
  wire \ppu/sprite_fsm/y_diff_reg2_wr ;
  wire \ppu/sprite_fsm/oam_dout_sel ;
  wire \ppu/sprite_fsm/scanline_cnt[8]_GND_6_o_sub_45_OUT<3> ;
  wire \ppu/sprite_fsm/scanline_cnt[8]_GND_6_o_sub_45_OUT<4> ;
  wire \ppu/sprite_fsm/scanline_cnt[8]_GND_6_o_sub_45_OUT<5> ;
  wire \ppu/sprite_fsm/scanline_cnt[8]_GND_6_o_sub_45_OUT<6> ;
  wire \ppu/sprite_fsm/scanline_cnt[8]_GND_6_o_sub_45_OUT<7> ;
  wire \ppu/sprite_fsm/scanline_cnt[8]_GND_6_o_sub_45_OUT<8> ;
  wire \ppu/sprite_fsm/oam_temp_reg_wr ;
  wire \ppu/sprite_fsm/rst_bgnd_read_end_OR_108_o ;
  wire \ppu/sprite_fsm/oam_temp_reg_set ;
  wire \ppu/sprite_fsm/sprite_in_range ;
  wire \ppu/sprite_fsm/rst_scanline_begin_OR_96_o ;
  wire \ppu/sprite_fsm/rst_start_rendering_OR_95_o ;
  wire \ppu/sprite_fsm/sprite0_in_range_0_1952 ;
  wire \ppu/sprite_fsm/sprite0_in_range_1_1978 ;
  wire \ppu/sprite_fsm/oam_state_FSM_FFd4_2005 ;
  wire \ppu/sprite_fsm/oam_state_FSM_FFd3_2006 ;
  wire \ppu/sprite_fsm/oam_state_FSM_FFd2_2007 ;
  wire \ppu/sprite_fsm/oam_state_FSM_FFd1_2008 ;
  wire \ppu/sprite_fsm/n_cnt_max_reached_2009 ;
  wire \ppu/vga_top/_n0134<11>2 ;
  wire \ppu/vga_top/_n01612 ;
  wire \ppu/vga_top/_n0134<11>1 ;
  wire \ppu/vga_top/_n01611 ;
  wire \ppu/vga_top/_n01651_2031 ;
  wire \ppu/vga_top/write_ctrl ;
  wire \ppu/vga_top/Result<10>1 ;
  wire \ppu/vga_top/Result<9>2 ;
  wire \ppu/vga_top/Result<8>2 ;
  wire \ppu/vga_top/Result<7>2 ;
  wire \ppu/vga_top/Result<6>2 ;
  wire \ppu/vga_top/Result<5>2 ;
  wire \ppu/vga_top/Result<4>2 ;
  wire \ppu/vga_top/Result<3>2 ;
  wire \ppu/vga_top/Result<2>2 ;
  wire \ppu/vga_top/Result<1>2 ;
  wire \ppu/vga_top/Result<0>2 ;
  wire \ppu/vga_top/vga_en_inv ;
  wire \ppu/vga_top/Result<9>1 ;
  wire \ppu/vga_top/Result<8>1 ;
  wire \ppu/vga_top/Result<7>1 ;
  wire \ppu/vga_top/Result<6>1 ;
  wire \ppu/vga_top/Result<5>1 ;
  wire \ppu/vga_top/Result<4>1 ;
  wire \ppu/vga_top/Result<3>1 ;
  wire \ppu/vga_top/Result<2>1 ;
  wire \ppu/vga_top/Result<1>1 ;
  wire \ppu/vga_top/Result<0>1 ;
  wire \ppu/vga_top/_n0134_inv ;
  wire \ppu/vga_top/Mcount_v_cnt9 ;
  wire \ppu/vga_top/Mcount_v_cnt8 ;
  wire \ppu/vga_top/Mcount_v_cnt7 ;
  wire \ppu/vga_top/Mcount_v_cnt6 ;
  wire \ppu/vga_top/Mcount_v_cnt5 ;
  wire \ppu/vga_top/Mcount_v_cnt4 ;
  wire \ppu/vga_top/Mcount_v_cnt3 ;
  wire \ppu/vga_top/Mcount_v_cnt2 ;
  wire \ppu/vga_top/Mcount_v_cnt1 ;
  wire \ppu/vga_top/Mcount_v_cnt ;
  wire \ppu/vga_top/GND_9_o_GND_9_o_equal_15_o_inv ;
  wire \ppu/vga_top/Mcount_x_writecntr9 ;
  wire \ppu/vga_top/Mcount_x_writecntr8 ;
  wire \ppu/vga_top/Mcount_x_writecntr7 ;
  wire \ppu/vga_top/Mcount_x_writecntr6 ;
  wire \ppu/vga_top/Mcount_x_writecntr5 ;
  wire \ppu/vga_top/Mcount_x_writecntr4 ;
  wire \ppu/vga_top/Mcount_x_writecntr3 ;
  wire \ppu/vga_top/Mcount_x_writecntr2 ;
  wire \ppu/vga_top/Mcount_x_writecntr1 ;
  wire \ppu/vga_top/Mcount_x_writecntr ;
  wire \ppu/vga_top/x_writecntr[9]_PWR_11_o_equal_47_o_inv ;
  wire \ppu/vga_top/_n0176_inv ;
  wire \ppu/vga_top/GND_9_o_vga_en_AND_212_o ;
  wire \ppu/vga_top/vga_en ;
  wire \ppu/vga_top/x_writecntr[9]_PWR_11_o_equal_47_o ;
  wire \ppu/vga_top/x_ppucntr[10]_PWR_11_o_equal_36_o ;
  wire \ppu/vga_top/GND_9_o_GND_9_o_equal_15_o ;
  wire \ppu/vga_top/GND_9_o_GND_9_o_equal_30_o ;
  wire \ppu/vga_top/GND_9_o_GND_9_o_equal_8_o ;
  wire \ppu/vga_top/h_blank_v_blank_OR_206_o ;
  wire \ppu/vga_top/rst_x_ppucntr[10]_OR_196_o ;
  wire \ppu/vga_top/rst_GND_9_o_OR_192_o ;
  wire \ppu/vga_top/v_blank_2196 ;
  wire \ppu/vga_top/v_sync_2197 ;
  wire \ppu/vga_top/buff_sel_2220 ;
  wire \ppu/vga_top/h_blank_2252 ;
  wire \ppu/vga_top/h_sync_2253 ;
  wire \ppu/vga_top/blank_reg_2254 ;
  wire \ppu/vga_top/vsync_reg_2255 ;
  wire \ppu/vga_top/hsync_reg_2256 ;
  wire \ppu/vga_top/buff_sel_reg_2257 ;
  wire \ppu/vga_top/tmds_transmitter/oserdes0/iob_dout ;
  wire \ppu/vga_top/tmds_transmitter/oserdes0/cascade_di ;
  wire \ppu/vga_top/tmds_transmitter/oserdes0/cascade_ti ;
  wire \ppu/vga_top/tmds_transmitter/oserdes0/cascade_do ;
  wire \ppu/vga_top/tmds_transmitter/oserdes0/cascade_to ;
  wire \ppu/vga_top/tmds_transmitter/oserdes1/iob_dout ;
  wire \ppu/vga_top/tmds_transmitter/oserdes1/cascade_di ;
  wire \ppu/vga_top/tmds_transmitter/oserdes1/cascade_ti ;
  wire \ppu/vga_top/tmds_transmitter/oserdes1/cascade_do ;
  wire \ppu/vga_top/tmds_transmitter/oserdes1/cascade_to ;
  wire \ppu/vga_top/tmds_transmitter/oserdes2/iob_dout ;
  wire \ppu/vga_top/tmds_transmitter/oserdes2/cascade_di ;
  wire \ppu/vga_top/tmds_transmitter/oserdes2/cascade_ti ;
  wire \ppu/vga_top/tmds_transmitter/oserdes2/cascade_do ;
  wire \ppu/vga_top/tmds_transmitter/oserdes2/cascade_to ;
  wire \ppu/vga_top/tmds_transmitter/oserdes_clk/iob_dout ;
  wire \ppu/vga_top/tmds_transmitter/oserdes_clk/cascade_di ;
  wire \ppu/vga_top/tmds_transmitter/oserdes_clk/cascade_ti ;
  wire \ppu/vga_top/tmds_transmitter/oserdes_clk/cascade_do ;
  wire \ppu/vga_top/tmds_transmitter/oserdes_clk/cascade_to ;
  wire \ppu/vga_top/tmds_transmitter/tmds_clk_INV_106_o ;
  wire \ppu/vga_top/tmds_transmitter/serdes_rst ;
  wire \ppu/vga_top/tmds_transmitter/blank_in_INV_102_o ;
  wire \ppu/vga_top/tmds_transmitter/tmds_clk_2329 ;
  wire \ppu/vga_top/tmds_transmitter/rst_sync_reg_1_2330 ;
  wire \ppu/vga_top/tmds_transmitter/rst_sync_reg_2_2331 ;
  wire \ppu/vga_top/tmds_transmitter/rst_sync_reg_0_2332 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>21 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_40_OUT_cy<3> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_38_OUT_cy<3> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_38_OUT_lut<1> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd9_cy<0>2 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd91_2393 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd9_lut<0>1_2394 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd9 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd4_cy<0>2 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd41_2398 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd4_lut<0>1_2399 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd4 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd8 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd3 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_44_OUT_cy<0>3 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_44_OUT_cy<0>2 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>1 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_47_OUT_cy<0>3 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_47_OUT_cy<0>2 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd_29 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd_19 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd_24 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd_14 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd_04 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/PWR_13_o_s1_bit_sum[3]_sub_23_OUT<1> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/PWR_13_o_s1_bit_sum[3]_sub_23_OUT<2> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/PWR_13_o_s1_bit_sum[3]_sub_23_OUT<3> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/cnt[4]_GND_11_o_mux_50_OUT<1> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/cnt[4]_GND_11_o_mux_50_OUT<2> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/cnt[4]_GND_11_o_mux_50_OUT<3> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/cnt[4]_GND_11_o_mux_50_OUT<4> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/decision3_2429 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg[5]_decision3_mux_55_OUT<0> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg[5]_decision3_mux_55_OUT<1> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg[5]_decision3_mux_55_OUT<2> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg[5]_decision3_mux_55_OUT<3> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg[5]_decision3_mux_55_OUT<4> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg[5]_decision3_mux_55_OUT<5> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg[5]_decision3_mux_55_OUT<6> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg[5]_decision3_mux_55_OUT<7> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg[5]_decision3_mux_55_OUT<8> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg[5]_decision3_mux_55_OUT<9> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/decision2_2440 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>21 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_40_OUT_cy<3> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_38_OUT_cy<3> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_38_OUT_lut<1> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd9_cy<0>2 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd91_2507 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd9_lut<0>1_2508 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd9 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd4_cy<0>2 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd41_2512 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd4_lut<0>1_2513 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd4 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd8 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd3 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_44_OUT_cy<0>3 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>3 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_44_OUT_cy<0>2 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>1 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_47_OUT_cy<0>3 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_47_OUT_lut<0>3 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_47_OUT_cy<0>2 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd_29 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd_19 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd_24 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd_14 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd_04 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/PWR_13_o_s1_bit_sum[3]_sub_23_OUT<1> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/PWR_13_o_s1_bit_sum[3]_sub_23_OUT<2> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/PWR_13_o_s1_bit_sum[3]_sub_23_OUT<3> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/cnt[4]_GND_11_o_mux_50_OUT<1> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/cnt[4]_GND_11_o_mux_50_OUT<2> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/cnt[4]_GND_11_o_mux_50_OUT<3> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/cnt[4]_GND_11_o_mux_50_OUT<4> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/decision3_2545 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/ctrl_reg[5]_decision3_mux_55_OUT<0> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/ctrl_reg[5]_decision3_mux_55_OUT<1> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/ctrl_reg[5]_decision3_mux_55_OUT<2> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/ctrl_reg[5]_decision3_mux_55_OUT<3> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/ctrl_reg[5]_decision3_mux_55_OUT<4> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/ctrl_reg[5]_decision3_mux_55_OUT<5> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/ctrl_reg[5]_decision3_mux_55_OUT<6> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/ctrl_reg[5]_decision3_mux_55_OUT<7> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/ctrl_reg[5]_decision3_mux_55_OUT<8> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/ctrl_reg[5]_decision3_mux_55_OUT<9> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/decision2_2556 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>21 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_40_OUT_cy<3> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_38_OUT_cy<3> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_38_OUT_lut<1> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd9_cy<0>2 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd91_2615 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd9_lut<0>1_2616 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd9 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd4_cy<0>2 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd41_2620 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd4_lut<0>1_2621 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd4 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd8 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd3 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>4 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_44_OUT_cy<0>3 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>3 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_44_OUT_cy<0>2 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>1 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_47_OUT_lut<0>4 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_47_OUT_cy<0>3 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_47_OUT_lut<0>3 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_47_OUT_cy<0>2 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd_29 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd_19 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd_24 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd_14 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd_04 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/PWR_13_o_s1_bit_sum[3]_sub_23_OUT<1> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/PWR_13_o_s1_bit_sum[3]_sub_23_OUT<2> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/PWR_13_o_s1_bit_sum[3]_sub_23_OUT<3> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/cnt[4]_GND_11_o_mux_50_OUT<1> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/cnt[4]_GND_11_o_mux_50_OUT<2> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/cnt[4]_GND_11_o_mux_50_OUT<3> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/cnt[4]_GND_11_o_mux_50_OUT<4> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/decision3_2655 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/ctrl_reg[5]_decision3_mux_55_OUT<0> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/ctrl_reg[5]_decision3_mux_55_OUT<1> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/ctrl_reg[5]_decision3_mux_55_OUT<2> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/ctrl_reg[5]_decision3_mux_55_OUT<3> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/ctrl_reg[5]_decision3_mux_55_OUT<4> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/ctrl_reg[5]_decision3_mux_55_OUT<5> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/ctrl_reg[5]_decision3_mux_55_OUT<6> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/ctrl_reg[5]_decision3_mux_55_OUT<7> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/ctrl_reg[5]_decision3_mux_55_OUT<8> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/ctrl_reg[5]_decision3_mux_55_OUT<9> ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/decision2_2666 ;
  wire \ppu/vga_top/tmds_transmitter/serializer/Mcount_wr_address3 ;
  wire \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<0> ;
  wire \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<1> ;
  wire \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<2> ;
  wire \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<3> ;
  wire \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<4> ;
  wire \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<5> ;
  wire \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<6> ;
  wire \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<7> ;
  wire \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<8> ;
  wire \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<9> ;
  wire \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<10> ;
  wire \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<11> ;
  wire \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<12> ;
  wire \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<13> ;
  wire \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<14> ;
  wire \sprite_dma/oam_dma_state_FSM_FFd2-In2_2801 ;
  wire \sprite_dma/oam_dma_state_FSM_FFd2_2818 ;
  wire \sprite_dma/oam_dma_state_FSM_FFd3_2819 ;
  wire \sprite_dma/oam_dma_state_FSM_FFd2-In ;
  wire \sprite_dma/address_sel[1]_reduce_or_39_o ;
  wire \sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<0> ;
  wire \sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<1> ;
  wire \sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<2> ;
  wire \sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<3> ;
  wire \sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<4> ;
  wire \sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<5> ;
  wire \sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<6> ;
  wire \sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<7> ;
  wire \sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<8> ;
  wire \sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<9> ;
  wire \sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<10> ;
  wire \sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<11> ;
  wire \sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<12> ;
  wire \sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<13> ;
  wire \sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<14> ;
  wire \sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<15> ;
  wire \sprite_dma/oam_dma_state[2]_INV_111_o ;
  wire \sprite_dma/oam_dma_addr_ld ;
  wire \sprite_dma/oam_dma_din_reg_ld ;
  wire \sprite_dma/oam_dma_addr_inc ;
  wire \sprite_dma/ph2_rising_oam_dma_state[2]_AND_226_o ;
  wire \sprite_dma/rst_oam_dma_addr_ld_OR_227_o ;
  wire \sprite_dma/oam_dma_state_FSM_FFd1_2845 ;
  wire \sprite_dma/oam_dma_state[2]_GND_19_o_equal_25_o ;
  wire N7;
  wire \ppu/read_sel[3]_status_reg[7]_select_353_OUT<0>2_2872 ;
  wire \ppu/read_sel[3]_status_reg[7]_select_353_OUT<1>1_2873 ;
  wire \ppu/read_sel[3]_status_reg[7]_select_353_OUT<1>2_2874 ;
  wire \ppu/read_sel[3]_status_reg[7]_select_353_OUT<2>1_2875 ;
  wire \ppu/read_sel[3]_status_reg[7]_select_353_OUT<2>2_2876 ;
  wire \ppu/read_sel[3]_status_reg[7]_select_353_OUT<3>1_2877 ;
  wire \ppu/read_sel[3]_status_reg[7]_select_353_OUT<3>2_2878 ;
  wire N9;
  wire N11;
  wire N13;
  wire \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT12_2882 ;
  wire \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT1 ;
  wire \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT7 ;
  wire \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT8 ;
  wire N15;
  wire N17;
  wire \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT111 ;
  wire N19;
  wire \ppu/first_column1_2890 ;
  wire \ppu/first_column2_2891 ;
  wire N21;
  wire \ppu/x_rendercntr[1]_bgrender_state[2]_AND_41_o1_2893 ;
  wire \ppu/x_rendercntr[1]_bgrender_state[2]_AND_41_o2_2894 ;
  wire \ppu/next_pixel1_2895 ;
  wire \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT5 ;
  wire \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT51_2897 ;
  wire N25;
  wire \ppu/read_sel[3]_status_reg[7]_select_353_OUT<5>1_2899 ;
  wire \ppu/read_sel[3]_status_reg[7]_select_353_OUT<5>2_2900 ;
  wire N27;
  wire \ppu/_n0916_inv2_2902 ;
  wire \ppu/_n0916_inv3_2903 ;
  wire \ppu/_n0916_inv4_2904 ;
  wire N29;
  wire N33;
  wire \ppu/y_renderingcntr[8]_ppu_enable_AND_73_o1_2907 ;
  wire \ppu/y_renderingcntr[8]_ppu_enable_AND_73_o2_2908 ;
  wire N35;
  wire \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT13 ;
  wire \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT14 ;
  wire \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT15 ;
  wire \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT16 ;
  wire \ppu/bgrender_state_FSM_FFd3-In1_2914 ;
  wire \ppu/bgrender_state_FSM_FFd3-In2_2915 ;
  wire \ppu/bgrender_state_FSM_FFd3-In3_2916 ;
  wire \ppu/bgrender_state_FSM_FFd2-In1_2917 ;
  wire \ppu/bgrender_state_FSM_FFd2-In2_2918 ;
  wire \controller_top/read_sel[1]_controller1_data[7]_select_23_OUT<0>11_2919 ;
  wire \controller_top/read_sel[1]_controller1_data[7]_select_23_OUT<0>12_2920 ;
  wire \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel311_2921 ;
  wire \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel313_2922 ;
  wire \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel314_2923 ;
  wire \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel316_2924 ;
  wire \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel317_2925 ;
  wire \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel318_2926 ;
  wire \ppu/sprite_fsm/sprite_mux/Mmux_sprite_priority1 ;
  wire \ppu/sprite_fsm/sprite_mux/Mmux_sprite_priority15 ;
  wire \ppu/sprite_fsm/n_cnt_en1 ;
  wire \ppu/sprite_fsm/n_cnt_en2 ;
  wire \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel13_2931 ;
  wire \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel14_2932 ;
  wire \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel16_2933 ;
  wire \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel17_2934 ;
  wire \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel19_2935 ;
  wire \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel110_2936 ;
  wire \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel112 ;
  wire \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel2 ;
  wire \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel23 ;
  wire \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel25 ;
  wire \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel26_2941 ;
  wire \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel29 ;
  wire \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel212 ;
  wire N39;
  wire \ppu/sprite_fsm/oam_state_FSM_FFd3-In1_2945 ;
  wire \ppu/sprite_fsm/oam_state_FSM_FFd3-In2_2946 ;
  wire \ppu/sprite_fsm/oam_state_FSM_FFd3-In4_2947 ;
  wire \ppu/sprite_fsm/oam_state_FSM_FFd3-In5_2948 ;
  wire \ppu/sprite_fsm/oam_state_FSM_FFd3-In6_2949 ;
  wire \ppu/sprite_fsm/oam_state_FSM_FFd2-In1_2950 ;
  wire \ppu/sprite_fsm/oam_state_FSM_FFd2-In2_2951 ;
  wire \ppu/sprite_fsm/sec_oam_addr_cnt_en1_2952 ;
  wire \ppu/sprite_fsm/sec_oam_addr_cnt_en2_2953 ;
  wire N43;
  wire N44;
  wire N45;
  wire N46;
  wire \ppu/sprite_fsm/oam_state_FSM_FFd4-In1_2958 ;
  wire \ppu/sprite_fsm/oam_state_FSM_FFd4-In2_2959 ;
  wire \ppu/sprite_fsm/oam_state_FSM_FFd4-In5_2960 ;
  wire \ppu/sprite_fsm/oam_state_FSM_FFd4-In6_2961 ;
  wire \ppu/sprite_fsm/oam_state_FSM_FFd4-In7_2962 ;
  wire \ppu/sprite_fsm/oam_state_FSM_FFd4-In9_2963 ;
  wire \ppu/sprite_fsm/oam_state_FSM_FFd4-In10 ;
  wire \ppu/sprite_fsm/oam_state_FSM_FFd4-In11 ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o21_2966 ;
  wire \ppu/sprite_fsm/oam_state_FSM_FFd1-In1_2967 ;
  wire \ppu/sprite_fsm/oam_state_FSM_FFd1-In4 ;
  wire N53;
  wire N55;
  wire N57;
  wire N59;
  wire N61;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/Mmux_cnt[4]_GND_11_o_mux_50_OUT61 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/Mmux_cnt[4]_GND_11_o_mux_50_OUT8 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/Mmux_cnt[4]_GND_11_o_mux_50_OUT82 ;
  wire N63;
  wire N65;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/Mmux_cnt[4]_GND_11_o_mux_50_OUT10 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_b/Mmux_cnt[4]_GND_11_o_mux_50_OUT101_2980 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/Mmux_cnt[4]_GND_11_o_mux_50_OUT6 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/Mmux_cnt[4]_GND_11_o_mux_50_OUT61_2982 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/Mmux_cnt[4]_GND_11_o_mux_50_OUT8 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/Mmux_cnt[4]_GND_11_o_mux_50_OUT82 ;
  wire N67;
  wire N69;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/Mmux_cnt[4]_GND_11_o_mux_50_OUT10 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_g/Mmux_cnt[4]_GND_11_o_mux_50_OUT101_2988 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/Mmux_cnt[4]_GND_11_o_mux_50_OUT6 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/Mmux_cnt[4]_GND_11_o_mux_50_OUT61_2990 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/Mmux_cnt[4]_GND_11_o_mux_50_OUT8 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/Mmux_cnt[4]_GND_11_o_mux_50_OUT82 ;
  wire N71;
  wire N73;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/Mmux_cnt[4]_GND_11_o_mux_50_OUT10 ;
  wire \ppu/vga_top/tmds_transmitter/encoder_r/Mmux_cnt[4]_GND_11_o_mux_50_OUT101_2996 ;
  wire \sprite_dma/oam_dma_state_FSM_FFd2-In1_2997 ;
  wire \sprite_dma/oam_dma_state_FSM_FFd2-In3_2998 ;
  wire N75;
  wire NlwRenamedSig_IO_rstn_in;
  wire NlwRenamedSig_IO_ctrl1_data;
  wire NlwRenamedSig_IO_ctrl2_data;
  wire \ppu/lost_sprites_glue_set_3008 ;
  wire \ppu/sprite0_hit_glue_set_3009 ;
  wire \ppu/read_enable_glue_set_3010 ;
  wire \ppu/sprite_fsm/sprite0_in_range_0_glue_set_3011 ;
  wire \ppu/vga_top/v_blank_glue_set_3012 ;
  wire \ppu/vga_top/v_sync_glue_rst_3013 ;
  wire \ppu/vga_top/h_sync_glue_rst_3014 ;
  wire \ppu/Mcount_x_rendercntr_lut<0>1 ;
  wire \ppu/Mcount_x_rendercntr_cy<1>_rt_3016 ;
  wire \ppu/Mcount_x_rendercntr_cy<2>_rt_3017 ;
  wire \ppu/Mcount_x_rendercntr_cy<3>_rt_3018 ;
  wire \ppu/Mcount_x_rendercntr_cy<4>_rt_3019 ;
  wire \ppu/Mcount_x_rendercntr_cy<5>_rt_3020 ;
  wire \ppu/Mcount_x_rendercntr_cy<6>_rt_3021 ;
  wire \ppu/Mcount_x_rendercntr_cy<7>_rt_3022 ;
  wire \ppu/Mcount_x_rendercntr_cy<8>_rt_3023 ;
  wire \ppu/Mcount_x_rendercntr_cy<9>_rt_3024 ;
  wire \ppu/sprite_fsm/Mcount_scanline_cnt_cy<7>_rt_3025 ;
  wire \ppu/sprite_fsm/Mcount_scanline_cnt_cy<6>_rt_3026 ;
  wire \ppu/sprite_fsm/Mcount_scanline_cnt_cy<5>_rt_3027 ;
  wire \ppu/sprite_fsm/Mcount_scanline_cnt_cy<4>_rt_3028 ;
  wire \ppu/sprite_fsm/Mcount_scanline_cnt_cy<3>_rt_3029 ;
  wire \ppu/sprite_fsm/Mcount_scanline_cnt_cy<2>_rt_3030 ;
  wire \ppu/sprite_fsm/Mcount_scanline_cnt_cy<1>_rt_3031 ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<6>_rt_3032 ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<5>_rt_3033 ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<4>_rt_3034 ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<3>_rt_3035 ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<2>_rt_3036 ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<1>_rt_3037 ;
  wire \ppu/vga_top/Mcount_startupcntr_cy<10>_rt_3038 ;
  wire \ppu/vga_top/Mcount_startupcntr_cy<9>_rt_3039 ;
  wire \ppu/vga_top/Mcount_startupcntr_cy<8>_rt_3040 ;
  wire \ppu/vga_top/Mcount_startupcntr_cy<7>_rt_3041 ;
  wire \ppu/vga_top/Mcount_startupcntr_cy<6>_rt_3042 ;
  wire \ppu/vga_top/Mcount_startupcntr_cy<5>_rt_3043 ;
  wire \ppu/vga_top/Mcount_startupcntr_cy<4>_rt_3044 ;
  wire \ppu/vga_top/Mcount_startupcntr_cy<3>_rt_3045 ;
  wire \ppu/vga_top/Mcount_startupcntr_cy<2>_rt_3046 ;
  wire \ppu/vga_top/Mcount_startupcntr_cy<1>_rt_3047 ;
  wire \ppu/vga_top/Mcount_x_ppucntr_cy<9>_rt_3048 ;
  wire \ppu/vga_top/Mcount_x_ppucntr_cy<8>_rt_3049 ;
  wire \ppu/vga_top/Mcount_x_ppucntr_cy<7>_rt_3050 ;
  wire \ppu/vga_top/Mcount_x_ppucntr_cy<6>_rt_3051 ;
  wire \ppu/vga_top/Mcount_x_ppucntr_cy<5>_rt_3052 ;
  wire \ppu/vga_top/Mcount_x_ppucntr_cy<4>_rt_3053 ;
  wire \ppu/vga_top/Mcount_x_ppucntr_cy<3>_rt_3054 ;
  wire \ppu/vga_top/Mcount_x_ppucntr_cy<2>_rt_3055 ;
  wire \ppu/vga_top/Mcount_x_ppucntr_cy<1>_rt_3056 ;
  wire \ppu/vga_top/Mcount_h_cnt_cy<8>_rt_3057 ;
  wire \ppu/vga_top/Mcount_h_cnt_cy<7>_rt_3058 ;
  wire \ppu/vga_top/Mcount_h_cnt_cy<6>_rt_3059 ;
  wire \ppu/vga_top/Mcount_h_cnt_cy<5>_rt_3060 ;
  wire \ppu/vga_top/Mcount_h_cnt_cy<4>_rt_3061 ;
  wire \ppu/vga_top/Mcount_h_cnt_cy<3>_rt_3062 ;
  wire \ppu/vga_top/Mcount_h_cnt_cy<2>_rt_3063 ;
  wire \ppu/vga_top/Mcount_h_cnt_cy<1>_rt_3064 ;
  wire \sprite_dma/Mcount_oam_dma_addr_lsb_cy<6>_rt_3065 ;
  wire \sprite_dma/Mcount_oam_dma_addr_lsb_cy<5>_rt_3066 ;
  wire \sprite_dma/Mcount_oam_dma_addr_lsb_cy<4>_rt_3067 ;
  wire \sprite_dma/Mcount_oam_dma_addr_lsb_cy<3>_rt_3068 ;
  wire \sprite_dma/Mcount_oam_dma_addr_lsb_cy<2>_rt_3069 ;
  wire \sprite_dma/Mcount_oam_dma_addr_lsb_cy<1>_rt_3070 ;
  wire \ppu/Mcount_x_rendercntr_xor<10>_rt_3071 ;
  wire \ppu/sprite_fsm/Mcount_scanline_cnt_xor<8>_rt_3072 ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_xor<7>_rt_3073 ;
  wire \ppu/vga_top/Mcount_startupcntr_xor<11>_rt_3074 ;
  wire \ppu/vga_top/Mcount_x_ppucntr_xor<10>_rt_3075 ;
  wire \ppu/vga_top/Mcount_h_cnt_xor<9>_rt_3076 ;
  wire \sprite_dma/Mcount_oam_dma_addr_lsb_xor<7>_rt_3077 ;
  wire \ppu/h_sel_cntr_rstpot_3078 ;
  wire \ppu/oddframe_rstpot_3079 ;
  wire even_cycle_rstpot_3080;
  wire \ppu/v_sel_cntr_rstpot_3081 ;
  wire \controller_top/controller2_data_reg_rstpot_3082 ;
  wire \controller_top/controller1_data_reg_rstpot_3083 ;
  wire \controller_top/controller_latch_rstpot_3084 ;
  wire \ppu/sprite_fsm/sprite0_in_range_1_rstpot_3085 ;
  wire \ppu/vga_top/buff_sel_rstpot_3086 ;
  wire \ppu/clkgen_cnt_en_rstpot ;
  wire \ppu/attribute_read_reg_rstpot_3088 ;
  wire \ppu/bg_lsb_read_reg_rstpot_3089 ;
  wire \ppu/bg_msb_read_reg_rstpot_3090 ;
  wire \ppu/ppu_mem_wr_request_reg_rstpot_3091 ;
  wire \ppu/irq_rstpot_3092 ;
  wire \controller_top/controller2_out_clk_rstpot ;
  wire \controller_top/controller1_out_clk_rstpot ;
  wire \sprite_dma/oam_dma_state_FSM_FFd3_rstpot_3095 ;
  wire \ppu/interrupt_flag_rstpot_3096 ;
  wire \memory_manager/cpu_work_ram_rd_ack_rstpot_3097 ;
  wire \memory_manager/cpu_prog_rom_rd_ack_rstpot_3098 ;
  wire \ppu/sprite_fsm/n_cnt_max_reached_rstpot_3099 ;
  wire \ppu/vga_top/h_blank_rstpot_3100 ;
  wire \ppu/second_write_rstpot1_3101 ;
  wire \ppu/nametable_read_reg_rstpot1_3102 ;
  wire N77;
  wire N78;
  wire N82;
  wire N84;
  wire N88;
  wire N90;
  wire N96;
  wire N97;
  wire N109;
  wire N110;
  wire N112;
  wire N118;
  wire N120;
  wire N121;
  wire N124;
  wire N127;
  wire N129;
  wire N133;
  wire N137;
  wire N140;
  wire N141;
  wire N143;
  wire N145;
  wire N147;
  wire N149;
  wire N150;
  wire N152;
  wire N153;
  wire N155;
  wire N156;
  wire N158;
  wire N159;
  wire N161;
  wire N162;
  wire N167;
  wire N168;
  wire N169;
  wire N171;
  wire N172;
  wire N173;
  wire N175;
  wire N176;
  wire N178;
  wire N180;
  wire N182;
  wire N184;
  wire N188;
  wire N189;
  wire N190;
  wire N191;
  wire N192;
  wire N193;
  wire N194;
  wire N195;
  wire N196;
  wire N197;
  wire N198;
  wire N199;
  wire N204;
  wire N205;
  wire N206;
  wire N207;
  wire N208;
  wire N209;
  wire N210;
  wire N211;
  wire N212;
  wire N213;
  wire N220;
  wire N222;
  wire N224;
  wire N226;
  wire N228;
  wire N230;
  wire N232;
  wire N234;
  wire N236;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv11_3180 ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt_6_1_3181 ;
  wire \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt_7_1_3182 ;
  wire \ppu/sprite_fsm/sprite_x_coord_7_1_3183 ;
  wire \ppu/sprite_fsm/sprite_x_coord_6_1_3184 ;
  wire \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_3185 ;
  wire N238;
  wire N239;
  wire N240;
  wire N241;
  wire N242;
  wire N243;
  wire N244;
  wire N245;
  wire N246;
  wire N247;
  wire N248;
  wire N249;
  wire N250;
  wire N251;
  wire N252;
  wire N253;
  wire N254;
  wire N255;
  wire N256;
  wire N257;
  wire N258;
  wire N259;
  wire N260;
  wire N261;
  wire N262;
  wire N263;
  wire N264;
  wire N265;
  wire N266;
  wire N267;
  wire N268;
  wire N269;
  wire N270;
  wire N271;
  wire inst_LPM_FF_3220;
  wire N34;
  wire N32;
  wire N30;
  wire N28;
  wire N26;
  wire N24;
  wire N22;
  wire N20;
  wire N18;
  wire N16;
  wire N14;
  wire N12;
  wire N10;
  wire N8;
  wire N6;
  wire N4;
  wire \cpu/cpu6502_decoder/_n0040_0_inv ;
  wire \cpu/cpu6502/controller/no_pcl_carry_reg_rstpot1_775 ;
  wire \cpu/cpu6502/controller/inst_reg_clr_rstpot1_774 ;
  wire \cpu/cpu6502/controller/inst_reg_we_rstpot1_773 ;
  wire \cpu/cpu6502/controller/b_flag_value_rstpot_772 ;
  wire \cpu/cpu6502/alu/i_flag_rstpot_771 ;
  wire \cpu/cpu6502/alu/c_flag_rstpot_770 ;
  wire \cpu/cpu6502/controller/no_pcl_carry_reg_rstpot_769 ;
  wire \cpu/cpu6502/controller/inst_reg_clr_rstpot_768 ;
  wire \cpu/cpu6502/controller/inst_reg_we_rstpot_767 ;
  wire \cpu/cpu6502/controller/set_i_flag_rstpot_766 ;
  wire \cpu/cpu6502/addr_gen/address_carry_rstpot_765 ;
  wire \cpu/N154 ;
  wire \cpu/N153 ;
  wire \cpu/N152 ;
  wire \cpu/N151 ;
  wire \cpu/N150 ;
  wire \cpu/N149 ;
  wire \cpu/N148 ;
  wire \cpu/N147 ;
  wire \cpu/N146 ;
  wire \cpu/N145 ;
  wire \cpu/N144 ;
  wire \cpu/N143 ;
  wire \cpu/N142 ;
  wire \cpu/N141 ;
  wire \cpu/N139 ;
  wire \cpu/N137 ;
  wire \cpu/cpu6502/controller/no_pcl_carry_reg_748 ;
  wire \cpu/cpu6502/addr_gen/_n0086_inv ;
  wire \cpu/cpu6502/controller/Reset_OR_DriverANDClockEnable2 ;
  wire \cpu/cpu6502/controller/b_flag_value_745 ;
  wire \cpu/cpu6502/alu/status_op[1]_mem_in[0]_MUX_162_o ;
  wire \cpu/cpu6502/alu/Mmux_status_op[1]_mem_in[0]_MUX_162_o13_cy1_cy_lut_743 ;
  wire \cpu/cpu6502/alu/Madd_n0137_Madd_cy<7>_l1 ;
  wire \cpu/cpu6502/alu/Mmux_status_op[1]_mem_in[0]_MUX_162_o13_lut_741 ;
  wire \cpu/cpu6502/index_reg_sel ;
  wire \cpu/cpu6502/branch_flag_val ;
  wire \cpu/N132 ;
  wire \cpu/N131 ;
  wire \cpu/N129 ;
  wire \cpu/N127 ;
  wire \cpu/N128 ;
  wire \cpu/N125 ;
  wire \cpu/N123 ;
  wire \cpu/N124 ;
  wire \cpu/N121 ;
  wire \cpu/N119 ;
  wire \cpu/N120 ;
  wire \cpu/N116 ;
  wire \cpu/N117 ;
  wire \cpu/N115 ;
  wire \cpu/N112 ;
  wire \cpu/N113 ;
  wire \cpu/N111 ;
  wire \cpu/N108 ;
  wire \cpu/N109 ;
  wire \cpu/N107 ;
  wire \cpu/N105 ;
  wire \cpu/N103 ;
  wire \cpu/N104 ;
  wire \cpu/N101 ;
  wire \cpu/N100 ;
  wire \cpu/cpu6502/alu/Mmux_alu_negative_4_713 ;
  wire \cpu/cpu6502/alu/Mmux_alu_negative_3_712 ;
  wire \cpu/cpu6502/controller/rst_active_glue_rst_711 ;
  wire \cpu/cpu6502/controller/nmi_active_glue_set_710 ;
  wire \cpu/cpu6502/controller/nmi_recognized_glue_set_709 ;
  wire \cpu/cpu6502/alu/Mmux_status_op[1]_mem_in[0]_MUX_162_o1 ;
  wire \cpu/N93 ;
  wire \cpu/N91 ;
  wire \cpu/N89 ;
  wire \cpu/N87 ;
  wire \cpu/N85 ;
  wire \cpu/N83 ;
  wire \cpu/N81 ;
  wire \cpu/N79 ;
  wire \cpu/cpu6502/alu/Mmux_status_op[1]_mem_in[6]_MUX_181_o11_696 ;
  wire \cpu/cpu6502/alu/Mmux_status_op[1]_mem_in[6]_MUX_181_o1 ;
  wire \cpu/cpu6502/alu/Mmux_alu_result81_693 ;
  wire \cpu/cpu6502/alu/Mmux_alu_result8 ;
  wire \cpu/N42 ;
  wire \cpu/N40 ;
  wire \cpu/N38 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd25-In4_685 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd25-In5_684 ;
  wire \cpu/cpu6502/controller/branch_taken ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd25-In3_682 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd25-In2_681 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd25-In1_680 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd20-In2_679 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd20-In1_678 ;
  wire \cpu/N36 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd21-In2_676 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd21-In1_675 ;
  wire \cpu/N34 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd23-In1_673 ;
  wire \cpu/N30 ;
  wire \cpu/N28 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd6-In1_670 ;
  wire \cpu/N26 ;
  wire \cpu/cpu6502/controller/current_state_current_state[4]_GND_4_o_select_152_OUT<4> ;
  wire \cpu/cpu6502/controller/current_state_address_sel<0>1_667 ;
  wire \cpu/N24 ;
  wire \cpu/cpu6502/controller/current_state_current_state[4]_PWR_4_o_select_83_OUT<3>3_662 ;
  wire \cpu/cpu6502/controller/current_state_current_state[4]_PWR_4_o_select_83_OUT<3>2_661 ;
  wire \cpu/cpu6502/controller/current_state_current_state[4]_PWR_4_o_select_83_OUT<3>1_660 ;
  wire \cpu/cpu6502/controller/current_state_current_state[4]_PWR_4_o_select_83_OUT<3> ;
  wire \cpu/N22 ;
  wire \cpu/N20 ;
  wire \cpu/N18 ;
  wire \cpu/N12 ;
  wire \cpu/N10 ;
  wire \cpu/N8 ;
  wire \cpu/N6 ;
  wire \cpu/N4 ;
  wire \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<7>1_650 ;
  wire \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<7>2_649 ;
  wire \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<6>1_648 ;
  wire \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<6>2_647 ;
  wire \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<4>1_646 ;
  wire \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<4>2_645 ;
  wire \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<3>1_644 ;
  wire \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<3>2_643 ;
  wire \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<2>1_642 ;
  wire \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<2>2_641 ;
  wire \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<1>1_640 ;
  wire \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<1>2_639 ;
  wire \cpu/cpu6502/alu/c_flag_636 ;
  wire \cpu/cpu6502/alu/_n0221_inv ;
  wire \cpu/cpu6502/alu/status_op[1]_mem_in[2]_MUX_171_o ;
  wire \cpu/cpu6502/alu/dest_reg_sel[2]_PWR_6_o_equal_55_o ;
  wire \cpu/cpu6502/controller/rst_set_i_flag_OR_110_o ;
  wire \cpu/cpu6502/controller/set_i_flag_611 ;
  wire \cpu/cpu6502/controller/ph1_falling_set_next_state_AND_61_o ;
  wire \cpu/cpu6502/controller/operation_type[2]_PWR_4_o_equal_90_o ;
  wire \cpu/cpu6502/alu/i_flag_608 ;
  wire \cpu/cpu6502/controller/Reset_OR_DriverANDClockEnable ;
  wire \cpu/cpu6502/controller/Reset_OR_DriverANDClockEnable1_606 ;
  wire \cpu/cpu6502/controller/rst_active_605 ;
  wire \cpu/cpu6502/controller/nmi_active_604 ;
  wire \cpu/cpu6502/controller/ph2_rising_nmi_recognized_AND_11_o ;
  wire \cpu/cpu6502/controller/nmi_recognized_602 ;
  wire \cpu/cpu6502/sreg_to_dout ;
  wire \cpu/cpu6502/addr_gen/address_carry_598 ;
  wire \cpu/cpu6502/controller/current_state_current_state[4]_GND_4_o_select_152_OUT<1>1_597 ;
  wire \cpu/cpu6502/controller/_n0556 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd16-In1 ;
  wire \cpu/cpu6502/controller/operation_type[2]_PWR_4_o_equal_130_o ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd20-In111 ;
  wire \cpu/cpu6502/controller/is_interrupt ;
  wire \cpu/cpu6502/controller/current_state_address_sel<0>2_588 ;
  wire \cpu/cpu6502/controller/current_state[4]_operation_type[2]_Select_182_o ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd25-In22 ;
  wire \cpu/cpu6502/controller/addr_mode[2]_GND_4_o_equal_25_o ;
  wire \cpu/cpu6502/addr_gen/address_carry_GND_7_o_MUX_198_o ;
  wire \cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<3>_bdd0 ;
  wire \cpu/cpu6502/decoder/_n0040_0 ;
  wire \cpu/cpu6502/controller/inst_reg_we_576 ;
  wire \cpu/cpu6502/decoder/_n0035 ;
  wire \cpu/cpu6502/controller/inst_reg_clr_574 ;
  wire \cpu/cpu6502/alu/v_flag_573 ;
  wire \cpu/cpu6502/alu/status_op[1]_mem_in[6]_MUX_181_o ;
  wire \cpu/cpu6502/alu/z_flag_571 ;
  wire \cpu/cpu6502/alu/z_flag_mem_in[1]_MUX_166_o ;
  wire \cpu/cpu6502/alu/_n0227_inv ;
  wire \cpu/cpu6502/alu/d_flag_568 ;
  wire \cpu/cpu6502/alu/status_op[1]_mem_in[3]_MUX_176_o ;
  wire \cpu/cpu6502/alu/alu_enable_dest_reg_sel[2]_AND_85_o ;
  wire \cpu/cpu6502/alu/alu_enable_dest_reg_sel[2]_AND_86_o ;
  wire \cpu/cpu6502/alu/alu_enable_dest_reg_sel[2]_AND_87_o ;
  wire \cpu/cpu6502/alu_en ;
  wire \cpu/cpu6502/alu/n_flag_529 ;
  wire \cpu/cpu6502/alu/n_flag_mem_in[7]_MUX_185_o ;
  wire \cpu/cpu6502/alu/_n0237_inv ;
  wire \cpu/cpu6502/alu/Mcount_stack_ptr_reg_mand_525 ;
  wire \cpu/cpu6502/alu/Mcount_stack_ptr_reg ;
  wire \cpu/cpu6502/alu/Mcount_stack_ptr_reg_mand1 ;
  wire \cpu/cpu6502/alu/Mcount_stack_ptr_reg_mand2 ;
  wire \cpu/cpu6502/alu/Mcount_stack_ptr_reg_mand3 ;
  wire \cpu/cpu6502/alu/Mcount_stack_ptr_reg_mand4 ;
  wire \cpu/cpu6502/alu/Mcount_stack_ptr_reg_mand5 ;
  wire \cpu/cpu6502/alu/dest_reg_sel[2]_PWR_6_o_equal_44_o_inv ;
  wire \cpu/cpu6502/alu/Mcount_stack_ptr_reg_mand6 ;
  wire \cpu/cpu6502/alu/Mcount_stack_ptr_reg1_494 ;
  wire \cpu/cpu6502/alu/Mcount_stack_ptr_reg2 ;
  wire \cpu/cpu6502/alu/Mcount_stack_ptr_reg3 ;
  wire \cpu/cpu6502/alu/Mcount_stack_ptr_reg4 ;
  wire \cpu/cpu6502/alu/Mcount_stack_ptr_reg5 ;
  wire \cpu/cpu6502/alu/Mcount_stack_ptr_reg6 ;
  wire \cpu/cpu6502/alu/Mcount_stack_ptr_reg7 ;
  wire \cpu/cpu6502/alu/Mcount_stack_ptr_reg8 ;
  wire \cpu/cpu6502/alu/_n0199_inv_479 ;
  wire \cpu/cpu6502/alu/c_in ;
  wire \cpu/cpu6502/alu/Madd_n0137_Madd_lut<7>1_447 ;
  wire \cpu/cpu6502/pc/pc_enable_pc_operation[3]_AND_65_o ;
  wire \cpu/cpu6502/pc/pc_15_429 ;
  wire \cpu/cpu6502/pc/pc_enable_GND_5_o_AND_67_o ;
  wire \cpu/cpu6502/pc/pc_8_395 ;
  wire \cpu/cpu6502/pc/pc_9_391 ;
  wire \cpu/cpu6502/pc/pc_10_387 ;
  wire \cpu/cpu6502/pc/pc_11_383 ;
  wire \cpu/cpu6502/pc/pc_12_379 ;
  wire \cpu/cpu6502/pc/pc_13_375 ;
  wire \cpu/cpu6502/pc/pc_14_371 ;
  wire \cpu/cpu6502/controller/nmi_sample_364 ;
  wire \cpu/cpu6502/controller/int_active_363 ;
  wire \cpu/cpu6502/controller/int_n_INV_5_o ;
  wire \cpu/cpu6502/controller/_n0433 ;
  wire \cpu/cpu6502/controller/_n0437 ;
  wire \cpu/cpu6502/controller/current_state[4]_PWR_4_o_select_108_OUT<2> ;
  wire \cpu/cpu6502/controller/mem_din_reg_we_355 ;
  wire \cpu/cpu6502/controller/current_state[4]_reduce_nor_174_o ;
  wire \cpu/cpu6502/controller/alu_enable_353 ;
  wire \cpu/cpu6502/controller/current_state[4]_mem_operation[1]_Select_167_o ;
  wire \cpu/cpu6502/controller/current_state[4]_GND_4_o_Select_62_o_351 ;
  wire \cpu/cpu6502/controller/set_next_state_350 ;
  wire \cpu/cpu6502/controller/ready_mem_rnw_OR_4_o ;
  wire \cpu/cpu6502/controller/current_state[4]_GND_4_o_select_152_OUT<1> ;
  wire \cpu/cpu6502/controller/current_state[4]_GND_4_o_select_152_OUT<3> ;
  wire \cpu/cpu6502/controller/current_state[4]_GND_4_o_select_152_OUT<4> ;
  wire \cpu/cpu6502/controller/current_state[4]_GND_4_o_select_152_OUT<5> ;
  wire \cpu/cpu6502/controller/current_state[4]_GND_4_o_select_152_OUT<6> ;
  wire \cpu/cpu6502/controller/current_state[4]_GND_4_o_select_152_OUT<7> ;
  wire \cpu/cpu6502/controller/Mram_rst_active_PWR_4_o_wide_mux_92_OUT1 ;
  wire \cpu/cpu6502/controller/Mram_rst_active_PWR_4_o_wide_mux_92_OUT2 ;
  wire \cpu/cpu6502/controller/ph1_falling_current_state[4]_AND_34_o ;
  wire \cpu/cpu6502/controller/_n0425 ;
  wire \cpu/cpu6502/controller/current_state[4]_PWR_4_o_select_83_OUT<3> ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd25_323 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd25-In ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd24_321 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd24-In ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd23_319 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd23-In ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd20_317 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd20-In ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd22_315 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd22-In_314 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd21_313 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd21-In ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd17_311 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd17-In_310 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd19_309 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd19-In_308 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd18_307 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd18-In_306 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd14_305 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd14-In ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd16_303 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd16-In ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd15_301 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd15-In ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd13_299 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd13-In_298 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd12_297 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd12-In_296 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd11_295 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd11-In_294 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd10_293 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd10-In_292 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd7_291 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd7-In ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd9_289 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd9-In_288 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd8_287 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd8-In ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd4_285 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd4-In ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd6_283 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd6-In ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd5_281 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd5-In ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd1_279 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd1-In_278 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd3_277 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd3-In ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd2_275 ;
  wire \cpu/cpu6502/controller/current_state_FSM_FFd2-In ;
  wire \cpu/cpu6502/addr_gen/addr2_l_reg[7]_GND_7_o_mux_14_OUT<0> ;
  wire \cpu/cpu6502/addr_gen/addr2_l_reg[7]_GND_7_o_mux_14_OUT<1> ;
  wire \cpu/cpu6502/addr_gen/addr2_l_reg[7]_GND_7_o_mux_14_OUT<2> ;
  wire \cpu/cpu6502/addr_gen/addr2_l_reg[7]_GND_7_o_mux_14_OUT<3> ;
  wire \cpu/cpu6502/addr_gen/addr2_l_reg[7]_GND_7_o_mux_14_OUT<4> ;
  wire \cpu/cpu6502/addr_gen/addr2_l_reg[7]_GND_7_o_mux_14_OUT<5> ;
  wire \cpu/cpu6502/addr_gen/addr2_l_reg[7]_GND_7_o_mux_14_OUT<6> ;
  wire \cpu/cpu6502/addr_gen/addr2_l_reg[7]_GND_7_o_mux_14_OUT<7> ;
  wire \cpu/cpu6502/addr_gen/_n0080_inv ;
  wire \cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<0> ;
  wire \cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<1> ;
  wire \cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<2> ;
  wire \cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<3> ;
  wire \cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<4> ;
  wire \cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<5>_253 ;
  wire \cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<6>_251 ;
  wire \cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<7>_249 ;
  wire \cpu/cpu6502/addr_gen/_n0094_inv ;
  wire \cpu/cpu6502/addr_gen/addr1_reg[7]_GND_7_o_mux_5_OUT<0> ;
  wire \cpu/cpu6502/addr_gen/addr1_reg[7]_GND_7_o_mux_5_OUT<1> ;
  wire \cpu/cpu6502/addr_gen/addr1_reg[7]_GND_7_o_mux_5_OUT<2> ;
  wire \cpu/cpu6502/addr_gen/addr1_reg[7]_GND_7_o_mux_5_OUT<3> ;
  wire \cpu/cpu6502/addr_gen/addr1_reg[7]_GND_7_o_mux_5_OUT<4> ;
  wire \cpu/cpu6502/addr_gen/addr1_reg[7]_GND_7_o_mux_5_OUT<5> ;
  wire \cpu/cpu6502/addr_gen/addr1_reg[7]_GND_7_o_mux_5_OUT<6> ;
  wire \cpu/cpu6502/addr_gen/addr1_reg[7]_GND_7_o_mux_5_OUT<7> ;
  wire \cpu/cpu6502/addr_gen/_n0102_inv ;
  wire \cpu/cpu6502/addr_gen/addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT<0> ;
  wire \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<0>_235 ;
  wire \cpu/cpu6502/addr_gen/addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT<1> ;
  wire \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<1>_232 ;
  wire \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_cy<0>_231 ;
  wire \cpu/cpu6502/addr_gen/addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT<2> ;
  wire \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<2>_228 ;
  wire \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_cy<1>_227 ;
  wire \cpu/cpu6502/addr_gen/addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT<3> ;
  wire \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<3>_224 ;
  wire \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_cy<2>_223 ;
  wire \cpu/cpu6502/addr_gen/addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT<4> ;
  wire \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<4>_220 ;
  wire \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_cy<3>_219 ;
  wire \cpu/cpu6502/addr_gen/addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT<5> ;
  wire \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<5>_216 ;
  wire \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_cy<4>_215 ;
  wire \cpu/cpu6502/addr_gen/addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT<6> ;
  wire \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<6>_212 ;
  wire \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_cy<5>_211 ;
  wire \cpu/cpu6502/addr_gen/addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT<7> ;
  wire \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<7>_209 ;
  wire \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_cy<6>_208 ;
  wire \cpu/cpu6502/ph2_falling_mem_din_reg_we_AND_63_o ;
  wire \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<0> ;
  wire \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<1> ;
  wire \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<2> ;
  wire \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<3> ;
  wire \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<4> ;
  wire \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<5>_161 ;
  wire \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<6> ;
  wire \cpu/cpu6502/Reset_OR_DriverANDClockEnable ;
  wire \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<7> ;
  wire \cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<0> ;
  wire \cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<1> ;
  wire \cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<2> ;
  wire \cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<3> ;
  wire \cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<4> ;
  wire \cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<5> ;
  wire \cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<6> ;
  wire \cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<7> ;
  wire \cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<8> ;
  wire \cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<9> ;
  wire \cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<10> ;
  wire \cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<11> ;
  wire \cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<12> ;
  wire \cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<13> ;
  wire \cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<14> ;
  wire \cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<15> ;
  wire \cpu/N1 ;
  wire \cpu/N0 ;
  wire VCC;
  wire GND;
  wire \NLW_ppu/Mshreg_bg_msb_out_0_Q15_UNCONNECTED ;
  wire \NLW_ppu/Mshreg_bg_lsb_out_0_Q15_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/oserdes0/master_oserdes_TQ_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/oserdes0/master_oserdes_SHIFTOUT3_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/oserdes0/master_oserdes_SHIFTOUT4_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/oserdes0/slave_oserdes_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/oserdes0/slave_oserdes_TQ_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/oserdes0/slave_oserdes_OQ_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/oserdes0/slave_oserdes_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/oserdes1/master_oserdes_TQ_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/oserdes1/master_oserdes_SHIFTOUT3_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/oserdes1/master_oserdes_SHIFTOUT4_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/oserdes1/slave_oserdes_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/oserdes1/slave_oserdes_TQ_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/oserdes1/slave_oserdes_OQ_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/oserdes1/slave_oserdes_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/oserdes2/master_oserdes_TQ_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/oserdes2/master_oserdes_SHIFTOUT3_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/oserdes2/master_oserdes_SHIFTOUT4_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/oserdes2/slave_oserdes_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/oserdes2/slave_oserdes_TQ_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/oserdes2/slave_oserdes_OQ_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/oserdes2/slave_oserdes_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/oserdes_clk/master_oserdes_TQ_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/oserdes_clk/master_oserdes_SHIFTOUT3_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/oserdes_clk/master_oserdes_SHIFTOUT4_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/oserdes_clk/slave_oserdes_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/oserdes_clk/slave_oserdes_TQ_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/oserdes_clk/slave_oserdes_OQ_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/oserdes_clk/slave_oserdes_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/serializer/ram/Mram_dpram5_DOD[1]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/serializer/ram/Mram_dpram5_DOD[0]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/serializer/ram/Mram_dpram4_DOD[1]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/serializer/ram/Mram_dpram4_DOD[0]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/serializer/ram/Mram_dpram3_DOD[1]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/serializer/ram/Mram_dpram3_DOD[0]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/serializer/ram/Mram_dpram2_DOD[1]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/serializer/ram/Mram_dpram2_DOD[0]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/serializer/ram/Mram_dpram1_DOD[1]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/tmds_transmitter/serializer/ram/Mram_dpram1_DOD[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_ENB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_RSTB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_CLKB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_REGCEB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_ADDRA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_ADDRA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_ADDRA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_ADDRB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_ADDRB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_ADDRB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_ADDRB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_ADDRB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_ADDRB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_ADDRB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_ADDRB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_ADDRB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_ADDRB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_ADDRB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_ADDRB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_ADDRB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_ADDRB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DOB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_WEB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_WEB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_WEB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_WEB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_name_table_ram_DIA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_ENB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_RSTB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_CLKB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_REGCEB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_ADDRA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_ADDRA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_ADDRA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_ADDRB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_ADDRB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_ADDRB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_ADDRB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_ADDRB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_ADDRB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_ADDRB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_ADDRB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_ADDRB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_ADDRB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_ADDRB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_ADDRB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_ADDRB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_ADDRB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DOB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_WEB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_WEB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_WEB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_WEB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_work_ram_DIA[8]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DOADO[15]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DOADO[14]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DOADO[13]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DOADO[12]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DOADO[11]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DOADO[10]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DOADO[9]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DOADO[8]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DOADO[7]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DOADO[6]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DOADO[5]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DOADO[4]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DOADO[3]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DOADO[2]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DOADO[1]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DOADO[0]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DOPADOP[1]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DOPADOP[0]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DOPBDOP[1]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DOPBDOP[0]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_ADDRAWRADDR[2]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_ADDRAWRADDR[1]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_ADDRAWRADDR[0]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DIPBDIP[1]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DIPBDIP[0]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DIBDI[15]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DIBDI[14]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DIBDI[13]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DIBDI[12]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DIBDI[11]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DIBDI[10]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DIBDI[9]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DIBDI[8]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DIBDI[7]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DIBDI[6]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DIBDI[5]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DIBDI[4]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DIBDI[3]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DIBDI[2]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DIBDI[1]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DIBDI[0]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DIADI[15]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DIADI[14]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DIADI[13]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DIADI[12]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DIADI[11]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DIADI[10]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DIADI[9]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DIADI[8]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_ADDRBRDADDR[2]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_ADDRBRDADDR[1]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_ADDRBRDADDR[0]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DOBDO[15]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DOBDO[14]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DOBDO[13]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DOBDO[12]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DOBDO[11]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DOBDO[10]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DOBDO[9]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DOBDO[8]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DOBDO[7]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DOBDO[6]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_12_DIPADIP[1]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIPA[3]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIPA[2]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOA[31]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOA[30]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOA[29]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOA[28]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOA[27]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOA[26]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOA[25]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOA[24]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOA[23]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOA[22]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOA[21]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOA[20]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOA[19]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOA[18]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOA[17]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOA[16]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOA[15]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOA[14]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOA[13]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOA[12]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOA[11]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOA[10]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOA[9]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOA[8]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOA[7]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOA[6]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOA[5]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOA[4]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOA[3]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOA[2]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOA[1]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOA[0]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_ADDRA[3]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_ADDRA[2]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_ADDRA[1]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_ADDRA[0]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_ADDRB[3]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_ADDRB[2]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_ADDRB[1]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_ADDRB[0]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIB[31]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIB[30]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIB[29]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIB[28]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIB[27]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIB[26]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIB[25]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIB[24]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIB[23]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIB[22]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIB[21]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIB[20]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIB[19]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIB[18]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIB[17]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIB[16]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIB[15]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIB[14]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIB[13]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIB[12]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIB[11]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIB[10]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIB[9]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIB[8]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIB[7]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIB[6]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIB[5]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIB[4]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIB[3]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIB[2]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIB[1]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIB[0]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOPA[3]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOPA[2]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOPA[1]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOPA[0]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIPB[3]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIPB[2]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIPB[1]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIPB[0]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOPB[3]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOPB[2]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOB[31]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOB[30]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOB[29]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOB[28]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOB[27]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOB[26]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOB[25]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOB[24]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOB[23]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOB[22]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOB[21]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOB[20]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOB[19]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOB[18]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOB[17]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DOB[16]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIA[31]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIA[30]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIA[29]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIA[28]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIA[27]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIA[26]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIA[25]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIA[24]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIA[23]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIA[22]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIA[21]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIA[20]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIA[19]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIA[18]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIA[17]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_11_DIA[16]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DOADO[15]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DOADO[14]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DOADO[13]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DOADO[12]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DOADO[11]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DOADO[10]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DOADO[9]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DOADO[8]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DOADO[7]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DOADO[6]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DOADO[5]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DOADO[4]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DOADO[3]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DOADO[2]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DOADO[1]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DOADO[0]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DOPADOP[1]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DOPADOP[0]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DOPBDOP[1]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DOPBDOP[0]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_ADDRAWRADDR[2]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_ADDRAWRADDR[1]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_ADDRAWRADDR[0]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DIPBDIP[1]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DIPBDIP[0]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DIBDI[15]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DIBDI[14]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DIBDI[13]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DIBDI[12]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DIBDI[11]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DIBDI[10]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DIBDI[9]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DIBDI[8]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DIBDI[7]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DIBDI[6]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DIBDI[5]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DIBDI[4]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DIBDI[3]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DIBDI[2]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DIBDI[1]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DIBDI[0]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DIADI[15]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DIADI[14]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DIADI[13]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DIADI[12]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DIADI[11]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DIADI[10]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DIADI[9]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DIADI[8]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_ADDRBRDADDR[2]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_ADDRBRDADDR[1]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_ADDRBRDADDR[0]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DOBDO[15]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DOBDO[14]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DOBDO[13]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DOBDO[12]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DOBDO[11]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DOBDO[10]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DOBDO[9]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DOBDO[8]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DOBDO[7]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DOBDO[6]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_22_DIPADIP[1]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIPA[3]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIPA[2]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOA[31]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOA[30]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOA[29]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOA[28]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOA[27]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOA[26]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOA[25]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOA[24]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOA[23]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOA[22]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOA[21]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOA[20]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOA[19]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOA[18]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOA[17]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOA[16]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOA[15]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOA[14]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOA[13]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOA[12]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOA[11]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOA[10]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOA[9]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOA[8]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOA[7]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOA[6]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOA[5]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOA[4]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOA[3]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOA[2]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOA[1]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOA[0]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_ADDRA[3]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_ADDRA[2]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_ADDRA[1]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_ADDRA[0]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_ADDRB[3]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_ADDRB[2]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_ADDRB[1]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_ADDRB[0]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIB[31]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIB[30]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIB[29]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIB[28]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIB[27]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIB[26]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIB[25]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIB[24]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIB[23]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIB[22]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIB[21]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIB[20]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIB[19]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIB[18]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIB[17]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIB[16]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIB[15]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIB[14]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIB[13]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIB[12]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIB[11]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIB[10]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIB[9]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIB[8]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIB[7]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIB[6]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIB[5]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIB[4]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIB[3]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIB[2]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIB[1]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIB[0]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOPA[3]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOPA[2]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOPA[1]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOPA[0]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIPB[3]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIPB[2]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIPB[1]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIPB[0]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOPB[3]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOPB[2]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOB[31]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOB[30]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOB[29]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOB[28]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOB[27]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOB[26]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOB[25]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOB[24]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOB[23]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOB[22]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOB[21]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOB[20]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOB[19]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOB[18]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOB[17]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DOB[16]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIA[31]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIA[30]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIA[29]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIA[28]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIA[27]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIA[26]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIA[25]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIA[24]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIA[23]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIA[22]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIA[21]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIA[20]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIA[19]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIA[18]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIA[17]_UNCONNECTED ;
  wire \NLW_ppu/vga_top/Mram_buffer_21_DIA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_ENB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_RSTB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_CLKB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_REGCEB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_ADDRB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_ADDRB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_ADDRB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_ADDRB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_ADDRB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_ADDRB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_ADDRB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_ADDRB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_ADDRB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_ADDRB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_ADDRB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_ADDRB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_ADDRB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_ADDRB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_WEB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_WEB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_WEB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_WEB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_ENB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_RSTB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_CLKB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_REGCEB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_ADDRB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_ADDRB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_ADDRB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_ADDRB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_ADDRB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_ADDRB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_ADDRB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_ADDRB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_ADDRB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_ADDRB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_ADDRB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_ADDRB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_ADDRB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_ADDRB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_WEB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_WEB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_WEB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_WEB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_ENB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_RSTB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_CLKB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_REGCEB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_ADDRB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_ADDRB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_ADDRB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_ADDRB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_ADDRB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_ADDRB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_ADDRB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_ADDRB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_ADDRB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_ADDRB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_ADDRB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_ADDRB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_ADDRB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_ADDRB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_WEB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_WEB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_WEB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_WEB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_ENB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_RSTB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_CLKB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_REGCEB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_ADDRB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_ADDRB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_ADDRB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_ADDRB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_ADDRB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_ADDRB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_ADDRB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_ADDRB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_ADDRB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_ADDRB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_ADDRB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_ADDRB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_ADDRB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_ADDRB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_WEB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_WEB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_WEB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_WEB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_ENB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_RSTB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_CLKB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_REGCEB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_ADDRB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_ADDRB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_ADDRB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_ADDRB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_ADDRB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_ADDRB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_ADDRB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_ADDRB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_ADDRB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_ADDRB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_ADDRB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_ADDRB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_ADDRB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_ADDRB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_WEB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_WEB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_WEB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_WEB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_ENB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_RSTB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_CLKB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_REGCEB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_ADDRB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_ADDRB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_ADDRB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_ADDRB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_ADDRB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_ADDRB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_ADDRB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_ADDRB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_ADDRB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_ADDRB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_ADDRB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_ADDRB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_ADDRB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_ADDRB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_WEB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_WEB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_WEB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_WEB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_ENB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_RSTB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_CLKB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_REGCEB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_ADDRB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_ADDRB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_ADDRB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_ADDRB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_ADDRB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_ADDRB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_ADDRB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_ADDRB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_ADDRB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_ADDRB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_ADDRB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_ADDRB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_ADDRB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_ADDRB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_WEB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_WEB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_WEB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_WEB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_ENB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_RSTB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_CLKB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_REGCEB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_ADDRB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_ADDRB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_ADDRB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_ADDRB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_ADDRB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_ADDRB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_ADDRB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_ADDRB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_ADDRB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_ADDRB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_ADDRB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_ADDRB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_ADDRB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_ADDRB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_WEB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_WEB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_WEB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_WEB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_ENB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_RSTB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_CLKB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_REGCEB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_ADDRB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_ADDRB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_ADDRB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_ADDRB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_ADDRB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_ADDRB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_ADDRB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_ADDRB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_ADDRB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_ADDRB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_ADDRB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_ADDRB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_ADDRB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_ADDRB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_WEB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_WEB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_WEB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_WEB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_ENB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_RSTB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_CLKB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_REGCEB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_ADDRB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_ADDRB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_ADDRB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_ADDRB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_ADDRB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_ADDRB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_ADDRB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_ADDRB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_ADDRB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_ADDRB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_ADDRB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_ADDRB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_ADDRB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_ADDRB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_WEB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_WEB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_WEB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_WEB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_ENB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_RSTB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_CLKB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_REGCEB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_ADDRB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_ADDRB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_ADDRB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_ADDRB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_ADDRB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_ADDRB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_ADDRB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_ADDRB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_ADDRB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_ADDRB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_ADDRB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_ADDRB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_ADDRB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_ADDRB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_WEB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_WEB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_WEB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_WEB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_ENB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_RSTB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_CLKB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_REGCEB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_ADDRB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_ADDRB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_ADDRB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_ADDRB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_ADDRB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_ADDRB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_ADDRB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_ADDRB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_ADDRB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_ADDRB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_ADDRB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_ADDRB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_ADDRB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_ADDRB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_WEB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_WEB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_WEB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_WEB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_ENB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_RSTB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_CLKB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_REGCEB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_ADDRB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_ADDRB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_ADDRB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_ADDRB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_ADDRB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_ADDRB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_ADDRB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_ADDRB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_ADDRB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_ADDRB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_ADDRB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_ADDRB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_ADDRB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_ADDRB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_WEB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_WEB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_WEB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_WEB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_ENB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_RSTB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_CLKB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_REGCEB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_ADDRB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_ADDRB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_ADDRB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_ADDRB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_ADDRB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_ADDRB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_ADDRB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_ADDRB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_ADDRB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_ADDRB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_ADDRB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_ADDRB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_ADDRB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_ADDRB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_WEB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_WEB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_WEB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_WEB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_ENB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_RSTB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_CLKB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_REGCEB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_ADDRB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_ADDRB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_ADDRB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_ADDRB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_ADDRB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_ADDRB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_ADDRB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_ADDRB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_ADDRB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_ADDRB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_ADDRB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_ADDRB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_ADDRB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_ADDRB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_WEB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_WEB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_WEB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_WEB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_ENB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_RSTB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_CLKB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_REGCEB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_ADDRB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_ADDRB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_ADDRB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_ADDRB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_ADDRB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_ADDRB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_ADDRB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_ADDRB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_ADDRB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_ADDRB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_ADDRB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_ADDRB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_ADDRB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_ADDRB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_WEB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_WEB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_WEB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_WEB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_ENB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_RSTB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_CLKB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_REGCEB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_ADDRA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_ADDRB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_ADDRB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_ADDRB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_ADDRB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_ADDRB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_ADDRB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_ADDRB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_ADDRB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_ADDRB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_ADDRB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_ADDRB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_ADDRB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_ADDRB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_ADDRB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DOB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_WEB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_WEB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_WEB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_WEB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom4_DIA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_ENB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_RSTB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_CLKB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_REGCEB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_ADDRA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_ADDRB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_ADDRB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_ADDRB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_ADDRB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_ADDRB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_ADDRB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_ADDRB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_ADDRB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_ADDRB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_ADDRB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_ADDRB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_ADDRB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_ADDRB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_ADDRB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DOB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_WEB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_WEB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_WEB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_WEB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom3_DIA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_ENB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_RSTB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_CLKB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_REGCEB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_ADDRA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_ADDRB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_ADDRB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_ADDRB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_ADDRB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_ADDRB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_ADDRB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_ADDRB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_ADDRB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_ADDRB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_ADDRB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_ADDRB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_ADDRB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_ADDRB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_ADDRB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DOB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_WEB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_WEB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_WEB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_WEB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom2_DIA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_ENB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_RSTB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_CLKB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_REGCEB_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_ADDRA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_ADDRB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_ADDRB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_ADDRB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_ADDRB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_ADDRB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_ADDRB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_ADDRB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_ADDRB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_ADDRB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_ADDRB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_ADDRB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_ADDRB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_ADDRB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_ADDRB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOPA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOPA[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOPA[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOPA[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOPB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOPB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOPB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOPB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOB[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOB[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOB[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOB[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOB[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOB[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOB[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOB[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOB[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOB[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOB[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOB[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOB[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOB[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOB[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOB[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOB[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOB[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOB[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOB[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOB[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOB[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOB[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOB[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOB[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOB[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOB[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOB[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DOB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_WEB[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_WEB[2]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_WEB[1]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_WEB[0]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIA[31]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIA[30]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIA[29]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIA[28]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIA[27]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIA[26]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIA[25]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIA[24]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIA[23]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIA[22]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIA[21]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIA[20]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIA[19]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIA[18]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIA[17]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIA[16]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIA[15]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIA[14]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIA[13]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIA[12]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIA[11]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIA[10]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIA[9]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIA[8]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIA[7]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIA[6]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIA[5]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIA[4]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIA[3]_UNCONNECTED ;
  wire \NLW_memory_manager/Mram_ch_rom1_DIA[2]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_ENB_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_RSTB_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_CLKB_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_REGCEB_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOA[31]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOA[30]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOA[29]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOA[28]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOA[27]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOA[26]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOA[25]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOA[24]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_ADDRA[4]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_ADDRA[3]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_ADDRA[2]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_ADDRA[1]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_ADDRA[0]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_ADDRB[13]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_ADDRB[12]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_ADDRB[11]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_ADDRB[10]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_ADDRB[9]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_ADDRB[8]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_ADDRB[7]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_ADDRB[6]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_ADDRB[5]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_ADDRB[4]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_ADDRB[3]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_ADDRB[2]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_ADDRB[1]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_ADDRB[0]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DIB[31]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DIB[30]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DIB[29]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DIB[28]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DIB[27]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DIB[26]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DIB[25]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DIB[24]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DIB[23]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DIB[22]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DIB[21]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DIB[20]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DIB[19]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DIB[18]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DIB[17]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DIB[16]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DIB[15]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DIB[14]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DIB[13]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DIB[12]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DIB[11]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DIB[10]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DIB[9]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DIB[8]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DIB[7]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DIB[6]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DIB[5]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DIB[4]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DIB[3]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DIB[2]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DIB[1]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DIB[0]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOPA[3]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOPA[2]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOPA[1]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOPA[0]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DIPB[3]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DIPB[2]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DIPB[1]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DIPB[0]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOPB[3]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOPB[2]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOPB[1]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOPB[0]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOB[31]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOB[30]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOB[29]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOB[28]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOB[27]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOB[26]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOB[25]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOB[24]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOB[23]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOB[22]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOB[21]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOB[20]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOB[19]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOB[18]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOB[17]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOB[16]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOB[15]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOB[14]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOB[13]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOB[12]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOB[11]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOB[10]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOB[9]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOB[8]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOB[7]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOB[6]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOB[5]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOB[4]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOB[3]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOB[2]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOB[1]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_DOB[0]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_WEB[3]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_WEB[2]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_WEB[1]_UNCONNECTED ;
  wire \NLW_ppu/Mram_palette_rgb_rom_WEB[0]_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_CLKOUT3_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_CLKOUTDCM3_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DCLK_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_CLKOUTDCM4_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DEN_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_CLKOUT5_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_CLKINSEL_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_CLKIN2_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_CLKOUTDCM2_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DRDY_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_CLKOUTDCM1_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DWE_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_CLKOUTDCM5_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_CLKFBDCM_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_CLKOUT4_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_REL_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_CLKOUTDCM0_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DADDR[4]_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DADDR[3]_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DADDR[2]_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DADDR[1]_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DADDR[0]_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DI[15]_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DI[14]_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DI[13]_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DI[12]_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DI[11]_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DI[10]_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DI[9]_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DI[8]_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DI[7]_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DI[6]_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DI[5]_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DI[4]_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DI[3]_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DI[2]_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DI[1]_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DI[0]_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DO[15]_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DO[14]_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DO[13]_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DO[12]_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DO[11]_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DO[10]_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DO[9]_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DO[8]_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DO[7]_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DO[6]_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DO[5]_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DO[4]_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DO[3]_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DO[2]_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DO[1]_UNCONNECTED ;
  wire \NLW_PLL_BASE_inst/PLL_ADV_DO[0]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ENB_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_RSTB_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_CLKB_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_REGCEB_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRA[4]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRA[3]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRA[2]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRA[1]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRA[0]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRB[13]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRB[12]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRB[11]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRB[10]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRB[9]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRB[8]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRB[7]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRB[6]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRB[5]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRB[4]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRB[3]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRB[2]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRB[1]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRB[0]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[31]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[30]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[29]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[28]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[27]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[26]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[25]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[24]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[23]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[22]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[21]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[20]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[19]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[18]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[17]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[16]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[15]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[14]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[13]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[12]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[11]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[10]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[9]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[8]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[7]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[6]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[5]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[4]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[3]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[2]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[1]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[0]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOPA[3]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOPA[2]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOPA[1]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOPA[0]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIPB[3]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIPB[2]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIPB[1]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIPB[0]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOPB[3]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOPB[2]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOPB[1]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOPB[0]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[31]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[30]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[29]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[28]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[27]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[26]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[25]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[24]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[23]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[22]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[21]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[20]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[19]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[18]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[17]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[16]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[15]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[14]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[13]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[12]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[11]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[10]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[9]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[8]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[7]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[6]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[5]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[4]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[3]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[2]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[1]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[0]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_WEB[3]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_WEB[2]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_WEB[1]_UNCONNECTED ;
  wire \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_WEB[0]_UNCONNECTED ;
  wire [0 : 0] \controller_top/cpu_data_out ;
  wire [7 : 0] cpu_din;
  wire [7 : 0] \ppu/slv_mem_dout ;
  wire [7 : 0] \ppu/ppu_mem_dout ;
  wire [13 : 0] \ppu/ppu_addr_fetch ;
  wire [15 : 0] ag6502_addr;
  wire [7 : 0] ag6502_dout;
  wire [15 : 0] \sprite_dma/mst_mem_address ;
  wire [7 : 0] \sprite_dma/mst_mem_dout ;
  wire [7 : 0] \memory_manager/cpu_data_out ;
  wire [7 : 0] ppu_mem_din;
  wire [7 : 0] sync_shift_reg;
  wire [15 : 0] cpu_addr;
  wire [7 : 0] cpu_dout;
  wire [4 : 4] \ppu/palette_ram_addr_mirrored ;
  wire [0 : 0] \ppu/vblank_set ;
  wire [8 : 0] \ppu/palette_rgb_rom_address ;
  wire [4 : 4] \ppu/palette_ram_nt_addr_mirrored ;
  wire [3 : 0] \ppu/palette_addr ;
  wire [4 : 0] \ppu/control_reg ;
  wire [3 : 0] \ppu/clkgen_cnt ;
  wire [7 : 0] \ppu/bg_lsb_buff_reg ;
  wire [8 : 0] \ppu/y_renderingcntr ;
  wire [7 : 0] \ppu/bg_msb_reg ;
  wire [1 : 0] \ppu/tile_attr_reg ;
  wire [2 : 0] \ppu/fh_reg ;
  wire [2 : 0] \ppu/vblank ;
  wire [10 : 0] \ppu/x_rendercntr ;
  wire [2 : 0] \ppu/fv_reg ;
  wire [1 : 0] \ppu/vt_reg2 ;
  wire [2 : 0] \ppu/vt_reg1 ;
  wire [4 : 0] \ppu/ht_reg ;
  wire [23 : 0] \ppu/palette_rgb_rom_dout ;
  wire [5 : 0] \ppu/_n0712 ;
  wire [5 : 0] \ppu/_n0711 ;
  wire [7 : 0] \ppu/vram_read_reg ;
  wire [7 : 0] \ppu/bg_lsb_reg ;
  wire [7 : 0] \ppu/tile_index_reg ;
  wire [7 : 0] \ppu/render_mask_reg ;
  wire [1 : 0] \ppu/sprite_pixel ;
  wire [3 : 0] \ppu/sprite_fsm/sprite_range ;
  wire [7 : 0] \ppu/sprite_fsm/sprite_tile_index ;
  wire [7 : 0] \memory_manager/name_table_ram_dout ;
  wire [7 : 0] \memory_manager/cpu_work_ram_dout ;
  wire [7 : 0] \memory_manager/ch_rom_dout ;
  wire [7 : 0] \memory_manager/ch_rom_reg ;
  wire [7 : 0] \memory_manager/cpu_prog_rom_dout ;
  wire [8 : 0] \ppu/Mcount_y_renderingcntr_lut ;
  wire [7 : 0] \ppu/Mcount_y_renderingcntr_cy ;
  wire [10 : 3] Result;
  wire [2 : 0] \ppu/vt_cntr1 ;
  wire [4 : 0] \ppu/ht_cntr ;
  wire [2 : 0] \ppu/fv_cntr ;
  wire [1 : 0] \ppu/vt_cntr2 ;
  wire [9 : 0] \ppu/Mcount_x_rendercntr_cy ;
  wire [1 : 0] \controller_top/controller2_rd_req_shr ;
  wire [1 : 0] \controller_top/controller1_rd_req_shr ;
  wire [2 : 0] \ppu/sprite_fsm/sprite_mux/sprite_sel ;
  wire [7 : 0] \ppu/sprite_fsm/Mcount_scanline_cnt_cy ;
  wire [0 : 0] \ppu/sprite_fsm/Mcount_scanline_cnt_lut ;
  wire [4 : 0] \ppu/sprite_fsm/sec_oam_addr_cnt ;
  wire [2 : 0] \ppu/sprite_fsm/pixel_cnt ;
  wire [5 : 0] \ppu/sprite_fsm/n_cnt ;
  wire [1 : 0] \ppu/sprite_fsm/m_cnt ;
  wire [7 : 0] \ppu/sprite_fsm/sprite_x_coord ;
  wire [8 : 0] \ppu/sprite_fsm/Result ;
  wire [7 : 0] \ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_lut ;
  wire [6 : 0] \ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_cy ;
  wire [7 : 0] \ppu/sprite_fsm/pri_oam_addr ;
  wire [8 : 0] \ppu/sprite_fsm/scanline_cnt ;
  wire [7 : 0] \ppu/sprite_fsm/oam_temp_reg ;
  wire [7 : 0] \ppu/sprite_fsm/valid_sprite ;
  wire [4 : 0] \ppu/sprite_fsm/sprite_attributes ;
  wire [3 : 0] \ppu/sprite_fsm/y_diff_reg2 ;
  wire [8 : 3] \ppu/sprite_fsm/y_diff_reg1 ;
  wire [7 : 0] \ppu/sprite_fsm/pri_oam_addr_cnt ;
  wire [7 : 0] \ppu/sprite_fsm/_n0364 ;
  wire [1 : 1] \ppu/sprite_fsm/sprite_buff_pixel<6> ;
  wire [7 : 0] \ppu/sprite_fsm/_n0363 ;
  wire [10 : 0] \ppu/vga_top/Mcount_startupcntr_cy ;
  wire [0 : 0] \ppu/vga_top/Mcount_startupcntr_lut ;
  wire [9 : 0] \ppu/vga_top/Mcount_x_ppucntr_cy ;
  wire [0 : 0] \ppu/vga_top/Mcount_x_ppucntr_lut ;
  wire [8 : 0] \ppu/vga_top/Mcount_h_cnt_cy ;
  wire [0 : 0] \ppu/vga_top/Mcount_h_cnt_lut ;
  wire [11 : 0] \ppu/vga_top/Result ;
  wire [9 : 0] \ppu/vga_top/Mcount_v_cnt_lut ;
  wire [8 : 0] \ppu/vga_top/Mcount_v_cnt_cy ;
  wire [9 : 0] \ppu/vga_top/Mcount_x_writecntr_lut ;
  wire [8 : 0] \ppu/vga_top/Mcount_x_writecntr_cy ;
  wire [7 : 0] \ppu/vga_top/blue ;
  wire [7 : 0] \ppu/vga_top/green ;
  wire [7 : 0] \ppu/vga_top/red ;
  wire [11 : 0] \ppu/vga_top/startupcntr ;
  wire [9 : 0] \ppu/vga_top/x_writecntr ;
  wire [10 : 0] \ppu/vga_top/x_ppucntr ;
  wire [9 : 0] \ppu/vga_top/v_cnt ;
  wire [9 : 0] \ppu/vga_top/h_cnt ;
  wire [23 : 0] \ppu/vga_top/buff2_dout ;
  wire [23 : 0] \ppu/vga_top/buff1_dout ;
  wire [14 : 0] \ppu/vga_top/tmds_transmitter/serializer/data_out ;
  wire [9 : 0] \ppu/vga_top/tmds_transmitter/encoder_b/tmds_out ;
  wire [9 : 0] \ppu/vga_top/tmds_transmitter/encoder_g/tmds_out ;
  wire [9 : 0] \ppu/vga_top/tmds_transmitter/encoder_r/tmds_out ;
  wire [0 : 0] \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd_lut ;
  wire [0 : 0] \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd5_lut ;
  wire [3 : 2] \ppu/vga_top/tmds_transmitter/encoder_b/Msub_n0208_cy ;
  wire [3 : 1] \ppu/vga_top/tmds_transmitter/encoder_b/Msub_n0208_lut ;
  wire [3 : 2] \ppu/vga_top/tmds_transmitter/encoder_b/Msub_n0211_cy ;
  wire [5 : 0] \ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg ;
  wire [0 : 0] \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd9_lut ;
  wire [0 : 0] \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd4_lut ;
  wire [8 : 1] \ppu/vga_top/tmds_transmitter/encoder_b/stage1 ;
  wire [3 : 2] \ppu/vga_top/tmds_transmitter/encoder_b/n0208 ;
  wire [3 : 2] \ppu/vga_top/tmds_transmitter/encoder_b/n0211 ;
  wire [2 : 0] \ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg ;
  wire [3 : 1] \ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_0s ;
  wire [3 : 1] \ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_1s ;
  wire [8 : 0] \ppu/vga_top/tmds_transmitter/encoder_b/stage2_in ;
  wire [8 : 0] \ppu/vga_top/tmds_transmitter/encoder_b/stage1_out ;
  wire [3 : 0] \ppu/vga_top/tmds_transmitter/encoder_b/din_num_of_1s ;
  wire [4 : 1] \ppu/vga_top/tmds_transmitter/encoder_b/cnt ;
  wire [7 : 0] \ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg ;
  wire [0 : 0] \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd_lut ;
  wire [0 : 0] \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd5_lut ;
  wire [3 : 2] \ppu/vga_top/tmds_transmitter/encoder_g/Msub_n0208_cy ;
  wire [3 : 1] \ppu/vga_top/tmds_transmitter/encoder_g/Msub_n0208_lut ;
  wire [3 : 2] \ppu/vga_top/tmds_transmitter/encoder_g/Msub_n0211_cy ;
  wire [0 : 0] \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd9_lut ;
  wire [0 : 0] \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd4_lut ;
  wire [8 : 1] \ppu/vga_top/tmds_transmitter/encoder_g/stage1 ;
  wire [3 : 2] \ppu/vga_top/tmds_transmitter/encoder_g/n0208 ;
  wire [3 : 2] \ppu/vga_top/tmds_transmitter/encoder_g/n0211 ;
  wire [3 : 1] \ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s ;
  wire [3 : 1] \ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s ;
  wire [8 : 0] \ppu/vga_top/tmds_transmitter/encoder_g/stage2_in ;
  wire [8 : 0] \ppu/vga_top/tmds_transmitter/encoder_g/stage1_out ;
  wire [3 : 0] \ppu/vga_top/tmds_transmitter/encoder_g/din_num_of_1s ;
  wire [4 : 1] \ppu/vga_top/tmds_transmitter/encoder_g/cnt ;
  wire [7 : 0] \ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg ;
  wire [0 : 0] \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd_lut ;
  wire [0 : 0] \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd5_lut ;
  wire [3 : 2] \ppu/vga_top/tmds_transmitter/encoder_r/Msub_n0208_cy ;
  wire [3 : 1] \ppu/vga_top/tmds_transmitter/encoder_r/Msub_n0208_lut ;
  wire [3 : 2] \ppu/vga_top/tmds_transmitter/encoder_r/Msub_n0211_cy ;
  wire [0 : 0] \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd9_lut ;
  wire [0 : 0] \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd4_lut ;
  wire [8 : 1] \ppu/vga_top/tmds_transmitter/encoder_r/stage1 ;
  wire [3 : 2] \ppu/vga_top/tmds_transmitter/encoder_r/n0208 ;
  wire [3 : 2] \ppu/vga_top/tmds_transmitter/encoder_r/n0211 ;
  wire [3 : 1] \ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s ;
  wire [3 : 1] \ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s ;
  wire [8 : 0] \ppu/vga_top/tmds_transmitter/encoder_r/stage2_in ;
  wire [8 : 0] \ppu/vga_top/tmds_transmitter/encoder_r/stage1_out ;
  wire [3 : 0] \ppu/vga_top/tmds_transmitter/encoder_r/din_num_of_1s ;
  wire [4 : 1] \ppu/vga_top/tmds_transmitter/encoder_r/cnt ;
  wire [7 : 0] \ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg ;
  wire [4 : 0] \ppu/vga_top/tmds_transmitter/serializer/rd_address ;
  wire [4 : 0] \ppu/vga_top/tmds_transmitter/serializer/Result ;
  wire [29 : 0] \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg ;
  wire [3 : 3] \ppu/vga_top/tmds_transmitter/serializer/wr_address ;
  wire [29 : 0] \ppu/vga_top/tmds_transmitter/serializer/ram_dout ;
  wire [6 : 0] \sprite_dma/Mcount_oam_dma_addr_lsb_cy ;
  wire [0 : 0] \sprite_dma/Mcount_oam_dma_addr_lsb_lut ;
  wire [7 : 0] \sprite_dma/Result ;
  wire [1 : 1] \sprite_dma/address_sel ;
  wire [7 : 0] \sprite_dma/oam_dma_addr_lsb ;
  wire [7 : 0] \sprite_dma/oam_dma_din_reg ;
  wire [7 : 0] \sprite_dma/oam_dma_addr_msb ;
  wire [2 : 0] \cpu/cpu6502/alu_operand1_sel ;
  wire [5 : 0] \cpu/cpu6502/sreg_mask ;
  wire [2 : 0] \cpu/cpu6502/alu_operation_sel ;
  wire [0 : 0] \cpu/cpu6502/controller/current_state_address_sel ;
  wire [1 : 0] \cpu/cpu6502/mem_operation ;
  wire [1 : 0] \cpu/cpu6502/alu_cin_sel ;
  wire [7 : 0] \cpu/cpu6502/alu/op2 ;
  wire [1 : 0] \cpu/cpu6502/alu_operand2_sel ;
  wire [1 : 0] \cpu/cpu6502/sreg_operation_sel ;
  wire [2 : 0] \cpu/cpu6502/alu_dest_reg_sel ;
  wire [1 : 0] \cpu/cpu6502/data_out_sel ;
  wire [2 : 0] \cpu/cpu6502/addr_mode ;
  wire [2 : 0] \cpu/cpu6502/operation_type ;
  wire [1 : 0] \cpu/cpu6502/address_sel ;
  wire [7 : 0] \cpu/cpu6502/alu/accumulator ;
  wire [7 : 0] \cpu/cpu6502/alu/x_reg ;
  wire [7 : 0] \cpu/cpu6502/alu/y_reg ;
  wire [7 : 0] \cpu/cpu6502/alu/result_reg ;
  wire [7 : 0] \cpu/cpu6502/alu/alu_result ;
  wire [7 : 0] \cpu/cpu6502/alu/Mcount_stack_ptr_reg_lut ;
  wire [6 : 0] \cpu/cpu6502/alu/Mcount_stack_ptr_reg_cy ;
  wire [7 : 0] \cpu/cpu6502/alu/stack_ptr_reg ;
  wire [7 : 0] \cpu/cpu6502/alu/op1 ;
  wire [7 : 0] \cpu/cpu6502/alu/n0137 ;
  wire [6 : 0] \cpu/cpu6502/alu/Madd_n0137_Madd_lut ;
  wire [7 : 0] \cpu/cpu6502/alu/Madd_n0137_Madd_cy ;
  wire [15 : 0] \cpu/cpu6502/pc/value_to_load ;
  wire [7 : 0] \cpu/cpu6502/pc/pc ;
  wire [7 : 0] \cpu/cpu6502/pc/n0067 ;
  wire [7 : 0] \cpu/cpu6502/pc/Madd_n0067_lut ;
  wire [7 : 0] \cpu/cpu6502/pc/Madd_n0067_cy ;
  wire [7 : 0] \cpu/cpu6502/pc/incremented_pc_value_h ;
  wire [7 : 0] \cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_lut ;
  wire [6 : 0] \cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_cy ;
  wire [2 : 0] \cpu/cpu6502/controller/stack_ctrl_signals ;
  wire [7 : 0] \cpu/cpu6502/controller/addr_ctrl_signals ;
  wire [2 : 1] \cpu/cpu6502/controller/vector_to_load ;
  wire [3 : 0] \cpu/cpu6502/controller/pc_operation ;
  wire [7 : 0] \cpu/cpu6502/addr_gen/addr2_h_reg ;
  wire [7 : 0] \cpu/cpu6502/addr_gen/addr1_reg ;
  wire [7 : 0] \cpu/cpu6502/addr_gen/addr2_l_reg ;
  wire [7 : 0] \cpu/cpu6502/addr_gen/addr2_l_reg_in ;
  wire [7 : 0] \cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_lut ;
  wire [7 : 0] \cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_cy ;
  wire [7 : 0] \cpu/cpu6502/mem_din_reg ;
  assign
    NlwRenamedSig_IO_rstn_in = rstn_in,
    NlwRenamedSig_IO_ctrl1_data = ctrl1_data,
    NlwRenamedSig_IO_ctrl2_data = ctrl2_data;
  X_ONE   XST_VCC (
    .O(N0)
  );
  X_ZERO   XST_GND (
    .O(N1)
  );
  X_FF #(
    .INIT ( 1'b1 ))
  sync_shift_reg_0 (
    .CLK(clk),
    .I(N1),
    .SET(shr_rst),
    .O(sync_shift_reg[0]),
    .CE(VCC),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b1 ))
  sync_shift_reg_1 (
    .CLK(clk),
    .I(sync_shift_reg[0]),
    .SET(shr_rst),
    .O(sync_shift_reg[1]),
    .CE(VCC),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b1 ))
  sync_shift_reg_2 (
    .CLK(clk),
    .I(sync_shift_reg[1]),
    .SET(shr_rst),
    .O(sync_shift_reg[2]),
    .CE(VCC),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b1 ))
  sync_shift_reg_3 (
    .CLK(clk),
    .I(sync_shift_reg[2]),
    .SET(shr_rst),
    .O(sync_shift_reg[3]),
    .CE(VCC),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b1 ))
  sync_shift_reg_4 (
    .CLK(clk),
    .I(sync_shift_reg[3]),
    .SET(shr_rst),
    .O(sync_shift_reg[4]),
    .CE(VCC),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b1 ))
  sync_shift_reg_5 (
    .CLK(clk),
    .I(sync_shift_reg[4]),
    .SET(shr_rst),
    .O(sync_shift_reg[5]),
    .CE(VCC),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b1 ))
  sync_shift_reg_6 (
    .CLK(clk),
    .I(sync_shift_reg[5]),
    .SET(shr_rst),
    .O(sync_shift_reg[6]),
    .CE(VCC),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b1 ))
  sync_shift_reg_7 (
    .CLK(clk),
    .I(sync_shift_reg[6]),
    .SET(shr_rst),
    .O(sync_shift_reg[7]),
    .CE(VCC),
    .RST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vblank_0  (
    .CLK(clk),
    .CE(\ppu/_n0964_inv ),
    .I(\ppu/vblank_set [0]),
    .SRST(\ppu/rst_status_rd_OR_8_o ),
    .O(\ppu/vblank [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vblank_1  (
    .CLK(clk),
    .CE(\ppu/_n0964_inv ),
    .I(\ppu/vblank[2]_GND_5_o_mux_21_OUT<1> ),
    .SRST(\ppu/rst_status_rd_OR_8_o ),
    .O(\ppu/vblank [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vblank_2  (
    .CLK(clk),
    .CE(\ppu/_n0964_inv ),
    .I(\ppu/vblank[2]_GND_5_o_mux_21_OUT<2> ),
    .SRST(\ppu/rst_status_rd_OR_8_o ),
    .O(\ppu/vblank [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \memory_manager/cpu_data_out_0  (
    .CLK(clk),
    .I(\memory_manager/cpu_mem_dout_sel[1]_cpu_prog_rom_dout[7]_select_34_OUT<0> ),
    .SRST(\memory_manager/rst_ph2_falling_OR_232_o ),
    .O(\memory_manager/cpu_data_out [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \memory_manager/cpu_data_out_1  (
    .CLK(clk),
    .I(\memory_manager/cpu_mem_dout_sel[1]_cpu_prog_rom_dout[7]_select_34_OUT<1> ),
    .SRST(\memory_manager/rst_ph2_falling_OR_232_o ),
    .O(\memory_manager/cpu_data_out [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \memory_manager/cpu_data_out_2  (
    .CLK(clk),
    .I(\memory_manager/cpu_mem_dout_sel[1]_cpu_prog_rom_dout[7]_select_34_OUT<2> ),
    .SRST(\memory_manager/rst_ph2_falling_OR_232_o ),
    .O(\memory_manager/cpu_data_out [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \memory_manager/cpu_data_out_3  (
    .CLK(clk),
    .I(\memory_manager/cpu_mem_dout_sel[1]_cpu_prog_rom_dout[7]_select_34_OUT<3> ),
    .SRST(\memory_manager/rst_ph2_falling_OR_232_o ),
    .O(\memory_manager/cpu_data_out [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \memory_manager/cpu_data_out_4  (
    .CLK(clk),
    .I(\memory_manager/cpu_mem_dout_sel[1]_cpu_prog_rom_dout[7]_select_34_OUT<4> ),
    .SRST(\memory_manager/rst_ph2_falling_OR_232_o ),
    .O(\memory_manager/cpu_data_out [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \memory_manager/cpu_data_out_5  (
    .CLK(clk),
    .I(\memory_manager/cpu_mem_dout_sel[1]_cpu_prog_rom_dout[7]_select_34_OUT<5> ),
    .SRST(\memory_manager/rst_ph2_falling_OR_232_o ),
    .O(\memory_manager/cpu_data_out [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \memory_manager/cpu_data_out_6  (
    .CLK(clk),
    .I(\memory_manager/cpu_mem_dout_sel[1]_cpu_prog_rom_dout[7]_select_34_OUT<6> ),
    .SRST(\memory_manager/rst_ph2_falling_OR_232_o ),
    .O(\memory_manager/cpu_data_out [6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \memory_manager/cpu_data_out_7  (
    .CLK(clk),
    .I(\memory_manager/cpu_mem_dout_sel[1]_cpu_prog_rom_dout[7]_select_34_OUT<7> ),
    .SRST(\memory_manager/rst_ph2_falling_OR_232_o ),
    .O(\memory_manager/cpu_data_out [7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/ph2_rising  (
    .CLK(clk),
    .I(\ppu/clkgen_cnt_en_clkgen_cnt[3]_AND_97_o_norst ),
    .SRST(\ppu/clkgen_cnt_en_inv ),
    .O(\ppu/ph2_rising_836 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/ph2_falling  (
    .CLK(clk),
    .I(\ppu/clkgen_cnt_en_clkgen_cnt[3]_AND_98_o_norst ),
    .SRST(\ppu/clkgen_cnt_en_inv ),
    .O(\ppu/ph2_falling_837 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/ph1_falling  (
    .CLK(clk),
    .I(\ppu/clkgen_cnt_en_clkgen_cnt[3]_AND_96_o_norst ),
    .SRST(\ppu/clkgen_cnt_en_inv ),
    .O(\ppu/ph1_falling_835 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/ph1_rising  (
    .CLK(clk),
    .I(\ppu/clkgen_cnt_en_clkgen_cnt[3]_AND_95_o_norst ),
    .SRST(\ppu/clkgen_cnt_en_inv ),
    .O(\ppu/ph1_rising_834 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/control_reg_0  (
    .CLK(clk),
    .CE(\ppu/control_wr ),
    .I(cpu_dout[2]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/control_reg [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/control_reg_1  (
    .CLK(clk),
    .CE(\ppu/control_wr ),
    .I(cpu_dout[3]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/control_reg [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/control_reg_2  (
    .CLK(clk),
    .CE(\ppu/control_wr ),
    .I(cpu_dout[4]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/control_reg [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/control_reg_3  (
    .CLK(clk),
    .CE(\ppu/control_wr ),
    .I(cpu_dout[5]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/control_reg [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ppu/control_reg_4  (
    .CLK(clk),
    .CE(\ppu/control_wr ),
    .I(cpu_dout[7]),
    .SSET(sync_shift_reg[7]),
    .O(\ppu/control_reg [4]),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/fh_reg_0  (
    .CLK(clk),
    .CE(\ppu/scrolling_wr_GND_5_o_AND_35_o ),
    .I(cpu_dout[0]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/fh_reg [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/fh_reg_1  (
    .CLK(clk),
    .CE(\ppu/scrolling_wr_GND_5_o_AND_35_o ),
    .I(cpu_dout[1]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/fh_reg [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/fh_reg_2  (
    .CLK(clk),
    .CE(\ppu/scrolling_wr_GND_5_o_AND_35_o ),
    .I(cpu_dout[2]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/fh_reg [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/h_reg  (
    .CLK(clk),
    .I(\ppu/second_write_slv_mem_din[0]_Select_63_o_1011 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/h_reg_1147 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/fv_reg_0  (
    .CLK(clk),
    .I(\ppu/second_write_slv_mem_din[2]_select_74_OUT<0> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/fv_reg [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/fv_reg_1  (
    .CLK(clk),
    .I(\ppu/second_write_slv_mem_din[2]_select_74_OUT<1> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/fv_reg [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/fv_reg_2  (
    .CLK(clk),
    .I(\ppu/second_write_slv_mem_din[2]_select_74_OUT<2> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/fv_reg [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/v_reg  (
    .CLK(clk),
    .I(\ppu/second_write_slv_mem_din[1]_Select_69_o ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/v_reg_1146 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vt_reg2_0  (
    .CLK(clk),
    .I(\ppu/second_write_slv_mem_din[7]_select_55_OUT<0> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vt_reg2 [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vt_reg2_1  (
    .CLK(clk),
    .I(\ppu/second_write_slv_mem_din[7]_select_55_OUT<1> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vt_reg2 [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vt_reg1_0  (
    .CLK(clk),
    .I(\ppu/second_write_slv_mem_din[5]_select_48_OUT<0> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vt_reg1 [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vt_reg1_1  (
    .CLK(clk),
    .I(\ppu/second_write_slv_mem_din[5]_select_48_OUT<1> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vt_reg1 [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vt_reg1_2  (
    .CLK(clk),
    .I(\ppu/second_write_slv_mem_din[5]_select_48_OUT<2> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vt_reg1 [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/ht_reg_0  (
    .CLK(clk),
    .I(\ppu/second_write_slv_mem_din[7]_select_40_OUT<0> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/ht_reg [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/ht_reg_1  (
    .CLK(clk),
    .I(\ppu/second_write_slv_mem_din[7]_select_40_OUT<1> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/ht_reg [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/ht_reg_2  (
    .CLK(clk),
    .I(\ppu/second_write_slv_mem_din[7]_select_40_OUT<2> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/ht_reg [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/ht_reg_3  (
    .CLK(clk),
    .I(\ppu/second_write_slv_mem_din[7]_select_40_OUT<3> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/ht_reg [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/ht_reg_4  (
    .CLK(clk),
    .I(\ppu/second_write_slv_mem_din[7]_select_40_OUT<4> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/ht_reg [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ppu/vram_read_reg_0  (
    .CLK(clk),
    .CE(\ppu/vram_data_rd ),
    .I(ppu_mem_din[0]),
    .SSET(sync_shift_reg[7]),
    .O(\ppu/vram_read_reg [0]),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ppu/vram_read_reg_1  (
    .CLK(clk),
    .CE(\ppu/vram_data_rd ),
    .I(ppu_mem_din[1]),
    .SSET(sync_shift_reg[7]),
    .O(\ppu/vram_read_reg [1]),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ppu/vram_read_reg_2  (
    .CLK(clk),
    .CE(\ppu/vram_data_rd ),
    .I(ppu_mem_din[2]),
    .SSET(sync_shift_reg[7]),
    .O(\ppu/vram_read_reg [2]),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ppu/vram_read_reg_3  (
    .CLK(clk),
    .CE(\ppu/vram_data_rd ),
    .I(ppu_mem_din[3]),
    .SSET(sync_shift_reg[7]),
    .O(\ppu/vram_read_reg [3]),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ppu/vram_read_reg_4  (
    .CLK(clk),
    .CE(\ppu/vram_data_rd ),
    .I(ppu_mem_din[4]),
    .SSET(sync_shift_reg[7]),
    .O(\ppu/vram_read_reg [4]),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ppu/vram_read_reg_5  (
    .CLK(clk),
    .CE(\ppu/vram_data_rd ),
    .I(ppu_mem_din[5]),
    .SSET(sync_shift_reg[7]),
    .O(\ppu/vram_read_reg [5]),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ppu/vram_read_reg_6  (
    .CLK(clk),
    .CE(\ppu/vram_data_rd ),
    .I(ppu_mem_din[6]),
    .SSET(sync_shift_reg[7]),
    .O(\ppu/vram_read_reg [6]),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ppu/vram_read_reg_7  (
    .CLK(clk),
    .CE(\ppu/vram_data_rd ),
    .I(ppu_mem_din[7]),
    .SSET(sync_shift_reg[7]),
    .O(\ppu/vram_read_reg [7]),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/bg_lsb_reg_0  (
    .CLK(clk),
    .CE(\ppu/bg_lsb_read_reg_1125 ),
    .I(ppu_mem_din[0]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/bg_lsb_reg [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/bg_lsb_reg_1  (
    .CLK(clk),
    .CE(\ppu/bg_lsb_read_reg_1125 ),
    .I(ppu_mem_din[1]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/bg_lsb_reg [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/bg_lsb_reg_2  (
    .CLK(clk),
    .CE(\ppu/bg_lsb_read_reg_1125 ),
    .I(ppu_mem_din[2]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/bg_lsb_reg [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/bg_lsb_reg_3  (
    .CLK(clk),
    .CE(\ppu/bg_lsb_read_reg_1125 ),
    .I(ppu_mem_din[3]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/bg_lsb_reg [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/bg_lsb_reg_4  (
    .CLK(clk),
    .CE(\ppu/bg_lsb_read_reg_1125 ),
    .I(ppu_mem_din[4]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/bg_lsb_reg [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/bg_lsb_reg_5  (
    .CLK(clk),
    .CE(\ppu/bg_lsb_read_reg_1125 ),
    .I(ppu_mem_din[5]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/bg_lsb_reg [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/bg_lsb_reg_6  (
    .CLK(clk),
    .CE(\ppu/bg_lsb_read_reg_1125 ),
    .I(ppu_mem_din[6]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/bg_lsb_reg [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/bg_lsb_reg_7  (
    .CLK(clk),
    .CE(\ppu/bg_lsb_read_reg_1125 ),
    .I(ppu_mem_din[7]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/bg_lsb_reg [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/tile_index_reg_0  (
    .CLK(clk),
    .CE(\ppu/nametable_read_reg_1097 ),
    .I(ppu_mem_din[0]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/tile_index_reg [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/tile_index_reg_1  (
    .CLK(clk),
    .CE(\ppu/nametable_read_reg_1097 ),
    .I(ppu_mem_din[1]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/tile_index_reg [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/tile_index_reg_2  (
    .CLK(clk),
    .CE(\ppu/nametable_read_reg_1097 ),
    .I(ppu_mem_din[2]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/tile_index_reg [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/tile_index_reg_3  (
    .CLK(clk),
    .CE(\ppu/nametable_read_reg_1097 ),
    .I(ppu_mem_din[3]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/tile_index_reg [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/tile_index_reg_4  (
    .CLK(clk),
    .CE(\ppu/nametable_read_reg_1097 ),
    .I(ppu_mem_din[4]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/tile_index_reg [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/tile_index_reg_5  (
    .CLK(clk),
    .CE(\ppu/nametable_read_reg_1097 ),
    .I(ppu_mem_din[5]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/tile_index_reg [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/tile_index_reg_6  (
    .CLK(clk),
    .CE(\ppu/nametable_read_reg_1097 ),
    .I(ppu_mem_din[6]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/tile_index_reg [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/tile_index_reg_7  (
    .CLK(clk),
    .CE(\ppu/nametable_read_reg_1097 ),
    .I(ppu_mem_din[7]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/tile_index_reg [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/ppu_mem_dout_0  (
    .CLK(clk),
    .CE(\ppu/vram_data_wr ),
    .I(cpu_dout[0]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/ppu_mem_dout [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/ppu_mem_dout_1  (
    .CLK(clk),
    .CE(\ppu/vram_data_wr ),
    .I(cpu_dout[1]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/ppu_mem_dout [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/ppu_mem_dout_2  (
    .CLK(clk),
    .CE(\ppu/vram_data_wr ),
    .I(cpu_dout[2]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/ppu_mem_dout [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/ppu_mem_dout_3  (
    .CLK(clk),
    .CE(\ppu/vram_data_wr ),
    .I(cpu_dout[3]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/ppu_mem_dout [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/ppu_mem_dout_4  (
    .CLK(clk),
    .CE(\ppu/vram_data_wr ),
    .I(cpu_dout[4]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/ppu_mem_dout [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/ppu_mem_dout_5  (
    .CLK(clk),
    .CE(\ppu/vram_data_wr ),
    .I(cpu_dout[5]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/ppu_mem_dout [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/ppu_mem_dout_6  (
    .CLK(clk),
    .CE(\ppu/vram_data_wr ),
    .I(cpu_dout[6]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/ppu_mem_dout [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/ppu_mem_dout_7  (
    .CLK(clk),
    .CE(\ppu/vram_data_wr ),
    .I(cpu_dout[7]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/ppu_mem_dout [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/render_mask_reg_0  (
    .CLK(clk),
    .CE(\ppu/render_mask_wr ),
    .I(cpu_dout[0]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/render_mask_reg [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/render_mask_reg_1  (
    .CLK(clk),
    .CE(\ppu/render_mask_wr ),
    .I(cpu_dout[1]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/render_mask_reg [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/render_mask_reg_2  (
    .CLK(clk),
    .CE(\ppu/render_mask_wr ),
    .I(cpu_dout[2]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/render_mask_reg [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/render_mask_reg_3  (
    .CLK(clk),
    .CE(\ppu/render_mask_wr ),
    .I(cpu_dout[3]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/render_mask_reg [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/render_mask_reg_4  (
    .CLK(clk),
    .CE(\ppu/render_mask_wr ),
    .I(cpu_dout[4]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/render_mask_reg [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/render_mask_reg_5  (
    .CLK(clk),
    .CE(\ppu/render_mask_wr ),
    .I(cpu_dout[5]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/render_mask_reg [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/render_mask_reg_6  (
    .CLK(clk),
    .CE(\ppu/render_mask_wr ),
    .I(cpu_dout[6]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/render_mask_reg [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/render_mask_reg_7  (
    .CLK(clk),
    .CE(\ppu/render_mask_wr ),
    .I(cpu_dout[7]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/render_mask_reg [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/bg_msb_reg_0  (
    .CLK(clk),
    .CE(\ppu/_n0971_inv ),
    .I(\ppu/bg_msb_reg[7]_ppu_mem_din[7]_mux_96_OUT<0> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/bg_msb_reg [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/bg_msb_reg_1  (
    .CLK(clk),
    .CE(\ppu/_n0971_inv ),
    .I(\ppu/bg_msb_reg[7]_ppu_mem_din[7]_mux_96_OUT<1> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/bg_msb_reg [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/bg_msb_reg_2  (
    .CLK(clk),
    .CE(\ppu/_n0971_inv ),
    .I(\ppu/bg_msb_reg[7]_ppu_mem_din[7]_mux_96_OUT<2> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/bg_msb_reg [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/bg_msb_reg_3  (
    .CLK(clk),
    .CE(\ppu/_n0971_inv ),
    .I(\ppu/bg_msb_reg[7]_ppu_mem_din[7]_mux_96_OUT<3> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/bg_msb_reg [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/bg_msb_reg_4  (
    .CLK(clk),
    .CE(\ppu/_n0971_inv ),
    .I(\ppu/bg_msb_reg[7]_ppu_mem_din[7]_mux_96_OUT<4> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/bg_msb_reg [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/bg_msb_reg_5  (
    .CLK(clk),
    .CE(\ppu/_n0971_inv ),
    .I(\ppu/bg_msb_reg[7]_ppu_mem_din[7]_mux_96_OUT<5> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/bg_msb_reg [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/bg_msb_reg_6  (
    .CLK(clk),
    .CE(\ppu/_n0971_inv ),
    .I(\ppu/bg_msb_reg[7]_ppu_mem_din[7]_mux_96_OUT<6> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/bg_msb_reg [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/bg_msb_reg_7  (
    .CLK(clk),
    .CE(\ppu/_n0971_inv ),
    .I(\ppu/bg_msb_reg[7]_ppu_mem_din[7]_mux_96_OUT<7> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/bg_msb_reg [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/slv_mem_dout_0  (
    .CLK(clk),
    .CE(\ppu/read_enable_1131 ),
    .I(\ppu/read_sel[3]_status_reg[7]_select_353_OUT<0> ),
    .SRST(\memory_manager/rst_ph2_falling_OR_232_o ),
    .O(\ppu/slv_mem_dout [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/slv_mem_dout_1  (
    .CLK(clk),
    .CE(\ppu/read_enable_1131 ),
    .I(\ppu/read_sel[3]_status_reg[7]_select_353_OUT<1> ),
    .SRST(\memory_manager/rst_ph2_falling_OR_232_o ),
    .O(\ppu/slv_mem_dout [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/slv_mem_dout_2  (
    .CLK(clk),
    .CE(\ppu/read_enable_1131 ),
    .I(\ppu/read_sel[3]_status_reg[7]_select_353_OUT<2> ),
    .SRST(\memory_manager/rst_ph2_falling_OR_232_o ),
    .O(\ppu/slv_mem_dout [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/slv_mem_dout_3  (
    .CLK(clk),
    .CE(\ppu/read_enable_1131 ),
    .I(\ppu/read_sel[3]_status_reg[7]_select_353_OUT<3> ),
    .SRST(\memory_manager/rst_ph2_falling_OR_232_o ),
    .O(\ppu/slv_mem_dout [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/slv_mem_dout_4  (
    .CLK(clk),
    .CE(\ppu/read_enable_1131 ),
    .I(\ppu/read_sel[3]_status_reg[7]_select_353_OUT<4> ),
    .SRST(\memory_manager/rst_ph2_falling_OR_232_o ),
    .O(\ppu/slv_mem_dout [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/slv_mem_dout_5  (
    .CLK(clk),
    .CE(\ppu/read_enable_1131 ),
    .I(\ppu/read_sel[3]_status_reg[7]_select_353_OUT<5> ),
    .SRST(\memory_manager/rst_ph2_falling_OR_232_o ),
    .O(\ppu/slv_mem_dout [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/slv_mem_dout_6  (
    .CLK(clk),
    .CE(\ppu/read_enable_1131 ),
    .I(\ppu/read_sel[3]_status_reg[7]_select_353_OUT<6> ),
    .SRST(\memory_manager/rst_ph2_falling_OR_232_o ),
    .O(\ppu/slv_mem_dout [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/slv_mem_dout_7  (
    .CLK(clk),
    .CE(\ppu/read_enable_1131 ),
    .I(\ppu/read_sel[3]_status_reg[7]_select_353_OUT<7> ),
    .SRST(\memory_manager/rst_ph2_falling_OR_232_o ),
    .O(\ppu/slv_mem_dout [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/bg_lsb_buff_reg_0  (
    .CLK(clk),
    .CE(\ppu/_n0971_inv ),
    .I(\ppu/bg_lsb_buff_reg[7]_bg_lsb_reg[7]_mux_200_OUT<0> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/bg_lsb_buff_reg [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/bg_lsb_buff_reg_1  (
    .CLK(clk),
    .CE(\ppu/_n0971_inv ),
    .I(\ppu/bg_lsb_buff_reg[7]_bg_lsb_reg[7]_mux_200_OUT<1> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/bg_lsb_buff_reg [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/bg_lsb_buff_reg_2  (
    .CLK(clk),
    .CE(\ppu/_n0971_inv ),
    .I(\ppu/bg_lsb_buff_reg[7]_bg_lsb_reg[7]_mux_200_OUT<2> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/bg_lsb_buff_reg [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/bg_lsb_buff_reg_3  (
    .CLK(clk),
    .CE(\ppu/_n0971_inv ),
    .I(\ppu/bg_lsb_buff_reg[7]_bg_lsb_reg[7]_mux_200_OUT<3> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/bg_lsb_buff_reg [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/bg_lsb_buff_reg_4  (
    .CLK(clk),
    .CE(\ppu/_n0971_inv ),
    .I(\ppu/bg_lsb_buff_reg[7]_bg_lsb_reg[7]_mux_200_OUT<4> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/bg_lsb_buff_reg [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/bg_lsb_buff_reg_5  (
    .CLK(clk),
    .CE(\ppu/_n0971_inv ),
    .I(\ppu/bg_lsb_buff_reg[7]_bg_lsb_reg[7]_mux_200_OUT<5> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/bg_lsb_buff_reg [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/bg_lsb_buff_reg_6  (
    .CLK(clk),
    .CE(\ppu/_n0971_inv ),
    .I(\ppu/bg_lsb_buff_reg[7]_bg_lsb_reg[7]_mux_200_OUT<6> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/bg_lsb_buff_reg [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/bg_lsb_buff_reg_7  (
    .CLK(clk),
    .CE(\ppu/_n0971_inv ),
    .I(\ppu/bg_lsb_buff_reg[7]_bg_lsb_reg[7]_mux_200_OUT<7> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/bg_lsb_buff_reg [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vt_cntr1_0  (
    .CLK(clk),
    .CE(\ppu/_n1004_inv_1312 ),
    .I(\ppu/vt_cntr1[2]_slv_mem_din[7]_mux_245_OUT<0> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vt_cntr1 [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vt_cntr1_1  (
    .CLK(clk),
    .CE(\ppu/_n1004_inv_1312 ),
    .I(\ppu/vt_cntr1[2]_slv_mem_din[7]_mux_245_OUT<1> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vt_cntr1 [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vt_cntr1_2  (
    .CLK(clk),
    .CE(\ppu/_n1004_inv_1312 ),
    .I(\ppu/vt_cntr1[2]_slv_mem_din[7]_mux_245_OUT<2> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vt_cntr1 [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/ht_cntr_0  (
    .CLK(clk),
    .CE(\ppu/_n0999_inv ),
    .I(\ppu/ht_cntr[4]_slv_mem_din[4]_mux_232_OUT<0> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/ht_cntr [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/ht_cntr_1  (
    .CLK(clk),
    .CE(\ppu/_n0999_inv ),
    .I(\ppu/ht_cntr[4]_slv_mem_din[4]_mux_232_OUT<1> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/ht_cntr [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/ht_cntr_2  (
    .CLK(clk),
    .CE(\ppu/_n0999_inv ),
    .I(\ppu/ht_cntr[4]_slv_mem_din[4]_mux_232_OUT<2> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/ht_cntr [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/ht_cntr_3  (
    .CLK(clk),
    .CE(\ppu/_n0999_inv ),
    .I(\ppu/ht_cntr[4]_slv_mem_din[4]_mux_232_OUT<3> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/ht_cntr [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/ht_cntr_4  (
    .CLK(clk),
    .CE(\ppu/_n0999_inv ),
    .I(\ppu/ht_cntr[4]_slv_mem_din[4]_mux_232_OUT<4> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/ht_cntr [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/tile_attr_reg_0  (
    .CLK(clk),
    .CE(\ppu/attribute_read_reg_1124 ),
    .I(\ppu/attribute_sel[1]_ppu_mem_din[7]_wide_mux_82_OUT<0> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/tile_attr_reg [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/tile_attr_reg_1  (
    .CLK(clk),
    .CE(\ppu/attribute_read_reg_1124 ),
    .I(\ppu/attribute_sel[1]_ppu_mem_din[7]_wide_mux_82_OUT<1> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/tile_attr_reg [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/ppu_addr_fetch_0  (
    .CLK(clk),
    .CE(\ppu/_n0916_inv ),
    .I(\ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<0> ),
    .O(\ppu/ppu_addr_fetch [0]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/ppu_addr_fetch_1  (
    .CLK(clk),
    .CE(\ppu/_n0916_inv ),
    .I(\ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<1> ),
    .O(\ppu/ppu_addr_fetch [1]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/ppu_addr_fetch_2  (
    .CLK(clk),
    .CE(\ppu/_n0916_inv ),
    .I(\ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<2> ),
    .O(\ppu/ppu_addr_fetch [2]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/ppu_addr_fetch_3  (
    .CLK(clk),
    .CE(\ppu/_n0916_inv ),
    .I(\ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<3> ),
    .O(\ppu/ppu_addr_fetch [3]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/ppu_addr_fetch_4  (
    .CLK(clk),
    .CE(\ppu/_n0916_inv ),
    .I(\ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<4> ),
    .O(\ppu/ppu_addr_fetch [4]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/ppu_addr_fetch_5  (
    .CLK(clk),
    .CE(\ppu/_n0916_inv ),
    .I(\ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<5> ),
    .O(\ppu/ppu_addr_fetch [5]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/ppu_addr_fetch_6  (
    .CLK(clk),
    .CE(\ppu/_n0916_inv ),
    .I(\ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<6> ),
    .O(\ppu/ppu_addr_fetch [6]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/ppu_addr_fetch_7  (
    .CLK(clk),
    .CE(\ppu/_n0916_inv ),
    .I(\ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<7> ),
    .O(\ppu/ppu_addr_fetch [7]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/ppu_addr_fetch_8  (
    .CLK(clk),
    .CE(\ppu/_n0916_inv ),
    .I(\ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<8> ),
    .O(\ppu/ppu_addr_fetch [8]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/ppu_addr_fetch_9  (
    .CLK(clk),
    .CE(\ppu/_n0916_inv ),
    .I(\ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<9> ),
    .O(\ppu/ppu_addr_fetch [9]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/ppu_addr_fetch_10  (
    .CLK(clk),
    .CE(\ppu/_n0916_inv ),
    .I(\ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<10> ),
    .O(\ppu/ppu_addr_fetch [10]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/ppu_addr_fetch_11  (
    .CLK(clk),
    .CE(\ppu/_n0916_inv ),
    .I(\ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<11> ),
    .O(\ppu/ppu_addr_fetch [11]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/ppu_addr_fetch_12  (
    .CLK(clk),
    .CE(\ppu/_n0916_inv ),
    .I(\ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<12> ),
    .O(\ppu/ppu_addr_fetch [12]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/ppu_addr_fetch_13  (
    .CLK(clk),
    .CE(\ppu/_n0916_inv ),
    .I(\ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<13> ),
    .O(\ppu/ppu_addr_fetch [13]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \memory_manager/ch_rom_dout_0  (
    .CLK(clk),
    .I(\memory_manager/ch_rom_reg [0]),
    .O(\memory_manager/ch_rom_dout [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \memory_manager/ch_rom_dout_1  (
    .CLK(clk),
    .I(\memory_manager/ch_rom_reg [1]),
    .O(\memory_manager/ch_rom_dout [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \memory_manager/ch_rom_dout_2  (
    .CLK(clk),
    .I(\memory_manager/ch_rom_reg [2]),
    .O(\memory_manager/ch_rom_dout [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \memory_manager/ch_rom_dout_3  (
    .CLK(clk),
    .I(\memory_manager/ch_rom_reg [3]),
    .O(\memory_manager/ch_rom_dout [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \memory_manager/ch_rom_dout_4  (
    .CLK(clk),
    .I(\memory_manager/ch_rom_reg [4]),
    .O(\memory_manager/ch_rom_dout [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \memory_manager/ch_rom_dout_5  (
    .CLK(clk),
    .I(\memory_manager/ch_rom_reg [5]),
    .O(\memory_manager/ch_rom_dout [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \memory_manager/ch_rom_dout_6  (
    .CLK(clk),
    .I(\memory_manager/ch_rom_reg [6]),
    .O(\memory_manager/ch_rom_dout [6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \memory_manager/ch_rom_dout_7  (
    .CLK(clk),
    .I(\memory_manager/ch_rom_reg [7]),
    .O(\memory_manager/ch_rom_dout [7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/Mcount_y_renderingcntr_lut<0>  (
    .ADR0(sync_shift_reg[7]),
    .ADR1(\ppu/y_renderingcntr [0]),
    .ADR2(N0),
    .O(\ppu/Mcount_y_renderingcntr_lut [0])
  );
  X_MUX2   \ppu/Mcount_y_renderingcntr_cy<0>  (
    .IB(\sync_shift_reg<7>_inv ),
    .IA(N1),
    .SEL(\ppu/Mcount_y_renderingcntr_lut [0]),
    .O(\ppu/Mcount_y_renderingcntr_cy [0])
  );
  X_XOR2   \ppu/Mcount_y_renderingcntr_xor<0>  (
    .I0(\sync_shift_reg<7>_inv ),
    .I1(\ppu/Mcount_y_renderingcntr_lut [0]),
    .O(\ppu/Mcount_y_renderingcntr )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/Mcount_y_renderingcntr_lut<1>  (
    .ADR0(sync_shift_reg[7]),
    .ADR1(\ppu/y_renderingcntr [1]),
    .ADR2(N1),
    .O(\ppu/Mcount_y_renderingcntr_lut [1])
  );
  X_MUX2   \ppu/Mcount_y_renderingcntr_cy<1>  (
    .IB(\ppu/Mcount_y_renderingcntr_cy [0]),
    .IA(N1),
    .SEL(\ppu/Mcount_y_renderingcntr_lut [1]),
    .O(\ppu/Mcount_y_renderingcntr_cy [1])
  );
  X_XOR2   \ppu/Mcount_y_renderingcntr_xor<1>  (
    .I0(\ppu/Mcount_y_renderingcntr_cy [0]),
    .I1(\ppu/Mcount_y_renderingcntr_lut [1]),
    .O(\ppu/Mcount_y_renderingcntr1 )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/Mcount_y_renderingcntr_lut<2>  (
    .ADR0(sync_shift_reg[7]),
    .ADR1(\ppu/y_renderingcntr [2]),
    .ADR2(N0),
    .O(\ppu/Mcount_y_renderingcntr_lut [2])
  );
  X_MUX2   \ppu/Mcount_y_renderingcntr_cy<2>  (
    .IB(\ppu/Mcount_y_renderingcntr_cy [1]),
    .IA(N1),
    .SEL(\ppu/Mcount_y_renderingcntr_lut [2]),
    .O(\ppu/Mcount_y_renderingcntr_cy [2])
  );
  X_XOR2   \ppu/Mcount_y_renderingcntr_xor<2>  (
    .I0(\ppu/Mcount_y_renderingcntr_cy [1]),
    .I1(\ppu/Mcount_y_renderingcntr_lut [2]),
    .O(\ppu/Mcount_y_renderingcntr2 )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/Mcount_y_renderingcntr_lut<3>  (
    .ADR0(sync_shift_reg[7]),
    .ADR1(\ppu/y_renderingcntr [3]),
    .ADR2(N1),
    .O(\ppu/Mcount_y_renderingcntr_lut [3])
  );
  X_MUX2   \ppu/Mcount_y_renderingcntr_cy<3>  (
    .IB(\ppu/Mcount_y_renderingcntr_cy [2]),
    .IA(N1),
    .SEL(\ppu/Mcount_y_renderingcntr_lut [3]),
    .O(\ppu/Mcount_y_renderingcntr_cy [3])
  );
  X_XOR2   \ppu/Mcount_y_renderingcntr_xor<3>  (
    .I0(\ppu/Mcount_y_renderingcntr_cy [2]),
    .I1(\ppu/Mcount_y_renderingcntr_lut [3]),
    .O(\ppu/Mcount_y_renderingcntr3 )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/Mcount_y_renderingcntr_lut<4>  (
    .ADR0(sync_shift_reg[7]),
    .ADR1(\ppu/y_renderingcntr [4]),
    .ADR2(N1),
    .O(\ppu/Mcount_y_renderingcntr_lut [4])
  );
  X_MUX2   \ppu/Mcount_y_renderingcntr_cy<4>  (
    .IB(\ppu/Mcount_y_renderingcntr_cy [3]),
    .IA(N1),
    .SEL(\ppu/Mcount_y_renderingcntr_lut [4]),
    .O(\ppu/Mcount_y_renderingcntr_cy [4])
  );
  X_XOR2   \ppu/Mcount_y_renderingcntr_xor<4>  (
    .I0(\ppu/Mcount_y_renderingcntr_cy [3]),
    .I1(\ppu/Mcount_y_renderingcntr_lut [4]),
    .O(\ppu/Mcount_y_renderingcntr4 )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/Mcount_y_renderingcntr_lut<5>  (
    .ADR0(sync_shift_reg[7]),
    .ADR1(\ppu/y_renderingcntr [5]),
    .ADR2(N1),
    .O(\ppu/Mcount_y_renderingcntr_lut [5])
  );
  X_MUX2   \ppu/Mcount_y_renderingcntr_cy<5>  (
    .IB(\ppu/Mcount_y_renderingcntr_cy [4]),
    .IA(N1),
    .SEL(\ppu/Mcount_y_renderingcntr_lut [5]),
    .O(\ppu/Mcount_y_renderingcntr_cy [5])
  );
  X_XOR2   \ppu/Mcount_y_renderingcntr_xor<5>  (
    .I0(\ppu/Mcount_y_renderingcntr_cy [4]),
    .I1(\ppu/Mcount_y_renderingcntr_lut [5]),
    .O(\ppu/Mcount_y_renderingcntr5 )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/Mcount_y_renderingcntr_lut<6>  (
    .ADR0(sync_shift_reg[7]),
    .ADR1(\ppu/y_renderingcntr [6]),
    .ADR2(N1),
    .O(\ppu/Mcount_y_renderingcntr_lut [6])
  );
  X_MUX2   \ppu/Mcount_y_renderingcntr_cy<6>  (
    .IB(\ppu/Mcount_y_renderingcntr_cy [5]),
    .IA(N1),
    .SEL(\ppu/Mcount_y_renderingcntr_lut [6]),
    .O(\ppu/Mcount_y_renderingcntr_cy [6])
  );
  X_XOR2   \ppu/Mcount_y_renderingcntr_xor<6>  (
    .I0(\ppu/Mcount_y_renderingcntr_cy [5]),
    .I1(\ppu/Mcount_y_renderingcntr_lut [6]),
    .O(\ppu/Mcount_y_renderingcntr6 )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/Mcount_y_renderingcntr_lut<7>  (
    .ADR0(sync_shift_reg[7]),
    .ADR1(\ppu/y_renderingcntr [7]),
    .ADR2(N1),
    .O(\ppu/Mcount_y_renderingcntr_lut [7])
  );
  X_MUX2   \ppu/Mcount_y_renderingcntr_cy<7>  (
    .IB(\ppu/Mcount_y_renderingcntr_cy [6]),
    .IA(N1),
    .SEL(\ppu/Mcount_y_renderingcntr_lut [7]),
    .O(\ppu/Mcount_y_renderingcntr_cy [7])
  );
  X_XOR2   \ppu/Mcount_y_renderingcntr_xor<7>  (
    .I0(\ppu/Mcount_y_renderingcntr_cy [6]),
    .I1(\ppu/Mcount_y_renderingcntr_lut [7]),
    .O(\ppu/Mcount_y_renderingcntr7 )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/Mcount_y_renderingcntr_lut<8>  (
    .ADR0(sync_shift_reg[7]),
    .ADR1(\ppu/y_renderingcntr [8]),
    .ADR2(N0),
    .O(\ppu/Mcount_y_renderingcntr_lut [8])
  );
  X_XOR2   \ppu/Mcount_y_renderingcntr_xor<8>  (
    .I0(\ppu/Mcount_y_renderingcntr_cy [7]),
    .I1(\ppu/Mcount_y_renderingcntr_lut [8]),
    .O(\ppu/Mcount_y_renderingcntr8 )
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/clkgen_cnt_0  (
    .CLK(clk),
    .CE(\ppu/clkgen_cnt_en_1182 ),
    .I(\ppu/Mcount_clkgen_cnt ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/clkgen_cnt [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/clkgen_cnt_1  (
    .CLK(clk),
    .CE(\ppu/clkgen_cnt_en_1182 ),
    .I(\ppu/Mcount_clkgen_cnt1 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/clkgen_cnt [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/clkgen_cnt_2  (
    .CLK(clk),
    .CE(\ppu/clkgen_cnt_en_1182 ),
    .I(\ppu/Mcount_clkgen_cnt2 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/clkgen_cnt [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/clkgen_cnt_3  (
    .CLK(clk),
    .CE(\ppu/clkgen_cnt_en_1182 ),
    .I(\ppu/Mcount_clkgen_cnt3 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/clkgen_cnt [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/fv_cntr_0  (
    .CLK(clk),
    .CE(\ppu/_n1016_inv_1320 ),
    .I(\ppu/Mcount_fv_cntr_eqn_0 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/fv_cntr [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/fv_cntr_1  (
    .CLK(clk),
    .CE(\ppu/_n1016_inv_1320 ),
    .I(\ppu/Mcount_fv_cntr_eqn_1 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/fv_cntr [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/fv_cntr_2  (
    .CLK(clk),
    .CE(\ppu/_n1016_inv_1320 ),
    .I(\ppu/Mcount_fv_cntr_eqn_2 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/fv_cntr [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vt_cntr2_0  (
    .CLK(clk),
    .CE(\ppu/_n1007_inv ),
    .I(\ppu/Mcount_vt_cntr2_eqn_0 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vt_cntr2 [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vt_cntr2_1  (
    .CLK(clk),
    .CE(\ppu/_n1007_inv ),
    .I(\ppu/Mcount_vt_cntr2_eqn_1 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vt_cntr2 [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/y_renderingcntr_0  (
    .CLK(clk),
    .CE(\ppu/_n0974_inv ),
    .I(\ppu/Mcount_y_renderingcntr ),
    .SRST(\ppu/_n0818 ),
    .O(\ppu/y_renderingcntr [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/y_renderingcntr_1  (
    .CLK(clk),
    .CE(\ppu/_n0974_inv ),
    .I(\ppu/Mcount_y_renderingcntr1 ),
    .SRST(\ppu/_n0818 ),
    .O(\ppu/y_renderingcntr [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/y_renderingcntr_2  (
    .CLK(clk),
    .CE(\ppu/_n0974_inv ),
    .I(\ppu/Mcount_y_renderingcntr2 ),
    .SRST(\ppu/_n0818 ),
    .O(\ppu/y_renderingcntr [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/y_renderingcntr_3  (
    .CLK(clk),
    .CE(\ppu/_n0974_inv ),
    .I(\ppu/Mcount_y_renderingcntr3 ),
    .SRST(\ppu/_n0818 ),
    .O(\ppu/y_renderingcntr [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/y_renderingcntr_4  (
    .CLK(clk),
    .CE(\ppu/_n0974_inv ),
    .I(\ppu/Mcount_y_renderingcntr4 ),
    .SRST(\ppu/_n0818 ),
    .O(\ppu/y_renderingcntr [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/y_renderingcntr_5  (
    .CLK(clk),
    .CE(\ppu/_n0974_inv ),
    .I(\ppu/Mcount_y_renderingcntr5 ),
    .SRST(\ppu/_n0818 ),
    .O(\ppu/y_renderingcntr [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/y_renderingcntr_6  (
    .CLK(clk),
    .CE(\ppu/_n0974_inv ),
    .I(\ppu/Mcount_y_renderingcntr6 ),
    .SRST(\ppu/_n0818 ),
    .O(\ppu/y_renderingcntr [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/y_renderingcntr_7  (
    .CLK(clk),
    .CE(\ppu/_n0974_inv ),
    .I(\ppu/Mcount_y_renderingcntr7 ),
    .SRST(\ppu/_n0818 ),
    .O(\ppu/y_renderingcntr [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/y_renderingcntr_8  (
    .CLK(clk),
    .CE(\ppu/_n0974_inv ),
    .I(\ppu/Mcount_y_renderingcntr8 ),
    .SRST(\ppu/_n0818 ),
    .O(\ppu/y_renderingcntr [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/bgrender_state_FSM_FFd3  (
    .CLK(clk),
    .I(\ppu/bgrender_state_FSM_FFd3-In ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/bgrender_state_FSM_FFd3_1127 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/x_rendercntr_0  (
    .CLK(clk),
    .I(\Result<0>2 ),
    .SRST(\ppu/_n0974_inv ),
    .O(\ppu/x_rendercntr [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/x_rendercntr_1  (
    .CLK(clk),
    .I(\Result<1>2 ),
    .SRST(\ppu/_n0974_inv ),
    .O(\ppu/x_rendercntr [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/x_rendercntr_2  (
    .CLK(clk),
    .I(\Result<2>1 ),
    .SRST(\ppu/_n0974_inv ),
    .O(\ppu/x_rendercntr [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/x_rendercntr_3  (
    .CLK(clk),
    .I(Result[3]),
    .SRST(\ppu/_n0974_inv ),
    .O(\ppu/x_rendercntr [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/x_rendercntr_4  (
    .CLK(clk),
    .I(Result[4]),
    .SRST(\ppu/_n0974_inv ),
    .O(\ppu/x_rendercntr [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/x_rendercntr_5  (
    .CLK(clk),
    .I(Result[5]),
    .SRST(\ppu/_n0974_inv ),
    .O(\ppu/x_rendercntr [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/x_rendercntr_6  (
    .CLK(clk),
    .I(Result[6]),
    .SRST(\ppu/_n0974_inv ),
    .O(\ppu/x_rendercntr [6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/x_rendercntr_7  (
    .CLK(clk),
    .I(Result[7]),
    .SRST(\ppu/_n0974_inv ),
    .O(\ppu/x_rendercntr [7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/x_rendercntr_8  (
    .CLK(clk),
    .I(Result[8]),
    .SRST(\ppu/_n0974_inv ),
    .O(\ppu/x_rendercntr [8]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/x_rendercntr_9  (
    .CLK(clk),
    .I(Result[9]),
    .SRST(\ppu/_n0974_inv ),
    .O(\ppu/x_rendercntr [9]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/x_rendercntr_10  (
    .CLK(clk),
    .I(Result[10]),
    .SRST(\ppu/_n0974_inv ),
    .O(\ppu/x_rendercntr [10]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/bgrender_state_FSM_FFd2  (
    .CLK(clk),
    .I(\ppu/bgrender_state_FSM_FFd2-In ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/bgrender_state_FSM_FFd2_1128 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/bgrender_state_FSM_FFd1  (
    .CLK(clk),
    .I(\ppu/bgrender_state_FSM_FFd1-In_1368 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_MUX2   \ppu/Mcount_x_rendercntr_cy<0>  (
    .IB(N1),
    .IA(N0),
    .SEL(\ppu/Mcount_x_rendercntr_lut<0>1 ),
    .O(\ppu/Mcount_x_rendercntr_cy [0])
  );
  X_XOR2   \ppu/Mcount_x_rendercntr_xor<0>  (
    .I0(N1),
    .I1(\ppu/Mcount_x_rendercntr_lut<0>1 ),
    .O(\Result<0>2 )
  );
  X_MUX2   \ppu/Mcount_x_rendercntr_cy<1>  (
    .IB(\ppu/Mcount_x_rendercntr_cy [0]),
    .IA(N1),
    .SEL(\ppu/Mcount_x_rendercntr_cy<1>_rt_3016 ),
    .O(\ppu/Mcount_x_rendercntr_cy [1])
  );
  X_XOR2   \ppu/Mcount_x_rendercntr_xor<1>  (
    .I0(\ppu/Mcount_x_rendercntr_cy [0]),
    .I1(\ppu/Mcount_x_rendercntr_cy<1>_rt_3016 ),
    .O(\Result<1>2 )
  );
  X_MUX2   \ppu/Mcount_x_rendercntr_cy<2>  (
    .IB(\ppu/Mcount_x_rendercntr_cy [1]),
    .IA(N1),
    .SEL(\ppu/Mcount_x_rendercntr_cy<2>_rt_3017 ),
    .O(\ppu/Mcount_x_rendercntr_cy [2])
  );
  X_XOR2   \ppu/Mcount_x_rendercntr_xor<2>  (
    .I0(\ppu/Mcount_x_rendercntr_cy [1]),
    .I1(\ppu/Mcount_x_rendercntr_cy<2>_rt_3017 ),
    .O(\Result<2>1 )
  );
  X_MUX2   \ppu/Mcount_x_rendercntr_cy<3>  (
    .IB(\ppu/Mcount_x_rendercntr_cy [2]),
    .IA(N1),
    .SEL(\ppu/Mcount_x_rendercntr_cy<3>_rt_3018 ),
    .O(\ppu/Mcount_x_rendercntr_cy [3])
  );
  X_XOR2   \ppu/Mcount_x_rendercntr_xor<3>  (
    .I0(\ppu/Mcount_x_rendercntr_cy [2]),
    .I1(\ppu/Mcount_x_rendercntr_cy<3>_rt_3018 ),
    .O(Result[3])
  );
  X_MUX2   \ppu/Mcount_x_rendercntr_cy<4>  (
    .IB(\ppu/Mcount_x_rendercntr_cy [3]),
    .IA(N1),
    .SEL(\ppu/Mcount_x_rendercntr_cy<4>_rt_3019 ),
    .O(\ppu/Mcount_x_rendercntr_cy [4])
  );
  X_XOR2   \ppu/Mcount_x_rendercntr_xor<4>  (
    .I0(\ppu/Mcount_x_rendercntr_cy [3]),
    .I1(\ppu/Mcount_x_rendercntr_cy<4>_rt_3019 ),
    .O(Result[4])
  );
  X_MUX2   \ppu/Mcount_x_rendercntr_cy<5>  (
    .IB(\ppu/Mcount_x_rendercntr_cy [4]),
    .IA(N1),
    .SEL(\ppu/Mcount_x_rendercntr_cy<5>_rt_3020 ),
    .O(\ppu/Mcount_x_rendercntr_cy [5])
  );
  X_XOR2   \ppu/Mcount_x_rendercntr_xor<5>  (
    .I0(\ppu/Mcount_x_rendercntr_cy [4]),
    .I1(\ppu/Mcount_x_rendercntr_cy<5>_rt_3020 ),
    .O(Result[5])
  );
  X_MUX2   \ppu/Mcount_x_rendercntr_cy<6>  (
    .IB(\ppu/Mcount_x_rendercntr_cy [5]),
    .IA(N1),
    .SEL(\ppu/Mcount_x_rendercntr_cy<6>_rt_3021 ),
    .O(\ppu/Mcount_x_rendercntr_cy [6])
  );
  X_XOR2   \ppu/Mcount_x_rendercntr_xor<6>  (
    .I0(\ppu/Mcount_x_rendercntr_cy [5]),
    .I1(\ppu/Mcount_x_rendercntr_cy<6>_rt_3021 ),
    .O(Result[6])
  );
  X_MUX2   \ppu/Mcount_x_rendercntr_cy<7>  (
    .IB(\ppu/Mcount_x_rendercntr_cy [6]),
    .IA(N1),
    .SEL(\ppu/Mcount_x_rendercntr_cy<7>_rt_3022 ),
    .O(\ppu/Mcount_x_rendercntr_cy [7])
  );
  X_XOR2   \ppu/Mcount_x_rendercntr_xor<7>  (
    .I0(\ppu/Mcount_x_rendercntr_cy [6]),
    .I1(\ppu/Mcount_x_rendercntr_cy<7>_rt_3022 ),
    .O(Result[7])
  );
  X_MUX2   \ppu/Mcount_x_rendercntr_cy<8>  (
    .IB(\ppu/Mcount_x_rendercntr_cy [7]),
    .IA(N1),
    .SEL(\ppu/Mcount_x_rendercntr_cy<8>_rt_3023 ),
    .O(\ppu/Mcount_x_rendercntr_cy [8])
  );
  X_XOR2   \ppu/Mcount_x_rendercntr_xor<8>  (
    .I0(\ppu/Mcount_x_rendercntr_cy [7]),
    .I1(\ppu/Mcount_x_rendercntr_cy<8>_rt_3023 ),
    .O(Result[8])
  );
  X_MUX2   \ppu/Mcount_x_rendercntr_cy<9>  (
    .IB(\ppu/Mcount_x_rendercntr_cy [8]),
    .IA(N1),
    .SEL(\ppu/Mcount_x_rendercntr_cy<9>_rt_3024 ),
    .O(\ppu/Mcount_x_rendercntr_cy [9])
  );
  X_XOR2   \ppu/Mcount_x_rendercntr_xor<9>  (
    .I0(\ppu/Mcount_x_rendercntr_cy [8]),
    .I1(\ppu/Mcount_x_rendercntr_cy<9>_rt_3024 ),
    .O(Result[9])
  );
  X_XOR2   \ppu/Mcount_x_rendercntr_xor<10>  (
    .I0(\ppu/Mcount_x_rendercntr_cy [9]),
    .I1(\ppu/Mcount_x_rendercntr_xor<10>_rt_3071 ),
    .O(Result[10])
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  \ppu/Mshreg_bg_msb_out_0  (
    .A0(\ppu/fh_reg[2]_inv_219_OUT<0> ),
    .A1(\ppu/fh_reg[2]_inv_219_OUT<1> ),
    .A2(\ppu/fh_reg[2]_inv_219_OUT<2> ),
    .A3(N1),
    .CE(\ppu/x_rendercntr[1]_bgrender_state[2]_AND_41_o ),
    .CLK(clk),
    .D(\ppu/bg_msb_reg [7]),
    .Q(\ppu/bg_msb_out ),
    .Q15(\NLW_ppu/Mshreg_bg_msb_out_0_Q15_UNCONNECTED )
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  \ppu/Mshreg_bg_lsb_out_0  (
    .A0(\ppu/fh_reg[2]_inv_219_OUT<0> ),
    .A1(\ppu/fh_reg[2]_inv_219_OUT<1> ),
    .A2(\ppu/fh_reg[2]_inv_219_OUT<2> ),
    .A3(N1),
    .CE(\ppu/x_rendercntr[1]_bgrender_state[2]_AND_41_o ),
    .CLK(clk),
    .D(\ppu/bg_lsb_buff_reg [7]),
    .Q(\ppu/bg_lsb_out ),
    .Q15(\NLW_ppu/Mshreg_bg_lsb_out_0_Q15_UNCONNECTED )
  );
  X_BUFPLL #(
    .ENABLE_SYNC ( "TRUE" ),
    .DIVIDE ( 5 ))
  ioclk_buf (
    .IOCLK(clk_10x),
    .LOCK(bufpll_locked),
    .SERDESSTROBE(serdes_strobe),
    .PLLIN(pll_clkout0),
    .GCLK(clk_2x),
    .LOCKED(pll_locked)
  );
  X_CKBUF   clk_buf (
    .O(clk),
    .I(pll_clkout1)
  );
  X_CKBUF   clk_2x_buf (
    .O(clk_2x),
    .I(pll_clkout2)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \controller_top/cpu_data_out_0  (
    .CLK(clk),
    .I(\controller_top/read_sel[1]_controller1_data[7]_select_23_OUT<0> ),
    .SRST(\memory_manager/rst_ph2_falling_OR_232_o ),
    .O(\controller_top/cpu_data_out [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \controller_top/controller2_rd_req_shr_1  (
    .CLK(clk),
    .I(\controller_top/controller2_rd_req_shr [0]),
    .SRST(sync_shift_reg[7]),
    .O(\controller_top/controller2_rd_req_shr [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \controller_top/controller2_rd_req_shr_0  (
    .CLK(clk),
    .I(\controller_top/cpu_addr[15]_GND_21_o_equal_3_o ),
    .SRST(\controller_top/cpu_rnw_0 ),
    .O(\controller_top/controller2_rd_req_shr [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \controller_top/controller1_rd_req_shr_1  (
    .CLK(clk),
    .I(\controller_top/controller1_rd_req_shr [0]),
    .SRST(sync_shift_reg[7]),
    .O(\controller_top/controller1_rd_req_shr [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \controller_top/controller1_rd_req_shr_0  (
    .CLK(clk),
    .I(\controller_top/cpu_addr[15]_GND_21_o_equal_2_o ),
    .SRST(\controller_top/cpu_rnw_0 ),
    .O(\controller_top/controller1_rd_req_shr [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_XOR2   \ppu/sprite_fsm/Mcount_scanline_cnt_xor<8>  (
    .I0(\ppu/sprite_fsm/Mcount_scanline_cnt_cy [7]),
    .I1(\ppu/sprite_fsm/Mcount_scanline_cnt_xor<8>_rt_3072 ),
    .O(\ppu/sprite_fsm/Result [8])
  );
  X_XOR2   \ppu/sprite_fsm/Mcount_scanline_cnt_xor<7>  (
    .I0(\ppu/sprite_fsm/Mcount_scanline_cnt_cy [6]),
    .I1(\ppu/sprite_fsm/Mcount_scanline_cnt_cy<7>_rt_3025 ),
    .O(\ppu/sprite_fsm/Result [7])
  );
  X_MUX2   \ppu/sprite_fsm/Mcount_scanline_cnt_cy<7>  (
    .IB(\ppu/sprite_fsm/Mcount_scanline_cnt_cy [6]),
    .IA(N1),
    .SEL(\ppu/sprite_fsm/Mcount_scanline_cnt_cy<7>_rt_3025 ),
    .O(\ppu/sprite_fsm/Mcount_scanline_cnt_cy [7])
  );
  X_XOR2   \ppu/sprite_fsm/Mcount_scanline_cnt_xor<6>  (
    .I0(\ppu/sprite_fsm/Mcount_scanline_cnt_cy [5]),
    .I1(\ppu/sprite_fsm/Mcount_scanline_cnt_cy<6>_rt_3026 ),
    .O(\ppu/sprite_fsm/Result [6])
  );
  X_MUX2   \ppu/sprite_fsm/Mcount_scanline_cnt_cy<6>  (
    .IB(\ppu/sprite_fsm/Mcount_scanline_cnt_cy [5]),
    .IA(N1),
    .SEL(\ppu/sprite_fsm/Mcount_scanline_cnt_cy<6>_rt_3026 ),
    .O(\ppu/sprite_fsm/Mcount_scanline_cnt_cy [6])
  );
  X_XOR2   \ppu/sprite_fsm/Mcount_scanline_cnt_xor<5>  (
    .I0(\ppu/sprite_fsm/Mcount_scanline_cnt_cy [4]),
    .I1(\ppu/sprite_fsm/Mcount_scanline_cnt_cy<5>_rt_3027 ),
    .O(\ppu/sprite_fsm/Result<5>1 )
  );
  X_MUX2   \ppu/sprite_fsm/Mcount_scanline_cnt_cy<5>  (
    .IB(\ppu/sprite_fsm/Mcount_scanline_cnt_cy [4]),
    .IA(N1),
    .SEL(\ppu/sprite_fsm/Mcount_scanline_cnt_cy<5>_rt_3027 ),
    .O(\ppu/sprite_fsm/Mcount_scanline_cnt_cy [5])
  );
  X_XOR2   \ppu/sprite_fsm/Mcount_scanline_cnt_xor<4>  (
    .I0(\ppu/sprite_fsm/Mcount_scanline_cnt_cy [3]),
    .I1(\ppu/sprite_fsm/Mcount_scanline_cnt_cy<4>_rt_3028 ),
    .O(\ppu/sprite_fsm/Result<4>2 )
  );
  X_MUX2   \ppu/sprite_fsm/Mcount_scanline_cnt_cy<4>  (
    .IB(\ppu/sprite_fsm/Mcount_scanline_cnt_cy [3]),
    .IA(N1),
    .SEL(\ppu/sprite_fsm/Mcount_scanline_cnt_cy<4>_rt_3028 ),
    .O(\ppu/sprite_fsm/Mcount_scanline_cnt_cy [4])
  );
  X_XOR2   \ppu/sprite_fsm/Mcount_scanline_cnt_xor<3>  (
    .I0(\ppu/sprite_fsm/Mcount_scanline_cnt_cy [2]),
    .I1(\ppu/sprite_fsm/Mcount_scanline_cnt_cy<3>_rt_3029 ),
    .O(\ppu/sprite_fsm/Result<3>2 )
  );
  X_MUX2   \ppu/sprite_fsm/Mcount_scanline_cnt_cy<3>  (
    .IB(\ppu/sprite_fsm/Mcount_scanline_cnt_cy [2]),
    .IA(N1),
    .SEL(\ppu/sprite_fsm/Mcount_scanline_cnt_cy<3>_rt_3029 ),
    .O(\ppu/sprite_fsm/Mcount_scanline_cnt_cy [3])
  );
  X_XOR2   \ppu/sprite_fsm/Mcount_scanline_cnt_xor<2>  (
    .I0(\ppu/sprite_fsm/Mcount_scanline_cnt_cy [1]),
    .I1(\ppu/sprite_fsm/Mcount_scanline_cnt_cy<2>_rt_3030 ),
    .O(\ppu/sprite_fsm/Result<2>3 )
  );
  X_MUX2   \ppu/sprite_fsm/Mcount_scanline_cnt_cy<2>  (
    .IB(\ppu/sprite_fsm/Mcount_scanline_cnt_cy [1]),
    .IA(N1),
    .SEL(\ppu/sprite_fsm/Mcount_scanline_cnt_cy<2>_rt_3030 ),
    .O(\ppu/sprite_fsm/Mcount_scanline_cnt_cy [2])
  );
  X_XOR2   \ppu/sprite_fsm/Mcount_scanline_cnt_xor<1>  (
    .I0(\ppu/sprite_fsm/Mcount_scanline_cnt_cy [0]),
    .I1(\ppu/sprite_fsm/Mcount_scanline_cnt_cy<1>_rt_3031 ),
    .O(\ppu/sprite_fsm/Result<1>4 )
  );
  X_MUX2   \ppu/sprite_fsm/Mcount_scanline_cnt_cy<1>  (
    .IB(\ppu/sprite_fsm/Mcount_scanline_cnt_cy [0]),
    .IA(N1),
    .SEL(\ppu/sprite_fsm/Mcount_scanline_cnt_cy<1>_rt_3031 ),
    .O(\ppu/sprite_fsm/Mcount_scanline_cnt_cy [1])
  );
  X_XOR2   \ppu/sprite_fsm/Mcount_scanline_cnt_xor<0>  (
    .I0(N1),
    .I1(\ppu/sprite_fsm/Mcount_scanline_cnt_lut [0]),
    .O(\ppu/sprite_fsm/Result<0>4 )
  );
  X_MUX2   \ppu/sprite_fsm/Mcount_scanline_cnt_cy<0>  (
    .IB(N1),
    .IA(N0),
    .SEL(\ppu/sprite_fsm/Mcount_scanline_cnt_lut [0]),
    .O(\ppu/sprite_fsm/Mcount_scanline_cnt_cy [0])
  );
  X_XOR2   \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_xor<7>  (
    .I0(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<6>_1455 ),
    .I1(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_xor<7>_rt_3073 ),
    .O(\ppu/sprite_fsm/Result<7>1 )
  );
  X_XOR2   \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_xor<6>  (
    .I0(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<5>_1456 ),
    .I1(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<6>_rt_3032 ),
    .O(\ppu/sprite_fsm/Result<6>1 )
  );
  X_MUX2   \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<6>  (
    .IB(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<5>_1456 ),
    .IA(N1),
    .SEL(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<6>_rt_3032 ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<6>_1455 )
  );
  X_XOR2   \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_xor<5>  (
    .I0(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<4>_1457 ),
    .I1(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<5>_rt_3033 ),
    .O(\ppu/sprite_fsm/Result<5>2 )
  );
  X_MUX2   \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<5>  (
    .IB(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<4>_1457 ),
    .IA(N1),
    .SEL(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<5>_rt_3033 ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<5>_1456 )
  );
  X_XOR2   \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_xor<4>  (
    .I0(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<3>_1458 ),
    .I1(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<4>_rt_3034 ),
    .O(\ppu/sprite_fsm/Result<4>3 )
  );
  X_MUX2   \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<4>  (
    .IB(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<3>_1458 ),
    .IA(N1),
    .SEL(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<4>_rt_3034 ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<4>_1457 )
  );
  X_XOR2   \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_xor<3>  (
    .I0(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<2>_1459 ),
    .I1(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<3>_rt_3035 ),
    .O(\ppu/sprite_fsm/Result<3>3 )
  );
  X_MUX2   \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<3>  (
    .IB(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<2>_1459 ),
    .IA(N1),
    .SEL(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<3>_rt_3035 ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<3>_1458 )
  );
  X_XOR2   \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_xor<2>  (
    .I0(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<1>_1460 ),
    .I1(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<2>_rt_3036 ),
    .O(\ppu/sprite_fsm/Result<2>4 )
  );
  X_MUX2   \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<2>  (
    .IB(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<1>_1460 ),
    .IA(N1),
    .SEL(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<2>_rt_3036 ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<2>_1459 )
  );
  X_XOR2   \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_xor<1>  (
    .I0(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<0>_1461 ),
    .I1(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<1>_rt_3037 ),
    .O(\ppu/sprite_fsm/Result<1>5 )
  );
  X_MUX2   \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<1>  (
    .IB(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<0>_1461 ),
    .IA(N1),
    .SEL(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<1>_rt_3037 ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<1>_1460 )
  );
  X_XOR2   \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_xor<0>  (
    .I0(N1),
    .I1(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_lut<0> ),
    .O(\ppu/sprite_fsm/Result<0>5 )
  );
  X_MUX2   \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<0>  (
    .IB(N1),
    .IA(N0),
    .SEL(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_lut<0> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<0>_1461 )
  );
  X_XOR2   \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_xor<8>  (
    .I0(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_cy<7>_1481 ),
    .I1(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<8> ),
    .O(\ppu/sprite_fsm/scanline_cnt[8]_GND_6_o_sub_45_OUT<8> )
  );
  X_XOR2   \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_xor<7>  (
    .I0(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_cy<6>_1483 ),
    .I1(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<7>_1482 ),
    .O(\ppu/sprite_fsm/scanline_cnt[8]_GND_6_o_sub_45_OUT<7> )
  );
  X_MUX2   \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_cy<7>  (
    .IB(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_cy<6>_1483 ),
    .IA(\ppu/sprite_fsm/scanline_cnt [7]),
    .SEL(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<7>_1482 ),
    .O(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_cy<7>_1481 )
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<7>  (
    .ADR0(\ppu/sprite_fsm/scanline_cnt [7]),
    .ADR1(\ppu/sprite_fsm/_n0363 [7]),
    .O(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<7>_1482 )
  );
  X_XOR2   \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_xor<6>  (
    .I0(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_cy<5>_1485 ),
    .I1(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<6>_1484 ),
    .O(\ppu/sprite_fsm/scanline_cnt[8]_GND_6_o_sub_45_OUT<6> )
  );
  X_MUX2   \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_cy<6>  (
    .IB(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_cy<5>_1485 ),
    .IA(\ppu/sprite_fsm/scanline_cnt [6]),
    .SEL(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<6>_1484 ),
    .O(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_cy<6>_1483 )
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<6>  (
    .ADR0(\ppu/sprite_fsm/scanline_cnt [6]),
    .ADR1(\ppu/sprite_fsm/_n0363 [6]),
    .O(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<6>_1484 )
  );
  X_XOR2   \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_xor<5>  (
    .I0(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_cy<4>_1487 ),
    .I1(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<5>_1486 ),
    .O(\ppu/sprite_fsm/scanline_cnt[8]_GND_6_o_sub_45_OUT<5> )
  );
  X_MUX2   \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_cy<5>  (
    .IB(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_cy<4>_1487 ),
    .IA(\ppu/sprite_fsm/scanline_cnt [5]),
    .SEL(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<5>_1486 ),
    .O(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_cy<5>_1485 )
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<5>  (
    .ADR0(\ppu/sprite_fsm/scanline_cnt [5]),
    .ADR1(\ppu/sprite_fsm/_n0363 [5]),
    .O(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<5>_1486 )
  );
  X_XOR2   \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_xor<4>  (
    .I0(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_cy<3>_1489 ),
    .I1(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<4>_1488 ),
    .O(\ppu/sprite_fsm/scanline_cnt[8]_GND_6_o_sub_45_OUT<4> )
  );
  X_MUX2   \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_cy<4>  (
    .IB(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_cy<3>_1489 ),
    .IA(\ppu/sprite_fsm/scanline_cnt [4]),
    .SEL(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<4>_1488 ),
    .O(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_cy<4>_1487 )
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<4>  (
    .ADR0(\ppu/sprite_fsm/scanline_cnt [4]),
    .ADR1(\ppu/sprite_fsm/_n0363 [4]),
    .O(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<4>_1488 )
  );
  X_XOR2   \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_xor<3>  (
    .I0(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_cy<2>_1491 ),
    .I1(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<3>_1490 ),
    .O(\ppu/sprite_fsm/scanline_cnt[8]_GND_6_o_sub_45_OUT<3> )
  );
  X_MUX2   \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_cy<3>  (
    .IB(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_cy<2>_1491 ),
    .IA(\ppu/sprite_fsm/scanline_cnt [3]),
    .SEL(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<3>_1490 ),
    .O(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_cy<3>_1489 )
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<3>  (
    .ADR0(\ppu/sprite_fsm/scanline_cnt [3]),
    .ADR1(\ppu/sprite_fsm/_n0363 [3]),
    .O(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<3>_1490 )
  );
  X_MUX2   \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_cy<2>  (
    .IB(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_cy<1>_1493 ),
    .IA(\ppu/sprite_fsm/scanline_cnt [2]),
    .SEL(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<2>_1492 ),
    .O(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_cy<2>_1491 )
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<2>  (
    .ADR0(\ppu/sprite_fsm/scanline_cnt [2]),
    .ADR1(\ppu/sprite_fsm/_n0363 [2]),
    .O(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<2>_1492 )
  );
  X_MUX2   \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_cy<1>  (
    .IB(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_cy<0>_1495 ),
    .IA(\ppu/sprite_fsm/scanline_cnt [1]),
    .SEL(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<1>_1494 ),
    .O(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_cy<1>_1493 )
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<1>  (
    .ADR0(\ppu/sprite_fsm/scanline_cnt [1]),
    .ADR1(\ppu/sprite_fsm/_n0363 [1]),
    .O(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<1>_1494 )
  );
  X_MUX2   \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_cy<0>  (
    .IB(N0),
    .IA(\ppu/sprite_fsm/scanline_cnt [0]),
    .SEL(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<0>_1496 ),
    .O(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_cy<0>_1495 )
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<0>  (
    .ADR0(\ppu/sprite_fsm/scanline_cnt [0]),
    .ADR1(\ppu/sprite_fsm/_n0363 [0]),
    .O(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<0>_1496 )
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt_7  (
    .CLK(clk),
    .CE(\ppu/next_pixel ),
    .I(\ppu/sprite_fsm/Result<7>1 ),
    .SRST(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/rst_bground_read_OR_156_o ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<7> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt_6  (
    .CLK(clk),
    .CE(\ppu/next_pixel ),
    .I(\ppu/sprite_fsm/Result<6>1 ),
    .SRST(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/rst_bground_read_OR_156_o ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<6> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt_5  (
    .CLK(clk),
    .CE(\ppu/next_pixel ),
    .I(\ppu/sprite_fsm/Result<5>2 ),
    .SRST(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/rst_bground_read_OR_156_o ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<5> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt_4  (
    .CLK(clk),
    .CE(\ppu/next_pixel ),
    .I(\ppu/sprite_fsm/Result<4>3 ),
    .SRST(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/rst_bground_read_OR_156_o ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<4> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt_3  (
    .CLK(clk),
    .CE(\ppu/next_pixel ),
    .I(\ppu/sprite_fsm/Result<3>3 ),
    .SRST(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/rst_bground_read_OR_156_o ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<3> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt_2  (
    .CLK(clk),
    .CE(\ppu/next_pixel ),
    .I(\ppu/sprite_fsm/Result<2>4 ),
    .SRST(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/rst_bground_read_OR_156_o ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<2> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt_1  (
    .CLK(clk),
    .CE(\ppu/next_pixel ),
    .I(\ppu/sprite_fsm/Result<1>5 ),
    .SRST(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/rst_bground_read_OR_156_o ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<1> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt_0  (
    .CLK(clk),
    .CE(\ppu/next_pixel ),
    .I(\ppu/sprite_fsm/Result<0>5 ),
    .SRST(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/rst_bground_read_OR_156_o ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ppu/sprite_fsm/scanline_cnt_8  (
    .CLK(clk),
    .CE(\ppu/x_rendercntr[10]_PWR_5_o_equal_312_o ),
    .I(\ppu/sprite_fsm/Result [8]),
    .SSET(\ppu/sprite_fsm/rst_start_rendering_OR_95_o ),
    .O(\ppu/sprite_fsm/scanline_cnt [8]),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ppu/sprite_fsm/scanline_cnt_7  (
    .CLK(clk),
    .CE(\ppu/x_rendercntr[10]_PWR_5_o_equal_312_o ),
    .I(\ppu/sprite_fsm/Result [7]),
    .SSET(\ppu/sprite_fsm/rst_start_rendering_OR_95_o ),
    .O(\ppu/sprite_fsm/scanline_cnt [7]),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ppu/sprite_fsm/scanline_cnt_6  (
    .CLK(clk),
    .CE(\ppu/x_rendercntr[10]_PWR_5_o_equal_312_o ),
    .I(\ppu/sprite_fsm/Result [6]),
    .SSET(\ppu/sprite_fsm/rst_start_rendering_OR_95_o ),
    .O(\ppu/sprite_fsm/scanline_cnt [6]),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ppu/sprite_fsm/scanline_cnt_5  (
    .CLK(clk),
    .CE(\ppu/x_rendercntr[10]_PWR_5_o_equal_312_o ),
    .I(\ppu/sprite_fsm/Result<5>1 ),
    .SSET(\ppu/sprite_fsm/rst_start_rendering_OR_95_o ),
    .O(\ppu/sprite_fsm/scanline_cnt [5]),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ppu/sprite_fsm/scanline_cnt_4  (
    .CLK(clk),
    .CE(\ppu/x_rendercntr[10]_PWR_5_o_equal_312_o ),
    .I(\ppu/sprite_fsm/Result<4>2 ),
    .SSET(\ppu/sprite_fsm/rst_start_rendering_OR_95_o ),
    .O(\ppu/sprite_fsm/scanline_cnt [4]),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ppu/sprite_fsm/scanline_cnt_3  (
    .CLK(clk),
    .CE(\ppu/x_rendercntr[10]_PWR_5_o_equal_312_o ),
    .I(\ppu/sprite_fsm/Result<3>2 ),
    .SSET(\ppu/sprite_fsm/rst_start_rendering_OR_95_o ),
    .O(\ppu/sprite_fsm/scanline_cnt [3]),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ppu/sprite_fsm/scanline_cnt_2  (
    .CLK(clk),
    .CE(\ppu/x_rendercntr[10]_PWR_5_o_equal_312_o ),
    .I(\ppu/sprite_fsm/Result<2>3 ),
    .SSET(\ppu/sprite_fsm/rst_start_rendering_OR_95_o ),
    .O(\ppu/sprite_fsm/scanline_cnt [2]),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ppu/sprite_fsm/scanline_cnt_1  (
    .CLK(clk),
    .CE(\ppu/x_rendercntr[10]_PWR_5_o_equal_312_o ),
    .I(\ppu/sprite_fsm/Result<1>4 ),
    .SSET(\ppu/sprite_fsm/rst_start_rendering_OR_95_o ),
    .O(\ppu/sprite_fsm/scanline_cnt [1]),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ppu/sprite_fsm/scanline_cnt_0  (
    .CLK(clk),
    .CE(\ppu/x_rendercntr[10]_PWR_5_o_equal_312_o ),
    .I(\ppu/sprite_fsm/Result<0>4 ),
    .SSET(\ppu/sprite_fsm/rst_start_rendering_OR_95_o ),
    .O(\ppu/sprite_fsm/scanline_cnt [0]),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/oam_state_FSM_FFd2  (
    .CLK(clk),
    .I(\ppu/sprite_fsm/oam_state_FSM_FFd2-In ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/oam_state_FSM_FFd2_2007 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/oam_state_FSM_FFd3  (
    .CLK(clk),
    .I(\ppu/sprite_fsm/oam_state_FSM_FFd3-In ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/oam_state_FSM_FFd3_2006 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/oam_state_FSM_FFd1  (
    .CLK(clk),
    .I(\ppu/sprite_fsm/oam_state_FSM_FFd1-In ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/oam_state_FSM_FFd1_2008 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/oam_state_FSM_FFd4  (
    .CLK(clk),
    .I(\ppu/sprite_fsm/oam_state_FSM_FFd4-In ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/oam_state_FSM_FFd4_2005 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sec_oam_addr_cnt_4  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sec_oam_addr_cnt_en ),
    .I(\ppu/sprite_fsm/Result<4>1 ),
    .SRST(\ppu/sprite_fsm/rst_bgnd_read_end_OR_108_o ),
    .O(\ppu/sprite_fsm/sec_oam_addr_cnt [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sec_oam_addr_cnt_3  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sec_oam_addr_cnt_en ),
    .I(\ppu/sprite_fsm/Result<3>1 ),
    .SRST(\ppu/sprite_fsm/rst_bgnd_read_end_OR_108_o ),
    .O(\ppu/sprite_fsm/sec_oam_addr_cnt [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sec_oam_addr_cnt_2  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sec_oam_addr_cnt_en ),
    .I(\ppu/sprite_fsm/Result<2>2 ),
    .SRST(\ppu/sprite_fsm/rst_bgnd_read_end_OR_108_o ),
    .O(\ppu/sprite_fsm/sec_oam_addr_cnt [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sec_oam_addr_cnt_1  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sec_oam_addr_cnt_en ),
    .I(\ppu/sprite_fsm/Result<1>3 ),
    .SRST(\ppu/sprite_fsm/rst_bgnd_read_end_OR_108_o ),
    .O(\ppu/sprite_fsm/sec_oam_addr_cnt [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sec_oam_addr_cnt_0  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sec_oam_addr_cnt_en ),
    .I(\ppu/sprite_fsm/Result<0>3 ),
    .SRST(\ppu/sprite_fsm/rst_bgnd_read_end_OR_108_o ),
    .O(\ppu/sprite_fsm/sec_oam_addr_cnt [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/m_cnt_1  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/m_cnt_en ),
    .I(\ppu/sprite_fsm/Result<1>2 ),
    .SRST(\ppu/sprite_fsm/scanline_begin_m_cnt_clr_OR_99_o_1933 ),
    .O(\ppu/sprite_fsm/m_cnt [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/m_cnt_0  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/m_cnt_en ),
    .I(\ppu/sprite_fsm/Result<0>2 ),
    .SRST(\ppu/sprite_fsm/scanline_begin_m_cnt_clr_OR_99_o_1933 ),
    .O(\ppu/sprite_fsm/m_cnt [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/pixel_cnt_2  (
    .CLK(clk),
    .CE(\ppu/next_pixel ),
    .I(\ppu/sprite_fsm/Result<2>1 ),
    .SRST(\ppu/sprite_fsm/rst_scanline_begin_OR_96_o ),
    .O(\ppu/sprite_fsm/pixel_cnt [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/pixel_cnt_1  (
    .CLK(clk),
    .CE(\ppu/next_pixel ),
    .I(\ppu/sprite_fsm/Result<1>1 ),
    .SRST(\ppu/sprite_fsm/rst_scanline_begin_OR_96_o ),
    .O(\ppu/sprite_fsm/pixel_cnt [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/pixel_cnt_0  (
    .CLK(clk),
    .CE(\ppu/next_pixel ),
    .I(\ppu/sprite_fsm/Result<0>1 ),
    .SRST(\ppu/sprite_fsm/rst_scanline_begin_OR_96_o ),
    .O(\ppu/sprite_fsm/pixel_cnt [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/pri_oam_addr_cnt_7  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/_n0398_inv ),
    .I(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt7 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/pri_oam_addr_cnt [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/pri_oam_addr_cnt_6  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/_n0398_inv ),
    .I(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt6 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/pri_oam_addr_cnt [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/pri_oam_addr_cnt_5  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/_n0398_inv ),
    .I(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt5 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/pri_oam_addr_cnt [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/pri_oam_addr_cnt_4  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/_n0398_inv ),
    .I(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt4 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/pri_oam_addr_cnt [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/pri_oam_addr_cnt_3  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/_n0398_inv ),
    .I(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt3 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/pri_oam_addr_cnt [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/pri_oam_addr_cnt_2  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/_n0398_inv ),
    .I(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt2 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/pri_oam_addr_cnt [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/pri_oam_addr_cnt_1  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/_n0398_inv ),
    .I(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt1 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/pri_oam_addr_cnt [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/pri_oam_addr_cnt_0  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/_n0398_inv ),
    .I(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/pri_oam_addr_cnt [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/n_cnt_5  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/n_cnt_en ),
    .I(\ppu/sprite_fsm/Result [5]),
    .SRST(\ppu/sprite_fsm/oam_temp_reg_set ),
    .O(\ppu/sprite_fsm/n_cnt [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/n_cnt_4  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/n_cnt_en ),
    .I(\ppu/sprite_fsm/Result [4]),
    .SRST(\ppu/sprite_fsm/oam_temp_reg_set ),
    .O(\ppu/sprite_fsm/n_cnt [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/n_cnt_3  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/n_cnt_en ),
    .I(\ppu/sprite_fsm/Result [3]),
    .SRST(\ppu/sprite_fsm/oam_temp_reg_set ),
    .O(\ppu/sprite_fsm/n_cnt [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/n_cnt_2  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/n_cnt_en ),
    .I(\ppu/sprite_fsm/Result [2]),
    .SRST(\ppu/sprite_fsm/oam_temp_reg_set ),
    .O(\ppu/sprite_fsm/n_cnt [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/n_cnt_1  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/n_cnt_en ),
    .I(\ppu/sprite_fsm/Result [1]),
    .SRST(\ppu/sprite_fsm/oam_temp_reg_set ),
    .O(\ppu/sprite_fsm/n_cnt [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/n_cnt_0  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/n_cnt_en ),
    .I(\ppu/sprite_fsm/Result [0]),
    .SRST(\ppu/sprite_fsm/oam_temp_reg_set ),
    .O(\ppu/sprite_fsm/n_cnt [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_RAMS32 #(
    .INIT ( 32'h00000000 ))
  \ppu/sprite_fsm/Mram_sec_oam8  (
    .ADR0(\ppu/sprite_fsm/sec_oam_addr_cnt [0]),
    .ADR1(\ppu/sprite_fsm/sec_oam_addr_cnt [1]),
    .ADR2(\ppu/sprite_fsm/sec_oam_addr_cnt [2]),
    .ADR3(\ppu/sprite_fsm/sec_oam_addr_cnt [3]),
    .ADR4(\ppu/sprite_fsm/sec_oam_addr_cnt [4]),
    .I(\ppu/sprite_fsm/oam_temp_reg [7]),
    .CLK(clk),
    .WE(\ppu/sprite_fsm/sec_oam_wr ),
    .O(\ppu/sprite_fsm/_n0364 [7])
  );
  X_RAMS32 #(
    .INIT ( 32'h00000000 ))
  \ppu/sprite_fsm/Mram_sec_oam7  (
    .ADR0(\ppu/sprite_fsm/sec_oam_addr_cnt [0]),
    .ADR1(\ppu/sprite_fsm/sec_oam_addr_cnt [1]),
    .ADR2(\ppu/sprite_fsm/sec_oam_addr_cnt [2]),
    .ADR3(\ppu/sprite_fsm/sec_oam_addr_cnt [3]),
    .ADR4(\ppu/sprite_fsm/sec_oam_addr_cnt [4]),
    .I(\ppu/sprite_fsm/oam_temp_reg [6]),
    .CLK(clk),
    .WE(\ppu/sprite_fsm/sec_oam_wr ),
    .O(\ppu/sprite_fsm/_n0364 [6])
  );
  X_RAMS32 #(
    .INIT ( 32'h00000000 ))
  \ppu/sprite_fsm/Mram_sec_oam6  (
    .ADR0(\ppu/sprite_fsm/sec_oam_addr_cnt [0]),
    .ADR1(\ppu/sprite_fsm/sec_oam_addr_cnt [1]),
    .ADR2(\ppu/sprite_fsm/sec_oam_addr_cnt [2]),
    .ADR3(\ppu/sprite_fsm/sec_oam_addr_cnt [3]),
    .ADR4(\ppu/sprite_fsm/sec_oam_addr_cnt [4]),
    .I(\ppu/sprite_fsm/oam_temp_reg [5]),
    .CLK(clk),
    .WE(\ppu/sprite_fsm/sec_oam_wr ),
    .O(\ppu/sprite_fsm/_n0364 [5])
  );
  X_RAMS32 #(
    .INIT ( 32'h00000000 ))
  \ppu/sprite_fsm/Mram_sec_oam5  (
    .ADR0(\ppu/sprite_fsm/sec_oam_addr_cnt [0]),
    .ADR1(\ppu/sprite_fsm/sec_oam_addr_cnt [1]),
    .ADR2(\ppu/sprite_fsm/sec_oam_addr_cnt [2]),
    .ADR3(\ppu/sprite_fsm/sec_oam_addr_cnt [3]),
    .ADR4(\ppu/sprite_fsm/sec_oam_addr_cnt [4]),
    .I(\ppu/sprite_fsm/oam_temp_reg [4]),
    .CLK(clk),
    .WE(\ppu/sprite_fsm/sec_oam_wr ),
    .O(\ppu/sprite_fsm/_n0364 [4])
  );
  X_RAMS32 #(
    .INIT ( 32'h00000000 ))
  \ppu/sprite_fsm/Mram_sec_oam4  (
    .ADR0(\ppu/sprite_fsm/sec_oam_addr_cnt [0]),
    .ADR1(\ppu/sprite_fsm/sec_oam_addr_cnt [1]),
    .ADR2(\ppu/sprite_fsm/sec_oam_addr_cnt [2]),
    .ADR3(\ppu/sprite_fsm/sec_oam_addr_cnt [3]),
    .ADR4(\ppu/sprite_fsm/sec_oam_addr_cnt [4]),
    .I(\ppu/sprite_fsm/oam_temp_reg [3]),
    .CLK(clk),
    .WE(\ppu/sprite_fsm/sec_oam_wr ),
    .O(\ppu/sprite_fsm/_n0364 [3])
  );
  X_RAMS32 #(
    .INIT ( 32'h00000000 ))
  \ppu/sprite_fsm/Mram_sec_oam3  (
    .ADR0(\ppu/sprite_fsm/sec_oam_addr_cnt [0]),
    .ADR1(\ppu/sprite_fsm/sec_oam_addr_cnt [1]),
    .ADR2(\ppu/sprite_fsm/sec_oam_addr_cnt [2]),
    .ADR3(\ppu/sprite_fsm/sec_oam_addr_cnt [3]),
    .ADR4(\ppu/sprite_fsm/sec_oam_addr_cnt [4]),
    .I(\ppu/sprite_fsm/oam_temp_reg [2]),
    .CLK(clk),
    .WE(\ppu/sprite_fsm/sec_oam_wr ),
    .O(\ppu/sprite_fsm/_n0364 [2])
  );
  X_RAMS32 #(
    .INIT ( 32'h00000000 ))
  \ppu/sprite_fsm/Mram_sec_oam2  (
    .ADR0(\ppu/sprite_fsm/sec_oam_addr_cnt [0]),
    .ADR1(\ppu/sprite_fsm/sec_oam_addr_cnt [1]),
    .ADR2(\ppu/sprite_fsm/sec_oam_addr_cnt [2]),
    .ADR3(\ppu/sprite_fsm/sec_oam_addr_cnt [3]),
    .ADR4(\ppu/sprite_fsm/sec_oam_addr_cnt [4]),
    .I(\ppu/sprite_fsm/oam_temp_reg [1]),
    .CLK(clk),
    .WE(\ppu/sprite_fsm/sec_oam_wr ),
    .O(\ppu/sprite_fsm/_n0364 [1])
  );
  X_RAMS32 #(
    .INIT ( 32'h00000000 ))
  \ppu/sprite_fsm/Mram_sec_oam1  (
    .ADR0(\ppu/sprite_fsm/sec_oam_addr_cnt [0]),
    .ADR1(\ppu/sprite_fsm/sec_oam_addr_cnt [1]),
    .ADR2(\ppu/sprite_fsm/sec_oam_addr_cnt [2]),
    .ADR3(\ppu/sprite_fsm/sec_oam_addr_cnt [3]),
    .ADR4(\ppu/sprite_fsm/sec_oam_addr_cnt [4]),
    .I(\ppu/sprite_fsm/oam_temp_reg [0]),
    .CLK(clk),
    .WE(\ppu/sprite_fsm/sec_oam_wr ),
    .O(\ppu/sprite_fsm/_n0364 [0])
  );
  X_RAMS256 #(
    .INIT ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ))
  \ppu/sprite_fsm/Mram_pri_oam8  (
    .CLK(clk),
    .I(cpu_dout[7]),
    .WE(\ppu/oam_data_wr ),
    .O(\ppu/sprite_fsm/_n0363 [7]),
    .ADR7(\ppu/sprite_fsm/pri_oam_addr [7]),
    .ADR6(\ppu/sprite_fsm/pri_oam_addr [6]),
    .ADR5(\ppu/sprite_fsm/pri_oam_addr [5]),
    .ADR4(\ppu/sprite_fsm/pri_oam_addr [4]),
    .ADR3(\ppu/sprite_fsm/pri_oam_addr [3]),
    .ADR2(\ppu/sprite_fsm/pri_oam_addr [2]),
    .ADR1(\ppu/sprite_fsm/pri_oam_addr [1]),
    .ADR0(\ppu/sprite_fsm/pri_oam_addr [0])
  );
  X_RAMS256 #(
    .INIT ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ))
  \ppu/sprite_fsm/Mram_pri_oam7  (
    .CLK(clk),
    .I(cpu_dout[6]),
    .WE(\ppu/oam_data_wr ),
    .O(\ppu/sprite_fsm/_n0363 [6]),
    .ADR7(\ppu/sprite_fsm/pri_oam_addr [7]),
    .ADR6(\ppu/sprite_fsm/pri_oam_addr [6]),
    .ADR5(\ppu/sprite_fsm/pri_oam_addr [5]),
    .ADR4(\ppu/sprite_fsm/pri_oam_addr [4]),
    .ADR3(\ppu/sprite_fsm/pri_oam_addr [3]),
    .ADR2(\ppu/sprite_fsm/pri_oam_addr [2]),
    .ADR1(\ppu/sprite_fsm/pri_oam_addr [1]),
    .ADR0(\ppu/sprite_fsm/pri_oam_addr [0])
  );
  X_RAMS256 #(
    .INIT ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ))
  \ppu/sprite_fsm/Mram_pri_oam6  (
    .CLK(clk),
    .I(cpu_dout[5]),
    .WE(\ppu/oam_data_wr ),
    .O(\ppu/sprite_fsm/_n0363 [5]),
    .ADR7(\ppu/sprite_fsm/pri_oam_addr [7]),
    .ADR6(\ppu/sprite_fsm/pri_oam_addr [6]),
    .ADR5(\ppu/sprite_fsm/pri_oam_addr [5]),
    .ADR4(\ppu/sprite_fsm/pri_oam_addr [4]),
    .ADR3(\ppu/sprite_fsm/pri_oam_addr [3]),
    .ADR2(\ppu/sprite_fsm/pri_oam_addr [2]),
    .ADR1(\ppu/sprite_fsm/pri_oam_addr [1]),
    .ADR0(\ppu/sprite_fsm/pri_oam_addr [0])
  );
  X_RAMS256 #(
    .INIT ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ))
  \ppu/sprite_fsm/Mram_pri_oam5  (
    .CLK(clk),
    .I(cpu_dout[4]),
    .WE(\ppu/oam_data_wr ),
    .O(\ppu/sprite_fsm/_n0363 [4]),
    .ADR7(\ppu/sprite_fsm/pri_oam_addr [7]),
    .ADR6(\ppu/sprite_fsm/pri_oam_addr [6]),
    .ADR5(\ppu/sprite_fsm/pri_oam_addr [5]),
    .ADR4(\ppu/sprite_fsm/pri_oam_addr [4]),
    .ADR3(\ppu/sprite_fsm/pri_oam_addr [3]),
    .ADR2(\ppu/sprite_fsm/pri_oam_addr [2]),
    .ADR1(\ppu/sprite_fsm/pri_oam_addr [1]),
    .ADR0(\ppu/sprite_fsm/pri_oam_addr [0])
  );
  X_RAMS256 #(
    .INIT ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ))
  \ppu/sprite_fsm/Mram_pri_oam4  (
    .CLK(clk),
    .I(cpu_dout[3]),
    .WE(\ppu/oam_data_wr ),
    .O(\ppu/sprite_fsm/_n0363 [3]),
    .ADR7(\ppu/sprite_fsm/pri_oam_addr [7]),
    .ADR6(\ppu/sprite_fsm/pri_oam_addr [6]),
    .ADR5(\ppu/sprite_fsm/pri_oam_addr [5]),
    .ADR4(\ppu/sprite_fsm/pri_oam_addr [4]),
    .ADR3(\ppu/sprite_fsm/pri_oam_addr [3]),
    .ADR2(\ppu/sprite_fsm/pri_oam_addr [2]),
    .ADR1(\ppu/sprite_fsm/pri_oam_addr [1]),
    .ADR0(\ppu/sprite_fsm/pri_oam_addr [0])
  );
  X_RAMS256 #(
    .INIT ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ))
  \ppu/sprite_fsm/Mram_pri_oam3  (
    .CLK(clk),
    .I(cpu_dout[2]),
    .WE(\ppu/oam_data_wr ),
    .O(\ppu/sprite_fsm/_n0363 [2]),
    .ADR7(\ppu/sprite_fsm/pri_oam_addr [7]),
    .ADR6(\ppu/sprite_fsm/pri_oam_addr [6]),
    .ADR5(\ppu/sprite_fsm/pri_oam_addr [5]),
    .ADR4(\ppu/sprite_fsm/pri_oam_addr [4]),
    .ADR3(\ppu/sprite_fsm/pri_oam_addr [3]),
    .ADR2(\ppu/sprite_fsm/pri_oam_addr [2]),
    .ADR1(\ppu/sprite_fsm/pri_oam_addr [1]),
    .ADR0(\ppu/sprite_fsm/pri_oam_addr [0])
  );
  X_RAMS256 #(
    .INIT ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ))
  \ppu/sprite_fsm/Mram_pri_oam2  (
    .CLK(clk),
    .I(cpu_dout[1]),
    .WE(\ppu/oam_data_wr ),
    .O(\ppu/sprite_fsm/_n0363 [1]),
    .ADR7(\ppu/sprite_fsm/pri_oam_addr [7]),
    .ADR6(\ppu/sprite_fsm/pri_oam_addr [6]),
    .ADR5(\ppu/sprite_fsm/pri_oam_addr [5]),
    .ADR4(\ppu/sprite_fsm/pri_oam_addr [4]),
    .ADR3(\ppu/sprite_fsm/pri_oam_addr [3]),
    .ADR2(\ppu/sprite_fsm/pri_oam_addr [2]),
    .ADR1(\ppu/sprite_fsm/pri_oam_addr [1]),
    .ADR0(\ppu/sprite_fsm/pri_oam_addr [0])
  );
  X_RAMS256 #(
    .INIT ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ))
  \ppu/sprite_fsm/Mram_pri_oam1  (
    .CLK(clk),
    .I(cpu_dout[0]),
    .WE(\ppu/oam_data_wr ),
    .O(\ppu/sprite_fsm/_n0363 [0]),
    .ADR7(\ppu/sprite_fsm/pri_oam_addr [7]),
    .ADR6(\ppu/sprite_fsm/pri_oam_addr [6]),
    .ADR5(\ppu/sprite_fsm/pri_oam_addr [5]),
    .ADR4(\ppu/sprite_fsm/pri_oam_addr [4]),
    .ADR3(\ppu/sprite_fsm/pri_oam_addr [3]),
    .ADR2(\ppu/sprite_fsm/pri_oam_addr [2]),
    .ADR1(\ppu/sprite_fsm/pri_oam_addr [1]),
    .ADR0(\ppu/sprite_fsm/pri_oam_addr [0])
  );
  X_XOR2   \ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_xor<7>  (
    .I0(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_cy [6]),
    .I1(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_lut [7]),
    .O(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt7 )
  );
  X_XOR2   \ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_xor<6>  (
    .I0(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_cy [5]),
    .I1(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_lut [6]),
    .O(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt6 )
  );
  X_MUX2   \ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_cy<6>  (
    .IB(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_cy [5]),
    .IA(N1),
    .SEL(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_lut [6]),
    .O(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_cy [6])
  );
  X_XOR2   \ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_xor<5>  (
    .I0(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_cy [4]),
    .I1(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_lut [5]),
    .O(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt5 )
  );
  X_MUX2   \ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_cy<5>  (
    .IB(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_cy [4]),
    .IA(N1),
    .SEL(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_lut [5]),
    .O(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_cy [5])
  );
  X_XOR2   \ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_xor<4>  (
    .I0(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_cy [3]),
    .I1(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_lut [4]),
    .O(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt4 )
  );
  X_MUX2   \ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_cy<4>  (
    .IB(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_cy [3]),
    .IA(N1),
    .SEL(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_lut [4]),
    .O(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_cy [4])
  );
  X_XOR2   \ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_xor<3>  (
    .I0(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_cy [2]),
    .I1(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_lut [3]),
    .O(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt3 )
  );
  X_MUX2   \ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_cy<3>  (
    .IB(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_cy [2]),
    .IA(N1),
    .SEL(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_lut [3]),
    .O(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_cy [3])
  );
  X_XOR2   \ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_xor<2>  (
    .I0(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_cy [1]),
    .I1(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_lut [2]),
    .O(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt2 )
  );
  X_MUX2   \ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_cy<2>  (
    .IB(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_cy [1]),
    .IA(N1),
    .SEL(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_lut [2]),
    .O(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_cy [2])
  );
  X_XOR2   \ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_xor<1>  (
    .I0(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_cy [0]),
    .I1(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_lut [1]),
    .O(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt1 )
  );
  X_MUX2   \ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_cy<1>  (
    .IB(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_cy [0]),
    .IA(N1),
    .SEL(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_lut [1]),
    .O(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_cy [1])
  );
  X_XOR2   \ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_xor<0>  (
    .I0(\ppu/sprite_fsm/oam_addr_wr_inv ),
    .I1(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_lut [0]),
    .O(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt )
  );
  X_MUX2   \ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_cy<0>  (
    .IB(\ppu/sprite_fsm/oam_addr_wr_inv ),
    .IA(N1),
    .SEL(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_lut [0]),
    .O(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_cy [0])
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_reg_0  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[0].pattern0_ld ),
    .I(ppu_mem_din[0]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_reg<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_reg_1  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[0].pattern0_ld ),
    .I(ppu_mem_din[1]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_reg<1> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_reg_2  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[0].pattern0_ld ),
    .I(ppu_mem_din[2]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_reg<2> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_reg_3  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[0].pattern0_ld ),
    .I(ppu_mem_din[3]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_reg<3> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_reg_4  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[0].pattern0_ld ),
    .I(ppu_mem_din[4]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_reg<4> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_reg_5  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[0].pattern0_ld ),
    .I(ppu_mem_din[5]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_reg<5> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_reg_6  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[0].pattern0_ld ),
    .I(ppu_mem_din[6]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_reg<6> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_reg_7  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[0].pattern0_ld ),
    .I(ppu_mem_din[7]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_reg<7> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg_0  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<0> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg_1  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<1> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<1> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg_2  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<2> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<2> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg_3  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<3> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<3> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg_4  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<4> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<4> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg_5  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<5> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<5> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg_6  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<6> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<6> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg_7  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<7> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<7> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg_0  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<0> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg_1  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<1> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<1> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg_2  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<2> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<2> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg_3  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<3> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<3> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg_4  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<4> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<4> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg_5  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<5> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<5> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg_6  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<6> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<6> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg_7  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<7> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_reg_0  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[1].pattern0_ld ),
    .I(ppu_mem_din[0]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_reg<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_reg_1  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[1].pattern0_ld ),
    .I(ppu_mem_din[1]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_reg<1> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_reg_2  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[1].pattern0_ld ),
    .I(ppu_mem_din[2]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_reg<2> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_reg_3  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[1].pattern0_ld ),
    .I(ppu_mem_din[3]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_reg<3> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_reg_4  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[1].pattern0_ld ),
    .I(ppu_mem_din[4]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_reg<4> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_reg_5  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[1].pattern0_ld ),
    .I(ppu_mem_din[5]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_reg<5> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_reg_6  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[1].pattern0_ld ),
    .I(ppu_mem_din[6]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_reg<6> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_reg_7  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[1].pattern0_ld ),
    .I(ppu_mem_din[7]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_reg<7> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg_0  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<0> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg_1  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<1> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg<1> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg_2  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<2> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg<2> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg_3  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<3> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg<3> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg_4  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<4> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg<4> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg_5  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<5> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg<5> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg_6  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<6> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg<6> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg_7  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<7> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg<7> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg_0  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<0> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg_1  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<1> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg<1> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg_2  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<2> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg<2> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg_3  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<3> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg<3> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg_4  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<4> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg<4> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg_5  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<5> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg<5> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg_6  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<6> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg<6> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg_7  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<7> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_reg_0  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[2].pattern0_ld ),
    .I(ppu_mem_din[0]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_reg<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_reg_1  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[2].pattern0_ld ),
    .I(ppu_mem_din[1]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_reg<1> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_reg_2  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[2].pattern0_ld ),
    .I(ppu_mem_din[2]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_reg<2> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_reg_3  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[2].pattern0_ld ),
    .I(ppu_mem_din[3]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_reg<3> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_reg_4  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[2].pattern0_ld ),
    .I(ppu_mem_din[4]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_reg<4> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_reg_5  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[2].pattern0_ld ),
    .I(ppu_mem_din[5]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_reg<5> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_reg_6  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[2].pattern0_ld ),
    .I(ppu_mem_din[6]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_reg<6> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_reg_7  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[2].pattern0_ld ),
    .I(ppu_mem_din[7]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_reg<7> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg_0  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<0> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg_1  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<1> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg<1> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg_2  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<2> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg<2> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg_3  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<3> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg<3> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg_4  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<4> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg<4> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg_5  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<5> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg<5> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg_6  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<6> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg<6> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg_7  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<7> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg<7> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg_0  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<0> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg_1  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<1> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg<1> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg_2  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<2> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg<2> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg_3  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<3> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg<3> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg_4  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<4> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg<4> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg_5  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<5> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg<5> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg_6  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<6> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg<6> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg_7  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<7> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_reg_0  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[3].pattern0_ld ),
    .I(ppu_mem_din[0]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_reg<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_reg_1  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[3].pattern0_ld ),
    .I(ppu_mem_din[1]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_reg<1> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_reg_2  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[3].pattern0_ld ),
    .I(ppu_mem_din[2]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_reg<2> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_reg_3  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[3].pattern0_ld ),
    .I(ppu_mem_din[3]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_reg<3> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_reg_4  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[3].pattern0_ld ),
    .I(ppu_mem_din[4]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_reg<4> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_reg_5  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[3].pattern0_ld ),
    .I(ppu_mem_din[5]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_reg<5> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_reg_6  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[3].pattern0_ld ),
    .I(ppu_mem_din[6]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_reg<6> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_reg_7  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[3].pattern0_ld ),
    .I(ppu_mem_din[7]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_reg<7> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg_0  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<0> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg_1  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<1> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg<1> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg_2  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<2> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg<2> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg_3  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<3> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg<3> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg_4  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<4> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg<4> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg_5  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<5> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg<5> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg_6  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<6> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg<6> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg_7  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<7> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg<7> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg_0  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<0> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg_1  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<1> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg<1> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg_2  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<2> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg<2> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg_3  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<3> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg<3> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg_4  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<4> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg<4> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg_5  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<5> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg<5> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg_6  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<6> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg<6> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg_7  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<7> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_reg_0  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[4].pattern0_ld ),
    .I(ppu_mem_din[0]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_reg<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_reg_1  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[4].pattern0_ld ),
    .I(ppu_mem_din[1]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_reg<1> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_reg_2  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[4].pattern0_ld ),
    .I(ppu_mem_din[2]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_reg<2> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_reg_3  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[4].pattern0_ld ),
    .I(ppu_mem_din[3]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_reg<3> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_reg_4  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[4].pattern0_ld ),
    .I(ppu_mem_din[4]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_reg<4> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_reg_5  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[4].pattern0_ld ),
    .I(ppu_mem_din[5]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_reg<5> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_reg_6  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[4].pattern0_ld ),
    .I(ppu_mem_din[6]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_reg<6> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_reg_7  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[4].pattern0_ld ),
    .I(ppu_mem_din[7]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_reg<7> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg_0  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<0> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg_1  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<1> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg<1> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg_2  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<2> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg<2> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg_3  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<3> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg<3> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg_4  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<4> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg<4> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg_5  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<5> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg<5> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg_6  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<6> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg<6> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg_7  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<7> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg<7> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg_0  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<0> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg_1  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<1> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<1> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg_2  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<2> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<2> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg_3  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<3> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<3> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg_4  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<4> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<4> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg_5  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<5> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<5> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg_6  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<6> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<6> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg_7  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<7> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_reg_0  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[5].pattern0_ld ),
    .I(ppu_mem_din[0]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_reg<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_reg_1  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[5].pattern0_ld ),
    .I(ppu_mem_din[1]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_reg<1> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_reg_2  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[5].pattern0_ld ),
    .I(ppu_mem_din[2]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_reg<2> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_reg_3  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[5].pattern0_ld ),
    .I(ppu_mem_din[3]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_reg<3> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_reg_4  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[5].pattern0_ld ),
    .I(ppu_mem_din[4]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_reg<4> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_reg_5  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[5].pattern0_ld ),
    .I(ppu_mem_din[5]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_reg<5> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_reg_6  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[5].pattern0_ld ),
    .I(ppu_mem_din[6]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_reg<6> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_reg_7  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[5].pattern0_ld ),
    .I(ppu_mem_din[7]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_reg<7> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg_0  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<0> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg_1  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<1> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<1> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg_2  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<2> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<2> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg_3  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<3> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<3> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg_4  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<4> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<4> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg_5  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<5> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<5> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg_6  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<6> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<6> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg_7  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<7> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<7> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg_0  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<0> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg_1  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<1> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<1> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg_2  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<2> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<2> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg_3  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<3> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<3> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg_4  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<4> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<4> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg_5  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<5> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<5> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg_6  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<6> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<6> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg_7  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<7> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_reg_0  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[6].pattern0_ld ),
    .I(ppu_mem_din[0]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_reg<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_reg_1  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[6].pattern0_ld ),
    .I(ppu_mem_din[1]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_reg<1> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_reg_2  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[6].pattern0_ld ),
    .I(ppu_mem_din[2]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_reg<2> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_reg_3  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[6].pattern0_ld ),
    .I(ppu_mem_din[3]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_reg<3> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_reg_4  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[6].pattern0_ld ),
    .I(ppu_mem_din[4]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_reg<4> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_reg_5  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[6].pattern0_ld ),
    .I(ppu_mem_din[5]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_reg<5> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_reg_6  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[6].pattern0_ld ),
    .I(ppu_mem_din[6]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_reg<6> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_reg_7  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[6].pattern0_ld ),
    .I(ppu_mem_din[7]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_reg<7> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg_0  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<0> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg_1  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<1> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<1> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg_2  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<2> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<2> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg_3  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<3> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<3> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg_4  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<4> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<4> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg_5  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<5> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<5> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg_6  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<6> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<6> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg_7  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<7> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<7> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg_0  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<0> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg_1  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<1> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<1> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg_2  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<2> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<2> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg_3  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<3> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<3> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg_4  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<4> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<4> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg_5  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<5> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<5> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg_6  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<6> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<6> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg_7  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<7> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_reg_0  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[7].pattern0_ld ),
    .I(ppu_mem_din[0]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_reg<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_reg_1  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[7].pattern0_ld ),
    .I(ppu_mem_din[1]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_reg<1> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_reg_2  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[7].pattern0_ld ),
    .I(ppu_mem_din[2]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_reg<2> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_reg_3  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[7].pattern0_ld ),
    .I(ppu_mem_din[3]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_reg<3> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_reg_4  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[7].pattern0_ld ),
    .I(ppu_mem_din[4]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_reg<4> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_reg_5  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[7].pattern0_ld ),
    .I(ppu_mem_din[5]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_reg<5> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_reg_6  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[7].pattern0_ld ),
    .I(ppu_mem_din[6]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_reg<6> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_reg_7  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[7].pattern0_ld ),
    .I(ppu_mem_din[7]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_reg<7> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg_0  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<0> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg_1  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<1> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg<1> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg_2  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<2> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg<2> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg_3  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<3> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg<3> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg_4  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<4> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg<4> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg_5  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<5> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg<5> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg_6  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<6> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg<6> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg_7  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<7> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg<7> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg_0  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<0> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg_1  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<1> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg<1> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg_2  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<2> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg<2> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg_3  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<3> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg<3> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg_4  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<4> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg<4> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg_5  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<5> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg<5> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg_6  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<6> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg<6> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg_7  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/_n0072_inv ),
    .I(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<7> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_range_3  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_range_wr ),
    .I(\ppu/sprite_fsm/y_diff_reg2[3]_v_inversion_xor_65_OUT<3> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_range [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_range_2  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_range_wr ),
    .I(\ppu/sprite_fsm/y_diff_reg2[3]_v_inversion_xor_65_OUT<2> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_range [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_range_1  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_range_wr ),
    .I(\ppu/sprite_fsm/y_diff_reg2[3]_v_inversion_xor_65_OUT<1> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_range [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_range_0  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_range_wr ),
    .I(\ppu/sprite_fsm/y_diff_reg2[3]_v_inversion_xor_65_OUT<0> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_range [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/y_diff_reg2_3  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/y_diff_reg2_wr ),
    .I(\ppu/sprite_fsm/scanline_cnt[3]_sec_oam_dout[3]_sub_60_OUT<3> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/y_diff_reg2 [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/y_diff_reg2_2  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/y_diff_reg2_wr ),
    .I(\ppu/sprite_fsm/scanline_cnt[3]_sec_oam_dout[3]_sub_60_OUT<2> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/y_diff_reg2 [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/y_diff_reg2_1  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/y_diff_reg2_wr ),
    .I(\ppu/sprite_fsm/scanline_cnt[3]_sec_oam_dout[3]_sub_60_OUT<1> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/y_diff_reg2 [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/y_diff_reg2_0  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/y_diff_reg2_wr ),
    .I(\ppu/sprite_fsm/scanline_cnt[3]_sec_oam_dout[3]_sub_60_OUT<0> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/y_diff_reg2 [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_x_coord_7  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_range_wr ),
    .I(\ppu/sprite_fsm/_n0364 [7]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_x_coord [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_x_coord_6  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_range_wr ),
    .I(\ppu/sprite_fsm/_n0364 [6]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_x_coord [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_x_coord_5  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_range_wr ),
    .I(\ppu/sprite_fsm/_n0364 [5]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_x_coord [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_x_coord_4  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_range_wr ),
    .I(\ppu/sprite_fsm/_n0364 [4]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_x_coord [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_x_coord_3  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_range_wr ),
    .I(\ppu/sprite_fsm/_n0364 [3]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_x_coord [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_x_coord_2  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_range_wr ),
    .I(\ppu/sprite_fsm/_n0364 [2]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_x_coord [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_x_coord_1  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_range_wr ),
    .I(\ppu/sprite_fsm/_n0364 [1]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_x_coord [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_x_coord_0  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_range_wr ),
    .I(\ppu/sprite_fsm/_n0364 [0]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_x_coord [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_attributes_4  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_attribute_wr ),
    .I(\ppu/sprite_fsm/_n0364 [7]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_attributes [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_attributes_3  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_attribute_wr ),
    .I(\ppu/sprite_fsm/_n0364 [6]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_attributes [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_attributes_2  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_attribute_wr ),
    .I(\ppu/sprite_fsm/_n0364 [5]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_attributes [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_attributes_1  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_attribute_wr ),
    .I(\ppu/sprite_fsm/_n0364 [1]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_attributes [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_attributes_0  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_attribute_wr ),
    .I(\ppu/sprite_fsm/_n0364 [0]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_attributes [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_tile_index_7  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_tile_index_wr ),
    .I(\ppu/sprite_fsm/_n0364 [7]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_tile_index [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_tile_index_6  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_tile_index_wr ),
    .I(\ppu/sprite_fsm/_n0364 [6]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_tile_index [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_tile_index_5  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_tile_index_wr ),
    .I(\ppu/sprite_fsm/_n0364 [5]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_tile_index [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_tile_index_4  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_tile_index_wr ),
    .I(\ppu/sprite_fsm/_n0364 [4]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_tile_index [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_tile_index_3  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_tile_index_wr ),
    .I(\ppu/sprite_fsm/_n0364 [3]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_tile_index [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_tile_index_2  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_tile_index_wr ),
    .I(\ppu/sprite_fsm/_n0364 [2]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_tile_index [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_tile_index_1  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_tile_index_wr ),
    .I(\ppu/sprite_fsm/_n0364 [1]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_tile_index [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_tile_index_0  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_tile_index_wr ),
    .I(\ppu/sprite_fsm/_n0364 [0]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_tile_index [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ppu/sprite_fsm/oam_temp_reg_7  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/oam_temp_reg_wr ),
    .I(\ppu/sprite_fsm/_n0363 [7]),
    .SSET(\ppu/sprite_fsm/rst_bgnd_read_end_OR_108_o ),
    .O(\ppu/sprite_fsm/oam_temp_reg [7]),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ppu/sprite_fsm/oam_temp_reg_6  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/oam_temp_reg_wr ),
    .I(\ppu/sprite_fsm/_n0363 [6]),
    .SSET(\ppu/sprite_fsm/rst_bgnd_read_end_OR_108_o ),
    .O(\ppu/sprite_fsm/oam_temp_reg [6]),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ppu/sprite_fsm/oam_temp_reg_5  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/oam_temp_reg_wr ),
    .I(\ppu/sprite_fsm/_n0363 [5]),
    .SSET(\ppu/sprite_fsm/rst_bgnd_read_end_OR_108_o ),
    .O(\ppu/sprite_fsm/oam_temp_reg [5]),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ppu/sprite_fsm/oam_temp_reg_4  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/oam_temp_reg_wr ),
    .I(\ppu/sprite_fsm/_n0363 [4]),
    .SSET(\ppu/sprite_fsm/rst_bgnd_read_end_OR_108_o ),
    .O(\ppu/sprite_fsm/oam_temp_reg [4]),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ppu/sprite_fsm/oam_temp_reg_3  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/oam_temp_reg_wr ),
    .I(\ppu/sprite_fsm/_n0363 [3]),
    .SSET(\ppu/sprite_fsm/rst_bgnd_read_end_OR_108_o ),
    .O(\ppu/sprite_fsm/oam_temp_reg [3]),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ppu/sprite_fsm/oam_temp_reg_2  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/oam_temp_reg_wr ),
    .I(\ppu/sprite_fsm/_n0363 [2]),
    .SSET(\ppu/sprite_fsm/rst_bgnd_read_end_OR_108_o ),
    .O(\ppu/sprite_fsm/oam_temp_reg [2]),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ppu/sprite_fsm/oam_temp_reg_1  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/oam_temp_reg_wr ),
    .I(\ppu/sprite_fsm/_n0363 [1]),
    .SSET(\ppu/sprite_fsm/rst_bgnd_read_end_OR_108_o ),
    .O(\ppu/sprite_fsm/oam_temp_reg [1]),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ppu/sprite_fsm/oam_temp_reg_0  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/oam_temp_reg_wr ),
    .I(\ppu/sprite_fsm/_n0363 [0]),
    .SSET(\ppu/sprite_fsm/rst_bgnd_read_end_OR_108_o ),
    .O(\ppu/sprite_fsm/oam_temp_reg [0]),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/y_diff_reg1_8  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/oam_temp_reg_wr ),
    .I(\ppu/sprite_fsm/scanline_cnt[8]_GND_6_o_sub_45_OUT<8> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/y_diff_reg1 [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/y_diff_reg1_7  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/oam_temp_reg_wr ),
    .I(\ppu/sprite_fsm/scanline_cnt[8]_GND_6_o_sub_45_OUT<7> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/y_diff_reg1 [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/y_diff_reg1_6  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/oam_temp_reg_wr ),
    .I(\ppu/sprite_fsm/scanline_cnt[8]_GND_6_o_sub_45_OUT<6> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/y_diff_reg1 [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/y_diff_reg1_5  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/oam_temp_reg_wr ),
    .I(\ppu/sprite_fsm/scanline_cnt[8]_GND_6_o_sub_45_OUT<5> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/y_diff_reg1 [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/y_diff_reg1_4  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/oam_temp_reg_wr ),
    .I(\ppu/sprite_fsm/scanline_cnt[8]_GND_6_o_sub_45_OUT<4> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/y_diff_reg1 [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/y_diff_reg1_3  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/oam_temp_reg_wr ),
    .I(\ppu/sprite_fsm/scanline_cnt[8]_GND_6_o_sub_45_OUT<3> ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/y_diff_reg1 [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/valid_sprite_7  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/_n03942 ),
    .I(\ppu/sprite_fsm/valid_sprite [6]),
    .SRST(\ppu/sprite_fsm/rst_scanline_begin_OR_96_o ),
    .O(\ppu/sprite_fsm/valid_sprite [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/valid_sprite_6  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/_n03942 ),
    .I(\ppu/sprite_fsm/valid_sprite [5]),
    .SRST(\ppu/sprite_fsm/rst_scanline_begin_OR_96_o ),
    .O(\ppu/sprite_fsm/valid_sprite [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/valid_sprite_5  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/_n03942 ),
    .I(\ppu/sprite_fsm/valid_sprite [4]),
    .SRST(\ppu/sprite_fsm/rst_scanline_begin_OR_96_o ),
    .O(\ppu/sprite_fsm/valid_sprite [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/valid_sprite_4  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/_n03942 ),
    .I(\ppu/sprite_fsm/valid_sprite [3]),
    .SRST(\ppu/sprite_fsm/rst_scanline_begin_OR_96_o ),
    .O(\ppu/sprite_fsm/valid_sprite [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/valid_sprite_3  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/_n03942 ),
    .I(\ppu/sprite_fsm/valid_sprite [2]),
    .SRST(\ppu/sprite_fsm/rst_scanline_begin_OR_96_o ),
    .O(\ppu/sprite_fsm/valid_sprite [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/valid_sprite_2  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/_n03942 ),
    .I(\ppu/sprite_fsm/valid_sprite [1]),
    .SRST(\ppu/sprite_fsm/rst_scanline_begin_OR_96_o ),
    .O(\ppu/sprite_fsm/valid_sprite [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/valid_sprite_1  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/_n03942 ),
    .I(\ppu/sprite_fsm/valid_sprite [0]),
    .SRST(\ppu/sprite_fsm/rst_scanline_begin_OR_96_o ),
    .O(\ppu/sprite_fsm/valid_sprite [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/valid_sprite_0  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/_n03942 ),
    .I(N0),
    .SRST(\ppu/sprite_fsm/rst_scanline_begin_OR_96_o ),
    .O(\ppu/sprite_fsm/valid_sprite [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_XOR2   \ppu/vga_top/Mcount_startupcntr_xor<11>  (
    .I0(\ppu/vga_top/Mcount_startupcntr_cy [10]),
    .I1(\ppu/vga_top/Mcount_startupcntr_xor<11>_rt_3074 ),
    .O(\ppu/vga_top/Result [11])
  );
  X_XOR2   \ppu/vga_top/Mcount_startupcntr_xor<10>  (
    .I0(\ppu/vga_top/Mcount_startupcntr_cy [9]),
    .I1(\ppu/vga_top/Mcount_startupcntr_cy<10>_rt_3038 ),
    .O(\ppu/vga_top/Result<10>1 )
  );
  X_MUX2   \ppu/vga_top/Mcount_startupcntr_cy<10>  (
    .IB(\ppu/vga_top/Mcount_startupcntr_cy [9]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_startupcntr_cy<10>_rt_3038 ),
    .O(\ppu/vga_top/Mcount_startupcntr_cy [10])
  );
  X_XOR2   \ppu/vga_top/Mcount_startupcntr_xor<9>  (
    .I0(\ppu/vga_top/Mcount_startupcntr_cy [8]),
    .I1(\ppu/vga_top/Mcount_startupcntr_cy<9>_rt_3039 ),
    .O(\ppu/vga_top/Result<9>2 )
  );
  X_MUX2   \ppu/vga_top/Mcount_startupcntr_cy<9>  (
    .IB(\ppu/vga_top/Mcount_startupcntr_cy [8]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_startupcntr_cy<9>_rt_3039 ),
    .O(\ppu/vga_top/Mcount_startupcntr_cy [9])
  );
  X_XOR2   \ppu/vga_top/Mcount_startupcntr_xor<8>  (
    .I0(\ppu/vga_top/Mcount_startupcntr_cy [7]),
    .I1(\ppu/vga_top/Mcount_startupcntr_cy<8>_rt_3040 ),
    .O(\ppu/vga_top/Result<8>2 )
  );
  X_MUX2   \ppu/vga_top/Mcount_startupcntr_cy<8>  (
    .IB(\ppu/vga_top/Mcount_startupcntr_cy [7]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_startupcntr_cy<8>_rt_3040 ),
    .O(\ppu/vga_top/Mcount_startupcntr_cy [8])
  );
  X_XOR2   \ppu/vga_top/Mcount_startupcntr_xor<7>  (
    .I0(\ppu/vga_top/Mcount_startupcntr_cy [6]),
    .I1(\ppu/vga_top/Mcount_startupcntr_cy<7>_rt_3041 ),
    .O(\ppu/vga_top/Result<7>2 )
  );
  X_MUX2   \ppu/vga_top/Mcount_startupcntr_cy<7>  (
    .IB(\ppu/vga_top/Mcount_startupcntr_cy [6]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_startupcntr_cy<7>_rt_3041 ),
    .O(\ppu/vga_top/Mcount_startupcntr_cy [7])
  );
  X_XOR2   \ppu/vga_top/Mcount_startupcntr_xor<6>  (
    .I0(\ppu/vga_top/Mcount_startupcntr_cy [5]),
    .I1(\ppu/vga_top/Mcount_startupcntr_cy<6>_rt_3042 ),
    .O(\ppu/vga_top/Result<6>2 )
  );
  X_MUX2   \ppu/vga_top/Mcount_startupcntr_cy<6>  (
    .IB(\ppu/vga_top/Mcount_startupcntr_cy [5]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_startupcntr_cy<6>_rt_3042 ),
    .O(\ppu/vga_top/Mcount_startupcntr_cy [6])
  );
  X_XOR2   \ppu/vga_top/Mcount_startupcntr_xor<5>  (
    .I0(\ppu/vga_top/Mcount_startupcntr_cy [4]),
    .I1(\ppu/vga_top/Mcount_startupcntr_cy<5>_rt_3043 ),
    .O(\ppu/vga_top/Result<5>2 )
  );
  X_MUX2   \ppu/vga_top/Mcount_startupcntr_cy<5>  (
    .IB(\ppu/vga_top/Mcount_startupcntr_cy [4]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_startupcntr_cy<5>_rt_3043 ),
    .O(\ppu/vga_top/Mcount_startupcntr_cy [5])
  );
  X_XOR2   \ppu/vga_top/Mcount_startupcntr_xor<4>  (
    .I0(\ppu/vga_top/Mcount_startupcntr_cy [3]),
    .I1(\ppu/vga_top/Mcount_startupcntr_cy<4>_rt_3044 ),
    .O(\ppu/vga_top/Result<4>2 )
  );
  X_MUX2   \ppu/vga_top/Mcount_startupcntr_cy<4>  (
    .IB(\ppu/vga_top/Mcount_startupcntr_cy [3]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_startupcntr_cy<4>_rt_3044 ),
    .O(\ppu/vga_top/Mcount_startupcntr_cy [4])
  );
  X_XOR2   \ppu/vga_top/Mcount_startupcntr_xor<3>  (
    .I0(\ppu/vga_top/Mcount_startupcntr_cy [2]),
    .I1(\ppu/vga_top/Mcount_startupcntr_cy<3>_rt_3045 ),
    .O(\ppu/vga_top/Result<3>2 )
  );
  X_MUX2   \ppu/vga_top/Mcount_startupcntr_cy<3>  (
    .IB(\ppu/vga_top/Mcount_startupcntr_cy [2]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_startupcntr_cy<3>_rt_3045 ),
    .O(\ppu/vga_top/Mcount_startupcntr_cy [3])
  );
  X_XOR2   \ppu/vga_top/Mcount_startupcntr_xor<2>  (
    .I0(\ppu/vga_top/Mcount_startupcntr_cy [1]),
    .I1(\ppu/vga_top/Mcount_startupcntr_cy<2>_rt_3046 ),
    .O(\ppu/vga_top/Result<2>2 )
  );
  X_MUX2   \ppu/vga_top/Mcount_startupcntr_cy<2>  (
    .IB(\ppu/vga_top/Mcount_startupcntr_cy [1]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_startupcntr_cy<2>_rt_3046 ),
    .O(\ppu/vga_top/Mcount_startupcntr_cy [2])
  );
  X_XOR2   \ppu/vga_top/Mcount_startupcntr_xor<1>  (
    .I0(\ppu/vga_top/Mcount_startupcntr_cy [0]),
    .I1(\ppu/vga_top/Mcount_startupcntr_cy<1>_rt_3047 ),
    .O(\ppu/vga_top/Result<1>2 )
  );
  X_MUX2   \ppu/vga_top/Mcount_startupcntr_cy<1>  (
    .IB(\ppu/vga_top/Mcount_startupcntr_cy [0]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_startupcntr_cy<1>_rt_3047 ),
    .O(\ppu/vga_top/Mcount_startupcntr_cy [1])
  );
  X_XOR2   \ppu/vga_top/Mcount_startupcntr_xor<0>  (
    .I0(N1),
    .I1(\ppu/vga_top/Mcount_startupcntr_lut [0]),
    .O(\ppu/vga_top/Result<0>2 )
  );
  X_MUX2   \ppu/vga_top/Mcount_startupcntr_cy<0>  (
    .IB(N1),
    .IA(N0),
    .SEL(\ppu/vga_top/Mcount_startupcntr_lut [0]),
    .O(\ppu/vga_top/Mcount_startupcntr_cy [0])
  );
  X_XOR2   \ppu/vga_top/Mcount_x_ppucntr_xor<10>  (
    .I0(\ppu/vga_top/Mcount_x_ppucntr_cy [9]),
    .I1(\ppu/vga_top/Mcount_x_ppucntr_xor<10>_rt_3075 ),
    .O(\ppu/vga_top/Result [10])
  );
  X_XOR2   \ppu/vga_top/Mcount_x_ppucntr_xor<9>  (
    .I0(\ppu/vga_top/Mcount_x_ppucntr_cy [8]),
    .I1(\ppu/vga_top/Mcount_x_ppucntr_cy<9>_rt_3048 ),
    .O(\ppu/vga_top/Result<9>1 )
  );
  X_MUX2   \ppu/vga_top/Mcount_x_ppucntr_cy<9>  (
    .IB(\ppu/vga_top/Mcount_x_ppucntr_cy [8]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_x_ppucntr_cy<9>_rt_3048 ),
    .O(\ppu/vga_top/Mcount_x_ppucntr_cy [9])
  );
  X_XOR2   \ppu/vga_top/Mcount_x_ppucntr_xor<8>  (
    .I0(\ppu/vga_top/Mcount_x_ppucntr_cy [7]),
    .I1(\ppu/vga_top/Mcount_x_ppucntr_cy<8>_rt_3049 ),
    .O(\ppu/vga_top/Result<8>1 )
  );
  X_MUX2   \ppu/vga_top/Mcount_x_ppucntr_cy<8>  (
    .IB(\ppu/vga_top/Mcount_x_ppucntr_cy [7]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_x_ppucntr_cy<8>_rt_3049 ),
    .O(\ppu/vga_top/Mcount_x_ppucntr_cy [8])
  );
  X_XOR2   \ppu/vga_top/Mcount_x_ppucntr_xor<7>  (
    .I0(\ppu/vga_top/Mcount_x_ppucntr_cy [6]),
    .I1(\ppu/vga_top/Mcount_x_ppucntr_cy<7>_rt_3050 ),
    .O(\ppu/vga_top/Result<7>1 )
  );
  X_MUX2   \ppu/vga_top/Mcount_x_ppucntr_cy<7>  (
    .IB(\ppu/vga_top/Mcount_x_ppucntr_cy [6]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_x_ppucntr_cy<7>_rt_3050 ),
    .O(\ppu/vga_top/Mcount_x_ppucntr_cy [7])
  );
  X_XOR2   \ppu/vga_top/Mcount_x_ppucntr_xor<6>  (
    .I0(\ppu/vga_top/Mcount_x_ppucntr_cy [5]),
    .I1(\ppu/vga_top/Mcount_x_ppucntr_cy<6>_rt_3051 ),
    .O(\ppu/vga_top/Result<6>1 )
  );
  X_MUX2   \ppu/vga_top/Mcount_x_ppucntr_cy<6>  (
    .IB(\ppu/vga_top/Mcount_x_ppucntr_cy [5]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_x_ppucntr_cy<6>_rt_3051 ),
    .O(\ppu/vga_top/Mcount_x_ppucntr_cy [6])
  );
  X_XOR2   \ppu/vga_top/Mcount_x_ppucntr_xor<5>  (
    .I0(\ppu/vga_top/Mcount_x_ppucntr_cy [4]),
    .I1(\ppu/vga_top/Mcount_x_ppucntr_cy<5>_rt_3052 ),
    .O(\ppu/vga_top/Result<5>1 )
  );
  X_MUX2   \ppu/vga_top/Mcount_x_ppucntr_cy<5>  (
    .IB(\ppu/vga_top/Mcount_x_ppucntr_cy [4]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_x_ppucntr_cy<5>_rt_3052 ),
    .O(\ppu/vga_top/Mcount_x_ppucntr_cy [5])
  );
  X_XOR2   \ppu/vga_top/Mcount_x_ppucntr_xor<4>  (
    .I0(\ppu/vga_top/Mcount_x_ppucntr_cy [3]),
    .I1(\ppu/vga_top/Mcount_x_ppucntr_cy<4>_rt_3053 ),
    .O(\ppu/vga_top/Result<4>1 )
  );
  X_MUX2   \ppu/vga_top/Mcount_x_ppucntr_cy<4>  (
    .IB(\ppu/vga_top/Mcount_x_ppucntr_cy [3]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_x_ppucntr_cy<4>_rt_3053 ),
    .O(\ppu/vga_top/Mcount_x_ppucntr_cy [4])
  );
  X_XOR2   \ppu/vga_top/Mcount_x_ppucntr_xor<3>  (
    .I0(\ppu/vga_top/Mcount_x_ppucntr_cy [2]),
    .I1(\ppu/vga_top/Mcount_x_ppucntr_cy<3>_rt_3054 ),
    .O(\ppu/vga_top/Result<3>1 )
  );
  X_MUX2   \ppu/vga_top/Mcount_x_ppucntr_cy<3>  (
    .IB(\ppu/vga_top/Mcount_x_ppucntr_cy [2]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_x_ppucntr_cy<3>_rt_3054 ),
    .O(\ppu/vga_top/Mcount_x_ppucntr_cy [3])
  );
  X_XOR2   \ppu/vga_top/Mcount_x_ppucntr_xor<2>  (
    .I0(\ppu/vga_top/Mcount_x_ppucntr_cy [1]),
    .I1(\ppu/vga_top/Mcount_x_ppucntr_cy<2>_rt_3055 ),
    .O(\ppu/vga_top/Result<2>1 )
  );
  X_MUX2   \ppu/vga_top/Mcount_x_ppucntr_cy<2>  (
    .IB(\ppu/vga_top/Mcount_x_ppucntr_cy [1]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_x_ppucntr_cy<2>_rt_3055 ),
    .O(\ppu/vga_top/Mcount_x_ppucntr_cy [2])
  );
  X_XOR2   \ppu/vga_top/Mcount_x_ppucntr_xor<1>  (
    .I0(\ppu/vga_top/Mcount_x_ppucntr_cy [0]),
    .I1(\ppu/vga_top/Mcount_x_ppucntr_cy<1>_rt_3056 ),
    .O(\ppu/vga_top/Result<1>1 )
  );
  X_MUX2   \ppu/vga_top/Mcount_x_ppucntr_cy<1>  (
    .IB(\ppu/vga_top/Mcount_x_ppucntr_cy [0]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_x_ppucntr_cy<1>_rt_3056 ),
    .O(\ppu/vga_top/Mcount_x_ppucntr_cy [1])
  );
  X_XOR2   \ppu/vga_top/Mcount_x_ppucntr_xor<0>  (
    .I0(N1),
    .I1(\ppu/vga_top/Mcount_x_ppucntr_lut [0]),
    .O(\ppu/vga_top/Result<0>1 )
  );
  X_MUX2   \ppu/vga_top/Mcount_x_ppucntr_cy<0>  (
    .IB(N1),
    .IA(N0),
    .SEL(\ppu/vga_top/Mcount_x_ppucntr_lut [0]),
    .O(\ppu/vga_top/Mcount_x_ppucntr_cy [0])
  );
  X_XOR2   \ppu/vga_top/Mcount_h_cnt_xor<9>  (
    .I0(\ppu/vga_top/Mcount_h_cnt_cy [8]),
    .I1(\ppu/vga_top/Mcount_h_cnt_xor<9>_rt_3076 ),
    .O(\ppu/vga_top/Result [9])
  );
  X_XOR2   \ppu/vga_top/Mcount_h_cnt_xor<8>  (
    .I0(\ppu/vga_top/Mcount_h_cnt_cy [7]),
    .I1(\ppu/vga_top/Mcount_h_cnt_cy<8>_rt_3057 ),
    .O(\ppu/vga_top/Result [8])
  );
  X_MUX2   \ppu/vga_top/Mcount_h_cnt_cy<8>  (
    .IB(\ppu/vga_top/Mcount_h_cnt_cy [7]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_h_cnt_cy<8>_rt_3057 ),
    .O(\ppu/vga_top/Mcount_h_cnt_cy [8])
  );
  X_XOR2   \ppu/vga_top/Mcount_h_cnt_xor<7>  (
    .I0(\ppu/vga_top/Mcount_h_cnt_cy [6]),
    .I1(\ppu/vga_top/Mcount_h_cnt_cy<7>_rt_3058 ),
    .O(\ppu/vga_top/Result [7])
  );
  X_MUX2   \ppu/vga_top/Mcount_h_cnt_cy<7>  (
    .IB(\ppu/vga_top/Mcount_h_cnt_cy [6]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_h_cnt_cy<7>_rt_3058 ),
    .O(\ppu/vga_top/Mcount_h_cnt_cy [7])
  );
  X_XOR2   \ppu/vga_top/Mcount_h_cnt_xor<6>  (
    .I0(\ppu/vga_top/Mcount_h_cnt_cy [5]),
    .I1(\ppu/vga_top/Mcount_h_cnt_cy<6>_rt_3059 ),
    .O(\ppu/vga_top/Result [6])
  );
  X_MUX2   \ppu/vga_top/Mcount_h_cnt_cy<6>  (
    .IB(\ppu/vga_top/Mcount_h_cnt_cy [5]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_h_cnt_cy<6>_rt_3059 ),
    .O(\ppu/vga_top/Mcount_h_cnt_cy [6])
  );
  X_XOR2   \ppu/vga_top/Mcount_h_cnt_xor<5>  (
    .I0(\ppu/vga_top/Mcount_h_cnt_cy [4]),
    .I1(\ppu/vga_top/Mcount_h_cnt_cy<5>_rt_3060 ),
    .O(\ppu/vga_top/Result [5])
  );
  X_MUX2   \ppu/vga_top/Mcount_h_cnt_cy<5>  (
    .IB(\ppu/vga_top/Mcount_h_cnt_cy [4]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_h_cnt_cy<5>_rt_3060 ),
    .O(\ppu/vga_top/Mcount_h_cnt_cy [5])
  );
  X_XOR2   \ppu/vga_top/Mcount_h_cnt_xor<4>  (
    .I0(\ppu/vga_top/Mcount_h_cnt_cy [3]),
    .I1(\ppu/vga_top/Mcount_h_cnt_cy<4>_rt_3061 ),
    .O(\ppu/vga_top/Result [4])
  );
  X_MUX2   \ppu/vga_top/Mcount_h_cnt_cy<4>  (
    .IB(\ppu/vga_top/Mcount_h_cnt_cy [3]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_h_cnt_cy<4>_rt_3061 ),
    .O(\ppu/vga_top/Mcount_h_cnt_cy [4])
  );
  X_XOR2   \ppu/vga_top/Mcount_h_cnt_xor<3>  (
    .I0(\ppu/vga_top/Mcount_h_cnt_cy [2]),
    .I1(\ppu/vga_top/Mcount_h_cnt_cy<3>_rt_3062 ),
    .O(\ppu/vga_top/Result [3])
  );
  X_MUX2   \ppu/vga_top/Mcount_h_cnt_cy<3>  (
    .IB(\ppu/vga_top/Mcount_h_cnt_cy [2]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_h_cnt_cy<3>_rt_3062 ),
    .O(\ppu/vga_top/Mcount_h_cnt_cy [3])
  );
  X_XOR2   \ppu/vga_top/Mcount_h_cnt_xor<2>  (
    .I0(\ppu/vga_top/Mcount_h_cnt_cy [1]),
    .I1(\ppu/vga_top/Mcount_h_cnt_cy<2>_rt_3063 ),
    .O(\ppu/vga_top/Result [2])
  );
  X_MUX2   \ppu/vga_top/Mcount_h_cnt_cy<2>  (
    .IB(\ppu/vga_top/Mcount_h_cnt_cy [1]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_h_cnt_cy<2>_rt_3063 ),
    .O(\ppu/vga_top/Mcount_h_cnt_cy [2])
  );
  X_XOR2   \ppu/vga_top/Mcount_h_cnt_xor<1>  (
    .I0(\ppu/vga_top/Mcount_h_cnt_cy [0]),
    .I1(\ppu/vga_top/Mcount_h_cnt_cy<1>_rt_3064 ),
    .O(\ppu/vga_top/Result [1])
  );
  X_MUX2   \ppu/vga_top/Mcount_h_cnt_cy<1>  (
    .IB(\ppu/vga_top/Mcount_h_cnt_cy [0]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_h_cnt_cy<1>_rt_3064 ),
    .O(\ppu/vga_top/Mcount_h_cnt_cy [1])
  );
  X_XOR2   \ppu/vga_top/Mcount_h_cnt_xor<0>  (
    .I0(N1),
    .I1(\ppu/vga_top/Mcount_h_cnt_lut [0]),
    .O(\ppu/vga_top/Result [0])
  );
  X_MUX2   \ppu/vga_top/Mcount_h_cnt_cy<0>  (
    .IB(N1),
    .IA(N0),
    .SEL(\ppu/vga_top/Mcount_h_cnt_lut [0]),
    .O(\ppu/vga_top/Mcount_h_cnt_cy [0])
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/startupcntr_11  (
    .CLK(clk),
    .CE(\ppu/vga_top/vga_en_inv ),
    .I(\ppu/vga_top/Result [11]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/startupcntr [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/startupcntr_10  (
    .CLK(clk),
    .CE(\ppu/vga_top/vga_en_inv ),
    .I(\ppu/vga_top/Result<10>1 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/startupcntr [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/startupcntr_9  (
    .CLK(clk),
    .CE(\ppu/vga_top/vga_en_inv ),
    .I(\ppu/vga_top/Result<9>2 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/startupcntr [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/startupcntr_8  (
    .CLK(clk),
    .CE(\ppu/vga_top/vga_en_inv ),
    .I(\ppu/vga_top/Result<8>2 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/startupcntr [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/startupcntr_7  (
    .CLK(clk),
    .CE(\ppu/vga_top/vga_en_inv ),
    .I(\ppu/vga_top/Result<7>2 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/startupcntr [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/startupcntr_6  (
    .CLK(clk),
    .CE(\ppu/vga_top/vga_en_inv ),
    .I(\ppu/vga_top/Result<6>2 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/startupcntr [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/startupcntr_5  (
    .CLK(clk),
    .CE(\ppu/vga_top/vga_en_inv ),
    .I(\ppu/vga_top/Result<5>2 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/startupcntr [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/startupcntr_4  (
    .CLK(clk),
    .CE(\ppu/vga_top/vga_en_inv ),
    .I(\ppu/vga_top/Result<4>2 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/startupcntr [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/startupcntr_3  (
    .CLK(clk),
    .CE(\ppu/vga_top/vga_en_inv ),
    .I(\ppu/vga_top/Result<3>2 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/startupcntr [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/startupcntr_2  (
    .CLK(clk),
    .CE(\ppu/vga_top/vga_en_inv ),
    .I(\ppu/vga_top/Result<2>2 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/startupcntr [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/startupcntr_1  (
    .CLK(clk),
    .CE(\ppu/vga_top/vga_en_inv ),
    .I(\ppu/vga_top/Result<1>2 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/startupcntr [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/startupcntr_0  (
    .CLK(clk),
    .CE(\ppu/vga_top/vga_en_inv ),
    .I(\ppu/vga_top/Result<0>2 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/startupcntr [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/x_ppucntr_10  (
    .CLK(clk),
    .CE(\ppu/vga_top/_n0134_inv ),
    .I(\ppu/vga_top/Result [10]),
    .SRST(\ppu/vga_top/rst_x_ppucntr[10]_OR_196_o ),
    .O(\ppu/vga_top/x_ppucntr [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/x_ppucntr_9  (
    .CLK(clk),
    .CE(\ppu/vga_top/_n0134_inv ),
    .I(\ppu/vga_top/Result<9>1 ),
    .SRST(\ppu/vga_top/rst_x_ppucntr[10]_OR_196_o ),
    .O(\ppu/vga_top/x_ppucntr [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/x_ppucntr_8  (
    .CLK(clk),
    .CE(\ppu/vga_top/_n0134_inv ),
    .I(\ppu/vga_top/Result<8>1 ),
    .SRST(\ppu/vga_top/rst_x_ppucntr[10]_OR_196_o ),
    .O(\ppu/vga_top/x_ppucntr [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/x_ppucntr_7  (
    .CLK(clk),
    .CE(\ppu/vga_top/_n0134_inv ),
    .I(\ppu/vga_top/Result<7>1 ),
    .SRST(\ppu/vga_top/rst_x_ppucntr[10]_OR_196_o ),
    .O(\ppu/vga_top/x_ppucntr [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/x_ppucntr_6  (
    .CLK(clk),
    .CE(\ppu/vga_top/_n0134_inv ),
    .I(\ppu/vga_top/Result<6>1 ),
    .SRST(\ppu/vga_top/rst_x_ppucntr[10]_OR_196_o ),
    .O(\ppu/vga_top/x_ppucntr [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/x_ppucntr_5  (
    .CLK(clk),
    .CE(\ppu/vga_top/_n0134_inv ),
    .I(\ppu/vga_top/Result<5>1 ),
    .SRST(\ppu/vga_top/rst_x_ppucntr[10]_OR_196_o ),
    .O(\ppu/vga_top/x_ppucntr [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/x_ppucntr_4  (
    .CLK(clk),
    .CE(\ppu/vga_top/_n0134_inv ),
    .I(\ppu/vga_top/Result<4>1 ),
    .SRST(\ppu/vga_top/rst_x_ppucntr[10]_OR_196_o ),
    .O(\ppu/vga_top/x_ppucntr [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/x_ppucntr_3  (
    .CLK(clk),
    .CE(\ppu/vga_top/_n0134_inv ),
    .I(\ppu/vga_top/Result<3>1 ),
    .SRST(\ppu/vga_top/rst_x_ppucntr[10]_OR_196_o ),
    .O(\ppu/vga_top/x_ppucntr [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/x_ppucntr_2  (
    .CLK(clk),
    .CE(\ppu/vga_top/_n0134_inv ),
    .I(\ppu/vga_top/Result<2>1 ),
    .SRST(\ppu/vga_top/rst_x_ppucntr[10]_OR_196_o ),
    .O(\ppu/vga_top/x_ppucntr [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/x_ppucntr_1  (
    .CLK(clk),
    .CE(\ppu/vga_top/_n0134_inv ),
    .I(\ppu/vga_top/Result<1>1 ),
    .SRST(\ppu/vga_top/rst_x_ppucntr[10]_OR_196_o ),
    .O(\ppu/vga_top/x_ppucntr [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/x_ppucntr_0  (
    .CLK(clk),
    .CE(\ppu/vga_top/_n0134_inv ),
    .I(\ppu/vga_top/Result<0>1 ),
    .SRST(\ppu/vga_top/rst_x_ppucntr[10]_OR_196_o ),
    .O(\ppu/vga_top/x_ppucntr [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/v_cnt_9  (
    .CLK(clk),
    .CE(\ppu/vga_top/GND_9_o_vga_en_AND_212_o ),
    .I(\ppu/vga_top/Mcount_v_cnt9 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/v_cnt [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/v_cnt_8  (
    .CLK(clk),
    .CE(\ppu/vga_top/GND_9_o_vga_en_AND_212_o ),
    .I(\ppu/vga_top/Mcount_v_cnt8 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/v_cnt [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/v_cnt_7  (
    .CLK(clk),
    .CE(\ppu/vga_top/GND_9_o_vga_en_AND_212_o ),
    .I(\ppu/vga_top/Mcount_v_cnt7 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/v_cnt [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/v_cnt_6  (
    .CLK(clk),
    .CE(\ppu/vga_top/GND_9_o_vga_en_AND_212_o ),
    .I(\ppu/vga_top/Mcount_v_cnt6 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/v_cnt [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/v_cnt_5  (
    .CLK(clk),
    .CE(\ppu/vga_top/GND_9_o_vga_en_AND_212_o ),
    .I(\ppu/vga_top/Mcount_v_cnt5 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/v_cnt [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/v_cnt_4  (
    .CLK(clk),
    .CE(\ppu/vga_top/GND_9_o_vga_en_AND_212_o ),
    .I(\ppu/vga_top/Mcount_v_cnt4 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/v_cnt [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/v_cnt_3  (
    .CLK(clk),
    .CE(\ppu/vga_top/GND_9_o_vga_en_AND_212_o ),
    .I(\ppu/vga_top/Mcount_v_cnt3 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/v_cnt [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/v_cnt_2  (
    .CLK(clk),
    .CE(\ppu/vga_top/GND_9_o_vga_en_AND_212_o ),
    .I(\ppu/vga_top/Mcount_v_cnt2 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/v_cnt [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/v_cnt_1  (
    .CLK(clk),
    .CE(\ppu/vga_top/GND_9_o_vga_en_AND_212_o ),
    .I(\ppu/vga_top/Mcount_v_cnt1 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/v_cnt [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/v_cnt_0  (
    .CLK(clk),
    .CE(\ppu/vga_top/GND_9_o_vga_en_AND_212_o ),
    .I(\ppu/vga_top/Mcount_v_cnt ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/v_cnt [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/x_writecntr_9  (
    .CLK(clk),
    .CE(\ppu/vga_top/_n0176_inv ),
    .I(\ppu/vga_top/Mcount_x_writecntr9 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/x_writecntr [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/x_writecntr_8  (
    .CLK(clk),
    .CE(\ppu/vga_top/_n0176_inv ),
    .I(\ppu/vga_top/Mcount_x_writecntr8 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/x_writecntr [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/x_writecntr_7  (
    .CLK(clk),
    .CE(\ppu/vga_top/_n0176_inv ),
    .I(\ppu/vga_top/Mcount_x_writecntr7 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/x_writecntr [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/x_writecntr_6  (
    .CLK(clk),
    .CE(\ppu/vga_top/_n0176_inv ),
    .I(\ppu/vga_top/Mcount_x_writecntr6 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/x_writecntr [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/x_writecntr_5  (
    .CLK(clk),
    .CE(\ppu/vga_top/_n0176_inv ),
    .I(\ppu/vga_top/Mcount_x_writecntr5 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/x_writecntr [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/x_writecntr_4  (
    .CLK(clk),
    .CE(\ppu/vga_top/_n0176_inv ),
    .I(\ppu/vga_top/Mcount_x_writecntr4 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/x_writecntr [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/x_writecntr_3  (
    .CLK(clk),
    .CE(\ppu/vga_top/_n0176_inv ),
    .I(\ppu/vga_top/Mcount_x_writecntr3 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/x_writecntr [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/x_writecntr_2  (
    .CLK(clk),
    .CE(\ppu/vga_top/_n0176_inv ),
    .I(\ppu/vga_top/Mcount_x_writecntr2 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/x_writecntr [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/x_writecntr_1  (
    .CLK(clk),
    .CE(\ppu/vga_top/_n0176_inv ),
    .I(\ppu/vga_top/Mcount_x_writecntr1 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/x_writecntr [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/x_writecntr_0  (
    .CLK(clk),
    .CE(\ppu/vga_top/_n0176_inv ),
    .I(\ppu/vga_top/Mcount_x_writecntr ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/x_writecntr [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/h_cnt_9  (
    .CLK(clk),
    .CE(\ppu/vga_top/vga_en ),
    .I(\ppu/vga_top/Result [9]),
    .SRST(\ppu/vga_top/rst_GND_9_o_OR_192_o ),
    .O(\ppu/vga_top/h_cnt [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/h_cnt_8  (
    .CLK(clk),
    .CE(\ppu/vga_top/vga_en ),
    .I(\ppu/vga_top/Result [8]),
    .SRST(\ppu/vga_top/rst_GND_9_o_OR_192_o ),
    .O(\ppu/vga_top/h_cnt [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/h_cnt_7  (
    .CLK(clk),
    .CE(\ppu/vga_top/vga_en ),
    .I(\ppu/vga_top/Result [7]),
    .SRST(\ppu/vga_top/rst_GND_9_o_OR_192_o ),
    .O(\ppu/vga_top/h_cnt [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/h_cnt_6  (
    .CLK(clk),
    .CE(\ppu/vga_top/vga_en ),
    .I(\ppu/vga_top/Result [6]),
    .SRST(\ppu/vga_top/rst_GND_9_o_OR_192_o ),
    .O(\ppu/vga_top/h_cnt [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/h_cnt_5  (
    .CLK(clk),
    .CE(\ppu/vga_top/vga_en ),
    .I(\ppu/vga_top/Result [5]),
    .SRST(\ppu/vga_top/rst_GND_9_o_OR_192_o ),
    .O(\ppu/vga_top/h_cnt [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/h_cnt_4  (
    .CLK(clk),
    .CE(\ppu/vga_top/vga_en ),
    .I(\ppu/vga_top/Result [4]),
    .SRST(\ppu/vga_top/rst_GND_9_o_OR_192_o ),
    .O(\ppu/vga_top/h_cnt [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/h_cnt_3  (
    .CLK(clk),
    .CE(\ppu/vga_top/vga_en ),
    .I(\ppu/vga_top/Result [3]),
    .SRST(\ppu/vga_top/rst_GND_9_o_OR_192_o ),
    .O(\ppu/vga_top/h_cnt [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/h_cnt_2  (
    .CLK(clk),
    .CE(\ppu/vga_top/vga_en ),
    .I(\ppu/vga_top/Result [2]),
    .SRST(\ppu/vga_top/rst_GND_9_o_OR_192_o ),
    .O(\ppu/vga_top/h_cnt [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/h_cnt_1  (
    .CLK(clk),
    .CE(\ppu/vga_top/vga_en ),
    .I(\ppu/vga_top/Result [1]),
    .SRST(\ppu/vga_top/rst_GND_9_o_OR_192_o ),
    .O(\ppu/vga_top/h_cnt [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/h_cnt_0  (
    .CLK(clk),
    .CE(\ppu/vga_top/vga_en ),
    .I(\ppu/vga_top/Result [0]),
    .SRST(\ppu/vga_top/rst_GND_9_o_OR_192_o ),
    .O(\ppu/vga_top/h_cnt [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_XOR2   \ppu/vga_top/Mcount_v_cnt_xor<9>  (
    .I0(\ppu/vga_top/Mcount_v_cnt_cy [8]),
    .I1(\ppu/vga_top/Mcount_v_cnt_lut [9]),
    .O(\ppu/vga_top/Mcount_v_cnt9 )
  );
  X_XOR2   \ppu/vga_top/Mcount_v_cnt_xor<8>  (
    .I0(\ppu/vga_top/Mcount_v_cnt_cy [7]),
    .I1(\ppu/vga_top/Mcount_v_cnt_lut [8]),
    .O(\ppu/vga_top/Mcount_v_cnt8 )
  );
  X_MUX2   \ppu/vga_top/Mcount_v_cnt_cy<8>  (
    .IB(\ppu/vga_top/Mcount_v_cnt_cy [7]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_v_cnt_lut [8]),
    .O(\ppu/vga_top/Mcount_v_cnt_cy [8])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mcount_v_cnt_lut<8>  (
    .ADR0(\ppu/vga_top/GND_9_o_GND_9_o_equal_15_o ),
    .ADR1(\ppu/vga_top/v_cnt [8]),
    .ADR2(N1),
    .O(\ppu/vga_top/Mcount_v_cnt_lut [8])
  );
  X_XOR2   \ppu/vga_top/Mcount_v_cnt_xor<7>  (
    .I0(\ppu/vga_top/Mcount_v_cnt_cy [6]),
    .I1(\ppu/vga_top/Mcount_v_cnt_lut [7]),
    .O(\ppu/vga_top/Mcount_v_cnt7 )
  );
  X_MUX2   \ppu/vga_top/Mcount_v_cnt_cy<7>  (
    .IB(\ppu/vga_top/Mcount_v_cnt_cy [6]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_v_cnt_lut [7]),
    .O(\ppu/vga_top/Mcount_v_cnt_cy [7])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mcount_v_cnt_lut<7>  (
    .ADR0(\ppu/vga_top/GND_9_o_GND_9_o_equal_15_o ),
    .ADR1(\ppu/vga_top/v_cnt [7]),
    .ADR2(N1),
    .O(\ppu/vga_top/Mcount_v_cnt_lut [7])
  );
  X_XOR2   \ppu/vga_top/Mcount_v_cnt_xor<6>  (
    .I0(\ppu/vga_top/Mcount_v_cnt_cy [5]),
    .I1(\ppu/vga_top/Mcount_v_cnt_lut [6]),
    .O(\ppu/vga_top/Mcount_v_cnt6 )
  );
  X_MUX2   \ppu/vga_top/Mcount_v_cnt_cy<6>  (
    .IB(\ppu/vga_top/Mcount_v_cnt_cy [5]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_v_cnt_lut [6]),
    .O(\ppu/vga_top/Mcount_v_cnt_cy [6])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mcount_v_cnt_lut<6>  (
    .ADR0(\ppu/vga_top/GND_9_o_GND_9_o_equal_15_o ),
    .ADR1(\ppu/vga_top/v_cnt [6]),
    .ADR2(N1),
    .O(\ppu/vga_top/Mcount_v_cnt_lut [6])
  );
  X_XOR2   \ppu/vga_top/Mcount_v_cnt_xor<5>  (
    .I0(\ppu/vga_top/Mcount_v_cnt_cy [4]),
    .I1(\ppu/vga_top/Mcount_v_cnt_lut [5]),
    .O(\ppu/vga_top/Mcount_v_cnt5 )
  );
  X_MUX2   \ppu/vga_top/Mcount_v_cnt_cy<5>  (
    .IB(\ppu/vga_top/Mcount_v_cnt_cy [4]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_v_cnt_lut [5]),
    .O(\ppu/vga_top/Mcount_v_cnt_cy [5])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mcount_v_cnt_lut<5>  (
    .ADR0(\ppu/vga_top/GND_9_o_GND_9_o_equal_15_o ),
    .ADR1(\ppu/vga_top/v_cnt [5]),
    .ADR2(N1),
    .O(\ppu/vga_top/Mcount_v_cnt_lut [5])
  );
  X_XOR2   \ppu/vga_top/Mcount_v_cnt_xor<4>  (
    .I0(\ppu/vga_top/Mcount_v_cnt_cy [3]),
    .I1(\ppu/vga_top/Mcount_v_cnt_lut [4]),
    .O(\ppu/vga_top/Mcount_v_cnt4 )
  );
  X_MUX2   \ppu/vga_top/Mcount_v_cnt_cy<4>  (
    .IB(\ppu/vga_top/Mcount_v_cnt_cy [3]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_v_cnt_lut [4]),
    .O(\ppu/vga_top/Mcount_v_cnt_cy [4])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mcount_v_cnt_lut<4>  (
    .ADR0(\ppu/vga_top/GND_9_o_GND_9_o_equal_15_o ),
    .ADR1(\ppu/vga_top/v_cnt [4]),
    .ADR2(N1),
    .O(\ppu/vga_top/Mcount_v_cnt_lut [4])
  );
  X_XOR2   \ppu/vga_top/Mcount_v_cnt_xor<3>  (
    .I0(\ppu/vga_top/Mcount_v_cnt_cy [2]),
    .I1(\ppu/vga_top/Mcount_v_cnt_lut [3]),
    .O(\ppu/vga_top/Mcount_v_cnt3 )
  );
  X_MUX2   \ppu/vga_top/Mcount_v_cnt_cy<3>  (
    .IB(\ppu/vga_top/Mcount_v_cnt_cy [2]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_v_cnt_lut [3]),
    .O(\ppu/vga_top/Mcount_v_cnt_cy [3])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mcount_v_cnt_lut<3>  (
    .ADR0(\ppu/vga_top/GND_9_o_GND_9_o_equal_15_o ),
    .ADR1(\ppu/vga_top/v_cnt [3]),
    .ADR2(N1),
    .O(\ppu/vga_top/Mcount_v_cnt_lut [3])
  );
  X_XOR2   \ppu/vga_top/Mcount_v_cnt_xor<2>  (
    .I0(\ppu/vga_top/Mcount_v_cnt_cy [1]),
    .I1(\ppu/vga_top/Mcount_v_cnt_lut [2]),
    .O(\ppu/vga_top/Mcount_v_cnt2 )
  );
  X_MUX2   \ppu/vga_top/Mcount_v_cnt_cy<2>  (
    .IB(\ppu/vga_top/Mcount_v_cnt_cy [1]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_v_cnt_lut [2]),
    .O(\ppu/vga_top/Mcount_v_cnt_cy [2])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mcount_v_cnt_lut<2>  (
    .ADR0(\ppu/vga_top/GND_9_o_GND_9_o_equal_15_o ),
    .ADR1(\ppu/vga_top/v_cnt [2]),
    .ADR2(N1),
    .O(\ppu/vga_top/Mcount_v_cnt_lut [2])
  );
  X_XOR2   \ppu/vga_top/Mcount_v_cnt_xor<1>  (
    .I0(\ppu/vga_top/Mcount_v_cnt_cy [0]),
    .I1(\ppu/vga_top/Mcount_v_cnt_lut [1]),
    .O(\ppu/vga_top/Mcount_v_cnt1 )
  );
  X_MUX2   \ppu/vga_top/Mcount_v_cnt_cy<1>  (
    .IB(\ppu/vga_top/Mcount_v_cnt_cy [0]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_v_cnt_lut [1]),
    .O(\ppu/vga_top/Mcount_v_cnt_cy [1])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mcount_v_cnt_lut<1>  (
    .ADR0(\ppu/vga_top/GND_9_o_GND_9_o_equal_15_o ),
    .ADR1(\ppu/vga_top/v_cnt [1]),
    .ADR2(N1),
    .O(\ppu/vga_top/Mcount_v_cnt_lut [1])
  );
  X_XOR2   \ppu/vga_top/Mcount_v_cnt_xor<0>  (
    .I0(\ppu/vga_top/GND_9_o_GND_9_o_equal_15_o_inv ),
    .I1(\ppu/vga_top/Mcount_v_cnt_lut [0]),
    .O(\ppu/vga_top/Mcount_v_cnt )
  );
  X_MUX2   \ppu/vga_top/Mcount_v_cnt_cy<0>  (
    .IB(\ppu/vga_top/GND_9_o_GND_9_o_equal_15_o_inv ),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_v_cnt_lut [0]),
    .O(\ppu/vga_top/Mcount_v_cnt_cy [0])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mcount_v_cnt_lut<0>  (
    .ADR0(\ppu/vga_top/GND_9_o_GND_9_o_equal_15_o ),
    .ADR1(\ppu/vga_top/v_cnt [0]),
    .ADR2(N1),
    .O(\ppu/vga_top/Mcount_v_cnt_lut [0])
  );
  X_XOR2   \ppu/vga_top/Mcount_x_writecntr_xor<9>  (
    .I0(\ppu/vga_top/Mcount_x_writecntr_cy [8]),
    .I1(\ppu/vga_top/Mcount_x_writecntr_lut [9]),
    .O(\ppu/vga_top/Mcount_x_writecntr9 )
  );
  X_XOR2   \ppu/vga_top/Mcount_x_writecntr_xor<8>  (
    .I0(\ppu/vga_top/Mcount_x_writecntr_cy [7]),
    .I1(\ppu/vga_top/Mcount_x_writecntr_lut [8]),
    .O(\ppu/vga_top/Mcount_x_writecntr8 )
  );
  X_MUX2   \ppu/vga_top/Mcount_x_writecntr_cy<8>  (
    .IB(\ppu/vga_top/Mcount_x_writecntr_cy [7]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_x_writecntr_lut [8]),
    .O(\ppu/vga_top/Mcount_x_writecntr_cy [8])
  );
  X_XOR2   \ppu/vga_top/Mcount_x_writecntr_xor<7>  (
    .I0(\ppu/vga_top/Mcount_x_writecntr_cy [6]),
    .I1(\ppu/vga_top/Mcount_x_writecntr_lut [7]),
    .O(\ppu/vga_top/Mcount_x_writecntr7 )
  );
  X_MUX2   \ppu/vga_top/Mcount_x_writecntr_cy<7>  (
    .IB(\ppu/vga_top/Mcount_x_writecntr_cy [6]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_x_writecntr_lut [7]),
    .O(\ppu/vga_top/Mcount_x_writecntr_cy [7])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mcount_x_writecntr_lut<7>  (
    .ADR0(\ppu/vga_top/x_writecntr[9]_PWR_11_o_equal_47_o ),
    .ADR1(\ppu/vga_top/x_writecntr [7]),
    .ADR2(N1),
    .O(\ppu/vga_top/Mcount_x_writecntr_lut [7])
  );
  X_XOR2   \ppu/vga_top/Mcount_x_writecntr_xor<6>  (
    .I0(\ppu/vga_top/Mcount_x_writecntr_cy [5]),
    .I1(\ppu/vga_top/Mcount_x_writecntr_lut [6]),
    .O(\ppu/vga_top/Mcount_x_writecntr6 )
  );
  X_MUX2   \ppu/vga_top/Mcount_x_writecntr_cy<6>  (
    .IB(\ppu/vga_top/Mcount_x_writecntr_cy [5]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_x_writecntr_lut [6]),
    .O(\ppu/vga_top/Mcount_x_writecntr_cy [6])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mcount_x_writecntr_lut<6>  (
    .ADR0(\ppu/vga_top/x_writecntr[9]_PWR_11_o_equal_47_o ),
    .ADR1(\ppu/vga_top/x_writecntr [6]),
    .ADR2(N1),
    .O(\ppu/vga_top/Mcount_x_writecntr_lut [6])
  );
  X_XOR2   \ppu/vga_top/Mcount_x_writecntr_xor<5>  (
    .I0(\ppu/vga_top/Mcount_x_writecntr_cy [4]),
    .I1(\ppu/vga_top/Mcount_x_writecntr_lut [5]),
    .O(\ppu/vga_top/Mcount_x_writecntr5 )
  );
  X_MUX2   \ppu/vga_top/Mcount_x_writecntr_cy<5>  (
    .IB(\ppu/vga_top/Mcount_x_writecntr_cy [4]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_x_writecntr_lut [5]),
    .O(\ppu/vga_top/Mcount_x_writecntr_cy [5])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mcount_x_writecntr_lut<5>  (
    .ADR0(\ppu/vga_top/x_writecntr[9]_PWR_11_o_equal_47_o ),
    .ADR1(\ppu/vga_top/x_writecntr [5]),
    .ADR2(N1),
    .O(\ppu/vga_top/Mcount_x_writecntr_lut [5])
  );
  X_XOR2   \ppu/vga_top/Mcount_x_writecntr_xor<4>  (
    .I0(\ppu/vga_top/Mcount_x_writecntr_cy [3]),
    .I1(\ppu/vga_top/Mcount_x_writecntr_lut [4]),
    .O(\ppu/vga_top/Mcount_x_writecntr4 )
  );
  X_MUX2   \ppu/vga_top/Mcount_x_writecntr_cy<4>  (
    .IB(\ppu/vga_top/Mcount_x_writecntr_cy [3]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_x_writecntr_lut [4]),
    .O(\ppu/vga_top/Mcount_x_writecntr_cy [4])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mcount_x_writecntr_lut<4>  (
    .ADR0(\ppu/vga_top/x_writecntr[9]_PWR_11_o_equal_47_o ),
    .ADR1(\ppu/vga_top/x_writecntr [4]),
    .ADR2(N1),
    .O(\ppu/vga_top/Mcount_x_writecntr_lut [4])
  );
  X_XOR2   \ppu/vga_top/Mcount_x_writecntr_xor<3>  (
    .I0(\ppu/vga_top/Mcount_x_writecntr_cy [2]),
    .I1(\ppu/vga_top/Mcount_x_writecntr_lut [3]),
    .O(\ppu/vga_top/Mcount_x_writecntr3 )
  );
  X_MUX2   \ppu/vga_top/Mcount_x_writecntr_cy<3>  (
    .IB(\ppu/vga_top/Mcount_x_writecntr_cy [2]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_x_writecntr_lut [3]),
    .O(\ppu/vga_top/Mcount_x_writecntr_cy [3])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mcount_x_writecntr_lut<3>  (
    .ADR0(\ppu/vga_top/x_writecntr[9]_PWR_11_o_equal_47_o ),
    .ADR1(\ppu/vga_top/x_writecntr [3]),
    .ADR2(N1),
    .O(\ppu/vga_top/Mcount_x_writecntr_lut [3])
  );
  X_XOR2   \ppu/vga_top/Mcount_x_writecntr_xor<2>  (
    .I0(\ppu/vga_top/Mcount_x_writecntr_cy [1]),
    .I1(\ppu/vga_top/Mcount_x_writecntr_lut [2]),
    .O(\ppu/vga_top/Mcount_x_writecntr2 )
  );
  X_MUX2   \ppu/vga_top/Mcount_x_writecntr_cy<2>  (
    .IB(\ppu/vga_top/Mcount_x_writecntr_cy [1]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_x_writecntr_lut [2]),
    .O(\ppu/vga_top/Mcount_x_writecntr_cy [2])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mcount_x_writecntr_lut<2>  (
    .ADR0(\ppu/vga_top/x_writecntr[9]_PWR_11_o_equal_47_o ),
    .ADR1(\ppu/vga_top/x_writecntr [2]),
    .ADR2(N1),
    .O(\ppu/vga_top/Mcount_x_writecntr_lut [2])
  );
  X_XOR2   \ppu/vga_top/Mcount_x_writecntr_xor<1>  (
    .I0(\ppu/vga_top/Mcount_x_writecntr_cy [0]),
    .I1(\ppu/vga_top/Mcount_x_writecntr_lut [1]),
    .O(\ppu/vga_top/Mcount_x_writecntr1 )
  );
  X_MUX2   \ppu/vga_top/Mcount_x_writecntr_cy<1>  (
    .IB(\ppu/vga_top/Mcount_x_writecntr_cy [0]),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_x_writecntr_lut [1]),
    .O(\ppu/vga_top/Mcount_x_writecntr_cy [1])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mcount_x_writecntr_lut<1>  (
    .ADR0(\ppu/vga_top/x_writecntr[9]_PWR_11_o_equal_47_o ),
    .ADR1(\ppu/vga_top/x_writecntr [1]),
    .ADR2(N1),
    .O(\ppu/vga_top/Mcount_x_writecntr_lut [1])
  );
  X_XOR2   \ppu/vga_top/Mcount_x_writecntr_xor<0>  (
    .I0(\ppu/vga_top/x_writecntr[9]_PWR_11_o_equal_47_o_inv ),
    .I1(\ppu/vga_top/Mcount_x_writecntr_lut [0]),
    .O(\ppu/vga_top/Mcount_x_writecntr )
  );
  X_MUX2   \ppu/vga_top/Mcount_x_writecntr_cy<0>  (
    .IB(\ppu/vga_top/x_writecntr[9]_PWR_11_o_equal_47_o_inv ),
    .IA(N1),
    .SEL(\ppu/vga_top/Mcount_x_writecntr_lut [0]),
    .O(\ppu/vga_top/Mcount_x_writecntr_cy [0])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mcount_x_writecntr_lut<0>  (
    .ADR0(\ppu/vga_top/x_writecntr[9]_PWR_11_o_equal_47_o ),
    .ADR1(\ppu/vga_top/x_writecntr [0]),
    .ADR2(N1),
    .O(\ppu/vga_top/Mcount_x_writecntr_lut [0])
  );
  X_FF #(
    .INIT ( 1'b1 ))
  \ppu/vga_top/vsync_reg  (
    .CLK(clk),
    .I(\ppu/vga_top/v_sync_2197 ),
    .O(\ppu/vga_top/vsync_reg_2255 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/buff_sel_reg  (
    .CLK(clk),
    .I(\ppu/vga_top/buff_sel_2220 ),
    .O(\ppu/vga_top/buff_sel_reg_2257 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b1 ))
  \ppu/vga_top/hsync_reg  (
    .CLK(clk),
    .I(\ppu/vga_top/h_sync_2253 ),
    .O(\ppu/vga_top/hsync_reg_2256 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/blank_reg  (
    .CLK(clk),
    .I(\ppu/vga_top/h_blank_v_blank_OR_206_o ),
    .O(\ppu/vga_top/blank_reg_2254 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "DIFFERENTIAL" ),
    .SERDES_MODE ( "MASTER" ),
    .DATA_WIDTH ( 5 ),
    .TRAIN_PATTERN ( 0 ))
  \ppu/vga_top/tmds_transmitter/oserdes0/master_oserdes  (
    .SHIFTOUT1(\ppu/vga_top/tmds_transmitter/oserdes0/cascade_di ),
    .D2(N1),
    .D3(N1),
    .CLKDIV(clk_2x),
    .TQ(\NLW_ppu/vga_top/tmds_transmitter/oserdes0/master_oserdes_TQ_UNCONNECTED ),
    .SHIFTIN1(N0),
    .T4(N1),
    .OCE(N0),
    .SHIFTIN4(\ppu/vga_top/tmds_transmitter/oserdes0/cascade_to ),
    .SHIFTIN3(\ppu/vga_top/tmds_transmitter/oserdes0/cascade_do ),
    .SHIFTOUT3(\NLW_ppu/vga_top/tmds_transmitter/oserdes0/master_oserdes_SHIFTOUT3_UNCONNECTED ),
    .OQ(\ppu/vga_top/tmds_transmitter/oserdes0/iob_dout ),
    .CLK0(clk_10x),
    .T1(N1),
    .IOCE(serdes_strobe),
    .SHIFTIN2(N0),
    .D1(\ppu/vga_top/tmds_transmitter/serializer/data_out [4]),
    .D4(N1),
    .TCE(N0),
    .T3(N1),
    .SHIFTOUT2(\ppu/vga_top/tmds_transmitter/oserdes0/cascade_ti ),
    .TRAIN(N1),
    .CLK1(N1),
    .RST(\ppu/vga_top/tmds_transmitter/serdes_rst ),
    .SHIFTOUT4(\NLW_ppu/vga_top/tmds_transmitter/oserdes0/master_oserdes_SHIFTOUT4_UNCONNECTED ),
    .T2(N1)
  );
  X_OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "DIFFERENTIAL" ),
    .SERDES_MODE ( "SLAVE" ),
    .DATA_WIDTH ( 5 ),
    .TRAIN_PATTERN ( 0 ))
  \ppu/vga_top/tmds_transmitter/oserdes0/slave_oserdes  (
    .SHIFTOUT1(\NLW_ppu/vga_top/tmds_transmitter/oserdes0/slave_oserdes_SHIFTOUT1_UNCONNECTED ),
    .D2(\ppu/vga_top/tmds_transmitter/serializer/data_out [1]),
    .D3(\ppu/vga_top/tmds_transmitter/serializer/data_out [2]),
    .CLKDIV(clk_2x),
    .TQ(\NLW_ppu/vga_top/tmds_transmitter/oserdes0/slave_oserdes_TQ_UNCONNECTED ),
    .SHIFTIN1(\ppu/vga_top/tmds_transmitter/oserdes0/cascade_di ),
    .T4(N1),
    .OCE(N0),
    .SHIFTIN4(N0),
    .SHIFTIN3(N0),
    .SHIFTOUT3(\ppu/vga_top/tmds_transmitter/oserdes0/cascade_do ),
    .OQ(\NLW_ppu/vga_top/tmds_transmitter/oserdes0/slave_oserdes_OQ_UNCONNECTED ),
    .CLK0(clk_10x),
    .T1(N1),
    .IOCE(serdes_strobe),
    .SHIFTIN2(\ppu/vga_top/tmds_transmitter/oserdes0/cascade_ti ),
    .D1(\ppu/vga_top/tmds_transmitter/serializer/data_out [0]),
    .D4(\ppu/vga_top/tmds_transmitter/serializer/data_out [3]),
    .TCE(N0),
    .T3(N1),
    .SHIFTOUT2(\NLW_ppu/vga_top/tmds_transmitter/oserdes0/slave_oserdes_SHIFTOUT2_UNCONNECTED ),
    .TRAIN(N1),
    .CLK1(N1),
    .RST(\ppu/vga_top/tmds_transmitter/serdes_rst ),
    .SHIFTOUT4(\ppu/vga_top/tmds_transmitter/oserdes0/cascade_to ),
    .T2(N1)
  );
  X_OBUFDS #(
    .CAPACITANCE ( "DONT_CARE" ),
    .SLEW ( "20" ))
  \ppu/vga_top/tmds_transmitter/oserdes0/output_buffer  (
    .I(\ppu/vga_top/tmds_transmitter/oserdes0/iob_dout ),
    .O(tmds_data0_out_p),
    .OB(tmds_data0_out_n)
  );
  X_OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "DIFFERENTIAL" ),
    .SERDES_MODE ( "MASTER" ),
    .DATA_WIDTH ( 5 ),
    .TRAIN_PATTERN ( 0 ))
  \ppu/vga_top/tmds_transmitter/oserdes1/master_oserdes  (
    .SHIFTOUT1(\ppu/vga_top/tmds_transmitter/oserdes1/cascade_di ),
    .D2(N1),
    .D3(N1),
    .CLKDIV(clk_2x),
    .TQ(\NLW_ppu/vga_top/tmds_transmitter/oserdes1/master_oserdes_TQ_UNCONNECTED ),
    .SHIFTIN1(N0),
    .T4(N1),
    .OCE(N0),
    .SHIFTIN4(\ppu/vga_top/tmds_transmitter/oserdes1/cascade_to ),
    .SHIFTIN3(\ppu/vga_top/tmds_transmitter/oserdes1/cascade_do ),
    .SHIFTOUT3(\NLW_ppu/vga_top/tmds_transmitter/oserdes1/master_oserdes_SHIFTOUT3_UNCONNECTED ),
    .OQ(\ppu/vga_top/tmds_transmitter/oserdes1/iob_dout ),
    .CLK0(clk_10x),
    .T1(N1),
    .IOCE(serdes_strobe),
    .SHIFTIN2(N0),
    .D1(\ppu/vga_top/tmds_transmitter/serializer/data_out [9]),
    .D4(N1),
    .TCE(N0),
    .T3(N1),
    .SHIFTOUT2(\ppu/vga_top/tmds_transmitter/oserdes1/cascade_ti ),
    .TRAIN(N1),
    .CLK1(N1),
    .RST(\ppu/vga_top/tmds_transmitter/serdes_rst ),
    .SHIFTOUT4(\NLW_ppu/vga_top/tmds_transmitter/oserdes1/master_oserdes_SHIFTOUT4_UNCONNECTED ),
    .T2(N1)
  );
  X_OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "DIFFERENTIAL" ),
    .SERDES_MODE ( "SLAVE" ),
    .DATA_WIDTH ( 5 ),
    .TRAIN_PATTERN ( 0 ))
  \ppu/vga_top/tmds_transmitter/oserdes1/slave_oserdes  (
    .SHIFTOUT1(\NLW_ppu/vga_top/tmds_transmitter/oserdes1/slave_oserdes_SHIFTOUT1_UNCONNECTED ),
    .D2(\ppu/vga_top/tmds_transmitter/serializer/data_out [6]),
    .D3(\ppu/vga_top/tmds_transmitter/serializer/data_out [7]),
    .CLKDIV(clk_2x),
    .TQ(\NLW_ppu/vga_top/tmds_transmitter/oserdes1/slave_oserdes_TQ_UNCONNECTED ),
    .SHIFTIN1(\ppu/vga_top/tmds_transmitter/oserdes1/cascade_di ),
    .T4(N1),
    .OCE(N0),
    .SHIFTIN4(N0),
    .SHIFTIN3(N0),
    .SHIFTOUT3(\ppu/vga_top/tmds_transmitter/oserdes1/cascade_do ),
    .OQ(\NLW_ppu/vga_top/tmds_transmitter/oserdes1/slave_oserdes_OQ_UNCONNECTED ),
    .CLK0(clk_10x),
    .T1(N1),
    .IOCE(serdes_strobe),
    .SHIFTIN2(\ppu/vga_top/tmds_transmitter/oserdes1/cascade_ti ),
    .D1(\ppu/vga_top/tmds_transmitter/serializer/data_out [5]),
    .D4(\ppu/vga_top/tmds_transmitter/serializer/data_out [8]),
    .TCE(N0),
    .T3(N1),
    .SHIFTOUT2(\NLW_ppu/vga_top/tmds_transmitter/oserdes1/slave_oserdes_SHIFTOUT2_UNCONNECTED ),
    .TRAIN(N1),
    .CLK1(N1),
    .RST(\ppu/vga_top/tmds_transmitter/serdes_rst ),
    .SHIFTOUT4(\ppu/vga_top/tmds_transmitter/oserdes1/cascade_to ),
    .T2(N1)
  );
  X_OBUFDS #(
    .CAPACITANCE ( "DONT_CARE" ),
    .SLEW ( "20" ))
  \ppu/vga_top/tmds_transmitter/oserdes1/output_buffer  (
    .I(\ppu/vga_top/tmds_transmitter/oserdes1/iob_dout ),
    .O(tmds_data1_out_p),
    .OB(tmds_data1_out_n)
  );
  X_OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "DIFFERENTIAL" ),
    .SERDES_MODE ( "MASTER" ),
    .DATA_WIDTH ( 5 ),
    .TRAIN_PATTERN ( 0 ))
  \ppu/vga_top/tmds_transmitter/oserdes2/master_oserdes  (
    .SHIFTOUT1(\ppu/vga_top/tmds_transmitter/oserdes2/cascade_di ),
    .D2(N1),
    .D3(N1),
    .CLKDIV(clk_2x),
    .TQ(\NLW_ppu/vga_top/tmds_transmitter/oserdes2/master_oserdes_TQ_UNCONNECTED ),
    .SHIFTIN1(N0),
    .T4(N1),
    .OCE(N0),
    .SHIFTIN4(\ppu/vga_top/tmds_transmitter/oserdes2/cascade_to ),
    .SHIFTIN3(\ppu/vga_top/tmds_transmitter/oserdes2/cascade_do ),
    .SHIFTOUT3(\NLW_ppu/vga_top/tmds_transmitter/oserdes2/master_oserdes_SHIFTOUT3_UNCONNECTED ),
    .OQ(\ppu/vga_top/tmds_transmitter/oserdes2/iob_dout ),
    .CLK0(clk_10x),
    .T1(N1),
    .IOCE(serdes_strobe),
    .SHIFTIN2(N0),
    .D1(\ppu/vga_top/tmds_transmitter/serializer/data_out [14]),
    .D4(N1),
    .TCE(N0),
    .T3(N1),
    .SHIFTOUT2(\ppu/vga_top/tmds_transmitter/oserdes2/cascade_ti ),
    .TRAIN(N1),
    .CLK1(N1),
    .RST(\ppu/vga_top/tmds_transmitter/serdes_rst ),
    .SHIFTOUT4(\NLW_ppu/vga_top/tmds_transmitter/oserdes2/master_oserdes_SHIFTOUT4_UNCONNECTED ),
    .T2(N1)
  );
  X_OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "DIFFERENTIAL" ),
    .SERDES_MODE ( "SLAVE" ),
    .DATA_WIDTH ( 5 ),
    .TRAIN_PATTERN ( 0 ))
  \ppu/vga_top/tmds_transmitter/oserdes2/slave_oserdes  (
    .SHIFTOUT1(\NLW_ppu/vga_top/tmds_transmitter/oserdes2/slave_oserdes_SHIFTOUT1_UNCONNECTED ),
    .D2(\ppu/vga_top/tmds_transmitter/serializer/data_out [11]),
    .D3(\ppu/vga_top/tmds_transmitter/serializer/data_out [12]),
    .CLKDIV(clk_2x),
    .TQ(\NLW_ppu/vga_top/tmds_transmitter/oserdes2/slave_oserdes_TQ_UNCONNECTED ),
    .SHIFTIN1(\ppu/vga_top/tmds_transmitter/oserdes2/cascade_di ),
    .T4(N1),
    .OCE(N0),
    .SHIFTIN4(N0),
    .SHIFTIN3(N0),
    .SHIFTOUT3(\ppu/vga_top/tmds_transmitter/oserdes2/cascade_do ),
    .OQ(\NLW_ppu/vga_top/tmds_transmitter/oserdes2/slave_oserdes_OQ_UNCONNECTED ),
    .CLK0(clk_10x),
    .T1(N1),
    .IOCE(serdes_strobe),
    .SHIFTIN2(\ppu/vga_top/tmds_transmitter/oserdes2/cascade_ti ),
    .D1(\ppu/vga_top/tmds_transmitter/serializer/data_out [10]),
    .D4(\ppu/vga_top/tmds_transmitter/serializer/data_out [13]),
    .TCE(N0),
    .T3(N1),
    .SHIFTOUT2(\NLW_ppu/vga_top/tmds_transmitter/oserdes2/slave_oserdes_SHIFTOUT2_UNCONNECTED ),
    .TRAIN(N1),
    .CLK1(N1),
    .RST(\ppu/vga_top/tmds_transmitter/serdes_rst ),
    .SHIFTOUT4(\ppu/vga_top/tmds_transmitter/oserdes2/cascade_to ),
    .T2(N1)
  );
  X_OBUFDS #(
    .CAPACITANCE ( "DONT_CARE" ),
    .SLEW ( "20" ))
  \ppu/vga_top/tmds_transmitter/oserdes2/output_buffer  (
    .I(\ppu/vga_top/tmds_transmitter/oserdes2/iob_dout ),
    .O(tmds_data2_out_p),
    .OB(tmds_data2_out_n)
  );
  X_OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "DIFFERENTIAL" ),
    .SERDES_MODE ( "MASTER" ),
    .DATA_WIDTH ( 5 ),
    .TRAIN_PATTERN ( 0 ))
  \ppu/vga_top/tmds_transmitter/oserdes_clk/master_oserdes  (
    .SHIFTOUT1(\ppu/vga_top/tmds_transmitter/oserdes_clk/cascade_di ),
    .D2(N1),
    .D3(N1),
    .CLKDIV(clk_2x),
    .TQ(\NLW_ppu/vga_top/tmds_transmitter/oserdes_clk/master_oserdes_TQ_UNCONNECTED ),
    .SHIFTIN1(N0),
    .T4(N1),
    .OCE(N0),
    .SHIFTIN4(\ppu/vga_top/tmds_transmitter/oserdes_clk/cascade_to ),
    .SHIFTIN3(\ppu/vga_top/tmds_transmitter/oserdes_clk/cascade_do ),
    .SHIFTOUT3(\NLW_ppu/vga_top/tmds_transmitter/oserdes_clk/master_oserdes_SHIFTOUT3_UNCONNECTED ),
    .OQ(\ppu/vga_top/tmds_transmitter/oserdes_clk/iob_dout ),
    .CLK0(clk_10x),
    .T1(N1),
    .IOCE(serdes_strobe),
    .SHIFTIN2(N0),
    .D1(\ppu/vga_top/tmds_transmitter/tmds_clk_2329 ),
    .D4(N1),
    .TCE(N0),
    .T3(N1),
    .SHIFTOUT2(\ppu/vga_top/tmds_transmitter/oserdes_clk/cascade_ti ),
    .TRAIN(N1),
    .CLK1(N1),
    .RST(\ppu/vga_top/tmds_transmitter/serdes_rst ),
    .SHIFTOUT4(\NLW_ppu/vga_top/tmds_transmitter/oserdes_clk/master_oserdes_SHIFTOUT4_UNCONNECTED ),
    .T2(N1)
  );
  X_OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "DIFFERENTIAL" ),
    .SERDES_MODE ( "SLAVE" ),
    .DATA_WIDTH ( 5 ),
    .TRAIN_PATTERN ( 0 ))
  \ppu/vga_top/tmds_transmitter/oserdes_clk/slave_oserdes  (
    .SHIFTOUT1(\NLW_ppu/vga_top/tmds_transmitter/oserdes_clk/slave_oserdes_SHIFTOUT1_UNCONNECTED ),
    .D2(\ppu/vga_top/tmds_transmitter/tmds_clk_2329 ),
    .D3(\ppu/vga_top/tmds_transmitter/tmds_clk_2329 ),
    .CLKDIV(clk_2x),
    .TQ(\NLW_ppu/vga_top/tmds_transmitter/oserdes_clk/slave_oserdes_TQ_UNCONNECTED ),
    .SHIFTIN1(\ppu/vga_top/tmds_transmitter/oserdes_clk/cascade_di ),
    .T4(N1),
    .OCE(N0),
    .SHIFTIN4(N0),
    .SHIFTIN3(N0),
    .SHIFTOUT3(\ppu/vga_top/tmds_transmitter/oserdes_clk/cascade_do ),
    .OQ(\NLW_ppu/vga_top/tmds_transmitter/oserdes_clk/slave_oserdes_OQ_UNCONNECTED ),
    .CLK0(clk_10x),
    .T1(N1),
    .IOCE(serdes_strobe),
    .SHIFTIN2(\ppu/vga_top/tmds_transmitter/oserdes_clk/cascade_ti ),
    .D1(\ppu/vga_top/tmds_transmitter/tmds_clk_2329 ),
    .D4(\ppu/vga_top/tmds_transmitter/tmds_clk_2329 ),
    .TCE(N0),
    .T3(N1),
    .SHIFTOUT2(\NLW_ppu/vga_top/tmds_transmitter/oserdes_clk/slave_oserdes_SHIFTOUT2_UNCONNECTED ),
    .TRAIN(N1),
    .CLK1(N1),
    .RST(\ppu/vga_top/tmds_transmitter/serdes_rst ),
    .SHIFTOUT4(\ppu/vga_top/tmds_transmitter/oserdes_clk/cascade_to ),
    .T2(N1)
  );
  X_OBUFDS #(
    .CAPACITANCE ( "DONT_CARE" ),
    .SLEW ( "20" ))
  \ppu/vga_top/tmds_transmitter/oserdes_clk/output_buffer  (
    .I(\ppu/vga_top/tmds_transmitter/oserdes_clk/iob_dout ),
    .O(tmds_clock_out_p),
    .OB(tmds_clock_out_n)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/rst_sync_reg_2  (
    .CLK(clk_2x),
    .I(\ppu/vga_top/tmds_transmitter/rst_sync_reg_1_2330 ),
    .O(\ppu/vga_top/tmds_transmitter/rst_sync_reg_2_2331 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/rst_sync_reg_1  (
    .CLK(clk_2x),
    .I(\ppu/vga_top/tmds_transmitter/rst_sync_reg_0_2332 ),
    .O(\ppu/vga_top/tmds_transmitter/rst_sync_reg_1_2330 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/tmds_clk  (
    .CLK(clk_2x),
    .RST(\ppu/vga_top/tmds_transmitter/serdes_rst ),
    .I(\ppu/vga_top/tmds_transmitter/tmds_clk_INV_106_o ),
    .O(\ppu/vga_top/tmds_transmitter/tmds_clk_2329 ),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/rst_sync_reg_0  (
    .CLK(clk),
    .I(sync_shift_reg[7]),
    .O(\ppu/vga_top/tmds_transmitter/rst_sync_reg_0_2332 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/cnt_4  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/cnt[4]_GND_11_o_mux_50_OUT<4> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [4]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/cnt_3  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/cnt[4]_GND_11_o_mux_50_OUT<3> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [3]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/cnt_2  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/cnt[4]_GND_11_o_mux_50_OUT<2> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [2]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/cnt_1  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/cnt[4]_GND_11_o_mux_50_OUT<1> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [1]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/tmds_out_9  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg[5]_decision3_mux_55_OUT<9> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/tmds_out [9]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/tmds_out_8  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg[5]_decision3_mux_55_OUT<8> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/tmds_out [8]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/tmds_out_7  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg[5]_decision3_mux_55_OUT<7> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/tmds_out [7]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/tmds_out_6  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg[5]_decision3_mux_55_OUT<6> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/tmds_out [6]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/tmds_out_5  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg[5]_decision3_mux_55_OUT<5> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/tmds_out [5]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/tmds_out_4  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg[5]_decision3_mux_55_OUT<4> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/tmds_out [4]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/tmds_out_3  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg[5]_decision3_mux_55_OUT<3> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/tmds_out [3]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/tmds_out_2  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg[5]_decision3_mux_55_OUT<2> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/tmds_out [2]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/tmds_out_1  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg[5]_decision3_mux_55_OUT<1> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/tmds_out [1]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/tmds_out_0  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg[5]_decision3_mux_55_OUT<0> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/tmds_out [0]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_0s_3  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/PWR_13_o_s1_bit_sum[3]_sub_23_OUT<3> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_0s [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_0s_2  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/PWR_13_o_s1_bit_sum[3]_sub_23_OUT<2> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_0s [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_0s_1  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/PWR_13_o_s1_bit_sum[3]_sub_23_OUT<1> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_0s [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_1s_3  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd9_cy<0>2 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_1s [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_1s_2  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd_29 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_1s [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_1s_1  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd_19 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_1s [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/stage2_in_8  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [8]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/stage2_in [8]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/stage2_in_7  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [7]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/stage2_in [7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/stage2_in_6  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [6]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/stage2_in [6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/stage2_in_5  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [5]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/stage2_in [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/stage2_in_4  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [4]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/stage2_in [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/stage2_in_3  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [3]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/stage2_in [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/stage2_in_2  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/stage2_in [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/stage2_in_1  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/stage2_in [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/stage2_in_0  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [0]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/stage2_in [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/stage1_out_8  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/stage1 [8]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [8]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/stage1_out_7  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/stage1 [7]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/stage1_out_6  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/stage1 [6]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/stage1_out_5  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/stage1 [5]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/stage1_out_4  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/stage1 [4]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/stage1_out_3  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/stage1 [3]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/stage1_out_2  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/stage1 [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/stage1_out_1  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/stage1 [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/stage1_out_0  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg [0]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/din_num_of_1s_3  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd4_cy<0>2 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/din_num_of_1s [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/din_num_of_1s_2  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd_24 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/din_num_of_1s [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/din_num_of_1s_1  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd_14 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/din_num_of_1s [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/din_num_of_1s_0  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd_04 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/din_num_of_1s [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg_5  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg [3]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg_4  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg [2]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg_3  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg [1]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg_2  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg [0]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg_1  (
    .CLK(clk),
    .I(\ppu/vga_top/vsync_reg_2255 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg_0  (
    .CLK(clk),
    .I(\ppu/vga_top/hsync_reg_2256 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg_2  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [1]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg_1  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [0]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg_0  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/blank_in_INV_102_o ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg_7  (
    .CLK(clk),
    .I(\ppu/vga_top/blue [7]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg [7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg_6  (
    .CLK(clk),
    .I(\ppu/vga_top/blue [6]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg [6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg_5  (
    .CLK(clk),
    .I(\ppu/vga_top/blue [5]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg_4  (
    .CLK(clk),
    .I(\ppu/vga_top/blue [4]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg_3  (
    .CLK(clk),
    .I(\ppu/vga_top/blue [3]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg_2  (
    .CLK(clk),
    .I(\ppu/vga_top/blue [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg_1  (
    .CLK(clk),
    .I(\ppu/vga_top/blue [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg_0  (
    .CLK(clk),
    .I(\ppu/vga_top/blue [0]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/cnt_4  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/cnt[4]_GND_11_o_mux_50_OUT<4> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [4]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/cnt_3  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/cnt[4]_GND_11_o_mux_50_OUT<3> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [3]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/cnt_2  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/cnt[4]_GND_11_o_mux_50_OUT<2> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [2]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/cnt_1  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/cnt[4]_GND_11_o_mux_50_OUT<1> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [1]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/tmds_out_9  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/ctrl_reg[5]_decision3_mux_55_OUT<9> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/tmds_out [9]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/tmds_out_8  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/ctrl_reg[5]_decision3_mux_55_OUT<8> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/tmds_out [8]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/tmds_out_7  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/ctrl_reg[5]_decision3_mux_55_OUT<7> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/tmds_out [7]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/tmds_out_6  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/ctrl_reg[5]_decision3_mux_55_OUT<6> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/tmds_out [6]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/tmds_out_5  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/ctrl_reg[5]_decision3_mux_55_OUT<5> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/tmds_out [5]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/tmds_out_4  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/ctrl_reg[5]_decision3_mux_55_OUT<4> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/tmds_out [4]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/tmds_out_3  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/ctrl_reg[5]_decision3_mux_55_OUT<3> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/tmds_out [3]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/tmds_out_2  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/ctrl_reg[5]_decision3_mux_55_OUT<2> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/tmds_out [2]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/tmds_out_1  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/ctrl_reg[5]_decision3_mux_55_OUT<1> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/tmds_out [1]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/tmds_out_0  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/ctrl_reg[5]_decision3_mux_55_OUT<0> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/tmds_out [0]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s_3  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/PWR_13_o_s1_bit_sum[3]_sub_23_OUT<3> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s_2  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/PWR_13_o_s1_bit_sum[3]_sub_23_OUT<2> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s_1  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/PWR_13_o_s1_bit_sum[3]_sub_23_OUT<1> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s_3  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd9_cy<0>2 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s_2  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd_29 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s_1  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd_19 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/stage2_in_8  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [8]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/stage2_in [8]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/stage2_in_7  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [7]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/stage2_in [7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/stage2_in_6  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [6]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/stage2_in [6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/stage2_in_5  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [5]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/stage2_in [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/stage2_in_4  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [4]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/stage2_in [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/stage2_in_3  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [3]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/stage2_in [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/stage2_in_2  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/stage2_in [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/stage2_in_1  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/stage2_in [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/stage2_in_0  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [0]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/stage2_in [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/stage1_out_8  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/stage1 [8]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [8]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/stage1_out_7  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/stage1 [7]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/stage1_out_6  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/stage1 [6]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/stage1_out_5  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/stage1 [5]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/stage1_out_4  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/stage1 [4]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/stage1_out_3  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/stage1 [3]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/stage1_out_2  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/stage1 [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/stage1_out_1  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/stage1 [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/stage1_out_0  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg [0]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/din_num_of_1s_3  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd4_cy<0>2 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/din_num_of_1s [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/din_num_of_1s_2  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd_24 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/din_num_of_1s [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/din_num_of_1s_1  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd_14 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/din_num_of_1s [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/din_num_of_1s_0  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd_04 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/din_num_of_1s [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg_7  (
    .CLK(clk),
    .I(\ppu/vga_top/green [7]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg [7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg_6  (
    .CLK(clk),
    .I(\ppu/vga_top/green [6]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg [6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg_5  (
    .CLK(clk),
    .I(\ppu/vga_top/green [5]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg_4  (
    .CLK(clk),
    .I(\ppu/vga_top/green [4]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg_3  (
    .CLK(clk),
    .I(\ppu/vga_top/green [3]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg_2  (
    .CLK(clk),
    .I(\ppu/vga_top/green [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg_1  (
    .CLK(clk),
    .I(\ppu/vga_top/green [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg_0  (
    .CLK(clk),
    .I(\ppu/vga_top/green [0]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/cnt_4  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/cnt[4]_GND_11_o_mux_50_OUT<4> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [4]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/cnt_3  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/cnt[4]_GND_11_o_mux_50_OUT<3> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [3]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/cnt_2  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/cnt[4]_GND_11_o_mux_50_OUT<2> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [2]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/cnt_1  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/cnt[4]_GND_11_o_mux_50_OUT<1> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [1]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/tmds_out_9  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/ctrl_reg[5]_decision3_mux_55_OUT<9> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/tmds_out [9]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/tmds_out_8  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/ctrl_reg[5]_decision3_mux_55_OUT<8> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/tmds_out [8]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/tmds_out_7  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/ctrl_reg[5]_decision3_mux_55_OUT<7> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/tmds_out [7]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/tmds_out_6  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/ctrl_reg[5]_decision3_mux_55_OUT<6> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/tmds_out [6]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/tmds_out_5  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/ctrl_reg[5]_decision3_mux_55_OUT<5> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/tmds_out [5]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/tmds_out_4  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/ctrl_reg[5]_decision3_mux_55_OUT<4> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/tmds_out [4]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/tmds_out_3  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/ctrl_reg[5]_decision3_mux_55_OUT<3> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/tmds_out [3]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/tmds_out_2  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/ctrl_reg[5]_decision3_mux_55_OUT<2> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/tmds_out [2]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/tmds_out_1  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/ctrl_reg[5]_decision3_mux_55_OUT<1> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/tmds_out [1]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/tmds_out_0  (
    .CLK(clk),
    .RST(sync_shift_reg[7]),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/ctrl_reg[5]_decision3_mux_55_OUT<0> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/tmds_out [0]),
    .CE(VCC),
    .SET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s_3  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/PWR_13_o_s1_bit_sum[3]_sub_23_OUT<3> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s_2  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/PWR_13_o_s1_bit_sum[3]_sub_23_OUT<2> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s_1  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/PWR_13_o_s1_bit_sum[3]_sub_23_OUT<1> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s_3  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd9_cy<0>2 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s_2  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd_29 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s_1  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd_19 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/stage2_in_8  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [8]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/stage2_in [8]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/stage2_in_7  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [7]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/stage2_in [7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/stage2_in_6  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [6]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/stage2_in [6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/stage2_in_5  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [5]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/stage2_in [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/stage2_in_4  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [4]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/stage2_in [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/stage2_in_3  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [3]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/stage2_in [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/stage2_in_2  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/stage2_in [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/stage2_in_1  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/stage2_in [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/stage2_in_0  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [0]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/stage2_in [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/stage1_out_8  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/stage1 [8]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [8]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/stage1_out_7  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/stage1 [7]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/stage1_out_6  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/stage1 [6]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/stage1_out_5  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/stage1 [5]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/stage1_out_4  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/stage1 [4]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/stage1_out_3  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/stage1 [3]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/stage1_out_2  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/stage1 [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/stage1_out_1  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/stage1 [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/stage1_out_0  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg [0]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/din_num_of_1s_3  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd4_cy<0>2 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/din_num_of_1s [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/din_num_of_1s_2  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd_24 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/din_num_of_1s [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/din_num_of_1s_1  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd_14 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/din_num_of_1s [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/din_num_of_1s_0  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd_04 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/din_num_of_1s [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg_7  (
    .CLK(clk),
    .I(\ppu/vga_top/red [7]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg [7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg_6  (
    .CLK(clk),
    .I(\ppu/vga_top/red [6]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg [6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg_5  (
    .CLK(clk),
    .I(\ppu/vga_top/red [5]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg_4  (
    .CLK(clk),
    .I(\ppu/vga_top/red [4]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg_3  (
    .CLK(clk),
    .I(\ppu/vga_top/red [3]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg_2  (
    .CLK(clk),
    .I(\ppu/vga_top/red [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg_1  (
    .CLK(clk),
    .I(\ppu/vga_top/red [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg_0  (
    .CLK(clk),
    .I(\ppu/vga_top/red [0]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/rd_address_4  (
    .CLK(clk_2x),
    .I(\ppu/vga_top/tmds_transmitter/serializer/Result [4]),
    .SRST(\ppu/vga_top/tmds_transmitter/rst_sync_reg_2_2331 ),
    .O(\ppu/vga_top/tmds_transmitter/serializer/rd_address [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/rd_address_3  (
    .CLK(clk_2x),
    .I(\ppu/vga_top/tmds_transmitter/serializer/Result [3]),
    .SRST(\ppu/vga_top/tmds_transmitter/rst_sync_reg_2_2331 ),
    .O(\ppu/vga_top/tmds_transmitter/serializer/rd_address [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/rd_address_2  (
    .CLK(clk_2x),
    .I(\ppu/vga_top/tmds_transmitter/serializer/Result [2]),
    .SRST(\ppu/vga_top/tmds_transmitter/rst_sync_reg_2_2331 ),
    .O(\ppu/vga_top/tmds_transmitter/serializer/rd_address [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/rd_address_1  (
    .CLK(clk_2x),
    .I(\ppu/vga_top/tmds_transmitter/serializer/Result [1]),
    .SRST(\ppu/vga_top/tmds_transmitter/rst_sync_reg_2_2331 ),
    .O(\ppu/vga_top/tmds_transmitter/serializer/rd_address [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/rd_address_0  (
    .CLK(clk_2x),
    .I(\ppu/vga_top/tmds_transmitter/serializer/Result [0]),
    .SRST(\ppu/vga_top/tmds_transmitter/rst_sync_reg_2_2331 ),
    .O(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/wr_address_3  (
    .CLK(clk),
    .I(\ppu/vga_top/tmds_transmitter/serializer/Mcount_wr_address3 ),
    .O(\ppu/vga_top/tmds_transmitter/serializer/wr_address [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_RAM32M #(
    .INIT_A ( 64'h0000000000000000 ),
    .INIT_B ( 64'h0000000000000000 ),
    .INIT_C ( 64'h0000000000000000 ),
    .INIT_D ( 64'h0000000000000000 ))
  \ppu/vga_top/tmds_transmitter/serializer/ram/Mram_dpram5  (
    .WCLK(clk),
    .WE(N0),
    .DIA({\ppu/vga_top/tmds_transmitter/encoder_r/tmds_out [5], \ppu/vga_top/tmds_transmitter/encoder_g/tmds_out [9]}),
    .DIB({\ppu/vga_top/tmds_transmitter/encoder_r/tmds_out [7], \ppu/vga_top/tmds_transmitter/encoder_r/tmds_out [6]}),
    .DIC({\ppu/vga_top/tmds_transmitter/encoder_r/tmds_out [9], \ppu/vga_top/tmds_transmitter/encoder_r/tmds_out [8]}),
    .DID({N1, N1}),
    .ADDRA({N1, \ppu/vga_top/tmds_transmitter/serializer/rd_address [4], \ppu/vga_top/tmds_transmitter/serializer/rd_address [3], 
\ppu/vga_top/tmds_transmitter/serializer/rd_address [2], \ppu/vga_top/tmds_transmitter/serializer/rd_address [1]}),
    .ADDRB({N1, \ppu/vga_top/tmds_transmitter/serializer/rd_address [4], \ppu/vga_top/tmds_transmitter/serializer/rd_address [3], 
\ppu/vga_top/tmds_transmitter/serializer/rd_address [2], \ppu/vga_top/tmds_transmitter/serializer/rd_address [1]}),
    .ADDRC({N1, \ppu/vga_top/tmds_transmitter/serializer/rd_address [4], \ppu/vga_top/tmds_transmitter/serializer/rd_address [3], 
\ppu/vga_top/tmds_transmitter/serializer/rd_address [2], \ppu/vga_top/tmds_transmitter/serializer/rd_address [1]}),
    .ADDRD({N1, \ppu/vga_top/tmds_transmitter/serializer/wr_address [3], \ppu/x_rendercntr [2], \ppu/x_rendercntr [1], \ppu/x_rendercntr [0]}),
    .DOA({\ppu/vga_top/tmds_transmitter/serializer/ram_dout [25], \ppu/vga_top/tmds_transmitter/serializer/ram_dout [24]}),
    .DOB({\ppu/vga_top/tmds_transmitter/serializer/ram_dout [27], \ppu/vga_top/tmds_transmitter/serializer/ram_dout [26]}),
    .DOC({\ppu/vga_top/tmds_transmitter/serializer/ram_dout [29], \ppu/vga_top/tmds_transmitter/serializer/ram_dout [28]}),
    .DOD({\NLW_ppu/vga_top/tmds_transmitter/serializer/ram/Mram_dpram5_DOD[1]_UNCONNECTED , 
\NLW_ppu/vga_top/tmds_transmitter/serializer/ram/Mram_dpram5_DOD[0]_UNCONNECTED })
  );
  X_RAM32M #(
    .INIT_A ( 64'h0000000000000000 ),
    .INIT_B ( 64'h0000000000000000 ),
    .INIT_C ( 64'h0000000000000000 ),
    .INIT_D ( 64'h0000000000000000 ))
  \ppu/vga_top/tmds_transmitter/serializer/ram/Mram_dpram4  (
    .WCLK(clk),
    .WE(N0),
    .DIA({\ppu/vga_top/tmds_transmitter/encoder_b/tmds_out [9], \ppu/vga_top/tmds_transmitter/encoder_b/tmds_out [8]}),
    .DIB({\ppu/vga_top/tmds_transmitter/encoder_g/tmds_out [6], \ppu/vga_top/tmds_transmitter/encoder_g/tmds_out [5]}),
    .DIC({\ppu/vga_top/tmds_transmitter/encoder_g/tmds_out [8], \ppu/vga_top/tmds_transmitter/encoder_g/tmds_out [7]}),
    .DID({N1, N1}),
    .ADDRA({N1, \ppu/vga_top/tmds_transmitter/serializer/rd_address [4], \ppu/vga_top/tmds_transmitter/serializer/rd_address [3], 
\ppu/vga_top/tmds_transmitter/serializer/rd_address [2], \ppu/vga_top/tmds_transmitter/serializer/rd_address [1]}),
    .ADDRB({N1, \ppu/vga_top/tmds_transmitter/serializer/rd_address [4], \ppu/vga_top/tmds_transmitter/serializer/rd_address [3], 
\ppu/vga_top/tmds_transmitter/serializer/rd_address [2], \ppu/vga_top/tmds_transmitter/serializer/rd_address [1]}),
    .ADDRC({N1, \ppu/vga_top/tmds_transmitter/serializer/rd_address [4], \ppu/vga_top/tmds_transmitter/serializer/rd_address [3], 
\ppu/vga_top/tmds_transmitter/serializer/rd_address [2], \ppu/vga_top/tmds_transmitter/serializer/rd_address [1]}),
    .ADDRD({N1, \ppu/vga_top/tmds_transmitter/serializer/wr_address [3], \ppu/x_rendercntr [2], \ppu/x_rendercntr [1], \ppu/x_rendercntr [0]}),
    .DOA({\ppu/vga_top/tmds_transmitter/serializer/ram_dout [19], \ppu/vga_top/tmds_transmitter/serializer/ram_dout [18]}),
    .DOB({\ppu/vga_top/tmds_transmitter/serializer/ram_dout [21], \ppu/vga_top/tmds_transmitter/serializer/ram_dout [20]}),
    .DOC({\ppu/vga_top/tmds_transmitter/serializer/ram_dout [23], \ppu/vga_top/tmds_transmitter/serializer/ram_dout [22]}),
    .DOD({\NLW_ppu/vga_top/tmds_transmitter/serializer/ram/Mram_dpram4_DOD[1]_UNCONNECTED , 
\NLW_ppu/vga_top/tmds_transmitter/serializer/ram/Mram_dpram4_DOD[0]_UNCONNECTED })
  );
  X_RAM32M #(
    .INIT_A ( 64'h0000000000000000 ),
    .INIT_B ( 64'h0000000000000000 ),
    .INIT_C ( 64'h0000000000000000 ),
    .INIT_D ( 64'h0000000000000000 ))
  \ppu/vga_top/tmds_transmitter/serializer/ram/Mram_dpram3  (
    .WCLK(clk),
    .WE(N0),
    .DIA({\ppu/vga_top/tmds_transmitter/encoder_r/tmds_out [3], \ppu/vga_top/tmds_transmitter/encoder_r/tmds_out [2]}),
    .DIB({\ppu/vga_top/tmds_transmitter/encoder_b/tmds_out [5], \ppu/vga_top/tmds_transmitter/encoder_r/tmds_out [4]}),
    .DIC({\ppu/vga_top/tmds_transmitter/encoder_b/tmds_out [7], \ppu/vga_top/tmds_transmitter/encoder_b/tmds_out [6]}),
    .DID({N1, N1}),
    .ADDRA({N1, \ppu/vga_top/tmds_transmitter/serializer/rd_address [4], \ppu/vga_top/tmds_transmitter/serializer/rd_address [3], 
\ppu/vga_top/tmds_transmitter/serializer/rd_address [2], \ppu/vga_top/tmds_transmitter/serializer/rd_address [1]}),
    .ADDRB({N1, \ppu/vga_top/tmds_transmitter/serializer/rd_address [4], \ppu/vga_top/tmds_transmitter/serializer/rd_address [3], 
\ppu/vga_top/tmds_transmitter/serializer/rd_address [2], \ppu/vga_top/tmds_transmitter/serializer/rd_address [1]}),
    .ADDRC({N1, \ppu/vga_top/tmds_transmitter/serializer/rd_address [4], \ppu/vga_top/tmds_transmitter/serializer/rd_address [3], 
\ppu/vga_top/tmds_transmitter/serializer/rd_address [2], \ppu/vga_top/tmds_transmitter/serializer/rd_address [1]}),
    .ADDRD({N1, \ppu/vga_top/tmds_transmitter/serializer/wr_address [3], \ppu/x_rendercntr [2], \ppu/x_rendercntr [1], \ppu/x_rendercntr [0]}),
    .DOA({\ppu/vga_top/tmds_transmitter/serializer/ram_dout [13], \ppu/vga_top/tmds_transmitter/serializer/ram_dout [12]}),
    .DOB({\ppu/vga_top/tmds_transmitter/serializer/ram_dout [15], \ppu/vga_top/tmds_transmitter/serializer/ram_dout [14]}),
    .DOC({\ppu/vga_top/tmds_transmitter/serializer/ram_dout [17], \ppu/vga_top/tmds_transmitter/serializer/ram_dout [16]}),
    .DOD({\NLW_ppu/vga_top/tmds_transmitter/serializer/ram/Mram_dpram3_DOD[1]_UNCONNECTED , 
\NLW_ppu/vga_top/tmds_transmitter/serializer/ram/Mram_dpram3_DOD[0]_UNCONNECTED })
  );
  X_RAM32M #(
    .INIT_A ( 64'h0000000000000000 ),
    .INIT_B ( 64'h0000000000000000 ),
    .INIT_C ( 64'h0000000000000000 ),
    .INIT_D ( 64'h0000000000000000 ))
  \ppu/vga_top/tmds_transmitter/serializer/ram/Mram_dpram2  (
    .WCLK(clk),
    .WE(N0),
    .DIA({\ppu/vga_top/tmds_transmitter/encoder_g/tmds_out [2], \ppu/vga_top/tmds_transmitter/encoder_g/tmds_out [1]}),
    .DIB({\ppu/vga_top/tmds_transmitter/encoder_g/tmds_out [4], \ppu/vga_top/tmds_transmitter/encoder_g/tmds_out [3]}),
    .DIC({\ppu/vga_top/tmds_transmitter/encoder_r/tmds_out [1], \ppu/vga_top/tmds_transmitter/encoder_r/tmds_out [0]}),
    .DID({N1, N1}),
    .ADDRA({N1, \ppu/vga_top/tmds_transmitter/serializer/rd_address [4], \ppu/vga_top/tmds_transmitter/serializer/rd_address [3], 
\ppu/vga_top/tmds_transmitter/serializer/rd_address [2], \ppu/vga_top/tmds_transmitter/serializer/rd_address [1]}),
    .ADDRB({N1, \ppu/vga_top/tmds_transmitter/serializer/rd_address [4], \ppu/vga_top/tmds_transmitter/serializer/rd_address [3], 
\ppu/vga_top/tmds_transmitter/serializer/rd_address [2], \ppu/vga_top/tmds_transmitter/serializer/rd_address [1]}),
    .ADDRC({N1, \ppu/vga_top/tmds_transmitter/serializer/rd_address [4], \ppu/vga_top/tmds_transmitter/serializer/rd_address [3], 
\ppu/vga_top/tmds_transmitter/serializer/rd_address [2], \ppu/vga_top/tmds_transmitter/serializer/rd_address [1]}),
    .ADDRD({N1, \ppu/vga_top/tmds_transmitter/serializer/wr_address [3], \ppu/x_rendercntr [2], \ppu/x_rendercntr [1], \ppu/x_rendercntr [0]}),
    .DOA({\ppu/vga_top/tmds_transmitter/serializer/ram_dout [7], \ppu/vga_top/tmds_transmitter/serializer/ram_dout [6]}),
    .DOB({\ppu/vga_top/tmds_transmitter/serializer/ram_dout [9], \ppu/vga_top/tmds_transmitter/serializer/ram_dout [8]}),
    .DOC({\ppu/vga_top/tmds_transmitter/serializer/ram_dout [11], \ppu/vga_top/tmds_transmitter/serializer/ram_dout [10]}),
    .DOD({\NLW_ppu/vga_top/tmds_transmitter/serializer/ram/Mram_dpram2_DOD[1]_UNCONNECTED , 
\NLW_ppu/vga_top/tmds_transmitter/serializer/ram/Mram_dpram2_DOD[0]_UNCONNECTED })
  );
  X_RAM32M #(
    .INIT_A ( 64'h0000000000000000 ),
    .INIT_B ( 64'h0000000000000000 ),
    .INIT_C ( 64'h0000000000000000 ),
    .INIT_D ( 64'h0000000000000000 ))
  \ppu/vga_top/tmds_transmitter/serializer/ram/Mram_dpram1  (
    .WCLK(clk),
    .WE(N0),
    .DIA({\ppu/vga_top/tmds_transmitter/encoder_b/tmds_out [1], \ppu/vga_top/tmds_transmitter/encoder_b/tmds_out [0]}),
    .DIB({\ppu/vga_top/tmds_transmitter/encoder_b/tmds_out [3], \ppu/vga_top/tmds_transmitter/encoder_b/tmds_out [2]}),
    .DIC({\ppu/vga_top/tmds_transmitter/encoder_g/tmds_out [0], \ppu/vga_top/tmds_transmitter/encoder_b/tmds_out [4]}),
    .DID({N1, N1}),
    .ADDRA({N1, \ppu/vga_top/tmds_transmitter/serializer/rd_address [4], \ppu/vga_top/tmds_transmitter/serializer/rd_address [3], 
\ppu/vga_top/tmds_transmitter/serializer/rd_address [2], \ppu/vga_top/tmds_transmitter/serializer/rd_address [1]}),
    .ADDRB({N1, \ppu/vga_top/tmds_transmitter/serializer/rd_address [4], \ppu/vga_top/tmds_transmitter/serializer/rd_address [3], 
\ppu/vga_top/tmds_transmitter/serializer/rd_address [2], \ppu/vga_top/tmds_transmitter/serializer/rd_address [1]}),
    .ADDRC({N1, \ppu/vga_top/tmds_transmitter/serializer/rd_address [4], \ppu/vga_top/tmds_transmitter/serializer/rd_address [3], 
\ppu/vga_top/tmds_transmitter/serializer/rd_address [2], \ppu/vga_top/tmds_transmitter/serializer/rd_address [1]}),
    .ADDRD({N1, \ppu/vga_top/tmds_transmitter/serializer/wr_address [3], \ppu/x_rendercntr [2], \ppu/x_rendercntr [1], \ppu/x_rendercntr [0]}),
    .DOA({\ppu/vga_top/tmds_transmitter/serializer/ram_dout [1], \ppu/vga_top/tmds_transmitter/serializer/ram_dout [0]}),
    .DOB({\ppu/vga_top/tmds_transmitter/serializer/ram_dout [3], \ppu/vga_top/tmds_transmitter/serializer/ram_dout [2]}),
    .DOC({\ppu/vga_top/tmds_transmitter/serializer/ram_dout [5], \ppu/vga_top/tmds_transmitter/serializer/ram_dout [4]}),
    .DOD({\NLW_ppu/vga_top/tmds_transmitter/serializer/ram/Mram_dpram1_DOD[1]_UNCONNECTED , 
\NLW_ppu/vga_top/tmds_transmitter/serializer/ram/Mram_dpram1_DOD[0]_UNCONNECTED })
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/data_out_14  (
    .CLK(clk_2x),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<14> ),
    .O(\ppu/vga_top/tmds_transmitter/serializer/data_out [14]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/data_out_13  (
    .CLK(clk_2x),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<13> ),
    .O(\ppu/vga_top/tmds_transmitter/serializer/data_out [13]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/data_out_12  (
    .CLK(clk_2x),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<12> ),
    .O(\ppu/vga_top/tmds_transmitter/serializer/data_out [12]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/data_out_11  (
    .CLK(clk_2x),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<11> ),
    .O(\ppu/vga_top/tmds_transmitter/serializer/data_out [11]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/data_out_10  (
    .CLK(clk_2x),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<10> ),
    .O(\ppu/vga_top/tmds_transmitter/serializer/data_out [10]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/data_out_9  (
    .CLK(clk_2x),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<9> ),
    .O(\ppu/vga_top/tmds_transmitter/serializer/data_out [9]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/data_out_8  (
    .CLK(clk_2x),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<8> ),
    .O(\ppu/vga_top/tmds_transmitter/serializer/data_out [8]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/data_out_7  (
    .CLK(clk_2x),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<7> ),
    .O(\ppu/vga_top/tmds_transmitter/serializer/data_out [7]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/data_out_6  (
    .CLK(clk_2x),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<6> ),
    .O(\ppu/vga_top/tmds_transmitter/serializer/data_out [6]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/data_out_5  (
    .CLK(clk_2x),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<5> ),
    .O(\ppu/vga_top/tmds_transmitter/serializer/data_out [5]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/data_out_4  (
    .CLK(clk_2x),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<4> ),
    .O(\ppu/vga_top/tmds_transmitter/serializer/data_out [4]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/data_out_3  (
    .CLK(clk_2x),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<3> ),
    .O(\ppu/vga_top/tmds_transmitter/serializer/data_out [3]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/data_out_2  (
    .CLK(clk_2x),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<2> ),
    .O(\ppu/vga_top/tmds_transmitter/serializer/data_out [2]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/data_out_1  (
    .CLK(clk_2x),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<1> ),
    .O(\ppu/vga_top/tmds_transmitter/serializer/data_out [1]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/data_out_0  (
    .CLK(clk_2x),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<0> ),
    .O(\ppu/vga_top/tmds_transmitter/serializer/data_out [0]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg_29  (
    .CLK(clk_2x),
    .CE(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout [29]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [29]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg_28  (
    .CLK(clk_2x),
    .CE(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout [28]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [28]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg_27  (
    .CLK(clk_2x),
    .CE(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout [27]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [27]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg_26  (
    .CLK(clk_2x),
    .CE(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout [26]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [26]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg_25  (
    .CLK(clk_2x),
    .CE(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout [25]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [25]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg_24  (
    .CLK(clk_2x),
    .CE(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout [24]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [24]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg_23  (
    .CLK(clk_2x),
    .CE(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout [23]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [23]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg_22  (
    .CLK(clk_2x),
    .CE(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout [22]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [22]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg_21  (
    .CLK(clk_2x),
    .CE(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout [21]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [21]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg_20  (
    .CLK(clk_2x),
    .CE(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout [20]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [20]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg_19  (
    .CLK(clk_2x),
    .CE(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout [19]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [19]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg_18  (
    .CLK(clk_2x),
    .CE(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout [18]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [18]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg_17  (
    .CLK(clk_2x),
    .CE(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout [17]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [17]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg_16  (
    .CLK(clk_2x),
    .CE(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout [16]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [16]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg_15  (
    .CLK(clk_2x),
    .CE(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout [15]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [15]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg_14  (
    .CLK(clk_2x),
    .CE(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout [14]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [14]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg_13  (
    .CLK(clk_2x),
    .CE(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout [13]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [13]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg_12  (
    .CLK(clk_2x),
    .CE(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout [12]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [12]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg_11  (
    .CLK(clk_2x),
    .CE(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout [11]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [11]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg_10  (
    .CLK(clk_2x),
    .CE(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout [10]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [10]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg_9  (
    .CLK(clk_2x),
    .CE(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout [9]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [9]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg_8  (
    .CLK(clk_2x),
    .CE(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout [8]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [8]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg_7  (
    .CLK(clk_2x),
    .CE(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout [7]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [7]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg_6  (
    .CLK(clk_2x),
    .CE(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout [6]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [6]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg_5  (
    .CLK(clk_2x),
    .CE(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout [5]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [5]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg_4  (
    .CLK(clk_2x),
    .CE(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout [4]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [4]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg_3  (
    .CLK(clk_2x),
    .CE(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout [3]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [3]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg_2  (
    .CLK(clk_2x),
    .CE(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout [2]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [2]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg_1  (
    .CLK(clk_2x),
    .CE(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout [1]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [1]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg_0  (
    .CLK(clk_2x),
    .CE(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .I(\ppu/vga_top/tmds_transmitter/serializer/ram_dout [0]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [0]),
    .SET(GND),
    .RST(GND)
  );
  X_XOR2   \sprite_dma/Mcount_oam_dma_addr_lsb_xor<7>  (
    .I0(\sprite_dma/Mcount_oam_dma_addr_lsb_cy [6]),
    .I1(\sprite_dma/Mcount_oam_dma_addr_lsb_xor<7>_rt_3077 ),
    .O(\sprite_dma/Result [7])
  );
  X_XOR2   \sprite_dma/Mcount_oam_dma_addr_lsb_xor<6>  (
    .I0(\sprite_dma/Mcount_oam_dma_addr_lsb_cy [5]),
    .I1(\sprite_dma/Mcount_oam_dma_addr_lsb_cy<6>_rt_3065 ),
    .O(\sprite_dma/Result [6])
  );
  X_MUX2   \sprite_dma/Mcount_oam_dma_addr_lsb_cy<6>  (
    .IB(\sprite_dma/Mcount_oam_dma_addr_lsb_cy [5]),
    .IA(N1),
    .SEL(\sprite_dma/Mcount_oam_dma_addr_lsb_cy<6>_rt_3065 ),
    .O(\sprite_dma/Mcount_oam_dma_addr_lsb_cy [6])
  );
  X_XOR2   \sprite_dma/Mcount_oam_dma_addr_lsb_xor<5>  (
    .I0(\sprite_dma/Mcount_oam_dma_addr_lsb_cy [4]),
    .I1(\sprite_dma/Mcount_oam_dma_addr_lsb_cy<5>_rt_3066 ),
    .O(\sprite_dma/Result [5])
  );
  X_MUX2   \sprite_dma/Mcount_oam_dma_addr_lsb_cy<5>  (
    .IB(\sprite_dma/Mcount_oam_dma_addr_lsb_cy [4]),
    .IA(N1),
    .SEL(\sprite_dma/Mcount_oam_dma_addr_lsb_cy<5>_rt_3066 ),
    .O(\sprite_dma/Mcount_oam_dma_addr_lsb_cy [5])
  );
  X_XOR2   \sprite_dma/Mcount_oam_dma_addr_lsb_xor<4>  (
    .I0(\sprite_dma/Mcount_oam_dma_addr_lsb_cy [3]),
    .I1(\sprite_dma/Mcount_oam_dma_addr_lsb_cy<4>_rt_3067 ),
    .O(\sprite_dma/Result [4])
  );
  X_MUX2   \sprite_dma/Mcount_oam_dma_addr_lsb_cy<4>  (
    .IB(\sprite_dma/Mcount_oam_dma_addr_lsb_cy [3]),
    .IA(N1),
    .SEL(\sprite_dma/Mcount_oam_dma_addr_lsb_cy<4>_rt_3067 ),
    .O(\sprite_dma/Mcount_oam_dma_addr_lsb_cy [4])
  );
  X_XOR2   \sprite_dma/Mcount_oam_dma_addr_lsb_xor<3>  (
    .I0(\sprite_dma/Mcount_oam_dma_addr_lsb_cy [2]),
    .I1(\sprite_dma/Mcount_oam_dma_addr_lsb_cy<3>_rt_3068 ),
    .O(\sprite_dma/Result [3])
  );
  X_MUX2   \sprite_dma/Mcount_oam_dma_addr_lsb_cy<3>  (
    .IB(\sprite_dma/Mcount_oam_dma_addr_lsb_cy [2]),
    .IA(N1),
    .SEL(\sprite_dma/Mcount_oam_dma_addr_lsb_cy<3>_rt_3068 ),
    .O(\sprite_dma/Mcount_oam_dma_addr_lsb_cy [3])
  );
  X_XOR2   \sprite_dma/Mcount_oam_dma_addr_lsb_xor<2>  (
    .I0(\sprite_dma/Mcount_oam_dma_addr_lsb_cy [1]),
    .I1(\sprite_dma/Mcount_oam_dma_addr_lsb_cy<2>_rt_3069 ),
    .O(\sprite_dma/Result [2])
  );
  X_MUX2   \sprite_dma/Mcount_oam_dma_addr_lsb_cy<2>  (
    .IB(\sprite_dma/Mcount_oam_dma_addr_lsb_cy [1]),
    .IA(N1),
    .SEL(\sprite_dma/Mcount_oam_dma_addr_lsb_cy<2>_rt_3069 ),
    .O(\sprite_dma/Mcount_oam_dma_addr_lsb_cy [2])
  );
  X_XOR2   \sprite_dma/Mcount_oam_dma_addr_lsb_xor<1>  (
    .I0(\sprite_dma/Mcount_oam_dma_addr_lsb_cy [0]),
    .I1(\sprite_dma/Mcount_oam_dma_addr_lsb_cy<1>_rt_3070 ),
    .O(\sprite_dma/Result [1])
  );
  X_MUX2   \sprite_dma/Mcount_oam_dma_addr_lsb_cy<1>  (
    .IB(\sprite_dma/Mcount_oam_dma_addr_lsb_cy [0]),
    .IA(N1),
    .SEL(\sprite_dma/Mcount_oam_dma_addr_lsb_cy<1>_rt_3070 ),
    .O(\sprite_dma/Mcount_oam_dma_addr_lsb_cy [1])
  );
  X_XOR2   \sprite_dma/Mcount_oam_dma_addr_lsb_xor<0>  (
    .I0(N1),
    .I1(\sprite_dma/Mcount_oam_dma_addr_lsb_lut [0]),
    .O(\sprite_dma/Result [0])
  );
  X_MUX2   \sprite_dma/Mcount_oam_dma_addr_lsb_cy<0>  (
    .IB(N1),
    .IA(N0),
    .SEL(\sprite_dma/Mcount_oam_dma_addr_lsb_lut [0]),
    .O(\sprite_dma/Mcount_oam_dma_addr_lsb_cy [0])
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/oam_dma_addr_lsb_7  (
    .CLK(clk),
    .CE(\sprite_dma/oam_dma_addr_inc ),
    .I(\sprite_dma/Result [7]),
    .SRST(\sprite_dma/rst_oam_dma_addr_ld_OR_227_o ),
    .O(\sprite_dma/oam_dma_addr_lsb [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/oam_dma_addr_lsb_6  (
    .CLK(clk),
    .CE(\sprite_dma/oam_dma_addr_inc ),
    .I(\sprite_dma/Result [6]),
    .SRST(\sprite_dma/rst_oam_dma_addr_ld_OR_227_o ),
    .O(\sprite_dma/oam_dma_addr_lsb [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/oam_dma_addr_lsb_5  (
    .CLK(clk),
    .CE(\sprite_dma/oam_dma_addr_inc ),
    .I(\sprite_dma/Result [5]),
    .SRST(\sprite_dma/rst_oam_dma_addr_ld_OR_227_o ),
    .O(\sprite_dma/oam_dma_addr_lsb [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/oam_dma_addr_lsb_4  (
    .CLK(clk),
    .CE(\sprite_dma/oam_dma_addr_inc ),
    .I(\sprite_dma/Result [4]),
    .SRST(\sprite_dma/rst_oam_dma_addr_ld_OR_227_o ),
    .O(\sprite_dma/oam_dma_addr_lsb [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/oam_dma_addr_lsb_3  (
    .CLK(clk),
    .CE(\sprite_dma/oam_dma_addr_inc ),
    .I(\sprite_dma/Result [3]),
    .SRST(\sprite_dma/rst_oam_dma_addr_ld_OR_227_o ),
    .O(\sprite_dma/oam_dma_addr_lsb [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/oam_dma_addr_lsb_2  (
    .CLK(clk),
    .CE(\sprite_dma/oam_dma_addr_inc ),
    .I(\sprite_dma/Result [2]),
    .SRST(\sprite_dma/rst_oam_dma_addr_ld_OR_227_o ),
    .O(\sprite_dma/oam_dma_addr_lsb [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/oam_dma_addr_lsb_1  (
    .CLK(clk),
    .CE(\sprite_dma/oam_dma_addr_inc ),
    .I(\sprite_dma/Result [1]),
    .SRST(\sprite_dma/rst_oam_dma_addr_ld_OR_227_o ),
    .O(\sprite_dma/oam_dma_addr_lsb [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/oam_dma_addr_lsb_0  (
    .CLK(clk),
    .CE(\sprite_dma/oam_dma_addr_inc ),
    .I(\sprite_dma/Result [0]),
    .SRST(\sprite_dma/rst_oam_dma_addr_ld_OR_227_o ),
    .O(\sprite_dma/oam_dma_addr_lsb [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/oam_dma_state_FSM_FFd2  (
    .CLK(clk),
    .I(\sprite_dma/oam_dma_state_FSM_FFd2-In ),
    .SRST(sync_shift_reg[7]),
    .O(\sprite_dma/oam_dma_state_FSM_FFd2_2818 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/oam_dma_state_FSM_FFd1  (
    .CLK(clk),
    .I(\sprite_dma/address_sel [1]),
    .SRST(sync_shift_reg[7]),
    .O(\sprite_dma/oam_dma_state_FSM_FFd1_2845 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \sprite_dma/ready  (
    .CLK(clk),
    .CE(\ppu/ph1_rising_834 ),
    .I(\sprite_dma/oam_dma_state[2]_GND_19_o_equal_25_o ),
    .SSET(sync_shift_reg[7]),
    .O(\sprite_dma/ready_897 ),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/mst_mem_dout_7  (
    .CLK(clk),
    .CE(\sprite_dma/ph2_rising_oam_dma_state[2]_AND_226_o ),
    .I(\sprite_dma/oam_dma_din_reg [7]),
    .SRST(\memory_manager/rst_ph2_falling_OR_232_o ),
    .O(\sprite_dma/mst_mem_dout [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/mst_mem_dout_6  (
    .CLK(clk),
    .CE(\sprite_dma/ph2_rising_oam_dma_state[2]_AND_226_o ),
    .I(\sprite_dma/oam_dma_din_reg [6]),
    .SRST(\memory_manager/rst_ph2_falling_OR_232_o ),
    .O(\sprite_dma/mst_mem_dout [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/mst_mem_dout_5  (
    .CLK(clk),
    .CE(\sprite_dma/ph2_rising_oam_dma_state[2]_AND_226_o ),
    .I(\sprite_dma/oam_dma_din_reg [5]),
    .SRST(\memory_manager/rst_ph2_falling_OR_232_o ),
    .O(\sprite_dma/mst_mem_dout [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/mst_mem_dout_4  (
    .CLK(clk),
    .CE(\sprite_dma/ph2_rising_oam_dma_state[2]_AND_226_o ),
    .I(\sprite_dma/oam_dma_din_reg [4]),
    .SRST(\memory_manager/rst_ph2_falling_OR_232_o ),
    .O(\sprite_dma/mst_mem_dout [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/mst_mem_dout_3  (
    .CLK(clk),
    .CE(\sprite_dma/ph2_rising_oam_dma_state[2]_AND_226_o ),
    .I(\sprite_dma/oam_dma_din_reg [3]),
    .SRST(\memory_manager/rst_ph2_falling_OR_232_o ),
    .O(\sprite_dma/mst_mem_dout [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/mst_mem_dout_2  (
    .CLK(clk),
    .CE(\sprite_dma/ph2_rising_oam_dma_state[2]_AND_226_o ),
    .I(\sprite_dma/oam_dma_din_reg [2]),
    .SRST(\memory_manager/rst_ph2_falling_OR_232_o ),
    .O(\sprite_dma/mst_mem_dout [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/mst_mem_dout_1  (
    .CLK(clk),
    .CE(\sprite_dma/ph2_rising_oam_dma_state[2]_AND_226_o ),
    .I(\sprite_dma/oam_dma_din_reg [1]),
    .SRST(\memory_manager/rst_ph2_falling_OR_232_o ),
    .O(\sprite_dma/mst_mem_dout [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/mst_mem_dout_0  (
    .CLK(clk),
    .CE(\sprite_dma/ph2_rising_oam_dma_state[2]_AND_226_o ),
    .I(\sprite_dma/oam_dma_din_reg [0]),
    .SRST(\memory_manager/rst_ph2_falling_OR_232_o ),
    .O(\sprite_dma/mst_mem_dout [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \sprite_dma/mst_mem_rnw  (
    .CLK(clk),
    .CE(\ppu/ph1_rising_834 ),
    .I(\sprite_dma/oam_dma_state[2]_INV_111_o ),
    .SSET(sync_shift_reg[7]),
    .O(\sprite_dma/mst_mem_rnw_898 ),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/mst_mem_avalid  (
    .CLK(clk),
    .CE(\ppu/ph1_rising_834 ),
    .I(\sprite_dma/address_sel[1]_reduce_or_39_o ),
    .SRST(sync_shift_reg[7]),
    .O(\sprite_dma/mst_mem_avalid_899 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \sprite_dma/oam_dma_din_reg_7  (
    .CLK(clk),
    .CE(\sprite_dma/oam_dma_din_reg_ld ),
    .I(cpu_din[7]),
    .O(\sprite_dma/oam_dma_din_reg [7]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \sprite_dma/oam_dma_din_reg_6  (
    .CLK(clk),
    .CE(\sprite_dma/oam_dma_din_reg_ld ),
    .I(cpu_din[6]),
    .O(\sprite_dma/oam_dma_din_reg [6]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \sprite_dma/oam_dma_din_reg_5  (
    .CLK(clk),
    .CE(\sprite_dma/oam_dma_din_reg_ld ),
    .I(cpu_din[5]),
    .O(\sprite_dma/oam_dma_din_reg [5]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \sprite_dma/oam_dma_din_reg_4  (
    .CLK(clk),
    .CE(\sprite_dma/oam_dma_din_reg_ld ),
    .I(cpu_din[4]),
    .O(\sprite_dma/oam_dma_din_reg [4]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \sprite_dma/oam_dma_din_reg_3  (
    .CLK(clk),
    .CE(\sprite_dma/oam_dma_din_reg_ld ),
    .I(cpu_din[3]),
    .O(\sprite_dma/oam_dma_din_reg [3]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \sprite_dma/oam_dma_din_reg_2  (
    .CLK(clk),
    .CE(\sprite_dma/oam_dma_din_reg_ld ),
    .I(cpu_din[2]),
    .O(\sprite_dma/oam_dma_din_reg [2]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \sprite_dma/oam_dma_din_reg_1  (
    .CLK(clk),
    .CE(\sprite_dma/oam_dma_din_reg_ld ),
    .I(cpu_din[1]),
    .O(\sprite_dma/oam_dma_din_reg [1]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \sprite_dma/oam_dma_din_reg_0  (
    .CLK(clk),
    .CE(\sprite_dma/oam_dma_din_reg_ld ),
    .I(cpu_din[0]),
    .O(\sprite_dma/oam_dma_din_reg [0]),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/oam_dma_addr_msb_7  (
    .CLK(clk),
    .CE(\sprite_dma/oam_dma_addr_ld ),
    .I(ag6502_dout[7]),
    .SRST(sync_shift_reg[7]),
    .O(\sprite_dma/oam_dma_addr_msb [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/oam_dma_addr_msb_6  (
    .CLK(clk),
    .CE(\sprite_dma/oam_dma_addr_ld ),
    .I(ag6502_dout[6]),
    .SRST(sync_shift_reg[7]),
    .O(\sprite_dma/oam_dma_addr_msb [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/oam_dma_addr_msb_5  (
    .CLK(clk),
    .CE(\sprite_dma/oam_dma_addr_ld ),
    .I(ag6502_dout[5]),
    .SRST(sync_shift_reg[7]),
    .O(\sprite_dma/oam_dma_addr_msb [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/oam_dma_addr_msb_4  (
    .CLK(clk),
    .CE(\sprite_dma/oam_dma_addr_ld ),
    .I(ag6502_dout[4]),
    .SRST(sync_shift_reg[7]),
    .O(\sprite_dma/oam_dma_addr_msb [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/oam_dma_addr_msb_3  (
    .CLK(clk),
    .CE(\sprite_dma/oam_dma_addr_ld ),
    .I(ag6502_dout[3]),
    .SRST(sync_shift_reg[7]),
    .O(\sprite_dma/oam_dma_addr_msb [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/oam_dma_addr_msb_2  (
    .CLK(clk),
    .CE(\sprite_dma/oam_dma_addr_ld ),
    .I(ag6502_dout[2]),
    .SRST(sync_shift_reg[7]),
    .O(\sprite_dma/oam_dma_addr_msb [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/oam_dma_addr_msb_1  (
    .CLK(clk),
    .CE(\sprite_dma/oam_dma_addr_ld ),
    .I(ag6502_dout[1]),
    .SRST(sync_shift_reg[7]),
    .O(\sprite_dma/oam_dma_addr_msb [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/oam_dma_addr_msb_0  (
    .CLK(clk),
    .CE(\sprite_dma/oam_dma_addr_ld ),
    .I(ag6502_dout[0]),
    .SRST(sync_shift_reg[7]),
    .O(\sprite_dma/oam_dma_addr_msb [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/mst_mem_address_15  (
    .CLK(clk),
    .CE(\ppu/ph1_rising_834 ),
    .I(\sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<15> ),
    .SRST(sync_shift_reg[7]),
    .O(\sprite_dma/mst_mem_address [15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/mst_mem_address_14  (
    .CLK(clk),
    .CE(\ppu/ph1_rising_834 ),
    .I(\sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<14> ),
    .SRST(sync_shift_reg[7]),
    .O(\sprite_dma/mst_mem_address [14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/mst_mem_address_13  (
    .CLK(clk),
    .CE(\ppu/ph1_rising_834 ),
    .I(\sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<13> ),
    .SRST(sync_shift_reg[7]),
    .O(\sprite_dma/mst_mem_address [13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/mst_mem_address_12  (
    .CLK(clk),
    .CE(\ppu/ph1_rising_834 ),
    .I(\sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<12> ),
    .SRST(sync_shift_reg[7]),
    .O(\sprite_dma/mst_mem_address [12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/mst_mem_address_11  (
    .CLK(clk),
    .CE(\ppu/ph1_rising_834 ),
    .I(\sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<11> ),
    .SRST(sync_shift_reg[7]),
    .O(\sprite_dma/mst_mem_address [11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/mst_mem_address_10  (
    .CLK(clk),
    .CE(\ppu/ph1_rising_834 ),
    .I(\sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<10> ),
    .SRST(sync_shift_reg[7]),
    .O(\sprite_dma/mst_mem_address [10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/mst_mem_address_9  (
    .CLK(clk),
    .CE(\ppu/ph1_rising_834 ),
    .I(\sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<9> ),
    .SRST(sync_shift_reg[7]),
    .O(\sprite_dma/mst_mem_address [9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/mst_mem_address_8  (
    .CLK(clk),
    .CE(\ppu/ph1_rising_834 ),
    .I(\sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<8> ),
    .SRST(sync_shift_reg[7]),
    .O(\sprite_dma/mst_mem_address [8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/mst_mem_address_7  (
    .CLK(clk),
    .CE(\ppu/ph1_rising_834 ),
    .I(\sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<7> ),
    .SRST(sync_shift_reg[7]),
    .O(\sprite_dma/mst_mem_address [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/mst_mem_address_6  (
    .CLK(clk),
    .CE(\ppu/ph1_rising_834 ),
    .I(\sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<6> ),
    .SRST(sync_shift_reg[7]),
    .O(\sprite_dma/mst_mem_address [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/mst_mem_address_5  (
    .CLK(clk),
    .CE(\ppu/ph1_rising_834 ),
    .I(\sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<5> ),
    .SRST(sync_shift_reg[7]),
    .O(\sprite_dma/mst_mem_address [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/mst_mem_address_4  (
    .CLK(clk),
    .CE(\ppu/ph1_rising_834 ),
    .I(\sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<4> ),
    .SRST(sync_shift_reg[7]),
    .O(\sprite_dma/mst_mem_address [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/mst_mem_address_3  (
    .CLK(clk),
    .CE(\ppu/ph1_rising_834 ),
    .I(\sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<3> ),
    .SRST(sync_shift_reg[7]),
    .O(\sprite_dma/mst_mem_address [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/mst_mem_address_2  (
    .CLK(clk),
    .CE(\ppu/ph1_rising_834 ),
    .I(\sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<2> ),
    .SRST(sync_shift_reg[7]),
    .O(\sprite_dma/mst_mem_address [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/mst_mem_address_1  (
    .CLK(clk),
    .CE(\ppu/ph1_rising_834 ),
    .I(\sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<1> ),
    .SRST(sync_shift_reg[7]),
    .O(\sprite_dma/mst_mem_address [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \sprite_dma/mst_mem_address_0  (
    .CLK(clk),
    .CE(\ppu/ph1_rising_834 ),
    .I(\sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<0> ),
    .SRST(sync_shift_reg[7]),
    .O(\sprite_dma/mst_mem_address [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  shr_rst1 (
    .ADR0(pll_locked),
    .ADR1(rstn_in_IBUF_778),
    .O(shr_rst)
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \cpu_din<7>1  (
    .ADR0(\memory_manager/cpu_data_out [7]),
    .ADR1(\ppu/slv_mem_dout [7]),
    .O(cpu_din[7])
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \cpu_din<6>1  (
    .ADR0(\memory_manager/cpu_data_out [6]),
    .ADR1(\ppu/slv_mem_dout [6]),
    .O(cpu_din[6])
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \cpu_din<5>1  (
    .ADR0(\memory_manager/cpu_data_out [5]),
    .ADR1(\ppu/slv_mem_dout [5]),
    .O(cpu_din[5])
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \cpu_din<4>1  (
    .ADR0(\memory_manager/cpu_data_out [4]),
    .ADR1(\ppu/slv_mem_dout [4]),
    .O(cpu_din[4])
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \cpu_din<3>1  (
    .ADR0(\memory_manager/cpu_data_out [3]),
    .ADR1(\ppu/slv_mem_dout [3]),
    .O(cpu_din[3])
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \cpu_din<2>1  (
    .ADR0(\memory_manager/cpu_data_out [2]),
    .ADR1(\ppu/slv_mem_dout [2]),
    .O(cpu_din[2])
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \cpu_din<1>1  (
    .ADR0(\memory_manager/cpu_data_out [1]),
    .ADR1(\ppu/slv_mem_dout [1]),
    .O(cpu_din[1])
  );
  X_LUT3 #(
    .INIT ( 8'hFE ))
  \cpu_din<0>1  (
    .ADR0(\memory_manager/cpu_data_out [0]),
    .ADR1(\ppu/slv_mem_dout [0]),
    .ADR2(\controller_top/cpu_data_out [0]),
    .O(cpu_din[0])
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \cpu_dout<7>1  (
    .ADR0(\sprite_dma/mst_mem_dout [7]),
    .ADR1(ag6502_dout[7]),
    .O(cpu_dout[7])
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \cpu_dout<6>1  (
    .ADR0(\sprite_dma/mst_mem_dout [6]),
    .ADR1(ag6502_dout[6]),
    .O(cpu_dout[6])
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \cpu_dout<5>1  (
    .ADR0(\sprite_dma/mst_mem_dout [5]),
    .ADR1(ag6502_dout[5]),
    .O(cpu_dout[5])
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \cpu_dout<4>1  (
    .ADR0(\sprite_dma/mst_mem_dout [4]),
    .ADR1(ag6502_dout[4]),
    .O(cpu_dout[4])
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \cpu_dout<3>1  (
    .ADR0(\sprite_dma/mst_mem_dout [3]),
    .ADR1(ag6502_dout[3]),
    .O(cpu_dout[3])
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \cpu_dout<2>1  (
    .ADR0(\sprite_dma/mst_mem_dout [2]),
    .ADR1(ag6502_dout[2]),
    .O(cpu_dout[2])
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \cpu_dout<1>1  (
    .ADR0(\sprite_dma/mst_mem_dout [1]),
    .ADR1(ag6502_dout[1]),
    .O(cpu_dout[1])
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \cpu_dout<0>1  (
    .ADR0(\sprite_dma/mst_mem_dout [0]),
    .ADR1(ag6502_dout[0]),
    .O(cpu_dout[0])
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  rnw1 (
    .ADR0(\sprite_dma/mst_mem_rnw_898 ),
    .ADR1(ag6502_rnw),
    .O(rnw)
  );
  X_LUT4 #(
    .INIT ( 16'h0001 ))
  \ppu/clkgen_cnt[3]_GND_5_o_equal_295_o<3>1  (
    .ADR0(\ppu/clkgen_cnt [3]),
    .ADR1(\ppu/clkgen_cnt [2]),
    .ADR2(\ppu/clkgen_cnt [1]),
    .ADR3(\ppu/clkgen_cnt [0]),
    .O(\ppu/clkgen_cnt_en_clkgen_cnt[3]_AND_95_o_norst )
  );
  X_LUT4 #(
    .INIT ( 16'h0040 ))
  \ppu/clkgen_cnt[3]_GND_5_o_equal_297_o<3>1  (
    .ADR0(\ppu/clkgen_cnt [3]),
    .ADR1(\ppu/clkgen_cnt [2]),
    .ADR2(\ppu/clkgen_cnt [1]),
    .ADR3(\ppu/clkgen_cnt [0]),
    .O(\ppu/clkgen_cnt_en_clkgen_cnt[3]_AND_97_o_norst )
  );
  X_LUT4 #(
    .INIT ( 16'h0040 ))
  \ppu/clkgen_cnt[3]_GND_5_o_equal_296_o<3>1  (
    .ADR0(\ppu/clkgen_cnt [3]),
    .ADR1(\ppu/clkgen_cnt [0]),
    .ADR2(\ppu/clkgen_cnt [2]),
    .ADR3(\ppu/clkgen_cnt [1]),
    .O(\ppu/clkgen_cnt_en_clkgen_cnt[3]_AND_96_o_norst )
  );
  X_LUT4 #(
    .INIT ( 16'h2000 ))
  \ppu/clkgen_cnt[3]_PWR_5_o_equal_288_o<3>1  (
    .ADR0(\ppu/clkgen_cnt [3]),
    .ADR1(\ppu/clkgen_cnt [2]),
    .ADR2(\ppu/clkgen_cnt [1]),
    .ADR3(\ppu/clkgen_cnt [0]),
    .O(\ppu/clkgen_cnt_en_clkgen_cnt[3]_AND_98_o_norst )
  );
  X_LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \ppu/palette_ram_access<1>1  (
    .ADR0(\ppu/fv_cntr [1]),
    .ADR1(\ppu/fv_cntr [0]),
    .ADR2(\ppu/v_sel_cntr_1087 ),
    .ADR3(\ppu/h_sel_cntr_1088 ),
    .ADR4(\ppu/vt_cntr2 [1]),
    .ADR5(\ppu/vt_cntr2 [0]),
    .O(\ppu/palette_ram_access )
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \memory_manager/rst_ph2_falling_OR_232_o1  (
    .ADR0(sync_shift_reg[7]),
    .ADR1(\ppu/ph2_falling_837 ),
    .O(\memory_manager/rst_ph2_falling_OR_232_o )
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \ppu/_n0974_inv1  (
    .ADR0(sync_shift_reg[7]),
    .ADR1(\ppu/x_rendercntr[10]_PWR_5_o_equal_101_o ),
    .O(\ppu/_n0974_inv )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \ppu/bgrender_state_bgrender_state[2]_PWR_5_o_equal_95_o1  (
    .ADR0(\ppu/bgrender_state_FSM_FFd2_1128 ),
    .ADR1(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .O(\ppu/bgrender_state[2]_PWR_5_o_equal_95_o )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \ppu/Mmux_palette_rgb_rom_address91  (
    .ADR0(\ppu/GND_5_o_background_clipping_AND_211_o_986 ),
    .ADR1(\ppu/render_mask_reg [7]),
    .O(\ppu/palette_rgb_rom_address [8])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \ppu/Mmux_palette_rgb_rom_address81  (
    .ADR0(\ppu/GND_5_o_background_clipping_AND_211_o_986 ),
    .ADR1(\ppu/render_mask_reg [6]),
    .O(\ppu/palette_rgb_rom_address [7])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \ppu/Mmux_palette_rgb_rom_address71  (
    .ADR0(\ppu/GND_5_o_background_clipping_AND_211_o_986 ),
    .ADR1(\ppu/render_mask_reg [5]),
    .O(\ppu/palette_rgb_rom_address [6])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  mux811 (
    .ADR0(\ppu/bg_msb_read_reg_1126 ),
    .ADR1(\ppu/bg_lsb_buff_reg [7]),
    .ADR2(\ppu/bg_lsb_reg [0]),
    .O(\ppu/bg_lsb_buff_reg[7]_bg_lsb_reg[7]_mux_200_OUT<0> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  mux911 (
    .ADR0(\ppu/bg_msb_read_reg_1126 ),
    .ADR1(\ppu/bg_lsb_buff_reg [0]),
    .ADR2(\ppu/bg_lsb_reg [1]),
    .O(\ppu/bg_lsb_buff_reg[7]_bg_lsb_reg[7]_mux_200_OUT<1> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  mux1211 (
    .ADR0(\ppu/bg_msb_read_reg_1126 ),
    .ADR1(\ppu/bg_lsb_buff_reg [3]),
    .ADR2(\ppu/bg_lsb_reg [4]),
    .O(\ppu/bg_lsb_buff_reg[7]_bg_lsb_reg[7]_mux_200_OUT<4> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  mux1011 (
    .ADR0(\ppu/bg_msb_read_reg_1126 ),
    .ADR1(\ppu/bg_lsb_buff_reg [1]),
    .ADR2(\ppu/bg_lsb_reg [2]),
    .O(\ppu/bg_lsb_buff_reg[7]_bg_lsb_reg[7]_mux_200_OUT<2> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  mux1111 (
    .ADR0(\ppu/bg_msb_read_reg_1126 ),
    .ADR1(\ppu/bg_lsb_buff_reg [2]),
    .ADR2(\ppu/bg_lsb_reg [3]),
    .O(\ppu/bg_lsb_buff_reg[7]_bg_lsb_reg[7]_mux_200_OUT<3> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  mux1311 (
    .ADR0(\ppu/bg_msb_read_reg_1126 ),
    .ADR1(\ppu/bg_lsb_buff_reg [4]),
    .ADR2(\ppu/bg_lsb_reg [5]),
    .O(\ppu/bg_lsb_buff_reg[7]_bg_lsb_reg[7]_mux_200_OUT<5> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  mux1411 (
    .ADR0(\ppu/bg_msb_read_reg_1126 ),
    .ADR1(\ppu/bg_lsb_buff_reg [5]),
    .ADR2(\ppu/bg_lsb_reg [6]),
    .O(\ppu/bg_lsb_buff_reg[7]_bg_lsb_reg[7]_mux_200_OUT<6> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  mux1511 (
    .ADR0(\ppu/bg_msb_read_reg_1126 ),
    .ADR1(\ppu/bg_lsb_buff_reg [6]),
    .ADR2(\ppu/bg_lsb_reg [7]),
    .O(\ppu/bg_lsb_buff_reg[7]_bg_lsb_reg[7]_mux_200_OUT<7> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_cpu_addr161 (
    .ADR0(\sprite_dma/mst_mem_avalid_899 ),
    .ADR1(ag6502_addr[9]),
    .ADR2(\sprite_dma/mst_mem_address [9]),
    .O(cpu_addr[9])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_cpu_addr151 (
    .ADR0(\sprite_dma/mst_mem_avalid_899 ),
    .ADR1(ag6502_addr[8]),
    .ADR2(\sprite_dma/mst_mem_address [8]),
    .O(cpu_addr[8])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_cpu_addr141 (
    .ADR0(\sprite_dma/mst_mem_avalid_899 ),
    .ADR1(ag6502_addr[7]),
    .ADR2(\sprite_dma/mst_mem_address [7]),
    .O(cpu_addr[7])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_cpu_addr131 (
    .ADR0(\sprite_dma/mst_mem_avalid_899 ),
    .ADR1(ag6502_addr[6]),
    .ADR2(\sprite_dma/mst_mem_address [6]),
    .O(cpu_addr[6])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_cpu_addr121 (
    .ADR0(\sprite_dma/mst_mem_avalid_899 ),
    .ADR1(ag6502_addr[5]),
    .ADR2(\sprite_dma/mst_mem_address [5]),
    .O(cpu_addr[5])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_cpu_addr111 (
    .ADR0(\sprite_dma/mst_mem_avalid_899 ),
    .ADR1(ag6502_addr[4]),
    .ADR2(\sprite_dma/mst_mem_address [4]),
    .O(cpu_addr[4])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_cpu_addr101 (
    .ADR0(\sprite_dma/mst_mem_avalid_899 ),
    .ADR1(ag6502_addr[3]),
    .ADR2(\sprite_dma/mst_mem_address [3]),
    .O(cpu_addr[3])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_cpu_addr91 (
    .ADR0(\sprite_dma/mst_mem_avalid_899 ),
    .ADR1(ag6502_addr[2]),
    .ADR2(\sprite_dma/mst_mem_address [2]),
    .O(cpu_addr[2])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_cpu_addr81 (
    .ADR0(\sprite_dma/mst_mem_avalid_899 ),
    .ADR1(ag6502_addr[1]),
    .ADR2(\sprite_dma/mst_mem_address [1]),
    .O(cpu_addr[1])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_cpu_addr71 (
    .ADR0(\sprite_dma/mst_mem_avalid_899 ),
    .ADR1(ag6502_addr[15]),
    .ADR2(\sprite_dma/mst_mem_address [15]),
    .O(cpu_addr[15])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_cpu_addr61 (
    .ADR0(\sprite_dma/mst_mem_avalid_899 ),
    .ADR1(ag6502_addr[14]),
    .ADR2(\sprite_dma/mst_mem_address [14]),
    .O(cpu_addr[14])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_cpu_addr51 (
    .ADR0(\sprite_dma/mst_mem_avalid_899 ),
    .ADR1(ag6502_addr[13]),
    .ADR2(\sprite_dma/mst_mem_address [13]),
    .O(cpu_addr[13])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_cpu_addr41 (
    .ADR0(\sprite_dma/mst_mem_avalid_899 ),
    .ADR1(ag6502_addr[12]),
    .ADR2(\sprite_dma/mst_mem_address [12]),
    .O(cpu_addr[12])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_cpu_addr31 (
    .ADR0(\sprite_dma/mst_mem_avalid_899 ),
    .ADR1(ag6502_addr[11]),
    .ADR2(\sprite_dma/mst_mem_address [11]),
    .O(cpu_addr[11])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_cpu_addr21 (
    .ADR0(\sprite_dma/mst_mem_avalid_899 ),
    .ADR1(ag6502_addr[10]),
    .ADR2(\sprite_dma/mst_mem_address [10]),
    .O(cpu_addr[10])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_cpu_addr11 (
    .ADR0(\sprite_dma/mst_mem_avalid_899 ),
    .ADR1(ag6502_addr[0]),
    .ADR2(\sprite_dma/mst_mem_address [0]),
    .O(cpu_addr[0])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \memory_manager/ppu_dout<0>1  (
    .ADR0(\ppu/ppu_addr_fetch [13]),
    .ADR1(\memory_manager/ch_rom_dout [0]),
    .ADR2(\memory_manager/name_table_ram_dout [0]),
    .O(ppu_mem_din[0])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \memory_manager/ppu_dout<1>1  (
    .ADR0(\ppu/ppu_addr_fetch [13]),
    .ADR1(\memory_manager/ch_rom_dout [1]),
    .ADR2(\memory_manager/name_table_ram_dout [1]),
    .O(ppu_mem_din[1])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \memory_manager/ppu_dout<2>1  (
    .ADR0(\ppu/ppu_addr_fetch [13]),
    .ADR1(\memory_manager/ch_rom_dout [2]),
    .ADR2(\memory_manager/name_table_ram_dout [2]),
    .O(ppu_mem_din[2])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \memory_manager/ppu_dout<3>1  (
    .ADR0(\ppu/ppu_addr_fetch [13]),
    .ADR1(\memory_manager/ch_rom_dout [3]),
    .ADR2(\memory_manager/name_table_ram_dout [3]),
    .O(ppu_mem_din[3])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \memory_manager/ppu_dout<4>1  (
    .ADR0(\ppu/ppu_addr_fetch [13]),
    .ADR1(\memory_manager/ch_rom_dout [4]),
    .ADR2(\memory_manager/name_table_ram_dout [4]),
    .O(ppu_mem_din[4])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \memory_manager/ppu_dout<5>1  (
    .ADR0(\ppu/ppu_addr_fetch [13]),
    .ADR1(\memory_manager/ch_rom_dout [5]),
    .ADR2(\memory_manager/name_table_ram_dout [5]),
    .O(ppu_mem_din[5])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \memory_manager/ppu_dout<6>1  (
    .ADR0(\ppu/ppu_addr_fetch [13]),
    .ADR1(\memory_manager/ch_rom_dout [6]),
    .ADR2(\memory_manager/name_table_ram_dout [6]),
    .O(ppu_mem_din[6])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \memory_manager/ppu_dout<7>1  (
    .ADR0(\ppu/ppu_addr_fetch [13]),
    .ADR1(\memory_manager/ch_rom_dout [7]),
    .ADR2(\memory_manager/name_table_ram_dout [7]),
    .O(ppu_mem_din[7])
  );
  X_LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  \ppu/x_rendercntr[10]_PWR_5_o_equal_101_o<10>1  (
    .ADR0(\ppu/x_rendercntr [10]),
    .ADR1(\ppu/x_rendercntr [6]),
    .ADR2(\ppu/x_rendercntr [7]),
    .ADR3(\ppu/x_rendercntr [8]),
    .ADR4(\ppu/x_rendercntr [9]),
    .ADR5(\ppu/GND_5_o_x_rendercntr[10]_LessThan_305_o1 ),
    .O(\ppu/x_rendercntr[10]_PWR_5_o_equal_101_o )
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \ppu/y_renderingcntr[8]_x_rendercntr[10]_AND_203_o11  (
    .ADR0(\ppu/y_renderingcntr [4]),
    .ADR1(\ppu/y_renderingcntr [5]),
    .ADR2(\ppu/y_renderingcntr [6]),
    .ADR3(\ppu/y_renderingcntr [7]),
    .ADR4(\ppu/y_renderingcntr [1]),
    .ADR5(\ppu/y_renderingcntr [3]),
    .O(\ppu/y_renderingcntr[8]_x_rendercntr[10]_AND_203_o1_1396 )
  );
  X_LUT4 #(
    .INIT ( 16'h0100 ))
  \ppu/y_renderingcntr[8]_GND_5_o_equal_121_o<8>1  (
    .ADR0(\ppu/y_renderingcntr [0]),
    .ADR1(\ppu/y_renderingcntr [2]),
    .ADR2(\ppu/y_renderingcntr [8]),
    .ADR3(\ppu/y_renderingcntr[8]_x_rendercntr[10]_AND_203_o1_1396 ),
    .O(\ppu/y_renderingcntr[8]_GND_5_o_equal_121_o )
  );
  X_LUT3 #(
    .INIT ( 8'hFE ))
  \ppu/PWR_5_o_x_rendercntr[10]_LessThan_239_o211  (
    .ADR0(\ppu/x_rendercntr [4]),
    .ADR1(\ppu/x_rendercntr [2]),
    .ADR2(\ppu/x_rendercntr [3]),
    .O(\ppu/PWR_5_o_x_rendercntr[10]_LessThan_239_o21 )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFF8000 ))
  \ppu/x_rendercntr[10]_y_renderingcntr[8]_OR_73_o3  (
    .ADR0(\ppu/oddframe_1098 ),
    .ADR1(\ppu/x_rendercntr [2]),
    .ADR2(\ppu/y_renderingcntr[8]_PWR_5_o_equal_191_o ),
    .ADR3(\ppu/x_rendercntr[10]_y_renderingcntr[8]_OR_73_o2 ),
    .ADR4(\ppu/x_rendercntr[10]_PWR_5_o_equal_170_o ),
    .O(\ppu/x_rendercntr[10]_y_renderingcntr[8]_OR_73_o )
  );
  X_LUT5 #(
    .INIT ( 32'h00010000 ))
  \ppu/GND_5_o_GND_5_o_equal_188_o<10>11  (
    .ADR0(\ppu/x_rendercntr [8]),
    .ADR1(\ppu/x_rendercntr [10]),
    .ADR2(\ppu/x_rendercntr [6]),
    .ADR3(\ppu/x_rendercntr [2]),
    .ADR4(\ppu/x_rendercntr[10]_y_renderingcntr[8]_OR_73_o1 ),
    .O(\ppu/GND_5_o_GND_5_o_equal_188_o<10>1 )
  );
  X_LUT5 #(
    .INIT ( 32'h40000000 ))
  \ppu/y_renderingcntr[8]_x_rendercntr[10]_AND_204_o11  (
    .ADR0(\ppu/y_renderingcntr [8]),
    .ADR1(\ppu/y_renderingcntr [0]),
    .ADR2(\ppu/y_renderingcntr [5]),
    .ADR3(\ppu/y_renderingcntr [6]),
    .ADR4(\ppu/y_renderingcntr [7]),
    .O(\ppu/y_renderingcntr[8]_x_rendercntr[10]_AND_204_o1 )
  );
  X_LUT5 #(
    .INIT ( 32'h01000000 ))
  \ppu/y_renderingcntr[8]_GND_5_o_equal_187_o<8>1  (
    .ADR0(\ppu/y_renderingcntr [1]),
    .ADR1(\ppu/y_renderingcntr [2]),
    .ADR2(\ppu/y_renderingcntr [3]),
    .ADR3(\ppu/y_renderingcntr [4]),
    .ADR4(\ppu/y_renderingcntr[8]_x_rendercntr[10]_AND_204_o1 ),
    .O(\ppu/y_renderingcntr[8]_GND_5_o_equal_187_o )
  );
  X_LUT4 #(
    .INIT ( 16'h5557 ))
  \ppu/x_rendercntr[10]_PWR_5_o_LessThan_227_o1  (
    .ADR0(\ppu/x_rendercntr [10]),
    .ADR1(\ppu/x_rendercntr [8]),
    .ADR2(\ppu/x_rendercntr [9]),
    .ADR3(\ppu/GND_5_o_x_rendercntr[10]_LessThan_331_o1_1377 ),
    .O(\ppu/x_rendercntr[10]_PWR_5_o_LessThan_227_o )
  );
  X_LUT5 #(
    .INIT ( 32'h15555555 ))
  \ppu/n01571  (
    .ADR0(\ppu/y_renderingcntr [8]),
    .ADR1(\ppu/y_renderingcntr [4]),
    .ADR2(\ppu/y_renderingcntr [5]),
    .ADR3(\ppu/y_renderingcntr [6]),
    .ADR4(\ppu/y_renderingcntr [7]),
    .O(\ppu/n0157 )
  );
  X_LUT6 #(
    .INIT ( 64'hEFFEABBA45540110 ))
  \ppu/Mmux_vt_cntr1[2]_slv_mem_din[7]_mux_245_OUT21  (
    .ADR0(\ppu/second_write_PWR_5_o_equal_39_o ),
    .ADR1(\ppu/y_renderingcntr[8]_ppu_enable_AND_73_o ),
    .ADR2(\ppu/vt_cntr1 [0]),
    .ADR3(\ppu/vt_cntr1 [1]),
    .ADR4(\ppu/vt_reg1 [1]),
    .ADR5(cpu_dout[6]),
    .O(\ppu/vt_cntr1[2]_slv_mem_din[7]_mux_245_OUT<1> )
  );
  X_LUT6 #(
    .INIT ( 64'hEFFEABBA45540110 ))
  \ppu/Mmux_ht_cntr[4]_slv_mem_din[4]_mux_232_OUT21  (
    .ADR0(\ppu/second_write_PWR_5_o_equal_39_o ),
    .ADR1(\ppu/bgrender_state[2]_x_rendercntr[10]_AND_64_o_985 ),
    .ADR2(\ppu/ht_cntr [0]),
    .ADR3(\ppu/ht_cntr [1]),
    .ADR4(\ppu/ht_reg [1]),
    .ADR5(cpu_dout[1]),
    .O(\ppu/ht_cntr[4]_slv_mem_din[4]_mux_232_OUT<1> )
  );
  X_LUT4 #(
    .INIT ( 16'h0220 ))
  \ppu/sprite_read1  (
    .ADR0(\ppu/x_rendercntr [10]),
    .ADR1(\ppu/x_rendercntr [9]),
    .ADR2(\ppu/GND_5_o_x_rendercntr[10]_LessThan_331_o1_1377 ),
    .ADR3(\ppu/x_rendercntr [8]),
    .O(\ppu/sprite_read )
  );
  X_LUT5 #(
    .INIT ( 32'h45004000 ))
  \ppu/Mmux_palette_rgb_rom_address21  (
    .ADR0(\ppu/render_mask_reg [0]),
    .ADR1(\ppu/_n0711 [1]),
    .ADR2(\ppu/ppu_enable_palette_ram_access_AND_207_o ),
    .ADR3(\ppu/GND_5_o_background_clipping_AND_211_o_986 ),
    .ADR4(\ppu/_n0712 [1]),
    .O(\ppu/palette_rgb_rom_address [1])
  );
  X_LUT5 #(
    .INIT ( 32'h45FF40FF ))
  \ppu/Mmux_palette_rgb_rom_address41  (
    .ADR0(\ppu/render_mask_reg [0]),
    .ADR1(\ppu/_n0711 [3]),
    .ADR2(\ppu/ppu_enable_palette_ram_access_AND_207_o ),
    .ADR3(\ppu/GND_5_o_background_clipping_AND_211_o_986 ),
    .ADR4(\ppu/_n0712 [3]),
    .O(\ppu/palette_rgb_rom_address [3])
  );
  X_LUT5 #(
    .INIT ( 32'h45FF40FF ))
  \ppu/Mmux_palette_rgb_rom_address31  (
    .ADR0(\ppu/render_mask_reg [0]),
    .ADR1(\ppu/_n0711 [2]),
    .ADR2(\ppu/ppu_enable_palette_ram_access_AND_207_o ),
    .ADR3(\ppu/GND_5_o_background_clipping_AND_211_o_986 ),
    .ADR4(\ppu/_n0712 [2]),
    .O(\ppu/palette_rgb_rom_address [2])
  );
  X_LUT5 #(
    .INIT ( 32'h45FF40FF ))
  \ppu/Mmux_palette_rgb_rom_address11  (
    .ADR0(\ppu/render_mask_reg [0]),
    .ADR1(\ppu/_n0711 [0]),
    .ADR2(\ppu/ppu_enable_palette_ram_access_AND_207_o ),
    .ADR3(\ppu/GND_5_o_background_clipping_AND_211_o_986 ),
    .ADR4(\ppu/_n0712 [0]),
    .O(\ppu/palette_rgb_rom_address [0])
  );
  X_LUT3 #(
    .INIT ( 8'hA8 ))
  \ppu/Mmux_palette_ram_nt_addr_mirrored<4>11  (
    .ADR0(\ppu/ht_cntr [4]),
    .ADR1(\ppu/ht_cntr [0]),
    .ADR2(\ppu/ht_cntr [1]),
    .O(\ppu/palette_ram_nt_addr_mirrored [4])
  );
  X_LUT3 #(
    .INIT ( 8'hA8 ))
  \ppu/_n0964_inv1  (
    .ADR0(\ppu/y_renderingcntr[8]_GND_5_o_equal_187_o ),
    .ADR1(\ppu/GND_5_o_GND_5_o_equal_188_o<10>1 ),
    .ADR2(\ppu/x_rendercntr[10]_GND_5_o_equal_122_o ),
    .O(\ppu/_n0964_inv )
  );
  X_LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \ppu/Mmux_attribute_sel[1]_ppu_mem_din[7]_wide_mux_82_OUT11  (
    .ADR0(\ppu/ht_cntr [1]),
    .ADR1(\ppu/vt_cntr1 [1]),
    .ADR2(ppu_mem_din[2]),
    .ADR3(ppu_mem_din[6]),
    .ADR4(ppu_mem_din[4]),
    .ADR5(ppu_mem_din[0]),
    .O(\ppu/attribute_sel[1]_ppu_mem_din[7]_wide_mux_82_OUT<0> )
  );
  X_LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \ppu/Mmux_attribute_sel[1]_ppu_mem_din[7]_wide_mux_82_OUT21  (
    .ADR0(\ppu/ht_cntr [1]),
    .ADR1(\ppu/vt_cntr1 [1]),
    .ADR2(ppu_mem_din[3]),
    .ADR3(ppu_mem_din[7]),
    .ADR4(ppu_mem_din[5]),
    .ADR5(ppu_mem_din[1]),
    .O(\ppu/attribute_sel[1]_ppu_mem_din[7]_wide_mux_82_OUT<1> )
  );
  X_LUT5 #(
    .INIT ( 32'hF6D4B290 ))
  \memory_manager/cpu_mem_dout_sel[1]_cpu_prog_rom_dout[7]_select_34_OUT<0>1  (
    .ADR0(\memory_manager/cpu_prog_rom_rd_ack_1280 ),
    .ADR1(\memory_manager/cpu_work_ram_rd_ack_1279 ),
    .ADR2(\memory_manager/cpu_data_out [0]),
    .ADR3(\memory_manager/cpu_prog_rom_dout [0]),
    .ADR4(\memory_manager/cpu_work_ram_dout [0]),
    .O(\memory_manager/cpu_mem_dout_sel[1]_cpu_prog_rom_dout[7]_select_34_OUT<0> )
  );
  X_LUT5 #(
    .INIT ( 32'hF6D4B290 ))
  \memory_manager/cpu_mem_dout_sel[1]_cpu_prog_rom_dout[7]_select_34_OUT<1>1  (
    .ADR0(\memory_manager/cpu_prog_rom_rd_ack_1280 ),
    .ADR1(\memory_manager/cpu_work_ram_rd_ack_1279 ),
    .ADR2(\memory_manager/cpu_data_out [1]),
    .ADR3(\memory_manager/cpu_prog_rom_dout [1]),
    .ADR4(\memory_manager/cpu_work_ram_dout [1]),
    .O(\memory_manager/cpu_mem_dout_sel[1]_cpu_prog_rom_dout[7]_select_34_OUT<1> )
  );
  X_LUT5 #(
    .INIT ( 32'hF6D4B290 ))
  \memory_manager/cpu_mem_dout_sel[1]_cpu_prog_rom_dout[7]_select_34_OUT<2>1  (
    .ADR0(\memory_manager/cpu_prog_rom_rd_ack_1280 ),
    .ADR1(\memory_manager/cpu_work_ram_rd_ack_1279 ),
    .ADR2(\memory_manager/cpu_data_out [2]),
    .ADR3(\memory_manager/cpu_prog_rom_dout [2]),
    .ADR4(\memory_manager/cpu_work_ram_dout [2]),
    .O(\memory_manager/cpu_mem_dout_sel[1]_cpu_prog_rom_dout[7]_select_34_OUT<2> )
  );
  X_LUT5 #(
    .INIT ( 32'hF6D4B290 ))
  \memory_manager/cpu_mem_dout_sel[1]_cpu_prog_rom_dout[7]_select_34_OUT<3>1  (
    .ADR0(\memory_manager/cpu_prog_rom_rd_ack_1280 ),
    .ADR1(\memory_manager/cpu_work_ram_rd_ack_1279 ),
    .ADR2(\memory_manager/cpu_data_out [3]),
    .ADR3(\memory_manager/cpu_prog_rom_dout [3]),
    .ADR4(\memory_manager/cpu_work_ram_dout [3]),
    .O(\memory_manager/cpu_mem_dout_sel[1]_cpu_prog_rom_dout[7]_select_34_OUT<3> )
  );
  X_LUT5 #(
    .INIT ( 32'hF6D4B290 ))
  \memory_manager/cpu_mem_dout_sel[1]_cpu_prog_rom_dout[7]_select_34_OUT<4>1  (
    .ADR0(\memory_manager/cpu_prog_rom_rd_ack_1280 ),
    .ADR1(\memory_manager/cpu_work_ram_rd_ack_1279 ),
    .ADR2(\memory_manager/cpu_data_out [4]),
    .ADR3(\memory_manager/cpu_prog_rom_dout [4]),
    .ADR4(\memory_manager/cpu_work_ram_dout [4]),
    .O(\memory_manager/cpu_mem_dout_sel[1]_cpu_prog_rom_dout[7]_select_34_OUT<4> )
  );
  X_LUT5 #(
    .INIT ( 32'hF6D4B290 ))
  \memory_manager/cpu_mem_dout_sel[1]_cpu_prog_rom_dout[7]_select_34_OUT<5>1  (
    .ADR0(\memory_manager/cpu_prog_rom_rd_ack_1280 ),
    .ADR1(\memory_manager/cpu_work_ram_rd_ack_1279 ),
    .ADR2(\memory_manager/cpu_data_out [5]),
    .ADR3(\memory_manager/cpu_prog_rom_dout [5]),
    .ADR4(\memory_manager/cpu_work_ram_dout [5]),
    .O(\memory_manager/cpu_mem_dout_sel[1]_cpu_prog_rom_dout[7]_select_34_OUT<5> )
  );
  X_LUT5 #(
    .INIT ( 32'hF6D4B290 ))
  \memory_manager/cpu_mem_dout_sel[1]_cpu_prog_rom_dout[7]_select_34_OUT<6>1  (
    .ADR0(\memory_manager/cpu_prog_rom_rd_ack_1280 ),
    .ADR1(\memory_manager/cpu_work_ram_rd_ack_1279 ),
    .ADR2(\memory_manager/cpu_data_out [6]),
    .ADR3(\memory_manager/cpu_prog_rom_dout [6]),
    .ADR4(\memory_manager/cpu_work_ram_dout [6]),
    .O(\memory_manager/cpu_mem_dout_sel[1]_cpu_prog_rom_dout[7]_select_34_OUT<6> )
  );
  X_LUT5 #(
    .INIT ( 32'hF6D4B290 ))
  \memory_manager/cpu_mem_dout_sel[1]_cpu_prog_rom_dout[7]_select_34_OUT<7>1  (
    .ADR0(\memory_manager/cpu_prog_rom_rd_ack_1280 ),
    .ADR1(\memory_manager/cpu_work_ram_rd_ack_1279 ),
    .ADR2(\memory_manager/cpu_data_out [7]),
    .ADR3(\memory_manager/cpu_prog_rom_dout [7]),
    .ADR4(\memory_manager/cpu_work_ram_dout [7]),
    .O(\memory_manager/cpu_mem_dout_sel[1]_cpu_prog_rom_dout[7]_select_34_OUT<7> )
  );
  X_LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \ppu/x_rendercntr[10]_GND_5_o_equal_122_o<10>11  (
    .ADR0(\ppu/x_rendercntr [5]),
    .ADR1(\ppu/x_rendercntr [4]),
    .ADR2(\ppu/x_rendercntr [3]),
    .ADR3(\ppu/x_rendercntr [0]),
    .ADR4(\ppu/x_rendercntr [1]),
    .ADR5(\ppu/x_rendercntr [2]),
    .O(\ppu/GND_5_o_x_rendercntr[10]_LessThan_305_o1 )
  );
  X_LUT5 #(
    .INIT ( 32'h10000000 ))
  \ppu/scrolling_wr_GND_5_o_AND_35_o1  (
    .ADR0(\ppu/second_write_1083 ),
    .ADR1(cpu_addr[1]),
    .ADR2(cpu_addr[2]),
    .ADR3(cpu_addr[0]),
    .ADR4(\ppu/ph2_falling_slv_mem_rnw_AND_20_o ),
    .O(\ppu/scrolling_wr_GND_5_o_AND_35_o )
  );
  X_LUT5 #(
    .INIT ( 32'h40000000 ))
  \ppu/second_write_PWR_5_o_equal_46_o1  (
    .ADR0(cpu_addr[1]),
    .ADR1(\ppu/second_write_1083 ),
    .ADR2(cpu_addr[2]),
    .ADR3(cpu_addr[0]),
    .ADR4(\ppu/ph2_falling_slv_mem_rnw_AND_20_o ),
    .O(\ppu/second_write_PWR_5_o_equal_46_o )
  );
  X_LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  \ppu/x_rendercntr[10]_y_renderingcntr[8]_OR_73_o11  (
    .ADR0(\ppu/x_rendercntr [0]),
    .ADR1(\ppu/x_rendercntr [4]),
    .ADR2(\ppu/x_rendercntr [9]),
    .ADR3(\ppu/x_rendercntr [5]),
    .ADR4(\ppu/x_rendercntr [1]),
    .ADR5(\ppu/x_rendercntr [7]),
    .O(\ppu/x_rendercntr[10]_y_renderingcntr[8]_OR_73_o1 )
  );
  X_LUT5 #(
    .INIT ( 32'h40000000 ))
  \ppu/y_renderingcntr[8]_x_rendercntr[10]_AND_203_o1  (
    .ADR0(\ppu/y_renderingcntr [0]),
    .ADR1(\ppu/x_rendercntr[10]_PWR_5_o_equal_101_o ),
    .ADR2(\ppu/y_renderingcntr [8]),
    .ADR3(\ppu/y_renderingcntr [2]),
    .ADR4(\ppu/y_renderingcntr[8]_x_rendercntr[10]_AND_203_o1_1396 ),
    .O(\ppu/y_renderingcntr[8]_x_rendercntr[10]_AND_203_o )
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \ppu/y_renderingcntr[8]_PWR_5_o_equal_191_o<8>1  (
    .ADR0(\ppu/y_renderingcntr [0]),
    .ADR1(\ppu/y_renderingcntr [8]),
    .ADR2(\ppu/y_renderingcntr [2]),
    .ADR3(\ppu/y_renderingcntr[8]_x_rendercntr[10]_AND_203_o1_1396 ),
    .O(\ppu/y_renderingcntr[8]_PWR_5_o_equal_191_o )
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \ppu/x_rendercntr[10]_GND_5_o_equal_122_o<10>1  (
    .ADR0(\ppu/x_rendercntr [6]),
    .ADR1(\ppu/x_rendercntr [7]),
    .ADR2(\ppu/GND_5_o_x_rendercntr[10]_LessThan_305_o1 ),
    .ADR3(\ppu/x_rendercntr [8]),
    .ADR4(\ppu/x_rendercntr [9]),
    .ADR5(\ppu/x_rendercntr [10]),
    .O(\ppu/x_rendercntr[10]_GND_5_o_equal_122_o )
  );
  X_LUT5 #(
    .INIT ( 32'h80000000 ))
  \ppu/x_rendercntr[10]_y_renderingcntr[8]_OR_73_o21  (
    .ADR0(\ppu/x_rendercntr [3]),
    .ADR1(\ppu/x_rendercntr[10]_y_renderingcntr[8]_OR_73_o1 ),
    .ADR2(\ppu/x_rendercntr [6]),
    .ADR3(\ppu/x_rendercntr [10]),
    .ADR4(\ppu/x_rendercntr [8]),
    .O(\ppu/x_rendercntr[10]_y_renderingcntr[8]_OR_73_o2 )
  );
  X_LUT4 #(
    .INIT ( 16'h0100 ))
  \ppu/_n0916_inv11  (
    .ADR0(\ppu/bgrender_state_FSM_FFd2_1128 ),
    .ADR1(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR2(\ppu/bgrender_state_FSM_FFd3_1127 ),
    .ADR3(\ppu/x_rendercntr[10]_GND_5_o_equal_122_o ),
    .O(\ppu/_n0916_inv1_1397 )
  );
  X_LUT5 #(
    .INIT ( 32'h828A8088 ))
  \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT61  (
    .ADR0(\ppu/fv_cntr [1]),
    .ADR1(\ppu/bgrender_state_FSM_FFd2_1128 ),
    .ADR2(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR3(\ppu/bgrender_state_FSM_FFd3_1127 ),
    .ADR4(\ppu/x_rendercntr[10]_y_renderingcntr[8]_AND_46_o ),
    .O(\ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<13> )
  );
  X_LUT5 #(
    .INIT ( 32'h10000000 ))
  \ppu/second_write_GND_5_o_equal_54_o1  (
    .ADR0(\ppu/second_write_1083 ),
    .ADR1(cpu_addr[0]),
    .ADR2(cpu_addr[1]),
    .ADR3(cpu_addr[2]),
    .ADR4(\ppu/ph2_falling_slv_mem_rnw_AND_20_o ),
    .O(\ppu/second_write_GND_5_o_equal_54_o )
  );
  X_LUT5 #(
    .INIT ( 32'h40000000 ))
  \ppu/second_write_PWR_5_o_equal_39_o1  (
    .ADR0(cpu_addr[0]),
    .ADR1(cpu_addr[2]),
    .ADR2(cpu_addr[1]),
    .ADR3(\ppu/second_write_1083 ),
    .ADR4(\ppu/ph2_falling_slv_mem_rnw_AND_20_o ),
    .O(\ppu/second_write_PWR_5_o_equal_39_o )
  );
  X_LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  \ppu/x_rendercntr[10]_PWR_5_o_equal_312_o<10>1  (
    .ADR0(\ppu/x_rendercntr [8]),
    .ADR1(\ppu/x_rendercntr [2]),
    .ADR2(\ppu/x_rendercntr [6]),
    .ADR3(\ppu/x_rendercntr [3]),
    .ADR4(\ppu/x_rendercntr [10]),
    .ADR5(\ppu/x_rendercntr[10]_y_renderingcntr[8]_OR_73_o1 ),
    .O(\ppu/x_rendercntr[10]_PWR_5_o_equal_312_o )
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \ppu/x_rendercntr[10]_PWR_5_o_equal_273_o<10>1  (
    .ADR0(\ppu/x_rendercntr[10]_y_renderingcntr[8]_OR_73_o1 ),
    .ADR1(\ppu/x_rendercntr [2]),
    .ADR2(\ppu/x_rendercntr [10]),
    .ADR3(\ppu/x_rendercntr [8]),
    .ADR4(\ppu/x_rendercntr [6]),
    .ADR5(\ppu/x_rendercntr [3]),
    .O(\ppu/x_rendercntr[10]_PWR_5_o_equal_273_o )
  );
  X_LUT4 #(
    .INIT ( 16'hAEAA ))
  \ppu/rst_vblank_clr_OR_7_o1  (
    .ADR0(sync_shift_reg[7]),
    .ADR1(\ppu/y_renderingcntr[8]_PWR_5_o_equal_191_o ),
    .ADR2(\ppu/x_rendercntr [3]),
    .ADR3(\ppu/GND_5_o_GND_5_o_equal_188_o<10>1 ),
    .O(\ppu/rst_vblank_clr_OR_7_o )
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \ppu/_n0944_inv1  (
    .ADR0(\ppu/x_rendercntr [1]),
    .ADR1(\ppu/bgrender_state_FSM_FFd2_1128 ),
    .ADR2(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR3(\ppu/bgrender_state_FSM_FFd3_1127 ),
    .ADR4(sync_shift_reg[7]),
    .ADR5(\ppu/x_rendercntr [2]),
    .O(\ppu/_n0944_inv )
  );
  X_LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  \ppu/_n0930_inv1  (
    .ADR0(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR1(\ppu/bgrender_state_FSM_FFd2_1128 ),
    .ADR2(sync_shift_reg[7]),
    .ADR3(\ppu/x_rendercntr [2]),
    .ADR4(\ppu/bgrender_state_FSM_FFd3_1127 ),
    .ADR5(\ppu/x_rendercntr [1]),
    .O(\ppu/_n0930_inv )
  );
  X_LUT3 #(
    .INIT ( 8'h04 ))
  \ppu/ppu_enable_palette_ram_access_AND_207_o1  (
    .ADR0(\ppu/render_mask_reg [3]),
    .ADR1(\ppu/palette_ram_access ),
    .ADR2(\ppu/render_mask_reg [4]),
    .O(\ppu/ppu_enable_palette_ram_access_AND_207_o )
  );
  X_LUT3 #(
    .INIT ( 8'hA8 ))
  \ppu/ppu_enable_palette_ram_access_AND_206_o1  (
    .ADR0(\ppu/palette_ram_access ),
    .ADR1(\ppu/render_mask_reg [3]),
    .ADR2(\ppu/render_mask_reg [4]),
    .O(\ppu/ppu_enable_palette_ram_access_AND_206_o )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF4440 ))
  \ppu/_n0999_inv1  (
    .ADR0(\ppu/bgrender_state[2]_PWR_5_o_equal_95_o ),
    .ADR1(\ppu/vram_addr_wr_vram_data_rd_OR_75_o ),
    .ADR2(\ppu/render_mask_reg [3]),
    .ADR3(\ppu/render_mask_reg [4]),
    .ADR4(\ppu/bgrender_state[2]_x_rendercntr[10]_AND_64_o_985 ),
    .ADR5(\ppu/second_write_PWR_5_o_equal_39_o ),
    .O(\ppu/_n0999_inv )
  );
  X_LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  \ppu/_n0958_inv1  (
    .ADR0(\ppu/bgrender_state_FSM_FFd3_1127 ),
    .ADR1(sync_shift_reg[7]),
    .ADR2(\ppu/x_rendercntr [2]),
    .ADR3(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR4(\ppu/bgrender_state_FSM_FFd2_1128 ),
    .ADR5(\ppu/x_rendercntr [1]),
    .O(\ppu/_n0958_inv )
  );
  X_LUT6 #(
    .INIT ( 64'hDDDF888088808880 ))
  \ppu/Mmux_palette_addr41  (
    .ADR0(\ppu/sprite_priority ),
    .ADR1(\ppu/tile_attr_reg [1]),
    .ADR2(\ppu/bg_lsb_out ),
    .ADR3(\ppu/bg_msb_out ),
    .ADR4(\ppu/sprite_fsm/sprite_attributes [1]),
    .ADR5(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel31 ),
    .O(\ppu/palette_addr [3])
  );
  X_LUT6 #(
    .INIT ( 64'hDDDF888088808880 ))
  \ppu/Mmux_palette_addr31  (
    .ADR0(\ppu/sprite_priority ),
    .ADR1(\ppu/tile_attr_reg [0]),
    .ADR2(\ppu/bg_lsb_out ),
    .ADR3(\ppu/bg_msb_out ),
    .ADR4(\ppu/sprite_fsm/sprite_attributes [0]),
    .ADR5(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel31 ),
    .O(\ppu/palette_addr [2])
  );
  X_LUT5 #(
    .INIT ( 32'h1F1F1F00 ))
  \ppu/Mmux_palette_ram_addr_mirrored<4>11  (
    .ADR0(\ppu/bg_msb_out ),
    .ADR1(\ppu/bg_lsb_out ),
    .ADR2(\ppu/sprite_priority ),
    .ADR3(\ppu/sprite_pixel [1]),
    .ADR4(\ppu/sprite_pixel [0]),
    .O(\ppu/palette_ram_addr_mirrored [4])
  );
  X_LUT5 #(
    .INIT ( 32'hFFFF8000 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/_n0072_inv1  (
    .ADR0(\ppu/x_rendercntr[10]_PWR_5_o_LessThan_227_o ),
    .ADR1(\ppu/next_pixel ),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv1 ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[1].pattern1_ld ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/_n0072_inv )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFF8000 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/_n0072_inv1  (
    .ADR0(\ppu/x_rendercntr[10]_PWR_5_o_LessThan_227_o ),
    .ADR1(\ppu/next_pixel ),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv1 ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[2].pattern1_ld ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/_n0072_inv )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFF8000 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/_n0072_inv1  (
    .ADR0(\ppu/x_rendercntr[10]_PWR_5_o_LessThan_227_o ),
    .ADR1(\ppu/next_pixel ),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv1 ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[3].pattern1_ld ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/_n0072_inv )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFF8000 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/_n0072_inv1  (
    .ADR0(\ppu/x_rendercntr[10]_PWR_5_o_LessThan_227_o ),
    .ADR1(\ppu/next_pixel ),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv1 ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[4].pattern1_ld ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/_n0072_inv )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFF8000 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/_n0072_inv1  (
    .ADR0(\ppu/x_rendercntr[10]_PWR_5_o_LessThan_227_o ),
    .ADR1(\ppu/next_pixel ),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv1 ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[5].pattern1_ld ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/_n0072_inv )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFF8000 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/_n0072_inv1  (
    .ADR0(\ppu/x_rendercntr[10]_PWR_5_o_LessThan_227_o ),
    .ADR1(\ppu/next_pixel ),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv1 ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[6].pattern1_ld ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/_n0072_inv )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFF8000 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/_n0072_inv1  (
    .ADR0(\ppu/x_rendercntr[10]_PWR_5_o_LessThan_227_o ),
    .ADR1(\ppu/next_pixel ),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv1 ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[7].pattern1_ld ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/_n0072_inv )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFF8000 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv2  (
    .ADR0(\ppu/x_rendercntr[10]_PWR_5_o_LessThan_227_o ),
    .ADR1(\ppu/next_pixel ),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv1 ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[0].pattern1_ld ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv )
  );
  X_LUT5 #(
    .INIT ( 32'h80000000 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].pattern1_ld1  (
    .ADR0(\ppu/sprite_fsm/sec_oam_addr_cnt [4]),
    .ADR1(\ppu/bg_msb_read_reg_1126 ),
    .ADR2(\ppu/sprite_fsm/sec_oam_addr_cnt [2]),
    .ADR3(\ppu/sprite_fsm/sec_oam_addr_cnt [3]),
    .ADR4(\ppu/sprite_read ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].pattern1_ld )
  );
  X_LUT5 #(
    .INIT ( 32'h80000000 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].pattern0_ld1  (
    .ADR0(\ppu/sprite_fsm/sec_oam_addr_cnt [4]),
    .ADR1(\ppu/bg_lsb_read_reg_1125 ),
    .ADR2(\ppu/sprite_fsm/sec_oam_addr_cnt [2]),
    .ADR3(\ppu/sprite_fsm/sec_oam_addr_cnt [3]),
    .ADR4(\ppu/sprite_read ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].pattern0_ld )
  );
  X_LUT5 #(
    .INIT ( 32'h40000000 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].pattern1_ld1  (
    .ADR0(\ppu/sprite_fsm/sec_oam_addr_cnt [4]),
    .ADR1(\ppu/bg_msb_read_reg_1126 ),
    .ADR2(\ppu/sprite_fsm/sec_oam_addr_cnt [2]),
    .ADR3(\ppu/sprite_fsm/sec_oam_addr_cnt [3]),
    .ADR4(\ppu/sprite_read ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].pattern1_ld )
  );
  X_LUT5 #(
    .INIT ( 32'h40000000 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].pattern0_ld1  (
    .ADR0(\ppu/sprite_fsm/sec_oam_addr_cnt [4]),
    .ADR1(\ppu/bg_lsb_read_reg_1125 ),
    .ADR2(\ppu/sprite_fsm/sec_oam_addr_cnt [2]),
    .ADR3(\ppu/sprite_fsm/sec_oam_addr_cnt [3]),
    .ADR4(\ppu/sprite_read ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].pattern0_ld )
  );
  X_LUT5 #(
    .INIT ( 32'h40000000 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].pattern1_ld1  (
    .ADR0(\ppu/sprite_fsm/sec_oam_addr_cnt [2]),
    .ADR1(\ppu/bg_msb_read_reg_1126 ),
    .ADR2(\ppu/sprite_fsm/sec_oam_addr_cnt [4]),
    .ADR3(\ppu/sprite_fsm/sec_oam_addr_cnt [3]),
    .ADR4(\ppu/sprite_read ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].pattern1_ld )
  );
  X_LUT5 #(
    .INIT ( 32'h40000000 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].pattern0_ld1  (
    .ADR0(\ppu/sprite_fsm/sec_oam_addr_cnt [2]),
    .ADR1(\ppu/bg_lsb_read_reg_1125 ),
    .ADR2(\ppu/sprite_fsm/sec_oam_addr_cnt [4]),
    .ADR3(\ppu/sprite_fsm/sec_oam_addr_cnt [3]),
    .ADR4(\ppu/sprite_read ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].pattern0_ld )
  );
  X_LUT5 #(
    .INIT ( 32'h10000000 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].pattern1_ld1  (
    .ADR0(\ppu/sprite_fsm/sec_oam_addr_cnt [4]),
    .ADR1(\ppu/sprite_fsm/sec_oam_addr_cnt [2]),
    .ADR2(\ppu/bg_msb_read_reg_1126 ),
    .ADR3(\ppu/sprite_fsm/sec_oam_addr_cnt [3]),
    .ADR4(\ppu/sprite_read ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].pattern1_ld )
  );
  X_LUT5 #(
    .INIT ( 32'h10000000 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].pattern0_ld1  (
    .ADR0(\ppu/sprite_fsm/sec_oam_addr_cnt [4]),
    .ADR1(\ppu/sprite_fsm/sec_oam_addr_cnt [2]),
    .ADR2(\ppu/bg_lsb_read_reg_1125 ),
    .ADR3(\ppu/sprite_fsm/sec_oam_addr_cnt [3]),
    .ADR4(\ppu/sprite_read ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].pattern0_ld )
  );
  X_LUT5 #(
    .INIT ( 32'h40000000 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].pattern1_ld1  (
    .ADR0(\ppu/sprite_fsm/sec_oam_addr_cnt [3]),
    .ADR1(\ppu/bg_msb_read_reg_1126 ),
    .ADR2(\ppu/sprite_fsm/sec_oam_addr_cnt [2]),
    .ADR3(\ppu/sprite_fsm/sec_oam_addr_cnt [4]),
    .ADR4(\ppu/sprite_read ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].pattern1_ld )
  );
  X_LUT5 #(
    .INIT ( 32'h10000000 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].pattern1_ld1  (
    .ADR0(\ppu/sprite_fsm/sec_oam_addr_cnt [4]),
    .ADR1(\ppu/sprite_fsm/sec_oam_addr_cnt [3]),
    .ADR2(\ppu/sprite_fsm/sec_oam_addr_cnt [2]),
    .ADR3(\ppu/bg_msb_read_reg_1126 ),
    .ADR4(\ppu/sprite_read ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].pattern1_ld )
  );
  X_LUT5 #(
    .INIT ( 32'h40000000 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].pattern0_ld1  (
    .ADR0(\ppu/sprite_fsm/sec_oam_addr_cnt [3]),
    .ADR1(\ppu/bg_lsb_read_reg_1125 ),
    .ADR2(\ppu/sprite_fsm/sec_oam_addr_cnt [2]),
    .ADR3(\ppu/sprite_fsm/sec_oam_addr_cnt [4]),
    .ADR4(\ppu/sprite_read ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].pattern0_ld )
  );
  X_LUT5 #(
    .INIT ( 32'h10000000 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].pattern0_ld1  (
    .ADR0(\ppu/sprite_fsm/sec_oam_addr_cnt [4]),
    .ADR1(\ppu/sprite_fsm/sec_oam_addr_cnt [3]),
    .ADR2(\ppu/sprite_fsm/sec_oam_addr_cnt [2]),
    .ADR3(\ppu/bg_lsb_read_reg_1125 ),
    .ADR4(\ppu/sprite_read ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].pattern0_ld )
  );
  X_LUT5 #(
    .INIT ( 32'h10000000 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].pattern1_ld1  (
    .ADR0(\ppu/sprite_fsm/sec_oam_addr_cnt [2]),
    .ADR1(\ppu/sprite_fsm/sec_oam_addr_cnt [3]),
    .ADR2(\ppu/sprite_fsm/sec_oam_addr_cnt [4]),
    .ADR3(\ppu/bg_msb_read_reg_1126 ),
    .ADR4(\ppu/sprite_read ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].pattern1_ld )
  );
  X_LUT5 #(
    .INIT ( 32'h01000000 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].pattern1_ld1  (
    .ADR0(\ppu/sprite_fsm/sec_oam_addr_cnt [4]),
    .ADR1(\ppu/sprite_fsm/sec_oam_addr_cnt [2]),
    .ADR2(\ppu/sprite_fsm/sec_oam_addr_cnt [3]),
    .ADR3(\ppu/bg_msb_read_reg_1126 ),
    .ADR4(\ppu/sprite_read ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].pattern1_ld )
  );
  X_LUT5 #(
    .INIT ( 32'h10000000 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].pattern0_ld1  (
    .ADR0(\ppu/sprite_fsm/sec_oam_addr_cnt [2]),
    .ADR1(\ppu/sprite_fsm/sec_oam_addr_cnt [3]),
    .ADR2(\ppu/sprite_fsm/sec_oam_addr_cnt [4]),
    .ADR3(\ppu/bg_lsb_read_reg_1125 ),
    .ADR4(\ppu/sprite_read ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].pattern0_ld )
  );
  X_LUT5 #(
    .INIT ( 32'h01000000 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].pattern0_ld1  (
    .ADR0(\ppu/sprite_fsm/sec_oam_addr_cnt [4]),
    .ADR1(\ppu/sprite_fsm/sec_oam_addr_cnt [2]),
    .ADR2(\ppu/sprite_fsm/sec_oam_addr_cnt [3]),
    .ADR3(\ppu/bg_lsb_read_reg_1125 ),
    .ADR4(\ppu/sprite_read ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].pattern0_ld )
  );
  X_LUT4 #(
    .INIT ( 16'h6AAA ))
  \ppu/sprite_fsm/Mcount_sec_oam_addr_cnt_xor<3>11  (
    .ADR0(\ppu/sprite_fsm/sec_oam_addr_cnt [3]),
    .ADR1(\ppu/sprite_fsm/sec_oam_addr_cnt [0]),
    .ADR2(\ppu/sprite_fsm/sec_oam_addr_cnt [1]),
    .ADR3(\ppu/sprite_fsm/sec_oam_addr_cnt [2]),
    .O(\ppu/sprite_fsm/Result<3>1 )
  );
  X_LUT4 #(
    .INIT ( 16'h7FFF ))
  \ppu/sprite_fsm/oam_state_FSM_FFd4-In41  (
    .ADR0(\ppu/sprite_fsm/sec_oam_addr_cnt [2]),
    .ADR1(\ppu/sprite_fsm/sec_oam_addr_cnt [0]),
    .ADR2(\ppu/sprite_fsm/sec_oam_addr_cnt [1]),
    .ADR3(\ppu/sprite_fsm/sec_oam_addr_cnt [3]),
    .O(\ppu/sprite_fsm/oam_state_FSM_FFd4-In4_1428 )
  );
  X_LUT4 #(
    .INIT ( 16'h6AAA ))
  \ppu/sprite_fsm/Mcount_n_cnt_xor<3>11  (
    .ADR0(\ppu/sprite_fsm/n_cnt [3]),
    .ADR1(\ppu/sprite_fsm/n_cnt [0]),
    .ADR2(\ppu/sprite_fsm/n_cnt [1]),
    .ADR3(\ppu/sprite_fsm/n_cnt [2]),
    .O(\ppu/sprite_fsm/Result [3])
  );
  X_LUT4 #(
    .INIT ( 16'h7FFF ))
  \ppu/sprite_fsm/Mcount_n_cnt_xor<4>111  (
    .ADR0(\ppu/sprite_fsm/n_cnt [2]),
    .ADR1(\ppu/sprite_fsm/n_cnt [0]),
    .ADR2(\ppu/sprite_fsm/n_cnt [1]),
    .ADR3(\ppu/sprite_fsm/n_cnt [3]),
    .O(\ppu/sprite_fsm/Mcount_n_cnt_xor<4>11 )
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \ppu/sprite_fsm/sprite_mux/out11  (
    .ADR0(\ppu/sprite_fsm/valid_sprite [1]),
    .ADR1(\ppu/sprite_fsm/sprite_mux/sprite_sel[7]_sprite_pixel_0[3]_select_17_OUT<1>23 ),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv1 ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o ),
    .O(\ppu/sprite_fsm/sprite_mux/sprite_sel [1])
  );
  X_LUT4 #(
    .INIT ( 16'h5400 ))
  \ppu/sprite_fsm/oam_state_FSM_FFd3-In31  (
    .ADR0(\ppu/sprite_fsm/pixel_cnt [0]),
    .ADR1(\ppu/render_mask_reg [3]),
    .ADR2(\ppu/render_mask_reg [4]),
    .ADR3(\ppu/next_pixel ),
    .O(\ppu/sprite_fsm/oam_state_FSM_FFd3-In3_1425 )
  );
  X_LUT6 #(
    .INIT ( 64'h80AAAA80FFAAAA80 ))
  \ppu/sprite_fsm/oam_state_FSM_FFd2-In31  (
    .ADR0(\ppu/x_rendercntr[10]_PWR_5_o_equal_273_o ),
    .ADR1(\ppu/sprite_fsm/oam_state_FSM_FFd3_2006 ),
    .ADR2(\ppu/sprite_fsm/oam_state_FSM_FFd4_2005 ),
    .ADR3(\ppu/sprite_fsm/oam_state_FSM_FFd1_2008 ),
    .ADR4(\ppu/sprite_fsm/oam_state_FSM_FFd2_2007 ),
    .ADR5(\ppu/x_rendercntr[10]_PWR_5_o_equal_170_o ),
    .O(\ppu/sprite_fsm/oam_state_FSM_FFd2-In3 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFF04404040 ))
  \ppu/sprite_fsm/sec_oam_wr1  (
    .ADR0(\ppu/sprite_fsm/oam_state_FSM_FFd1_2008 ),
    .ADR1(\ppu/sprite_fsm/oam_state_FSM_FFd3-In3_1425 ),
    .ADR2(\ppu/sprite_fsm/oam_state_FSM_FFd2_2007 ),
    .ADR3(\ppu/sprite_fsm/oam_state_FSM_FFd4_2005 ),
    .ADR4(\ppu/sprite_fsm/oam_state_FSM_FFd3_2006 ),
    .ADR5(\ppu/sprite_fsm/oam_state_FSM_FFd4-In8_1418 ),
    .O(\ppu/sprite_fsm/sec_oam_wr )
  );
  X_LUT5 #(
    .INIT ( 32'h10000000 ))
  \ppu/sprite_fsm/_n039421  (
    .ADR0(\ppu/sprite_fsm/oam_state_FSM_FFd4_2005 ),
    .ADR1(\ppu/sprite_fsm/oam_state_FSM_FFd1_2008 ),
    .ADR2(\ppu/sprite_fsm/oam_state_FSM_FFd3_2006 ),
    .ADR3(\ppu/sprite_fsm/oam_state_FSM_FFd2_2007 ),
    .ADR4(\ppu/sprite_fsm/oam_state_FSM_FFd3-In3_1425 ),
    .O(\ppu/sprite_fsm/_n03942 )
  );
  X_LUT5 #(
    .INIT ( 32'h10000000 ))
  \ppu/sprite_fsm/sprite_attribute_wr11  (
    .ADR0(\ppu/sprite_fsm/oam_state_FSM_FFd4_2005 ),
    .ADR1(\ppu/sprite_fsm/oam_state_FSM_FFd3_2006 ),
    .ADR2(\ppu/sprite_fsm/oam_state_FSM_FFd1_2008 ),
    .ADR3(\ppu/sprite_fsm/oam_state_FSM_FFd2_2007 ),
    .ADR4(\ppu/next_pixel ),
    .O(\ppu/sprite_fsm/sprite_attribute_wr1_1429 )
  );
  X_LUT5 #(
    .INIT ( 32'hFFF0EEEE ))
  \ppu/sprite_fsm/sprite_mux/sprite_sel[7]_sprite_pixel_0[3]_select_17_OUT<1>231  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg<0> ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg<7> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .ADR4(\ppu/sprite_fsm/sprite_attributes [3]),
    .O(\ppu/sprite_fsm/sprite_mux/sprite_sel[7]_sprite_pixel_0[3]_select_17_OUT<1>23 )
  );
  X_LUT5 #(
    .INIT ( 32'hFFF0EEEE ))
  \ppu/sprite_fsm/sprite_mux/sprite_sel[7]_sprite_pixel_0[3]_select_17_OUT<1>211  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<0> ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<7> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .ADR4(\ppu/sprite_fsm/sprite_attributes [3]),
    .O(\ppu/sprite_fsm/sprite_mux/sprite_sel[7]_sprite_pixel_0[3]_select_17_OUT<1>21 )
  );
  X_LUT6 #(
    .INIT ( 64'hFF7F3F1F0F070301 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_x_in[7]_pixel_cnt[7]_LessThan_28_o2  (
    .ADR0(\ppu/sprite_fsm/sprite_x_coord [0]),
    .ADR1(\ppu/sprite_fsm/sprite_x_coord [1]),
    .ADR2(\ppu/sprite_fsm/sprite_x_coord [2]),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<0> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<1> ),
    .ADR5(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<2> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_x_in[7]_pixel_cnt[7]_LessThan_28_o1 )
  );
  X_LUT6 #(
    .INIT ( 64'hB2BB22B2B2BBB2BB ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o3  (
    .ADR0(\ppu/sprite_fsm/sprite_x_coord [2]),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<2> ),
    .ADR2(\ppu/sprite_fsm/sprite_x_coord [1]),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<1> ),
    .ADR4(\ppu/sprite_fsm/sprite_x_coord [0]),
    .ADR5(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<0> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o1_1440 )
  );
  X_LUT3 #(
    .INIT ( 8'h6A ))
  \ppu/sprite_fsm/Mcount_sec_oam_addr_cnt_xor<2>11  (
    .ADR0(\ppu/sprite_fsm/sec_oam_addr_cnt [2]),
    .ADR1(\ppu/sprite_fsm/sec_oam_addr_cnt [0]),
    .ADR2(\ppu/sprite_fsm/sec_oam_addr_cnt [1]),
    .O(\ppu/sprite_fsm/Result<2>2 )
  );
  X_LUT6 #(
    .INIT ( 64'h8A28282888282828 ))
  \ppu/sprite_fsm/m_cnt_en1  (
    .ADR0(\ppu/sprite_fsm/oam_state_FSM_FFd3-In3_1425 ),
    .ADR1(\ppu/sprite_fsm/oam_state_FSM_FFd2_2007 ),
    .ADR2(\ppu/sprite_fsm/oam_state_FSM_FFd1_2008 ),
    .ADR3(\ppu/sprite_fsm/oam_state_FSM_FFd4_2005 ),
    .ADR4(\ppu/sprite_fsm/oam_state_FSM_FFd3_2006 ),
    .ADR5(\ppu/sprite_fsm/sprite_in_range ),
    .O(\ppu/sprite_fsm/m_cnt_en )
  );
  X_LUT3 #(
    .INIT ( 8'hFE ))
  \ppu/sprite_fsm/oam_state_FSM_FFd4-In121  (
    .ADR0(\ppu/sprite_fsm/oam_state_FSM_FFd3_2006 ),
    .ADR1(\ppu/sprite_fsm/oam_state_FSM_FFd2_2007 ),
    .ADR2(\ppu/sprite_fsm/oam_state_FSM_FFd1_2008 ),
    .O(\ppu/sprite_fsm/oam_state_FSM_FFd4-In12 )
  );
  X_LUT3 #(
    .INIT ( 8'h6A ))
  \ppu/sprite_fsm/Mcount_pixel_cnt_xor<2>11  (
    .ADR0(\ppu/sprite_fsm/pixel_cnt [2]),
    .ADR1(\ppu/sprite_fsm/pixel_cnt [0]),
    .ADR2(\ppu/sprite_fsm/pixel_cnt [1]),
    .O(\ppu/sprite_fsm/Result<2>1 )
  );
  X_LUT3 #(
    .INIT ( 8'h6A ))
  \ppu/sprite_fsm/Mcount_n_cnt_xor<2>11  (
    .ADR0(\ppu/sprite_fsm/n_cnt [2]),
    .ADR1(\ppu/sprite_fsm/n_cnt [0]),
    .ADR2(\ppu/sprite_fsm/n_cnt [1]),
    .O(\ppu/sprite_fsm/Result [2])
  );
  X_LUT4 #(
    .INIT ( 16'hAE04 ))
  \ppu/sprite_fsm/Mcount_n_cnt_xor<5>11  (
    .ADR0(\ppu/sprite_fsm/n_cnt [5]),
    .ADR1(\ppu/sprite_fsm/n_cnt [4]),
    .ADR2(\ppu/sprite_fsm/Mcount_n_cnt_xor<4>11 ),
    .ADR3(\ppu/sprite_fsm/oam_state_FSM_FFd1-In3_1430 ),
    .O(\ppu/sprite_fsm/Result [5])
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT21  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[0].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<0> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<2> ),
    .ADR4(ppu_mem_din[1]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<1> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT31  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[0].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<1> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<3> ),
    .ADR4(ppu_mem_din[2]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<2> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT41  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[0].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<2> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<4> ),
    .ADR4(ppu_mem_din[3]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<3> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT51  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[0].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<3> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<5> ),
    .ADR4(ppu_mem_din[4]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<4> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT61  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[0].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<4> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<6> ),
    .ADR4(ppu_mem_din[5]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<5> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT71  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[0].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<5> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<7> ),
    .ADR4(ppu_mem_din[6]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<6> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT21  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[0].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<2> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_reg<1> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<1> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT31  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[0].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<1> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<3> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_reg<2> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<2> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT41  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[0].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<2> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<4> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_reg<3> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<3> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT51  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[0].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<3> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<5> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_reg<4> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<4> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT61  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[0].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<4> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<6> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_reg<5> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<5> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT71  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[0].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<5> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_reg<6> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<6> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT21  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[1].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg<2> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_reg<1> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<1> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT31  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[1].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg<1> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg<3> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_reg<2> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<2> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT41  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[1].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg<2> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg<4> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_reg<3> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<3> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT51  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[1].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg<3> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg<5> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_reg<4> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<4> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT61  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[1].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg<4> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg<6> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_reg<5> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<5> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT71  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[1].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg<5> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_reg<6> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<6> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT21  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[1].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg<0> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg<2> ),
    .ADR4(ppu_mem_din[1]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<1> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT31  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[1].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg<1> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg<3> ),
    .ADR4(ppu_mem_din[2]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<2> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT41  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[1].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg<2> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg<4> ),
    .ADR4(ppu_mem_din[3]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<3> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT51  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[1].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg<3> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg<5> ),
    .ADR4(ppu_mem_din[4]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<4> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT61  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[1].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg<4> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg<6> ),
    .ADR4(ppu_mem_din[5]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<5> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT71  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[1].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg<5> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg<7> ),
    .ADR4(ppu_mem_din[6]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<6> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT21  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[2].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg<2> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_reg<1> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<1> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT31  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[2].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg<1> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg<3> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_reg<2> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<2> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT41  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[2].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg<2> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg<4> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_reg<3> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<3> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT51  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[2].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg<3> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg<5> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_reg<4> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<4> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT61  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[2].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg<4> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg<6> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_reg<5> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<5> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT71  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[2].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg<5> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_reg<6> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<6> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT21  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[2].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg<0> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg<2> ),
    .ADR4(ppu_mem_din[1]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<1> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT31  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[2].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg<1> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg<3> ),
    .ADR4(ppu_mem_din[2]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<2> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT41  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[2].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg<2> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg<4> ),
    .ADR4(ppu_mem_din[3]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<3> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT51  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[2].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg<3> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg<5> ),
    .ADR4(ppu_mem_din[4]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<4> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT61  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[2].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg<4> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg<6> ),
    .ADR4(ppu_mem_din[5]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<5> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT71  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[2].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg<5> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg<7> ),
    .ADR4(ppu_mem_din[6]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<6> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT21  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[3].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg<2> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_reg<1> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<1> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT31  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[3].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg<1> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg<3> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_reg<2> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<2> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT41  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[3].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg<2> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg<4> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_reg<3> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<3> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT51  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[3].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg<3> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg<5> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_reg<4> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<4> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT61  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[3].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg<4> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg<6> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_reg<5> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<5> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT71  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[3].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg<5> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_reg<6> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<6> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT21  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[3].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg<0> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg<2> ),
    .ADR4(ppu_mem_din[1]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<1> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT31  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[3].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg<1> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg<3> ),
    .ADR4(ppu_mem_din[2]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<2> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT41  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[3].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg<2> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg<4> ),
    .ADR4(ppu_mem_din[3]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<3> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT51  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[3].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg<3> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg<5> ),
    .ADR4(ppu_mem_din[4]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<4> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT61  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[3].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg<4> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg<6> ),
    .ADR4(ppu_mem_din[5]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<5> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT71  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[3].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg<5> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg<7> ),
    .ADR4(ppu_mem_din[6]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<6> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT21  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[4].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<2> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_reg<1> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<1> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT31  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[4].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<1> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<3> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_reg<2> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<2> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT41  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[4].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<2> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<4> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_reg<3> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<3> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT51  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[4].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<3> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<5> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_reg<4> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<4> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT61  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[4].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<4> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<6> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_reg<5> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<5> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT71  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[4].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<5> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_reg<6> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<6> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT21  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[4].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg<0> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg<2> ),
    .ADR4(ppu_mem_din[1]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<1> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT31  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[4].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg<1> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg<3> ),
    .ADR4(ppu_mem_din[2]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<2> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT41  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[4].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg<2> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg<4> ),
    .ADR4(ppu_mem_din[3]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<3> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT51  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[4].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg<3> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg<5> ),
    .ADR4(ppu_mem_din[4]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<4> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT61  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[4].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg<4> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg<6> ),
    .ADR4(ppu_mem_din[5]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<5> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT71  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[4].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg<5> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg<7> ),
    .ADR4(ppu_mem_din[6]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<6> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT21  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[5].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<0> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<2> ),
    .ADR4(ppu_mem_din[1]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<1> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT31  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[5].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<1> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<3> ),
    .ADR4(ppu_mem_din[2]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<2> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT41  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[5].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<2> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<4> ),
    .ADR4(ppu_mem_din[3]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<3> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT51  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[5].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<3> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<5> ),
    .ADR4(ppu_mem_din[4]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<4> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT61  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[5].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<4> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<6> ),
    .ADR4(ppu_mem_din[5]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<5> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT71  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[5].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<5> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<7> ),
    .ADR4(ppu_mem_din[6]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<6> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT21  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[5].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<2> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_reg<1> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<1> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT31  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[5].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<1> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<3> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_reg<2> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<2> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT41  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[5].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<2> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<4> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_reg<3> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<3> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT51  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[5].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<3> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<5> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_reg<4> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<4> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT61  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[5].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<4> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<6> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_reg<5> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<5> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT71  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[5].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<5> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_reg<6> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<6> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT21  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[6].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<2> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_reg<1> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<1> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT31  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[6].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<1> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<3> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_reg<2> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<2> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT41  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[6].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<2> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<4> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_reg<3> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<3> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT51  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[6].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<3> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<5> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_reg<4> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<4> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT61  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[6].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<4> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<6> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_reg<5> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<5> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT71  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[6].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<5> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_reg<6> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<6> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT21  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[6].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<0> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<2> ),
    .ADR4(ppu_mem_din[1]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<1> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT31  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[6].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<1> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<3> ),
    .ADR4(ppu_mem_din[2]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<2> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT41  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[6].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<2> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<4> ),
    .ADR4(ppu_mem_din[3]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<3> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT51  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[6].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<3> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<5> ),
    .ADR4(ppu_mem_din[4]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<4> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT61  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[6].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<4> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<6> ),
    .ADR4(ppu_mem_din[5]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<5> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT71  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[6].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<5> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<7> ),
    .ADR4(ppu_mem_din[6]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<6> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT21  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[7].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg<2> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_reg<1> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<1> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT31  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[7].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg<1> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg<3> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_reg<2> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<2> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT41  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[7].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg<2> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg<4> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_reg<3> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<3> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT51  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[7].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg<3> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg<5> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_reg<4> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<4> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT61  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[7].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg<4> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg<6> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_reg<5> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<5> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT71  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[7].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg<5> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_reg<6> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<6> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT21  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[7].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg<0> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg<2> ),
    .ADR4(ppu_mem_din[1]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<1> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT31  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[7].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg<1> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg<3> ),
    .ADR4(ppu_mem_din[2]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<2> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT41  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[7].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg<2> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg<4> ),
    .ADR4(ppu_mem_din[3]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<3> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT51  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[7].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg<3> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg<5> ),
    .ADR4(ppu_mem_din[4]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<4> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT61  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[7].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg<4> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg<6> ),
    .ADR4(ppu_mem_din[5]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<5> )
  );
  X_LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT71  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[7].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg<5> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg<7> ),
    .ADR4(ppu_mem_din[6]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<6> )
  );
  X_LUT6 #(
    .INIT ( 64'hEEEEEEEE222A2222 ))
  \ppu/sprite_fsm/pri_oam_addr<4>1  (
    .ADR0(\ppu/sprite_fsm/pri_oam_addr_cnt [4]),
    .ADR1(\ppu/sprite_fsm/oam_dout_sel ),
    .ADR2(\ppu/sprite_fsm/n_cnt [1]),
    .ADR3(\ppu/sprite_fsm/n_cnt [5]),
    .ADR4(\ppu/sprite_fsm/pri_oam_addr<3>11 ),
    .ADR5(\ppu/sprite_fsm/n_cnt [2]),
    .O(\ppu/sprite_fsm/pri_oam_addr [4])
  );
  X_LUT6 #(
    .INIT ( 64'hEEEEEEEE222A2222 ))
  \ppu/sprite_fsm/pri_oam_addr<5>1  (
    .ADR0(\ppu/sprite_fsm/pri_oam_addr_cnt [5]),
    .ADR1(\ppu/sprite_fsm/oam_dout_sel ),
    .ADR2(\ppu/sprite_fsm/n_cnt [4]),
    .ADR3(\ppu/sprite_fsm/n_cnt_max_reached_2009 ),
    .ADR4(\ppu/sprite_fsm/_n03941 ),
    .ADR5(\ppu/sprite_fsm/n_cnt [3]),
    .O(\ppu/sprite_fsm/pri_oam_addr [5])
  );
  X_LUT6 #(
    .INIT ( 64'hEEEEEEEE222A2222 ))
  \ppu/sprite_fsm/pri_oam_addr<3>1  (
    .ADR0(\ppu/sprite_fsm/pri_oam_addr_cnt [3]),
    .ADR1(\ppu/sprite_fsm/oam_dout_sel ),
    .ADR2(\ppu/sprite_fsm/n_cnt [2]),
    .ADR3(\ppu/sprite_fsm/n_cnt [5]),
    .ADR4(\ppu/sprite_fsm/pri_oam_addr<3>11 ),
    .ADR5(\ppu/sprite_fsm/n_cnt [1]),
    .O(\ppu/sprite_fsm/pri_oam_addr [3])
  );
  X_LUT6 #(
    .INIT ( 64'hEEEEEEEE222A2222 ))
  \ppu/sprite_fsm/pri_oam_addr<6>1  (
    .ADR0(\ppu/sprite_fsm/pri_oam_addr_cnt [6]),
    .ADR1(\ppu/sprite_fsm/oam_dout_sel ),
    .ADR2(\ppu/sprite_fsm/n_cnt [3]),
    .ADR3(\ppu/sprite_fsm/n_cnt_max_reached_2009 ),
    .ADR4(\ppu/sprite_fsm/_n03941 ),
    .ADR5(\ppu/sprite_fsm/n_cnt [4]),
    .O(\ppu/sprite_fsm/pri_oam_addr [6])
  );
  X_LUT6 #(
    .INIT ( 64'hEEEEEEEE222A2222 ))
  \ppu/sprite_fsm/pri_oam_addr<7>1  (
    .ADR0(\ppu/sprite_fsm/pri_oam_addr_cnt [7]),
    .ADR1(\ppu/sprite_fsm/oam_dout_sel ),
    .ADR2(\ppu/sprite_fsm/n_cnt [1]),
    .ADR3(\ppu/sprite_fsm/n_cnt [2]),
    .ADR4(\ppu/sprite_fsm/pri_oam_addr<3>11 ),
    .ADR5(\ppu/sprite_fsm/n_cnt [5]),
    .O(\ppu/sprite_fsm/pri_oam_addr [7])
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \ppu/sprite_fsm/oam_state_FSM_FFd4-In81  (
    .ADR0(\ppu/next_pixel ),
    .ADR1(\ppu/sprite_fsm/pixel_cnt [0]),
    .ADR2(\ppu/sprite_fsm/oam_state_FSM_FFd3_2006 ),
    .ADR3(\ppu/sprite_fsm/oam_state_FSM_FFd4_2005 ),
    .ADR4(\ppu/sprite_fsm/oam_state_FSM_FFd2_2007 ),
    .ADR5(\ppu/sprite_fsm/oam_state_FSM_FFd1_2008 ),
    .O(\ppu/sprite_fsm/oam_state_FSM_FFd4-In8_1418 )
  );
  X_LUT3 #(
    .INIT ( 8'h80 ))
  \ppu/sprite_fsm/oam_state_FSM_FFd3-In411  (
    .ADR0(\ppu/sprite_fsm/pixel_cnt [0]),
    .ADR1(\ppu/sprite_fsm/pixel_cnt [1]),
    .ADR2(\ppu/sprite_fsm/pixel_cnt [2]),
    .O(\ppu/sprite_fsm/oam_state_FSM_FFd3-In41 )
  );
  X_LUT3 #(
    .INIT ( 8'h01 ))
  \ppu/sprite_fsm/pri_oam_addr<3>111  (
    .ADR0(\ppu/sprite_fsm/n_cnt [4]),
    .ADR1(\ppu/sprite_fsm/n_cnt [3]),
    .ADR2(\ppu/sprite_fsm/n_cnt_max_reached_2009 ),
    .O(\ppu/sprite_fsm/pri_oam_addr<3>11 )
  );
  X_LUT3 #(
    .INIT ( 8'h01 ))
  \ppu/sprite_fsm/_n039411  (
    .ADR0(\ppu/sprite_fsm/n_cnt [1]),
    .ADR1(\ppu/sprite_fsm/n_cnt [5]),
    .ADR2(\ppu/sprite_fsm/n_cnt [2]),
    .O(\ppu/sprite_fsm/_n03941 )
  );
  X_LUT3 #(
    .INIT ( 8'h80 ))
  \ppu/sprite_fsm/sprite_range_wr1  (
    .ADR0(\ppu/sprite_fsm/sec_oam_addr_cnt [0]),
    .ADR1(\ppu/sprite_fsm/sec_oam_addr_cnt [1]),
    .ADR2(\ppu/sprite_fsm/sprite_attribute_wr1_1429 ),
    .O(\ppu/sprite_fsm/sprite_range_wr )
  );
  X_LUT3 #(
    .INIT ( 8'h40 ))
  \ppu/sprite_fsm/sprite_attribute_wr1  (
    .ADR0(\ppu/sprite_fsm/sec_oam_addr_cnt [0]),
    .ADR1(\ppu/sprite_fsm/sec_oam_addr_cnt [1]),
    .ADR2(\ppu/sprite_fsm/sprite_attribute_wr1_1429 ),
    .O(\ppu/sprite_fsm/sprite_attribute_wr )
  );
  X_LUT3 #(
    .INIT ( 8'h40 ))
  \ppu/sprite_fsm/sprite_tile_index_wr1  (
    .ADR0(\ppu/sprite_fsm/sec_oam_addr_cnt [1]),
    .ADR1(\ppu/sprite_fsm/sec_oam_addr_cnt [0]),
    .ADR2(\ppu/sprite_fsm/sprite_attribute_wr1_1429 ),
    .O(\ppu/sprite_fsm/sprite_tile_index_wr )
  );
  X_LUT3 #(
    .INIT ( 8'h04 ))
  \ppu/sprite_fsm/y_diff_reg2_wr1  (
    .ADR0(\ppu/sprite_fsm/sec_oam_addr_cnt [0]),
    .ADR1(\ppu/sprite_fsm/sprite_attribute_wr1_1429 ),
    .ADR2(\ppu/sprite_fsm/sec_oam_addr_cnt [1]),
    .O(\ppu/sprite_fsm/y_diff_reg2_wr )
  );
  X_LUT4 #(
    .INIT ( 16'hBBBF ))
  \ppu/sprite_fsm/oam_state_FSM_FFd1-In21  (
    .ADR0(\ppu/sprite_fsm/pixel_cnt [0]),
    .ADR1(\ppu/next_pixel ),
    .ADR2(\ppu/render_mask_reg [4]),
    .ADR3(\ppu/render_mask_reg [3]),
    .O(\ppu/sprite_fsm/oam_state_FSM_FFd1-In2_1431 )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/sprite_fsm/pri_oam_addr<0>1  (
    .ADR0(\ppu/sprite_fsm/oam_dout_sel ),
    .ADR1(\ppu/sprite_fsm/pri_oam_addr_cnt [0]),
    .ADR2(\ppu/sprite_fsm/m_cnt [0]),
    .O(\ppu/sprite_fsm/pri_oam_addr [0])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/sprite_fsm/pri_oam_addr<1>1  (
    .ADR0(\ppu/sprite_fsm/oam_dout_sel ),
    .ADR1(\ppu/sprite_fsm/pri_oam_addr_cnt [1]),
    .ADR2(\ppu/sprite_fsm/m_cnt [1]),
    .O(\ppu/sprite_fsm/pri_oam_addr [1])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/sprite_fsm/pri_oam_addr<2>1  (
    .ADR0(\ppu/sprite_fsm/oam_dout_sel ),
    .ADR1(\ppu/sprite_fsm/pri_oam_addr_cnt [2]),
    .ADR2(\ppu/sprite_fsm/n_cnt [0]),
    .O(\ppu/sprite_fsm/pri_oam_addr [2])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \ppu/sprite_fsm/Mcount_sec_oam_addr_cnt_xor<1>11  (
    .ADR0(\ppu/sprite_fsm/sec_oam_addr_cnt [1]),
    .ADR1(\ppu/sprite_fsm/sec_oam_addr_cnt [0]),
    .O(\ppu/sprite_fsm/Result<1>3 )
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \ppu/sprite_fsm/Mcount_pixel_cnt_xor<1>11  (
    .ADR0(\ppu/sprite_fsm/pixel_cnt [1]),
    .ADR1(\ppu/sprite_fsm/pixel_cnt [0]),
    .O(\ppu/sprite_fsm/Result<1>1 )
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \ppu/sprite_fsm/Mcount_n_cnt_xor<1>11  (
    .ADR0(\ppu/sprite_fsm/n_cnt [1]),
    .ADR1(\ppu/sprite_fsm/n_cnt [0]),
    .O(\ppu/sprite_fsm/Result [1])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \ppu/sprite_fsm/Mcount_m_cnt_xor<1>11  (
    .ADR0(\ppu/sprite_fsm/m_cnt [1]),
    .ADR1(\ppu/sprite_fsm/m_cnt [0]),
    .O(\ppu/sprite_fsm/Result<1>2 )
  );
  X_LUT4 #(
    .INIT ( 16'hAE04 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT11  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[0].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<1> ),
    .ADR2(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_reg<0> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<0> )
  );
  X_LUT4 #(
    .INIT ( 16'hEA40 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT81  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[0].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<6> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_reg<7> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<7> )
  );
  X_LUT4 #(
    .INIT ( 16'hAE04 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT11  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[1].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg<1> ),
    .ADR2(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_reg<0> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<0> )
  );
  X_LUT4 #(
    .INIT ( 16'hEA40 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT81  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[1].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg<6> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_reg<7> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<7> )
  );
  X_LUT4 #(
    .INIT ( 16'hAE04 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT11  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[2].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg<1> ),
    .ADR2(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_reg<0> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<0> )
  );
  X_LUT4 #(
    .INIT ( 16'hEA40 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT81  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[2].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg<6> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_reg<7> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<7> )
  );
  X_LUT4 #(
    .INIT ( 16'hAE04 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT11  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[3].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg<1> ),
    .ADR2(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_reg<0> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<0> )
  );
  X_LUT4 #(
    .INIT ( 16'hEA40 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT81  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[3].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg<6> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_reg<7> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<7> )
  );
  X_LUT4 #(
    .INIT ( 16'hAE04 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT11  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[4].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<1> ),
    .ADR2(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_reg<0> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<0> )
  );
  X_LUT4 #(
    .INIT ( 16'hEA40 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT81  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[4].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<6> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_reg<7> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<7> )
  );
  X_LUT4 #(
    .INIT ( 16'hAE04 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT11  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[5].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<1> ),
    .ADR2(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_reg<0> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<0> )
  );
  X_LUT4 #(
    .INIT ( 16'hEA40 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT81  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[5].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<6> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_reg<7> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<7> )
  );
  X_LUT4 #(
    .INIT ( 16'hAE04 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT11  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[6].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<1> ),
    .ADR2(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_reg<0> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<0> )
  );
  X_LUT4 #(
    .INIT ( 16'hEA40 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT81  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[6].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<6> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_reg<7> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<7> )
  );
  X_LUT4 #(
    .INIT ( 16'hAE04 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT11  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[7].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg<1> ),
    .ADR2(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_reg<0> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<0> )
  );
  X_LUT4 #(
    .INIT ( 16'hEA40 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mmux_sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT81  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[7].pattern1_ld ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg<6> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_reg<7> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg[7]_sprite_lsb_reg[7]_mux_15_OUT<7> )
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \ppu/sprite_fsm/Mxor_y_diff_reg2[3]_v_inversion_xor_65_OUT_0_xo<0>1  (
    .ADR0(\ppu/sprite_fsm/sprite_attributes [4]),
    .ADR1(\ppu/sprite_fsm/y_diff_reg2 [0]),
    .O(\ppu/sprite_fsm/y_diff_reg2[3]_v_inversion_xor_65_OUT<0> )
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \ppu/sprite_fsm/Mxor_y_diff_reg2[3]_v_inversion_xor_65_OUT_1_xo<0>1  (
    .ADR0(\ppu/sprite_fsm/sprite_attributes [4]),
    .ADR1(\ppu/sprite_fsm/y_diff_reg2 [1]),
    .O(\ppu/sprite_fsm/y_diff_reg2[3]_v_inversion_xor_65_OUT<1> )
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \ppu/sprite_fsm/Mxor_y_diff_reg2[3]_v_inversion_xor_65_OUT_2_xo<0>1  (
    .ADR0(\ppu/sprite_fsm/sprite_attributes [4]),
    .ADR1(\ppu/sprite_fsm/y_diff_reg2 [2]),
    .O(\ppu/sprite_fsm/y_diff_reg2[3]_v_inversion_xor_65_OUT<2> )
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \ppu/sprite_fsm/Mxor_y_diff_reg2[3]_v_inversion_xor_65_OUT_3_xo<0>1  (
    .ADR0(\ppu/sprite_fsm/sprite_attributes [4]),
    .ADR1(\ppu/sprite_fsm/y_diff_reg2 [3]),
    .O(\ppu/sprite_fsm/y_diff_reg2[3]_v_inversion_xor_65_OUT<3> )
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \ppu/sprite_fsm/oam_temp_reg_set1  (
    .ADR0(\ppu/x_rendercntr[10]_GND_5_o_equal_122_o ),
    .ADR1(\ppu/x_rendercntr[10]_PWR_5_o_equal_273_o ),
    .O(\ppu/sprite_fsm/oam_temp_reg_set )
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \ppu/sprite_fsm/rst_scanline_begin_OR_96_o1  (
    .ADR0(sync_shift_reg[7]),
    .ADR1(\ppu/x_rendercntr[10]_GND_5_o_equal_122_o ),
    .O(\ppu/sprite_fsm/rst_scanline_begin_OR_96_o )
  );
  X_LUT3 #(
    .INIT ( 8'h96 ))
  \ppu/sprite_fsm/Msub_scanline_cnt[3]_sec_oam_dout[3]_sub_60_OUT_xor<3>11  (
    .ADR0(\ppu/sprite_fsm/scanline_cnt [3]),
    .ADR1(\ppu/sprite_fsm/_n0364 [3]),
    .ADR2(\ppu/sprite_fsm/Msub_scanline_cnt[3]_sec_oam_dout[3]_sub_60_OUT_xor<3>12 ),
    .O(\ppu/sprite_fsm/scanline_cnt[3]_sec_oam_dout[3]_sub_60_OUT<3> )
  );
  X_LUT6 #(
    .INIT ( 64'h0008000000000000 ))
  \ppu/vga_top/GND_9_o_GND_9_o_equal_30_o<9>1  (
    .ADR0(\ppu/vga_top/h_cnt [5]),
    .ADR1(\ppu/vga_top/h_cnt [6]),
    .ADR2(\ppu/vga_top/h_cnt [8]),
    .ADR3(\ppu/vga_top/h_cnt [7]),
    .ADR4(\ppu/vga_top/h_cnt [4]),
    .ADR5(\ppu/vga_top/_n01611 ),
    .O(\ppu/vga_top/GND_9_o_GND_9_o_equal_30_o )
  );
  X_LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  \ppu/vga_top/GND_9_o_GND_9_o_equal_8_o<9>1  (
    .ADR0(\ppu/vga_top/h_cnt [8]),
    .ADR1(\ppu/vga_top/h_cnt [5]),
    .ADR2(\ppu/vga_top/h_cnt [6]),
    .ADR3(\ppu/vga_top/h_cnt [7]),
    .ADR4(\ppu/vga_top/h_cnt [4]),
    .ADR5(\ppu/vga_top/_n01611 ),
    .O(\ppu/vga_top/GND_9_o_GND_9_o_equal_8_o )
  );
  X_LUT5 #(
    .INIT ( 32'h55555455 ))
  \ppu/vga_top/_n0176_inv1  (
    .ADR0(\ppu/vga_top/x_ppucntr [0]),
    .ADR1(\ppu/vga_top/startupcntr [7]),
    .ADR2(\ppu/vga_top/startupcntr [11]),
    .ADR3(\ppu/vga_top/_n0134<11>1 ),
    .ADR4(\ppu/vga_top/startupcntr [10]),
    .O(\ppu/vga_top/_n0176_inv )
  );
  X_LUT5 #(
    .INIT ( 32'h80000000 ))
  \ppu/vga_top/vga_en<11>1  (
    .ADR0(\ppu/vga_top/startupcntr [0]),
    .ADR1(\ppu/vga_top/startupcntr [10]),
    .ADR2(\ppu/vga_top/startupcntr [11]),
    .ADR3(\ppu/vga_top/startupcntr [7]),
    .ADR4(\ppu/vga_top/_n0134<11>2 ),
    .O(\ppu/vga_top/vga_en )
  );
  X_LUT4 #(
    .INIT ( 16'h0100 ))
  \ppu/vga_top/_n0134<11>21  (
    .ADR0(\ppu/vga_top/startupcntr [2]),
    .ADR1(\ppu/vga_top/startupcntr [3]),
    .ADR2(\ppu/vga_top/startupcntr [1]),
    .ADR3(\ppu/vga_top/_n0134<11>1 ),
    .O(\ppu/vga_top/_n0134<11>2 )
  );
  X_LUT4 #(
    .INIT ( 16'h0040 ))
  \ppu/vga_top/_n016121  (
    .ADR0(\ppu/vga_top/h_cnt [8]),
    .ADR1(\ppu/vga_top/_n01611 ),
    .ADR2(\ppu/vga_top/h_cnt [7]),
    .ADR3(\ppu/vga_top/h_cnt [4]),
    .O(\ppu/vga_top/_n01612 )
  );
  X_LUT5 #(
    .INIT ( 32'h00000001 ))
  \ppu/vga_top/_n0134<11>11  (
    .ADR0(\ppu/vga_top/startupcntr [9]),
    .ADR1(\ppu/vga_top/startupcntr [8]),
    .ADR2(\ppu/vga_top/startupcntr [5]),
    .ADR3(\ppu/vga_top/startupcntr [6]),
    .ADR4(\ppu/vga_top/startupcntr [4]),
    .O(\ppu/vga_top/_n0134<11>1 )
  );
  X_LUT5 #(
    .INIT ( 32'h80000000 ))
  \ppu/vga_top/_n016111  (
    .ADR0(\ppu/vga_top/h_cnt [3]),
    .ADR1(\ppu/vga_top/h_cnt [2]),
    .ADR2(\ppu/vga_top/h_cnt [1]),
    .ADR3(\ppu/vga_top/h_cnt [9]),
    .ADR4(\ppu/vga_top/h_cnt [0]),
    .O(\ppu/vga_top/_n01611 )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mmux_blue11  (
    .ADR0(\ppu/vga_top/buff_sel_reg_2257 ),
    .ADR1(\ppu/vga_top/buff1_dout [16]),
    .ADR2(\ppu/vga_top/buff2_dout [16]),
    .O(\ppu/vga_top/blue [0])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mmux_blue21  (
    .ADR0(\ppu/vga_top/buff_sel_reg_2257 ),
    .ADR1(\ppu/vga_top/buff1_dout [17]),
    .ADR2(\ppu/vga_top/buff2_dout [17]),
    .O(\ppu/vga_top/blue [1])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mmux_blue31  (
    .ADR0(\ppu/vga_top/buff_sel_reg_2257 ),
    .ADR1(\ppu/vga_top/buff1_dout [18]),
    .ADR2(\ppu/vga_top/buff2_dout [18]),
    .O(\ppu/vga_top/blue [2])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mmux_blue41  (
    .ADR0(\ppu/vga_top/buff_sel_reg_2257 ),
    .ADR1(\ppu/vga_top/buff1_dout [19]),
    .ADR2(\ppu/vga_top/buff2_dout [19]),
    .O(\ppu/vga_top/blue [3])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mmux_blue51  (
    .ADR0(\ppu/vga_top/buff_sel_reg_2257 ),
    .ADR1(\ppu/vga_top/buff1_dout [20]),
    .ADR2(\ppu/vga_top/buff2_dout [20]),
    .O(\ppu/vga_top/blue [4])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mmux_blue61  (
    .ADR0(\ppu/vga_top/buff_sel_reg_2257 ),
    .ADR1(\ppu/vga_top/buff1_dout [21]),
    .ADR2(\ppu/vga_top/buff2_dout [21]),
    .O(\ppu/vga_top/blue [5])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mmux_blue71  (
    .ADR0(\ppu/vga_top/buff_sel_reg_2257 ),
    .ADR1(\ppu/vga_top/buff1_dout [22]),
    .ADR2(\ppu/vga_top/buff2_dout [22]),
    .O(\ppu/vga_top/blue [6])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mmux_blue81  (
    .ADR0(\ppu/vga_top/buff_sel_reg_2257 ),
    .ADR1(\ppu/vga_top/buff1_dout [23]),
    .ADR2(\ppu/vga_top/buff2_dout [23]),
    .O(\ppu/vga_top/blue [7])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mmux_green11  (
    .ADR0(\ppu/vga_top/buff_sel_reg_2257 ),
    .ADR1(\ppu/vga_top/buff1_dout [8]),
    .ADR2(\ppu/vga_top/buff2_dout [8]),
    .O(\ppu/vga_top/green [0])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mmux_green21  (
    .ADR0(\ppu/vga_top/buff_sel_reg_2257 ),
    .ADR1(\ppu/vga_top/buff1_dout [9]),
    .ADR2(\ppu/vga_top/buff2_dout [9]),
    .O(\ppu/vga_top/green [1])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mmux_green31  (
    .ADR0(\ppu/vga_top/buff_sel_reg_2257 ),
    .ADR1(\ppu/vga_top/buff1_dout [10]),
    .ADR2(\ppu/vga_top/buff2_dout [10]),
    .O(\ppu/vga_top/green [2])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mmux_green41  (
    .ADR0(\ppu/vga_top/buff_sel_reg_2257 ),
    .ADR1(\ppu/vga_top/buff1_dout [11]),
    .ADR2(\ppu/vga_top/buff2_dout [11]),
    .O(\ppu/vga_top/green [3])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mmux_green51  (
    .ADR0(\ppu/vga_top/buff_sel_reg_2257 ),
    .ADR1(\ppu/vga_top/buff1_dout [12]),
    .ADR2(\ppu/vga_top/buff2_dout [12]),
    .O(\ppu/vga_top/green [4])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mmux_green61  (
    .ADR0(\ppu/vga_top/buff_sel_reg_2257 ),
    .ADR1(\ppu/vga_top/buff1_dout [13]),
    .ADR2(\ppu/vga_top/buff2_dout [13]),
    .O(\ppu/vga_top/green [5])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mmux_green71  (
    .ADR0(\ppu/vga_top/buff_sel_reg_2257 ),
    .ADR1(\ppu/vga_top/buff1_dout [14]),
    .ADR2(\ppu/vga_top/buff2_dout [14]),
    .O(\ppu/vga_top/green [6])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mmux_green81  (
    .ADR0(\ppu/vga_top/buff_sel_reg_2257 ),
    .ADR1(\ppu/vga_top/buff1_dout [15]),
    .ADR2(\ppu/vga_top/buff2_dout [15]),
    .O(\ppu/vga_top/green [7])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mmux_red11  (
    .ADR0(\ppu/vga_top/buff_sel_reg_2257 ),
    .ADR1(\ppu/vga_top/buff1_dout [0]),
    .ADR2(\ppu/vga_top/buff2_dout [0]),
    .O(\ppu/vga_top/red [0])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mmux_red21  (
    .ADR0(\ppu/vga_top/buff_sel_reg_2257 ),
    .ADR1(\ppu/vga_top/buff1_dout [1]),
    .ADR2(\ppu/vga_top/buff2_dout [1]),
    .O(\ppu/vga_top/red [1])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mmux_red31  (
    .ADR0(\ppu/vga_top/buff_sel_reg_2257 ),
    .ADR1(\ppu/vga_top/buff1_dout [2]),
    .ADR2(\ppu/vga_top/buff2_dout [2]),
    .O(\ppu/vga_top/red [2])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mmux_red41  (
    .ADR0(\ppu/vga_top/buff_sel_reg_2257 ),
    .ADR1(\ppu/vga_top/buff1_dout [3]),
    .ADR2(\ppu/vga_top/buff2_dout [3]),
    .O(\ppu/vga_top/red [3])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mmux_red51  (
    .ADR0(\ppu/vga_top/buff_sel_reg_2257 ),
    .ADR1(\ppu/vga_top/buff1_dout [4]),
    .ADR2(\ppu/vga_top/buff2_dout [4]),
    .O(\ppu/vga_top/red [4])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mmux_red61  (
    .ADR0(\ppu/vga_top/buff_sel_reg_2257 ),
    .ADR1(\ppu/vga_top/buff1_dout [5]),
    .ADR2(\ppu/vga_top/buff2_dout [5]),
    .O(\ppu/vga_top/red [5])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mmux_red71  (
    .ADR0(\ppu/vga_top/buff_sel_reg_2257 ),
    .ADR1(\ppu/vga_top/buff1_dout [6]),
    .ADR2(\ppu/vga_top/buff2_dout [6]),
    .O(\ppu/vga_top/red [6])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/Mmux_red81  (
    .ADR0(\ppu/vga_top/buff_sel_reg_2257 ),
    .ADR1(\ppu/vga_top/buff1_dout [7]),
    .ADR2(\ppu/vga_top/buff2_dout [7]),
    .O(\ppu/vga_top/red [7])
  );
  X_LUT5 #(
    .INIT ( 32'hFFFFFFFB ))
  \ppu/vga_top/_n0134_inv1  (
    .ADR0(\ppu/vga_top/startupcntr [7]),
    .ADR1(\ppu/vga_top/_n0134<11>2 ),
    .ADR2(\ppu/vga_top/startupcntr [11]),
    .ADR3(\ppu/vga_top/startupcntr [0]),
    .ADR4(\ppu/vga_top/startupcntr [10]),
    .O(\ppu/vga_top/_n0134_inv )
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \ppu/vga_top/h_blank_v_blank_OR_206_o1  (
    .ADR0(\ppu/vga_top/h_blank_2252 ),
    .ADR1(\ppu/vga_top/v_blank_2196 ),
    .O(\ppu/vga_top/h_blank_v_blank_OR_206_o )
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \ppu/vga_top/rst_x_ppucntr[10]_OR_196_o1  (
    .ADR0(sync_shift_reg[7]),
    .ADR1(\ppu/vga_top/x_ppucntr[10]_PWR_11_o_equal_36_o ),
    .O(\ppu/vga_top/rst_x_ppucntr[10]_OR_196_o )
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \ppu/vga_top/rst_GND_9_o_OR_192_o1  (
    .ADR0(sync_shift_reg[7]),
    .ADR1(\ppu/vga_top/GND_9_o_GND_9_o_equal_8_o ),
    .O(\ppu/vga_top/rst_GND_9_o_OR_192_o )
  );
  X_LUT2 #(
    .INIT ( 4'hB ))
  \ppu/vga_top/tmds_transmitter/serdes_rst1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/rst_sync_reg_2_2331 ),
    .ADR1(bufpll_locked),
    .O(\ppu/vga_top/tmds_transmitter/serdes_rst )
  );
  X_LUT5 #(
    .INIT ( 32'h59996AAA ))
  \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd9_xor<0>31  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd91_2393 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd9_lut<0>1_2394 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd9_lut [0]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [0]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd9 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd_29 )
  );
  X_LUT5 #(
    .INIT ( 32'hA2228000 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd9_cy<0>31  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd91_2393 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd9_lut<0>1_2394 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd9_lut [0]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [0]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd9 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd9_cy<0>2 )
  );
  X_LUT3 #(
    .INIT ( 8'h8D ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Mmux_ctrl_reg[5]_decision3_mux_55_OUT91  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/stage2_in [8]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg [4]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg[5]_decision3_mux_55_OUT<8> )
  );
  X_LUT6 #(
    .INIT ( 64'hBEBE82BE82BE8282 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_47_OUT_cy<0>31  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>1 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>21 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/n0208 [2]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/Msub_n0208_lut [1]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/stage2_in [8]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_47_OUT_cy<0>2 )
  );
  X_LUT6 #(
    .INIT ( 64'h9999999996969636 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Mxor_stage1<1>_xo<0>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg [0]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg [1]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/din_num_of_1s [2]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/din_num_of_1s [0]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/din_num_of_1s [1]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_b/din_num_of_1s [3]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/stage1 [1])
  );
  X_LUT3 #(
    .INIT ( 8'h96 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Mxor_stage1<2>_xo<0>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg [0]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg [1]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/stage1 [2])
  );
  X_LUT5 #(
    .INIT ( 32'h99966966 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd4_lut<0>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd3 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd4 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd_lut [0]),
    .ADR3(\ppu/vga_top/blue [2]),
    .ADR4(\ppu/vga_top/blue [4]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd4_lut<0>1_2399 )
  );
  X_LUT5 #(
    .INIT ( 32'h59996AAA ))
  \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd4_xor<0>31  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd41_2398 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd4_lut<0>1_2399 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd4_lut [0]),
    .ADR3(\ppu/vga_top/blue [0]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd4 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd_24 )
  );
  X_LUT5 #(
    .INIT ( 32'hA2228000 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd4_cy<0>31  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd41_2398 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd4_lut<0>1_2399 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd4_lut [0]),
    .ADR3(\ppu/vga_top/blue [0]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd4 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd4_cy<0>2 )
  );
  X_LUT5 #(
    .INIT ( 32'h00045555 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/stage1<8>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/din_num_of_1s [3]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg [0]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/din_num_of_1s [1]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/din_num_of_1s [0]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/din_num_of_1s [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/stage1 [8])
  );
  X_LUT3 #(
    .INIT ( 8'h6A ))
  \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd9_xor<0>21  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd9_lut<0>1_2394 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd9_lut [0]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [0]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd_19 )
  );
  X_LUT3 #(
    .INIT ( 8'h96 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Mxor_stage1<3>_xo<0>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg [3]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/stage1 [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/stage1 [3])
  );
  X_LUT3 #(
    .INIT ( 8'hE8 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd81  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [5]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [7]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [4]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd8 )
  );
  X_LUT5 #(
    .INIT ( 32'hA88A2002 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Mmux_cnt[4]_GND_11_o_mux_50_OUT41  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/decision2_2440 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/decision3_2429 ),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>1 ),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_38_OUT_lut<1> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/cnt[4]_GND_11_o_mux_50_OUT<1> )
  );
  X_LUT3 #(
    .INIT ( 8'h96 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_38_OUT_lut<1>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [1]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_0s [1]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_1s [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_38_OUT_lut<1> )
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Msub_n0208_lut<1>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_0s [1]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_1s [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/Msub_n0208_lut [1])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd5_lut<0>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [3]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd5_lut [0])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Msub_n0208_lut<3>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_1s [3]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_0s [3]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/Msub_n0208_lut [3])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Msub_n0208_lut<2>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_1s [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_0s [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/Msub_n0208_lut [2])
  );
  X_LUT5 #(
    .INIT ( 32'h59996AAA ))
  \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd9_xor<0>31  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd91_2507 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd9_lut<0>1_2508 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd9_lut [0]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [0]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd9 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd_29 )
  );
  X_LUT5 #(
    .INIT ( 32'hA2228000 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd9_cy<0>31  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd91_2507 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd9_lut<0>1_2508 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd9_lut [0]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [0]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd9 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd9_cy<0>2 )
  );
  X_LUT2 #(
    .INIT ( 4'hB ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Mmux_ctrl_reg[5]_decision3_mux_55_OUT91  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/stage2_in [8]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/ctrl_reg[5]_decision3_mux_55_OUT<8> )
  );
  X_LUT6 #(
    .INIT ( 64'hBEBE82BE82BE8282 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_47_OUT_cy<0>31  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>1 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>21 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/n0208 [2]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/Msub_n0208_lut [1]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/stage2_in [8]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_47_OUT_cy<0>2 )
  );
  X_LUT6 #(
    .INIT ( 64'h9999999996969636 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Mxor_stage1<1>_xo<0>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg [0]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg [1]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/din_num_of_1s [2]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/din_num_of_1s [0]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/din_num_of_1s [1]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_g/din_num_of_1s [3]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/stage1 [1])
  );
  X_LUT3 #(
    .INIT ( 8'h96 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Mxor_stage1<2>_xo<0>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg [0]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg [1]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/stage1 [2])
  );
  X_LUT5 #(
    .INIT ( 32'h99966966 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd4_lut<0>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd3 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd4 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd_lut [0]),
    .ADR3(\ppu/vga_top/green [2]),
    .ADR4(\ppu/vga_top/green [4]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd4_lut<0>1_2513 )
  );
  X_LUT5 #(
    .INIT ( 32'h59996AAA ))
  \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd4_xor<0>31  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd41_2512 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd4_lut<0>1_2513 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd4_lut [0]),
    .ADR3(\ppu/vga_top/green [0]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd4 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd_24 )
  );
  X_LUT5 #(
    .INIT ( 32'hA2228000 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd4_cy<0>31  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd41_2512 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd4_lut<0>1_2513 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd4_lut [0]),
    .ADR3(\ppu/vga_top/green [0]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd4 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd4_cy<0>2 )
  );
  X_LUT5 #(
    .INIT ( 32'h00045555 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/stage1<8>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/din_num_of_1s [3]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg [0]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/din_num_of_1s [1]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/din_num_of_1s [0]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/din_num_of_1s [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/stage1 [8])
  );
  X_LUT4 #(
    .INIT ( 16'h1EE1 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_47_OUT_lut<0>31  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/n0208 [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [3]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/n0208 [3]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_47_OUT_lut<0>3 )
  );
  X_LUT4 #(
    .INIT ( 16'h8778 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>31  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/n0211 [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [3]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/n0211 [3]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>3 )
  );
  X_LUT3 #(
    .INIT ( 8'h6A ))
  \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd9_xor<0>21  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd9_lut<0>1_2508 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd9_lut [0]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [0]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd_19 )
  );
  X_LUT3 #(
    .INIT ( 8'h96 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Mxor_stage1<3>_xo<0>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg [3]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/stage1 [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/stage1 [3])
  );
  X_LUT3 #(
    .INIT ( 8'hE8 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd81  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [5]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [7]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [4]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd8 )
  );
  X_LUT5 #(
    .INIT ( 32'hA88A2002 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Mmux_cnt[4]_GND_11_o_mux_50_OUT41  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/decision2_2556 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/decision3_2545 ),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>1 ),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_38_OUT_lut<1> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/cnt[4]_GND_11_o_mux_50_OUT<1> )
  );
  X_LUT3 #(
    .INIT ( 8'h96 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_38_OUT_lut<1>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [1]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s [1]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_38_OUT_lut<1> )
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Msub_n0208_lut<1>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s [1]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/Msub_n0208_lut [1])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd5_lut<0>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [3]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd5_lut [0])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Msub_n0208_lut<3>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s [3]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s [3]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/Msub_n0208_lut [3])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Msub_n0208_lut<2>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/Msub_n0208_lut [2])
  );
  X_LUT5 #(
    .INIT ( 32'h59996AAA ))
  \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd9_xor<0>31  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd91_2615 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd9_lut<0>1_2616 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd9_lut [0]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [0]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd9 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd_29 )
  );
  X_LUT5 #(
    .INIT ( 32'hA2228000 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd9_cy<0>31  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd91_2615 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd9_lut<0>1_2616 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd9_lut [0]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [0]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd9 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd9_cy<0>2 )
  );
  X_LUT2 #(
    .INIT ( 4'hB ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Mmux_ctrl_reg[5]_decision3_mux_55_OUT91  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/stage2_in [8]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/ctrl_reg[5]_decision3_mux_55_OUT<8> )
  );
  X_LUT6 #(
    .INIT ( 64'hBEBE82BE82BE8282 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_47_OUT_cy<0>31  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>1 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>21 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/n0208 [2]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/Msub_n0208_lut [1]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/stage2_in [8]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_47_OUT_cy<0>2 )
  );
  X_LUT6 #(
    .INIT ( 64'h9999999996969636 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Mxor_stage1<1>_xo<0>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg [0]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg [1]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/din_num_of_1s [2]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/din_num_of_1s [0]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/din_num_of_1s [1]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_r/din_num_of_1s [3]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/stage1 [1])
  );
  X_LUT3 #(
    .INIT ( 8'h96 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Mxor_stage1<2>_xo<0>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg [0]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg [1]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/stage1 [2])
  );
  X_LUT5 #(
    .INIT ( 32'h99966966 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd4_lut<0>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd3 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd4 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd_lut [0]),
    .ADR3(\ppu/vga_top/red [2]),
    .ADR4(\ppu/vga_top/red [4]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd4_lut<0>1_2621 )
  );
  X_LUT5 #(
    .INIT ( 32'h59996AAA ))
  \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd4_xor<0>31  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd41_2620 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd4_lut<0>1_2621 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd4_lut [0]),
    .ADR3(\ppu/vga_top/red [0]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd4 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd_24 )
  );
  X_LUT5 #(
    .INIT ( 32'hA2228000 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd4_cy<0>31  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd41_2620 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd4_lut<0>1_2621 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd4_lut [0]),
    .ADR3(\ppu/vga_top/red [0]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd4 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd4_cy<0>2 )
  );
  X_LUT5 #(
    .INIT ( 32'h00045555 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/stage1<8>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/din_num_of_1s [3]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg [0]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/din_num_of_1s [1]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/din_num_of_1s [0]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/din_num_of_1s [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/stage1 [8])
  );
  X_LUT4 #(
    .INIT ( 16'h1EE1 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_47_OUT_lut<0>31  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/n0208 [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [3]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/n0208 [3]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_47_OUT_lut<0>3 )
  );
  X_LUT4 #(
    .INIT ( 16'h8778 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>31  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/n0211 [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [3]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/n0211 [3]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>3 )
  );
  X_LUT3 #(
    .INIT ( 8'h6A ))
  \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd9_xor<0>21  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd9_lut<0>1_2616 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd9_lut [0]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [0]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd_19 )
  );
  X_LUT3 #(
    .INIT ( 8'h96 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Mxor_stage1<3>_xo<0>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg [3]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/stage1 [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/stage1 [3])
  );
  X_LUT3 #(
    .INIT ( 8'hE8 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd81  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [5]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [7]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [4]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd8 )
  );
  X_LUT5 #(
    .INIT ( 32'hA88A2002 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Mmux_cnt[4]_GND_11_o_mux_50_OUT41  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/decision2_2666 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/decision3_2655 ),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>1 ),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_38_OUT_lut<1> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/cnt[4]_GND_11_o_mux_50_OUT<1> )
  );
  X_LUT3 #(
    .INIT ( 8'h96 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_38_OUT_lut<1>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [1]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s [1]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_38_OUT_lut<1> )
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Msub_n0208_lut<1>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s [1]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/Msub_n0208_lut [1])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd5_lut<0>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [3]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd5_lut [0])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Msub_n0208_lut<3>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s [3]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s [3]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/Msub_n0208_lut [3])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Msub_n0208_lut<2>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/Msub_n0208_lut [2])
  );
  X_LUT4 #(
    .INIT ( 16'h6AAA ))
  \ppu/vga_top/tmds_transmitter/serializer/Result<3>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/serializer/rd_address [3]),
    .ADR1(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .ADR2(\ppu/vga_top/tmds_transmitter/serializer/rd_address [1]),
    .ADR3(\ppu/vga_top/tmds_transmitter/serializer/rd_address [2]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/Result [3])
  );
  X_LUT5 #(
    .INIT ( 32'h6CCCCCCC ))
  \ppu/vga_top/tmds_transmitter/serializer/Result<4>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/serializer/rd_address [3]),
    .ADR1(\ppu/vga_top/tmds_transmitter/serializer/rd_address [4]),
    .ADR2(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .ADR3(\ppu/vga_top/tmds_transmitter/serializer/rd_address [1]),
    .ADR4(\ppu/vga_top/tmds_transmitter/serializer/rd_address [2]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/Result [4])
  );
  X_LUT3 #(
    .INIT ( 8'h6A ))
  \ppu/vga_top/tmds_transmitter/serializer/Mcount_rd_address_xor<2>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/serializer/rd_address [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .ADR2(\ppu/vga_top/tmds_transmitter/serializer/rd_address [1]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/Result [2])
  );
  X_LUT5 #(
    .INIT ( 32'hFFFF6AAA ))
  \ppu/vga_top/tmds_transmitter/serializer/Mcount_wr_address_xor<3>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/serializer/wr_address [3]),
    .ADR1(\ppu/x_rendercntr [0]),
    .ADR2(\ppu/x_rendercntr [1]),
    .ADR3(\ppu/x_rendercntr [2]),
    .ADR4(sync_shift_reg[7]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/Mcount_wr_address3 )
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \ppu/vga_top/tmds_transmitter/serializer/Mcount_rd_address_xor<1>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/serializer/rd_address [1]),
    .ADR1(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/Result [1])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/tmds_transmitter/serializer/Mmux_ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT16  (
    .ADR0(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .ADR1(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [0]),
    .ADR2(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [15]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<0> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/tmds_transmitter/serializer/Mmux_ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT21  (
    .ADR0(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .ADR1(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [10]),
    .ADR2(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [25]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<10> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/tmds_transmitter/serializer/Mmux_ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT31  (
    .ADR0(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .ADR1(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [11]),
    .ADR2(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [26]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<11> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/tmds_transmitter/serializer/Mmux_ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT41  (
    .ADR0(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .ADR1(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [12]),
    .ADR2(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [27]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<12> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/tmds_transmitter/serializer/Mmux_ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT51  (
    .ADR0(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .ADR1(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [13]),
    .ADR2(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [28]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<13> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/tmds_transmitter/serializer/Mmux_ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT61  (
    .ADR0(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .ADR1(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [14]),
    .ADR2(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [29]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<14> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/tmds_transmitter/serializer/Mmux_ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT71  (
    .ADR0(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .ADR1(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [1]),
    .ADR2(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [16]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<1> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/tmds_transmitter/serializer/Mmux_ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT81  (
    .ADR0(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .ADR1(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [17]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<2> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/tmds_transmitter/serializer/Mmux_ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT91  (
    .ADR0(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .ADR1(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [3]),
    .ADR2(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [18]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<3> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/tmds_transmitter/serializer/Mmux_ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT101  (
    .ADR0(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .ADR1(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [4]),
    .ADR2(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [19]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<4> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/tmds_transmitter/serializer/Mmux_ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT111  (
    .ADR0(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .ADR1(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [5]),
    .ADR2(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [20]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<5> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/tmds_transmitter/serializer/Mmux_ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT121  (
    .ADR0(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .ADR1(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [6]),
    .ADR2(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [21]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<6> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/tmds_transmitter/serializer/Mmux_ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT131  (
    .ADR0(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .ADR1(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [7]),
    .ADR2(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [22]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<7> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/tmds_transmitter/serializer/Mmux_ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT141  (
    .ADR0(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .ADR1(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [8]),
    .ADR2(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [23]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<8> )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/vga_top/tmds_transmitter/serializer/Mmux_ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT151  (
    .ADR0(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .ADR1(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [9]),
    .ADR2(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg [24]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/ram_dout_reg[14]_ram_dout_reg[29]_mux_12_OUT<9> )
  );
  X_LUT5 #(
    .INIT ( 32'h45444044 ))
  \sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<9>1  (
    .ADR0(\sprite_dma/oam_dma_state_FSM_FFd1_2845 ),
    .ADR1(\sprite_dma/mst_mem_address [7]),
    .ADR2(\sprite_dma/oam_dma_state_FSM_FFd3_2819 ),
    .ADR3(\sprite_dma/oam_dma_state_FSM_FFd2_2818 ),
    .ADR4(\sprite_dma/oam_dma_addr_lsb [7]),
    .O(\sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<7> )
  );
  X_LUT5 #(
    .INIT ( 32'h45444044 ))
  \sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<8>1  (
    .ADR0(\sprite_dma/oam_dma_state_FSM_FFd1_2845 ),
    .ADR1(\sprite_dma/mst_mem_address [8]),
    .ADR2(\sprite_dma/oam_dma_state_FSM_FFd3_2819 ),
    .ADR3(\sprite_dma/oam_dma_state_FSM_FFd2_2818 ),
    .ADR4(\sprite_dma/oam_dma_addr_msb [0]),
    .O(\sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<8> )
  );
  X_LUT5 #(
    .INIT ( 32'h45444044 ))
  \sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<7>1  (
    .ADR0(\sprite_dma/oam_dma_state_FSM_FFd1_2845 ),
    .ADR1(\sprite_dma/mst_mem_address [9]),
    .ADR2(\sprite_dma/oam_dma_state_FSM_FFd3_2819 ),
    .ADR3(\sprite_dma/oam_dma_state_FSM_FFd2_2818 ),
    .ADR4(\sprite_dma/oam_dma_addr_msb [1]),
    .O(\sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<9> )
  );
  X_LUT5 #(
    .INIT ( 32'h45444044 ))
  \sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<6>1  (
    .ADR0(\sprite_dma/oam_dma_state_FSM_FFd1_2845 ),
    .ADR1(\sprite_dma/mst_mem_address [10]),
    .ADR2(\sprite_dma/oam_dma_state_FSM_FFd3_2819 ),
    .ADR3(\sprite_dma/oam_dma_state_FSM_FFd2_2818 ),
    .ADR4(\sprite_dma/oam_dma_addr_msb [2]),
    .O(\sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<10> )
  );
  X_LUT5 #(
    .INIT ( 32'h45444044 ))
  \sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<5>1  (
    .ADR0(\sprite_dma/oam_dma_state_FSM_FFd1_2845 ),
    .ADR1(\sprite_dma/mst_mem_address [11]),
    .ADR2(\sprite_dma/oam_dma_state_FSM_FFd3_2819 ),
    .ADR3(\sprite_dma/oam_dma_state_FSM_FFd2_2818 ),
    .ADR4(\sprite_dma/oam_dma_addr_msb [3]),
    .O(\sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<11> )
  );
  X_LUT5 #(
    .INIT ( 32'h45444044 ))
  \sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<4>1  (
    .ADR0(\sprite_dma/oam_dma_state_FSM_FFd1_2845 ),
    .ADR1(\sprite_dma/mst_mem_address [12]),
    .ADR2(\sprite_dma/oam_dma_state_FSM_FFd3_2819 ),
    .ADR3(\sprite_dma/oam_dma_state_FSM_FFd2_2818 ),
    .ADR4(\sprite_dma/oam_dma_addr_msb [4]),
    .O(\sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<12> )
  );
  X_LUT5 #(
    .INIT ( 32'h45444044 ))
  \sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<2>1  (
    .ADR0(\sprite_dma/oam_dma_state_FSM_FFd1_2845 ),
    .ADR1(\sprite_dma/mst_mem_address [14]),
    .ADR2(\sprite_dma/oam_dma_state_FSM_FFd3_2819 ),
    .ADR3(\sprite_dma/oam_dma_state_FSM_FFd2_2818 ),
    .ADR4(\sprite_dma/oam_dma_addr_msb [6]),
    .O(\sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<14> )
  );
  X_LUT5 #(
    .INIT ( 32'h45444044 ))
  \sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<1>1  (
    .ADR0(\sprite_dma/oam_dma_state_FSM_FFd1_2845 ),
    .ADR1(\sprite_dma/mst_mem_address [15]),
    .ADR2(\sprite_dma/oam_dma_state_FSM_FFd3_2819 ),
    .ADR3(\sprite_dma/oam_dma_state_FSM_FFd2_2818 ),
    .ADR4(\sprite_dma/oam_dma_addr_msb [7]),
    .O(\sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<15> )
  );
  X_LUT5 #(
    .INIT ( 32'h45444044 ))
  \sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<16>1  (
    .ADR0(\sprite_dma/oam_dma_state_FSM_FFd1_2845 ),
    .ADR1(\sprite_dma/mst_mem_address [0]),
    .ADR2(\sprite_dma/oam_dma_state_FSM_FFd3_2819 ),
    .ADR3(\sprite_dma/oam_dma_state_FSM_FFd2_2818 ),
    .ADR4(\sprite_dma/oam_dma_addr_lsb [0]),
    .O(\sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<0> )
  );
  X_LUT5 #(
    .INIT ( 32'h45444044 ))
  \sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<15>1  (
    .ADR0(\sprite_dma/oam_dma_state_FSM_FFd1_2845 ),
    .ADR1(\sprite_dma/mst_mem_address [1]),
    .ADR2(\sprite_dma/oam_dma_state_FSM_FFd3_2819 ),
    .ADR3(\sprite_dma/oam_dma_state_FSM_FFd2_2818 ),
    .ADR4(\sprite_dma/oam_dma_addr_lsb [1]),
    .O(\sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<1> )
  );
  X_LUT5 #(
    .INIT ( 32'h45444044 ))
  \sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<13>1  (
    .ADR0(\sprite_dma/oam_dma_state_FSM_FFd1_2845 ),
    .ADR1(\sprite_dma/mst_mem_address [3]),
    .ADR2(\sprite_dma/oam_dma_state_FSM_FFd3_2819 ),
    .ADR3(\sprite_dma/oam_dma_state_FSM_FFd2_2818 ),
    .ADR4(\sprite_dma/oam_dma_addr_lsb [3]),
    .O(\sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<3> )
  );
  X_LUT5 #(
    .INIT ( 32'h45444044 ))
  \sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<12>1  (
    .ADR0(\sprite_dma/oam_dma_state_FSM_FFd1_2845 ),
    .ADR1(\sprite_dma/mst_mem_address [4]),
    .ADR2(\sprite_dma/oam_dma_state_FSM_FFd3_2819 ),
    .ADR3(\sprite_dma/oam_dma_state_FSM_FFd2_2818 ),
    .ADR4(\sprite_dma/oam_dma_addr_lsb [4]),
    .O(\sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<4> )
  );
  X_LUT5 #(
    .INIT ( 32'h45444044 ))
  \sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<11>1  (
    .ADR0(\sprite_dma/oam_dma_state_FSM_FFd1_2845 ),
    .ADR1(\sprite_dma/mst_mem_address [5]),
    .ADR2(\sprite_dma/oam_dma_state_FSM_FFd3_2819 ),
    .ADR3(\sprite_dma/oam_dma_state_FSM_FFd2_2818 ),
    .ADR4(\sprite_dma/oam_dma_addr_lsb [5]),
    .O(\sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<5> )
  );
  X_LUT5 #(
    .INIT ( 32'h45444044 ))
  \sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<10>1  (
    .ADR0(\sprite_dma/oam_dma_state_FSM_FFd1_2845 ),
    .ADR1(\sprite_dma/mst_mem_address [6]),
    .ADR2(\sprite_dma/oam_dma_state_FSM_FFd3_2819 ),
    .ADR3(\sprite_dma/oam_dma_state_FSM_FFd2_2818 ),
    .ADR4(\sprite_dma/oam_dma_addr_lsb [6]),
    .O(\sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<6> )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFFBA8A ))
  \sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<14>1  (
    .ADR0(\sprite_dma/mst_mem_address [2]),
    .ADR1(\sprite_dma/oam_dma_state_FSM_FFd3_2819 ),
    .ADR2(\sprite_dma/oam_dma_state_FSM_FFd2_2818 ),
    .ADR3(\sprite_dma/oam_dma_addr_lsb [2]),
    .ADR4(\sprite_dma/oam_dma_state_FSM_FFd1_2845 ),
    .O(\sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<2> )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFFBA8A ))
  \sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<3>1  (
    .ADR0(\sprite_dma/mst_mem_address [13]),
    .ADR1(\sprite_dma/oam_dma_state_FSM_FFd3_2819 ),
    .ADR2(\sprite_dma/oam_dma_state_FSM_FFd2_2818 ),
    .ADR3(\sprite_dma/oam_dma_addr_msb [5]),
    .ADR4(\sprite_dma/oam_dma_state_FSM_FFd1_2845 ),
    .O(\sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<13> )
  );
  X_LUT3 #(
    .INIT ( 8'hF8 ))
  \sprite_dma/rst_oam_dma_addr_ld_OR_227_o1  (
    .ADR0(\ppu/ph2_falling_837 ),
    .ADR1(\sprite_dma/oam_dma_state_FSM_FFd2-In2_2801 ),
    .ADR2(sync_shift_reg[7]),
    .O(\sprite_dma/rst_oam_dma_addr_ld_OR_227_o )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \sprite_dma/oam_dma_addr_ld1  (
    .ADR0(\ppu/ph2_falling_837 ),
    .ADR1(\sprite_dma/oam_dma_state_FSM_FFd2-In2_2801 ),
    .O(\sprite_dma/oam_dma_addr_ld )
  );
  X_LUT3 #(
    .INIT ( 8'h04 ))
  \sprite_dma/address_sel[1]_oam_dma_addr_msb[7]_select_33_OUT<10>21  (
    .ADR0(\sprite_dma/oam_dma_state_FSM_FFd1_2845 ),
    .ADR1(\sprite_dma/oam_dma_state_FSM_FFd2_2818 ),
    .ADR2(\sprite_dma/oam_dma_state_FSM_FFd3_2819 ),
    .O(\sprite_dma/address_sel [1])
  );
  X_LUT3 #(
    .INIT ( 8'hF4 ))
  \sprite_dma/address_sel[1]_reduce_or_39_o1  (
    .ADR0(\sprite_dma/oam_dma_state_FSM_FFd3_2819 ),
    .ADR1(\sprite_dma/oam_dma_state_FSM_FFd2_2818 ),
    .ADR2(\sprite_dma/oam_dma_state_FSM_FFd1_2845 ),
    .O(\sprite_dma/address_sel[1]_reduce_or_39_o )
  );
  X_LUT2 #(
    .INIT ( 4'h1 ))
  \sprite_dma/oam_dma_state_oam_dma_state[2]_GND_19_o_equal_25_o1  (
    .ADR0(\sprite_dma/oam_dma_state_FSM_FFd3_2819 ),
    .ADR1(\sprite_dma/oam_dma_state_FSM_FFd2_2818 ),
    .O(\sprite_dma/oam_dma_state[2]_GND_19_o_equal_25_o )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \sprite_dma/oam_dma_addr_inc1  (
    .ADR0(\ppu/ph2_falling_837 ),
    .ADR1(\sprite_dma/oam_dma_state_FSM_FFd1_2845 ),
    .O(\sprite_dma/oam_dma_addr_inc )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \sprite_dma/ph2_rising_oam_dma_state[2]_AND_226_o1  (
    .ADR0(\ppu/ph2_rising_836 ),
    .ADR1(\sprite_dma/oam_dma_state_FSM_FFd1_2845 ),
    .O(\sprite_dma/ph2_rising_oam_dma_state[2]_AND_226_o )
  );
  X_LUT3 #(
    .INIT ( 8'h80 ))
  \ppu/_n1004_inv_SW0  (
    .ADR0(\ppu/fv_cntr [1]),
    .ADR1(\ppu/fv_cntr [0]),
    .ADR2(\ppu/fv_cntr [2]),
    .O(N7)
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFEAAA ))
  \ppu/_n1004_inv  (
    .ADR0(\ppu/y_renderingcntr[8]_ppu_enable_AND_73_o ),
    .ADR1(\ppu/vram_addr_wr_vram_data_rd_OR_75_o ),
    .ADR2(\ppu/bgrender_state[2]_PWR_5_o_equal_95_o ),
    .ADR3(\ppu/control_reg [0]),
    .ADR4(\ppu/second_write_PWR_5_o_equal_39_o ),
    .ADR5(N7),
    .O(\ppu/_n1004_inv_1312 )
  );
  X_LUT2 #(
    .INIT ( 4'h2 ))
  \ppu/read_sel[3]_status_reg[7]_select_353_OUT<0>3  (
    .ADR0(\ppu/read_sel[3]_status_reg[7]_select_353_OUT<0>2_2872 ),
    .ADR1(\ppu/status_rd ),
    .O(\ppu/read_sel[3]_status_reg[7]_select_353_OUT<0> )
  );
  X_LUT4 #(
    .INIT ( 16'h44E4 ))
  \ppu/read_sel[3]_status_reg[7]_select_353_OUT<1>1  (
    .ADR0(\ppu/palette_ram_access ),
    .ADR1(\ppu/vram_read_reg [1]),
    .ADR2(\ppu/_n0711 [1]),
    .ADR3(\ppu/render_mask_reg [0]),
    .O(\ppu/read_sel[3]_status_reg[7]_select_353_OUT<1>1_2873 )
  );
  X_LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \ppu/read_sel[3]_status_reg[7]_select_353_OUT<1>2  (
    .ADR0(\ppu/vram_data_rd ),
    .ADR1(\ppu/oam_data_rd ),
    .ADR2(\ppu/sprite_fsm/oam_dout_sel ),
    .ADR3(\ppu/sprite_fsm/_n0363 [1]),
    .ADR4(\ppu/sprite_fsm/oam_temp_reg [1]),
    .ADR5(\ppu/read_sel[3]_status_reg[7]_select_353_OUT<1>1_2873 ),
    .O(\ppu/read_sel[3]_status_reg[7]_select_353_OUT<1>2_2874 )
  );
  X_LUT2 #(
    .INIT ( 4'h2 ))
  \ppu/read_sel[3]_status_reg[7]_select_353_OUT<1>3  (
    .ADR0(\ppu/read_sel[3]_status_reg[7]_select_353_OUT<1>2_2874 ),
    .ADR1(\ppu/status_rd ),
    .O(\ppu/read_sel[3]_status_reg[7]_select_353_OUT<1> )
  );
  X_LUT4 #(
    .INIT ( 16'h44E4 ))
  \ppu/read_sel[3]_status_reg[7]_select_353_OUT<2>1  (
    .ADR0(\ppu/palette_ram_access ),
    .ADR1(\ppu/vram_read_reg [2]),
    .ADR2(\ppu/_n0711 [2]),
    .ADR3(\ppu/render_mask_reg [0]),
    .O(\ppu/read_sel[3]_status_reg[7]_select_353_OUT<2>1_2875 )
  );
  X_LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \ppu/read_sel[3]_status_reg[7]_select_353_OUT<2>2  (
    .ADR0(\ppu/vram_data_rd ),
    .ADR1(\ppu/oam_data_rd ),
    .ADR2(\ppu/sprite_fsm/oam_dout_sel ),
    .ADR3(\ppu/sprite_fsm/_n0363 [2]),
    .ADR4(\ppu/sprite_fsm/oam_temp_reg [2]),
    .ADR5(\ppu/read_sel[3]_status_reg[7]_select_353_OUT<2>1_2875 ),
    .O(\ppu/read_sel[3]_status_reg[7]_select_353_OUT<2>2_2876 )
  );
  X_LUT2 #(
    .INIT ( 4'h2 ))
  \ppu/read_sel[3]_status_reg[7]_select_353_OUT<2>3  (
    .ADR0(\ppu/read_sel[3]_status_reg[7]_select_353_OUT<2>2_2876 ),
    .ADR1(\ppu/status_rd ),
    .O(\ppu/read_sel[3]_status_reg[7]_select_353_OUT<2> )
  );
  X_LUT4 #(
    .INIT ( 16'h44E4 ))
  \ppu/read_sel[3]_status_reg[7]_select_353_OUT<3>1  (
    .ADR0(\ppu/palette_ram_access ),
    .ADR1(\ppu/vram_read_reg [3]),
    .ADR2(\ppu/_n0711 [3]),
    .ADR3(\ppu/render_mask_reg [0]),
    .O(\ppu/read_sel[3]_status_reg[7]_select_353_OUT<3>1_2877 )
  );
  X_LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \ppu/read_sel[3]_status_reg[7]_select_353_OUT<3>2  (
    .ADR0(\ppu/vram_data_rd ),
    .ADR1(\ppu/oam_data_rd ),
    .ADR2(\ppu/sprite_fsm/oam_dout_sel ),
    .ADR3(\ppu/sprite_fsm/_n0363 [3]),
    .ADR4(\ppu/sprite_fsm/oam_temp_reg [3]),
    .ADR5(\ppu/read_sel[3]_status_reg[7]_select_353_OUT<3>1_2877 ),
    .O(\ppu/read_sel[3]_status_reg[7]_select_353_OUT<3>2_2878 )
  );
  X_LUT2 #(
    .INIT ( 4'h2 ))
  \ppu/read_sel[3]_status_reg[7]_select_353_OUT<3>3  (
    .ADR0(\ppu/read_sel[3]_status_reg[7]_select_353_OUT<3>2_2878 ),
    .ADR1(\ppu/status_rd ),
    .O(\ppu/read_sel[3]_status_reg[7]_select_353_OUT<3> )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \ppu/Mmux_vt_cntr1[2]_slv_mem_din[7]_mux_245_OUT3_SW0  (
    .ADR0(\ppu/vt_cntr1 [1]),
    .ADR1(\ppu/vt_cntr1 [0]),
    .O(N9)
  );
  X_LUT6 #(
    .INIT ( 64'hFEEFBAAB54451001 ))
  \ppu/Mmux_vt_cntr1[2]_slv_mem_din[7]_mux_245_OUT3  (
    .ADR0(\ppu/second_write_PWR_5_o_equal_39_o ),
    .ADR1(\ppu/y_renderingcntr[8]_ppu_enable_AND_73_o ),
    .ADR2(N9),
    .ADR3(\ppu/vt_cntr1 [2]),
    .ADR4(\ppu/vt_reg1 [2]),
    .ADR5(cpu_dout[7]),
    .O(\ppu/vt_cntr1[2]_slv_mem_din[7]_mux_245_OUT<2> )
  );
  X_LUT6 #(
    .INIT ( 64'hFBFBFBEA40514040 ))
  \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT2  (
    .ADR0(\ppu/bgrender_state_FSM_FFd2_1128 ),
    .ADR1(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR2(N11),
    .ADR3(\ppu/x_rendercntr[10]_y_renderingcntr[8]_AND_46_o ),
    .ADR4(\ppu/tile_index_reg [6]),
    .ADR5(\ppu/h_sel_cntr_1088 ),
    .O(\ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<10> )
  );
  X_LUT6 #(
    .INIT ( 64'hFBFBFBEA40514040 ))
  \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT3  (
    .ADR0(\ppu/bgrender_state_FSM_FFd2_1128 ),
    .ADR1(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR2(N13),
    .ADR3(\ppu/x_rendercntr[10]_y_renderingcntr[8]_AND_46_o ),
    .ADR4(\ppu/tile_index_reg [7]),
    .ADR5(\ppu/v_sel_cntr_1087 ),
    .O(\ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<11> )
  );
  X_LUT6 #(
    .INIT ( 64'hFD75A820F870F870 ))
  \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT121  (
    .ADR0(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR1(\ppu/sprite_read ),
    .ADR2(\ppu/tile_index_reg [1]),
    .ADR3(\ppu/sprite_fsm/sprite_tile_index [1]),
    .ADR4(\ppu/vt_cntr1 [0]),
    .ADR5(\ppu/x_rendercntr[10]_y_renderingcntr[8]_AND_46_o ),
    .O(\ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT12_2882 )
  );
  X_LUT6 #(
    .INIT ( 64'hDDFDDD5D88A88808 ))
  \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT122  (
    .ADR0(\ppu/bgrender_state_FSM_FFd2_1128 ),
    .ADR1(\ppu/vt_cntr1 [0]),
    .ADR2(\ppu/bgrender_state_FSM_FFd3_1127 ),
    .ADR3(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR4(\ppu/vt_cntr2 [1]),
    .ADR5(\ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT12_2882 ),
    .O(\ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<5> )
  );
  X_LUT6 #(
    .INIT ( 64'hFD75A820F870F870 ))
  \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT12  (
    .ADR0(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR1(\ppu/sprite_read ),
    .ADR2(\ppu/fv_cntr [0]),
    .ADR3(\ppu/sprite_fsm/sprite_range [0]),
    .ADR4(\ppu/ht_cntr [0]),
    .ADR5(\ppu/x_rendercntr[10]_y_renderingcntr[8]_AND_46_o ),
    .O(\ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT1 )
  );
  X_LUT6 #(
    .INIT ( 64'hDDFDDD5D88A88808 ))
  \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT17  (
    .ADR0(\ppu/bgrender_state_FSM_FFd2_1128 ),
    .ADR1(\ppu/ht_cntr [0]),
    .ADR2(\ppu/bgrender_state_FSM_FFd3_1127 ),
    .ADR3(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR4(\ppu/ht_cntr [2]),
    .ADR5(\ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT1 ),
    .O(\ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<0> )
  );
  X_LUT6 #(
    .INIT ( 64'hFD75A820F870F870 ))
  \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT71  (
    .ADR0(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR1(\ppu/sprite_read ),
    .ADR2(\ppu/fv_cntr [1]),
    .ADR3(\ppu/sprite_fsm/sprite_range [1]),
    .ADR4(\ppu/ht_cntr [1]),
    .ADR5(\ppu/x_rendercntr[10]_y_renderingcntr[8]_AND_46_o ),
    .O(\ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT7 )
  );
  X_LUT6 #(
    .INIT ( 64'hDDFDDD5D88A88808 ))
  \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT72  (
    .ADR0(\ppu/bgrender_state_FSM_FFd2_1128 ),
    .ADR1(\ppu/ht_cntr [1]),
    .ADR2(\ppu/bgrender_state_FSM_FFd3_1127 ),
    .ADR3(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR4(\ppu/ht_cntr [3]),
    .ADR5(\ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT7 ),
    .O(\ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<1> )
  );
  X_LUT6 #(
    .INIT ( 64'hFD75A820F870F870 ))
  \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT81  (
    .ADR0(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR1(\ppu/sprite_read ),
    .ADR2(\ppu/fv_cntr [2]),
    .ADR3(\ppu/sprite_fsm/sprite_range [2]),
    .ADR4(\ppu/ht_cntr [2]),
    .ADR5(\ppu/x_rendercntr[10]_y_renderingcntr[8]_AND_46_o ),
    .O(\ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT8 )
  );
  X_LUT6 #(
    .INIT ( 64'hDDFDDD5D88A88808 ))
  \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT82  (
    .ADR0(\ppu/bgrender_state_FSM_FFd2_1128 ),
    .ADR1(\ppu/ht_cntr [2]),
    .ADR2(\ppu/bgrender_state_FSM_FFd3_1127 ),
    .ADR3(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR4(\ppu/ht_cntr [4]),
    .ADR5(\ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT8 ),
    .O(\ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<2> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFBA8ABA8ABA8A ))
  \ppu/second_write_slv_mem_din[1]_Select_69_o<1>  (
    .ADR0(\ppu/v_reg_1146 ),
    .ADR1(cpu_addr[0]),
    .ADR2(\ppu/ph2_falling_slv_mem_rnw_AND_20_o ),
    .ADR3(N15),
    .ADR4(cpu_dout[1]),
    .ADR5(\ppu/control_wr ),
    .O(\ppu/second_write_slv_mem_din[1]_Select_69_o )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFBA8ABA8ABA8A ))
  \ppu/second_write_slv_mem_din[0]_Select_63_o  (
    .ADR0(\ppu/h_reg_1147 ),
    .ADR1(cpu_addr[0]),
    .ADR2(\ppu/ph2_falling_slv_mem_rnw_AND_20_o ),
    .ADR3(N17),
    .ADR4(cpu_dout[0]),
    .ADR5(\ppu/control_wr ),
    .O(\ppu/second_write_slv_mem_din[0]_Select_63_o_1011 )
  );
  X_LUT6 #(
    .INIT ( 64'hDDFDDD5D88A88808 ))
  \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT113  (
    .ADR0(\ppu/bgrender_state_FSM_FFd2_1128 ),
    .ADR1(\ppu/ht_cntr [4]),
    .ADR2(\ppu/bgrender_state_FSM_FFd3_1127 ),
    .ADR3(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR4(\ppu/vt_cntr2 [0]),
    .ADR5(\ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT111 ),
    .O(\ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<4> )
  );
  X_LUT3 #(
    .INIT ( 8'hFE ))
  \ppu/GND_5_o_background_clipping_AND_211_o_SW0  (
    .ADR0(\ppu/x_rendercntr [8]),
    .ADR1(\ppu/x_rendercntr [9]),
    .ADR2(\ppu/x_rendercntr [10]),
    .O(N19)
  );
  X_LUT6 #(
    .INIT ( 64'h8888880008080800 ))
  \ppu/GND_5_o_background_clipping_AND_211_o  (
    .ADR0(\ppu/x_rendercntr[10]_PWR_5_o_LessThan_227_o ),
    .ADR1(\ppu/n0157 ),
    .ADR2(\ppu/first_column ),
    .ADR3(N19),
    .ADR4(\ppu/GND_5_o_x_rendercntr[10]_LessThan_331_o1_1377 ),
    .ADR5(\ppu/render_mask_reg [1]),
    .O(\ppu/GND_5_o_background_clipping_AND_211_o_986 )
  );
  X_LUT3 #(
    .INIT ( 8'h01 ))
  \ppu/first_column1  (
    .ADR0(\ppu/x_rendercntr [9]),
    .ADR1(\ppu/x_rendercntr [10]),
    .ADR2(\ppu/x_rendercntr [8]),
    .O(\ppu/first_column1_2890 )
  );
  X_LUT4 #(
    .INIT ( 16'h3337 ))
  \ppu/first_column2  (
    .ADR0(\ppu/x_rendercntr [4]),
    .ADR1(\ppu/x_rendercntr [5]),
    .ADR2(\ppu/x_rendercntr [3]),
    .ADR3(\ppu/x_rendercntr [2]),
    .O(\ppu/first_column2_2891 )
  );
  X_LUT5 #(
    .INIT ( 32'h60402000 ))
  \ppu/first_column3  (
    .ADR0(\ppu/x_rendercntr [7]),
    .ADR1(\ppu/x_rendercntr [6]),
    .ADR2(\ppu/first_column1_2890 ),
    .ADR3(\ppu/first_column2_2891 ),
    .ADR4(\ppu/GND_5_o_x_rendercntr[10]_LessThan_305_o1 ),
    .O(\ppu/first_column )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFDFFFFFFF ))
  \ppu/x_rendercntr[10]_PWR_5_o_equal_170_o<10>_SW0  (
    .ADR0(\ppu/x_rendercntr [0]),
    .ADR1(\ppu/x_rendercntr [9]),
    .ADR2(\ppu/x_rendercntr [6]),
    .ADR3(\ppu/x_rendercntr [1]),
    .ADR4(\ppu/x_rendercntr [10]),
    .ADR5(\ppu/x_rendercntr [5]),
    .O(N21)
  );
  X_LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  \ppu/x_rendercntr[10]_PWR_5_o_equal_170_o<10>  (
    .ADR0(\ppu/x_rendercntr [8]),
    .ADR1(\ppu/x_rendercntr [3]),
    .ADR2(\ppu/x_rendercntr [2]),
    .ADR3(N21),
    .ADR4(\ppu/x_rendercntr [7]),
    .ADR5(\ppu/x_rendercntr [4]),
    .O(\ppu/x_rendercntr[10]_PWR_5_o_equal_170_o )
  );
  X_LUT6 #(
    .INIT ( 64'h7377777777776666 ))
  \ppu/x_rendercntr[1]_bgrender_state[2]_AND_41_o2  (
    .ADR0(\ppu/x_rendercntr [9]),
    .ADR1(\ppu/x_rendercntr [10]),
    .ADR2(\ppu/x_rendercntr[1]_bgrender_state[2]_AND_41_o1_2893 ),
    .ADR3(\ppu/x_rendercntr [6]),
    .ADR4(\ppu/x_rendercntr [7]),
    .ADR5(\ppu/x_rendercntr [8]),
    .O(\ppu/x_rendercntr[1]_bgrender_state[2]_AND_41_o2_2894 )
  );
  X_LUT6 #(
    .INIT ( 64'h3777777737776666 ))
  \ppu/next_pixel1  (
    .ADR0(\ppu/x_rendercntr [9]),
    .ADR1(\ppu/x_rendercntr [10]),
    .ADR2(\ppu/x_rendercntr [7]),
    .ADR3(\ppu/x_rendercntr [6]),
    .ADR4(\ppu/x_rendercntr [8]),
    .ADR5(\ppu/GND_5_o_x_rendercntr[10]_LessThan_331_o1_1377 ),
    .O(\ppu/next_pixel1_2895 )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT51  (
    .ADR0(\ppu/control_reg [3]),
    .ADR1(\ppu/control_reg [1]),
    .ADR2(\ppu/sprite_fsm/sprite_tile_index [0]),
    .O(\ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT5 )
  );
  X_LUT6 #(
    .INIT ( 64'hFD75A820F870F870 ))
  \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT52  (
    .ADR0(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR1(\ppu/sprite_read ),
    .ADR2(\ppu/control_reg [2]),
    .ADR3(\ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT5 ),
    .ADR4(\ppu/fv_cntr [0]),
    .ADR5(\ppu/x_rendercntr[10]_y_renderingcntr[8]_AND_46_o ),
    .O(\ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT51_2897 )
  );
  X_LUT5 #(
    .INIT ( 32'hDD5D8808 ))
  \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT53  (
    .ADR0(\ppu/bgrender_state_FSM_FFd2_1128 ),
    .ADR1(\ppu/fv_cntr [0]),
    .ADR2(\ppu/bgrender_state_FSM_FFd3_1127 ),
    .ADR3(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR4(\ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT51_2897 ),
    .O(\ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<12> )
  );
  X_LUT2 #(
    .INIT ( 4'hB ))
  \ppu/bgrender_state[2]_x_rendercntr[10]_AND_64_o_SW0  (
    .ADR0(\ppu/x_rendercntr [6]),
    .ADR1(\ppu/x_rendercntr [10]),
    .O(N25)
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \ppu/bgrender_state[2]_x_rendercntr[10]_AND_64_o  (
    .ADR0(\ppu/x_rendercntr [2]),
    .ADR1(\ppu/bgrender_state[2]_PWR_5_o_equal_95_o ),
    .ADR2(\ppu/x_rendercntr[10]_y_renderingcntr[8]_OR_73_o1 ),
    .ADR3(\ppu/x_rendercntr [3]),
    .ADR4(\ppu/x_rendercntr [8]),
    .ADR5(N25),
    .O(\ppu/bgrender_state[2]_x_rendercntr[10]_AND_64_o_985 )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/read_sel[3]_status_reg[7]_select_353_OUT<5>1  (
    .ADR0(\ppu/palette_ram_access ),
    .ADR1(\ppu/vram_read_reg [5]),
    .ADR2(\ppu/_n0711 [5]),
    .O(\ppu/read_sel[3]_status_reg[7]_select_353_OUT<5>1_2899 )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/read_sel[3]_status_reg[7]_select_353_OUT<5>2  (
    .ADR0(\ppu/sprite_fsm/oam_dout_sel ),
    .ADR1(\ppu/sprite_fsm/_n0363 [5]),
    .ADR2(\ppu/sprite_fsm/oam_temp_reg [5]),
    .O(\ppu/read_sel[3]_status_reg[7]_select_353_OUT<5>2_2900 )
  );
  X_LUT6 #(
    .INIT ( 64'h1606120214041000 ))
  \ppu/read_sel[3]_status_reg[7]_select_353_OUT<5>3  (
    .ADR0(\ppu/oam_data_rd ),
    .ADR1(\ppu/vram_data_rd ),
    .ADR2(\ppu/status_rd ),
    .ADR3(\ppu/lost_sprites_1133 ),
    .ADR4(\ppu/read_sel[3]_status_reg[7]_select_353_OUT<5>1_2899 ),
    .ADR5(\ppu/read_sel[3]_status_reg[7]_select_353_OUT<5>2_2900 ),
    .O(\ppu/read_sel[3]_status_reg[7]_select_353_OUT<5> )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \ppu/Mmux_ht_cntr[4]_slv_mem_din[4]_mux_232_OUT3_SW0  (
    .ADR0(\ppu/ht_cntr [0]),
    .ADR1(\ppu/ht_cntr [1]),
    .O(N27)
  );
  X_LUT6 #(
    .INIT ( 64'hFEEFBAAB54451001 ))
  \ppu/Mmux_ht_cntr[4]_slv_mem_din[4]_mux_232_OUT3  (
    .ADR0(\ppu/second_write_PWR_5_o_equal_39_o ),
    .ADR1(\ppu/bgrender_state[2]_x_rendercntr[10]_AND_64_o_985 ),
    .ADR2(N27),
    .ADR3(\ppu/ht_cntr [2]),
    .ADR4(\ppu/ht_reg [2]),
    .ADR5(cpu_dout[2]),
    .O(\ppu/ht_cntr[4]_slv_mem_din[4]_mux_232_OUT<2> )
  );
  X_LUT3 #(
    .INIT ( 8'h80 ))
  \ppu/_n0916_inv2  (
    .ADR0(\ppu/x_rendercntr [0]),
    .ADR1(\ppu/x_rendercntr [1]),
    .ADR2(\ppu/x_rendercntr [2]),
    .O(\ppu/_n0916_inv3_2903 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFF77228A00 ))
  \ppu/_n0916_inv3  (
    .ADR0(\ppu/bgrender_state_FSM_FFd2_1128 ),
    .ADR1(\ppu/bgrender_state_FSM_FFd3_1127 ),
    .ADR2(\ppu/x_rendercntr[10]_y_renderingcntr[8]_OR_73_o ),
    .ADR3(\ppu/_n0916_inv3_2903 ),
    .ADR4(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR5(\ppu/_n0916_inv2_2902 ),
    .O(\ppu/_n0916_inv4_2904 )
  );
  X_LUT2 #(
    .INIT ( 4'h2 ))
  \ppu/_n0916_inv4  (
    .ADR0(\ppu/_n0916_inv4_2904 ),
    .ADR1(sync_shift_reg[7]),
    .O(\ppu/_n0916_inv )
  );
  X_LUT4 #(
    .INIT ( 16'h7FFF ))
  \ppu/Mmux_ht_cntr[4]_slv_mem_din[4]_mux_232_OUT5_SW0  (
    .ADR0(\ppu/ht_cntr [0]),
    .ADR1(\ppu/ht_cntr [3]),
    .ADR2(\ppu/ht_cntr [2]),
    .ADR3(\ppu/ht_cntr [1]),
    .O(N29)
  );
  X_LUT6 #(
    .INIT ( 64'hFEEFBAAB54451001 ))
  \ppu/Mmux_ht_cntr[4]_slv_mem_din[4]_mux_232_OUT5  (
    .ADR0(\ppu/second_write_PWR_5_o_equal_39_o ),
    .ADR1(\ppu/bgrender_state[2]_x_rendercntr[10]_AND_64_o_985 ),
    .ADR2(N29),
    .ADR3(\ppu/ht_cntr [4]),
    .ADR4(\ppu/ht_reg [4]),
    .ADR5(cpu_dout[4]),
    .O(\ppu/ht_cntr[4]_slv_mem_din[4]_mux_232_OUT<4> )
  );
  X_LUT4 #(
    .INIT ( 16'hFEFF ))
  \ppu/_n0991_inv_SW0  (
    .ADR0(sync_shift_reg[7]),
    .ADR1(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR2(\ppu/bgrender_state_FSM_FFd3_1127 ),
    .ADR3(\ppu/bgrender_state_FSM_FFd2_1128 ),
    .O(N33)
  );
  X_LUT6 #(
    .INIT ( 64'h1110111055551110 ))
  \ppu/_n0991_inv  (
    .ADR0(N33),
    .ADR1(\ppu/x_rendercntr [2]),
    .ADR2(\ppu/x_rendercntr [1]),
    .ADR3(\ppu/x_rendercntr[10]_y_renderingcntr[8]_OR_73_o2 ),
    .ADR4(\ppu/GND_5_o_GND_5_o_equal_188_o<10>1 ),
    .ADR5(\ppu/x_rendercntr [3]),
    .O(\ppu/_n0991_inv_1305 )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \ppu/y_renderingcntr[8]_ppu_enable_AND_73_o1  (
    .ADR0(\ppu/x_rendercntr [0]),
    .ADR1(\ppu/x_rendercntr [1]),
    .O(\ppu/y_renderingcntr[8]_ppu_enable_AND_73_o1_2907 )
  );
  X_LUT6 #(
    .INIT ( 64'h4402222240022222 ))
  \ppu/y_renderingcntr[8]_ppu_enable_AND_73_o2  (
    .ADR0(\ppu/x_rendercntr [8]),
    .ADR1(\ppu/x_rendercntr [7]),
    .ADR2(\ppu/PWR_5_o_x_rendercntr[10]_LessThan_239_o21 ),
    .ADR3(\ppu/x_rendercntr [5]),
    .ADR4(\ppu/x_rendercntr [6]),
    .ADR5(\ppu/y_renderingcntr[8]_ppu_enable_AND_73_o1_2907 ),
    .O(\ppu/y_renderingcntr[8]_ppu_enable_AND_73_o2_2908 )
  );
  X_LUT6 #(
    .INIT ( 64'h0800080008000000 ))
  \ppu/y_renderingcntr[8]_ppu_enable_AND_73_o3  (
    .ADR0(\ppu/x_rendercntr [10]),
    .ADR1(\ppu/y_renderingcntr[8]_PWR_5_o_equal_191_o ),
    .ADR2(\ppu/x_rendercntr [9]),
    .ADR3(\ppu/y_renderingcntr[8]_ppu_enable_AND_73_o2_2908 ),
    .ADR4(\ppu/render_mask_reg [4]),
    .ADR5(\ppu/render_mask_reg [3]),
    .O(\ppu/y_renderingcntr[8]_ppu_enable_AND_73_o )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFF80FF80FF80 ))
  \ppu/_n1016_inv  (
    .ADR0(\ppu/x_rendercntr[10]_PWR_5_o_equal_273_o ),
    .ADR1(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR2(\ppu/bgrender_state_FSM_FFd3_1127 ),
    .ADR3(\ppu/second_write_y_renderingcntr[8]_OR_79_o ),
    .ADR4(\ppu/vram_addr_wr_vram_data_rd_OR_75_o ),
    .ADR5(N35),
    .O(\ppu/_n1016_inv_1320 )
  );
  X_LUT5 #(
    .INIT ( 32'hA820F870 ))
  \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT131  (
    .ADR0(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR1(\ppu/sprite_read ),
    .ADR2(\ppu/tile_index_reg [2]),
    .ADR3(\ppu/sprite_fsm/sprite_tile_index [2]),
    .ADR4(\ppu/x_rendercntr[10]_y_renderingcntr[8]_AND_46_o ),
    .O(\ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT13 )
  );
  X_LUT6 #(
    .INIT ( 64'hDDFDDDFD88EC88A8 ))
  \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT132  (
    .ADR0(\ppu/bgrender_state_FSM_FFd2_1128 ),
    .ADR1(\ppu/vt_cntr1 [1]),
    .ADR2(\ppu/bgrender_state_FSM_FFd3_1127 ),
    .ADR3(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR4(\ppu/x_rendercntr[10]_y_renderingcntr[8]_AND_46_o ),
    .ADR5(\ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT13 ),
    .O(\ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<6> )
  );
  X_LUT5 #(
    .INIT ( 32'hA820F870 ))
  \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT141  (
    .ADR0(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR1(\ppu/sprite_read ),
    .ADR2(\ppu/tile_index_reg [3]),
    .ADR3(\ppu/sprite_fsm/sprite_tile_index [3]),
    .ADR4(\ppu/x_rendercntr[10]_y_renderingcntr[8]_AND_46_o ),
    .O(\ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT14 )
  );
  X_LUT6 #(
    .INIT ( 64'hDDFDDDFD88EC88A8 ))
  \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT142  (
    .ADR0(\ppu/bgrender_state_FSM_FFd2_1128 ),
    .ADR1(\ppu/vt_cntr1 [2]),
    .ADR2(\ppu/bgrender_state_FSM_FFd3_1127 ),
    .ADR3(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR4(\ppu/x_rendercntr[10]_y_renderingcntr[8]_AND_46_o ),
    .ADR5(\ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT14 ),
    .O(\ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<7> )
  );
  X_LUT5 #(
    .INIT ( 32'hA820F870 ))
  \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT151  (
    .ADR0(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR1(\ppu/sprite_read ),
    .ADR2(\ppu/tile_index_reg [4]),
    .ADR3(\ppu/sprite_fsm/sprite_tile_index [4]),
    .ADR4(\ppu/x_rendercntr[10]_y_renderingcntr[8]_AND_46_o ),
    .O(\ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT15 )
  );
  X_LUT6 #(
    .INIT ( 64'hDDFDDDFD88EC88A8 ))
  \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT152  (
    .ADR0(\ppu/bgrender_state_FSM_FFd2_1128 ),
    .ADR1(\ppu/vt_cntr2 [0]),
    .ADR2(\ppu/bgrender_state_FSM_FFd3_1127 ),
    .ADR3(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR4(\ppu/x_rendercntr[10]_y_renderingcntr[8]_AND_46_o ),
    .ADR5(\ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT15 ),
    .O(\ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<8> )
  );
  X_LUT5 #(
    .INIT ( 32'hA820F870 ))
  \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT161  (
    .ADR0(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR1(\ppu/sprite_read ),
    .ADR2(\ppu/tile_index_reg [5]),
    .ADR3(\ppu/sprite_fsm/sprite_tile_index [5]),
    .ADR4(\ppu/x_rendercntr[10]_y_renderingcntr[8]_AND_46_o ),
    .O(\ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT16 )
  );
  X_LUT6 #(
    .INIT ( 64'hDDFDDDFD88EC88A8 ))
  \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT162  (
    .ADR0(\ppu/bgrender_state_FSM_FFd2_1128 ),
    .ADR1(\ppu/vt_cntr2 [1]),
    .ADR2(\ppu/bgrender_state_FSM_FFd3_1127 ),
    .ADR3(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR4(\ppu/x_rendercntr[10]_y_renderingcntr[8]_AND_46_o ),
    .ADR5(\ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT16 ),
    .O(\ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<9> )
  );
  X_LUT4 #(
    .INIT ( 16'h8AAA ))
  \ppu/bgrender_state_FSM_FFd3-In1  (
    .ADR0(\ppu/bgrender_state_FSM_FFd3_1127 ),
    .ADR1(\ppu/x_rendercntr [2]),
    .ADR2(\ppu/x_rendercntr [1]),
    .ADR3(\ppu/x_rendercntr [0]),
    .O(\ppu/bgrender_state_FSM_FFd3-In1_2914 )
  );
  X_LUT6 #(
    .INIT ( 64'hAAAAEEEAEEEAEEEA ))
  \ppu/bgrender_state_FSM_FFd3-In2  (
    .ADR0(\ppu/bgrender_state_FSM_FFd3-In1_2914 ),
    .ADR1(\ppu/_n0916_inv1_1397 ),
    .ADR2(\ppu/n0157 ),
    .ADR3(\ppu/y_renderingcntr[8]_PWR_5_o_equal_191_o ),
    .ADR4(\ppu/oddframe_1098 ),
    .ADR5(\ppu/y_renderingcntr[8]_GND_5_o_equal_121_o ),
    .O(\ppu/bgrender_state_FSM_FFd3-In2_2915 )
  );
  X_LUT6 #(
    .INIT ( 64'h2226222222262226 ))
  \ppu/bgrender_state_FSM_FFd3-In3  (
    .ADR0(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR1(\ppu/bgrender_state_FSM_FFd2_1128 ),
    .ADR2(\ppu/x_rendercntr[10]_y_renderingcntr[8]_OR_73_o2 ),
    .ADR3(\ppu/x_rendercntr[10]_y_renderingcntr[8]_OR_73_o ),
    .ADR4(\ppu/x_rendercntr [3]),
    .ADR5(\ppu/GND_5_o_GND_5_o_equal_188_o<10>1 ),
    .O(\ppu/bgrender_state_FSM_FFd3-In3_2916 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFF02000000 ))
  \ppu/bgrender_state_FSM_FFd3-In4  (
    .ADR0(\ppu/x_rendercntr [1]),
    .ADR1(\ppu/x_rendercntr [2]),
    .ADR2(\ppu/bgrender_state_FSM_FFd3_1127 ),
    .ADR3(\ppu/bgrender_state_FSM_FFd3-In3_2916 ),
    .ADR4(\ppu/x_rendercntr [0]),
    .ADR5(\ppu/bgrender_state_FSM_FFd3-In2_2915 ),
    .O(\ppu/bgrender_state_FSM_FFd3-In )
  );
  X_LUT6 #(
    .INIT ( 64'h8A88888882888888 ))
  \ppu/bgrender_state_FSM_FFd2-In1  (
    .ADR0(\ppu/bgrender_state_FSM_FFd3_1127 ),
    .ADR1(\ppu/bgrender_state_FSM_FFd2_1128 ),
    .ADR2(\ppu/x_rendercntr [2]),
    .ADR3(\ppu/x_rendercntr [1]),
    .ADR4(\ppu/x_rendercntr [0]),
    .ADR5(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .O(\ppu/bgrender_state_FSM_FFd2-In1_2917 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFAA020202 ))
  \ppu/bgrender_state_FSM_FFd2-In2  (
    .ADR0(\ppu/_n0916_inv1_1397 ),
    .ADR1(\ppu/n0157 ),
    .ADR2(\ppu/y_renderingcntr[8]_PWR_5_o_equal_191_o ),
    .ADR3(\ppu/oddframe_1098 ),
    .ADR4(\ppu/y_renderingcntr[8]_GND_5_o_equal_121_o ),
    .ADR5(\ppu/bgrender_state_FSM_FFd2-In1_2917 ),
    .O(\ppu/bgrender_state_FSM_FFd2-In2_2918 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFF0808082A ))
  \ppu/bgrender_state_FSM_FFd2-In3  (
    .ADR0(\ppu/bgrender_state_FSM_FFd2_1128 ),
    .ADR1(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR2(\ppu/x_rendercntr[10]_PWR_5_o_equal_170_o ),
    .ADR3(\ppu/bgrender_state_FSM_FFd3_1127 ),
    .ADR4(\ppu/x_rendercntr[10]_y_renderingcntr[8]_OR_73_o ),
    .ADR5(\ppu/bgrender_state_FSM_FFd2-In2_2918 ),
    .O(\ppu/bgrender_state_FSM_FFd2-In )
  );
  X_LUT6 #(
    .INIT ( 64'h0008000000000000 ))
  \controller_top/read_sel[1]_controller1_data[7]_select_23_OUT<0>11  (
    .ADR0(cpu_addr[14]),
    .ADR1(cpu_addr[4]),
    .ADR2(cpu_addr[3]),
    .ADR3(cpu_addr[5]),
    .ADR4(cpu_addr[2]),
    .ADR5(cpu_addr[1]),
    .O(\controller_top/read_sel[1]_controller1_data[7]_select_23_OUT<0>11_2919 )
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \controller_top/read_sel[1]_controller1_data[7]_select_23_OUT<0>12  (
    .ADR0(cpu_addr[7]),
    .ADR1(cpu_addr[6]),
    .ADR2(cpu_addr[8]),
    .ADR3(cpu_addr[9]),
    .ADR4(cpu_addr[11]),
    .ADR5(cpu_addr[10]),
    .O(\controller_top/read_sel[1]_controller1_data[7]_select_23_OUT<0>12_2920 )
  );
  X_LUT5 #(
    .INIT ( 32'h01000000 ))
  \controller_top/read_sel[1]_controller1_data[7]_select_23_OUT<0>13  (
    .ADR0(cpu_addr[13]),
    .ADR1(cpu_addr[12]),
    .ADR2(cpu_addr[15]),
    .ADR3(\controller_top/read_sel[1]_controller1_data[7]_select_23_OUT<0>12_2920 ),
    .ADR4(\controller_top/read_sel[1]_controller1_data[7]_select_23_OUT<0>11_2919 ),
    .O(\controller_top/read_sel[1]_controller1_data[7]_select_23_OUT<0>1 )
  );
  X_LUT3 #(
    .INIT ( 8'hAC ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel311  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .ADR2(\ppu/sprite_fsm/sprite_attributes [3]),
    .O(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel311_2921 )
  );
  X_LUT5 #(
    .INIT ( 32'hFFF0EEEE ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel316  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg<0> ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg<7> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .ADR4(\ppu/sprite_fsm/sprite_attributes [3]),
    .O(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel316_2924 )
  );
  X_LUT5 #(
    .INIT ( 32'hECA00000 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel317  (
    .ADR0(\ppu/sprite_fsm/valid_sprite [1]),
    .ADR1(\ppu/sprite_fsm/valid_sprite [0]),
    .ADR2(\ppu/sprite_fsm/sprite_mux/sprite_sel[7]_sprite_pixel_0[3]_select_17_OUT<1>23 ),
    .ADR3(\ppu/sprite_fsm/sprite_mux/sprite_sel[7]_sprite_pixel_0[3]_select_17_OUT<1>21 ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv1 ),
    .O(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel317_2925 )
  );
  X_LUT4 #(
    .INIT ( 16'hBFAF ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_priority11  (
    .ADR0(\ppu/sprite_fsm/sprite_attributes [2]),
    .ADR1(\ppu/render_mask_reg [2]),
    .ADR2(\ppu/render_mask_reg [4]),
    .ADR3(\ppu/first_column ),
    .O(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_priority1 )
  );
  X_LUT6 #(
    .INIT ( 64'hAAAAAAAEAAAAAAAA ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_priority17  (
    .ADR0(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_priority1 ),
    .ADR1(\ppu/sprite_fsm/sprite_mux/sprite_sel[7]_sprite_pixel_0[3]_select_17_OUT<3>21 ),
    .ADR2(\ppu/sprite_fsm/sprite_buff_pixel<6> [1]),
    .ADR3(\ppu/sprite_fsm/sprite_mux/sprite_sel [1]),
    .ADR4(\ppu/sprite_fsm/sprite_mux/sprite_sel [0]),
    .ADR5(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_priority15 ),
    .O(\ppu/sprite_priority )
  );
  X_LUT4 #(
    .INIT ( 16'h2000 ))
  \ppu/sprite_fsm/n_cnt_en_n_cnt_overflow_AND_109_o1  (
    .ADR0(\ppu/sprite_fsm/m_cnt [1]),
    .ADR1(\ppu/sprite_fsm/oam_state_FSM_FFd2_2007 ),
    .ADR2(\ppu/sprite_fsm/oam_state_FSM_FFd1_2008 ),
    .ADR3(\ppu/sprite_fsm/m_cnt [0]),
    .O(\ppu/sprite_fsm/n_cnt_en1 )
  );
  X_LUT6 #(
    .INIT ( 64'hB9998888BBBBAAAA ))
  \ppu/sprite_fsm/n_cnt_en_n_cnt_overflow_AND_109_o2  (
    .ADR0(\ppu/sprite_fsm/oam_state_FSM_FFd4_2005 ),
    .ADR1(\ppu/sprite_fsm/oam_state_FSM_FFd1_2008 ),
    .ADR2(\ppu/sprite_fsm/m_cnt [0]),
    .ADR3(\ppu/sprite_fsm/m_cnt [1]),
    .ADR4(\ppu/sprite_fsm/oam_state_FSM_FFd2_2007 ),
    .ADR5(\ppu/sprite_fsm/sprite_in_range ),
    .O(\ppu/sprite_fsm/n_cnt_en2 )
  );
  X_LUT6 #(
    .INIT ( 64'h0808080008000800 ))
  \ppu/sprite_fsm/n_cnt_en_n_cnt_overflow_AND_109_o3  (
    .ADR0(\ppu/sprite_fsm/n_cnt [5]),
    .ADR1(\ppu/sprite_fsm/oam_state_FSM_FFd3-In3_1425 ),
    .ADR2(\ppu/sprite_fsm/oam_state_FSM_FFd1-In3_1430 ),
    .ADR3(\ppu/sprite_fsm/n_cnt_en1 ),
    .ADR4(\ppu/sprite_fsm/n_cnt_en2 ),
    .ADR5(\ppu/sprite_fsm/oam_state_FSM_FFd3_2006 ),
    .O(\ppu/sprite_fsm/n_cnt_en_n_cnt_overflow_AND_109_o )
  );
  X_LUT4 #(
    .INIT ( 16'hA888 ))
  \ppu/sprite_fsm/n_cnt_en3  (
    .ADR0(\ppu/sprite_fsm/oam_state_FSM_FFd3-In3_1425 ),
    .ADR1(\ppu/sprite_fsm/n_cnt_en1 ),
    .ADR2(\ppu/sprite_fsm/oam_state_FSM_FFd3_2006 ),
    .ADR3(\ppu/sprite_fsm/n_cnt_en2 ),
    .O(\ppu/sprite_fsm/n_cnt_en )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFEEEF000F000 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel110  (
    .ADR0(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel16_2933 ),
    .ADR1(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel19_2935 ),
    .ADR2(\ppu/sprite_fsm/sprite_mux/sprite_sel [2]),
    .ADR3(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel17_2934 ),
    .ADR4(\ppu/sprite_fsm/sprite_mux/sprite_sel[7]_sprite_pixel_0[3]_select_17_OUT<3>11 ),
    .ADR5(\ppu/sprite_fsm/sprite_mux/sprite_sel[7]_sprite_pixel_0[3]_select_17_OUT<3>21 ),
    .O(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel110_2936 )
  );
  X_LUT6 #(
    .INIT ( 64'h8880888088808800 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel114  (
    .ADR0(\ppu/render_mask_reg [4]),
    .ADR1(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel11 ),
    .ADR2(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel14_2932 ),
    .ADR3(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel13_2931 ),
    .ADR4(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel112 ),
    .ADR5(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel110_2936 ),
    .O(\ppu/sprite_pixel [0])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel21  (
    .ADR0(\ppu/render_mask_reg [4]),
    .ADR1(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel11 ),
    .O(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel2 )
  );
  X_LUT6 #(
    .INIT ( 64'hAAAAA0A0AAAA2000 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel214  (
    .ADR0(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel2 ),
    .ADR1(\ppu/sprite_fsm/sprite_mux/sprite_sel [2]),
    .ADR2(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel14_2932 ),
    .ADR3(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel212 ),
    .ADR4(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel23 ),
    .ADR5(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel29 ),
    .O(\ppu/sprite_pixel [1])
  );
  X_LUT4 #(
    .INIT ( 16'h8880 ))
  \ppu/sprite_fsm/Mmux_oam_temp_reg_wr1_SW0  (
    .ADR0(\ppu/next_pixel ),
    .ADR1(\ppu/sprite_fsm/pixel_cnt [0]),
    .ADR2(\ppu/render_mask_reg [4]),
    .ADR3(\ppu/render_mask_reg [3]),
    .O(N39)
  );
  X_LUT6 #(
    .INIT ( 64'h2E22A8882222A888 ))
  \ppu/sprite_fsm/Mmux_oam_temp_reg_wr1  (
    .ADR0(N39),
    .ADR1(\ppu/sprite_fsm/oam_state_FSM_FFd2_2007 ),
    .ADR2(\ppu/sprite_fsm/oam_state_FSM_FFd3_2006 ),
    .ADR3(\ppu/sprite_fsm/oam_state_FSM_FFd4_2005 ),
    .ADR4(\ppu/sprite_fsm/oam_state_FSM_FFd1_2008 ),
    .ADR5(\ppu/x_rendercntr[10]_PWR_5_o_equal_312_o ),
    .O(\ppu/sprite_fsm/oam_temp_reg_wr )
  );
  X_LUT5 #(
    .INIT ( 32'h40000000 ))
  \ppu/sprite_fsm/oam_state_FSM_FFd3-In1  (
    .ADR0(\ppu/sprite_fsm/oam_state_FSM_FFd4-In4_1428 ),
    .ADR1(\ppu/sprite_fsm/sec_oam_addr_cnt [4]),
    .ADR2(\ppu/sprite_fsm/oam_state_FSM_FFd2_2007 ),
    .ADR3(\ppu/sprite_fsm/oam_state_FSM_FFd1_2008 ),
    .ADR4(\ppu/sprite_fsm/oam_state_FSM_FFd3-In41 ),
    .O(\ppu/sprite_fsm/oam_state_FSM_FFd3-In1_2945 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF000200020002 ))
  \ppu/sprite_fsm/oam_state_FSM_FFd3-In2  (
    .ADR0(\ppu/x_rendercntr[10]_GND_5_o_equal_122_o ),
    .ADR1(\ppu/sprite_fsm/oam_state_FSM_FFd2_2007 ),
    .ADR2(\ppu/sprite_fsm/oam_state_FSM_FFd1_2008 ),
    .ADR3(\ppu/sprite_fsm/oam_state_FSM_FFd3_2006 ),
    .ADR4(\ppu/next_pixel ),
    .ADR5(\ppu/sprite_fsm/oam_state_FSM_FFd3-In1_2945 ),
    .O(\ppu/sprite_fsm/oam_state_FSM_FFd3-In2_2946 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFF00200220 ))
  \ppu/sprite_fsm/oam_state_FSM_FFd3-In3  (
    .ADR0(\ppu/sprite_fsm/oam_state_FSM_FFd3-In3_1425 ),
    .ADR1(\ppu/x_rendercntr[10]_PWR_5_o_equal_273_o ),
    .ADR2(\ppu/sprite_fsm/oam_state_FSM_FFd1_2008 ),
    .ADR3(\ppu/sprite_fsm/oam_state_FSM_FFd2_2007 ),
    .ADR4(\ppu/sprite_fsm/oam_state_FSM_FFd3_2006 ),
    .ADR5(\ppu/sprite_fsm/oam_state_FSM_FFd3-In2_2946 ),
    .O(\ppu/sprite_fsm/oam_state_FSM_FFd3-In4_2947 )
  );
  X_LUT4 #(
    .INIT ( 16'h0189 ))
  \ppu/sprite_fsm/oam_state_FSM_FFd3-In4  (
    .ADR0(\ppu/sprite_fsm/oam_state_FSM_FFd2_2007 ),
    .ADR1(\ppu/sprite_fsm/oam_state_FSM_FFd1_2008 ),
    .ADR2(\ppu/sprite_fsm/oam_state_FSM_FFd4_2005 ),
    .ADR3(\ppu/x_rendercntr[10]_PWR_5_o_equal_170_o ),
    .O(\ppu/sprite_fsm/oam_state_FSM_FFd3-In5_2948 )
  );
  X_LUT6 #(
    .INIT ( 64'h5455111154555555 ))
  \ppu/sprite_fsm/oam_state_FSM_FFd3-In5  (
    .ADR0(\ppu/x_rendercntr[10]_PWR_5_o_equal_273_o ),
    .ADR1(\ppu/sprite_fsm/oam_state_FSM_FFd1_2008 ),
    .ADR2(\ppu/sprite_fsm/oam_state_FSM_FFd1-In2_1431 ),
    .ADR3(\ppu/sprite_fsm/sprite_in_range ),
    .ADR4(\ppu/sprite_fsm/oam_state_FSM_FFd4_2005 ),
    .ADR5(\ppu/sprite_fsm/oam_state_FSM_FFd2_2007 ),
    .O(\ppu/sprite_fsm/oam_state_FSM_FFd3-In6_2949 )
  );
  X_LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \ppu/sprite_fsm/oam_state_FSM_FFd3-In6  (
    .ADR0(\ppu/sprite_fsm/oam_state_FSM_FFd3_2006 ),
    .ADR1(\ppu/sprite_fsm/oam_state_FSM_FFd3-In5_2948 ),
    .ADR2(\ppu/sprite_fsm/oam_state_FSM_FFd3-In6_2949 ),
    .ADR3(\ppu/sprite_fsm/oam_state_FSM_FFd4_2005 ),
    .ADR4(\ppu/sprite_fsm/oam_state_FSM_FFd3-In4_2947 ),
    .O(\ppu/sprite_fsm/oam_state_FSM_FFd3-In )
  );
  X_LUT6 #(
    .INIT ( 64'h0000020088888A88 ))
  \ppu/sprite_fsm/oam_state_FSM_FFd2-In2  (
    .ADR0(\ppu/sprite_fsm/oam_state_FSM_FFd2-In1_2950 ),
    .ADR1(\ppu/sprite_fsm/oam_state_FSM_FFd4_2005 ),
    .ADR2(\ppu/sprite_fsm/oam_state_FSM_FFd4-In4_1428 ),
    .ADR3(\ppu/sprite_fsm/sec_oam_addr_cnt [4]),
    .ADR4(\ppu/sprite_fsm/oam_state_FSM_FFd1_2008 ),
    .ADR5(\ppu/sprite_fsm/sprite_in_range ),
    .O(\ppu/sprite_fsm/oam_state_FSM_FFd2-In2_2951 )
  );
  X_LUT6 #(
    .INIT ( 64'h0078007000000000 ))
  \ppu/sprite_fsm/sec_oam_addr_cnt_en1  (
    .ADR0(\ppu/sprite_fsm/oam_state_FSM_FFd4_2005 ),
    .ADR1(\ppu/sprite_fsm/oam_state_FSM_FFd3_2006 ),
    .ADR2(\ppu/sprite_fsm/oam_state_FSM_FFd2_2007 ),
    .ADR3(\ppu/sprite_fsm/oam_state_FSM_FFd1_2008 ),
    .ADR4(\ppu/sprite_fsm/sprite_in_range ),
    .ADR5(\ppu/sprite_fsm/oam_state_FSM_FFd3-In3_1425 ),
    .O(\ppu/sprite_fsm/sec_oam_addr_cnt_en1_2952 )
  );
  X_LUT5 #(
    .INIT ( 32'hABBB0111 ))
  \ppu/sprite_fsm/sec_oam_addr_cnt_en2  (
    .ADR0(\ppu/sprite_fsm/oam_state_FSM_FFd4_2005 ),
    .ADR1(\ppu/sprite_fsm/oam_state_FSM_FFd3_2006 ),
    .ADR2(\ppu/sprite_fsm/sec_oam_addr_cnt [1]),
    .ADR3(\ppu/sprite_fsm/sec_oam_addr_cnt [0]),
    .ADR4(\ppu/sprite_fsm/oam_state_FSM_FFd3-In41 ),
    .O(\ppu/sprite_fsm/sec_oam_addr_cnt_en2_2953 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFEAAAAAAA ))
  \ppu/sprite_fsm/sec_oam_addr_cnt_en3  (
    .ADR0(\ppu/sprite_fsm/oam_state_FSM_FFd4-In8_1418 ),
    .ADR1(\ppu/next_pixel ),
    .ADR2(\ppu/sprite_fsm/sec_oam_addr_cnt_en2_2953 ),
    .ADR3(\ppu/sprite_fsm/oam_state_FSM_FFd2_2007 ),
    .ADR4(\ppu/sprite_fsm/oam_state_FSM_FFd1_2008 ),
    .ADR5(\ppu/sprite_fsm/sec_oam_addr_cnt_en1_2952 ),
    .O(\ppu/sprite_fsm/sec_oam_addr_cnt_en )
  );
  X_LUT5 #(
    .INIT ( 32'hD4DDD4D4 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o1_SW0  (
    .ADR0(\ppu/sprite_fsm/sprite_x_coord [5]),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<5> ),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<4> ),
    .ADR3(\ppu/sprite_fsm/sprite_x_coord [3]),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<3> ),
    .O(N43)
  );
  X_LUT5 #(
    .INIT ( 32'hFDDD9888 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o1_SW1  (
    .ADR0(\ppu/sprite_fsm/sprite_x_coord [5]),
    .ADR1(\ppu/sprite_fsm/sprite_x_coord [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<3> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<4> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<5> ),
    .O(N44)
  );
  X_LUT5 #(
    .INIT ( 32'hA0FA20F2 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o1_SW2  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<4> ),
    .ADR1(\ppu/sprite_fsm/sprite_x_coord [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<5> ),
    .ADR3(\ppu/sprite_fsm/sprite_x_coord [5]),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<3> ),
    .O(N45)
  );
  X_LUT5 #(
    .INIT ( 32'hEEE82222 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o1_SW3  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<5> ),
    .ADR1(\ppu/sprite_fsm/sprite_x_coord [5]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<3> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<4> ),
    .ADR4(\ppu/sprite_fsm/sprite_x_coord [3]),
    .O(N46)
  );
  X_LUT6 #(
    .INIT ( 64'h02138A9B4657CEDF ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o1  (
    .ADR0(\ppu/sprite_fsm/sprite_x_coord [4]),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o1_1440 ),
    .ADR2(N44),
    .ADR3(N43),
    .ADR4(N46),
    .ADR5(N45),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o2 )
  );
  X_LUT5 #(
    .INIT ( 32'h10000000 ))
  \ppu/sprite_fsm/oam_state_FSM_FFd4-In4  (
    .ADR0(\ppu/sprite_fsm/oam_state_FSM_FFd3_2006 ),
    .ADR1(\ppu/sprite_fsm/oam_state_FSM_FFd4_2005 ),
    .ADR2(\ppu/sprite_fsm/sec_oam_addr_cnt [1]),
    .ADR3(\ppu/next_pixel ),
    .ADR4(\ppu/sprite_fsm/sec_oam_addr_cnt [0]),
    .O(\ppu/sprite_fsm/oam_state_FSM_FFd4-In6_2961 )
  );
  X_LUT5 #(
    .INIT ( 32'h2AAAAAAA ))
  \ppu/sprite_fsm/oam_state_FSM_FFd4-In5  (
    .ADR0(\ppu/sprite_fsm/oam_state_FSM_FFd4_2005 ),
    .ADR1(\ppu/sprite_fsm/pixel_cnt [1]),
    .ADR2(\ppu/sprite_fsm/pixel_cnt [2]),
    .ADR3(\ppu/sprite_fsm/pixel_cnt [0]),
    .ADR4(\ppu/next_pixel ),
    .O(\ppu/sprite_fsm/oam_state_FSM_FFd4-In7_2962 )
  );
  X_LUT6 #(
    .INIT ( 64'h8888888888888000 ))
  \ppu/sprite_fsm/oam_state_FSM_FFd4-In6  (
    .ADR0(\ppu/sprite_fsm/oam_state_FSM_FFd2_2007 ),
    .ADR1(\ppu/sprite_fsm/oam_state_FSM_FFd1_2008 ),
    .ADR2(\ppu/x_rendercntr[10]_PWR_5_o_equal_170_o ),
    .ADR3(\ppu/sprite_fsm/oam_state_FSM_FFd3_2006 ),
    .ADR4(\ppu/sprite_fsm/oam_state_FSM_FFd4-In7_2962 ),
    .ADR5(\ppu/sprite_fsm/oam_state_FSM_FFd4-In6_2961 ),
    .O(\ppu/sprite_fsm/oam_state_FSM_FFd4-In9_2963 )
  );
  X_LUT5 #(
    .INIT ( 32'hF7FFFFFF ))
  \ppu/sprite_fsm/oam_state_FSM_FFd4-In7  (
    .ADR0(\ppu/y_renderingcntr [3]),
    .ADR1(\ppu/y_renderingcntr [2]),
    .ADR2(\ppu/y_renderingcntr [4]),
    .ADR3(\ppu/y_renderingcntr [1]),
    .ADR4(\ppu/y_renderingcntr[8]_x_rendercntr[10]_AND_204_o1 ),
    .O(\ppu/sprite_fsm/oam_state_FSM_FFd4-In10 )
  );
  X_LUT6 #(
    .INIT ( 64'h1511151504000404 ))
  \ppu/sprite_fsm/oam_state_FSM_FFd4-In8  (
    .ADR0(\ppu/sprite_fsm/oam_state_FSM_FFd4-In12 ),
    .ADR1(\ppu/sprite_fsm/oam_state_FSM_FFd4_2005 ),
    .ADR2(\ppu/x_rendercntr[10]_GND_5_o_equal_122_o ),
    .ADR3(\ppu/sprite_fsm/oam_state_FSM_FFd4-In10 ),
    .ADR4(\ppu/x_rendercntr[10]_PWR_5_o_equal_101_o ),
    .ADR5(\ppu/y_renderingcntr[8]_x_rendercntr[10]_AND_203_o ),
    .O(\ppu/sprite_fsm/oam_state_FSM_FFd4-In11 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAEA ))
  \ppu/sprite_fsm/oam_state_FSM_FFd4-In9  (
    .ADR0(\ppu/sprite_fsm/oam_state_FSM_FFd4-In11 ),
    .ADR1(\ppu/sprite_fsm/oam_state_FSM_FFd4-In8_1418 ),
    .ADR2(\ppu/sprite_fsm/sec_oam_addr_cnt [4]),
    .ADR3(\ppu/sprite_fsm/oam_state_FSM_FFd4-In4_1428 ),
    .ADR4(\ppu/sprite_fsm/oam_state_FSM_FFd4-In9_2963 ),
    .ADR5(\ppu/sprite_fsm/oam_state_FSM_FFd4-In5_2960 ),
    .O(\ppu/sprite_fsm/oam_state_FSM_FFd4-In )
  );
  X_LUT3 #(
    .INIT ( 8'h80 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o21  (
    .ADR0(\ppu/sprite_fsm/sprite_x_coord [4]),
    .ADR1(\ppu/sprite_fsm/sprite_x_coord [5]),
    .ADR2(\ppu/sprite_fsm/sprite_x_coord [3]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o21_2966 )
  );
  X_LUT6 #(
    .INIT ( 64'hCEFF8CEF8CEF08CE ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22  (
    .ADR0(\ppu/sprite_fsm/sprite_x_coord [6]),
    .ADR1(\ppu/sprite_fsm/sprite_x_coord [7]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<6> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<7> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o21_2966 ),
    .ADR5(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o2 ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o )
  );
  X_LUT5 #(
    .INIT ( 32'h8A8AAA8A ))
  \ppu/sprite_fsm/oam_state_FSM_FFd1-In1  (
    .ADR0(\ppu/sprite_fsm/oam_state_FSM_FFd1_2008 ),
    .ADR1(\ppu/sprite_fsm/oam_state_FSM_FFd4_2005 ),
    .ADR2(\ppu/sprite_fsm/oam_state_FSM_FFd3_2006 ),
    .ADR3(\ppu/sprite_fsm/oam_state_FSM_FFd1-In2_1431 ),
    .ADR4(\ppu/sprite_fsm/oam_state_FSM_FFd2_2007 ),
    .O(\ppu/sprite_fsm/oam_state_FSM_FFd1-In1_2967 )
  );
  X_LUT6 #(
    .INIT ( 64'h80808080C4F48080 ))
  \ppu/sprite_fsm/oam_state_FSM_FFd1-In2  (
    .ADR0(\ppu/sprite_fsm/sprite_in_range ),
    .ADR1(\ppu/sprite_fsm/oam_state_FSM_FFd4_2005 ),
    .ADR2(\ppu/sprite_fsm/oam_state_FSM_FFd2_2007 ),
    .ADR3(\ppu/sprite_fsm/oam_state_FSM_FFd1_2008 ),
    .ADR4(\ppu/sprite_fsm/n_cnt [5]),
    .ADR5(\ppu/sprite_fsm/oam_state_FSM_FFd1-In3_1430 ),
    .O(\ppu/sprite_fsm/oam_state_FSM_FFd1-In4 )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFFEAAA ))
  \ppu/sprite_fsm/oam_state_FSM_FFd1-In3  (
    .ADR0(\ppu/sprite_fsm/oam_state_FSM_FFd2-In3 ),
    .ADR1(\ppu/sprite_fsm/oam_state_FSM_FFd3-In3_1425 ),
    .ADR2(\ppu/sprite_fsm/oam_state_FSM_FFd3_2006 ),
    .ADR3(\ppu/sprite_fsm/oam_state_FSM_FFd1-In4 ),
    .ADR4(\ppu/sprite_fsm/oam_state_FSM_FFd1-In1_2967 ),
    .O(\ppu/sprite_fsm/oam_state_FSM_FFd1-In )
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \ppu/sprite_fsm/Mmux_sprite_in_range1_SW0  (
    .ADR0(\ppu/sprite_fsm/y_diff_reg1 [5]),
    .ADR1(\ppu/sprite_fsm/y_diff_reg1 [4]),
    .O(N53)
  );
  X_LUT6 #(
    .INIT ( 64'h0001000000010001 ))
  \ppu/sprite_fsm/Mmux_sprite_in_range1  (
    .ADR0(\ppu/sprite_fsm/y_diff_reg1 [8]),
    .ADR1(\ppu/sprite_fsm/y_diff_reg1 [7]),
    .ADR2(\ppu/sprite_fsm/y_diff_reg1 [6]),
    .ADR3(N53),
    .ADR4(\ppu/control_reg [3]),
    .ADR5(\ppu/sprite_fsm/y_diff_reg1 [3]),
    .O(\ppu/sprite_fsm/sprite_in_range )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \ppu/vga_top/_n01651_SW0  (
    .ADR0(\ppu/vga_top/v_cnt [6]),
    .ADR1(\ppu/vga_top/v_cnt [8]),
    .O(N55)
  );
  X_LUT6 #(
    .INIT ( 64'h4000000000000000 ))
  \ppu/vga_top/_n01651  (
    .ADR0(\ppu/vga_top/v_cnt [9]),
    .ADR1(\ppu/vga_top/GND_9_o_GND_9_o_equal_8_o ),
    .ADR2(\ppu/vga_top/v_cnt [3]),
    .ADR3(\ppu/vga_top/v_cnt [0]),
    .ADR4(\ppu/vga_top/v_cnt [7]),
    .ADR5(N55),
    .O(\ppu/vga_top/_n01651_2031 )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFFFFBF ))
  \ppu/vga_top/x_writecntr[9]_PWR_11_o_equal_47_o<9>_SW0  (
    .ADR0(\ppu/vga_top/x_writecntr [6]),
    .ADR1(\ppu/vga_top/x_writecntr [1]),
    .ADR2(\ppu/vga_top/x_writecntr [0]),
    .ADR3(\ppu/vga_top/x_writecntr [5]),
    .ADR4(\ppu/vga_top/x_writecntr [7]),
    .O(N57)
  );
  X_LUT6 #(
    .INIT ( 64'h4000000000000000 ))
  \ppu/vga_top/x_writecntr[9]_PWR_11_o_equal_47_o<9>  (
    .ADR0(N57),
    .ADR1(\ppu/vga_top/x_writecntr [4]),
    .ADR2(\ppu/vga_top/x_writecntr [9]),
    .ADR3(\ppu/vga_top/x_writecntr [3]),
    .ADR4(\ppu/vga_top/x_writecntr [2]),
    .ADR5(\ppu/vga_top/x_writecntr [8]),
    .O(\ppu/vga_top/x_writecntr[9]_PWR_11_o_equal_47_o )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFDFFFFFFF ))
  \ppu/vga_top/x_ppucntr[10]_PWR_11_o_equal_36_o<10>_SW0  (
    .ADR0(\ppu/vga_top/x_ppucntr [4]),
    .ADR1(\ppu/vga_top/x_ppucntr [7]),
    .ADR2(\ppu/vga_top/x_ppucntr [10]),
    .ADR3(\ppu/vga_top/x_ppucntr [3]),
    .ADR4(\ppu/vga_top/x_ppucntr [2]),
    .ADR5(\ppu/vga_top/x_ppucntr [8]),
    .O(N59)
  );
  X_LUT6 #(
    .INIT ( 64'h0008000000000000 ))
  \ppu/vga_top/x_ppucntr[10]_PWR_11_o_equal_36_o<10>  (
    .ADR0(\ppu/vga_top/x_ppucntr [9]),
    .ADR1(\ppu/vga_top/x_ppucntr [1]),
    .ADR2(\ppu/vga_top/x_ppucntr [6]),
    .ADR3(N59),
    .ADR4(\ppu/vga_top/x_ppucntr [5]),
    .ADR5(\ppu/vga_top/x_ppucntr [0]),
    .O(\ppu/vga_top/x_ppucntr[10]_PWR_11_o_equal_36_o )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \ppu/vga_top/GND_9_o_GND_9_o_equal_15_o<9>_SW0  (
    .ADR0(\ppu/vga_top/v_cnt [6]),
    .ADR1(\ppu/vga_top/v_cnt [5]),
    .ADR2(\ppu/vga_top/v_cnt [8]),
    .ADR3(\ppu/vga_top/v_cnt [2]),
    .ADR4(\ppu/vga_top/v_cnt [4]),
    .O(N61)
  );
  X_LUT6 #(
    .INIT ( 64'h0008000000000000 ))
  \ppu/vga_top/GND_9_o_GND_9_o_equal_15_o<9>  (
    .ADR0(\ppu/vga_top/v_cnt [1]),
    .ADR1(\ppu/vga_top/v_cnt [0]),
    .ADR2(\ppu/vga_top/v_cnt [7]),
    .ADR3(N61),
    .ADR4(\ppu/vga_top/v_cnt [9]),
    .ADR5(\ppu/vga_top/v_cnt [3]),
    .O(\ppu/vga_top/GND_9_o_GND_9_o_equal_15_o )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Mmux_cnt[4]_GND_11_o_mux_50_OUT63  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/Mmux_cnt[4]_GND_11_o_mux_50_OUT61 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/cnt[4]_GND_11_o_mux_50_OUT<2> )
  );
  X_LUT3 #(
    .INIT ( 8'h24 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/decision3_SW0  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_0s [1]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_1s [1]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [4]),
    .O(N63)
  );
  X_LUT6 #(
    .INIT ( 64'hD4FF00D4B200FFB2 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/decision3  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_1s [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_0s [2]),
    .ADR2(N63),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_1s [3]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_0s [3]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [4]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/decision3_2429 )
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \ppu/vga_top/tmds_transmitter/encoder_b/decision2_SW0  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [3]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [4]),
    .O(N65)
  );
  X_LUT6 #(
    .INIT ( 64'hFF01010101010101 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/decision2  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [1]),
    .ADR2(N65),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/Msub_n0208_lut [2]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/Msub_n0208_lut [1]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_b/Msub_n0208_lut [3]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/decision2_2440 )
  );
  X_LUT6 #(
    .INIT ( 64'h36639CC99CC93663 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Mmux_cnt[4]_GND_11_o_mux_50_OUT101  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/stage2_in [8]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [4]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/Msub_n0211_cy [3]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_40_OUT_cy<3> ),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/Msub_n0208_cy [3]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_38_OUT_cy<3> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/Mmux_cnt[4]_GND_11_o_mux_50_OUT10 )
  );
  X_LUT4 #(
    .INIT ( 16'hA820 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Mmux_cnt[4]_GND_11_o_mux_50_OUT103  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/decision2_2440 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/Mmux_cnt[4]_GND_11_o_mux_50_OUT101_2980 ),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/Mmux_cnt[4]_GND_11_o_mux_50_OUT10 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/cnt[4]_GND_11_o_mux_50_OUT<4> )
  );
  X_LUT5 #(
    .INIT ( 32'h36639CC9 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Mmux_cnt[4]_GND_11_o_mux_50_OUT61  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/decision3_2545 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>21 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>1 ),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/n0208 [2]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/n0211 [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/Mmux_cnt[4]_GND_11_o_mux_50_OUT6 )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Mmux_cnt[4]_GND_11_o_mux_50_OUT63  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/Mmux_cnt[4]_GND_11_o_mux_50_OUT61_2982 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/cnt[4]_GND_11_o_mux_50_OUT<2> )
  );
  X_LUT5 #(
    .INIT ( 32'h287D7D28 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Mmux_cnt[4]_GND_11_o_mux_50_OUT83  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/decision3_2545 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_44_OUT_cy<0>2 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>3 ),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_47_OUT_cy<0>2 ),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_47_OUT_lut<0>3 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/Mmux_cnt[4]_GND_11_o_mux_50_OUT82 )
  );
  X_LUT3 #(
    .INIT ( 8'h24 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/decision3_SW0  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s [1]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s [1]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [4]),
    .O(N67)
  );
  X_LUT6 #(
    .INIT ( 64'hD4FF00D4B200FFB2 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/decision3  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s [2]),
    .ADR2(N67),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s [3]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s [3]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [4]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/decision3_2545 )
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \ppu/vga_top/tmds_transmitter/encoder_g/decision2_SW0  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [3]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [4]),
    .O(N69)
  );
  X_LUT6 #(
    .INIT ( 64'hFF01010101010101 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/decision2  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [1]),
    .ADR2(N69),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/Msub_n0208_lut [2]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/Msub_n0208_lut [1]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_g/Msub_n0208_lut [3]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/decision2_2556 )
  );
  X_LUT6 #(
    .INIT ( 64'h36639CC99CC93663 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Mmux_cnt[4]_GND_11_o_mux_50_OUT101  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/stage2_in [8]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [4]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/Msub_n0211_cy [3]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_40_OUT_cy<3> ),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/Msub_n0208_cy [3]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_38_OUT_cy<3> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/Mmux_cnt[4]_GND_11_o_mux_50_OUT10 )
  );
  X_LUT4 #(
    .INIT ( 16'hA820 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Mmux_cnt[4]_GND_11_o_mux_50_OUT103  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/decision2_2556 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/Mmux_cnt[4]_GND_11_o_mux_50_OUT101_2988 ),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/Mmux_cnt[4]_GND_11_o_mux_50_OUT10 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/cnt[4]_GND_11_o_mux_50_OUT<4> )
  );
  X_LUT5 #(
    .INIT ( 32'h36639CC9 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Mmux_cnt[4]_GND_11_o_mux_50_OUT61  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/decision3_2655 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>21 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>1 ),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/n0208 [2]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/n0211 [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/Mmux_cnt[4]_GND_11_o_mux_50_OUT6 )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Mmux_cnt[4]_GND_11_o_mux_50_OUT63  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/Mmux_cnt[4]_GND_11_o_mux_50_OUT61_2990 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/cnt[4]_GND_11_o_mux_50_OUT<2> )
  );
  X_LUT5 #(
    .INIT ( 32'h287D7D28 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Mmux_cnt[4]_GND_11_o_mux_50_OUT83  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/decision3_2655 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_44_OUT_cy<0>2 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>3 ),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_47_OUT_cy<0>2 ),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_47_OUT_lut<0>3 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/Mmux_cnt[4]_GND_11_o_mux_50_OUT82 )
  );
  X_LUT3 #(
    .INIT ( 8'h24 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/decision3_SW0  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s [1]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s [1]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [4]),
    .O(N71)
  );
  X_LUT6 #(
    .INIT ( 64'hD4FF00D4B200FFB2 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/decision3  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s [2]),
    .ADR2(N71),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s [3]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s [3]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [4]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/decision3_2655 )
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \ppu/vga_top/tmds_transmitter/encoder_r/decision2_SW0  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [3]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [4]),
    .O(N73)
  );
  X_LUT6 #(
    .INIT ( 64'hFF01010101010101 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/decision2  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [1]),
    .ADR2(N73),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/Msub_n0208_lut [2]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/Msub_n0208_lut [1]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_r/Msub_n0208_lut [3]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/decision2_2666 )
  );
  X_LUT6 #(
    .INIT ( 64'h36639CC99CC93663 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Mmux_cnt[4]_GND_11_o_mux_50_OUT101  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/stage2_in [8]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [4]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/Msub_n0211_cy [3]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_40_OUT_cy<3> ),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/Msub_n0208_cy [3]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_38_OUT_cy<3> ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/Mmux_cnt[4]_GND_11_o_mux_50_OUT10 )
  );
  X_LUT5 #(
    .INIT ( 32'h287D7D28 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Mmux_cnt[4]_GND_11_o_mux_50_OUT102  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/decision3_2655 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>4 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_44_OUT_cy<0>3 ),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_47_OUT_lut<0>4 ),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_47_OUT_cy<0>3 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/Mmux_cnt[4]_GND_11_o_mux_50_OUT101_2996 )
  );
  X_LUT4 #(
    .INIT ( 16'hA820 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Mmux_cnt[4]_GND_11_o_mux_50_OUT103  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/decision2_2666 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/Mmux_cnt[4]_GND_11_o_mux_50_OUT101_2996 ),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/Mmux_cnt[4]_GND_11_o_mux_50_OUT10 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/cnt[4]_GND_11_o_mux_50_OUT<4> )
  );
  X_LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  \sprite_dma/oam_dma_state_FSM_FFd2-In1  (
    .ADR0(\sprite_dma/oam_dma_addr_lsb [6]),
    .ADR1(\sprite_dma/oam_dma_addr_lsb [7]),
    .ADR2(\sprite_dma/oam_dma_addr_lsb [5]),
    .ADR3(\sprite_dma/oam_dma_addr_lsb [4]),
    .ADR4(\sprite_dma/oam_dma_addr_lsb [3]),
    .ADR5(\sprite_dma/oam_dma_addr_lsb [2]),
    .O(\sprite_dma/oam_dma_state_FSM_FFd2-In1_2997 )
  );
  X_LUT3 #(
    .INIT ( 8'hF7 ))
  \sprite_dma/oam_dma_state_FSM_FFd2-In3  (
    .ADR0(\sprite_dma/oam_dma_addr_lsb [0]),
    .ADR1(\sprite_dma/oam_dma_addr_lsb [1]),
    .ADR2(\sprite_dma/oam_dma_state_FSM_FFd2-In1_2997 ),
    .O(\sprite_dma/oam_dma_state_FSM_FFd2-In3_2998 )
  );
  X_LUT6 #(
    .INIT ( 64'hFDFFFDF8FDF8FDF8 ))
  \sprite_dma/oam_dma_state_FSM_FFd2-In4  (
    .ADR0(\sprite_dma/oam_dma_state_FSM_FFd1_2845 ),
    .ADR1(\sprite_dma/oam_dma_state_FSM_FFd2-In3_2998 ),
    .ADR2(\sprite_dma/oam_dma_state_FSM_FFd3_2819 ),
    .ADR3(\sprite_dma/oam_dma_state_FSM_FFd2_2818 ),
    .ADR4(\sprite_dma/oam_dma_state_FSM_FFd2-In2_2801 ),
    .ADR5(even_cycle_924),
    .O(\sprite_dma/oam_dma_state_FSM_FFd2-In )
  );
  X_LUT3 #(
    .INIT ( 8'hFD ))
  \sprite_dma/oam_dma_state_FSM_FFd2-In2_SW0  (
    .ADR0(ag6502_addr[14]),
    .ADR1(ag6502_addr[15]),
    .ADR2(ag6502_addr[0]),
    .O(N75)
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \sprite_dma/oam_dma_state_FSM_FFd2-In2  (
    .ADR0(ag6502_addr[2]),
    .ADR1(ag6502_rnw),
    .ADR2(ag6502_addr[4]),
    .ADR3(ag6502_addr[3]),
    .ADR4(ag6502_addr[1]),
    .ADR5(N75),
    .O(\sprite_dma/oam_dma_state_FSM_FFd2-In2_2801 )
  );
  X_BUF   clk_in_IBUF (
    .I(clk_in),
    .O(clk_in_IBUF_777)
  );
  X_BUF   rstn_in_IBUF (
    .I(NlwRenamedSig_IO_rstn_in),
    .O(rstn_in_IBUF_778)
  );
  X_BUF   ctrl1_data_IBUF (
    .I(NlwRenamedSig_IO_ctrl1_data),
    .O(ctrl1_data_IBUF_779)
  );
  X_BUF   ctrl2_data_IBUF (
    .I(NlwRenamedSig_IO_ctrl2_data),
    .O(ctrl2_data_IBUF_780)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/lost_sprites  (
    .CLK(clk),
    .I(\ppu/lost_sprites_glue_set_3008 ),
    .SRST(\ppu/rst_vblank_clr_OR_7_o ),
    .O(\ppu/lost_sprites_1133 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite0_hit  (
    .CLK(clk),
    .I(\ppu/sprite0_hit_glue_set_3009 ),
    .SRST(\ppu/rst_vblank_clr_OR_7_o ),
    .O(\ppu/sprite0_hit_1134 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/read_enable  (
    .CLK(clk),
    .I(\ppu/read_enable_glue_set_3010 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/read_enable_1131 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \ppu/read_enable_glue_set  (
    .ADR0(\ppu/read_enable_1131 ),
    .ADR1(\ppu/ph2_rising_836 ),
    .O(\ppu/read_enable_glue_set_3010 )
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite0_in_range_0  (
    .CLK(clk),
    .I(\ppu/sprite_fsm/sprite0_in_range_0_glue_set_3011 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite0_in_range_0_1952 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/v_blank  (
    .CLK(clk),
    .I(\ppu/vga_top/v_blank_glue_set_3012 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/v_blank_2196 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \ppu/vga_top/v_sync  (
    .CLK(clk),
    .I(\ppu/vga_top/v_sync_glue_rst_3013 ),
    .SSET(sync_shift_reg[7]),
    .O(\ppu/vga_top/v_sync_2197 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_FF #(
    .INIT ( 1'b1 ))
  \ppu/vga_top/h_sync  (
    .CLK(clk),
    .I(\ppu/vga_top/h_sync_glue_rst_3014 ),
    .O(\ppu/vga_top/h_sync_2253 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/Mcount_x_rendercntr_cy<1>_rt  (
    .ADR0(\ppu/x_rendercntr [1]),
    .O(\ppu/Mcount_x_rendercntr_cy<1>_rt_3016 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/Mcount_x_rendercntr_cy<2>_rt  (
    .ADR0(\ppu/x_rendercntr [2]),
    .O(\ppu/Mcount_x_rendercntr_cy<2>_rt_3017 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/Mcount_x_rendercntr_cy<3>_rt  (
    .ADR0(\ppu/x_rendercntr [3]),
    .O(\ppu/Mcount_x_rendercntr_cy<3>_rt_3018 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/Mcount_x_rendercntr_cy<4>_rt  (
    .ADR0(\ppu/x_rendercntr [4]),
    .O(\ppu/Mcount_x_rendercntr_cy<4>_rt_3019 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/Mcount_x_rendercntr_cy<5>_rt  (
    .ADR0(\ppu/x_rendercntr [5]),
    .O(\ppu/Mcount_x_rendercntr_cy<5>_rt_3020 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/Mcount_x_rendercntr_cy<6>_rt  (
    .ADR0(\ppu/x_rendercntr [6]),
    .O(\ppu/Mcount_x_rendercntr_cy<6>_rt_3021 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/Mcount_x_rendercntr_cy<7>_rt  (
    .ADR0(\ppu/x_rendercntr [7]),
    .O(\ppu/Mcount_x_rendercntr_cy<7>_rt_3022 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/Mcount_x_rendercntr_cy<8>_rt  (
    .ADR0(\ppu/x_rendercntr [8]),
    .O(\ppu/Mcount_x_rendercntr_cy<8>_rt_3023 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/Mcount_x_rendercntr_cy<9>_rt  (
    .ADR0(\ppu/x_rendercntr [9]),
    .O(\ppu/Mcount_x_rendercntr_cy<9>_rt_3024 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/sprite_fsm/Mcount_scanline_cnt_cy<7>_rt  (
    .ADR0(\ppu/sprite_fsm/scanline_cnt [7]),
    .O(\ppu/sprite_fsm/Mcount_scanline_cnt_cy<7>_rt_3025 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/sprite_fsm/Mcount_scanline_cnt_cy<6>_rt  (
    .ADR0(\ppu/sprite_fsm/scanline_cnt [6]),
    .O(\ppu/sprite_fsm/Mcount_scanline_cnt_cy<6>_rt_3026 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/sprite_fsm/Mcount_scanline_cnt_cy<5>_rt  (
    .ADR0(\ppu/sprite_fsm/scanline_cnt [5]),
    .O(\ppu/sprite_fsm/Mcount_scanline_cnt_cy<5>_rt_3027 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/sprite_fsm/Mcount_scanline_cnt_cy<4>_rt  (
    .ADR0(\ppu/sprite_fsm/scanline_cnt [4]),
    .O(\ppu/sprite_fsm/Mcount_scanline_cnt_cy<4>_rt_3028 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/sprite_fsm/Mcount_scanline_cnt_cy<3>_rt  (
    .ADR0(\ppu/sprite_fsm/scanline_cnt [3]),
    .O(\ppu/sprite_fsm/Mcount_scanline_cnt_cy<3>_rt_3029 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/sprite_fsm/Mcount_scanline_cnt_cy<2>_rt  (
    .ADR0(\ppu/sprite_fsm/scanline_cnt [2]),
    .O(\ppu/sprite_fsm/Mcount_scanline_cnt_cy<2>_rt_3030 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/sprite_fsm/Mcount_scanline_cnt_cy<1>_rt  (
    .ADR0(\ppu/sprite_fsm/scanline_cnt [1]),
    .O(\ppu/sprite_fsm/Mcount_scanline_cnt_cy<1>_rt_3031 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<6>_rt  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<6> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<6>_rt_3032 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<5>_rt  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<5> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<5>_rt_3033 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<4>_rt  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<4> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<4>_rt_3034 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<3>_rt  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<3> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<3>_rt_3035 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<2>_rt  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<2> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<2>_rt_3036 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<1>_rt  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<1> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_cy<1>_rt_3037 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/vga_top/Mcount_startupcntr_cy<10>_rt  (
    .ADR0(\ppu/vga_top/startupcntr [10]),
    .O(\ppu/vga_top/Mcount_startupcntr_cy<10>_rt_3038 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/vga_top/Mcount_startupcntr_cy<9>_rt  (
    .ADR0(\ppu/vga_top/startupcntr [9]),
    .O(\ppu/vga_top/Mcount_startupcntr_cy<9>_rt_3039 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/vga_top/Mcount_startupcntr_cy<8>_rt  (
    .ADR0(\ppu/vga_top/startupcntr [8]),
    .O(\ppu/vga_top/Mcount_startupcntr_cy<8>_rt_3040 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/vga_top/Mcount_startupcntr_cy<7>_rt  (
    .ADR0(\ppu/vga_top/startupcntr [7]),
    .O(\ppu/vga_top/Mcount_startupcntr_cy<7>_rt_3041 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/vga_top/Mcount_startupcntr_cy<6>_rt  (
    .ADR0(\ppu/vga_top/startupcntr [6]),
    .O(\ppu/vga_top/Mcount_startupcntr_cy<6>_rt_3042 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/vga_top/Mcount_startupcntr_cy<5>_rt  (
    .ADR0(\ppu/vga_top/startupcntr [5]),
    .O(\ppu/vga_top/Mcount_startupcntr_cy<5>_rt_3043 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/vga_top/Mcount_startupcntr_cy<4>_rt  (
    .ADR0(\ppu/vga_top/startupcntr [4]),
    .O(\ppu/vga_top/Mcount_startupcntr_cy<4>_rt_3044 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/vga_top/Mcount_startupcntr_cy<3>_rt  (
    .ADR0(\ppu/vga_top/startupcntr [3]),
    .O(\ppu/vga_top/Mcount_startupcntr_cy<3>_rt_3045 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/vga_top/Mcount_startupcntr_cy<2>_rt  (
    .ADR0(\ppu/vga_top/startupcntr [2]),
    .O(\ppu/vga_top/Mcount_startupcntr_cy<2>_rt_3046 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/vga_top/Mcount_startupcntr_cy<1>_rt  (
    .ADR0(\ppu/vga_top/startupcntr [1]),
    .O(\ppu/vga_top/Mcount_startupcntr_cy<1>_rt_3047 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/vga_top/Mcount_x_ppucntr_cy<9>_rt  (
    .ADR0(\ppu/vga_top/x_ppucntr [9]),
    .O(\ppu/vga_top/Mcount_x_ppucntr_cy<9>_rt_3048 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/vga_top/Mcount_x_ppucntr_cy<8>_rt  (
    .ADR0(\ppu/vga_top/x_ppucntr [8]),
    .O(\ppu/vga_top/Mcount_x_ppucntr_cy<8>_rt_3049 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/vga_top/Mcount_x_ppucntr_cy<7>_rt  (
    .ADR0(\ppu/vga_top/x_ppucntr [7]),
    .O(\ppu/vga_top/Mcount_x_ppucntr_cy<7>_rt_3050 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/vga_top/Mcount_x_ppucntr_cy<6>_rt  (
    .ADR0(\ppu/vga_top/x_ppucntr [6]),
    .O(\ppu/vga_top/Mcount_x_ppucntr_cy<6>_rt_3051 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/vga_top/Mcount_x_ppucntr_cy<5>_rt  (
    .ADR0(\ppu/vga_top/x_ppucntr [5]),
    .O(\ppu/vga_top/Mcount_x_ppucntr_cy<5>_rt_3052 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/vga_top/Mcount_x_ppucntr_cy<4>_rt  (
    .ADR0(\ppu/vga_top/x_ppucntr [4]),
    .O(\ppu/vga_top/Mcount_x_ppucntr_cy<4>_rt_3053 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/vga_top/Mcount_x_ppucntr_cy<3>_rt  (
    .ADR0(\ppu/vga_top/x_ppucntr [3]),
    .O(\ppu/vga_top/Mcount_x_ppucntr_cy<3>_rt_3054 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/vga_top/Mcount_x_ppucntr_cy<2>_rt  (
    .ADR0(\ppu/vga_top/x_ppucntr [2]),
    .O(\ppu/vga_top/Mcount_x_ppucntr_cy<2>_rt_3055 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/vga_top/Mcount_x_ppucntr_cy<1>_rt  (
    .ADR0(\ppu/vga_top/x_ppucntr [1]),
    .O(\ppu/vga_top/Mcount_x_ppucntr_cy<1>_rt_3056 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/vga_top/Mcount_h_cnt_cy<8>_rt  (
    .ADR0(\ppu/vga_top/h_cnt [8]),
    .O(\ppu/vga_top/Mcount_h_cnt_cy<8>_rt_3057 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/vga_top/Mcount_h_cnt_cy<7>_rt  (
    .ADR0(\ppu/vga_top/h_cnt [7]),
    .O(\ppu/vga_top/Mcount_h_cnt_cy<7>_rt_3058 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/vga_top/Mcount_h_cnt_cy<6>_rt  (
    .ADR0(\ppu/vga_top/h_cnt [6]),
    .O(\ppu/vga_top/Mcount_h_cnt_cy<6>_rt_3059 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/vga_top/Mcount_h_cnt_cy<5>_rt  (
    .ADR0(\ppu/vga_top/h_cnt [5]),
    .O(\ppu/vga_top/Mcount_h_cnt_cy<5>_rt_3060 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/vga_top/Mcount_h_cnt_cy<4>_rt  (
    .ADR0(\ppu/vga_top/h_cnt [4]),
    .O(\ppu/vga_top/Mcount_h_cnt_cy<4>_rt_3061 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/vga_top/Mcount_h_cnt_cy<3>_rt  (
    .ADR0(\ppu/vga_top/h_cnt [3]),
    .O(\ppu/vga_top/Mcount_h_cnt_cy<3>_rt_3062 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/vga_top/Mcount_h_cnt_cy<2>_rt  (
    .ADR0(\ppu/vga_top/h_cnt [2]),
    .O(\ppu/vga_top/Mcount_h_cnt_cy<2>_rt_3063 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/vga_top/Mcount_h_cnt_cy<1>_rt  (
    .ADR0(\ppu/vga_top/h_cnt [1]),
    .O(\ppu/vga_top/Mcount_h_cnt_cy<1>_rt_3064 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \sprite_dma/Mcount_oam_dma_addr_lsb_cy<6>_rt  (
    .ADR0(\sprite_dma/oam_dma_addr_lsb [6]),
    .O(\sprite_dma/Mcount_oam_dma_addr_lsb_cy<6>_rt_3065 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \sprite_dma/Mcount_oam_dma_addr_lsb_cy<5>_rt  (
    .ADR0(\sprite_dma/oam_dma_addr_lsb [5]),
    .O(\sprite_dma/Mcount_oam_dma_addr_lsb_cy<5>_rt_3066 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \sprite_dma/Mcount_oam_dma_addr_lsb_cy<4>_rt  (
    .ADR0(\sprite_dma/oam_dma_addr_lsb [4]),
    .O(\sprite_dma/Mcount_oam_dma_addr_lsb_cy<4>_rt_3067 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \sprite_dma/Mcount_oam_dma_addr_lsb_cy<3>_rt  (
    .ADR0(\sprite_dma/oam_dma_addr_lsb [3]),
    .O(\sprite_dma/Mcount_oam_dma_addr_lsb_cy<3>_rt_3068 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \sprite_dma/Mcount_oam_dma_addr_lsb_cy<2>_rt  (
    .ADR0(\sprite_dma/oam_dma_addr_lsb [2]),
    .O(\sprite_dma/Mcount_oam_dma_addr_lsb_cy<2>_rt_3069 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \sprite_dma/Mcount_oam_dma_addr_lsb_cy<1>_rt  (
    .ADR0(\sprite_dma/oam_dma_addr_lsb [1]),
    .O(\sprite_dma/Mcount_oam_dma_addr_lsb_cy<1>_rt_3070 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/Mcount_x_rendercntr_xor<10>_rt  (
    .ADR0(\ppu/x_rendercntr [10]),
    .O(\ppu/Mcount_x_rendercntr_xor<10>_rt_3071 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/sprite_fsm/Mcount_scanline_cnt_xor<8>_rt  (
    .ADR0(\ppu/sprite_fsm/scanline_cnt [8]),
    .O(\ppu/sprite_fsm/Mcount_scanline_cnt_xor<8>_rt_3072 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_xor<7>_rt  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<7> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_xor<7>_rt_3073 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/vga_top/Mcount_startupcntr_xor<11>_rt  (
    .ADR0(\ppu/vga_top/startupcntr [11]),
    .O(\ppu/vga_top/Mcount_startupcntr_xor<11>_rt_3074 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/vga_top/Mcount_x_ppucntr_xor<10>_rt  (
    .ADR0(\ppu/vga_top/x_ppucntr [10]),
    .O(\ppu/vga_top/Mcount_x_ppucntr_xor<10>_rt_3075 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \ppu/vga_top/Mcount_h_cnt_xor<9>_rt  (
    .ADR0(\ppu/vga_top/h_cnt [9]),
    .O(\ppu/vga_top/Mcount_h_cnt_xor<9>_rt_3076 ),
    .ADR1(GND)
  );
  X_LUT2 #(
    .INIT ( 4'hA ))
  \sprite_dma/Mcount_oam_dma_addr_lsb_xor<7>_rt  (
    .ADR0(\sprite_dma/oam_dma_addr_lsb [7]),
    .O(\sprite_dma/Mcount_oam_dma_addr_lsb_xor<7>_rt_3077 ),
    .ADR1(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/h_sel_cntr  (
    .CLK(clk),
    .I(\ppu/h_sel_cntr_rstpot_3078 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/h_sel_cntr_1088 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/oddframe  (
    .CLK(clk),
    .I(\ppu/oddframe_rstpot_3079 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/oddframe_1098 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  even_cycle (
    .CLK(clk),
    .I(even_cycle_rstpot_3080),
    .SRST(sync_shift_reg[7]),
    .O(even_cycle_924),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/v_sel_cntr  (
    .CLK(clk),
    .I(\ppu/v_sel_cntr_rstpot_3081 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/v_sel_cntr_1087 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \controller_top/controller2_data_reg  (
    .CLK(clk),
    .I(\controller_top/controller2_data_reg_rstpot_3082 ),
    .SSET(sync_shift_reg[7]),
    .O(\controller_top/controller2_data_reg_1407 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \controller_top/controller1_data_reg  (
    .CLK(clk),
    .I(\controller_top/controller1_data_reg_rstpot_3083 ),
    .SSET(sync_shift_reg[7]),
    .O(\controller_top/controller1_data_reg_1408 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \controller_top/controller_latch  (
    .CLK(clk),
    .I(\controller_top/controller_latch_rstpot_3084 ),
    .SRST(sync_shift_reg[7]),
    .O(\controller_top/controller_latch_789 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \ppu/sprite_fsm/sprite0_in_range_1_rstpot  (
    .ADR0(\ppu/x_rendercntr[10]_GND_5_o_equal_122_o ),
    .ADR1(\ppu/sprite_fsm/sprite0_in_range_1_1978 ),
    .ADR2(\ppu/sprite_fsm/sprite0_in_range_0_1952 ),
    .O(\ppu/sprite_fsm/sprite0_in_range_1_rstpot_3085 )
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite0_in_range_1  (
    .CLK(clk),
    .I(\ppu/sprite_fsm/sprite0_in_range_1_rstpot_3085 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite0_in_range_1_1978 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/buff_sel  (
    .CLK(clk),
    .I(\ppu/vga_top/buff_sel_rstpot_3086 ),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/vga_top/buff_sel_2220 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/clkgen_cnt_en  (
    .CLK(clk),
    .I(\ppu/clkgen_cnt_en_rstpot ),
    .O(\ppu/clkgen_cnt_en_1182 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/attribute_read_reg  (
    .CLK(clk),
    .I(\ppu/attribute_read_reg_rstpot_3088 ),
    .O(\ppu/attribute_read_reg_1124 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/bg_lsb_read_reg  (
    .CLK(clk),
    .I(\ppu/bg_lsb_read_reg_rstpot_3089 ),
    .O(\ppu/bg_lsb_read_reg_1125 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/bg_msb_read_reg  (
    .CLK(clk),
    .I(\ppu/bg_msb_read_reg_rstpot_3090 ),
    .O(\ppu/bg_msb_read_reg_1126 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/ppu_mem_wr_request_reg  (
    .CLK(clk),
    .I(\ppu/ppu_mem_wr_request_reg_rstpot_3091 ),
    .O(\ppu/ppu_mem_wr_request_reg_839 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/irq  (
    .CLK(clk),
    .I(\ppu/irq_rstpot_3092 ),
    .O(\ppu/irq_838 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \controller_top/controller2_out_clk  (
    .CLK(clk),
    .I(\controller_top/controller2_out_clk_rstpot ),
    .O(\controller_top/controller2_out_clk_788 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \controller_top/controller1_out_clk  (
    .CLK(clk),
    .I(\controller_top/controller1_out_clk_rstpot ),
    .O(\controller_top/controller1_out_clk_787 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \sprite_dma/oam_dma_state_FSM_FFd3  (
    .CLK(clk),
    .I(\sprite_dma/oam_dma_state_FSM_FFd3_rstpot_3095 ),
    .O(\sprite_dma/oam_dma_state_FSM_FFd3_2819 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/interrupt_flag  (
    .CLK(clk),
    .I(\ppu/interrupt_flag_rstpot_3096 ),
    .O(\ppu/interrupt_flag_1132 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \memory_manager/cpu_work_ram_rd_ack  (
    .CLK(clk),
    .I(\memory_manager/cpu_work_ram_rd_ack_rstpot_3097 ),
    .O(\memory_manager/cpu_work_ram_rd_ack_1279 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \memory_manager/cpu_prog_rom_rd_ack  (
    .CLK(clk),
    .I(\memory_manager/cpu_prog_rom_rd_ack_rstpot_3098 ),
    .O(\memory_manager/cpu_prog_rom_rd_ack_1280 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/n_cnt_max_reached  (
    .CLK(clk),
    .I(\ppu/sprite_fsm/n_cnt_max_reached_rstpot_3099 ),
    .O(\ppu/sprite_fsm/n_cnt_max_reached_2009 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/vga_top/h_blank  (
    .CLK(clk),
    .I(\ppu/vga_top/h_blank_rstpot_3100 ),
    .O(\ppu/vga_top/h_blank_2252 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/second_write  (
    .CLK(clk),
    .I(\ppu/second_write_rstpot1_3101 ),
    .O(\ppu/second_write_1083 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \ppu/nametable_read_reg  (
    .CLK(clk),
    .I(\ppu/nametable_read_reg_rstpot1_3102 ),
    .O(\ppu/nametable_read_reg_1097 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT4 #(
    .INIT ( 16'h44D4 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_x_in[7]_pixel_cnt[7]_LessThan_28_o1_SW3  (
    .ADR0(\ppu/sprite_fsm/sprite_x_coord [4]),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<4> ),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<3> ),
    .ADR3(\ppu/sprite_fsm/sprite_x_coord [3]),
    .O(N77)
  );
  X_LUT4 #(
    .INIT ( 16'hDF45 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_x_in[7]_pixel_cnt[7]_LessThan_28_o1_SW4  (
    .ADR0(\ppu/sprite_fsm/sprite_x_coord [4]),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<3> ),
    .ADR2(\ppu/sprite_fsm/sprite_x_coord [3]),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<4> ),
    .O(N78)
  );
  X_LUT5 #(
    .INIT ( 32'hFF880888 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel16_SW0  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .ADR1(\ppu/sprite_fsm/valid_sprite [7]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<7> ),
    .ADR3(\ppu/sprite_fsm/valid_sprite [6]),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .O(N82)
  );
  X_LUT5 #(
    .INIT ( 32'h0D0F55FF ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel19_SW0  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<0> ),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .ADR3(\ppu/sprite_fsm/valid_sprite [7]),
    .ADR4(\ppu/sprite_fsm/valid_sprite [6]),
    .O(N84)
  );
  X_LUT6 #(
    .INIT ( 64'hC0A0000000000000 ))
  \ppu/sprite_fsm/sprite_mux/sprite_sel[7]_sprite_pixel_0[3]_select_17_OUT<3>111  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .ADR2(\ppu/sprite_fsm/valid_sprite [5]),
    .ADR3(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv1 ),
    .ADR5(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_3185 ),
    .O(\ppu/sprite_fsm/sprite_mux/sprite_sel[7]_sprite_pixel_0[3]_select_17_OUT<3>11 )
  );
  X_LUT3 #(
    .INIT ( 8'hAC ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel313_SW0  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<7> ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<0> ),
    .ADR2(\ppu/sprite_fsm/sprite_attributes [3]),
    .O(N88)
  );
  X_LUT6 #(
    .INIT ( 64'hEAC0000000000000 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel313  (
    .ADR0(\ppu/sprite_fsm/valid_sprite [4]),
    .ADR1(\ppu/sprite_fsm/valid_sprite [5]),
    .ADR2(N88),
    .ADR3(\ppu/sprite_fsm/sprite_mux/sprite_sel[7]_sprite_pixel_0[3]_select_17_OUT<1>243 ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv1 ),
    .ADR5(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_3185 ),
    .O(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel313_2922 )
  );
  X_LUT6 #(
    .INIT ( 64'hC0A0000000000000 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel17  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .ADR2(\ppu/sprite_fsm/valid_sprite [2]),
    .ADR3(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv1 ),
    .ADR5(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_3185 ),
    .O(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel17_2934 )
  );
  X_LUT5 #(
    .INIT ( 32'hFFCCFAFA ))
  \ppu/sprite_fsm/sprite_mux/out31_SW0  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg<0> ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg<7> ),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .ADR4(\ppu/sprite_fsm/sprite_attributes [3]),
    .O(N90)
  );
  X_LUT6 #(
    .INIT ( 64'hFFEF000010000000 ))
  \ppu/Mmux_palette_rgb_rom_address61  (
    .ADR0(\ppu/render_mask_reg [3]),
    .ADR1(\ppu/render_mask_reg [4]),
    .ADR2(\ppu/palette_ram_access ),
    .ADR3(\ppu/_n0711 [5]),
    .ADR4(\ppu/GND_5_o_background_clipping_AND_211_o_986 ),
    .ADR5(\ppu/_n0712 [5]),
    .O(\ppu/palette_rgb_rom_address [5])
  );
  X_LUT6 #(
    .INIT ( 64'hFFEF000010000000 ))
  \ppu/Mmux_palette_rgb_rom_address51  (
    .ADR0(\ppu/render_mask_reg [3]),
    .ADR1(\ppu/render_mask_reg [4]),
    .ADR2(\ppu/palette_ram_access ),
    .ADR3(\ppu/_n0711 [4]),
    .ADR4(\ppu/GND_5_o_background_clipping_AND_211_o_986 ),
    .ADR5(\ppu/_n0712 [4]),
    .O(\ppu/palette_rgb_rom_address [4])
  );
  X_LUT6 #(
    .INIT ( 64'hC0A0000000000000 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/Mmux_sprite_pixel21  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<0> ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<7> ),
    .ADR2(\ppu/sprite_fsm/valid_sprite [6]),
    .ADR3(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv1 ),
    .ADR5(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o ),
    .O(\ppu/sprite_fsm/sprite_buff_pixel<6> [1])
  );
  X_LUT6 #(
    .INIT ( 64'h08AE08AE8AEF08AE ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_x_in[7]_pixel_cnt[7]_LessThan_28_o1_SW0  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt_7_1_3182 ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt_6_1_3181 ),
    .ADR2(\ppu/sprite_fsm/sprite_x_coord_6_1_3184 ),
    .ADR3(\ppu/sprite_fsm/sprite_x_coord_7_1_3183 ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<5> ),
    .ADR5(\ppu/sprite_fsm/sprite_x_coord [5]),
    .O(N96)
  );
  X_LUT6 #(
    .INIT ( 64'hDF0DDF0D4F04DF0D ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_x_in[7]_pixel_cnt[7]_LessThan_28_o1_SW1  (
    .ADR0(\ppu/sprite_fsm/sprite_x_coord_6_1_3184 ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt_6_1_3181 ),
    .ADR2(\ppu/sprite_fsm/sprite_x_coord_7_1_3183 ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt_7_1_3182 ),
    .ADR4(\ppu/sprite_fsm/sprite_x_coord [5]),
    .ADR5(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<5> ),
    .O(N97)
  );
  X_LUT5 #(
    .INIT ( 32'hFFCA3500 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv11  (
    .ADR0(N77),
    .ADR1(N78),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_x_in[7]_pixel_cnt[7]_LessThan_28_o1 ),
    .ADR3(N96),
    .ADR4(N97),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv1 )
  );
  X_LUT5 #(
    .INIT ( 32'hFF800000 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel318  (
    .ADR0(\ppu/sprite_fsm/valid_sprite [2]),
    .ADR1(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel316_2924 ),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv1 ),
    .ADR3(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel317_2925 ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o ),
    .O(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel318_2926 )
  );
  X_LUT6 #(
    .INIT ( 64'hC0A0000000000000 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel26  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg<0> ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg<7> ),
    .ADR2(\ppu/sprite_fsm/valid_sprite [2]),
    .ADR3(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv1 ),
    .ADR5(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_3185 ),
    .O(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel25 )
  );
  X_LUT6 #(
    .INIT ( 64'hAAC0AA00EAC0AA00 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel213_SW0  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg<0> ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg<0> ),
    .ADR2(\ppu/sprite_fsm/valid_sprite [4]),
    .ADR3(\ppu/sprite_fsm/valid_sprite [3]),
    .ADR4(\ppu/sprite_fsm/sprite_mux/sprite_sel[7]_sprite_pixel_0[3]_select_17_OUT<1>243 ),
    .ADR5(N90),
    .O(N109)
  );
  X_LUT6 #(
    .INIT ( 64'hAAC0AA00EAC0AA00 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel213_SW1  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg<7> ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg<7> ),
    .ADR2(\ppu/sprite_fsm/valid_sprite [4]),
    .ADR3(\ppu/sprite_fsm/valid_sprite [3]),
    .ADR4(\ppu/sprite_fsm/sprite_mux/sprite_sel[7]_sprite_pixel_0[3]_select_17_OUT<1>243 ),
    .ADR5(N90),
    .O(N110)
  );
  X_LUT5 #(
    .INIT ( 32'hC8400000 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel213  (
    .ADR0(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv1 ),
    .ADR2(N109),
    .ADR3(N110),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o ),
    .O(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel212 )
  );
  X_LUT6 #(
    .INIT ( 64'h153FFFFFFFFFFFFF ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel14  (
    .ADR0(\ppu/sprite_fsm/valid_sprite [1]),
    .ADR1(\ppu/sprite_fsm/valid_sprite [0]),
    .ADR2(\ppu/sprite_fsm/sprite_mux/sprite_sel[7]_sprite_pixel_0[3]_select_17_OUT<1>21 ),
    .ADR3(\ppu/sprite_fsm/sprite_mux/sprite_sel[7]_sprite_pixel_0[3]_select_17_OUT<1>23 ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv1 ),
    .ADR5(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o ),
    .O(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel14_2932 )
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \ppu/sprite_fsm/sprite_mux/out1  (
    .ADR0(\ppu/sprite_fsm/valid_sprite [0]),
    .ADR1(\ppu/sprite_fsm/sprite_mux/sprite_sel[7]_sprite_pixel_0[3]_select_17_OUT<1>21 ),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv1 ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o ),
    .O(\ppu/sprite_fsm/sprite_mux/sprite_sel [0])
  );
  X_LUT4 #(
    .INIT ( 16'hECA0 ))
  \ppu/sprite_fsm/sprite_mux/sprite_sel[7]_sprite_pixel_0[3]_select_17_OUT<3>211_SW0  (
    .ADR0(\ppu/sprite_fsm/valid_sprite [2]),
    .ADR1(\ppu/sprite_fsm/valid_sprite [3]),
    .ADR2(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel316_2924 ),
    .ADR3(N90),
    .O(N112)
  );
  X_LUT5 #(
    .INIT ( 32'h0F7FFFFF ))
  \ppu/sprite_fsm/sprite_mux/sprite_sel[7]_sprite_pixel_0[3]_select_17_OUT<3>211  (
    .ADR0(\ppu/sprite_fsm/valid_sprite [4]),
    .ADR1(\ppu/sprite_fsm/sprite_mux/sprite_sel[7]_sprite_pixel_0[3]_select_17_OUT<1>243 ),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv1 ),
    .ADR3(N112),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_3185 ),
    .O(\ppu/sprite_fsm/sprite_mux/sprite_sel[7]_sprite_pixel_0[3]_select_17_OUT<3>21 )
  );
  X_LUT5 #(
    .INIT ( 32'hFFF0EEEE ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/valid_sprite_GND_7_o_AND_163_o1_SW0  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg<0> ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg<7> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .ADR4(\ppu/sprite_fsm/sprite_attributes [3]),
    .O(N118)
  );
  X_LUT5 #(
    .INIT ( 32'hF2F0AA00 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel27_SW0  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<0> ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<0> ),
    .ADR3(\ppu/sprite_fsm/valid_sprite [6]),
    .ADR4(\ppu/sprite_fsm/valid_sprite [5]),
    .O(N120)
  );
  X_LUT5 #(
    .INIT ( 32'hF2F0AA00 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel27_SW1  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<7> ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<7> ),
    .ADR3(\ppu/sprite_fsm/valid_sprite [6]),
    .ADR4(\ppu/sprite_fsm/valid_sprite [5]),
    .O(N121)
  );
  X_LUT6 #(
    .INIT ( 64'hFFFCFEFCFFFCAAA8 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_priority12_SW1  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<7> ),
    .ADR3(\ppu/sprite_fsm/valid_sprite [7]),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg<7> ),
    .ADR5(\ppu/sprite_fsm/valid_sprite [5]),
    .O(N124)
  );
  X_LUT6 #(
    .INIT ( 64'hFFFCFEFCFFFCAAA8 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_priority15_SW1  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<0> ),
    .ADR3(\ppu/sprite_fsm/valid_sprite [7]),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg<0> ),
    .ADR5(\ppu/sprite_fsm/valid_sprite [5]),
    .O(N127)
  );
  X_LUT3 #(
    .INIT ( 8'hAC ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel11_SW1  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .ADR2(\ppu/sprite_fsm/sprite_attributes [3]),
    .O(N133)
  );
  X_LUT3 #(
    .INIT ( 8'hAC ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel22_SW1  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<7> ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<0> ),
    .ADR2(\ppu/sprite_fsm/sprite_attributes [3]),
    .O(N137)
  );
  X_LUT6 #(
    .INIT ( 64'hFFFCA0A0FFCCA080 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_priority16_SW0  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .ADR1(\ppu/sprite_fsm/valid_sprite [7]),
    .ADR2(\ppu/sprite_fsm/valid_sprite [6]),
    .ADR3(\ppu/sprite_fsm/valid_sprite [5]),
    .ADR4(N127),
    .ADR5(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel311_2921 ),
    .O(N140)
  );
  X_LUT6 #(
    .INIT ( 64'hFFFCA0A0FFCCA080 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_priority16_SW1  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .ADR1(\ppu/sprite_fsm/valid_sprite [7]),
    .ADR2(\ppu/sprite_fsm/valid_sprite [6]),
    .ADR3(\ppu/sprite_fsm/valid_sprite [5]),
    .ADR4(N124),
    .ADR5(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel311_2921 ),
    .O(N141)
  );
  X_LUT5 #(
    .INIT ( 32'h37BFFFFF ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_priority16  (
    .ADR0(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv1 ),
    .ADR2(N140),
    .ADR3(N141),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o ),
    .O(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_priority15 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFF40FFFF0000 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel210  (
    .ADR0(N143),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv1 ),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o ),
    .ADR3(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel26_2941 ),
    .ADR4(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel25 ),
    .ADR5(\ppu/sprite_fsm/sprite_mux/sprite_sel[7]_sprite_pixel_0[3]_select_17_OUT<3>21 ),
    .O(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel29 )
  );
  X_LUT3 #(
    .INIT ( 8'h54 ))
  \ppu/sprite_fsm/n_cnt_max_reached_rstpot  (
    .ADR0(\ppu/x_rendercntr[10]_GND_5_o_equal_122_o ),
    .ADR1(\ppu/sprite_fsm/n_cnt_en_n_cnt_overflow_AND_109_o ),
    .ADR2(\ppu/sprite_fsm/n_cnt_max_reached_2009 ),
    .O(\ppu/sprite_fsm/n_cnt_max_reached_rstpot_3099 )
  );
  X_LUT6 #(
    .INIT ( 64'hF66060F660F6F660 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd41  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd_lut [0]),
    .ADR1(\ppu/vga_top/blue [4]),
    .ADR2(\ppu/vga_top/blue [1]),
    .ADR3(\ppu/vga_top/blue [5]),
    .ADR4(\ppu/vga_top/blue [6]),
    .ADR5(\ppu/vga_top/blue [7]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd4 )
  );
  X_LUT6 #(
    .INIT ( 64'hF66060F660F6F660 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd41  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd_lut [0]),
    .ADR1(\ppu/vga_top/green [4]),
    .ADR2(\ppu/vga_top/green [1]),
    .ADR3(\ppu/vga_top/green [5]),
    .ADR4(\ppu/vga_top/green [6]),
    .ADR5(\ppu/vga_top/green [7]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd4 )
  );
  X_LUT6 #(
    .INIT ( 64'hF66060F660F6F660 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd41  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd_lut [0]),
    .ADR1(\ppu/vga_top/red [4]),
    .ADR2(\ppu/vga_top/red [1]),
    .ADR3(\ppu/vga_top/red [5]),
    .ADR4(\ppu/vga_top/red [6]),
    .ADR5(\ppu/vga_top/red [7]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd4 )
  );
  X_LUT5 #(
    .INIT ( 32'h287D7D28 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd_lut<0>1  (
    .ADR0(\ppu/vga_top/buff_sel_reg_2257 ),
    .ADR1(\ppu/vga_top/buff2_dout [18]),
    .ADR2(\ppu/vga_top/buff2_dout [19]),
    .ADR3(\ppu/vga_top/buff1_dout [18]),
    .ADR4(\ppu/vga_top/buff1_dout [19]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd_lut [0])
  );
  X_LUT5 #(
    .INIT ( 32'h287D7D28 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd_lut<0>1  (
    .ADR0(\ppu/vga_top/buff_sel_reg_2257 ),
    .ADR1(\ppu/vga_top/buff2_dout [10]),
    .ADR2(\ppu/vga_top/buff2_dout [11]),
    .ADR3(\ppu/vga_top/buff1_dout [10]),
    .ADR4(\ppu/vga_top/buff1_dout [11]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd_lut [0])
  );
  X_LUT5 #(
    .INIT ( 32'h287D7D28 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd_lut<0>1  (
    .ADR0(\ppu/vga_top/buff_sel_reg_2257 ),
    .ADR1(\ppu/vga_top/buff2_dout [2]),
    .ADR2(\ppu/vga_top/buff2_dout [3]),
    .ADR3(\ppu/vga_top/buff1_dout [2]),
    .ADR4(\ppu/vga_top/buff1_dout [3]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd_lut [0])
  );
  X_LUT6 #(
    .INIT ( 64'hEBFFEFFFFBFFFFFF ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel111  (
    .ADR0(\ppu/render_mask_reg [2]),
    .ADR1(\ppu/x_rendercntr [7]),
    .ADR2(\ppu/x_rendercntr [6]),
    .ADR3(\ppu/first_column1_2890 ),
    .ADR4(\ppu/first_column2_2891 ),
    .ADR5(\ppu/GND_5_o_x_rendercntr[10]_LessThan_305_o1 ),
    .O(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel11 )
  );
  X_LUT6 #(
    .INIT ( 64'hF0F0F0F0F0F0F0E0 ))
  \ppu/GND_5_o_x_rendercntr[10]_LessThan_331_o1  (
    .ADR0(\ppu/x_rendercntr [5]),
    .ADR1(\ppu/x_rendercntr [4]),
    .ADR2(\ppu/x_rendercntr [7]),
    .ADR3(\ppu/x_rendercntr [6]),
    .ADR4(\ppu/x_rendercntr [3]),
    .ADR5(\ppu/x_rendercntr [2]),
    .O(\ppu/GND_5_o_x_rendercntr[10]_LessThan_331_o1_1377 )
  );
  X_LUT6 #(
    .INIT ( 64'hEA40000000000000 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel13  (
    .ADR0(\ppu/sprite_fsm/valid_sprite [1]),
    .ADR1(\ppu/sprite_fsm/valid_sprite [0]),
    .ADR2(N133),
    .ADR3(N145),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv1 ),
    .ADR5(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o ),
    .O(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel13_2931 )
  );
  X_LUT6 #(
    .INIT ( 64'hEA40000000000000 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel24  (
    .ADR0(\ppu/sprite_fsm/valid_sprite [1]),
    .ADR1(\ppu/sprite_fsm/valid_sprite [0]),
    .ADR2(N137),
    .ADR3(N147),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv1 ),
    .ADR5(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o ),
    .O(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel23 )
  );
  X_LUT5 #(
    .INIT ( 32'h596AAAAA ))
  \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd4_xor<0>21  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd4_lut<0>1_2399 ),
    .ADR1(\ppu/vga_top/buff_sel_reg_2257 ),
    .ADR2(\ppu/vga_top/buff2_dout [16]),
    .ADR3(\ppu/vga_top/buff1_dout [16]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd4_lut [0]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd_14 )
  );
  X_LUT5 #(
    .INIT ( 32'h596AAAAA ))
  \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd4_xor<0>21  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd4_lut<0>1_2513 ),
    .ADR1(\ppu/vga_top/buff_sel_reg_2257 ),
    .ADR2(\ppu/vga_top/buff2_dout [8]),
    .ADR3(\ppu/vga_top/buff1_dout [8]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd4_lut [0]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd_14 )
  );
  X_LUT5 #(
    .INIT ( 32'h596AAAAA ))
  \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd4_xor<0>21  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd4_lut<0>1_2621 ),
    .ADR1(\ppu/vga_top/buff_sel_reg_2257 ),
    .ADR2(\ppu/vga_top/buff2_dout [0]),
    .ADR3(\ppu/vga_top/buff1_dout [0]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd4_lut [0]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd_14 )
  );
  X_LUT5 #(
    .INIT ( 32'h08880000 ))
  \ppu/next_pixel2  (
    .ADR0(\ppu/x_rendercntr [0]),
    .ADR1(\ppu/x_rendercntr [1]),
    .ADR2(\ppu/bgrender_state_FSM_FFd2_1128 ),
    .ADR3(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR4(\ppu/next_pixel1_2895 ),
    .O(\ppu/next_pixel )
  );
  X_LUT6 #(
    .INIT ( 64'hBBABBAAAFF0FF000 ))
  \ppu/Mmux_palette_addr21  (
    .ADR0(\ppu/bg_msb_out ),
    .ADR1(\ppu/bg_lsb_out ),
    .ADR2(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel29 ),
    .ADR3(N150),
    .ADR4(N149),
    .ADR5(\ppu/sprite_priority ),
    .O(\ppu/palette_addr [1])
  );
  X_LUT5 #(
    .INIT ( 32'h8CEF08CE ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_SW0  (
    .ADR0(\ppu/sprite_fsm/sprite_x_coord [6]),
    .ADR1(\ppu/sprite_fsm/sprite_x_coord [7]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<6> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<7> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o21_2966 ),
    .O(N152)
  );
  X_LUT5 #(
    .INIT ( 32'hCEFF8CEF ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_SW1  (
    .ADR0(\ppu/sprite_fsm/sprite_x_coord [6]),
    .ADR1(\ppu/sprite_fsm/sprite_x_coord [7]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<6> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<7> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o21_2966 ),
    .O(N153)
  );
  X_LUT6 #(
    .INIT ( 64'h8800000080800000 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel314  (
    .ADR0(\ppu/sprite_fsm/valid_sprite [7]),
    .ADR1(N118),
    .ADR2(N152),
    .ADR3(N153),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv11_3180 ),
    .ADR5(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o2 ),
    .O(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel314_2923 )
  );
  X_LUT6 #(
    .INIT ( 64'h0808008800000000 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel16  (
    .ADR0(N82),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(N156),
    .ADR3(N155),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o2 ),
    .ADR5(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv1 ),
    .O(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel16_2933 )
  );
  X_LUT6 #(
    .INIT ( 64'h0011010100000000 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel19  (
    .ADR0(N84),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(N158),
    .ADR3(N159),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o2 ),
    .ADR5(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv1 ),
    .O(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel19_2935 )
  );
  X_LUT6 #(
    .INIT ( 64'h0000800008008800 ))
  \ppu/sprite_fsm/sprite_mux/sprite_sel[7]_sprite_pixel_0[3]_select_17_OUT<3>2511  (
    .ADR0(\ppu/sprite_fsm/valid_sprite [4]),
    .ADR1(\ppu/sprite_fsm/sprite_mux/sprite_sel[7]_sprite_pixel_0[3]_select_17_OUT<1>243 ),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o2 ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv1 ),
    .ADR4(N162),
    .ADR5(N161),
    .O(\ppu/sprite_fsm/sprite_mux/sprite_sel[7]_sprite_pixel_0[3]_select_17_OUT<3>251 )
  );
  X_LUT6 #(
    .INIT ( 64'hA088000000000000 ))
  \ppu/sprite_fsm/sprite_mux/out21  (
    .ADR0(\ppu/sprite_fsm/valid_sprite [2]),
    .ADR1(N152),
    .ADR2(N153),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o2 ),
    .ADR4(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel316_2924 ),
    .ADR5(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv1 ),
    .O(\ppu/sprite_fsm/sprite_mux/sprite_sel [2])
  );
  X_LUT6 #(
    .INIT ( 64'hFE98761000000000 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel27  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o21_2966 ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o2 ),
    .ADR2(N167),
    .ADR3(N168),
    .ADR4(N169),
    .ADR5(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv1 ),
    .O(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel26_2941 )
  );
  X_LUT3 #(
    .INIT ( 8'h47 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel112_SW0  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .ADR1(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .O(N171)
  );
  X_LUT5 #(
    .INIT ( 32'h3F5FFFFF ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel112_SW1  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .ADR2(\ppu/sprite_fsm/valid_sprite [3]),
    .ADR3(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv1 ),
    .O(N172)
  );
  X_LUT6 #(
    .INIT ( 64'h00330055000F0000 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel113  (
    .ADR0(N171),
    .ADR1(N173),
    .ADR2(N172),
    .ADR3(\ppu/sprite_fsm/sprite_mux/sprite_sel [2]),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o ),
    .ADR5(\ppu/sprite_fsm/sprite_mux/sprite_sel[7]_sprite_pixel_0[3]_select_17_OUT<3>251 ),
    .O(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel112 )
  );
  X_LUT5 #(
    .INIT ( 32'h88808080 ))
  \ppu/Mmux_palette_addr11_SW0_SW0  (
    .ADR0(\ppu/render_mask_reg [4]),
    .ADR1(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel11 ),
    .ADR2(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel13_2931 ),
    .ADR3(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel14_2932 ),
    .ADR4(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel112 ),
    .O(N175)
  );
  X_LUT4 #(
    .INIT ( 16'h8880 ))
  \ppu/Mmux_palette_addr11_SW0_SW1  (
    .ADR0(\ppu/render_mask_reg [4]),
    .ADR1(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel11 ),
    .ADR2(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel13_2931 ),
    .ADR3(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel14_2932 ),
    .O(N176)
  );
  X_LUT6 #(
    .INIT ( 64'hBABBBAAAF0FFF000 ))
  \ppu/Mmux_palette_addr11  (
    .ADR0(\ppu/bg_lsb_out ),
    .ADR1(\ppu/bg_msb_out ),
    .ADR2(N176),
    .ADR3(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel110_2936 ),
    .ADR4(N175),
    .ADR5(\ppu/sprite_priority ),
    .O(\ppu/palette_addr [0])
  );
  X_LUT5 #(
    .INIT ( 32'hFFCCFAFA ))
  \ppu/sprite_fsm/sprite_mux/sprite_sel[7]_sprite_pixel_0[3]_select_17_OUT<1>2431  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg<0> ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg<7> ),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .ADR4(\ppu/sprite_fsm/sprite_attributes [3]),
    .O(\ppu/sprite_fsm/sprite_mux/sprite_sel[7]_sprite_pixel_0[3]_select_17_OUT<1>243 )
  );
  X_LUT6 #(
    .INIT ( 64'hFAF0FCF0AA00CC00 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel319_SW0  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .ADR2(\ppu/sprite_fsm/valid_sprite [3]),
    .ADR3(\ppu/sprite_fsm/valid_sprite [5]),
    .ADR4(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR5(N90),
    .O(N178)
  );
  X_LUT6 #(
    .INIT ( 64'hF0F0F7FFF0F08000 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel319  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv1 ),
    .ADR1(N178),
    .ADR2(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel2 ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o ),
    .ADR4(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel318_2926 ),
    .ADR5(N129),
    .O(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel31 )
  );
  X_LUT6 #(
    .INIT ( 64'h2AAA22A208880080 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Mmux_cnt[4]_GND_11_o_mux_50_OUT84  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/decision2_2440 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/stage2_in [8]),
    .ADR3(N180),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/Mmux_cnt[4]_GND_11_o_mux_50_OUT8 ),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_b/Mmux_cnt[4]_GND_11_o_mux_50_OUT82 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/cnt[4]_GND_11_o_mux_50_OUT<3> )
  );
  X_LUT6 #(
    .INIT ( 64'h2AAA22A208880080 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Mmux_cnt[4]_GND_11_o_mux_50_OUT84  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/decision2_2556 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/stage2_in [8]),
    .ADR3(N182),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/Mmux_cnt[4]_GND_11_o_mux_50_OUT8 ),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_g/Mmux_cnt[4]_GND_11_o_mux_50_OUT82 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/cnt[4]_GND_11_o_mux_50_OUT<3> )
  );
  X_LUT6 #(
    .INIT ( 64'h2AAA22A208880080 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Mmux_cnt[4]_GND_11_o_mux_50_OUT84  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/decision2_2666 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/stage2_in [8]),
    .ADR3(N184),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/Mmux_cnt[4]_GND_11_o_mux_50_OUT8 ),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_r/Mmux_cnt[4]_GND_11_o_mux_50_OUT82 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/cnt[4]_GND_11_o_mux_50_OUT<3> )
  );
  X_LUT5 #(
    .INIT ( 32'hEBEBEB82 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_47_OUT_cy<0>41  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_47_OUT_cy<0>2 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [3]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/n0208 [3]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [2]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/n0208 [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_47_OUT_cy<0>3 )
  );
  X_LUT5 #(
    .INIT ( 32'h8FF80880 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_44_OUT_cy<0>41  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/n0211 [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [3]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/n0211 [3]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_44_OUT_cy<0>2 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_44_OUT_cy<0>3 )
  );
  X_LUT5 #(
    .INIT ( 32'hEBEBEB82 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_47_OUT_cy<0>41  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_47_OUT_cy<0>2 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [3]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/n0208 [3]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [2]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/n0208 [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_47_OUT_cy<0>3 )
  );
  X_LUT5 #(
    .INIT ( 32'h8FF80880 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_44_OUT_cy<0>41  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/n0211 [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [3]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/n0211 [3]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_44_OUT_cy<0>2 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_44_OUT_cy<0>3 )
  );
  X_LUT5 #(
    .INIT ( 32'hEBEBEB82 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_47_OUT_cy<0>41  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_47_OUT_cy<0>2 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [3]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/n0208 [3]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [2]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/n0208 [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_47_OUT_cy<0>3 )
  );
  X_LUT5 #(
    .INIT ( 32'h8FF80880 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_44_OUT_cy<0>41  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/n0211 [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [3]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/n0211 [3]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_44_OUT_cy<0>2 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_44_OUT_cy<0>3 )
  );
  X_LUT6 #(
    .INIT ( 64'h8888080088880000 ))
  \ppu/Mmux_palette_addr21_SW0_SW0  (
    .ADR0(\ppu/render_mask_reg [4]),
    .ADR1(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel11 ),
    .ADR2(\ppu/sprite_fsm/sprite_mux/sprite_sel [2]),
    .ADR3(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel212 ),
    .ADR4(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel23 ),
    .ADR5(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel14_2932 ),
    .O(N149)
  );
  X_LUT4 #(
    .INIT ( 16'h8880 ))
  \ppu/Mmux_palette_addr21_SW0_SW1  (
    .ADR0(\ppu/render_mask_reg [4]),
    .ADR1(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel11 ),
    .ADR2(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel23 ),
    .ADR3(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel14_2932 ),
    .O(N150)
  );
  X_LUT3 #(
    .INIT ( 8'hF4 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel11_SW2_F  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<0> ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .O(N188)
  );
  X_LUT3 #(
    .INIT ( 8'hF4 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel11_SW2_G  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<7> ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .O(N189)
  );
  X_LUT3 #(
    .INIT ( 8'hF4 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel22_SW2_F  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg<0> ),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<0> ),
    .O(N190)
  );
  X_LUT3 #(
    .INIT ( 8'hF4 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel22_SW2_G  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg<7> ),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<7> ),
    .O(N191)
  );
  X_MUX2   \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_SW2  (
    .IA(N192),
    .IB(N193),
    .SEL(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o21_2966 ),
    .O(N155)
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF8FFF88FF888F ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_SW2_F  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<7> ),
    .ADR1(\ppu/sprite_fsm/valid_sprite [5]),
    .ADR2(\ppu/sprite_fsm/sprite_x_coord [6]),
    .ADR3(\ppu/sprite_fsm/sprite_x_coord [7]),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<6> ),
    .ADR5(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<7> ),
    .O(N192)
  );
  X_LUT6 #(
    .INIT ( 64'h8FFF88FF888F8888 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_SW2_G  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<7> ),
    .ADR1(\ppu/sprite_fsm/valid_sprite [5]),
    .ADR2(\ppu/sprite_fsm/sprite_x_coord [6]),
    .ADR3(\ppu/sprite_fsm/sprite_x_coord [7]),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<6> ),
    .ADR5(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<7> ),
    .O(N193)
  );
  X_MUX2   \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_SW3  (
    .IA(N194),
    .IB(N195),
    .SEL(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o21_2966 ),
    .O(N156)
  );
  X_LUT6 #(
    .INIT ( 64'h8FFF88FF888F8888 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_SW3_F  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<7> ),
    .ADR1(\ppu/sprite_fsm/valid_sprite [5]),
    .ADR2(\ppu/sprite_fsm/sprite_x_coord [6]),
    .ADR3(\ppu/sprite_fsm/sprite_x_coord [7]),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<6> ),
    .ADR5(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<7> ),
    .O(N194)
  );
  X_LUT6 #(
    .INIT ( 64'h88FF888F88888888 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_SW3_G  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<7> ),
    .ADR1(\ppu/sprite_fsm/valid_sprite [5]),
    .ADR2(\ppu/sprite_fsm/sprite_x_coord [6]),
    .ADR3(\ppu/sprite_fsm/sprite_x_coord [7]),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<6> ),
    .ADR5(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<7> ),
    .O(N195)
  );
  X_MUX2   \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_SW4  (
    .IA(N196),
    .IB(N197),
    .SEL(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o21_2966 ),
    .O(N158)
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF8FFF88FF888F ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_SW4_F  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<0> ),
    .ADR1(\ppu/sprite_fsm/valid_sprite [5]),
    .ADR2(\ppu/sprite_fsm/sprite_x_coord [6]),
    .ADR3(\ppu/sprite_fsm/sprite_x_coord [7]),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<6> ),
    .ADR5(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<7> ),
    .O(N196)
  );
  X_LUT6 #(
    .INIT ( 64'h8FFF88FF888F8888 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_SW4_G  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<0> ),
    .ADR1(\ppu/sprite_fsm/valid_sprite [5]),
    .ADR2(\ppu/sprite_fsm/sprite_x_coord [6]),
    .ADR3(\ppu/sprite_fsm/sprite_x_coord [7]),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<6> ),
    .ADR5(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<7> ),
    .O(N197)
  );
  X_MUX2   \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_SW5  (
    .IA(N198),
    .IB(N199),
    .SEL(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o21_2966 ),
    .O(N159)
  );
  X_LUT6 #(
    .INIT ( 64'h8FFF88FF888F8888 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_SW5_F  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<0> ),
    .ADR1(\ppu/sprite_fsm/valid_sprite [5]),
    .ADR2(\ppu/sprite_fsm/sprite_x_coord [6]),
    .ADR3(\ppu/sprite_fsm/sprite_x_coord [7]),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<6> ),
    .ADR5(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<7> ),
    .O(N198)
  );
  X_LUT6 #(
    .INIT ( 64'h88FF888F88888888 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_SW5_G  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<0> ),
    .ADR1(\ppu/sprite_fsm/valid_sprite [5]),
    .ADR2(\ppu/sprite_fsm/sprite_x_coord [6]),
    .ADR3(\ppu/sprite_fsm/sprite_x_coord [7]),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<6> ),
    .ADR5(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<7> ),
    .O(N199)
  );
  X_MUX2   \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_SW10  (
    .IA(N204),
    .IB(N205),
    .SEL(N121),
    .O(N167)
  );
  X_LUT6 #(
    .INIT ( 64'h00000C8E00000000 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_SW10_F  (
    .ADR0(\ppu/sprite_fsm/sprite_x_coord [6]),
    .ADR1(\ppu/sprite_fsm/sprite_x_coord [7]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<7> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<6> ),
    .ADR4(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR5(N120),
    .O(N204)
  );
  X_LUT6 #(
    .INIT ( 64'h0C8E0C8E0C8E0000 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_SW10_G  (
    .ADR0(\ppu/sprite_fsm/sprite_x_coord [6]),
    .ADR1(\ppu/sprite_fsm/sprite_x_coord [7]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<7> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<6> ),
    .ADR4(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR5(N120),
    .O(N205)
  );
  X_MUX2   \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_SW11  (
    .IA(N206),
    .IB(N207),
    .SEL(N121),
    .O(N168)
  );
  X_LUT6 #(
    .INIT ( 64'h00008ECF00000000 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_SW11_F  (
    .ADR0(\ppu/sprite_fsm/sprite_x_coord [6]),
    .ADR1(\ppu/sprite_fsm/sprite_x_coord [7]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<7> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<6> ),
    .ADR4(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR5(N120),
    .O(N206)
  );
  X_LUT6 #(
    .INIT ( 64'h8CEF8CEF8CEF0000 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_SW11_G  (
    .ADR0(\ppu/sprite_fsm/sprite_x_coord [6]),
    .ADR1(\ppu/sprite_fsm/sprite_x_coord [7]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<6> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<7> ),
    .ADR4(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR5(N120),
    .O(N207)
  );
  X_MUX2   \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_SW12  (
    .IA(N208),
    .IB(N209),
    .SEL(N121),
    .O(N169)
  );
  X_LUT6 #(
    .INIT ( 64'h0000CFEF00000000 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_SW12_F  (
    .ADR0(\ppu/sprite_fsm/sprite_x_coord [6]),
    .ADR1(\ppu/sprite_fsm/sprite_x_coord [7]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<7> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<6> ),
    .ADR4(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR5(N120),
    .O(N208)
  );
  X_LUT6 #(
    .INIT ( 64'hAEFFAEFFAEFF0000 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_SW12_G  (
    .ADR0(\ppu/sprite_fsm/sprite_x_coord [7]),
    .ADR1(\ppu/sprite_fsm/sprite_x_coord [6]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<6> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<7> ),
    .ADR4(\ppu/sprite_fsm/sprite_attributes [3]),
    .ADR5(N120),
    .O(N209)
  );
  X_MUX2   \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel112_SW2  (
    .IA(N210),
    .IB(N211),
    .SEL(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv1 ),
    .O(N173)
  );
  X_LUT3 #(
    .INIT ( 8'h35 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel112_SW2_F  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .ADR2(\ppu/sprite_fsm/sprite_attributes [3]),
    .O(N210)
  );
  X_LUT6 #(
    .INIT ( 64'h003300FF05050F0F ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel112_SW2_G  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .ADR4(\ppu/sprite_fsm/valid_sprite [3]),
    .ADR5(\ppu/sprite_fsm/sprite_attributes [3]),
    .O(N211)
  );
  X_MUX2   \ppu/sprite_fsm/sprite0_in_range_0_glue_set  (
    .IA(N212),
    .IB(N213),
    .SEL(\ppu/sprite_fsm/_n03942 ),
    .O(\ppu/sprite_fsm/sprite0_in_range_0_glue_set_3011 )
  );
  X_LUT2 #(
    .INIT ( 4'h2 ))
  \ppu/sprite_fsm/sprite0_in_range_0_glue_set_F  (
    .ADR0(\ppu/sprite_fsm/sprite0_in_range_0_1952 ),
    .ADR1(\ppu/x_rendercntr[10]_GND_5_o_equal_122_o ),
    .O(N212)
  );
  X_LUT6 #(
    .INIT ( 64'h5555555500000010 ))
  \ppu/sprite_fsm/sprite0_in_range_0_glue_set_G  (
    .ADR0(\ppu/x_rendercntr[10]_GND_5_o_equal_122_o ),
    .ADR1(\ppu/sprite_fsm/n_cnt [0]),
    .ADR2(\ppu/sprite_fsm/_n03941 ),
    .ADR3(\ppu/sprite_fsm/n_cnt [3]),
    .ADR4(\ppu/sprite_fsm/n_cnt [4]),
    .ADR5(\ppu/sprite_fsm/sprite0_in_range_0_1952 ),
    .O(N213)
  );
  X_LUT5 #(
    .INIT ( 32'hBEEE1444 ))
  \ppu/v_sel_cntr_rstpot  (
    .ADR0(\ppu/second_write_y_renderingcntr[8]_OR_79_o ),
    .ADR1(\ppu/v_sel_cntr_1087 ),
    .ADR2(\ppu/vt_cntr2 [0]),
    .ADR3(\ppu/vt_cntr2 [1]),
    .ADR4(\ppu/v_reg_1146 ),
    .O(\ppu/v_sel_cntr_rstpot_3081 )
  );
  X_LUT3 #(
    .INIT ( 8'h04 ))
  \memory_manager/cpu_work_ram_rd_ack_rstpot  (
    .ADR0(\memory_manager/cpu_work_ram_rd_ack_1279 ),
    .ADR1(\memory_manager/ph2_rising_cpu_work_ram_sel_AND_228_o ),
    .ADR2(sync_shift_reg[7]),
    .O(\memory_manager/cpu_work_ram_rd_ack_rstpot_3097 )
  );
  X_LUT3 #(
    .INIT ( 8'h04 ))
  \memory_manager/cpu_prog_rom_rd_ack_rstpot  (
    .ADR0(\memory_manager/cpu_prog_rom_rd_ack_1280 ),
    .ADR1(\memory_manager/ph2_rising_cpu_prog_rom_sel_AND_231_o ),
    .ADR2(sync_shift_reg[7]),
    .O(\memory_manager/cpu_prog_rom_rd_ack_rstpot_3098 )
  );
  X_LUT4 #(
    .INIT ( 16'h1110 ))
  \sprite_dma/oam_dma_state_FSM_FFd3_rstpot  (
    .ADR0(\sprite_dma/oam_dma_state_FSM_FFd2_2818 ),
    .ADR1(sync_shift_reg[7]),
    .ADR2(\sprite_dma/oam_dma_state_FSM_FFd2-In2_2801 ),
    .ADR3(\sprite_dma/oam_dma_state_FSM_FFd3_2819 ),
    .O(\sprite_dma/oam_dma_state_FSM_FFd3_rstpot_3095 )
  );
  X_LUT4 #(
    .INIT ( 16'hA2AE ))
  \controller_top/controller2_data_reg_rstpot  (
    .ADR0(\controller_top/controller2_data_reg_1407 ),
    .ADR1(\controller_top/controller2_rd_req_shr [0]),
    .ADR2(\controller_top/controller2_rd_req_shr [1]),
    .ADR3(ctrl2_data_IBUF_780),
    .O(\controller_top/controller2_data_reg_rstpot_3082 )
  );
  X_LUT4 #(
    .INIT ( 16'hA2AE ))
  \controller_top/controller1_data_reg_rstpot  (
    .ADR0(\controller_top/controller1_data_reg_1408 ),
    .ADR1(\controller_top/controller1_rd_req_shr [0]),
    .ADR2(\controller_top/controller1_rd_req_shr [1]),
    .ADR3(ctrl1_data_IBUF_779),
    .O(\controller_top/controller1_data_reg_rstpot_3083 )
  );
  X_LUT6 #(
    .INIT ( 64'hAAEAAAEAAAEAAA2A ))
  \controller_top/controller_latch_rstpot  (
    .ADR0(\controller_top/controller_latch_789 ),
    .ADR1(\controller_top/cpu_addr[15]_GND_21_o_equal_2_o ),
    .ADR2(\ppu/ph2_falling_837 ),
    .ADR3(rnw),
    .ADR4(ag6502_dout[0]),
    .ADR5(\sprite_dma/mst_mem_dout [0]),
    .O(\controller_top/controller_latch_rstpot_3084 )
  );
  X_LUT6 #(
    .INIT ( 64'h78871EE178877887 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Mmux_cnt[4]_GND_11_o_mux_50_OUT82_SW0  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/n0208 [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [3]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/n0208 [3]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_38_OUT_lut<1> ),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [1]),
    .O(N180)
  );
  X_LUT6 #(
    .INIT ( 64'h78871EE178877887 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Mmux_cnt[4]_GND_11_o_mux_50_OUT82_SW0  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/n0208 [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [3]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/n0208 [3]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_38_OUT_lut<1> ),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [1]),
    .O(N182)
  );
  X_LUT6 #(
    .INIT ( 64'h78871EE178877887 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Mmux_cnt[4]_GND_11_o_mux_50_OUT82_SW0  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/n0208 [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [3]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/n0208 [3]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_38_OUT_lut<1> ),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [1]),
    .O(N184)
  );
  X_LUT5 #(
    .INIT ( 32'h40000000 ))
  \ppu/ppu_mem_wr_request_reg_rstpot  (
    .ADR0(sync_shift_reg[7]),
    .ADR1(cpu_addr[1]),
    .ADR2(cpu_addr[2]),
    .ADR3(\ppu/ph2_falling_slv_mem_rnw_AND_20_o ),
    .ADR4(cpu_addr[0]),
    .O(\ppu/ppu_mem_wr_request_reg_rstpot_3091 )
  );
  X_LUT4 #(
    .INIT ( 16'h1110 ))
  \ppu/vga_top/h_blank_rstpot  (
    .ADR0(\ppu/vga_top/GND_9_o_GND_9_o_equal_8_o ),
    .ADR1(sync_shift_reg[7]),
    .ADR2(\ppu/vga_top/GND_9_o_GND_9_o_equal_30_o ),
    .ADR3(\ppu/vga_top/h_blank_2252 ),
    .O(\ppu/vga_top/h_blank_rstpot_3100 )
  );
  X_LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd4_lut<0>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd_lut [0]),
    .ADR1(\ppu/vga_top/blue [4]),
    .ADR2(\ppu/vga_top/blue [1]),
    .ADR3(\ppu/vga_top/blue [5]),
    .ADR4(\ppu/vga_top/blue [6]),
    .ADR5(\ppu/vga_top/blue [7]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd4_lut [0])
  );
  X_LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd4_lut<0>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd_lut [0]),
    .ADR1(\ppu/vga_top/green [4]),
    .ADR2(\ppu/vga_top/green [1]),
    .ADR3(\ppu/vga_top/green [5]),
    .ADR4(\ppu/vga_top/green [6]),
    .ADR5(\ppu/vga_top/green [7]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd4_lut [0])
  );
  X_LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd4_lut<0>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd_lut [0]),
    .ADR1(\ppu/vga_top/red [4]),
    .ADR2(\ppu/vga_top/red [1]),
    .ADR3(\ppu/vga_top/red [5]),
    .ADR4(\ppu/vga_top/red [6]),
    .ADR5(\ppu/vga_top/red [7]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd4_lut [0])
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFF80000000 ))
  \ppu/lost_sprites_glue_set  (
    .ADR0(\ppu/sprite_fsm/oam_state_FSM_FFd3-In3_1425 ),
    .ADR1(\ppu/sprite_fsm/sprite_in_range ),
    .ADR2(\ppu/sprite_fsm/oam_state_FSM_FFd4_2005 ),
    .ADR3(\ppu/sprite_fsm/oam_state_FSM_FFd2_2007 ),
    .ADR4(\ppu/sprite_fsm/oam_state_FSM_FFd3_2006 ),
    .ADR5(\ppu/lost_sprites_1133 ),
    .O(\ppu/lost_sprites_glue_set_3008 )
  );
  X_LUT3 #(
    .INIT ( 8'hFE ))
  \ppu/sprite0_hit_glue_set  (
    .ADR0(\ppu/sprite0_hit_1134 ),
    .ADR1(\ppu/sprite_fsm/sprite0_in_range_0_1952 ),
    .ADR2(\ppu/sprite_fsm/sprite0_in_range_1_1978 ),
    .O(\ppu/sprite0_hit_glue_set_3009 )
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  even_cycle_rstpot (
    .ADR0(\ppu/ph2_falling_837 ),
    .ADR1(even_cycle_924),
    .O(even_cycle_rstpot_3080)
  );
  X_LUT3 #(
    .INIT ( 8'h40 ))
  \ppu/irq_rstpot  (
    .ADR0(sync_shift_reg[7]),
    .ADR1(\ppu/control_reg [4]),
    .ADR2(\ppu/interrupt_flag_1132 ),
    .O(\ppu/irq_rstpot_3092 )
  );
  X_LUT4 #(
    .INIT ( 16'h5554 ))
  \ppu/clkgen_cnt_en_rstpot1  (
    .ADR0(sync_shift_reg[7]),
    .ADR1(\ppu/bgrender_state_FSM_FFd2_1128 ),
    .ADR2(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR3(\ppu/bgrender_state_FSM_FFd3_1127 ),
    .O(\ppu/clkgen_cnt_en_rstpot )
  );
  X_LUT3 #(
    .INIT ( 8'hFD ))
  \ppu/nametable_read_reg_rstpot1_SW0  (
    .ADR0(\ppu/x_rendercntr[10]_y_renderingcntr[8]_OR_73_o ),
    .ADR1(\ppu/bgrender_state_FSM_FFd3_1127 ),
    .ADR2(sync_shift_reg[7]),
    .O(N220)
  );
  X_LUT4 #(
    .INIT ( 16'h8880 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel315_SW0  (
    .ADR0(\ppu/render_mask_reg [4]),
    .ADR1(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel11 ),
    .ADR2(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel313_2922 ),
    .ADR3(N222),
    .O(N129)
  );
  X_LUT5 #(
    .INIT ( 32'hB24D24DB ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_47_OUT_lut<0>41  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s [3]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s [3]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/Msub_n0208_cy [2]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [4]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [3]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_47_OUT_lut<0>4 )
  );
  X_LUT5 #(
    .INIT ( 32'hDB24B24D ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>41  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s [3]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s [3]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/Msub_n0211_cy [2]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [4]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [3]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>4 )
  );
  X_LUT6 #(
    .INIT ( 64'hF880FEE0F880F880 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_40_OUT_cy<3>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/n0211 [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/n0211 [3]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [3]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_38_OUT_lut<1> ),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_40_OUT_cy<3> )
  );
  X_LUT6 #(
    .INIT ( 64'hF880FEE0F880F880 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_38_OUT_cy<3>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/n0208 [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/n0208 [3]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [3]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_38_OUT_lut<1> ),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_38_OUT_cy<3> )
  );
  X_LUT6 #(
    .INIT ( 64'hF880FEE0F880F880 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_40_OUT_cy<3>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/n0211 [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/n0211 [3]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [3]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_38_OUT_lut<1> ),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_40_OUT_cy<3> )
  );
  X_LUT6 #(
    .INIT ( 64'hF880FEE0F880F880 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_38_OUT_cy<3>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/n0208 [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/n0208 [3]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [3]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_38_OUT_lut<1> ),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_38_OUT_cy<3> )
  );
  X_LUT6 #(
    .INIT ( 64'hF880FEE0F880F880 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_40_OUT_cy<3>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/n0211 [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/n0211 [3]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [3]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_38_OUT_lut<1> ),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_40_OUT_cy<3> )
  );
  X_LUT6 #(
    .INIT ( 64'hF880FEE0F880F880 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_38_OUT_cy<3>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/n0208 [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/n0208 [3]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [3]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_38_OUT_lut<1> ),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_38_OUT_cy<3> )
  );
  X_LUT6 #(
    .INIT ( 64'h8778E11E87788778 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Mmux_cnt[4]_GND_11_o_mux_50_OUT81  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/n0211 [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/n0211 [3]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [3]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_38_OUT_lut<1> ),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/Mmux_cnt[4]_GND_11_o_mux_50_OUT8 )
  );
  X_LUT6 #(
    .INIT ( 64'h8778E11E87788778 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Mmux_cnt[4]_GND_11_o_mux_50_OUT81  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/n0211 [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/n0211 [3]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [3]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_38_OUT_lut<1> ),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/Mmux_cnt[4]_GND_11_o_mux_50_OUT8 )
  );
  X_LUT6 #(
    .INIT ( 64'h8778E11E87788778 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Mmux_cnt[4]_GND_11_o_mux_50_OUT81  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/n0211 [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/n0211 [3]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [3]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_38_OUT_lut<1> ),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/Mmux_cnt[4]_GND_11_o_mux_50_OUT8 )
  );
  X_LUT6 #(
    .INIT ( 64'h0100010001000000 ))
  \memory_manager/ph2_rising_cpu_work_ram_sel_AND_228_o1  (
    .ADR0(cpu_addr[13]),
    .ADR1(cpu_addr[14]),
    .ADR2(cpu_addr[15]),
    .ADR3(\ppu/ph2_rising_836 ),
    .ADR4(ag6502_rnw),
    .ADR5(\sprite_dma/mst_mem_rnw_898 ),
    .O(\memory_manager/ph2_rising_cpu_work_ram_sel_AND_228_o )
  );
  X_LUT6 #(
    .INIT ( 64'h4FFF0F4F040F0004 ))
  \ppu/sprite_fsm/Msub_scanline_cnt[3]_sec_oam_dout[3]_sub_60_OUT_xor<3>121  (
    .ADR0(\ppu/sprite_fsm/scanline_cnt [0]),
    .ADR1(\ppu/sprite_fsm/_n0364 [0]),
    .ADR2(\ppu/sprite_fsm/scanline_cnt [2]),
    .ADR3(\ppu/sprite_fsm/scanline_cnt [1]),
    .ADR4(\ppu/sprite_fsm/_n0364 [1]),
    .ADR5(\ppu/sprite_fsm/_n0364 [2]),
    .O(\ppu/sprite_fsm/Msub_scanline_cnt[3]_sec_oam_dout[3]_sub_60_OUT_xor<3>12 )
  );
  X_LUT6 #(
    .INIT ( 64'h4DB2B24D44BBBB44 ))
  \ppu/sprite_fsm/Msub_scanline_cnt[3]_sec_oam_dout[3]_sub_60_OUT_xor<2>11  (
    .ADR0(\ppu/sprite_fsm/scanline_cnt [1]),
    .ADR1(\ppu/sprite_fsm/_n0364 [1]),
    .ADR2(\ppu/sprite_fsm/scanline_cnt [0]),
    .ADR3(\ppu/sprite_fsm/_n0364 [2]),
    .ADR4(\ppu/sprite_fsm/scanline_cnt [2]),
    .ADR5(\ppu/sprite_fsm/_n0364 [0]),
    .O(\ppu/sprite_fsm/scanline_cnt[3]_sec_oam_dout[3]_sub_60_OUT<2> )
  );
  X_LUT4 #(
    .INIT ( 16'h693C ))
  \ppu/sprite_fsm/Msub_scanline_cnt[3]_sec_oam_dout[3]_sub_60_OUT_xor<1>11  (
    .ADR0(\ppu/sprite_fsm/scanline_cnt [0]),
    .ADR1(\ppu/sprite_fsm/_n0364 [1]),
    .ADR2(\ppu/sprite_fsm/scanline_cnt [1]),
    .ADR3(\ppu/sprite_fsm/_n0364 [0]),
    .O(\ppu/sprite_fsm/scanline_cnt[3]_sec_oam_dout[3]_sub_60_OUT<1> )
  );
  X_LUT4 #(
    .INIT ( 16'hBB2B ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Msub_n0211_cy<2>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_0s [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_1s [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_1s [1]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_0s [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/Msub_n0211_cy [2])
  );
  X_LUT4 #(
    .INIT ( 16'hBB2B ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Msub_n0208_cy<2>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_1s [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_0s [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_0s [1]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_1s [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/Msub_n0208_cy [2])
  );
  X_LUT4 #(
    .INIT ( 16'hBB2B ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Msub_n0211_cy<2>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s [1]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/Msub_n0211_cy [2])
  );
  X_LUT4 #(
    .INIT ( 16'hBB2B ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Msub_n0208_cy<2>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s [1]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/Msub_n0208_cy [2])
  );
  X_LUT4 #(
    .INIT ( 16'hBB2B ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Msub_n0211_cy<2>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s [1]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/Msub_n0211_cy [2])
  );
  X_LUT4 #(
    .INIT ( 16'hBB2B ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Msub_n0208_cy<2>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s [1]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/Msub_n0208_cy [2])
  );
  X_LUT4 #(
    .INIT ( 16'h693C ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Msub_n0211_xor<2>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_0s [1]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_0s [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_1s [2]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_1s [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/n0211 [2])
  );
  X_LUT4 #(
    .INIT ( 16'h693C ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Msub_n0208_xor<2>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_1s [1]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_0s [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_1s [2]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_0s [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/n0208 [2])
  );
  X_LUT4 #(
    .INIT ( 16'h693C ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Msub_n0211_xor<2>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s [1]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s [2]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/n0211 [2])
  );
  X_LUT4 #(
    .INIT ( 16'h693C ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Msub_n0208_xor<2>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s [1]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s [2]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/n0208 [2])
  );
  X_LUT4 #(
    .INIT ( 16'h693C ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Msub_n0211_xor<2>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s [1]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s [2]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/n0211 [2])
  );
  X_LUT4 #(
    .INIT ( 16'h693C ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Msub_n0208_xor<2>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s [1]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s [2]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/n0208 [2])
  );
  X_LUT6 #(
    .INIT ( 64'h4DB2B24D44BBBB44 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Msub_n0208_xor<3>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_1s [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_0s [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_1s [1]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_0s [3]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_1s [3]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_0s [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/n0208 [3])
  );
  X_LUT6 #(
    .INIT ( 64'h4DB2B24D44BBBB44 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Msub_n0211_xor<3>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_0s [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_1s [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_0s [1]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_1s [3]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_0s [3]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_1s [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/n0211 [3])
  );
  X_LUT6 #(
    .INIT ( 64'h4DB2B24D44BBBB44 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Msub_n0208_xor<3>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s [1]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s [3]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s [3]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/n0208 [3])
  );
  X_LUT6 #(
    .INIT ( 64'h4DB2B24D44BBBB44 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Msub_n0211_xor<3>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s [1]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s [3]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s [3]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/n0211 [3])
  );
  X_LUT6 #(
    .INIT ( 64'h4DB2B24D44BBBB44 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Msub_n0208_xor<3>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s [1]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s [3]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s [3]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/n0208 [3])
  );
  X_LUT6 #(
    .INIT ( 64'h4DB2B24D44BBBB44 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Msub_n0211_xor<3>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s [1]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s [3]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s [3]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/n0211 [3])
  );
  X_LUT6 #(
    .INIT ( 64'hFAC8C800A0808000 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd911  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [4]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [3]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [7]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [5]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [6]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd91_2393 )
  );
  X_LUT6 #(
    .INIT ( 64'hFAC8C800A0808000 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd911  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [4]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [3]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [7]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [5]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [6]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd91_2507 )
  );
  X_LUT6 #(
    .INIT ( 64'hFAC8C800A0808000 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd911  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [4]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [3]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [7]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [5]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [6]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd91_2615 )
  );
  X_LUT6 #(
    .INIT ( 64'hE0E000E0E0000000 ))
  \memory_manager/ph2_rising_cpu_prog_rom_sel_AND_231_o1  (
    .ADR0(\sprite_dma/mst_mem_rnw_898 ),
    .ADR1(ag6502_rnw),
    .ADR2(\ppu/ph2_rising_836 ),
    .ADR3(\sprite_dma/mst_mem_avalid_899 ),
    .ADR4(\sprite_dma/mst_mem_address [15]),
    .ADR5(ag6502_addr[15]),
    .O(\memory_manager/ph2_rising_cpu_prog_rom_sel_AND_231_o )
  );
  X_LUT6 #(
    .INIT ( 64'hE8E8E80000E80000 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd411  (
    .ADR0(\ppu/vga_top/blue [6]),
    .ADR1(\ppu/vga_top/blue [7]),
    .ADR2(\ppu/vga_top/blue [5]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd_lut [0]),
    .ADR4(\ppu/vga_top/blue [2]),
    .ADR5(\ppu/vga_top/blue [4]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd41_2398 )
  );
  X_LUT6 #(
    .INIT ( 64'hE8E8E80000E80000 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd411  (
    .ADR0(\ppu/vga_top/green [6]),
    .ADR1(\ppu/vga_top/green [7]),
    .ADR2(\ppu/vga_top/green [5]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd_lut [0]),
    .ADR4(\ppu/vga_top/green [2]),
    .ADR5(\ppu/vga_top/green [4]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd41_2512 )
  );
  X_LUT6 #(
    .INIT ( 64'hE8E8E80000E80000 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd411  (
    .ADR0(\ppu/vga_top/red [6]),
    .ADR1(\ppu/vga_top/red [7]),
    .ADR2(\ppu/vga_top/red [5]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd_lut [0]),
    .ADR4(\ppu/vga_top/red [2]),
    .ADR5(\ppu/vga_top/red [4]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd41_2620 )
  );
  X_LUT5 #(
    .INIT ( 32'h40404001 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Msub_PWR_13_o_s1_bit_sum[3]_sub_23_OUT_xor<3>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd9_lut<0>1_2394 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd91_2393 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd9 ),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd9_lut [0]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [0]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/PWR_13_o_s1_bit_sum[3]_sub_23_OUT<3> )
  );
  X_LUT5 #(
    .INIT ( 32'h40404001 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Msub_PWR_13_o_s1_bit_sum[3]_sub_23_OUT_xor<3>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd9_lut<0>1_2508 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd91_2507 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd9 ),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd9_lut [0]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [0]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/PWR_13_o_s1_bit_sum[3]_sub_23_OUT<3> )
  );
  X_LUT5 #(
    .INIT ( 32'h40404001 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Msub_PWR_13_o_s1_bit_sum[3]_sub_23_OUT_xor<3>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd9_lut<0>1_2616 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd91_2615 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd9 ),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd9_lut [0]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [0]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/PWR_13_o_s1_bit_sum[3]_sub_23_OUT<3> )
  );
  X_LUT3 #(
    .INIT ( 8'h56 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Msub_PWR_13_o_s1_bit_sum[3]_sub_23_OUT_xor<1>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd9_lut<0>1_2394 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd9_lut [0]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [0]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/PWR_13_o_s1_bit_sum[3]_sub_23_OUT<1> )
  );
  X_LUT3 #(
    .INIT ( 8'h56 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Msub_PWR_13_o_s1_bit_sum[3]_sub_23_OUT_xor<1>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd9_lut<0>1_2508 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd9_lut [0]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [0]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/PWR_13_o_s1_bit_sum[3]_sub_23_OUT<1> )
  );
  X_LUT3 #(
    .INIT ( 8'h56 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Msub_PWR_13_o_s1_bit_sum[3]_sub_23_OUT_xor<1>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd9_lut<0>1_2616 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd9_lut [0]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [0]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/PWR_13_o_s1_bit_sum[3]_sub_23_OUT<1> )
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \controller_top/cpu_addr[15]_GND_21_o_equal_2_o<15>1  (
    .ADR0(\controller_top/read_sel[1]_controller1_data[7]_select_23_OUT<0>12_2920 ),
    .ADR1(cpu_addr[13]),
    .ADR2(\controller_top/read_sel[1]_controller1_data[7]_select_23_OUT<0>11_2919 ),
    .ADR3(cpu_addr[12]),
    .ADR4(cpu_addr[15]),
    .ADR5(cpu_addr[0]),
    .O(\controller_top/cpu_addr[15]_GND_21_o_equal_2_o )
  );
  X_LUT5 #(
    .INIT ( 32'h559696AA ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>211  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_0s [1]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_1s [1]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/stage2_in [8]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>21 )
  );
  X_LUT6 #(
    .INIT ( 64'hF66060F660F6F660 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd91  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd5_lut [0]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [6]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [1]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [4]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [5]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [7]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd9 )
  );
  X_LUT4 #(
    .INIT ( 16'h6996 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [1]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_0s [1]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_1s [1]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/stage2_in [8]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>1 )
  );
  X_LUT5 #(
    .INIT ( 32'h559696AA ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>211  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s [1]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s [1]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/stage2_in [8]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>21 )
  );
  X_LUT6 #(
    .INIT ( 64'hF66060F660F6F660 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd91  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd5_lut [0]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [6]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [1]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [4]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [5]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [7]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd9 )
  );
  X_LUT4 #(
    .INIT ( 16'h6996 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [1]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s [1]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s [1]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/stage2_in [8]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>1 )
  );
  X_LUT5 #(
    .INIT ( 32'h559696AA ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>211  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s [1]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s [1]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/stage2_in [8]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>21 )
  );
  X_LUT6 #(
    .INIT ( 64'hF66060F660F6F660 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd91  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd5_lut [0]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [6]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [1]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [4]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [5]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [7]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd9 )
  );
  X_LUT4 #(
    .INIT ( 16'h6996 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [1]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s [1]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s [1]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/stage2_in [8]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>1 )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFFEAAA ))
  \ppu/_n1007_inv1  (
    .ADR0(\ppu/second_write_PWR_5_o_equal_39_o ),
    .ADR1(\ppu/vt_cntr1 [0]),
    .ADR2(\ppu/vt_cntr1 [1]),
    .ADR3(\ppu/vt_cntr1 [2]),
    .ADR4(\ppu/y_renderingcntr[8]_ppu_enable_AND_73_o ),
    .O(\ppu/_n1007_inv )
  );
  X_LUT4 #(
    .INIT ( 16'h0001 ))
  \ppu/x_rendercntr[1]_bgrender_state[2]_AND_41_o1  (
    .ADR0(\ppu/x_rendercntr [4]),
    .ADR1(\ppu/x_rendercntr [2]),
    .ADR2(\ppu/x_rendercntr [3]),
    .ADR3(\ppu/x_rendercntr [5]),
    .O(\ppu/x_rendercntr[1]_bgrender_state[2]_AND_41_o1_2893 )
  );
  X_LUT4 #(
    .INIT ( 16'hA8AB ))
  \ppu/Mcount_fv_cntr_eqn_01  (
    .ADR0(\ppu/fv_reg [0]),
    .ADR1(\ppu/second_write_PWR_5_o_equal_39_o ),
    .ADR2(\ppu/y_renderingcntr[8]_ppu_enable_AND_73_o ),
    .ADR3(\ppu/fv_cntr [0]),
    .O(\ppu/Mcount_fv_cntr_eqn_0 )
  );
  X_LUT4 #(
    .INIT ( 16'hA8AB ))
  \ppu/Mcount_vt_cntr2_eqn_01  (
    .ADR0(\ppu/vt_reg2 [0]),
    .ADR1(\ppu/second_write_PWR_5_o_equal_39_o ),
    .ADR2(\ppu/y_renderingcntr[8]_ppu_enable_AND_73_o ),
    .ADR3(\ppu/vt_cntr2 [0]),
    .O(\ppu/Mcount_vt_cntr2_eqn_0 )
  );
  X_LUT6 #(
    .INIT ( 64'hEFFEFEFE01101010 ))
  \ppu/Mcount_fv_cntr_eqn_21  (
    .ADR0(\ppu/second_write_PWR_5_o_equal_39_o ),
    .ADR1(\ppu/y_renderingcntr[8]_ppu_enable_AND_73_o ),
    .ADR2(\ppu/fv_cntr [2]),
    .ADR3(\ppu/fv_cntr [0]),
    .ADR4(\ppu/fv_cntr [1]),
    .ADR5(\ppu/fv_reg [2]),
    .O(\ppu/Mcount_fv_cntr_eqn_2 )
  );
  X_LUT5 #(
    .INIT ( 32'hEFFE0110 ))
  \ppu/Mcount_fv_cntr_eqn_11  (
    .ADR0(\ppu/second_write_PWR_5_o_equal_39_o ),
    .ADR1(\ppu/y_renderingcntr[8]_ppu_enable_AND_73_o ),
    .ADR2(\ppu/fv_cntr [0]),
    .ADR3(\ppu/fv_cntr [1]),
    .ADR4(\ppu/fv_reg [1]),
    .O(\ppu/Mcount_fv_cntr_eqn_1 )
  );
  X_LUT5 #(
    .INIT ( 32'hEFFE0110 ))
  \ppu/Mcount_vt_cntr2_eqn_11  (
    .ADR0(\ppu/second_write_PWR_5_o_equal_39_o ),
    .ADR1(\ppu/y_renderingcntr[8]_ppu_enable_AND_73_o ),
    .ADR2(\ppu/vt_cntr2 [0]),
    .ADR3(\ppu/vt_cntr2 [1]),
    .ADR4(\ppu/vt_reg2 [1]),
    .O(\ppu/Mcount_vt_cntr2_eqn_1 )
  );
  X_LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd9_lut<0>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd5_lut [0]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [6]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [1]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [4]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [5]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [7]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd9_lut [0])
  );
  X_LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd9_lut<0>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd5_lut [0]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [6]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [1]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [4]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [5]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [7]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd9_lut [0])
  );
  X_LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd9_lut<0>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd5_lut [0]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [6]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [1]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [4]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [5]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [7]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd9_lut [0])
  );
  X_LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  \ppu/sprite_fsm/oam_state_FSM_FFd2-In1  (
    .ADR0(\ppu/sprite_fsm/n_cnt [4]),
    .ADR1(\ppu/sprite_fsm/n_cnt [5]),
    .ADR2(\ppu/sprite_fsm/n_cnt [2]),
    .ADR3(\ppu/sprite_fsm/n_cnt [0]),
    .ADR4(\ppu/sprite_fsm/n_cnt [1]),
    .ADR5(\ppu/sprite_fsm/n_cnt [3]),
    .O(\ppu/sprite_fsm/oam_state_FSM_FFd2-In1_2950 )
  );
  X_LUT6 #(
    .INIT ( 64'hBE00BE00BE00BEBE ))
  \ppu/sprite_fsm/oam_state_FSM_FFd4-In1  (
    .ADR0(\ppu/sprite_fsm/oam_state_FSM_FFd3_2006 ),
    .ADR1(\ppu/sprite_fsm/oam_state_FSM_FFd1_2008 ),
    .ADR2(\ppu/sprite_fsm/oam_state_FSM_FFd2_2007 ),
    .ADR3(\ppu/sprite_fsm/pixel_cnt [0]),
    .ADR4(\ppu/render_mask_reg [3]),
    .ADR5(\ppu/render_mask_reg [4]),
    .O(\ppu/sprite_fsm/oam_state_FSM_FFd4-In1_2958 )
  );
  X_LUT6 #(
    .INIT ( 64'hBAAAAAAA8AAAAAAA ))
  \ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_lut<0>  (
    .ADR0(\ppu/sprite_fsm/pri_oam_addr_cnt [0]),
    .ADR1(cpu_addr[2]),
    .ADR2(cpu_addr[0]),
    .ADR3(cpu_addr[1]),
    .ADR4(\ppu/ph2_falling_slv_mem_rnw_AND_20_o ),
    .ADR5(cpu_dout[0]),
    .O(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_lut [0])
  );
  X_LUT6 #(
    .INIT ( 64'hBAAAAAAA8AAAAAAA ))
  \ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_lut<1>  (
    .ADR0(\ppu/sprite_fsm/pri_oam_addr_cnt [1]),
    .ADR1(cpu_addr[2]),
    .ADR2(cpu_addr[0]),
    .ADR3(cpu_addr[1]),
    .ADR4(\ppu/ph2_falling_slv_mem_rnw_AND_20_o ),
    .ADR5(cpu_dout[1]),
    .O(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_lut [1])
  );
  X_LUT6 #(
    .INIT ( 64'hBAAAAAAA8AAAAAAA ))
  \ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_lut<2>  (
    .ADR0(\ppu/sprite_fsm/pri_oam_addr_cnt [2]),
    .ADR1(cpu_addr[2]),
    .ADR2(cpu_addr[0]),
    .ADR3(cpu_addr[1]),
    .ADR4(\ppu/ph2_falling_slv_mem_rnw_AND_20_o ),
    .ADR5(cpu_dout[2]),
    .O(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_lut [2])
  );
  X_LUT6 #(
    .INIT ( 64'hBAAAAAAA8AAAAAAA ))
  \ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_lut<3>  (
    .ADR0(\ppu/sprite_fsm/pri_oam_addr_cnt [3]),
    .ADR1(cpu_addr[2]),
    .ADR2(cpu_addr[0]),
    .ADR3(cpu_addr[1]),
    .ADR4(\ppu/ph2_falling_slv_mem_rnw_AND_20_o ),
    .ADR5(cpu_dout[3]),
    .O(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_lut [3])
  );
  X_LUT6 #(
    .INIT ( 64'hBAAAAAAA8AAAAAAA ))
  \ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_lut<4>  (
    .ADR0(\ppu/sprite_fsm/pri_oam_addr_cnt [4]),
    .ADR1(cpu_addr[2]),
    .ADR2(cpu_addr[0]),
    .ADR3(cpu_addr[1]),
    .ADR4(\ppu/ph2_falling_slv_mem_rnw_AND_20_o ),
    .ADR5(cpu_dout[4]),
    .O(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_lut [4])
  );
  X_LUT6 #(
    .INIT ( 64'hBAAAAAAA8AAAAAAA ))
  \ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_lut<5>  (
    .ADR0(\ppu/sprite_fsm/pri_oam_addr_cnt [5]),
    .ADR1(cpu_addr[2]),
    .ADR2(cpu_addr[0]),
    .ADR3(cpu_addr[1]),
    .ADR4(\ppu/ph2_falling_slv_mem_rnw_AND_20_o ),
    .ADR5(cpu_dout[5]),
    .O(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_lut [5])
  );
  X_LUT6 #(
    .INIT ( 64'hBAAAAAAA8AAAAAAA ))
  \ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_lut<6>  (
    .ADR0(\ppu/sprite_fsm/pri_oam_addr_cnt [6]),
    .ADR1(cpu_addr[2]),
    .ADR2(cpu_addr[0]),
    .ADR3(cpu_addr[1]),
    .ADR4(\ppu/ph2_falling_slv_mem_rnw_AND_20_o ),
    .ADR5(cpu_dout[6]),
    .O(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_lut [6])
  );
  X_LUT3 #(
    .INIT ( 8'hFE ))
  \ppu/sprite_fsm/rst_bgnd_read_end_OR_108_o1  (
    .ADR0(\ppu/x_rendercntr[10]_GND_5_o_equal_122_o ),
    .ADR1(\ppu/x_rendercntr[10]_PWR_5_o_equal_273_o ),
    .ADR2(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/rst_bgnd_read_end_OR_108_o )
  );
  X_LUT6 #(
    .INIT ( 64'hBAAAAAAAAAAAAAAA ))
  \ppu/sprite_fsm/rst_start_rendering_OR_95_o1  (
    .ADR0(sync_shift_reg[7]),
    .ADR1(\ppu/y_renderingcntr [0]),
    .ADR2(\ppu/x_rendercntr[10]_PWR_5_o_equal_101_o ),
    .ADR3(\ppu/y_renderingcntr [8]),
    .ADR4(\ppu/y_renderingcntr [2]),
    .ADR5(\ppu/y_renderingcntr[8]_x_rendercntr[10]_AND_203_o1_1396 ),
    .O(\ppu/sprite_fsm/rst_start_rendering_OR_95_o )
  );
  X_LUT5 #(
    .INIT ( 32'h7FFFFFFF ))
  \ppu/vga_top/vga_en_inv1  (
    .ADR0(\ppu/vga_top/startupcntr [0]),
    .ADR1(\ppu/vga_top/startupcntr [10]),
    .ADR2(\ppu/vga_top/startupcntr [11]),
    .ADR3(\ppu/vga_top/startupcntr [7]),
    .ADR4(\ppu/vga_top/_n0134<11>2 ),
    .O(\ppu/vga_top/vga_en_inv )
  );
  X_LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \ppu/vga_top/GND_9_o_vga_en_AND_212_o1  (
    .ADR0(\ppu/vga_top/GND_9_o_GND_9_o_equal_8_o ),
    .ADR1(\ppu/vga_top/startupcntr [0]),
    .ADR2(\ppu/vga_top/startupcntr [10]),
    .ADR3(\ppu/vga_top/startupcntr [11]),
    .ADR4(\ppu/vga_top/startupcntr [7]),
    .ADR5(\ppu/vga_top/_n0134<11>2 ),
    .O(\ppu/vga_top/GND_9_o_vga_en_AND_212_o )
  );
  X_LUT6 #(
    .INIT ( 64'hBAAAAAAA8AAAAAAA ))
  \ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_lut<7>  (
    .ADR0(\ppu/sprite_fsm/pri_oam_addr_cnt [7]),
    .ADR1(cpu_addr[2]),
    .ADR2(cpu_addr[0]),
    .ADR3(cpu_addr[1]),
    .ADR4(\ppu/ph2_falling_slv_mem_rnw_AND_20_o ),
    .ADR5(cpu_dout[7]),
    .O(\ppu/sprite_fsm/Mcount_pri_oam_addr_cnt_lut [7])
  );
  X_LUT3 #(
    .INIT ( 8'h2A ))
  \ppu/Mmux_vblank[2]_GND_5_o_mux_21_OUT31  (
    .ADR0(\ppu/vblank [1]),
    .ADR1(\ppu/x_rendercntr[10]_GND_5_o_equal_122_o ),
    .ADR2(\ppu/y_renderingcntr[8]_GND_5_o_equal_187_o ),
    .O(\ppu/vblank[2]_GND_5_o_mux_21_OUT<2> )
  );
  X_LUT3 #(
    .INIT ( 8'h2A ))
  \ppu/Mmux_vblank[2]_GND_5_o_mux_21_OUT21  (
    .ADR0(\ppu/vblank [0]),
    .ADR1(\ppu/x_rendercntr[10]_GND_5_o_equal_122_o ),
    .ADR2(\ppu/y_renderingcntr[8]_GND_5_o_equal_187_o ),
    .O(\ppu/vblank[2]_GND_5_o_mux_21_OUT<1> )
  );
  X_LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  \controller_top/cpu_addr[15]_GND_21_o_equal_3_o<15>1  (
    .ADR0(cpu_addr[0]),
    .ADR1(cpu_addr[13]),
    .ADR2(cpu_addr[12]),
    .ADR3(cpu_addr[15]),
    .ADR4(\controller_top/read_sel[1]_controller1_data[7]_select_23_OUT<0>12_2920 ),
    .ADR5(\controller_top/read_sel[1]_controller1_data[7]_select_23_OUT<0>11_2919 ),
    .O(\controller_top/cpu_addr[15]_GND_21_o_equal_3_o )
  );
  X_LUT5 #(
    .INIT ( 32'hFEFEFE00 ))
  \ppu/sprite_fsm/oam_dout_sel1  (
    .ADR0(\ppu/sprite_fsm/oam_state_FSM_FFd3_2006 ),
    .ADR1(\ppu/sprite_fsm/oam_state_FSM_FFd2_2007 ),
    .ADR2(\ppu/sprite_fsm/oam_state_FSM_FFd1_2008 ),
    .ADR3(\ppu/render_mask_reg [3]),
    .ADR4(\ppu/render_mask_reg [4]),
    .O(\ppu/sprite_fsm/oam_dout_sel )
  );
  X_LUT5 #(
    .INIT ( 32'h7FFFFFFF ))
  \ppu/sprite_fsm/oam_state_FSM_FFd1-In31  (
    .ADR0(\ppu/sprite_fsm/n_cnt [2]),
    .ADR1(\ppu/sprite_fsm/n_cnt [0]),
    .ADR2(\ppu/sprite_fsm/n_cnt [1]),
    .ADR3(\ppu/sprite_fsm/n_cnt [3]),
    .ADR4(\ppu/sprite_fsm/n_cnt [4]),
    .O(\ppu/sprite_fsm/oam_state_FSM_FFd1-In3_1430 )
  );
  X_LUT6 #(
    .INIT ( 64'hD57FF75D802AA208 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Mmux_ctrl_reg[5]_decision3_mux_55_OUT21  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/decision2_2440 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/stage2_in [8]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/stage2_in [1]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/decision3_2429 ),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg [4]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg[5]_decision3_mux_55_OUT<1> )
  );
  X_LUT6 #(
    .INIT ( 64'hD57FF75D802AA208 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Mmux_ctrl_reg[5]_decision3_mux_55_OUT41  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/decision2_2440 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/stage2_in [8]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/stage2_in [3]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/decision3_2429 ),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg [4]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg[5]_decision3_mux_55_OUT<3> )
  );
  X_LUT6 #(
    .INIT ( 64'hD57FF75D802AA208 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Mmux_ctrl_reg[5]_decision3_mux_55_OUT61  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/decision2_2440 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/stage2_in [8]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/stage2_in [5]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/decision3_2429 ),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg [4]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg[5]_decision3_mux_55_OUT<5> )
  );
  X_LUT6 #(
    .INIT ( 64'hD57FF75D802AA208 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Mmux_ctrl_reg[5]_decision3_mux_55_OUT81  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/decision2_2440 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/stage2_in [8]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/stage2_in [7]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/decision3_2429 ),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg [4]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg[5]_decision3_mux_55_OUT<7> )
  );
  X_LUT6 #(
    .INIT ( 64'hD57FF75D802AA208 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Mmux_ctrl_reg[5]_decision3_mux_55_OUT12  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/decision2_2440 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/stage2_in [8]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/stage2_in [0]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/decision3_2429 ),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg [4]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg[5]_decision3_mux_55_OUT<0> )
  );
  X_LUT6 #(
    .INIT ( 64'h82882228D7DD777D ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Mmux_ctrl_reg[5]_decision3_mux_55_OUT51  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/stage2_in [4]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/decision2_2440 ),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/decision3_2429 ),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/stage2_in [8]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg [4]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg[5]_decision3_mux_55_OUT<4> )
  );
  X_LUT6 #(
    .INIT ( 64'h82882228D7DD777D ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Mmux_ctrl_reg[5]_decision3_mux_55_OUT71  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/stage2_in [6]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/decision2_2440 ),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/decision3_2429 ),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/stage2_in [8]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg [4]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg[5]_decision3_mux_55_OUT<6> )
  );
  X_LUT6 #(
    .INIT ( 64'h82882228D7DD777D ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Mmux_ctrl_reg[5]_decision3_mux_55_OUT31  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/stage2_in [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/decision2_2440 ),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/decision3_2429 ),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/stage2_in [8]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg [4]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg[5]_decision3_mux_55_OUT<2> )
  );
  X_LUT5 #(
    .INIT ( 32'h96696996 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Mxor_stage1<7>_xo<0>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg [6]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg [7]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg [4]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg [5]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/stage1 [3]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/stage1 [7])
  );
  X_LUT6 #(
    .INIT ( 64'h75FD20A820A875FD ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Mmux_ctrl_reg[5]_decision3_mux_55_OUT101  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/decision2_2440 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/decision3_2429 ),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/stage2_in [8]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg [4]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg [5]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/ctrl_reg[5]_decision3_mux_55_OUT<9> )
  );
  X_LUT5 #(
    .INIT ( 32'h802AA208 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Mmux_ctrl_reg[5]_decision3_mux_55_OUT21  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/decision2_2556 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/stage2_in [8]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/stage2_in [1]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/decision3_2545 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/ctrl_reg[5]_decision3_mux_55_OUT<1> )
  );
  X_LUT5 #(
    .INIT ( 32'h802AA208 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Mmux_ctrl_reg[5]_decision3_mux_55_OUT41  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/decision2_2556 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/stage2_in [8]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/stage2_in [3]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/decision3_2545 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/ctrl_reg[5]_decision3_mux_55_OUT<3> )
  );
  X_LUT5 #(
    .INIT ( 32'h802AA208 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Mmux_ctrl_reg[5]_decision3_mux_55_OUT61  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/decision2_2556 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/stage2_in [8]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/stage2_in [5]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/decision3_2545 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/ctrl_reg[5]_decision3_mux_55_OUT<5> )
  );
  X_LUT5 #(
    .INIT ( 32'h802AA208 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Mmux_ctrl_reg[5]_decision3_mux_55_OUT81  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/decision2_2556 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/stage2_in [8]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/stage2_in [7]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/decision3_2545 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/ctrl_reg[5]_decision3_mux_55_OUT<7> )
  );
  X_LUT5 #(
    .INIT ( 32'h802AA208 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Mmux_ctrl_reg[5]_decision3_mux_55_OUT12  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/decision2_2556 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/stage2_in [8]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/stage2_in [0]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/decision3_2545 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/ctrl_reg[5]_decision3_mux_55_OUT<0> )
  );
  X_LUT5 #(
    .INIT ( 32'h9A56FFFF ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Mmux_ctrl_reg[5]_decision3_mux_55_OUT51  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/stage2_in [4]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/decision2_2556 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/decision3_2545 ),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/stage2_in [8]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/ctrl_reg[5]_decision3_mux_55_OUT<4> )
  );
  X_LUT5 #(
    .INIT ( 32'h9A56FFFF ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Mmux_ctrl_reg[5]_decision3_mux_55_OUT71  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/stage2_in [6]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/decision2_2556 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/decision3_2545 ),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/stage2_in [8]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/ctrl_reg[5]_decision3_mux_55_OUT<6> )
  );
  X_LUT5 #(
    .INIT ( 32'h9A56FFFF ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Mmux_ctrl_reg[5]_decision3_mux_55_OUT31  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/stage2_in [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/decision2_2556 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/decision3_2545 ),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/stage2_in [8]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/ctrl_reg[5]_decision3_mux_55_OUT<2> )
  );
  X_LUT5 #(
    .INIT ( 32'h96696996 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Mxor_stage1<7>_xo<0>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg [6]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg [7]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg [4]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg [5]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/stage1 [3]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/stage1 [7])
  );
  X_LUT4 #(
    .INIT ( 16'h4EFF ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Mmux_ctrl_reg[5]_decision3_mux_55_OUT101  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/decision2_2556 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/decision3_2545 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/stage2_in [8]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/ctrl_reg[5]_decision3_mux_55_OUT<9> )
  );
  X_LUT5 #(
    .INIT ( 32'h802AA208 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Mmux_ctrl_reg[5]_decision3_mux_55_OUT21  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/decision2_2666 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/stage2_in [8]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/stage2_in [1]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/decision3_2655 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/ctrl_reg[5]_decision3_mux_55_OUT<1> )
  );
  X_LUT5 #(
    .INIT ( 32'h802AA208 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Mmux_ctrl_reg[5]_decision3_mux_55_OUT41  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/decision2_2666 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/stage2_in [8]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/stage2_in [3]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/decision3_2655 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/ctrl_reg[5]_decision3_mux_55_OUT<3> )
  );
  X_LUT5 #(
    .INIT ( 32'h802AA208 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Mmux_ctrl_reg[5]_decision3_mux_55_OUT61  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/decision2_2666 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/stage2_in [8]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/stage2_in [5]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/decision3_2655 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/ctrl_reg[5]_decision3_mux_55_OUT<5> )
  );
  X_LUT5 #(
    .INIT ( 32'h802AA208 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Mmux_ctrl_reg[5]_decision3_mux_55_OUT81  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/decision2_2666 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/stage2_in [8]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/stage2_in [7]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/decision3_2655 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/ctrl_reg[5]_decision3_mux_55_OUT<7> )
  );
  X_LUT5 #(
    .INIT ( 32'h802AA208 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Mmux_ctrl_reg[5]_decision3_mux_55_OUT12  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/decision2_2666 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/stage2_in [8]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/stage2_in [0]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/decision3_2655 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/ctrl_reg[5]_decision3_mux_55_OUT<0> )
  );
  X_LUT5 #(
    .INIT ( 32'h9A56FFFF ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Mmux_ctrl_reg[5]_decision3_mux_55_OUT51  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/stage2_in [4]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/decision2_2666 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/decision3_2655 ),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/stage2_in [8]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/ctrl_reg[5]_decision3_mux_55_OUT<4> )
  );
  X_LUT5 #(
    .INIT ( 32'h9A56FFFF ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Mmux_ctrl_reg[5]_decision3_mux_55_OUT71  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/stage2_in [6]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/decision2_2666 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/decision3_2655 ),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/stage2_in [8]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/ctrl_reg[5]_decision3_mux_55_OUT<6> )
  );
  X_LUT5 #(
    .INIT ( 32'h9A56FFFF ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Mmux_ctrl_reg[5]_decision3_mux_55_OUT31  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/stage2_in [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/decision2_2666 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/decision3_2655 ),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/stage2_in [8]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/ctrl_reg[5]_decision3_mux_55_OUT<2> )
  );
  X_LUT5 #(
    .INIT ( 32'h96696996 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Mxor_stage1<7>_xo<0>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg [6]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg [7]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg [4]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg [5]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/stage1 [3]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/stage1 [7])
  );
  X_LUT4 #(
    .INIT ( 16'h4EFF ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Mmux_ctrl_reg[5]_decision3_mux_55_OUT101  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/decision2_2666 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/decision3_2655 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/stage2_in [8]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/data_en_reg [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/ctrl_reg[5]_decision3_mux_55_OUT<9> )
  );
  X_LUT6 #(
    .INIT ( 64'hAAAEAEAAAAA2A2AA ))
  \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT2_SW0  (
    .ADR0(\ppu/tile_index_reg [6]),
    .ADR1(\ppu/x_rendercntr [10]),
    .ADR2(\ppu/x_rendercntr [9]),
    .ADR3(\ppu/GND_5_o_x_rendercntr[10]_LessThan_331_o1_1377 ),
    .ADR4(\ppu/x_rendercntr [8]),
    .ADR5(\ppu/sprite_fsm/sprite_tile_index [6]),
    .O(N11)
  );
  X_LUT6 #(
    .INIT ( 64'hAAAEAEAAAAA2A2AA ))
  \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT3_SW0  (
    .ADR0(\ppu/tile_index_reg [7]),
    .ADR1(\ppu/x_rendercntr [10]),
    .ADR2(\ppu/x_rendercntr [9]),
    .ADR3(\ppu/GND_5_o_x_rendercntr[10]_LessThan_331_o1_1377 ),
    .ADR4(\ppu/x_rendercntr [8]),
    .ADR5(\ppu/sprite_fsm/sprite_tile_index [7]),
    .O(N13)
  );
  X_LUT5 #(
    .INIT ( 32'hFD5DA808 ))
  mux1711 (
    .ADR0(\ppu/bg_msb_read_reg_1126 ),
    .ADR1(\memory_manager/ch_rom_dout [1]),
    .ADR2(\ppu/ppu_addr_fetch [13]),
    .ADR3(\memory_manager/name_table_ram_dout [1]),
    .ADR4(\ppu/bg_msb_reg [0]),
    .O(\ppu/bg_msb_reg[7]_ppu_mem_din[7]_mux_96_OUT<1> )
  );
  X_LUT5 #(
    .INIT ( 32'hFD5DA808 ))
  mux1611 (
    .ADR0(\ppu/bg_msb_read_reg_1126 ),
    .ADR1(\memory_manager/ch_rom_dout [0]),
    .ADR2(\ppu/ppu_addr_fetch [13]),
    .ADR3(\memory_manager/name_table_ram_dout [0]),
    .ADR4(\ppu/bg_msb_reg [7]),
    .O(\ppu/bg_msb_reg[7]_ppu_mem_din[7]_mux_96_OUT<0> )
  );
  X_LUT5 #(
    .INIT ( 32'hFD5DA808 ))
  mux1811 (
    .ADR0(\ppu/bg_msb_read_reg_1126 ),
    .ADR1(\memory_manager/ch_rom_dout [2]),
    .ADR2(\ppu/ppu_addr_fetch [13]),
    .ADR3(\memory_manager/name_table_ram_dout [2]),
    .ADR4(\ppu/bg_msb_reg [1]),
    .O(\ppu/bg_msb_reg[7]_ppu_mem_din[7]_mux_96_OUT<2> )
  );
  X_LUT5 #(
    .INIT ( 32'hFD5DA808 ))
  mux1911 (
    .ADR0(\ppu/bg_msb_read_reg_1126 ),
    .ADR1(\memory_manager/ch_rom_dout [3]),
    .ADR2(\ppu/ppu_addr_fetch [13]),
    .ADR3(\memory_manager/name_table_ram_dout [3]),
    .ADR4(\ppu/bg_msb_reg [2]),
    .O(\ppu/bg_msb_reg[7]_ppu_mem_din[7]_mux_96_OUT<3> )
  );
  X_LUT5 #(
    .INIT ( 32'hFD5DA808 ))
  mux2211 (
    .ADR0(\ppu/bg_msb_read_reg_1126 ),
    .ADR1(\memory_manager/ch_rom_dout [6]),
    .ADR2(\ppu/ppu_addr_fetch [13]),
    .ADR3(\memory_manager/name_table_ram_dout [6]),
    .ADR4(\ppu/bg_msb_reg [5]),
    .O(\ppu/bg_msb_reg[7]_ppu_mem_din[7]_mux_96_OUT<6> )
  );
  X_LUT5 #(
    .INIT ( 32'hFD5DA808 ))
  mux2011 (
    .ADR0(\ppu/bg_msb_read_reg_1126 ),
    .ADR1(\memory_manager/ch_rom_dout [4]),
    .ADR2(\ppu/ppu_addr_fetch [13]),
    .ADR3(\memory_manager/name_table_ram_dout [4]),
    .ADR4(\ppu/bg_msb_reg [3]),
    .O(\ppu/bg_msb_reg[7]_ppu_mem_din[7]_mux_96_OUT<4> )
  );
  X_LUT5 #(
    .INIT ( 32'hFD5DA808 ))
  mux2111 (
    .ADR0(\ppu/bg_msb_read_reg_1126 ),
    .ADR1(\memory_manager/ch_rom_dout [5]),
    .ADR2(\ppu/ppu_addr_fetch [13]),
    .ADR3(\memory_manager/name_table_ram_dout [5]),
    .ADR4(\ppu/bg_msb_reg [4]),
    .O(\ppu/bg_msb_reg[7]_ppu_mem_din[7]_mux_96_OUT<5> )
  );
  X_LUT5 #(
    .INIT ( 32'hFD5DA808 ))
  mux2311 (
    .ADR0(\ppu/bg_msb_read_reg_1126 ),
    .ADR1(\memory_manager/ch_rom_dout [7]),
    .ADR2(\ppu/ppu_addr_fetch [13]),
    .ADR3(\memory_manager/name_table_ram_dout [7]),
    .ADR4(\ppu/bg_msb_reg [6]),
    .O(\ppu/bg_msb_reg[7]_ppu_mem_din[7]_mux_96_OUT<7> )
  );
  X_LUT6 #(
    .INIT ( 64'hAAAAAAAA2AAAAAAA ))
  \ppu/vga_top/Mcount_x_writecntr_lut<8>  (
    .ADR0(\ppu/vga_top/x_writecntr [8]),
    .ADR1(\ppu/vga_top/x_writecntr [4]),
    .ADR2(\ppu/vga_top/x_writecntr [9]),
    .ADR3(\ppu/vga_top/x_writecntr [3]),
    .ADR4(\ppu/vga_top/x_writecntr [2]),
    .ADR5(N57),
    .O(\ppu/vga_top/Mcount_x_writecntr_lut [8])
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFDFFFFFFF ))
  \ppu/vga_top/GND_9_o_GND_9_o_equal_15_o_inv1  (
    .ADR0(\ppu/vga_top/v_cnt [1]),
    .ADR1(\ppu/vga_top/v_cnt [7]),
    .ADR2(\ppu/vga_top/v_cnt [0]),
    .ADR3(\ppu/vga_top/v_cnt [9]),
    .ADR4(\ppu/vga_top/v_cnt [3]),
    .ADR5(N61),
    .O(\ppu/vga_top/GND_9_o_GND_9_o_equal_15_o_inv )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFF7FFFFFFF ))
  \ppu/vga_top/x_writecntr[9]_PWR_11_o_equal_47_o_inv1  (
    .ADR0(\ppu/vga_top/x_writecntr [4]),
    .ADR1(\ppu/vga_top/x_writecntr [9]),
    .ADR2(\ppu/vga_top/x_writecntr [3]),
    .ADR3(\ppu/vga_top/x_writecntr [2]),
    .ADR4(\ppu/vga_top/x_writecntr [8]),
    .ADR5(N57),
    .O(\ppu/vga_top/x_writecntr[9]_PWR_11_o_equal_47_o_inv )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFFAAA8 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/rst_bground_read_OR_156_o1  (
    .ADR0(\ppu/x_rendercntr [10]),
    .ADR1(\ppu/x_rendercntr [8]),
    .ADR2(\ppu/x_rendercntr [9]),
    .ADR3(\ppu/GND_5_o_x_rendercntr[10]_LessThan_331_o1_1377 ),
    .ADR4(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/rst_bground_read_OR_156_o )
  );
  X_LUT5 #(
    .INIT ( 32'h7770FFF8 ))
  \ppu/_n1016_inv_SW0  (
    .ADR0(\ppu/bgrender_state_FSM_FFd2_1128 ),
    .ADR1(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR2(\ppu/render_mask_reg [3]),
    .ADR3(\ppu/render_mask_reg [4]),
    .ADR4(\ppu/control_reg [0]),
    .O(N35)
  );
  X_LUT6 #(
    .INIT ( 64'hAAA2AAAAAAAAAAAA ))
  \ppu/vga_top/Mcount_v_cnt_lut<9>  (
    .ADR0(\ppu/vga_top/v_cnt [9]),
    .ADR1(\ppu/vga_top/v_cnt [1]),
    .ADR2(N61),
    .ADR3(\ppu/vga_top/v_cnt [7]),
    .ADR4(\ppu/vga_top/v_cnt [0]),
    .ADR5(\ppu/vga_top/v_cnt [3]),
    .O(\ppu/vga_top/Mcount_v_cnt_lut [9])
  );
  X_LUT6 #(
    .INIT ( 64'hAAAAAAAA2AAAAAAA ))
  \ppu/vga_top/Mcount_x_writecntr_lut<9>  (
    .ADR0(\ppu/vga_top/x_writecntr [9]),
    .ADR1(\ppu/vga_top/x_writecntr [4]),
    .ADR2(\ppu/vga_top/x_writecntr [3]),
    .ADR3(\ppu/vga_top/x_writecntr [2]),
    .ADR4(\ppu/vga_top/x_writecntr [8]),
    .ADR5(N57),
    .O(\ppu/vga_top/Mcount_x_writecntr_lut [9])
  );
  X_LUT5 #(
    .INIT ( 32'h96696996 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Mxor_stage1<6>_xo<0>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg [5]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg [6]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg [3]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg [4]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/stage1 [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/stage1 [6])
  );
  X_LUT5 #(
    .INIT ( 32'h96696996 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Mxor_stage1<6>_xo<0>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg [5]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg [6]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg [3]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg [4]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/stage1 [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/stage1 [6])
  );
  X_LUT5 #(
    .INIT ( 32'h96696996 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Mxor_stage1<6>_xo<0>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg [5]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg [6]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg [3]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg [4]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/stage1 [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/stage1 [6])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \ppu/sprite_fsm/Msub_scanline_cnt[3]_sec_oam_dout[3]_sub_60_OUT_xor<0>11  (
    .ADR0(\ppu/sprite_fsm/scanline_cnt [0]),
    .ADR1(\ppu/sprite_fsm/_n0364 [0]),
    .O(\ppu/sprite_fsm/scanline_cnt[3]_sec_oam_dout[3]_sub_60_OUT<0> )
  );
  X_LUT3 #(
    .INIT ( 8'hF1 ))
  \controller_top/cpu_rnw_01  (
    .ADR0(\sprite_dma/mst_mem_rnw_898 ),
    .ADR1(ag6502_rnw),
    .ADR2(sync_shift_reg[7]),
    .O(\controller_top/cpu_rnw_0 )
  );
  X_LUT3 #(
    .INIT ( 8'h04 ))
  \memory_manager/ph2_falling_GND_20_o_AND_229_o1  (
    .ADR0(\sprite_dma/mst_mem_rnw_898 ),
    .ADR1(\ppu/ph2_falling_837 ),
    .ADR2(ag6502_rnw),
    .O(\memory_manager/ph2_falling_GND_20_o_AND_229_o )
  );
  X_LUT4 #(
    .INIT ( 16'h0040 ))
  \sprite_dma/oam_dma_din_reg_ld1  (
    .ADR0(\sprite_dma/oam_dma_state_FSM_FFd1_2845 ),
    .ADR1(\ppu/ph2_falling_837 ),
    .ADR2(\sprite_dma/oam_dma_state_FSM_FFd2_2818 ),
    .ADR3(\sprite_dma/oam_dma_state_FSM_FFd3_2819 ),
    .O(\sprite_dma/oam_dma_din_reg_ld )
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \ppu/Mcount_clkgen_cnt_xor<1>11  (
    .ADR0(\ppu/clkgen_cnt [1]),
    .ADR1(\ppu/clkgen_cnt [0]),
    .O(\ppu/Mcount_clkgen_cnt1 )
  );
  X_LUT4 #(
    .INIT ( 16'h6A2A ))
  \ppu/Mcount_clkgen_cnt_xor<3>11  (
    .ADR0(\ppu/clkgen_cnt [3]),
    .ADR1(\ppu/clkgen_cnt [1]),
    .ADR2(\ppu/clkgen_cnt [0]),
    .ADR3(\ppu/clkgen_cnt [2]),
    .O(\ppu/Mcount_clkgen_cnt3 )
  );
  X_LUT5 #(
    .INIT ( 32'h6CCCCCCC ))
  \ppu/sprite_fsm/Mcount_sec_oam_addr_cnt_xor<4>11  (
    .ADR0(\ppu/sprite_fsm/sec_oam_addr_cnt [3]),
    .ADR1(\ppu/sprite_fsm/sec_oam_addr_cnt [4]),
    .ADR2(\ppu/sprite_fsm/sec_oam_addr_cnt [2]),
    .ADR3(\ppu/sprite_fsm/sec_oam_addr_cnt [0]),
    .ADR4(\ppu/sprite_fsm/sec_oam_addr_cnt [1]),
    .O(\ppu/sprite_fsm/Result<4>1 )
  );
  X_LUT5 #(
    .INIT ( 32'h6CCCCCCC ))
  \ppu/sprite_fsm/Mcount_n_cnt_xor<4>12  (
    .ADR0(\ppu/sprite_fsm/n_cnt [3]),
    .ADR1(\ppu/sprite_fsm/n_cnt [4]),
    .ADR2(\ppu/sprite_fsm/n_cnt [2]),
    .ADR3(\ppu/sprite_fsm/n_cnt [0]),
    .ADR4(\ppu/sprite_fsm/n_cnt [1]),
    .O(\ppu/sprite_fsm/Result [4])
  );
  X_LUT4 #(
    .INIT ( 16'h2A6A ))
  \ppu/Mcount_clkgen_cnt_xor<2>11  (
    .ADR0(\ppu/clkgen_cnt [2]),
    .ADR1(\ppu/clkgen_cnt [0]),
    .ADR2(\ppu/clkgen_cnt [1]),
    .ADR3(\ppu/clkgen_cnt [3]),
    .O(\ppu/Mcount_clkgen_cnt2 )
  );
  X_LUT4 #(
    .INIT ( 16'h569A ))
  \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd4_xor<0>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd4_lut [0]),
    .ADR1(\ppu/vga_top/buff_sel_reg_2257 ),
    .ADR2(\ppu/vga_top/buff1_dout [16]),
    .ADR3(\ppu/vga_top/buff2_dout [16]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd_04 )
  );
  X_LUT4 #(
    .INIT ( 16'h569A ))
  \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd4_xor<0>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd4_lut [0]),
    .ADR1(\ppu/vga_top/buff_sel_reg_2257 ),
    .ADR2(\ppu/vga_top/buff1_dout [8]),
    .ADR3(\ppu/vga_top/buff2_dout [8]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd_04 )
  );
  X_LUT4 #(
    .INIT ( 16'h569A ))
  \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd4_xor<0>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd4_lut [0]),
    .ADR1(\ppu/vga_top/buff_sel_reg_2257 ),
    .ADR2(\ppu/vga_top/buff1_dout [0]),
    .ADR3(\ppu/vga_top/buff2_dout [0]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd_04 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFAF2FAF2A ))
  \ppu/sprite_fsm/oam_state_FSM_FFd4-In2  (
    .ADR0(\ppu/sprite_fsm/oam_state_FSM_FFd3_2006 ),
    .ADR1(\ppu/sprite_fsm/sprite_in_range ),
    .ADR2(\ppu/next_pixel ),
    .ADR3(\ppu/sprite_fsm/oam_state_FSM_FFd1_2008 ),
    .ADR4(\ppu/sprite_fsm/oam_state_FSM_FFd2_2007 ),
    .ADR5(\ppu/sprite_fsm/oam_state_FSM_FFd4-In1_2958 ),
    .O(\ppu/sprite_fsm/oam_state_FSM_FFd4-In2_2959 )
  );
  X_LUT5 #(
    .INIT ( 32'h99969666 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd9_lut<0>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd8 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd9 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [2]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [3]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [6]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd9_lut<0>1_2394 )
  );
  X_LUT5 #(
    .INIT ( 32'h99969666 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd9_lut<0>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd8 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd9 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [2]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [3]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [6]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd9_lut<0>1_2508 )
  );
  X_LUT5 #(
    .INIT ( 32'h99969666 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd9_lut<0>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd8 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd9 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [2]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [3]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [6]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd9_lut<0>1_2616 )
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \ppu/ph2_falling_slv_mem_rnw_AND_20_o1  (
    .ADR0(cpu_addr[13]),
    .ADR1(\sprite_dma/mst_mem_rnw_898 ),
    .ADR2(\ppu/ph2_falling_837 ),
    .ADR3(ag6502_rnw),
    .ADR4(cpu_addr[15]),
    .ADR5(cpu_addr[14]),
    .O(\ppu/ph2_falling_slv_mem_rnw_AND_20_o )
  );
  X_LUT6 #(
    .INIT ( 64'h4454544400101000 ))
  \ppu/sprite_fsm/oam_state_FSM_FFd4-In3  (
    .ADR0(\ppu/x_rendercntr[10]_PWR_5_o_equal_273_o ),
    .ADR1(\ppu/sprite_fsm/oam_state_FSM_FFd4_2005 ),
    .ADR2(\ppu/sprite_fsm/oam_state_FSM_FFd3-In3_1425 ),
    .ADR3(\ppu/sprite_fsm/oam_state_FSM_FFd1_2008 ),
    .ADR4(\ppu/sprite_fsm/oam_state_FSM_FFd2_2007 ),
    .ADR5(\ppu/sprite_fsm/oam_state_FSM_FFd4-In2_2959 ),
    .O(\ppu/sprite_fsm/oam_state_FSM_FFd4-In5_2960 )
  );
  X_LUT6 #(
    .INIT ( 64'h0000000808000808 ))
  \ppu/slv_mem_cs_slv_mem_rnw_AND_26_o1  (
    .ADR0(rnw),
    .ADR1(cpu_addr[13]),
    .ADR2(cpu_addr[14]),
    .ADR3(\sprite_dma/mst_mem_avalid_899 ),
    .ADR4(ag6502_addr[15]),
    .ADR5(\sprite_dma/mst_mem_address [15]),
    .O(\ppu/slv_mem_cs_slv_mem_rnw_AND_26_o )
  );
  X_LUT6 #(
    .INIT ( 64'h0000000808000808 ))
  \ppu/status_rd1  (
    .ADR0(cpu_addr[1]),
    .ADR1(\ppu/slv_mem_cs_slv_mem_rnw_AND_26_o ),
    .ADR2(cpu_addr[0]),
    .ADR3(\sprite_dma/mst_mem_avalid_899 ),
    .ADR4(ag6502_addr[2]),
    .ADR5(\sprite_dma/mst_mem_address [2]),
    .O(\ppu/status_rd )
  );
  X_LUT6 #(
    .INIT ( 64'h0000E400E4000000 ))
  \ppu/scrolling_wr_vram_addr_wr_OR_5_o1  (
    .ADR0(\sprite_dma/mst_mem_avalid_899 ),
    .ADR1(ag6502_addr[2]),
    .ADR2(\sprite_dma/mst_mem_address [2]),
    .ADR3(\ppu/ph2_falling_slv_mem_rnw_AND_20_o ),
    .ADR4(cpu_addr[0]),
    .ADR5(cpu_addr[1]),
    .O(\ppu/scrolling_wr_vram_addr_wr_OR_5_o )
  );
  X_LUT6 #(
    .INIT ( 64'h0000000808000808 ))
  \ppu/oam_data_rd1  (
    .ADR0(\ppu/slv_mem_cs_slv_mem_rnw_AND_26_o ),
    .ADR1(cpu_addr[2]),
    .ADR2(cpu_addr[0]),
    .ADR3(\sprite_dma/mst_mem_avalid_899 ),
    .ADR4(ag6502_addr[1]),
    .ADR5(\sprite_dma/mst_mem_address [1]),
    .O(\ppu/oam_data_rd )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFAEAAAEAAAEAA ))
  \ppu/rst_status_rd_OR_8_o1  (
    .ADR0(sync_shift_reg[7]),
    .ADR1(\ppu/y_renderingcntr[8]_PWR_5_o_equal_191_o ),
    .ADR2(\ppu/x_rendercntr [3]),
    .ADR3(\ppu/GND_5_o_GND_5_o_equal_188_o<10>1 ),
    .ADR4(\ppu/ph2_falling_837 ),
    .ADR5(\ppu/status_rd ),
    .O(\ppu/rst_status_rd_OR_8_o )
  );
  X_LUT6 #(
    .INIT ( 64'h0000000808000808 ))
  \ppu/oam_data_wr1  (
    .ADR0(\ppu/ph2_falling_slv_mem_rnw_AND_20_o ),
    .ADR1(cpu_addr[2]),
    .ADR2(cpu_addr[0]),
    .ADR3(\sprite_dma/mst_mem_avalid_899 ),
    .ADR4(ag6502_addr[1]),
    .ADR5(\sprite_dma/mst_mem_address [1]),
    .O(\ppu/oam_data_wr )
  );
  X_LUT5 #(
    .INIT ( 32'hAAEAAAAA ))
  \ppu/sprite_fsm/_n0398_inv1  (
    .ADR0(\ppu/oam_data_wr ),
    .ADR1(cpu_addr[1]),
    .ADR2(\ppu/ph2_falling_slv_mem_rnw_AND_20_o ),
    .ADR3(cpu_addr[2]),
    .ADR4(cpu_addr[0]),
    .O(\ppu/sprite_fsm/_n0398_inv )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFDA8FDFFA8A8A8 ))
  \ppu/second_write_slv_mem_din[7]_select_55_OUT<0>1  (
    .ADR0(\ppu/second_write_PWR_5_o_equal_46_o ),
    .ADR1(\sprite_dma/mst_mem_dout [6]),
    .ADR2(ag6502_dout[6]),
    .ADR3(\ppu/second_write_GND_5_o_equal_54_o ),
    .ADR4(cpu_dout[0]),
    .ADR5(\ppu/vt_reg2 [0]),
    .O(\ppu/second_write_slv_mem_din[7]_select_55_OUT<0> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFDA8FDFFA8A8A8 ))
  \ppu/second_write_slv_mem_din[7]_select_55_OUT<1>1  (
    .ADR0(\ppu/second_write_PWR_5_o_equal_46_o ),
    .ADR1(\sprite_dma/mst_mem_dout [7]),
    .ADR2(ag6502_dout[7]),
    .ADR3(\ppu/second_write_GND_5_o_equal_54_o ),
    .ADR4(cpu_dout[1]),
    .ADR5(\ppu/vt_reg2 [1]),
    .O(\ppu/second_write_slv_mem_din[7]_select_55_OUT<1> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFDA8FDFFA8A8A8 ))
  \ppu/second_write_slv_mem_din[5]_select_48_OUT<5>1  (
    .ADR0(\ppu/second_write_PWR_5_o_equal_46_o ),
    .ADR1(\sprite_dma/mst_mem_dout [3]),
    .ADR2(ag6502_dout[3]),
    .ADR3(\ppu/second_write_PWR_5_o_equal_39_o ),
    .ADR4(cpu_dout[5]),
    .ADR5(\ppu/vt_reg1 [0]),
    .O(\ppu/second_write_slv_mem_din[5]_select_48_OUT<0> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFDA8FDFFA8A8A8 ))
  \ppu/second_write_slv_mem_din[5]_select_48_OUT<6>1  (
    .ADR0(\ppu/second_write_PWR_5_o_equal_46_o ),
    .ADR1(\sprite_dma/mst_mem_dout [4]),
    .ADR2(ag6502_dout[4]),
    .ADR3(\ppu/second_write_PWR_5_o_equal_39_o ),
    .ADR4(cpu_dout[6]),
    .ADR5(\ppu/vt_reg1 [1]),
    .O(\ppu/second_write_slv_mem_din[5]_select_48_OUT<1> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFDA8FDFFA8A8A8 ))
  \ppu/second_write_slv_mem_din[5]_select_48_OUT<7>1  (
    .ADR0(\ppu/second_write_PWR_5_o_equal_46_o ),
    .ADR1(\sprite_dma/mst_mem_dout [5]),
    .ADR2(ag6502_dout[5]),
    .ADR3(\ppu/second_write_PWR_5_o_equal_39_o ),
    .ADR4(cpu_dout[7]),
    .ADR5(\ppu/vt_reg1 [2]),
    .O(\ppu/second_write_slv_mem_din[5]_select_48_OUT<2> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFDA8FDFFA8A8A8 ))
  \ppu/second_write_slv_mem_din[7]_select_40_OUT<0>1  (
    .ADR0(\ppu/scrolling_wr_GND_5_o_AND_35_o ),
    .ADR1(\sprite_dma/mst_mem_dout [3]),
    .ADR2(ag6502_dout[3]),
    .ADR3(\ppu/second_write_PWR_5_o_equal_39_o ),
    .ADR4(cpu_dout[0]),
    .ADR5(\ppu/ht_reg [0]),
    .O(\ppu/second_write_slv_mem_din[7]_select_40_OUT<0> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFDA8FDFFA8A8A8 ))
  \ppu/second_write_slv_mem_din[7]_select_40_OUT<1>1  (
    .ADR0(\ppu/scrolling_wr_GND_5_o_AND_35_o ),
    .ADR1(\sprite_dma/mst_mem_dout [4]),
    .ADR2(ag6502_dout[4]),
    .ADR3(\ppu/second_write_PWR_5_o_equal_39_o ),
    .ADR4(cpu_dout[1]),
    .ADR5(\ppu/ht_reg [1]),
    .O(\ppu/second_write_slv_mem_din[7]_select_40_OUT<1> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFDA8FDFFA8A8A8 ))
  \ppu/second_write_slv_mem_din[7]_select_40_OUT<2>1  (
    .ADR0(\ppu/scrolling_wr_GND_5_o_AND_35_o ),
    .ADR1(\sprite_dma/mst_mem_dout [5]),
    .ADR2(ag6502_dout[5]),
    .ADR3(\ppu/second_write_PWR_5_o_equal_39_o ),
    .ADR4(cpu_dout[2]),
    .ADR5(\ppu/ht_reg [2]),
    .O(\ppu/second_write_slv_mem_din[7]_select_40_OUT<2> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFDA8FDFFA8A8A8 ))
  \ppu/second_write_slv_mem_din[7]_select_40_OUT<3>1  (
    .ADR0(\ppu/scrolling_wr_GND_5_o_AND_35_o ),
    .ADR1(\sprite_dma/mst_mem_dout [6]),
    .ADR2(ag6502_dout[6]),
    .ADR3(\ppu/second_write_PWR_5_o_equal_39_o ),
    .ADR4(cpu_dout[3]),
    .ADR5(\ppu/ht_reg [3]),
    .O(\ppu/second_write_slv_mem_din[7]_select_40_OUT<3> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFDA8FDFFA8A8A8 ))
  \ppu/second_write_slv_mem_din[7]_select_40_OUT<4>1  (
    .ADR0(\ppu/scrolling_wr_GND_5_o_AND_35_o ),
    .ADR1(\sprite_dma/mst_mem_dout [7]),
    .ADR2(ag6502_dout[7]),
    .ADR3(\ppu/second_write_PWR_5_o_equal_39_o ),
    .ADR4(cpu_dout[4]),
    .ADR5(\ppu/ht_reg [4]),
    .O(\ppu/second_write_slv_mem_din[7]_select_40_OUT<4> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFDA8FDFFA8A8A8 ))
  \ppu/second_write_slv_mem_din[2]_select_74_OUT<0>1  (
    .ADR0(\ppu/second_write_GND_5_o_equal_54_o ),
    .ADR1(\sprite_dma/mst_mem_dout [4]),
    .ADR2(ag6502_dout[4]),
    .ADR3(\ppu/second_write_PWR_5_o_equal_46_o ),
    .ADR4(cpu_dout[0]),
    .ADR5(\ppu/fv_reg [0]),
    .O(\ppu/second_write_slv_mem_din[2]_select_74_OUT<0> )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFDA8FDFFA8A8A8 ))
  \ppu/second_write_slv_mem_din[2]_select_74_OUT<1>1  (
    .ADR0(\ppu/second_write_GND_5_o_equal_54_o ),
    .ADR1(\sprite_dma/mst_mem_dout [5]),
    .ADR2(ag6502_dout[5]),
    .ADR3(\ppu/second_write_PWR_5_o_equal_46_o ),
    .ADR4(cpu_dout[1]),
    .ADR5(\ppu/fv_reg [1]),
    .O(\ppu/second_write_slv_mem_din[2]_select_74_OUT<1> )
  );
  X_LUT5 #(
    .INIT ( 32'hA8A8FDA8 ))
  \ppu/second_write_slv_mem_din[2]_select_74_OUT<2>1  (
    .ADR0(\ppu/second_write_PWR_5_o_equal_46_o ),
    .ADR1(ag6502_dout[2]),
    .ADR2(\sprite_dma/mst_mem_dout [2]),
    .ADR3(\ppu/fv_reg [2]),
    .ADR4(\ppu/second_write_GND_5_o_equal_54_o ),
    .O(\ppu/second_write_slv_mem_din[2]_select_74_OUT<2> )
  );
  X_LUT6 #(
    .INIT ( 64'hFDA8FDFDA8A8A8FD ))
  \ppu/Mmux_vt_cntr1[2]_slv_mem_din[7]_mux_245_OUT11  (
    .ADR0(\ppu/second_write_PWR_5_o_equal_39_o ),
    .ADR1(ag6502_dout[5]),
    .ADR2(\sprite_dma/mst_mem_dout [5]),
    .ADR3(\ppu/y_renderingcntr[8]_ppu_enable_AND_73_o ),
    .ADR4(\ppu/vt_cntr1 [0]),
    .ADR5(\ppu/vt_reg1 [0]),
    .O(\ppu/vt_cntr1[2]_slv_mem_din[7]_mux_245_OUT<0> )
  );
  X_LUT6 #(
    .INIT ( 64'hFDA8FDFDA8A8A8FD ))
  \ppu/Mmux_ht_cntr[4]_slv_mem_din[4]_mux_232_OUT11  (
    .ADR0(\ppu/second_write_PWR_5_o_equal_39_o ),
    .ADR1(ag6502_dout[0]),
    .ADR2(\sprite_dma/mst_mem_dout [0]),
    .ADR3(\ppu/bgrender_state[2]_x_rendercntr[10]_AND_64_o_985 ),
    .ADR4(\ppu/ht_cntr [0]),
    .ADR5(\ppu/ht_reg [0]),
    .O(\ppu/ht_cntr[4]_slv_mem_din[4]_mux_232_OUT<0> )
  );
  X_LUT6 #(
    .INIT ( 64'h0000020000020202 ))
  \ppu/second_write_slv_mem_din[0]_Select_63_o31  (
    .ADR0(\ppu/ph2_falling_slv_mem_rnw_AND_20_o ),
    .ADR1(cpu_addr[1]),
    .ADR2(cpu_addr[2]),
    .ADR3(\sprite_dma/mst_mem_avalid_899 ),
    .ADR4(\sprite_dma/mst_mem_address [0]),
    .ADR5(ag6502_addr[0]),
    .O(\ppu/control_wr )
  );
  X_LUT6 #(
    .INIT ( 64'hE0E000E0E0000000 ))
  \controller_top/read_sel[1]_controller1_data[7]_select_23_OUT<0>2  (
    .ADR0(\sprite_dma/mst_mem_rnw_898 ),
    .ADR1(ag6502_rnw),
    .ADR2(\controller_top/read_sel[1]_controller1_data[7]_select_23_OUT<0>1 ),
    .ADR3(cpu_addr[0]),
    .ADR4(\controller_top/controller2_data_reg_1407 ),
    .ADR5(\controller_top/controller1_data_reg_1408 ),
    .O(\controller_top/read_sel[1]_controller1_data[7]_select_23_OUT<0> )
  );
  X_LUT6 #(
    .INIT ( 64'hA820A820FD75A820 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT11  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[0].pattern1_ld ),
    .ADR1(\ppu/ppu_addr_fetch [13]),
    .ADR2(\memory_manager/ch_rom_dout [0]),
    .ADR3(\memory_manager/name_table_ram_dout [0]),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<1> ),
    .ADR5(\ppu/sprite_fsm/sprite_attributes [3]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<0> )
  );
  X_LUT6 #(
    .INIT ( 64'hFD75A820A820A820 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT81  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[0].pattern1_ld ),
    .ADR1(\ppu/ppu_addr_fetch [13]),
    .ADR2(\memory_manager/ch_rom_dout [7]),
    .ADR3(\memory_manager/name_table_ram_dout [7]),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg<6> ),
    .ADR5(\ppu/sprite_fsm/sprite_attributes [3]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<7> )
  );
  X_LUT6 #(
    .INIT ( 64'hA820A820FD75A820 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT11  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[1].pattern1_ld ),
    .ADR1(\ppu/ppu_addr_fetch [13]),
    .ADR2(\memory_manager/ch_rom_dout [0]),
    .ADR3(\memory_manager/name_table_ram_dout [0]),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg<1> ),
    .ADR5(\ppu/sprite_fsm/sprite_attributes [3]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<0> )
  );
  X_LUT6 #(
    .INIT ( 64'hFD75A820A820A820 ))
  \ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT81  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[1].pattern1_ld ),
    .ADR1(\ppu/ppu_addr_fetch [13]),
    .ADR2(\memory_manager/ch_rom_dout [7]),
    .ADR3(\memory_manager/name_table_ram_dout [7]),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg<6> ),
    .ADR5(\ppu/sprite_fsm/sprite_attributes [3]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<7> )
  );
  X_LUT6 #(
    .INIT ( 64'hA820A820FD75A820 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT11  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[2].pattern1_ld ),
    .ADR1(\ppu/ppu_addr_fetch [13]),
    .ADR2(\memory_manager/ch_rom_dout [0]),
    .ADR3(\memory_manager/name_table_ram_dout [0]),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg<1> ),
    .ADR5(\ppu/sprite_fsm/sprite_attributes [3]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<0> )
  );
  X_LUT6 #(
    .INIT ( 64'hFD75A820A820A820 ))
  \ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT81  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[2].pattern1_ld ),
    .ADR1(\ppu/ppu_addr_fetch [13]),
    .ADR2(\memory_manager/ch_rom_dout [7]),
    .ADR3(\memory_manager/name_table_ram_dout [7]),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg<6> ),
    .ADR5(\ppu/sprite_fsm/sprite_attributes [3]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[2].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<7> )
  );
  X_LUT6 #(
    .INIT ( 64'hA820A820FD75A820 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT11  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[3].pattern1_ld ),
    .ADR1(\ppu/ppu_addr_fetch [13]),
    .ADR2(\memory_manager/ch_rom_dout [0]),
    .ADR3(\memory_manager/name_table_ram_dout [0]),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg<1> ),
    .ADR5(\ppu/sprite_fsm/sprite_attributes [3]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<0> )
  );
  X_LUT6 #(
    .INIT ( 64'hFD75A820A820A820 ))
  \ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT81  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[3].pattern1_ld ),
    .ADR1(\ppu/ppu_addr_fetch [13]),
    .ADR2(\memory_manager/ch_rom_dout [7]),
    .ADR3(\memory_manager/name_table_ram_dout [7]),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg<6> ),
    .ADR5(\ppu/sprite_fsm/sprite_attributes [3]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[3].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<7> )
  );
  X_LUT6 #(
    .INIT ( 64'hA820A820FD75A820 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT11  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[4].pattern1_ld ),
    .ADR1(\ppu/ppu_addr_fetch [13]),
    .ADR2(\memory_manager/ch_rom_dout [0]),
    .ADR3(\memory_manager/name_table_ram_dout [0]),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg<1> ),
    .ADR5(\ppu/sprite_fsm/sprite_attributes [3]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<0> )
  );
  X_LUT6 #(
    .INIT ( 64'hFD75A820A820A820 ))
  \ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT81  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[4].pattern1_ld ),
    .ADR1(\ppu/ppu_addr_fetch [13]),
    .ADR2(\memory_manager/ch_rom_dout [7]),
    .ADR3(\memory_manager/name_table_ram_dout [7]),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg<6> ),
    .ADR5(\ppu/sprite_fsm/sprite_attributes [3]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[4].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<7> )
  );
  X_LUT6 #(
    .INIT ( 64'hA820A820FD75A820 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT11  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[5].pattern1_ld ),
    .ADR1(\ppu/ppu_addr_fetch [13]),
    .ADR2(\memory_manager/ch_rom_dout [0]),
    .ADR3(\memory_manager/name_table_ram_dout [0]),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<1> ),
    .ADR5(\ppu/sprite_fsm/sprite_attributes [3]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<0> )
  );
  X_LUT6 #(
    .INIT ( 64'hFD75A820A820A820 ))
  \ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT81  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[5].pattern1_ld ),
    .ADR1(\ppu/ppu_addr_fetch [13]),
    .ADR2(\memory_manager/ch_rom_dout [7]),
    .ADR3(\memory_manager/name_table_ram_dout [7]),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg<6> ),
    .ADR5(\ppu/sprite_fsm/sprite_attributes [3]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<7> )
  );
  X_LUT6 #(
    .INIT ( 64'hA820A820FD75A820 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT11  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[6].pattern1_ld ),
    .ADR1(\ppu/ppu_addr_fetch [13]),
    .ADR2(\memory_manager/ch_rom_dout [0]),
    .ADR3(\memory_manager/name_table_ram_dout [0]),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<1> ),
    .ADR5(\ppu/sprite_fsm/sprite_attributes [3]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<0> )
  );
  X_LUT6 #(
    .INIT ( 64'hFD75A820A820A820 ))
  \ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT81  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[6].pattern1_ld ),
    .ADR1(\ppu/ppu_addr_fetch [13]),
    .ADR2(\memory_manager/ch_rom_dout [7]),
    .ADR3(\memory_manager/name_table_ram_dout [7]),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<6> ),
    .ADR5(\ppu/sprite_fsm/sprite_attributes [3]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<7> )
  );
  X_LUT6 #(
    .INIT ( 64'hA820A820FD75A820 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT11  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[7].pattern1_ld ),
    .ADR1(\ppu/ppu_addr_fetch [13]),
    .ADR2(\memory_manager/ch_rom_dout [0]),
    .ADR3(\memory_manager/name_table_ram_dout [0]),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg<1> ),
    .ADR5(\ppu/sprite_fsm/sprite_attributes [3]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<0> )
  );
  X_LUT6 #(
    .INIT ( 64'hFD75A820A820A820 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mmux_sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT81  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[7].pattern1_ld ),
    .ADR1(\ppu/ppu_addr_fetch [13]),
    .ADR2(\memory_manager/ch_rom_dout [7]),
    .ADR3(\memory_manager/name_table_ram_dout [7]),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg<6> ),
    .ADR5(\ppu/sprite_fsm/sprite_attributes [3]),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg[7]_pattern_in[7]_mux_24_OUT<7> )
  );
  X_LUT6 #(
    .INIT ( 64'h4000000000000000 ))
  \ppu/_n08181  (
    .ADR0(sync_shift_reg[7]),
    .ADR1(\ppu/x_rendercntr[10]_PWR_5_o_equal_101_o ),
    .ADR2(\ppu/y_renderingcntr [0]),
    .ADR3(\ppu/y_renderingcntr [8]),
    .ADR4(\ppu/y_renderingcntr [2]),
    .ADR5(\ppu/y_renderingcntr[8]_x_rendercntr[10]_AND_203_o1_1396 ),
    .O(\ppu/_n0818 )
  );
  X_LUT6 #(
    .INIT ( 64'h0000000808000808 ))
  \ppu/render_mask_wr1  (
    .ADR0(cpu_addr[0]),
    .ADR1(\ppu/ph2_falling_slv_mem_rnw_AND_20_o ),
    .ADR2(cpu_addr[2]),
    .ADR3(\sprite_dma/mst_mem_avalid_899 ),
    .ADR4(ag6502_addr[1]),
    .ADR5(\sprite_dma/mst_mem_address [1]),
    .O(\ppu/render_mask_wr )
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \ppu/vga_top/buff_sel_rstpot  (
    .ADR0(\ppu/vga_top/x_ppucntr[10]_PWR_11_o_equal_36_o ),
    .ADR1(\ppu/vga_top/buff_sel_2220 ),
    .O(\ppu/vga_top/buff_sel_rstpot_3086 )
  );
  X_LUT6 #(
    .INIT ( 64'hCE88CE88CE88C488 ))
  \ppu/second_write_slv_mem_din[1]_Select_69_o<1>_SW0  (
    .ADR0(cpu_addr[1]),
    .ADR1(\ppu/v_reg_1146 ),
    .ADR2(\ppu/second_write_1083 ),
    .ADR3(cpu_addr[2]),
    .ADR4(\sprite_dma/mst_mem_dout [3]),
    .ADR5(ag6502_dout[3]),
    .O(N15)
  );
  X_LUT6 #(
    .INIT ( 64'hCE88CE88CE88C488 ))
  \ppu/second_write_slv_mem_din[0]_Select_63_o_SW0  (
    .ADR0(cpu_addr[1]),
    .ADR1(\ppu/h_reg_1147 ),
    .ADR2(\ppu/second_write_1083 ),
    .ADR3(cpu_addr[2]),
    .ADR4(\sprite_dma/mst_mem_dout [2]),
    .ADR5(ag6502_dout[2]),
    .O(N17)
  );
  X_LUT3 #(
    .INIT ( 8'h4E ))
  \ppu/attribute_read_reg_rstpot  (
    .ADR0(\ppu/_n0958_inv ),
    .ADR1(\ppu/attribute_read_reg_1124 ),
    .ADR2(\ppu/x_rendercntr [0]),
    .O(\ppu/attribute_read_reg_rstpot_3088 )
  );
  X_LUT3 #(
    .INIT ( 8'h4E ))
  \ppu/bg_lsb_read_reg_rstpot  (
    .ADR0(\ppu/_n0944_inv ),
    .ADR1(\ppu/bg_lsb_read_reg_1125 ),
    .ADR2(\ppu/x_rendercntr [0]),
    .O(\ppu/bg_lsb_read_reg_rstpot_3089 )
  );
  X_LUT3 #(
    .INIT ( 8'h4E ))
  \ppu/bg_msb_read_reg_rstpot  (
    .ADR0(\ppu/_n0930_inv ),
    .ADR1(\ppu/bg_msb_read_reg_1126 ),
    .ADR2(\ppu/x_rendercntr [0]),
    .O(\ppu/bg_msb_read_reg_rstpot_3090 )
  );
  X_LUT5 #(
    .INIT ( 32'hFF551555 ))
  \ppu/interrupt_flag_rstpot_SW0  (
    .ADR0(\ppu/interrupt_flag_1132 ),
    .ADR1(\ppu/vblank [1]),
    .ADR2(\ppu/y_renderingcntr[8]_GND_5_o_equal_187_o ),
    .ADR3(\ppu/x_rendercntr [3]),
    .ADR4(\ppu/y_renderingcntr[8]_PWR_5_o_equal_191_o ),
    .O(N224)
  );
  X_LUT6 #(
    .INIT ( 64'h0015151500040404 ))
  \ppu/interrupt_flag_rstpot  (
    .ADR0(sync_shift_reg[7]),
    .ADR1(\ppu/GND_5_o_GND_5_o_equal_188_o<10>1 ),
    .ADR2(N224),
    .ADR3(\ppu/ph2_falling_837 ),
    .ADR4(\ppu/status_rd ),
    .ADR5(\ppu/interrupt_flag_1132 ),
    .O(\ppu/interrupt_flag_rstpot_3096 )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFFEA8A ))
  \ppu/vga_top/h_sync_glue_rst  (
    .ADR0(\ppu/vga_top/h_sync_2253 ),
    .ADR1(\ppu/vga_top/h_cnt [5]),
    .ADR2(\ppu/vga_top/_n01612 ),
    .ADR3(\ppu/vga_top/h_cnt [6]),
    .ADR4(sync_shift_reg[7]),
    .O(\ppu/vga_top/h_sync_glue_rst_3014 )
  );
  X_LUT5 #(
    .INIT ( 32'h00151500 ))
  \ppu/second_write_rstpot1  (
    .ADR0(sync_shift_reg[7]),
    .ADR1(\ppu/status_rd ),
    .ADR2(\ppu/ph2_falling_837 ),
    .ADR3(\ppu/scrolling_wr_vram_addr_wr_OR_5_o ),
    .ADR4(\ppu/second_write_1083 ),
    .O(\ppu/second_write_rstpot1_3101 )
  );
  X_LUT6 #(
    .INIT ( 64'h0100010001000000 ))
  \ppu/_n0916_inv1  (
    .ADR0(\ppu/bgrender_state_FSM_FFd2_1128 ),
    .ADR1(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR2(\ppu/bgrender_state_FSM_FFd3_1127 ),
    .ADR3(\ppu/x_rendercntr[10]_GND_5_o_equal_122_o ),
    .ADR4(\ppu/y_renderingcntr[8]_PWR_5_o_equal_191_o ),
    .ADR5(\ppu/n0157 ),
    .O(\ppu/_n0916_inv2_2902 )
  );
  X_LUT6 #(
    .INIT ( 64'h7770777722202222 ))
  \ppu/nametable_read_reg_rstpot1  (
    .ADR0(\ppu/_n0991_inv_1305 ),
    .ADR1(\ppu/x_rendercntr [0]),
    .ADR2(N220),
    .ADR3(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR4(\ppu/bgrender_state_FSM_FFd2_1128 ),
    .ADR5(\ppu/nametable_read_reg_1097 ),
    .O(\ppu/nametable_read_reg_rstpot1_3102 )
  );
  X_LUT2 #(
    .INIT ( 4'hB ))
  \ppu/vga_top/v_sync_glue_rst_SW1  (
    .ADR0(\ppu/vga_top/v_cnt [4]),
    .ADR1(\ppu/vga_top/v_cnt [5]),
    .O(N226)
  );
  X_LUT6 #(
    .INIT ( 64'hAAAAAAEEAAAAAAA2 ))
  \ppu/vga_top/v_sync_glue_rst  (
    .ADR0(\ppu/vga_top/v_sync_2197 ),
    .ADR1(\ppu/vga_top/_n01651_2031 ),
    .ADR2(sync_shift_reg[7]),
    .ADR3(\ppu/vga_top/v_cnt [2]),
    .ADR4(N226),
    .ADR5(\ppu/vga_top/v_cnt [1]),
    .O(\ppu/vga_top/v_sync_glue_rst_3013 )
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \ppu/h_sel_cntr_rstpot_SW1  (
    .ADR0(\ppu/ht_cntr [1]),
    .ADR1(\ppu/ht_cntr [2]),
    .ADR2(\ppu/ht_cntr [3]),
    .ADR3(\ppu/ht_cntr [4]),
    .O(N228)
  );
  X_LUT6 #(
    .INIT ( 64'hEFFEFEFE01101010 ))
  \ppu/h_sel_cntr_rstpot  (
    .ADR0(\ppu/second_write_PWR_5_o_equal_39_o ),
    .ADR1(\ppu/bgrender_state[2]_x_rendercntr[10]_AND_64_o_985 ),
    .ADR2(\ppu/h_sel_cntr_1088 ),
    .ADR3(N228),
    .ADR4(\ppu/ht_cntr [0]),
    .ADR5(\ppu/h_reg_1147 ),
    .O(\ppu/h_sel_cntr_rstpot_3078 )
  );
  X_LUT3 #(
    .INIT ( 8'hF7 ))
  \ppu/vga_top/v_blank_glue_set_SW1  (
    .ADR0(\ppu/vga_top/v_cnt [2]),
    .ADR1(\ppu/vga_top/v_cnt [4]),
    .ADR2(\ppu/vga_top/v_cnt [5]),
    .O(N230)
  );
  X_LUT6 #(
    .INIT ( 64'h2A2A2A2AFF2A2A2A ))
  \ppu/vga_top/v_blank_glue_set  (
    .ADR0(\ppu/vga_top/v_blank_2196 ),
    .ADR1(\ppu/vga_top/GND_9_o_GND_9_o_equal_15_o ),
    .ADR2(\ppu/vga_top/GND_9_o_GND_9_o_equal_8_o ),
    .ADR3(\ppu/vga_top/_n01651_2031 ),
    .ADR4(\ppu/vga_top/v_cnt [1]),
    .ADR5(N230),
    .O(\ppu/vga_top/v_blank_glue_set_3012 )
  );
  X_LUT5 #(
    .INIT ( 32'h96696996 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Mxor_stage1<5>_xo<0>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg [4]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg [5]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg [2]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg [3]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/stage1 [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/stage1 [5])
  );
  X_LUT5 #(
    .INIT ( 32'h96696996 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Mxor_stage1<5>_xo<0>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg [4]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg [5]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg [2]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg [3]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/stage1 [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/stage1 [5])
  );
  X_LUT5 #(
    .INIT ( 32'h96696996 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Mxor_stage1<5>_xo<0>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg [4]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg [5]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg [2]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg [3]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/stage1 [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/stage1 [5])
  );
  X_LUT5 #(
    .INIT ( 32'h96696996 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Mxor_stage1<4>_xo<0>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg [3]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg [4]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg [0]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg [1]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/data_in_reg [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/stage1 [4])
  );
  X_LUT5 #(
    .INIT ( 32'h96696996 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Mxor_stage1<4>_xo<0>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg [3]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg [4]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg [0]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg [1]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/data_in_reg [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/stage1 [4])
  );
  X_LUT5 #(
    .INIT ( 32'h96696996 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Mxor_stage1<4>_xo<0>1  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg [3]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg [4]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg [0]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg [1]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/data_in_reg [2]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/stage1 [4])
  );
  X_LUT6 #(
    .INIT ( 64'hBAAAAAAAAAAAAAAA ))
  \ppu/second_write_y_renderingcntr[8]_OR_79_o1  (
    .ADR0(\ppu/y_renderingcntr[8]_ppu_enable_AND_73_o ),
    .ADR1(cpu_addr[0]),
    .ADR2(cpu_addr[2]),
    .ADR3(cpu_addr[1]),
    .ADR4(\ppu/second_write_1083 ),
    .ADR5(\ppu/ph2_falling_slv_mem_rnw_AND_20_o ),
    .O(\ppu/second_write_y_renderingcntr[8]_OR_79_o )
  );
  X_LUT5 #(
    .INIT ( 32'h00808080 ))
  \ppu/x_rendercntr[1]_bgrender_state[2]_AND_41_o3  (
    .ADR0(\ppu/x_rendercntr [1]),
    .ADR1(\ppu/x_rendercntr[1]_bgrender_state[2]_AND_41_o2_2894 ),
    .ADR2(\ppu/x_rendercntr [0]),
    .ADR3(\ppu/bgrender_state_FSM_FFd2_1128 ),
    .ADR4(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .O(\ppu/x_rendercntr[1]_bgrender_state[2]_AND_41_o )
  );
  X_LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  \ppu/x_rendercntr[10]_y_renderingcntr[8]_AND_46_o1  (
    .ADR0(\ppu/x_rendercntr[10]_GND_5_o_equal_122_o ),
    .ADR1(\ppu/y_renderingcntr [0]),
    .ADR2(\ppu/y_renderingcntr [2]),
    .ADR3(\ppu/y_renderingcntr [8]),
    .ADR4(\ppu/oddframe_1098 ),
    .ADR5(\ppu/y_renderingcntr[8]_x_rendercntr[10]_AND_203_o1_1396 ),
    .O(\ppu/x_rendercntr[10]_y_renderingcntr[8]_AND_46_o )
  );
  X_LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  \ppu/vblank_set<0>1  (
    .ADR0(\ppu/x_rendercntr[10]_GND_5_o_equal_122_o ),
    .ADR1(\ppu/y_renderingcntr [1]),
    .ADR2(\ppu/y_renderingcntr [2]),
    .ADR3(\ppu/y_renderingcntr [3]),
    .ADR4(\ppu/y_renderingcntr [4]),
    .ADR5(\ppu/y_renderingcntr[8]_x_rendercntr[10]_AND_204_o1 ),
    .O(\ppu/vblank_set [0])
  );
  X_LUT6 #(
    .INIT ( 64'h283C3C2800282800 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_44_OUT_cy<0>31  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/stage2_in [8]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/n0211 [2]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_0s [1]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_1s [1]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_44_OUT_cy<0>2 )
  );
  X_LUT6 #(
    .INIT ( 64'h283C3C2800282800 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_44_OUT_cy<0>31  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/stage2_in [8]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/n0211 [2]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s [1]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s [1]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_44_OUT_cy<0>2 )
  );
  X_LUT6 #(
    .INIT ( 64'h283C3C2800282800 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_44_OUT_cy<0>31  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/stage2_in [8]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/n0211 [2]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s [1]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s [1]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/Madd_cnt[4]_GND_11_o_add_44_OUT_cy<0>2 )
  );
  X_LUT5 #(
    .INIT ( 32'h88088000 ))
  \ppu/vram_addr_wr_vram_data_rd_OR_75_o1  (
    .ADR0(cpu_addr[2]),
    .ADR1(cpu_addr[1]),
    .ADR2(cpu_addr[0]),
    .ADR3(\ppu/slv_mem_cs_slv_mem_rnw_AND_26_o ),
    .ADR4(\ppu/ph2_falling_slv_mem_rnw_AND_20_o ),
    .O(\ppu/vram_addr_wr_vram_data_rd_OR_75_o )
  );
  X_LUT5 #(
    .INIT ( 32'h55559996 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Msub_PWR_13_o_s1_bit_sum[3]_sub_23_OUT_xor<2>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd91_2393 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd9 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/stage1_out [0]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd9_lut [0]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd9_lut<0>1_2394 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/PWR_13_o_s1_bit_sum[3]_sub_23_OUT<2> )
  );
  X_LUT5 #(
    .INIT ( 32'h55559996 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Msub_PWR_13_o_s1_bit_sum[3]_sub_23_OUT_xor<2>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd91_2507 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd9 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/stage1_out [0]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd9_lut [0]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd9_lut<0>1_2508 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/PWR_13_o_s1_bit_sum[3]_sub_23_OUT<2> )
  );
  X_LUT5 #(
    .INIT ( 32'h55559996 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Msub_PWR_13_o_s1_bit_sum[3]_sub_23_OUT_xor<2>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd91_2615 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd9 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/stage1_out [0]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd9_lut [0]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd9_lut<0>1_2616 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/PWR_13_o_s1_bit_sum[3]_sub_23_OUT<2> )
  );
  X_LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAAAAA ))
  \ppu/oddframe_rstpot  (
    .ADR0(\ppu/oddframe_1098 ),
    .ADR1(\ppu/x_rendercntr[10]_PWR_5_o_equal_101_o ),
    .ADR2(\ppu/y_renderingcntr [0]),
    .ADR3(\ppu/y_renderingcntr [8]),
    .ADR4(\ppu/y_renderingcntr [2]),
    .ADR5(\ppu/y_renderingcntr[8]_x_rendercntr[10]_AND_203_o1_1396 ),
    .O(\ppu/oddframe_rstpot_3079 )
  );
  X_LUT3 #(
    .INIT ( 8'h57 ))
  \controller_top/controller1_out_clk_rstpot1  (
    .ADR0(\controller_top/cpu_addr[15]_GND_21_o_equal_2_o ),
    .ADR1(ag6502_rnw),
    .ADR2(\sprite_dma/mst_mem_rnw_898 ),
    .O(\controller_top/controller1_out_clk_rstpot )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFF00808080 ))
  \ppu/_n0971_inv1  (
    .ADR0(\ppu/x_rendercntr [0]),
    .ADR1(\ppu/x_rendercntr[1]_bgrender_state[2]_AND_41_o2_2894 ),
    .ADR2(\ppu/x_rendercntr [1]),
    .ADR3(\ppu/bgrender_state_FSM_FFd2_1128 ),
    .ADR4(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR5(\ppu/bg_msb_read_reg_1126 ),
    .O(\ppu/_n0971_inv )
  );
  X_LUT6 #(
    .INIT ( 64'hFFF77F77FFFFFFFF ))
  \ppu/sprite_fsm/oam_addr_wr_inv1  (
    .ADR0(\ppu/ph2_falling_slv_mem_rnw_AND_20_o ),
    .ADR1(cpu_addr[1]),
    .ADR2(\sprite_dma/mst_mem_avalid_899 ),
    .ADR3(ag6502_addr[2]),
    .ADR4(\sprite_dma/mst_mem_address [2]),
    .ADR5(cpu_addr[0]),
    .O(\ppu/sprite_fsm/oam_addr_wr_inv )
  );
  X_LUT6 #(
    .INIT ( 64'hB2BB22B2B2BBB2BB ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Msub_n0208_cy<3>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_1s [3]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_0s [3]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_1s [2]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_0s [2]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_1s [1]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_0s [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/Msub_n0208_cy [3])
  );
  X_LUT6 #(
    .INIT ( 64'hB2BB22B2B2BBB2BB ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Msub_n0211_cy<3>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_0s [3]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_1s [3]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_0s [2]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_1s [2]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_0s [1]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_b/s1_num_of_1s [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/Msub_n0211_cy [3])
  );
  X_LUT6 #(
    .INIT ( 64'h8080008080000000 ))
  \ppu/vram_data_wr1  (
    .ADR0(\ppu/ph2_falling_slv_mem_rnw_AND_20_o ),
    .ADR1(cpu_addr[1]),
    .ADR2(cpu_addr[0]),
    .ADR3(\sprite_dma/mst_mem_avalid_899 ),
    .ADR4(\sprite_dma/mst_mem_address [2]),
    .ADR5(ag6502_addr[2]),
    .O(\ppu/vram_data_wr )
  );
  X_LUT4 #(
    .INIT ( 16'h0800 ))
  \ppu/sprite_fsm/scanline_begin_m_cnt_clr_OR_99_o_SW1  (
    .ADR0(\ppu/sprite_fsm/oam_state_FSM_FFd4_2005 ),
    .ADR1(\ppu/sprite_fsm/oam_state_FSM_FFd3_2006 ),
    .ADR2(\ppu/sprite_fsm/sprite_in_range ),
    .ADR3(\ppu/sprite_fsm/oam_state_FSM_FFd3-In3_1425 ),
    .O(N232)
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFF08FFFFFF00 ))
  \ppu/sprite_fsm/scanline_begin_m_cnt_clr_OR_99_o  (
    .ADR0(\ppu/sprite_fsm/n_cnt [5]),
    .ADR1(\ppu/sprite_fsm/oam_state_FSM_FFd2_2007 ),
    .ADR2(\ppu/sprite_fsm/oam_state_FSM_FFd1-In3_1430 ),
    .ADR3(\ppu/x_rendercntr[10]_GND_5_o_equal_122_o ),
    .ADR4(\ppu/x_rendercntr[10]_PWR_5_o_equal_273_o ),
    .ADR5(N232),
    .O(\ppu/sprite_fsm/scanline_begin_m_cnt_clr_OR_99_o_1933 )
  );
  X_LUT6 #(
    .INIT ( 64'h7DD7D77D28828228 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Mmux_cnt[4]_GND_11_o_mux_50_OUT62  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/decision2_2556 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s [2]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [2]),
    .ADR4(N234),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_g/Mmux_cnt[4]_GND_11_o_mux_50_OUT6 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/Mmux_cnt[4]_GND_11_o_mux_50_OUT61_2982 )
  );
  X_LUT6 #(
    .INIT ( 64'h7DD7D77D28828228 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Mmux_cnt[4]_GND_11_o_mux_50_OUT62  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/decision2_2666 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s [2]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [2]),
    .ADR4(N236),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_r/Mmux_cnt[4]_GND_11_o_mux_50_OUT6 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/Mmux_cnt[4]_GND_11_o_mux_50_OUT61_2990 )
  );
  X_LUT5 #(
    .INIT ( 32'h88088000 ))
  \ppu/slv_mem_addr[2]_PWR_5_o_equal_10_o<2>1  (
    .ADR0(cpu_addr[0]),
    .ADR1(cpu_addr[1]),
    .ADR2(\sprite_dma/mst_mem_avalid_899 ),
    .ADR3(\sprite_dma/mst_mem_address [2]),
    .ADR4(ag6502_addr[2]),
    .O(\ppu/slv_mem_addr[2]_PWR_5_o_equal_10_o )
  );
  X_LUT6 #(
    .INIT ( 64'hFBB3EAA2EAA2C880 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd31  (
    .ADR0(\ppu/vga_top/blue [7]),
    .ADR1(\ppu/vga_top/buff_sel_reg_2257 ),
    .ADR2(\ppu/vga_top/buff2_dout [22]),
    .ADR3(\ppu/vga_top/buff2_dout [21]),
    .ADR4(\ppu/vga_top/buff1_dout [22]),
    .ADR5(\ppu/vga_top/buff1_dout [21]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/ADDERTREE_INTERNAL_Madd3 )
  );
  X_LUT6 #(
    .INIT ( 64'hFBB3EAA2EAA2C880 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd31  (
    .ADR0(\ppu/vga_top/green [7]),
    .ADR1(\ppu/vga_top/buff_sel_reg_2257 ),
    .ADR2(\ppu/vga_top/buff2_dout [14]),
    .ADR3(\ppu/vga_top/buff2_dout [13]),
    .ADR4(\ppu/vga_top/buff1_dout [14]),
    .ADR5(\ppu/vga_top/buff1_dout [13]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/ADDERTREE_INTERNAL_Madd3 )
  );
  X_LUT6 #(
    .INIT ( 64'hFBB3EAA2EAA2C880 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd31  (
    .ADR0(\ppu/vga_top/red [7]),
    .ADR1(\ppu/vga_top/buff_sel_reg_2257 ),
    .ADR2(\ppu/vga_top/buff2_dout [6]),
    .ADR3(\ppu/vga_top/buff2_dout [5]),
    .ADR4(\ppu/vga_top/buff1_dout [6]),
    .ADR5(\ppu/vga_top/buff1_dout [5]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/ADDERTREE_INTERNAL_Madd3 )
  );
  X_LUT6 #(
    .INIT ( 64'h0001000100014445 ))
  \memory_manager/cpu_work_ram_sel<15>1  (
    .ADR0(cpu_addr[13]),
    .ADR1(\sprite_dma/mst_mem_avalid_899 ),
    .ADR2(ag6502_addr[14]),
    .ADR3(ag6502_addr[15]),
    .ADR4(\sprite_dma/mst_mem_address [14]),
    .ADR5(\sprite_dma/mst_mem_address [15]),
    .O(\memory_manager/cpu_work_ram_sel )
  );
  X_LUT6 #(
    .INIT ( 64'hB2BB22B2B2BBB2BB ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Msub_n0208_cy<3>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s [3]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s [3]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s [2]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s [2]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s [1]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/Msub_n0208_cy [3])
  );
  X_LUT6 #(
    .INIT ( 64'hB2BB22B2B2BBB2BB ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Msub_n0211_cy<3>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s [3]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s [3]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s [2]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s [2]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s [1]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/Msub_n0211_cy [3])
  );
  X_LUT6 #(
    .INIT ( 64'hB2BB22B2B2BBB2BB ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Msub_n0208_cy<3>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s [3]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s [3]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s [2]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s [2]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s [1]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/Msub_n0208_cy [3])
  );
  X_LUT6 #(
    .INIT ( 64'hB2BB22B2B2BBB2BB ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Msub_n0211_cy<3>11  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s [3]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s [3]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s [2]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s [2]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s [1]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s [1]),
    .O(\ppu/vga_top/tmds_transmitter/encoder_r/Msub_n0211_cy [3])
  );
  X_LUT6 #(
    .INIT ( 64'h8080008080000000 ))
  \ppu/vram_data_rd1  (
    .ADR0(\ppu/slv_mem_cs_slv_mem_rnw_AND_26_o ),
    .ADR1(cpu_addr[1]),
    .ADR2(cpu_addr[0]),
    .ADR3(\sprite_dma/mst_mem_avalid_899 ),
    .ADR4(\sprite_dma/mst_mem_address [2]),
    .ADR5(ag6502_addr[2]),
    .O(\ppu/vram_data_rd )
  );
  X_LUT6 #(
    .INIT ( 64'h1F1F1FFFBFBFBFFF ))
  \controller_top/controller2_out_clk_rstpot1  (
    .ADR0(\sprite_dma/mst_mem_avalid_899 ),
    .ADR1(ag6502_addr[0]),
    .ADR2(\controller_top/read_sel[1]_controller1_data[7]_select_23_OUT<0>1 ),
    .ADR3(\sprite_dma/mst_mem_rnw_898 ),
    .ADR4(ag6502_rnw),
    .ADR5(\sprite_dma/mst_mem_address [0]),
    .O(\controller_top/controller2_out_clk_rstpot )
  );
  X_LUT4 #(
    .INIT ( 16'h4224 ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Mmux_cnt[4]_GND_11_o_mux_50_OUT62_SW0  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s [1]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s [1]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [1]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/stage2_in [8]),
    .O(N234)
  );
  X_LUT4 #(
    .INIT ( 16'h4224 ))
  \ppu/vga_top/tmds_transmitter/encoder_r/Mmux_cnt[4]_GND_11_o_mux_50_OUT62_SW0  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_0s [1]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_r/s1_num_of_1s [1]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_r/cnt [1]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_r/stage2_in [8]),
    .O(N236)
  );
  X_LUT6 #(
    .INIT ( 64'hFC0CFC0CFAFA0A0A ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel13_SW0  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .ADR2(\ppu/sprite_fsm/valid_sprite [0]),
    .ADR3(N189),
    .ADR4(N188),
    .ADR5(\ppu/sprite_fsm/sprite_attributes [3]),
    .O(N145)
  );
  X_LUT6 #(
    .INIT ( 64'hFC0CFC0CFAFA0A0A ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel24_SW0  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg<0> ),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[1].sprite_buffer/sprite_msb_reg<7> ),
    .ADR2(\ppu/sprite_fsm/valid_sprite [0]),
    .ADR3(N191),
    .ADR4(N190),
    .ADR5(\ppu/sprite_fsm/sprite_attributes [3]),
    .O(N147)
  );
  X_LUT5 #(
    .INIT ( 32'hFFCA3500 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv11_1  (
    .ADR0(N77),
    .ADR1(N78),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/sprite_x_in[7]_pixel_cnt[7]_LessThan_28_o1 ),
    .ADR3(N96),
    .ADR4(N97),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv11_3180 )
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt_6_1  (
    .CLK(clk),
    .CE(\ppu/next_pixel ),
    .I(\ppu/sprite_fsm/Result<6>1 ),
    .SRST(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/rst_bground_read_OR_156_o ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt_6_1_3181 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt_7_1  (
    .CLK(clk),
    .CE(\ppu/next_pixel ),
    .I(\ppu/sprite_fsm/Result<7>1 ),
    .SRST(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/rst_bground_read_OR_156_o ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt_7_1_3182 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_x_coord_7_1  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_range_wr ),
    .I(\ppu/sprite_fsm/_n0364 [7]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_x_coord_7_1_3183 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \ppu/sprite_fsm/sprite_x_coord_6_1  (
    .CLK(clk),
    .CE(\ppu/sprite_fsm/sprite_range_wr ),
    .I(\ppu/sprite_fsm/_n0364 [6]),
    .SRST(sync_shift_reg[7]),
    .O(\ppu/sprite_fsm/sprite_x_coord_6_1_3184 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .INIT ( 64'hCEFF8CEF8CEF08CE ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_1  (
    .ADR0(\ppu/sprite_fsm/sprite_x_coord [6]),
    .ADR1(\ppu/sprite_fsm/sprite_x_coord [7]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<6> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<7> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o21_2966 ),
    .ADR5(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o2 ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_3185 )
  );
  X_MUX2   \ppu/sprite_fsm/oam_state_FSM_FFd2-In5  (
    .IA(N238),
    .IB(N239),
    .SEL(\ppu/sprite_fsm/oam_state_FSM_FFd2_2007 ),
    .O(\ppu/sprite_fsm/oam_state_FSM_FFd2-In )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFF08800800 ))
  \ppu/sprite_fsm/oam_state_FSM_FFd2-In5_F  (
    .ADR0(\ppu/sprite_fsm/oam_state_FSM_FFd3_2006 ),
    .ADR1(\ppu/sprite_fsm/oam_state_FSM_FFd3-In3_1425 ),
    .ADR2(\ppu/sprite_fsm/oam_state_FSM_FFd4_2005 ),
    .ADR3(\ppu/sprite_fsm/oam_state_FSM_FFd1_2008 ),
    .ADR4(\ppu/sprite_fsm/sprite_in_range ),
    .ADR5(\ppu/sprite_fsm/oam_state_FSM_FFd2-In3 ),
    .O(N238)
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFBFFEAFF ))
  \ppu/sprite_fsm/oam_state_FSM_FFd2-In5_G  (
    .ADR0(\ppu/sprite_fsm/oam_state_FSM_FFd2-In3 ),
    .ADR1(\ppu/sprite_fsm/oam_state_FSM_FFd1_2008 ),
    .ADR2(\ppu/sprite_fsm/oam_state_FSM_FFd4_2005 ),
    .ADR3(\ppu/sprite_fsm/oam_state_FSM_FFd3_2006 ),
    .ADR4(\ppu/sprite_fsm/oam_state_FSM_FFd1-In2_1431 ),
    .ADR5(\ppu/sprite_fsm/oam_state_FSM_FFd2-In2_2951 ),
    .O(N239)
  );
  X_MUX2   \ppu/read_sel[3]_status_reg[7]_select_353_OUT<6>3  (
    .IA(N240),
    .IB(N241),
    .SEL(\ppu/oam_data_rd ),
    .O(\ppu/read_sel[3]_status_reg[7]_select_353_OUT<6> )
  );
  X_LUT6 #(
    .INIT ( 64'h0888088858880888 ))
  \ppu/read_sel[3]_status_reg[7]_select_353_OUT<6>3_F  (
    .ADR0(\ppu/status_rd ),
    .ADR1(\ppu/sprite0_hit_1134 ),
    .ADR2(\ppu/slv_mem_cs_slv_mem_rnw_AND_26_o ),
    .ADR3(\ppu/slv_mem_addr[2]_PWR_5_o_equal_10_o ),
    .ADR4(\ppu/vram_read_reg [6]),
    .ADR5(\ppu/palette_ram_access ),
    .O(N240)
  );
  X_LUT5 #(
    .INIT ( 32'h11011000 ))
  \ppu/read_sel[3]_status_reg[7]_select_353_OUT<6>3_G  (
    .ADR0(\ppu/status_rd ),
    .ADR1(\ppu/vram_data_rd ),
    .ADR2(\ppu/sprite_fsm/oam_dout_sel ),
    .ADR3(\ppu/sprite_fsm/oam_temp_reg [6]),
    .ADR4(\ppu/sprite_fsm/_n0363 [6]),
    .O(N241)
  );
  X_MUX2   \ppu/read_sel[3]_status_reg[7]_select_353_OUT<7>3  (
    .IA(N242),
    .IB(N243),
    .SEL(\ppu/oam_data_rd ),
    .O(\ppu/read_sel[3]_status_reg[7]_select_353_OUT<7> )
  );
  X_LUT6 #(
    .INIT ( 64'h4440444066624440 ))
  \ppu/read_sel[3]_status_reg[7]_select_353_OUT<7>3_F  (
    .ADR0(\ppu/vram_data_rd ),
    .ADR1(\ppu/status_rd ),
    .ADR2(\ppu/vblank [2]),
    .ADR3(\ppu/vblank [1]),
    .ADR4(\ppu/vram_read_reg [7]),
    .ADR5(\ppu/palette_ram_access ),
    .O(N242)
  );
  X_LUT6 #(
    .INIT ( 64'h1515150000150000 ))
  \ppu/read_sel[3]_status_reg[7]_select_353_OUT<7>3_G  (
    .ADR0(\ppu/status_rd ),
    .ADR1(\ppu/slv_mem_addr[2]_PWR_5_o_equal_10_o ),
    .ADR2(\ppu/slv_mem_cs_slv_mem_rnw_AND_26_o ),
    .ADR3(\ppu/sprite_fsm/oam_dout_sel ),
    .ADR4(\ppu/sprite_fsm/_n0363 [7]),
    .ADR5(\ppu/sprite_fsm/oam_temp_reg [7]),
    .O(N243)
  );
  X_MUX2   \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel210_SW0  (
    .IA(N244),
    .IB(N245),
    .SEL(\ppu/sprite_fsm/sprite_attributes [3]),
    .O(N143)
  );
  X_LUT6 #(
    .INIT ( 64'hFFD5D5D5FFFFFFFF ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel210_SW0_F  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg<0> ),
    .ADR1(\ppu/sprite_fsm/valid_sprite [6]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .ADR4(\ppu/sprite_fsm/valid_sprite [5]),
    .ADR5(\ppu/sprite_fsm/valid_sprite [7]),
    .O(N244)
  );
  X_LUT6 #(
    .INIT ( 64'hFFD5D5D5FFFFFFFF ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel210_SW0_G  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/sprite_msb_reg<7> ),
    .ADR1(\ppu/sprite_fsm/valid_sprite [6]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[5].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .ADR4(\ppu/sprite_fsm/valid_sprite [5]),
    .ADR5(\ppu/sprite_fsm/valid_sprite [7]),
    .O(N245)
  );
  X_MUX2   \ppu/vga_top/tmds_transmitter/encoder_b/Mmux_cnt[4]_GND_11_o_mux_50_OUT102  (
    .IA(N246),
    .IB(N247),
    .SEL(\ppu/vga_top/tmds_transmitter/encoder_b/decision3_2429 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/Mmux_cnt[4]_GND_11_o_mux_50_OUT101_2980 )
  );
  X_LUT6 #(
    .INIT ( 64'h6966666996999996 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Mmux_cnt[4]_GND_11_o_mux_50_OUT102_F  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [4]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/Msub_n0208_cy [3]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [3]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/Msub_n0208_cy [2]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/Msub_n0208_lut [3]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_47_OUT_cy<0>3 ),
    .O(N246)
  );
  X_LUT6 #(
    .INIT ( 64'h6696966699696999 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Mmux_cnt[4]_GND_11_o_mux_50_OUT102_G  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [4]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/Msub_n0211_cy [3]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [3]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/Msub_n0208_lut [3]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/Msub_n0211_cy [2]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_44_OUT_cy<0>3 ),
    .O(N247)
  );
  X_MUX2   \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT93  (
    .IA(N248),
    .IB(N249),
    .SEL(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .O(\ppu/bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT<3> )
  );
  X_LUT5 #(
    .INIT ( 32'hEC4CA808 ))
  \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT93_F  (
    .ADR0(\ppu/bgrender_state_FSM_FFd2_1128 ),
    .ADR1(\ppu/ht_cntr [3]),
    .ADR2(\ppu/bgrender_state_FSM_FFd3_1127 ),
    .ADR3(\ppu/vt_cntr1 [2]),
    .ADR4(\ppu/x_rendercntr[10]_y_renderingcntr[8]_AND_46_o ),
    .O(N248)
  );
  X_LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT93_G  (
    .ADR0(\ppu/bgrender_state_FSM_FFd2_1128 ),
    .ADR1(\ppu/bgrender_state_FSM_FFd3_1127 ),
    .ADR2(\ppu/control_reg [3]),
    .ADR3(\ppu/sprite_read ),
    .ADR4(\ppu/sprite_fsm/sprite_range [3]),
    .ADR5(\ppu/ht_cntr [3]),
    .O(N249)
  );
  X_MUX2   \ppu/vga_top/tmds_transmitter/encoder_b/Mmux_cnt[4]_GND_11_o_mux_50_OUT83  (
    .IA(N250),
    .IB(N251),
    .SEL(\ppu/vga_top/tmds_transmitter/encoder_b/decision3_2429 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/Mmux_cnt[4]_GND_11_o_mux_50_OUT82 )
  );
  X_LUT5 #(
    .INIT ( 32'hE11E1EE1 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Mmux_cnt[4]_GND_11_o_mux_50_OUT83_F  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/n0208 [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_47_OUT_cy<0>2 ),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [3]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/n0208 [3]),
    .O(N250)
  );
  X_LUT5 #(
    .INIT ( 32'h78878778 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Mmux_cnt[4]_GND_11_o_mux_50_OUT83_G  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [2]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/n0211 [2]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_44_OUT_cy<0>2 ),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [3]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/n0211 [3]),
    .O(N251)
  );
  X_MUX2   \ppu/bgrender_state_FSM_FFd1-In  (
    .IA(N252),
    .IB(N253),
    .SEL(\ppu/bgrender_state_FSM_FFd3_1127 ),
    .O(\ppu/bgrender_state_FSM_FFd1-In_1368 )
  );
  X_LUT6 #(
    .INIT ( 64'h2A2A2A2A2A3B2A2A ))
  \ppu/bgrender_state_FSM_FFd1-In_F  (
    .ADR0(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR1(\ppu/bgrender_state_FSM_FFd2_1128 ),
    .ADR2(\ppu/x_rendercntr[10]_PWR_5_o_equal_170_o ),
    .ADR3(\ppu/y_renderingcntr[8]_PWR_5_o_equal_191_o ),
    .ADR4(\ppu/x_rendercntr[10]_GND_5_o_equal_122_o ),
    .ADR5(\ppu/n0157 ),
    .O(N252)
  );
  X_LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \ppu/bgrender_state_FSM_FFd1-In_G  (
    .ADR0(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .ADR1(\ppu/x_rendercntr [0]),
    .ADR2(\ppu/x_rendercntr [1]),
    .ADR3(\ppu/x_rendercntr [2]),
    .ADR4(\ppu/bgrender_state_FSM_FFd2_1128 ),
    .O(N253)
  );
  X_MUX2   \ppu/vga_top/tmds_transmitter/encoder_b/Mmux_cnt[4]_GND_11_o_mux_50_OUT62  (
    .IA(N254),
    .IB(N255),
    .SEL(\ppu/vga_top/tmds_transmitter/encoder_b/decision2_2440 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_b/Mmux_cnt[4]_GND_11_o_mux_50_OUT61 )
  );
  X_LUT5 #(
    .INIT ( 32'h36639CC9 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Mmux_cnt[4]_GND_11_o_mux_50_OUT62_F  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/decision3_2429 ),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>21 ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_44_OUT_lut<0>1 ),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/n0208 [2]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/n0211 [2]),
    .O(N254)
  );
  X_LUT6 #(
    .INIT ( 64'h22DD2DD2D22DDD22 ))
  \ppu/vga_top/tmds_transmitter/encoder_b/Mmux_cnt[4]_GND_11_o_mux_50_OUT62_G  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [1]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_b/Madd_cnt[4]_GND_11_o_add_38_OUT_lut<1> ),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_b/stage2_in [8]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_b/cnt [2]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_b/n0211 [2]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_b/n0208 [2]),
    .O(N255)
  );
  X_MUX2   \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT112  (
    .IA(N256),
    .IB(N257),
    .SEL(\ppu/bgrender_state_FSM_FFd1_1129 ),
    .O(\ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT111 )
  );
  X_LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT112_F  (
    .ADR0(\ppu/tile_index_reg [0]),
    .ADR1(\ppu/oddframe_1098 ),
    .ADR2(\ppu/x_rendercntr[10]_GND_5_o_equal_122_o ),
    .ADR3(\ppu/y_renderingcntr[8]_GND_5_o_equal_121_o ),
    .ADR4(\ppu/ht_cntr [4]),
    .O(N256)
  );
  X_LUT5 #(
    .INIT ( 32'hFD5DA808 ))
  \ppu/Mmux_bgrender_state[2]_ppu_addr_fetch[13]_wide_mux_172_OUT112_G  (
    .ADR0(\ppu/sprite_read ),
    .ADR1(\ppu/sprite_fsm/sprite_tile_index [0]),
    .ADR2(\ppu/control_reg [3]),
    .ADR3(\ppu/bgrender_state_FSM_FFd3_1127 ),
    .ADR4(\ppu/tile_index_reg [0]),
    .O(N257)
  );
  X_MUX2   \ppu/read_sel[3]_status_reg[7]_select_353_OUT<0>2  (
    .IA(N258),
    .IB(N259),
    .SEL(\ppu/oam_data_rd ),
    .O(\ppu/read_sel[3]_status_reg[7]_select_353_OUT<0>2_2872 )
  );
  X_LUT6 #(
    .INIT ( 64'h0808880800008000 ))
  \ppu/read_sel[3]_status_reg[7]_select_353_OUT<0>2_F  (
    .ADR0(\ppu/slv_mem_cs_slv_mem_rnw_AND_26_o ),
    .ADR1(\ppu/slv_mem_addr[2]_PWR_5_o_equal_10_o ),
    .ADR2(\ppu/palette_ram_access ),
    .ADR3(\ppu/_n0711 [0]),
    .ADR4(\ppu/render_mask_reg [0]),
    .ADR5(\ppu/vram_read_reg [0]),
    .O(N258)
  );
  X_LUT5 #(
    .INIT ( 32'h77700700 ))
  \ppu/read_sel[3]_status_reg[7]_select_353_OUT<0>2_G  (
    .ADR0(\ppu/slv_mem_cs_slv_mem_rnw_AND_26_o ),
    .ADR1(\ppu/slv_mem_addr[2]_PWR_5_o_equal_10_o ),
    .ADR2(\ppu/sprite_fsm/oam_dout_sel ),
    .ADR3(\ppu/sprite_fsm/_n0363 [0]),
    .ADR4(\ppu/sprite_fsm/oam_temp_reg [0]),
    .O(N259)
  );
  X_MUX2   \ppu/Mmux_ht_cntr[4]_slv_mem_din[4]_mux_232_OUT4  (
    .IA(N260),
    .IB(N261),
    .SEL(\ppu/second_write_PWR_5_o_equal_39_o ),
    .O(\ppu/ht_cntr[4]_slv_mem_din[4]_mux_232_OUT<3> )
  );
  X_LUT6 #(
    .INIT ( 64'hBEEEEEEE14444444 ))
  \ppu/Mmux_ht_cntr[4]_slv_mem_din[4]_mux_232_OUT4_F  (
    .ADR0(\ppu/bgrender_state[2]_x_rendercntr[10]_AND_64_o_985 ),
    .ADR1(\ppu/ht_cntr [3]),
    .ADR2(\ppu/ht_cntr [0]),
    .ADR3(\ppu/ht_cntr [2]),
    .ADR4(\ppu/ht_cntr [1]),
    .ADR5(\ppu/ht_reg [3]),
    .O(N260)
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \ppu/Mmux_ht_cntr[4]_slv_mem_din[4]_mux_232_OUT4_G  (
    .ADR0(\sprite_dma/mst_mem_dout [3]),
    .ADR1(ag6502_dout[3]),
    .O(N261)
  );
  X_MUX2   \ppu/vga_top/tmds_transmitter/encoder_g/Mmux_cnt[4]_GND_11_o_mux_50_OUT102  (
    .IA(N262),
    .IB(N263),
    .SEL(\ppu/vga_top/tmds_transmitter/encoder_g/decision3_2545 ),
    .O(\ppu/vga_top/tmds_transmitter/encoder_g/Mmux_cnt[4]_GND_11_o_mux_50_OUT101_2988 )
  );
  X_LUT6 #(
    .INIT ( 64'h4DB2DB24B24D24DB ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Mmux_cnt[4]_GND_11_o_mux_50_OUT102_F  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s [3]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s [3]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/Msub_n0208_cy [2]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [4]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [3]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_47_OUT_cy<0>3 ),
    .O(N262)
  );
  X_LUT6 #(
    .INIT ( 64'h24DB4DB2DB24B24D ))
  \ppu/vga_top/tmds_transmitter/encoder_g/Mmux_cnt[4]_GND_11_o_mux_50_OUT102_G  (
    .ADR0(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_0s [3]),
    .ADR1(\ppu/vga_top/tmds_transmitter/encoder_g/s1_num_of_1s [3]),
    .ADR2(\ppu/vga_top/tmds_transmitter/encoder_g/Msub_n0211_cy [2]),
    .ADR3(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [4]),
    .ADR4(\ppu/vga_top/tmds_transmitter/encoder_g/cnt [3]),
    .ADR5(\ppu/vga_top/tmds_transmitter/encoder_g/Madd_cnt[4]_GND_11_o_add_44_OUT_cy<0>3 ),
    .O(N263)
  );
  X_MUX2   \ppu/read_sel[3]_status_reg[7]_select_353_OUT<4>3  (
    .IA(N264),
    .IB(N265),
    .SEL(\ppu/oam_data_rd ),
    .O(\ppu/read_sel[3]_status_reg[7]_select_353_OUT<4> )
  );
  X_LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  \ppu/read_sel[3]_status_reg[7]_select_353_OUT<4>3_F  (
    .ADR0(\ppu/slv_mem_addr[2]_PWR_5_o_equal_10_o ),
    .ADR1(\ppu/status_rd ),
    .ADR2(\ppu/slv_mem_cs_slv_mem_rnw_AND_26_o ),
    .ADR3(\ppu/palette_ram_access ),
    .ADR4(\ppu/_n0711 [4]),
    .ADR5(\ppu/vram_read_reg [4]),
    .O(N264)
  );
  X_LUT6 #(
    .INIT ( 64'h1515150000150000 ))
  \ppu/read_sel[3]_status_reg[7]_select_353_OUT<4>3_G  (
    .ADR0(\ppu/status_rd ),
    .ADR1(\ppu/slv_mem_cs_slv_mem_rnw_AND_26_o ),
    .ADR2(\ppu/slv_mem_addr[2]_PWR_5_o_equal_10_o ),
    .ADR3(\ppu/sprite_fsm/oam_dout_sel ),
    .ADR4(\ppu/sprite_fsm/_n0363 [4]),
    .ADR5(\ppu/sprite_fsm/oam_temp_reg [4]),
    .O(N265)
  );
  X_MUX2   \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel315_SW0_SW0  (
    .IA(N266),
    .IB(N267),
    .SEL(\ppu/sprite_fsm/sprite_attributes [3]),
    .O(N222)
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFF80808000 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel315_SW0_SW0_F  (
    .ADR0(\ppu/sprite_fsm/valid_sprite [6]),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_3185 ),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv1 ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<0> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<0> ),
    .ADR5(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel314_2923 ),
    .O(N266)
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFF80808000 ))
  \ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel315_SW0_SW0_G  (
    .ADR0(\ppu/sprite_fsm/valid_sprite [6]),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_3185 ),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/_n0072_inv1 ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_lsb_buff_reg<7> ),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[6].sprite_buffer/sprite_msb_reg<7> ),
    .ADR5(\ppu/sprite_fsm/sprite_mux/Mmux_sprite_pixel314_2923 ),
    .O(N267)
  );
  X_MUX2   \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_SW6  (
    .IA(N268),
    .IB(N269),
    .SEL(N90),
    .O(N161)
  );
  X_LUT5 #(
    .INIT ( 32'h73F71031 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_SW6_F  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o21_2966 ),
    .ADR1(\ppu/sprite_fsm/sprite_x_coord [7]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<6> ),
    .ADR3(\ppu/sprite_fsm/sprite_x_coord [6]),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<7> ),
    .O(N268)
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFF73F71031 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_SW6_G  (
    .ADR0(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o21_2966 ),
    .ADR1(\ppu/sprite_fsm/sprite_x_coord [7]),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<6> ),
    .ADR3(\ppu/sprite_fsm/sprite_x_coord [6]),
    .ADR4(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<7> ),
    .ADR5(\ppu/sprite_fsm/valid_sprite [3]),
    .O(N269)
  );
  X_MUX2   \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_SW7  (
    .IA(N270),
    .IB(N271),
    .SEL(N90),
    .O(N162)
  );
  X_LUT5 #(
    .INIT ( 32'h404444D4 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_SW7_F  (
    .ADR0(\ppu/sprite_fsm/sprite_x_coord [7]),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<7> ),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<6> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o21_2966 ),
    .ADR4(\ppu/sprite_fsm/sprite_x_coord [6]),
    .O(N270)
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFF404444D4 ))
  \ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o22_SW7_G  (
    .ADR0(\ppu/sprite_fsm/sprite_x_coord [7]),
    .ADR1(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<7> ),
    .ADR2(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<6> ),
    .ADR3(\ppu/sprite_fsm/sprite_buffer_load[0].sprite_buffer/GND_7_o_BUS_0004_LessThan_30_o21_2966 ),
    .ADR4(\ppu/sprite_fsm/sprite_x_coord [6]),
    .ADR5(\ppu/sprite_fsm/valid_sprite [3]),
    .O(N271)
  );
  X_INV   \ppu/sprite_fsm/Mcount_scanline_cnt_lut<0>_INV_0  (
    .I(\ppu/sprite_fsm/scanline_cnt [0]),
    .O(\ppu/sprite_fsm/Mcount_scanline_cnt_lut [0])
  );
  X_INV   \ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_lut<0>_INV_0  (
    .I(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/pixel_cnt<0> ),
    .O(\ppu/sprite_fsm/sprite_buffer_load[7].sprite_buffer/Mcount_pixel_cnt_lut<0> )
  );
  X_INV   \ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<8>_INV_0  (
    .I(\ppu/sprite_fsm/scanline_cnt [8]),
    .O(\ppu/sprite_fsm/Msub_scanline_cnt[8]_GND_6_o_sub_45_OUT_lut<8> )
  );
  X_INV   \ppu/vga_top/Mcount_startupcntr_lut<0>_INV_0  (
    .I(\ppu/vga_top/startupcntr [0]),
    .O(\ppu/vga_top/Mcount_startupcntr_lut [0])
  );
  X_INV   \ppu/vga_top/Mcount_x_ppucntr_lut<0>_INV_0  (
    .I(\ppu/vga_top/x_ppucntr [0]),
    .O(\ppu/vga_top/Mcount_x_ppucntr_lut [0])
  );
  X_INV   \ppu/vga_top/Mcount_h_cnt_lut<0>_INV_0  (
    .I(\ppu/vga_top/h_cnt [0]),
    .O(\ppu/vga_top/Mcount_h_cnt_lut [0])
  );
  X_INV   \ppu/vga_top/write_ctrl_INV_0  (
    .I(\ppu/vga_top/buff_sel_2220 ),
    .O(\ppu/vga_top/write_ctrl )
  );
  X_INV   \sprite_dma/Mcount_oam_dma_addr_lsb_lut<0>_INV_0  (
    .I(\sprite_dma/oam_dma_addr_lsb [0]),
    .O(\sprite_dma/Mcount_oam_dma_addr_lsb_lut [0])
  );
  X_INV   rstn_in_INV_1_o1_INV_0 (
    .I(rstn_in_IBUF_778),
    .O(rstn_in_INV_1_o)
  );
  X_INV   nmi_INV_108_o1_INV_0 (
    .I(\ppu/irq_838 ),
    .O(nmi_INV_108_o)
  );
  X_INV   \ppu/fh_reg[2]_inv_219_OUT<0>1_INV_0  (
    .I(\ppu/fh_reg [0]),
    .O(\ppu/fh_reg[2]_inv_219_OUT<0> )
  );
  X_INV   \ppu/fh_reg[2]_inv_219_OUT<1>1_INV_0  (
    .I(\ppu/fh_reg [1]),
    .O(\ppu/fh_reg[2]_inv_219_OUT<1> )
  );
  X_INV   \ppu/fh_reg[2]_inv_219_OUT<2>1_INV_0  (
    .I(\ppu/fh_reg [2]),
    .O(\ppu/fh_reg[2]_inv_219_OUT<2> )
  );
  X_INV   \ppu/clkgen_cnt_en_inv1_INV_0  (
    .I(\ppu/clkgen_cnt_en_1182 ),
    .O(\ppu/clkgen_cnt_en_inv )
  );
  X_INV   \sync_shift_reg<7>_inv1_INV_0  (
    .I(sync_shift_reg[7]),
    .O(\sync_shift_reg<7>_inv )
  );
  X_INV   \ppu/Mcount_clkgen_cnt_xor<0>11_INV_0  (
    .I(\ppu/clkgen_cnt [0]),
    .O(\ppu/Mcount_clkgen_cnt )
  );
  X_INV   \ppu/sprite_fsm/Mcount_sec_oam_addr_cnt_xor<0>11_INV_0  (
    .I(\ppu/sprite_fsm/sec_oam_addr_cnt [0]),
    .O(\ppu/sprite_fsm/Result<0>3 )
  );
  X_INV   \ppu/sprite_fsm/Mcount_pixel_cnt_xor<0>11_INV_0  (
    .I(\ppu/sprite_fsm/pixel_cnt [0]),
    .O(\ppu/sprite_fsm/Result<0>1 )
  );
  X_INV   \ppu/sprite_fsm/Mcount_n_cnt_xor<0>11_INV_0  (
    .I(\ppu/sprite_fsm/n_cnt [0]),
    .O(\ppu/sprite_fsm/Result [0])
  );
  X_INV   \ppu/sprite_fsm/Mcount_m_cnt_xor<0>11_INV_0  (
    .I(\ppu/sprite_fsm/m_cnt [0]),
    .O(\ppu/sprite_fsm/Result<0>2 )
  );
  X_INV   \ppu/vga_top/tmds_transmitter/tmds_clk_INV_106_o1_INV_0  (
    .I(\ppu/vga_top/tmds_transmitter/tmds_clk_2329 ),
    .O(\ppu/vga_top/tmds_transmitter/tmds_clk_INV_106_o )
  );
  X_INV   \ppu/vga_top/tmds_transmitter/blank_in_INV_102_o1_INV_0  (
    .I(\ppu/vga_top/blank_reg_2254 ),
    .O(\ppu/vga_top/tmds_transmitter/blank_in_INV_102_o )
  );
  X_INV   \ppu/vga_top/tmds_transmitter/serializer/Mcount_rd_address_xor<0>11_INV_0  (
    .I(\ppu/vga_top/tmds_transmitter/serializer/rd_address [0]),
    .O(\ppu/vga_top/tmds_transmitter/serializer/Result [0])
  );
  X_INV   \sprite_dma/oam_dma_state[2]_INV_111_o1_INV_0  (
    .I(\sprite_dma/oam_dma_state_FSM_FFd1_2845 ),
    .O(\sprite_dma/oam_dma_state[2]_INV_111_o )
  );
  X_INV   \ppu/Mcount_x_rendercntr_lut<0>1_INV_0  (
    .I(\ppu/x_rendercntr [0]),
    .O(\ppu/Mcount_x_rendercntr_lut<0>1 )
  );
  X_RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .DATA_WIDTH_A ( 9 ),
    .DOA_REG ( 1 ),
    .DATA_WIDTH_B ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \memory_manager/Mram_name_table_ram  (
    .REGCEA(\ppu/ppu_addr_fetch [13]),
    .CLKA(clk),
    .ENB(\NLW_memory_manager/Mram_name_table_ram_ENB_UNCONNECTED ),
    .RSTB(\NLW_memory_manager/Mram_name_table_ram_RSTB_UNCONNECTED ),
    .CLKB(\NLW_memory_manager/Mram_name_table_ram_CLKB_UNCONNECTED ),
    .REGCEB(\NLW_memory_manager/Mram_name_table_ram_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(\ppu/ppu_addr_fetch [13]),
    .DIPA({\NLW_memory_manager/Mram_name_table_ram_DIPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DIPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DIPA[1]_UNCONNECTED , N1}),
    .WEA({\ppu/ppu_mem_wr_request_reg_839 , \ppu/ppu_mem_wr_request_reg_839 , \ppu/ppu_mem_wr_request_reg_839 , \ppu/ppu_mem_wr_request_reg_839 }),
    .DOA({\NLW_memory_manager/Mram_name_table_ram_DOA[31]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DOA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DOA[29]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DOA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DOA[27]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DOA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DOA[25]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DOA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DOA[23]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DOA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DOA[21]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DOA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DOA[19]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DOA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DOA[17]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DOA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DOA[15]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DOA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DOA[13]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DOA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DOA[11]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DOA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DOA[9]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DOA[8]_UNCONNECTED , 
\memory_manager/name_table_ram_dout [7], \memory_manager/name_table_ram_dout [6], \memory_manager/name_table_ram_dout [5], 
\memory_manager/name_table_ram_dout [4], \memory_manager/name_table_ram_dout [3], \memory_manager/name_table_ram_dout [2], 
\memory_manager/name_table_ram_dout [1], \memory_manager/name_table_ram_dout [0]}),
    .ADDRA({\ppu/ppu_addr_fetch [10], \ppu/ppu_addr_fetch [9], \ppu/ppu_addr_fetch [8], \ppu/ppu_addr_fetch [7], \ppu/ppu_addr_fetch [6], 
\ppu/ppu_addr_fetch [5], \ppu/ppu_addr_fetch [4], \ppu/ppu_addr_fetch [3], \ppu/ppu_addr_fetch [2], \ppu/ppu_addr_fetch [1], \ppu/ppu_addr_fetch [0], 
\NLW_memory_manager/Mram_name_table_ram_ADDRA[2]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_ADDRA[1]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_ADDRA[0]_UNCONNECTED }),
    .ADDRB({\NLW_memory_manager/Mram_name_table_ram_ADDRB[13]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_ADDRB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_ADDRB[11]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_ADDRB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_ADDRB[9]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_ADDRB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_ADDRB[7]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_ADDRB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_ADDRB[5]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_ADDRB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_ADDRB[3]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_ADDRB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_ADDRB[1]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_ADDRB[0]_UNCONNECTED }),
    .DIB({\NLW_memory_manager/Mram_name_table_ram_DIB[31]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DIB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DIB[29]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DIB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DIB[27]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DIB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DIB[25]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DIB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DIB[23]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DIB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DIB[21]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DIB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DIB[19]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DIB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DIB[17]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DIB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DIB[15]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DIB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DIB[13]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DIB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DIB[11]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DIB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DIB[9]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DIB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DIB[7]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DIB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DIB[5]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DIB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DIB[3]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DIB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DIB[1]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DIB[0]_UNCONNECTED }),
    .DOPA({\NLW_memory_manager/Mram_name_table_ram_DOPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DOPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DOPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DOPA[0]_UNCONNECTED }),
    .DIPB({\NLW_memory_manager/Mram_name_table_ram_DIPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DIPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DIPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DIPB[0]_UNCONNECTED }),
    .DOPB({\NLW_memory_manager/Mram_name_table_ram_DOPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DOPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DOPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DOPB[0]_UNCONNECTED }),
    .DOB({\NLW_memory_manager/Mram_name_table_ram_DOB[31]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DOB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DOB[29]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DOB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DOB[27]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DOB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DOB[25]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DOB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DOB[23]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DOB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DOB[21]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DOB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DOB[19]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DOB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DOB[17]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DOB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DOB[15]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DOB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DOB[13]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DOB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DOB[11]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DOB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DOB[9]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DOB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DOB[7]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DOB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DOB[5]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DOB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DOB[3]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DOB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DOB[1]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DOB[0]_UNCONNECTED }),
    .WEB({\NLW_memory_manager/Mram_name_table_ram_WEB[3]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_WEB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_WEB[1]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_WEB[0]_UNCONNECTED }),
    .DIA({\NLW_memory_manager/Mram_name_table_ram_DIA[31]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DIA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DIA[29]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DIA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DIA[27]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DIA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DIA[25]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DIA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DIA[23]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DIA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DIA[21]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DIA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DIA[19]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DIA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DIA[17]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DIA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DIA[15]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DIA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DIA[13]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DIA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DIA[11]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DIA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_name_table_ram_DIA[9]_UNCONNECTED , \NLW_memory_manager/Mram_name_table_ram_DIA[8]_UNCONNECTED , \ppu/ppu_mem_dout [7], 
\ppu/ppu_mem_dout [6], \ppu/ppu_mem_dout [5], \ppu/ppu_mem_dout [4], \ppu/ppu_mem_dout [3], \ppu/ppu_mem_dout [2], \ppu/ppu_mem_dout [1], 
\ppu/ppu_mem_dout [0]})
  );
  X_RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .DATA_WIDTH_A ( 9 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \memory_manager/Mram_cpu_work_ram  (
    .REGCEA(N1),
    .CLKA(clk),
    .ENB(\NLW_memory_manager/Mram_cpu_work_ram_ENB_UNCONNECTED ),
    .RSTB(\NLW_memory_manager/Mram_cpu_work_ram_RSTB_UNCONNECTED ),
    .CLKB(\NLW_memory_manager/Mram_cpu_work_ram_CLKB_UNCONNECTED ),
    .REGCEB(\NLW_memory_manager/Mram_cpu_work_ram_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(\memory_manager/cpu_work_ram_sel ),
    .DIPA({\NLW_memory_manager/Mram_cpu_work_ram_DIPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DIPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DIPA[1]_UNCONNECTED , N1}),
    .WEA({\memory_manager/ph2_falling_GND_20_o_AND_229_o , \memory_manager/ph2_falling_GND_20_o_AND_229_o , 
\memory_manager/ph2_falling_GND_20_o_AND_229_o , \memory_manager/ph2_falling_GND_20_o_AND_229_o }),
    .DOA({\NLW_memory_manager/Mram_cpu_work_ram_DOA[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DOA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DOA[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DOA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DOA[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DOA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DOA[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DOA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DOA[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DOA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DOA[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DOA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DOA[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DOA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DOA[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DOA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DOA[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DOA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DOA[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DOA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DOA[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DOA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DOA[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DOA[8]_UNCONNECTED , 
\memory_manager/cpu_work_ram_dout [7], \memory_manager/cpu_work_ram_dout [6], \memory_manager/cpu_work_ram_dout [5], 
\memory_manager/cpu_work_ram_dout [4], \memory_manager/cpu_work_ram_dout [3], \memory_manager/cpu_work_ram_dout [2], 
\memory_manager/cpu_work_ram_dout [1], \memory_manager/cpu_work_ram_dout [0]}),
    .ADDRA({cpu_addr[10], cpu_addr[9], cpu_addr[8], cpu_addr[7], cpu_addr[6], cpu_addr[5], cpu_addr[4], cpu_addr[3], cpu_addr[2], cpu_addr[1], 
cpu_addr[0], \NLW_memory_manager/Mram_cpu_work_ram_ADDRA[2]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_ADDRA[1]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_ADDRA[0]_UNCONNECTED }),
    .ADDRB({\NLW_memory_manager/Mram_cpu_work_ram_ADDRB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_ADDRB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_ADDRB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_ADDRB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_ADDRB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_ADDRB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_ADDRB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_ADDRB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_ADDRB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_ADDRB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_ADDRB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_ADDRB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_ADDRB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_ADDRB[0]_UNCONNECTED }),
    .DIB({\NLW_memory_manager/Mram_cpu_work_ram_DIB[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DIB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DIB[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DIB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DIB[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DIB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DIB[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DIB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DIB[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DIB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DIB[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DIB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DIB[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DIB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DIB[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DIB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DIB[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DIB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DIB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DIB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DIB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DIB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DIB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DIB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DIB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DIB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DIB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DIB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DIB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DIB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DIB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DIB[0]_UNCONNECTED }),
    .DOPA({\NLW_memory_manager/Mram_cpu_work_ram_DOPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DOPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DOPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DOPA[0]_UNCONNECTED }),
    .DIPB({\NLW_memory_manager/Mram_cpu_work_ram_DIPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DIPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DIPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DIPB[0]_UNCONNECTED }),
    .DOPB({\NLW_memory_manager/Mram_cpu_work_ram_DOPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DOPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DOPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DOPB[0]_UNCONNECTED }),
    .DOB({\NLW_memory_manager/Mram_cpu_work_ram_DOB[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DOB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DOB[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DOB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DOB[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DOB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DOB[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DOB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DOB[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DOB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DOB[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DOB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DOB[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DOB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DOB[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DOB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DOB[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DOB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DOB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DOB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DOB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DOB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DOB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DOB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DOB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DOB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DOB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DOB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DOB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DOB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DOB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DOB[0]_UNCONNECTED }),
    .WEB({\NLW_memory_manager/Mram_cpu_work_ram_WEB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_WEB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_WEB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_WEB[0]_UNCONNECTED }),
    .DIA({\NLW_memory_manager/Mram_cpu_work_ram_DIA[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DIA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DIA[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DIA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DIA[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DIA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DIA[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DIA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DIA[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DIA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DIA[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DIA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DIA[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DIA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DIA[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DIA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DIA[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DIA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DIA[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DIA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DIA[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DIA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_work_ram_DIA[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_work_ram_DIA[8]_UNCONNECTED , cpu_dout[7], cpu_dout[6], 
cpu_dout[5], cpu_dout[4], cpu_dout[3], cpu_dout[2], cpu_dout[1], cpu_dout[0]})
  );
  X_RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 9 ),
    .DATA_WIDTH_B ( 9 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RAM_MODE ( "TDP" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \ppu/vga_top/Mram_buffer_12  (
    .RSTBRST(N1),
    .ENBRDEN(N0),
    .REGCEA(N1),
    .ENAWREN(N0),
    .CLKAWRCLK(clk),
    .CLKBRDCLK(clk),
    .REGCEBREGCE(N1),
    .RSTA(N1),
    .WEAWEL({\ppu/vga_top/buff_sel_2220 , \ppu/vga_top/buff_sel_2220 }),
    .DOADO({\NLW_ppu/vga_top/Mram_buffer_12_DOADO[15]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_12_DOADO[14]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_12_DOADO[13]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_12_DOADO[12]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_12_DOADO[11]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_12_DOADO[10]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_12_DOADO[9]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_12_DOADO[8]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_12_DOADO[7]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_12_DOADO[6]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_12_DOADO[5]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_12_DOADO[4]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_12_DOADO[3]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_12_DOADO[2]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_12_DOADO[1]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_12_DOADO[0]_UNCONNECTED }),
    .DOPADOP({\NLW_ppu/vga_top/Mram_buffer_12_DOPADOP[1]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_12_DOPADOP[0]_UNCONNECTED }),
    .DOPBDOP({\NLW_ppu/vga_top/Mram_buffer_12_DOPBDOP[1]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_12_DOPBDOP[0]_UNCONNECTED }),
    .WEBWEU({N1, N1}),
    .ADDRAWRADDR({\ppu/vga_top/x_writecntr [9], \ppu/vga_top/x_writecntr [8], \ppu/vga_top/x_writecntr [7], \ppu/vga_top/x_writecntr [6], 
\ppu/vga_top/x_writecntr [5], \ppu/vga_top/x_writecntr [4], \ppu/vga_top/x_writecntr [3], \ppu/vga_top/x_writecntr [2], \ppu/vga_top/x_writecntr [1], 
\ppu/vga_top/x_writecntr [0], \NLW_ppu/vga_top/Mram_buffer_12_ADDRAWRADDR[2]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_12_ADDRAWRADDR[1]_UNCONNECTED 
, \NLW_ppu/vga_top/Mram_buffer_12_ADDRAWRADDR[0]_UNCONNECTED }),
    .DIPBDIP({\NLW_ppu/vga_top/Mram_buffer_12_DIPBDIP[1]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_12_DIPBDIP[0]_UNCONNECTED }),
    .DIBDI({\NLW_ppu/vga_top/Mram_buffer_12_DIBDI[15]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_12_DIBDI[14]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_12_DIBDI[13]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_12_DIBDI[12]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_12_DIBDI[11]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_12_DIBDI[10]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_12_DIBDI[9]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_12_DIBDI[8]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_12_DIBDI[7]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_12_DIBDI[6]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_12_DIBDI[5]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_12_DIBDI[4]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_12_DIBDI[3]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_12_DIBDI[2]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_12_DIBDI[1]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_12_DIBDI[0]_UNCONNECTED }),
    .DIADI({\NLW_ppu/vga_top/Mram_buffer_12_DIADI[15]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_12_DIADI[14]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_12_DIADI[13]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_12_DIADI[12]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_12_DIADI[11]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_12_DIADI[10]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_12_DIADI[9]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_12_DIADI[8]_UNCONNECTED , N1, N1, \ppu/palette_rgb_rom_dout [23], 
\ppu/palette_rgb_rom_dout [22], \ppu/palette_rgb_rom_dout [21], \ppu/palette_rgb_rom_dout [20], \ppu/palette_rgb_rom_dout [19], 
\ppu/palette_rgb_rom_dout [18]}),
    .ADDRBRDADDR({\ppu/vga_top/h_cnt [9], \ppu/vga_top/h_cnt [8], \ppu/vga_top/h_cnt [7], \ppu/vga_top/h_cnt [6], \ppu/vga_top/h_cnt [5], 
\ppu/vga_top/h_cnt [4], \ppu/vga_top/h_cnt [3], \ppu/vga_top/h_cnt [2], \ppu/vga_top/h_cnt [1], \ppu/vga_top/h_cnt [0], 
\NLW_ppu/vga_top/Mram_buffer_12_ADDRBRDADDR[2]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_12_ADDRBRDADDR[1]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_12_ADDRBRDADDR[0]_UNCONNECTED }),
    .DOBDO({\NLW_ppu/vga_top/Mram_buffer_12_DOBDO[15]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_12_DOBDO[14]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_12_DOBDO[13]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_12_DOBDO[12]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_12_DOBDO[11]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_12_DOBDO[10]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_12_DOBDO[9]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_12_DOBDO[8]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_12_DOBDO[7]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_12_DOBDO[6]_UNCONNECTED , \ppu/vga_top/buff1_dout [23], 
\ppu/vga_top/buff1_dout [22], \ppu/vga_top/buff1_dout [21], \ppu/vga_top/buff1_dout [20], \ppu/vga_top/buff1_dout [19], \ppu/vga_top/buff1_dout [18]})
,
    .DIPADIP({\NLW_ppu/vga_top/Mram_buffer_12_DIPADIP[1]_UNCONNECTED , N1})
  );
  X_RAMB16BWER #(
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \ppu/vga_top/Mram_buffer_11  (
    .REGCEA(N1),
    .CLKA(clk),
    .ENB(N0),
    .RSTB(N1),
    .CLKB(clk),
    .REGCEB(N1),
    .RSTA(N1),
    .ENA(N0),
    .DIPA({\NLW_ppu/vga_top/Mram_buffer_11_DIPA[3]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DIPA[2]_UNCONNECTED , \ppu/palette_rgb_rom_dout [17]
, \ppu/palette_rgb_rom_dout [16]}),
    .WEA({\ppu/vga_top/buff_sel_2220 , \ppu/vga_top/buff_sel_2220 , \ppu/vga_top/buff_sel_2220 , \ppu/vga_top/buff_sel_2220 }),
    .DOA({\NLW_ppu/vga_top/Mram_buffer_11_DOA[31]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DOA[30]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DOA[29]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DOA[28]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DOA[27]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DOA[26]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DOA[25]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DOA[24]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DOA[23]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DOA[22]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DOA[21]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DOA[20]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DOA[19]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DOA[18]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DOA[17]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DOA[16]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DOA[15]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DOA[14]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DOA[13]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DOA[12]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DOA[11]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DOA[10]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DOA[9]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DOA[8]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DOA[7]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DOA[6]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DOA[5]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DOA[4]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DOA[3]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DOA[2]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DOA[1]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DOA[0]_UNCONNECTED }),
    .ADDRA({\ppu/vga_top/x_writecntr [9], \ppu/vga_top/x_writecntr [8], \ppu/vga_top/x_writecntr [7], \ppu/vga_top/x_writecntr [6], 
\ppu/vga_top/x_writecntr [5], \ppu/vga_top/x_writecntr [4], \ppu/vga_top/x_writecntr [3], \ppu/vga_top/x_writecntr [2], \ppu/vga_top/x_writecntr [1], 
\ppu/vga_top/x_writecntr [0], \NLW_ppu/vga_top/Mram_buffer_11_ADDRA[3]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_ADDRA[2]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_ADDRA[1]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_ADDRA[0]_UNCONNECTED }),
    .ADDRB({\ppu/vga_top/h_cnt [9], \ppu/vga_top/h_cnt [8], \ppu/vga_top/h_cnt [7], \ppu/vga_top/h_cnt [6], \ppu/vga_top/h_cnt [5], 
\ppu/vga_top/h_cnt [4], \ppu/vga_top/h_cnt [3], \ppu/vga_top/h_cnt [2], \ppu/vga_top/h_cnt [1], \ppu/vga_top/h_cnt [0], 
\NLW_ppu/vga_top/Mram_buffer_11_ADDRB[3]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_ADDRB[2]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_ADDRB[1]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_ADDRB[0]_UNCONNECTED }),
    .DIB({\NLW_ppu/vga_top/Mram_buffer_11_DIB[31]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DIB[30]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DIB[29]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DIB[28]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DIB[27]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DIB[26]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DIB[25]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DIB[24]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DIB[23]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DIB[22]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DIB[21]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DIB[20]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DIB[19]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DIB[18]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DIB[17]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DIB[16]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DIB[15]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DIB[14]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DIB[13]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DIB[12]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DIB[11]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DIB[10]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DIB[9]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DIB[8]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DIB[7]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DIB[6]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DIB[5]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DIB[4]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DIB[3]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DIB[2]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DIB[1]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DIB[0]_UNCONNECTED }),
    .DOPA({\NLW_ppu/vga_top/Mram_buffer_11_DOPA[3]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DOPA[2]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DOPA[1]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DOPA[0]_UNCONNECTED }),
    .DIPB({\NLW_ppu/vga_top/Mram_buffer_11_DIPB[3]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DIPB[2]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DIPB[1]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DIPB[0]_UNCONNECTED }),
    .DOPB({\NLW_ppu/vga_top/Mram_buffer_11_DOPB[3]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DOPB[2]_UNCONNECTED , \ppu/vga_top/buff1_dout [17], 
\ppu/vga_top/buff1_dout [16]}),
    .DOB({\NLW_ppu/vga_top/Mram_buffer_11_DOB[31]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DOB[30]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DOB[29]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DOB[28]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DOB[27]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DOB[26]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DOB[25]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DOB[24]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DOB[23]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DOB[22]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DOB[21]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DOB[20]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DOB[19]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DOB[18]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DOB[17]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DOB[16]_UNCONNECTED , \ppu/vga_top/buff1_dout [15], 
\ppu/vga_top/buff1_dout [14], \ppu/vga_top/buff1_dout [13], \ppu/vga_top/buff1_dout [12], \ppu/vga_top/buff1_dout [11], \ppu/vga_top/buff1_dout [10], 
\ppu/vga_top/buff1_dout [9], \ppu/vga_top/buff1_dout [8], \ppu/vga_top/buff1_dout [7], \ppu/vga_top/buff1_dout [6], \ppu/vga_top/buff1_dout [5], 
\ppu/vga_top/buff1_dout [4], \ppu/vga_top/buff1_dout [3], \ppu/vga_top/buff1_dout [2], \ppu/vga_top/buff1_dout [1], \ppu/vga_top/buff1_dout [0]}),
    .WEB({N1, N1, N1, N1}),
    .DIA({\NLW_ppu/vga_top/Mram_buffer_11_DIA[31]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DIA[30]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DIA[29]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DIA[28]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DIA[27]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DIA[26]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DIA[25]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DIA[24]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DIA[23]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DIA[22]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DIA[21]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DIA[20]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DIA[19]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DIA[18]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_11_DIA[17]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_11_DIA[16]_UNCONNECTED , \ppu/palette_rgb_rom_dout [15], 
\ppu/palette_rgb_rom_dout [14], \ppu/palette_rgb_rom_dout [13], \ppu/palette_rgb_rom_dout [12], \ppu/palette_rgb_rom_dout [11], 
\ppu/palette_rgb_rom_dout [10], \ppu/palette_rgb_rom_dout [9], \ppu/palette_rgb_rom_dout [8], \ppu/palette_rgb_rom_dout [7], 
\ppu/palette_rgb_rom_dout [6], \ppu/palette_rgb_rom_dout [5], \ppu/palette_rgb_rom_dout [4], \ppu/palette_rgb_rom_dout [3], 
\ppu/palette_rgb_rom_dout [2], \ppu/palette_rgb_rom_dout [1], \ppu/palette_rgb_rom_dout [0]})
  );
  X_RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 9 ),
    .DATA_WIDTH_B ( 9 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RAM_MODE ( "TDP" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \ppu/vga_top/Mram_buffer_22  (
    .RSTBRST(N1),
    .ENBRDEN(N0),
    .REGCEA(N1),
    .ENAWREN(N0),
    .CLKAWRCLK(clk),
    .CLKBRDCLK(clk),
    .REGCEBREGCE(N1),
    .RSTA(N1),
    .WEAWEL({\ppu/vga_top/write_ctrl , \ppu/vga_top/write_ctrl }),
    .DOADO({\NLW_ppu/vga_top/Mram_buffer_22_DOADO[15]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_22_DOADO[14]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_22_DOADO[13]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_22_DOADO[12]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_22_DOADO[11]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_22_DOADO[10]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_22_DOADO[9]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_22_DOADO[8]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_22_DOADO[7]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_22_DOADO[6]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_22_DOADO[5]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_22_DOADO[4]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_22_DOADO[3]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_22_DOADO[2]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_22_DOADO[1]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_22_DOADO[0]_UNCONNECTED }),
    .DOPADOP({\NLW_ppu/vga_top/Mram_buffer_22_DOPADOP[1]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_22_DOPADOP[0]_UNCONNECTED }),
    .DOPBDOP({\NLW_ppu/vga_top/Mram_buffer_22_DOPBDOP[1]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_22_DOPBDOP[0]_UNCONNECTED }),
    .WEBWEU({N1, N1}),
    .ADDRAWRADDR({\ppu/vga_top/x_writecntr [9], \ppu/vga_top/x_writecntr [8], \ppu/vga_top/x_writecntr [7], \ppu/vga_top/x_writecntr [6], 
\ppu/vga_top/x_writecntr [5], \ppu/vga_top/x_writecntr [4], \ppu/vga_top/x_writecntr [3], \ppu/vga_top/x_writecntr [2], \ppu/vga_top/x_writecntr [1], 
\ppu/vga_top/x_writecntr [0], \NLW_ppu/vga_top/Mram_buffer_22_ADDRAWRADDR[2]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_22_ADDRAWRADDR[1]_UNCONNECTED 
, \NLW_ppu/vga_top/Mram_buffer_22_ADDRAWRADDR[0]_UNCONNECTED }),
    .DIPBDIP({\NLW_ppu/vga_top/Mram_buffer_22_DIPBDIP[1]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_22_DIPBDIP[0]_UNCONNECTED }),
    .DIBDI({\NLW_ppu/vga_top/Mram_buffer_22_DIBDI[15]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_22_DIBDI[14]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_22_DIBDI[13]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_22_DIBDI[12]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_22_DIBDI[11]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_22_DIBDI[10]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_22_DIBDI[9]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_22_DIBDI[8]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_22_DIBDI[7]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_22_DIBDI[6]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_22_DIBDI[5]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_22_DIBDI[4]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_22_DIBDI[3]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_22_DIBDI[2]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_22_DIBDI[1]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_22_DIBDI[0]_UNCONNECTED }),
    .DIADI({\NLW_ppu/vga_top/Mram_buffer_22_DIADI[15]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_22_DIADI[14]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_22_DIADI[13]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_22_DIADI[12]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_22_DIADI[11]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_22_DIADI[10]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_22_DIADI[9]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_22_DIADI[8]_UNCONNECTED , N1, N1, \ppu/palette_rgb_rom_dout [23], 
\ppu/palette_rgb_rom_dout [22], \ppu/palette_rgb_rom_dout [21], \ppu/palette_rgb_rom_dout [20], \ppu/palette_rgb_rom_dout [19], 
\ppu/palette_rgb_rom_dout [18]}),
    .ADDRBRDADDR({\ppu/vga_top/h_cnt [9], \ppu/vga_top/h_cnt [8], \ppu/vga_top/h_cnt [7], \ppu/vga_top/h_cnt [6], \ppu/vga_top/h_cnt [5], 
\ppu/vga_top/h_cnt [4], \ppu/vga_top/h_cnt [3], \ppu/vga_top/h_cnt [2], \ppu/vga_top/h_cnt [1], \ppu/vga_top/h_cnt [0], 
\NLW_ppu/vga_top/Mram_buffer_22_ADDRBRDADDR[2]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_22_ADDRBRDADDR[1]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_22_ADDRBRDADDR[0]_UNCONNECTED }),
    .DOBDO({\NLW_ppu/vga_top/Mram_buffer_22_DOBDO[15]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_22_DOBDO[14]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_22_DOBDO[13]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_22_DOBDO[12]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_22_DOBDO[11]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_22_DOBDO[10]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_22_DOBDO[9]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_22_DOBDO[8]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_22_DOBDO[7]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_22_DOBDO[6]_UNCONNECTED , \ppu/vga_top/buff2_dout [23], 
\ppu/vga_top/buff2_dout [22], \ppu/vga_top/buff2_dout [21], \ppu/vga_top/buff2_dout [20], \ppu/vga_top/buff2_dout [19], \ppu/vga_top/buff2_dout [18]})
,
    .DIPADIP({\NLW_ppu/vga_top/Mram_buffer_22_DIPADIP[1]_UNCONNECTED , N1})
  );
  X_RAMB16BWER #(
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \ppu/vga_top/Mram_buffer_21  (
    .REGCEA(N1),
    .CLKA(clk),
    .ENB(N0),
    .RSTB(N1),
    .CLKB(clk),
    .REGCEB(N1),
    .RSTA(N1),
    .ENA(N0),
    .DIPA({\NLW_ppu/vga_top/Mram_buffer_21_DIPA[3]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DIPA[2]_UNCONNECTED , \ppu/palette_rgb_rom_dout [17]
, \ppu/palette_rgb_rom_dout [16]}),
    .WEA({\ppu/vga_top/write_ctrl , \ppu/vga_top/write_ctrl , \ppu/vga_top/write_ctrl , \ppu/vga_top/write_ctrl }),
    .DOA({\NLW_ppu/vga_top/Mram_buffer_21_DOA[31]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DOA[30]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DOA[29]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DOA[28]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DOA[27]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DOA[26]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DOA[25]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DOA[24]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DOA[23]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DOA[22]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DOA[21]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DOA[20]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DOA[19]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DOA[18]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DOA[17]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DOA[16]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DOA[15]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DOA[14]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DOA[13]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DOA[12]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DOA[11]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DOA[10]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DOA[9]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DOA[8]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DOA[7]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DOA[6]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DOA[5]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DOA[4]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DOA[3]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DOA[2]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DOA[1]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DOA[0]_UNCONNECTED }),
    .ADDRA({\ppu/vga_top/x_writecntr [9], \ppu/vga_top/x_writecntr [8], \ppu/vga_top/x_writecntr [7], \ppu/vga_top/x_writecntr [6], 
\ppu/vga_top/x_writecntr [5], \ppu/vga_top/x_writecntr [4], \ppu/vga_top/x_writecntr [3], \ppu/vga_top/x_writecntr [2], \ppu/vga_top/x_writecntr [1], 
\ppu/vga_top/x_writecntr [0], \NLW_ppu/vga_top/Mram_buffer_21_ADDRA[3]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_ADDRA[2]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_ADDRA[1]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_ADDRA[0]_UNCONNECTED }),
    .ADDRB({\ppu/vga_top/h_cnt [9], \ppu/vga_top/h_cnt [8], \ppu/vga_top/h_cnt [7], \ppu/vga_top/h_cnt [6], \ppu/vga_top/h_cnt [5], 
\ppu/vga_top/h_cnt [4], \ppu/vga_top/h_cnt [3], \ppu/vga_top/h_cnt [2], \ppu/vga_top/h_cnt [1], \ppu/vga_top/h_cnt [0], 
\NLW_ppu/vga_top/Mram_buffer_21_ADDRB[3]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_ADDRB[2]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_ADDRB[1]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_ADDRB[0]_UNCONNECTED }),
    .DIB({\NLW_ppu/vga_top/Mram_buffer_21_DIB[31]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DIB[30]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DIB[29]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DIB[28]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DIB[27]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DIB[26]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DIB[25]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DIB[24]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DIB[23]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DIB[22]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DIB[21]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DIB[20]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DIB[19]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DIB[18]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DIB[17]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DIB[16]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DIB[15]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DIB[14]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DIB[13]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DIB[12]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DIB[11]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DIB[10]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DIB[9]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DIB[8]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DIB[7]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DIB[6]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DIB[5]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DIB[4]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DIB[3]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DIB[2]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DIB[1]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DIB[0]_UNCONNECTED }),
    .DOPA({\NLW_ppu/vga_top/Mram_buffer_21_DOPA[3]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DOPA[2]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DOPA[1]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DOPA[0]_UNCONNECTED }),
    .DIPB({\NLW_ppu/vga_top/Mram_buffer_21_DIPB[3]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DIPB[2]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DIPB[1]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DIPB[0]_UNCONNECTED }),
    .DOPB({\NLW_ppu/vga_top/Mram_buffer_21_DOPB[3]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DOPB[2]_UNCONNECTED , \ppu/vga_top/buff2_dout [17], 
\ppu/vga_top/buff2_dout [16]}),
    .DOB({\NLW_ppu/vga_top/Mram_buffer_21_DOB[31]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DOB[30]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DOB[29]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DOB[28]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DOB[27]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DOB[26]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DOB[25]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DOB[24]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DOB[23]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DOB[22]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DOB[21]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DOB[20]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DOB[19]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DOB[18]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DOB[17]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DOB[16]_UNCONNECTED , \ppu/vga_top/buff2_dout [15], 
\ppu/vga_top/buff2_dout [14], \ppu/vga_top/buff2_dout [13], \ppu/vga_top/buff2_dout [12], \ppu/vga_top/buff2_dout [11], \ppu/vga_top/buff2_dout [10], 
\ppu/vga_top/buff2_dout [9], \ppu/vga_top/buff2_dout [8], \ppu/vga_top/buff2_dout [7], \ppu/vga_top/buff2_dout [6], \ppu/vga_top/buff2_dout [5], 
\ppu/vga_top/buff2_dout [4], \ppu/vga_top/buff2_dout [3], \ppu/vga_top/buff2_dout [2], \ppu/vga_top/buff2_dout [1], \ppu/vga_top/buff2_dout [0]}),
    .WEB({N1, N1, N1, N1}),
    .DIA({\NLW_ppu/vga_top/Mram_buffer_21_DIA[31]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DIA[30]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DIA[29]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DIA[28]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DIA[27]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DIA[26]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DIA[25]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DIA[24]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DIA[23]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DIA[22]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DIA[21]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DIA[20]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DIA[19]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DIA[18]_UNCONNECTED , 
\NLW_ppu/vga_top/Mram_buffer_21_DIA[17]_UNCONNECTED , \NLW_ppu/vga_top/Mram_buffer_21_DIA[16]_UNCONNECTED , \ppu/palette_rgb_rom_dout [15], 
\ppu/palette_rgb_rom_dout [14], \ppu/palette_rgb_rom_dout [13], \ppu/palette_rgb_rom_dout [12], \ppu/palette_rgb_rom_dout [11], 
\ppu/palette_rgb_rom_dout [10], \ppu/palette_rgb_rom_dout [9], \ppu/palette_rgb_rom_dout [8], \ppu/palette_rgb_rom_dout [7], 
\ppu/palette_rgb_rom_dout [6], \ppu/palette_rgb_rom_dout [5], \ppu/palette_rgb_rom_dout [4], \ppu/palette_rgb_rom_dout [3], 
\ppu/palette_rgb_rom_dout [2], \ppu/palette_rgb_rom_dout [1], \ppu/palette_rgb_rom_dout [0]})
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  inst_LPM_MUX711 (
    .ADR0(inst_LPM_FF_3220),
    .ADR1(N32),
    .ADR2(N34),
    .O(\memory_manager/cpu_prog_rom_dout [7])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  inst_LPM_MUX611 (
    .ADR0(inst_LPM_FF_3220),
    .ADR1(N28),
    .ADR2(N30),
    .O(\memory_manager/cpu_prog_rom_dout [6])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  inst_LPM_MUX511 (
    .ADR0(inst_LPM_FF_3220),
    .ADR1(N24),
    .ADR2(N26),
    .O(\memory_manager/cpu_prog_rom_dout [5])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  inst_LPM_MUX411 (
    .ADR0(inst_LPM_FF_3220),
    .ADR1(N20),
    .ADR2(N22),
    .O(\memory_manager/cpu_prog_rom_dout [4])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  inst_LPM_MUX311 (
    .ADR0(inst_LPM_FF_3220),
    .ADR1(N16),
    .ADR2(N18),
    .O(\memory_manager/cpu_prog_rom_dout [3])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  inst_LPM_MUX211 (
    .ADR0(inst_LPM_FF_3220),
    .ADR1(N12),
    .ADR2(N14),
    .O(\memory_manager/cpu_prog_rom_dout [2])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  inst_LPM_MUX1111 (
    .ADR0(inst_LPM_FF_3220),
    .ADR1(N8),
    .ADR2(N10),
    .O(\memory_manager/cpu_prog_rom_dout [1])
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  inst_LPM_MUX112 (
    .ADR0(inst_LPM_FF_3220),
    .ADR1(N4),
    .ADR2(N6),
    .O(\memory_manager/cpu_prog_rom_dout [0])
  );
  X_FF #(
    .INIT ( 1'b0 ))
  inst_LPM_FF (
    .CLK(clk),
    .I(cpu_addr[14]),
    .O(inst_LPM_FF_3220),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_RAMB16BWER #(
    .INIT_00 ( 256'hA955FF4F495291E492944A25128A9E9C0000014C650E488FAE47728BCA2EB91C ),
    .INIT_01 ( 256'hAAA6B4EF87AAEC534A7B4E2493A54E4A572858129D548F98D55595B66D2AB56D ),
    .INIT_02 ( 256'hDEC8EFFEAAAAAFFEAAFFFFFAFEBAEEAA5B9D52524A9984E7A41F11555ACB1552 ),
    .INIT_03 ( 256'hEED39DCE72A95556EA95EAB000DA3563A386A8EAB5B875563175AD4B236977C4 ),
    .INIT_04 ( 256'hF0468D02AAFA8F5AD7E39B00004C09C8E3C6D7695800157D8ACF51D58DF7B1E9 ),
    .INIT_05 ( 256'h869D388707F23696329399DB67B5794D79E26B2AF39298FD55FB83E695129555 ),
    .INIT_06 ( 256'hF1A776B1ABC6D76F9A9BB552B11201A9DEA3C20D493D35B5600049D6B4FBBE47 ),
    .INIT_07 ( 256'hABC5F15F9AEA5B4AA577FC4DC947D2CDC775146AAEAF7452954D294A4EE6D395 ),
    .INIT_08 ( 256'h264D24CD933FFEEAAAABAAAAFFEE355463C721B1D3CF2C921AB52C64E2362C7C ),
    .INIT_09 ( 256'hE7DAD1AB91A237B033CB365955AABA26699324D24924D24926CEABFEABBAAA32 ),
    .INIT_0A ( 256'hCCCAAC87E9B8AB28E6162AA2AC554514A2AEB9154766ED74A3E8D573D5448E22 ),
    .INIT_0B ( 256'hA9052C29E2BAC8E36EA5E64555CDA21315129A4F6556A2AC6E8A2C922ED14E51 ),
    .INIT_0C ( 256'h000000000000001A890B77DCA38F320AAAAAEE516D2E44A3E45BE6D2B37528A6 ),
    .INIT_0D ( 256'h122EDD5B26B4A122ABD56D5DB5D558A9696F4F0AAAF91A51E000000000000000 ),
    .INIT_0E ( 256'hC0E599A88166C1F1540A01F1540A0A0A15AAC6355510905D510B154A77A86E4A ),
    .INIT_0F ( 256'hA2AA9FFF8A92BAAB52AD2AA0F55DEAAAA89918D129ACA6AD57AB1107E041511D ),
    .INIT_10 ( 256'h0B570DD8D3A2FB69548B54484A9818969773FA213D6293BB9CCBCA90953343EF ),
    .INIT_11 ( 256'h8AAD4B90933B2377116B2AC94AC6DCE9735A5E8C5AB553F358EC6FE454E595A2 ),
    .INIT_12 ( 256'hAAB7AE8A5A0010BAA8B6DB8ABAE3A1D0741D1BCEFD82CA94B5BA2AECC1F95772 ),
    .INIT_13 ( 256'hB8D29489D12AA2482EB56D705B0DF38CA79C6B8D1735E006294B0EEA3A4C57AA ),
    .INIT_14 ( 256'h92E39C652960D4A1B23698EDB655543411BCC6AF6C2BB9570E5CEA51A15535BA ),
    .INIT_15 ( 256'hF6CBED14E51991B288B8A72E3B32ED1101400E2344420B0C4825258738294B24 ),
    .INIT_16 ( 256'h554558294BD95555515C5742854A8AA95516EC814C9A228D89868D602E31C8A0 ),
    .INIT_17 ( 256'h362D12D5AC82A296C55554199AAAAAAFA2AD3ED8B555560B000D68BAC82B5555 ),
    .INIT_18 ( 256'hA69D5A2D8CEAAA294AAAAAB4A8632E2A735911556CCD48A5162E2AA96B555D8E ),
    .INIT_19 ( 256'h455EF9711B533648AA2BD8AA1956B5AAAAAEEA1BFD26755D9A52BCAE5B5ADC6A ),
    .INIT_1A ( 256'h69522C4176E8A2AAA81359C7B38D8D82AC82B555554C5AAAB9CFE022CE52B232 ),
    .INIT_1B ( 256'h66A56D554D59E9AB34EB8DC6C569156349CD17964AA8A5E45E5555555662C417 ),
    .INIT_1C ( 256'h9FF75765A5CA9B9CDE93FD34A53EF5D5552AAA908E05EF763BBD2EAE8E98ACD5 ),
    .INIT_1D ( 256'h15557695366AD55AAE4B9D1CE6B9D7EE5573AFD7D59DDDE8AAA5D1CDD1CAA71D ),
    .INIT_1E ( 256'hB5555112A26BCAE2A60AF00AAA595555D729ED3A5F154AAAAA5560B15529718A ),
    .INIT_1F ( 256'hFB395572C5DD5E6300C568EEFB1F61AA8F18AB516636A892497CFE7EF5E0B6EA ),
    .INIT_20 ( 256'hDF855554C959917228AAAAA8AD5555577251549F55591F4EAFA4A2AAAC72AAAA ),
    .INIT_21 ( 256'h0D72BB5F5373972AEEB948E8CADF95DBE39CA3611B2E15DC9AABA956F7395F55 ),
    .INIT_22 ( 256'hF1AAE8584CF178EF178C715AD36DF3B317EC5AA8152D58AECC56200000000000 ),
    .INIT_23 ( 256'h0B3A530000000000000005CC5CC72229C96D5AB595B5B2B5B56B6AA5B1AE32D8 ),
    .INIT_24 ( 256'h71C15514BCFF00003FC14EFCEA4D3AB7CE92424A49049796E1A4A734AD566E00 ),
    .INIT_25 ( 256'hAA525EB53B73EB12493A36EAD8C5252524AA926D0482DFEADAB349E79E70E338 ),
    .INIT_26 ( 256'h77AB1575686C03FC09CBDF092C83EAC31CE4A417BD2C99D0E83A0E83A0E8FBAE ),
    .INIT_27 ( 256'hFFFFCF3FF3FFFFFFFFFF0C30C30FFFFFFFFFFFFFAEBFFFFFE109092D250554E7 ),
    .INIT_28 ( 256'hEAA49ABF4AAEA2D555559A58AAB52ED6E000400007EA3120FFFFFFFFFFFFFFFF ),
    .INIT_29 ( 256'h5E2AAAAD5D1D75D3555755D575579AB4DF6AAAB14E7A1853C2A9F52A28A0D557 ),
    .INIT_2A ( 256'hA926509314A955555562FE488924462AABFEE298BB76DF2AE9C516C5DD4D5555 ),
    .INIT_2B ( 256'h4B7777AD2AD7E329BA66B59757265194328CA0D24275C84C53156426295C9098 ),
    .INIT_2C ( 256'h50402596C4E923B4E320C964B20C932F3F481D7AAAA89D04E866310A65EEEC9D ),
    .INIT_2D ( 256'h52CB68DE49D04E813A19275C6D5C904825F9EACA394E52412992094DEDA85606 ),
    .INIT_2E ( 256'h52AA56000187FFE7E7878787878787878780018000000000000000000073820A ),
    .INIT_2F ( 256'hA55556EAD6D6AB4B4439EBD416B9386A0F68AEA525A9D9759A61F794FA5D18AA ),
    .INIT_30 ( 256'hEEAD56ABD8A07A4956890000045215416568B1C528799BD999952EA2A5152C52 ),
    .INIT_31 ( 256'hC547F8044316C8198572B919CE739CE532DE64378B163931CC7314409090242E ),
    .INIT_32 ( 256'hADBAD7594E29FDC5090525244A54A545140AAAAD8A8D1BAEAA8002ABE2A3C7A5 ),
    .INIT_33 ( 256'hBAED5755B77AAF96FFFFBB84894B6E122DAB4DFFBEE922D6AB2AF3ABAAD5A5FC ),
    .INIT_34 ( 256'h00000000000D9F449B452EACEE756E5FA9D4F79F696496D3F7333775BA75797E ),
    .INIT_35 ( 256'h5DFFE5B7DF5AED90B2C921DBBB99B8DD314BABCBE9B5756BB52ABCAF5D000000 ),
    .INIT_36 ( 256'h7BBBBAADAED6E55ABB5F32B73779F66D2CEDDBB4EB293ED36800046E75CDB4AD ),
    .INIT_37 ( 256'h9BE79C5DED9CEFEB729CD6CDDBCF39FF7B61397A9A2D5A3FACA57ADB6B77BDEF ),
    .INIT_38 ( 256'hBA33AA9AA35A80A24AAAAAAA8AA97B6DDB5B675546B4D1B79FCAF0FEBCAB39AD ),
    .INIT_39 ( 256'hEE12895C8720510511104104186186104908610CE4218C313FFFCF0024002EE9 ),
    .INIT_3A ( 256'h4A9499080EA48095DC51750AA5296DC400A553FF70000A802224597404911122 ),
    .INIT_3B ( 256'h0000000000000000000000112455DF402214215DFC840842BA242AAE28896245 ),
    .INIT_3C ( 256'h4428A7FFFFFE481204814000022AA8800005540F4A4450205280000000000000 ),
    .INIT_3D ( 256'h02A61FFF7FBFC0FD3CA91554554555408AAA8115020440810228140A05028A29 ),
    .INIT_3E ( 256'hE00013CB7002954520212A12AE000000000450240902A9000000000000000000 ),
    .INIT_3F ( 256'hEC645400000003FFFFFFFFFFFFC000000000000A800000002AAAAA8000AA0282 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 1 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \memory_manager/Mram_cpu_prog_rom16  (
    .REGCEA(N1),
    .CLKA(clk),
    .ENB(\NLW_memory_manager/Mram_cpu_prog_rom16_ENB_UNCONNECTED ),
    .RSTB(\NLW_memory_manager/Mram_cpu_prog_rom16_RSTB_UNCONNECTED ),
    .CLKB(\NLW_memory_manager/Mram_cpu_prog_rom16_CLKB_UNCONNECTED ),
    .REGCEB(\NLW_memory_manager/Mram_cpu_prog_rom16_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(N0),
    .DIPA({\NLW_memory_manager/Mram_cpu_prog_rom16_DIPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DIPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DIPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DIPA[0]_UNCONNECTED }),
    .WEA({N1, N1, N1, N1}),
    .DOA({\NLW_memory_manager/Mram_cpu_prog_rom16_DOA[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DOA[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DOA[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DOA[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DOA[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DOA[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DOA[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DOA[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DOA[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DOA[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DOA[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DOA[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DOA[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DOA[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DOA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DOA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DOA[1]_UNCONNECTED , N34}),
    .ADDRA({cpu_addr[13], cpu_addr[12], cpu_addr[11], cpu_addr[10], cpu_addr[9], cpu_addr[8], cpu_addr[7], cpu_addr[6], cpu_addr[5], cpu_addr[4], 
cpu_addr[3], cpu_addr[2], cpu_addr[1], cpu_addr[0]}),
    .ADDRB({\NLW_memory_manager/Mram_cpu_prog_rom16_ADDRB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_ADDRB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_ADDRB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_ADDRB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_ADDRB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_ADDRB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_ADDRB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_ADDRB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_ADDRB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_ADDRB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_ADDRB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_ADDRB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_ADDRB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_ADDRB[0]_UNCONNECTED }),
    .DIB({\NLW_memory_manager/Mram_cpu_prog_rom16_DIB[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DIB[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DIB[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DIB[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DIB[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DIB[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DIB[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DIB[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DIB[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DIB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DIB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DIB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DIB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DIB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DIB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DIB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DIB[0]_UNCONNECTED }),
    .DOPA({\NLW_memory_manager/Mram_cpu_prog_rom16_DOPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DOPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DOPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DOPA[0]_UNCONNECTED }),
    .DIPB({\NLW_memory_manager/Mram_cpu_prog_rom16_DIPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DIPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DIPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DIPB[0]_UNCONNECTED }),
    .DOPB({\NLW_memory_manager/Mram_cpu_prog_rom16_DOPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DOPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DOPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DOPB[0]_UNCONNECTED }),
    .DOB({\NLW_memory_manager/Mram_cpu_prog_rom16_DOB[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DOB[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DOB[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DOB[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DOB[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DOB[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DOB[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DOB[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DOB[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DOB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DOB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DOB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DOB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DOB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DOB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DOB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DOB[0]_UNCONNECTED }),
    .WEB({\NLW_memory_manager/Mram_cpu_prog_rom16_WEB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_WEB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_WEB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_WEB[0]_UNCONNECTED }),
    .DIA({\NLW_memory_manager/Mram_cpu_prog_rom16_DIA[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DIA[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DIA[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DIA[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DIA[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DIA[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DIA[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DIA[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DIA[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DIA[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DIA[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DIA[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DIA[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DIA[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DIA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom16_DIA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom16_DIA[1]_UNCONNECTED , N1})
  );
  X_RAMB16BWER #(
    .INIT_00 ( 256'h4A51DA62492FA9735A4A724C42989084FFE3DE003A68990A56F276EEAB78C796 ),
    .INIT_01 ( 256'h36AD5BAC28D5AA442C792B1462952AA4618891249EE1D11C29F440D1AB5AD285 ),
    .INIT_02 ( 256'h296493235B124AAE69999B349D0855ABEAFADCC6B5CEA9A055C2FCE9BE857B0C ),
    .INIT_03 ( 256'h4A4ACD130A9DABAAB359BFE1D22A705D4D1A4A100029552A1CA9A6A3025255AB ),
    .INIT_04 ( 256'h84F0FA5548A655C800EAAFFFA1DA898A6124AA562D5212091D555A9B4B58AA95 ),
    .INIT_05 ( 256'h2A524F480000043C8422C5288E532577FFF5F093CF892904E4954ADAAAAAAAAB ),
    .INIT_06 ( 256'h8A439C459168BA392A52A987254C2253929C94A532461548894A529E52673D55 ),
    .INIT_07 ( 256'h00001AA0000000028000140002D0000005AA00000000663392A63BAAD2554E54 ),
    .INIT_08 ( 256'h2B0051B5B0CDA9C9252845B171DF9EC54F50A5948C99275416B17CBD7D2AAC00 ),
    .INIT_09 ( 256'h4EE7D4A20000F000A4EFD8A5A4252B0A025107109D0925EED56342002600954B ),
    .INIT_0A ( 256'h252520A69A69AA05000AA15D62C1E9D56AAAA9B82E52A000006AB6413D99CF85 ),
    .INIT_0B ( 256'hF000FAFF005500050825F0F00F3AF3FF000000000000FFF0A00000000000FA25 ),
    .INIT_0C ( 256'h0000000000000000000000000FF000F000000000FF0F000FF50F000000000000 ),
    .INIT_0D ( 256'h0001000010000001200002000000000020000000000000000000000000000000 ),
    .INIT_0E ( 256'h001122752494A8A5CB644D21196447101F01270C5C4F24DFCBA52C741216B4A0 ),
    .INIT_0F ( 256'h4A4D6B98DADC91BE06EDEDB65CC2B4A95B6A21548F2EE5BEB29E795531400C40 ),
    .INIT_10 ( 256'h4AA5202FD555513B53DAFAD6B7000BC93CCA4A4A25F2A5A954A61492C0E54612 ),
    .INIT_11 ( 256'h63E8622943E5200005898BF954B2CD7529CEF7B5524D256BA952001C401F5255 ),
    .INIT_12 ( 256'h0418D9284FFFFC44ECA93CA448A42148529292C164B2EF5A3289D25AA198AA40 ),
    .INIT_13 ( 256'h9554404000C000000FFE000000036C2F00068FA00078000E1FE07F0001C00000 ),
    .INIT_14 ( 256'hE2AB5C4D5CE6ED554ADA9D4552DF15D3F2A53BB7BD3ABBEB04283E30484A6B58 ),
    .INIT_15 ( 256'hD586A9D6054D3AAAAAAAAA9FA42292CE690B8CC9295849D29EA7252B85F255C6 ),
    .INIT_16 ( 256'h669452A04010473D55757F555557F7D55775D5C0E27216492A4953292140F154 ),
    .INIT_17 ( 256'h0000000000001FA6B8458D6D5AA52E48AECE5AE504C4EAA13725A8555544318F ),
    .INIT_18 ( 256'h2505F58007DF5157D4BEC8001FAD5CE4D6A71A5F753A32AAA94DAFD6FAA5CB80 ),
    .INIT_19 ( 256'h44E7E2EA2AE52A7D53ACD8AB62E8B6D8927D899ABF36A453B32FBED97CEA1C66 ),
    .INIT_1A ( 256'h6B5755F27D347F9257000002ACE24E31369B5D16532985CA65526011DD3F4B33 ),
    .INIT_1B ( 256'h00CE07C040080A74C860E52B6AAEEAAB2B49564394958A5C2A66785958D92152 ),
    .INIT_1C ( 256'hE7E070E000000000400678CA542100239084014A8DEF614F7F0E4385E1C88060 ),
    .INIT_1D ( 256'h849100A974A494990B42E01208740D499896FFFFFFFFE549D8B540FFFFFFFFE1 ),
    .INIT_1E ( 256'h75659C915717A20C1C56DD005506C0E4EB2C4B694FC8B9085758069A72000BA0 ),
    .INIT_1F ( 256'hB6014994964BE892CCA44F82816DF9B62EB5B1B22C976C3E095A173B426602C5 ),
    .INIT_20 ( 256'hACBD0B3AD2B36DFA83360A8C055DFAEA9D7DC912E4BAEFCADEDB066F09A9BBDA ),
    .INIT_21 ( 256'hA04AA4A849304AA84A80E496B6C358CB48016B52C90100080814B6BEA516F418 ),
    .INIT_22 ( 256'h2AA4AA12A04AAA012CA048120480E5565409225425554055140954055000CAAC ),
    .INIT_23 ( 256'h032AB281212EAAA4A84A8002AAC404002E806554249525009425009559542407 ),
    .INIT_24 ( 256'h509550252248EB2B92AACA812A80484AA4A48E55659B495901149650D6590010 ),
    .INIT_25 ( 256'h9025509552409564025254902552424A0B30011133A002B2C0565509D4094256 ),
    .INIT_26 ( 256'hAC8D8959556550249525494B64022E4A92AAA81281204B2A84ACE92101755590 ),
    .INIT_27 ( 256'h81284124A84810A4009255942525940925525549275541AEAAACA124C92A9204 ),
    .INIT_28 ( 256'h24693212A012A12A012812812048E9804ACB32A8016AAA121E42EAACA4ECAB32 ),
    .INIT_29 ( 256'hE542655400943292CA84A12A4CAAA12B3A8012A4056564025494250255089495 ),
    .INIT_2A ( 256'h555655749650B54090242655424AEAAAA592CA12004EB24A92B2AFCB29321200 ),
    .INIT_2B ( 256'h12A84A10094A54024267525009749560AEAACA4B212CA04A4A4EAA4AACA81257 ),
    .INIT_2C ( 256'h0275400940CA8121284B2ACCA04AAA8012AA012AAAA92A81281205257A575007 ),
    .INIT_2D ( 256'hAA0014A80052AAAAA00000052A0052800194A549409594954025559025500255 ),
    .INIT_2E ( 256'h0A6367AE1D00690092AA92A4AA92A001240484A8052932925540954025509532 ),
    .INIT_2F ( 256'h2C6C245084909036A6B2D6A52D1B14A44A54AAE982AF25563E936D1C5DA6DE8B ),
    .INIT_30 ( 256'hBEF4AAC492AAF8B6AAFAB3F34C2B995AA95D5355DFF74442610355AA9E8A34B9 ),
    .INIT_31 ( 256'h9535BA30B94AFB8E2956454F4AB4A5528EE6AAAAF333642AD4A962AAA88D1B36 ),
    .INIT_32 ( 256'h2A5A5299752FE400E5F2E551CE193417252E7221252E7728F1CB6A6A89495B1C ),
    .INIT_33 ( 256'hAD5A9CF99A40E642AAE6554ABE4929C524F12732B9D51AAA61154AF30C25E4A9 ),
    .INIT_34 ( 256'h4F4D34DA5496B5AD4A9CE4AD86BCAC465223A9B4A9558B8741FCC00322E7CEF4 ),
    .INIT_35 ( 256'h1890A120502AA1E5554E2A88EB52800A94D4D5535B15296B455A6A955F4B357D ),
    .INIT_36 ( 256'h47217667A68CCAAC56EBEEFA39B54B2ED32A7396E4AEAA97AC688A9110A42949 ),
    .INIT_37 ( 256'h0A2A2E42968940A929CCF7918670EB754DB526B5D5548BD5CD15D771E3D52ADF ),
    .INIT_38 ( 256'hBB57A32BE3FBD3A538126586D38A4E3998BEFAAAAAA00692AA38D38BAC5CA50A ),
    .INIT_39 ( 256'h3949530A94D736AA90AABB9556DDCE8F78E8ADEE8B5DA8D6ED7BDA5545AB4C90 ),
    .INIT_3A ( 256'h98FC6655562AB1488D3BABD31A3800D249A4475AAA2DB22A354CB32C562B53BA ),
    .INIT_3B ( 256'h405D3457729563955470D6EC954DDA51CE5AF62C04BD1BB32E6936774D0E1ABE ),
    .INIT_3C ( 256'hC54B424D345533AAAE8ED34CAAA94AAD6A52AB55D7BEAA5AB3399C97495499C9 ),
    .INIT_3D ( 256'hAF400346C527BFEB8ADCFE5763DA3C331E915ECE94A9AAE7D6DAB55756972DB5 ),
    .INIT_3E ( 256'h5B175AAD6952B527B472BF7CE9A3346671857E3F525FF5DE8E2BB5559C2FCDB0 ),
    .INIT_3F ( 256'hC839F334811D2AAAB49CBD521D5555D555B1CAAE5394A047309058ACA0A0D265 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 1 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \memory_manager/Mram_cpu_prog_rom15  (
    .REGCEA(N1),
    .CLKA(clk),
    .ENB(\NLW_memory_manager/Mram_cpu_prog_rom15_ENB_UNCONNECTED ),
    .RSTB(\NLW_memory_manager/Mram_cpu_prog_rom15_RSTB_UNCONNECTED ),
    .CLKB(\NLW_memory_manager/Mram_cpu_prog_rom15_CLKB_UNCONNECTED ),
    .REGCEB(\NLW_memory_manager/Mram_cpu_prog_rom15_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(N0),
    .DIPA({\NLW_memory_manager/Mram_cpu_prog_rom15_DIPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DIPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DIPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DIPA[0]_UNCONNECTED }),
    .WEA({N1, N1, N1, N1}),
    .DOA({\NLW_memory_manager/Mram_cpu_prog_rom15_DOA[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DOA[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DOA[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DOA[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DOA[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DOA[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DOA[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DOA[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DOA[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DOA[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DOA[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DOA[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DOA[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DOA[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DOA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DOA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DOA[1]_UNCONNECTED , N32}),
    .ADDRA({cpu_addr[13], cpu_addr[12], cpu_addr[11], cpu_addr[10], cpu_addr[9], cpu_addr[8], cpu_addr[7], cpu_addr[6], cpu_addr[5], cpu_addr[4], 
cpu_addr[3], cpu_addr[2], cpu_addr[1], cpu_addr[0]}),
    .ADDRB({\NLW_memory_manager/Mram_cpu_prog_rom15_ADDRB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_ADDRB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_ADDRB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_ADDRB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_ADDRB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_ADDRB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_ADDRB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_ADDRB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_ADDRB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_ADDRB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_ADDRB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_ADDRB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_ADDRB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_ADDRB[0]_UNCONNECTED }),
    .DIB({\NLW_memory_manager/Mram_cpu_prog_rom15_DIB[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DIB[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DIB[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DIB[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DIB[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DIB[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DIB[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DIB[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DIB[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DIB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DIB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DIB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DIB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DIB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DIB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DIB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DIB[0]_UNCONNECTED }),
    .DOPA({\NLW_memory_manager/Mram_cpu_prog_rom15_DOPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DOPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DOPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DOPA[0]_UNCONNECTED }),
    .DIPB({\NLW_memory_manager/Mram_cpu_prog_rom15_DIPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DIPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DIPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DIPB[0]_UNCONNECTED }),
    .DOPB({\NLW_memory_manager/Mram_cpu_prog_rom15_DOPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DOPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DOPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DOPB[0]_UNCONNECTED }),
    .DOB({\NLW_memory_manager/Mram_cpu_prog_rom15_DOB[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DOB[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DOB[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DOB[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DOB[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DOB[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DOB[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DOB[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DOB[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DOB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DOB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DOB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DOB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DOB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DOB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DOB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DOB[0]_UNCONNECTED }),
    .WEB({\NLW_memory_manager/Mram_cpu_prog_rom15_WEB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_WEB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_WEB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_WEB[0]_UNCONNECTED }),
    .DIA({\NLW_memory_manager/Mram_cpu_prog_rom15_DIA[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DIA[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DIA[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DIA[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DIA[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DIA[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DIA[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DIA[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DIA[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DIA[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DIA[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DIA[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DIA[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DIA[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DIA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom15_DIA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom15_DIA[1]_UNCONNECTED , N1})
  );
  X_RAMB16BWER #(
    .INIT_00 ( 256'hAA51B7C7D431A840000402010084AF6200000440F50562440204408163000811 ),
    .INIT_01 ( 256'hA225A6BF041627D20C4A872482A1484A0502090A9454AF0A800521234D4AA54D ),
    .INIT_02 ( 256'h3079AFFC7FABAFFFFFFAABABEFFFEEA8113048024A90E8AA2FF7780142B90014 ),
    .INIT_03 ( 256'h002589A620015014E280028000BE215140D0440402D021229C1140A13D0A3C72 ),
    .INIT_04 ( 256'h850080508C10004A8100C8A000B2E4F3089461888C00400A0C659006C5F20049 ),
    .INIT_05 ( 256'h25210B2042800094B28510C29500028058D5004424242DA02628AC508E5C81A2 ),
    .INIT_06 ( 256'hDC0344B8AA0087440AA8827582A502140A485448550D01830F99040020499001 ),
    .INIT_07 ( 256'h40005857C1511100A0D55048E0420C7DE0204104060E530002408A234245D181 ),
    .INIT_08 ( 256'h2B4DB688FA733D3FFFFFFFFFFFAC2103BC712418017205DF40A546B04B2AC516 ),
    .INIT_09 ( 256'h01923129D0A2090000C8840000ABF823ED15B69F6DB69E7DB4DEEBEBEAFFFC1E ),
    .INIT_0A ( 256'h118A295B6A5008D17660AA32821543003054898862202140004811E28140E780 ),
    .INIT_0B ( 256'hB04192081CC633185425686089816068225C81BEBD49201944C206CD9DD00C10 ),
    .INIT_0C ( 256'h0000000000000060AC0A049821526080D21308103101404D14216DC88816083A ),
    .INIT_0D ( 256'h388E18CBA010138806C4494920810800000A684AA20102B143C003C1E0E04000 ),
    .INIT_0E ( 256'h3C00050800B23CC501222CC5012260A6428856A14158840C15884542AC1A1601 ),
    .INIT_0F ( 256'h320A20005880232914354C180ED14A0082C98365C81682084408D0959E10159D ),
    .INIT_10 ( 256'h1A5861601620600220C8841290BA2AA445607205E0B2A71004419025237C7707 ),
    .INIT_11 ( 256'h812A572134C5F0333A0600A280941246220256928081545B5E3003040504218B ),
    .INIT_12 ( 256'hA2A2EE0291E01410192000C360B1188E2388D284FC2000800102016689B09840 ),
    .INIT_13 ( 256'hB694401065C20B0C498CE11AC1A5F1C0030E02C815F388090A0084421A4AC528 ),
    .INIT_14 ( 256'h00700000003624601004DA0B28504441006A968ED92995808552928A4A10A040 ),
    .INIT_15 ( 256'h07077D00C1048009540D020210806854000100863D154A43020000A0010001B8 ),
    .INIT_16 ( 256'h4442021499F15555419064106041AAA0D311981057DF64001801826A10806C60 ),
    .INIT_17 ( 256'h82A25C040420A44C414500093282AA84008444AD95D0500180211800420A1144 ),
    .INIT_18 ( 256'h6190411680428200D4EEEE806802A2A91009905146A55C08838240AAD0144884 ),
    .INIT_19 ( 256'h55A432308103DA68000CAC166996B5AAAA842818568AA00500948EB708462D42 ),
    .INIT_1A ( 256'h68112410204800A088084441608181000420A5D9322ED6EC9AA7D05004015316 ),
    .INIT_1B ( 256'h20100154004800090268402041098030548322C360A02859AB85555542124102 ),
    .INIT_1C ( 256'hAE8217A42882051C7A84A105209C25015100A8828883C835002928A4A84C2411 ),
    .INIT_1D ( 256'h41545281044295D0A7C1A949CEB8C6C475718D438000D56E422195C094989349 ),
    .INIT_1E ( 256'h234D3096F102846EFA821400024080019680E51030050868AB1118AC08421B87 ),
    .INIT_1F ( 256'hF3B2556AF5994B610104C4EFB2B6540D3080C0013C3645B49221008A3300A440 ),
    .INIT_20 ( 256'h89E004520410D1D308442A9C005050573838946895498254A78400888C228806 ),
    .INIT_21 ( 256'h18086A02406306EEEEB4207C0225159CB3182837562B7845B029005CF6307A01 ),
    .INIT_22 ( 256'h200C820422381C6381C00800080041E043EF520818200F178110800000000000 ),
    .INIT_23 ( 256'h30A1010000000000000014C10A12C981E0210A14C08088108C21001000020800 ),
    .INIT_24 ( 256'h380C45852C0000009FD026FC46401217C40020000040010428060166005742F2 ),
    .INIT_25 ( 256'h92A014A55220E2800012244C60110202000000E8402017FFD03200C30C38701C ),
    .INIT_26 ( 256'h4200216002083F3FE000D820002148BE88400101AC981084451144511444BB24 ),
    .INIT_27 ( 256'hCFFC3DFFFC303FFFFFFFFFFFFFFC30FFFC30C30C51410430F880800C011056A6 ),
    .INIT_28 ( 256'hAA28829580A4020540141141282204804000400007D83D40FFFFFFFFCFFCFFFF ),
    .INIT_29 ( 256'h5AABAB21D3196112959665996846A08497C00ABC46522E1284AA983088288116 ),
    .INIT_2A ( 256'h2800580005089755557AD28440022082AB04C08EB2249400C91144E180554155 ),
    .INIT_2B ( 256'h523663088000118DE3521314521C0F03F07C1E80200184000001020008580800 ),
    .INIT_2C ( 256'h0E338000A04101A0B20A400000A412030248094029040920494000816848E801 ),
    .INIT_2D ( 256'h200048910092049812500212C86804020010CCA110800010080080404C4945E2 ),
    .INIT_2E ( 256'h11A5117E79E7878787E7E7E7F7C78787878079E06000000000000000000C7240 ),
    .INIT_2F ( 256'h61574EC8448400102218290674986241EA090A000408D050F3E8D685791108A2 ),
    .INIT_30 ( 256'hEAE94583026822800680000009158050011C1CE00810F30F0F0C04A421210510 ),
    .INIT_31 ( 256'h4007F00D3F44201A2028541C8721C87082053113C1C390988721C2200008000E ),
    .INIT_32 ( 256'h08723654258AFF90404000000018003244E218A4C00C188680800629B0038760 ),
    .INIT_33 ( 256'h20C256940200892100019932612304C98D0B4955144DA2042882644BAA1810AA ),
    .INIT_34 ( 256'h000080F03FDB20424030842609050C010C164100069A4D2319DD9D9937051000 ),
    .INIT_35 ( 256'h4E33D001214240F64936918CCCEECC9BAC2109958403050C0192894010000000 ),
    .INIT_36 ( 256'h289718A9AC044550F215A28F066AE1029AC7736249849A08000007CD04A08240 ),
    .INIT_37 ( 256'h034198186D420DC9E94C5081808331AE1AFC8410D229C23766105000021294A5 ),
    .INIT_38 ( 256'h620C08D220E3C05920C080808AA81B0988CF5244402498011BA031DD9A4A98A1 ),
    .INIT_39 ( 256'hEE00000000000000001869A41869849A611DB18D44218921800030FFD1F3D98D ),
    .INIT_3A ( 256'h0000200000000001DC0000000A80800A800000000000000000002070E0020000 ),
    .INIT_3B ( 256'h00000000000000000000000080000E3C00000000FC00E0000080000080000000 ),
    .INIT_3C ( 256'h0000077E7E7E80001000069A68D554000000000000000000007FFFFFFFFFFF80 ),
    .INIT_3D ( 256'h0001E00120903F00C00000000200000000000000000010000002814020100000 ),
    .INIT_3E ( 256'hE00003FB70002000000000000F3FF9FFCFE00000000000040000000000000000 ),
    .INIT_3F ( 256'hC0729C000000000000000000000000000004042AA802AAAA8000AA80AA0A0800 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 1 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \memory_manager/Mram_cpu_prog_rom14  (
    .REGCEA(N1),
    .CLKA(clk),
    .ENB(\NLW_memory_manager/Mram_cpu_prog_rom14_ENB_UNCONNECTED ),
    .RSTB(\NLW_memory_manager/Mram_cpu_prog_rom14_RSTB_UNCONNECTED ),
    .CLKB(\NLW_memory_manager/Mram_cpu_prog_rom14_CLKB_UNCONNECTED ),
    .REGCEB(\NLW_memory_manager/Mram_cpu_prog_rom14_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(N0),
    .DIPA({\NLW_memory_manager/Mram_cpu_prog_rom14_DIPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DIPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DIPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DIPA[0]_UNCONNECTED }),
    .WEA({N1, N1, N1, N1}),
    .DOA({\NLW_memory_manager/Mram_cpu_prog_rom14_DOA[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DOA[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DOA[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DOA[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DOA[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DOA[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DOA[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DOA[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DOA[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DOA[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DOA[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DOA[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DOA[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DOA[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DOA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DOA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DOA[1]_UNCONNECTED , N30}),
    .ADDRA({cpu_addr[13], cpu_addr[12], cpu_addr[11], cpu_addr[10], cpu_addr[9], cpu_addr[8], cpu_addr[7], cpu_addr[6], cpu_addr[5], cpu_addr[4], 
cpu_addr[3], cpu_addr[2], cpu_addr[1], cpu_addr[0]}),
    .ADDRB({\NLW_memory_manager/Mram_cpu_prog_rom14_ADDRB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_ADDRB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_ADDRB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_ADDRB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_ADDRB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_ADDRB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_ADDRB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_ADDRB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_ADDRB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_ADDRB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_ADDRB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_ADDRB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_ADDRB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_ADDRB[0]_UNCONNECTED }),
    .DIB({\NLW_memory_manager/Mram_cpu_prog_rom14_DIB[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DIB[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DIB[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DIB[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DIB[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DIB[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DIB[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DIB[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DIB[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DIB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DIB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DIB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DIB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DIB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DIB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DIB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DIB[0]_UNCONNECTED }),
    .DOPA({\NLW_memory_manager/Mram_cpu_prog_rom14_DOPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DOPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DOPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DOPA[0]_UNCONNECTED }),
    .DIPB({\NLW_memory_manager/Mram_cpu_prog_rom14_DIPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DIPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DIPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DIPB[0]_UNCONNECTED }),
    .DOPB({\NLW_memory_manager/Mram_cpu_prog_rom14_DOPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DOPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DOPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DOPB[0]_UNCONNECTED }),
    .DOB({\NLW_memory_manager/Mram_cpu_prog_rom14_DOB[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DOB[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DOB[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DOB[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DOB[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DOB[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DOB[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DOB[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DOB[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DOB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DOB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DOB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DOB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DOB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DOB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DOB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DOB[0]_UNCONNECTED }),
    .WEB({\NLW_memory_manager/Mram_cpu_prog_rom14_WEB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_WEB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_WEB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_WEB[0]_UNCONNECTED }),
    .DIA({\NLW_memory_manager/Mram_cpu_prog_rom14_DIA[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DIA[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DIA[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DIA[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DIA[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DIA[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DIA[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DIA[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DIA[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DIA[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DIA[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DIA[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DIA[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DIA[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DIA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom14_DIA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom14_DIA[1]_UNCONNECTED , N1})
  );
  X_RAMB16BWER #(
    .INIT_00 ( 256'h5A8A01609000AA1084A0100484A9094A000019E731A13001008514AA8A28410B ),
    .INIT_01 ( 256'h24085AA90C8500AA48D2422456A54AAA08050A080C7040AE08D24800034A040C ),
    .INIT_02 ( 256'h424DB60218B091A240A9803422129408E63FC720856AA9022A85FC40040B3A49 ),
    .INIT_03 ( 256'h46B8A4449284A62C0E0850C2F3028450421A020020017990880A80029484B500 ),
    .INIT_04 ( 256'h000F14D54C2001401FFFFFFFD290C950C349029160108492485112AB52128AA1 ),
    .INIT_05 ( 256'h4280525000000341035548455314022A200A0040000000406404409082AAAAA2 ),
    .INIT_06 ( 256'h504380E0600500114A94AA6588530800A00500400181A1442000000494270805 ),
    .INIT_07 ( 256'h0000166000000000800014000292001005A60200080AC523802993A2C000040D ),
    .INIT_08 ( 256'h404800000040021040402401049F8407020AA9A5450A004527283C3A154089FC ),
    .INIT_09 ( 256'h04E124600000F005094FD509090841E008010084010148E0C54254AA90804411 ),
    .INIT_0A ( 256'h00000800000000904040000C0014085DEEE285B54014401FFF40A6100909C208 ),
    .INIT_0B ( 256'h0FFF0500F00ACF3A030000000EC00C00FF3FFFCFFFFF0006A000000000000480 ),
    .INIT_0C ( 256'h00000000000000000000000FFF0FFF005000000000A0A0CFF5F000FFFFFFFFFF ),
    .INIT_0D ( 256'h0000000080000001000000000000000020000200002000000000000000000000 ),
    .INIT_0E ( 256'h555A101000000209C11C15028822B554566492A30686002F8100001420421240 ),
    .INIT_0F ( 256'h129500A0080551B9CCE964B40032B0E80A4230154706E106080410140645E000 ),
    .INIT_10 ( 256'h40A9406F81500B20408A80A52128C0825C1090916880298A4528009200004000 ),
    .INIT_11 ( 256'h14288542070067FFF00A01400504A84148484001540548200020001080321495 ),
    .INIT_12 ( 256'h024009080A0A08A4A008AAAA950942528424340A08240842245B80010261024F ),
    .INIT_13 ( 256'h855000400F0001F83000342000000000000000000000000000000007E0000038 ),
    .INIT_14 ( 256'hC800404004026C9552C09001544400148CA95B84015AB800F908A8584846A800 ),
    .INIT_15 ( 256'h9C240D448DEBA82E0280A29F0010134209000B0108564150CAA42502C3E000AC ),
    .INIT_16 ( 256'h4AA28426BC836D0A00200220000002AAA8AA82840033F42002285209103EA404 ),
    .INIT_17 ( 256'hFFFFFFFFFEE740A203B06615400101040021801100040540A32000D140210009 ),
    .INIT_18 ( 256'h214AF400100008144000000042A0000221004508020552AA2843AFD21002003F ),
    .INIT_19 ( 256'h434BDC054130A008902424001C071022011220600076820000C2843024048121 ),
    .INIT_1A ( 256'h1084029404838002000000140D24124A110880C884C2701098149DEC80521040 ),
    .INIT_1B ( 256'h00E3113E5404045084000C030EE6EAA800120681A42492801218A21200020A15 ),
    .INIT_1C ( 256'h179C4C9088445221400CD280942AF30680A39A1098940C142464840A0C150484 ),
    .INIT_1D ( 256'hA800288041AF1109D27C8A080A418319139B0000000030CCF4E1E00000000019 ),
    .INIT_1E ( 256'h501452A220F4A203108505007404144468A8880A8915394E744E064C45445208 ),
    .INIT_1F ( 256'h86011110115060A00A88AB00A0C14554480A0B442A81CF3FCA0AC0AB40510115 ),
    .INIT_20 ( 256'h80008822D0AA8A2A028442021B3FA20A0705500488A008105035001401155053 ),
    .INIT_21 ( 256'h880A08924A228AA2EE807020AEF061DD9B014254C03021088806800000F04610 ),
    .INIT_22 ( 256'hAEF0A0978F8BB0D020AA0250A880775E510B00490F521474094BE905AD01EEBC ),
    .INIT_23 ( 256'h07BAF2282A3BB84BA2886A02C53BA8F82080F75FE51044481405555501410403 ),
    .INIT_24 ( 256'hFDF2AD05ECF02DA82FA411216C6C138A5BA88775E469B9CF61091FE85A41E204 ),
    .INIT_25 ( 256'hB70F84154E181DBFC268793E2C0606DA0EB6AF7FDB20074078DB5ADB6B2350FA ),
    .INIT_26 ( 256'h0084D80BF89FF48114551152FD546C9E2AA802AA002A0B8579A4CF08636FFA7F ),
    .INIT_27 ( 256'hE872BBF4AA0E3687A80C723BAECC396B7EA7EAB3CE7C10B5FFD04C05EA384191 ),
    .INIT_28 ( 256'h442720924A128810F040123A4E097DF8DA7E92E2C62A10460682DE848904ED1A ),
    .INIT_29 ( 256'h7FB82761D235A552202A802816A15FE4E02A828D8DB5A9525109C45C5251215C ),
    .INIT_2A ( 256'hFDA17700165586357FC7A4743046DEE44D465CC41B1BB0A00212A5DD74708318 ),
    .INIT_2B ( 256'hE2838B841B580150D62CD0C40107550C6DEC2A8B68649A888AAAE88AA3D7A236 ),
    .INIT_2C ( 256'h5A45957111E974192204B45F0B8A452BC290FA6BE5576D7D42360A0F04D6DE03 ),
    .INIT_2D ( 256'h84FE47B3511FD5555FFFBFD1EBC11E7E43D3361D48903A10152762E70D600050 ),
    .INIT_2E ( 256'h229249542F501061F2942EB9EBF7DE9544FD44B71517473F579CB8B5250DFC7B ),
    .INIT_2F ( 256'h41004480200202446838B16B0894202042150006388129502248008A05A4DAC0 ),
    .INIT_30 ( 256'h1C8528A828018802003388C2517B0C56A89854A8AA2202103008212480821018 ),
    .INIT_31 ( 256'h355500050C10725A441044054295280008A42AA1DA120830040A000888081124 ),
    .INIT_32 ( 256'h6A90D44021032202B060414D495120C75043354A210B7354EDD51204421A5836 ),
    .INIT_33 ( 256'h0042012C0008663028824100304001C10008141082AA00A210045184186C692A ),
    .INIT_34 ( 256'h4000000A8402318C40080000208C214411104054A0148A8701FC3808893862B2 ),
    .INIT_35 ( 256'h0321C604087288022043038CA310080E0021214480D1086861C2A08408504068 ),
    .INIT_36 ( 256'h01643E65A480401110040054C22C81EE91028006000428842048C4A858C87181 ),
    .INIT_37 ( 256'h91586207302A190A4AAC658B8888402949252481364D3E85830022250C20821E ),
    .INIT_38 ( 256'h0255220315EFD023503B4001204206130C0C328A6800034404C2082C20C41050 ),
    .INIT_39 ( 256'h42921452A5242181A20219801004808B384D20CC62C06D8201120480240846D8 ),
    .INIT_3A ( 256'h08110200008288D4400008100208019F6D0242000690531A2455222650800812 ),
    .INIT_3B ( 256'h00992654104088C1498614343020D20B441024800120D30050E9A6624A508303 ),
    .INIT_3C ( 256'h2052276DA6122040A683D9ECAA9A18184114200094014110A01249029A1D3490 ),
    .INIT_3D ( 256'h8B3FFF8430011541088410220414C48A50614A6AA40400049040877200A10821 ),
    .INIT_3E ( 256'h50841009480820A5A6007A3A9D300100444C94A0A0022A914903811150012902 ),
    .INIT_3F ( 256'h0202580010C480029206008041010660008C2281018515984C0400843F011107 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 1 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \memory_manager/Mram_cpu_prog_rom13  (
    .REGCEA(N1),
    .CLKA(clk),
    .ENB(\NLW_memory_manager/Mram_cpu_prog_rom13_ENB_UNCONNECTED ),
    .RSTB(\NLW_memory_manager/Mram_cpu_prog_rom13_RSTB_UNCONNECTED ),
    .CLKB(\NLW_memory_manager/Mram_cpu_prog_rom13_CLKB_UNCONNECTED ),
    .REGCEB(\NLW_memory_manager/Mram_cpu_prog_rom13_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(N0),
    .DIPA({\NLW_memory_manager/Mram_cpu_prog_rom13_DIPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DIPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DIPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DIPA[0]_UNCONNECTED }),
    .WEA({N1, N1, N1, N1}),
    .DOA({\NLW_memory_manager/Mram_cpu_prog_rom13_DOA[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DOA[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DOA[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DOA[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DOA[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DOA[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DOA[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DOA[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DOA[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DOA[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DOA[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DOA[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DOA[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DOA[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DOA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DOA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DOA[1]_UNCONNECTED , N28}),
    .ADDRA({cpu_addr[13], cpu_addr[12], cpu_addr[11], cpu_addr[10], cpu_addr[9], cpu_addr[8], cpu_addr[7], cpu_addr[6], cpu_addr[5], cpu_addr[4], 
cpu_addr[3], cpu_addr[2], cpu_addr[1], cpu_addr[0]}),
    .ADDRB({\NLW_memory_manager/Mram_cpu_prog_rom13_ADDRB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_ADDRB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_ADDRB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_ADDRB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_ADDRB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_ADDRB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_ADDRB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_ADDRB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_ADDRB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_ADDRB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_ADDRB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_ADDRB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_ADDRB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_ADDRB[0]_UNCONNECTED }),
    .DIB({\NLW_memory_manager/Mram_cpu_prog_rom13_DIB[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DIB[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DIB[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DIB[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DIB[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DIB[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DIB[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DIB[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DIB[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DIB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DIB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DIB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DIB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DIB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DIB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DIB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DIB[0]_UNCONNECTED }),
    .DOPA({\NLW_memory_manager/Mram_cpu_prog_rom13_DOPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DOPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DOPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DOPA[0]_UNCONNECTED }),
    .DIPB({\NLW_memory_manager/Mram_cpu_prog_rom13_DIPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DIPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DIPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DIPB[0]_UNCONNECTED }),
    .DOPB({\NLW_memory_manager/Mram_cpu_prog_rom13_DOPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DOPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DOPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DOPB[0]_UNCONNECTED }),
    .DOB({\NLW_memory_manager/Mram_cpu_prog_rom13_DOB[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DOB[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DOB[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DOB[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DOB[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DOB[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DOB[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DOB[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DOB[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DOB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DOB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DOB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DOB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DOB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DOB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DOB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DOB[0]_UNCONNECTED }),
    .WEB({\NLW_memory_manager/Mram_cpu_prog_rom13_WEB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_WEB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_WEB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_WEB[0]_UNCONNECTED }),
    .DIA({\NLW_memory_manager/Mram_cpu_prog_rom13_DIA[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DIA[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DIA[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DIA[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DIA[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DIA[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DIA[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DIA[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DIA[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DIA[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DIA[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DIA[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DIA[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DIA[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DIA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom13_DIA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom13_DIA[1]_UNCONNECTED , N1})
  );
  X_RAMB16BWER #(
    .INIT_00 ( 256'hC1060C9C8A469A6924A6C32194DCFE0C0000040D844868D628C054D8CF488341 ),
    .INIT_01 ( 256'h145F95CC072688C74E0F986DAF0C1CD8C6624F1B785105B4044484059C221024 ),
    .INIT_02 ( 256'h04830556C00041540055554405545400822D1A96D83B01C300182C4C0862C456 ),
    .INIT_03 ( 256'hC8671A69C88B150266143B10FF0184348B308D4884581C44210C892240437980 ),
    .INIT_04 ( 256'h3516AC402AD82D4250EB3162209992138913106D160FC46C209315D16C00B58C ),
    .INIT_05 ( 256'h23319124C430B0D38F171A8A90A10AC01174085814A4A738670D4E12A452A444 ),
    .INIT_06 ( 256'h6860900224D61221A211374313C8832091CA36445B9A240C3ADD009085302616 ),
    .INIT_07 ( 256'h8A81ED0842630302058AA961086980803244510C8CEF0142135CAB48ECC78394 ),
    .INIT_08 ( 256'h84B37DE1D7CCC290555400000014A0579E33242D95AB4A20C2142B102A150A5B ),
    .INIT_09 ( 256'h5448E4DE9DA2658143618080015004F55A427DE8FAEDE9A36F715554144554A8 ),
    .INIT_0A ( 256'hCB2084F08B0A819A10160CAA2FC4D4DC8A86135117860C368362C1B5C7170802 ),
    .INIT_0B ( 256'h024CACB3CCE37389084E9055402C9AC944523A66F5168A312628AB3B03454205 ),
    .INIT_0C ( 256'h1F0F040000000040291D6714329C508822738A190DA47421C7730B5298704D9E ),
    .INIT_0D ( 256'h322CCC1D36A033228E94641671905220606CDA4080F24864F23C0038181C3E3E ),
    .INIT_0E ( 256'hC1D5B02E9DF1C434D100A434D100A8A594A2A5971050C459450D454859902703 ),
    .INIT_0F ( 256'hAA84B00018D2988206097A86C11D80992291580523A381A1112B9D5060934506 ),
    .INIT_10 ( 256'h1F44643AC4CB881A44A91150D6203490D10A4BB2A4583732528859A1A44AA724 ),
    .INIT_11 ( 256'hC9A58CA5B73A2864BA65984842120A61584349D0C71C436C001D60D140D8A02A ),
    .INIT_12 ( 256'h8A350438420009323AB4D3A8B25188C2308C0BE8C120C284358AA88D19099C50 ),
    .INIT_13 ( 256'h0242108BC5348A4AB611EC2E42E8004C60826BA1F2827004A95257CABA4E41A2 ),
    .INIT_14 ( 256'h81A18D610848FCE9AEB04EF4D74411713194168021206947880EE35B894C8C32 ),
    .INIT_15 ( 256'hFAE0A454205D75BFE526210CBE9A445C05268A8507164145422103431908426C ),
    .INIT_16 ( 256'h9DB41A094FE5999115C771122448E089465734310A28C8ACB7576A52B895B2DA ),
    .INIT_17 ( 256'hA50656918FE1031C9410525A2839992C826336070AC5668B602C76C8FA014428 ),
    .INIT_18 ( 256'hCB25092120CE30B9CE36620081202413195E4D0439CCD2A1842B0B09C8F03B29 ),
    .INIT_19 ( 256'hA0660B24891104B28884C66792C08423222CE21274A830570233140A13884120 ),
    .INIT_1A ( 256'hE10369534C92838C361B1C32984464432FA11C4454118E66398FB090C2B102A8 ),
    .INIT_1B ( 256'h76314999551D88A3B6824D26F27251CA8D67C1249A4EC5704651111314D69534 ),
    .INIT_1C ( 256'hF1C65970A530CAFF2693B820858230C4142C6316268623634323868B26528CD0 ),
    .INIT_1D ( 256'hC4110495514861A70A085683B81D0161647F1304C421639020C76037206A1397 ),
    .INIT_1E ( 256'h8C1055C4D008C61C99888C0F2868111648088A0A12745CA34D0054A0514A713C ),
    .INIT_1F ( 256'h7F1F192060A41ADB0173CC890CE19419388008505790AC901064360E526391C8 ),
    .INIT_20 ( 256'h47845D066C45BC02AA88863A210505137045C6C611915B0E880688020168222D ),
    .INIT_21 ( 256'h199CCD9B377B61C888D160EA287649FAEBDE0B2CCC35FC6A5883215C23B50E52 ),
    .INIT_22 ( 256'hF58E22446EB95CAB95CC3018CA49712B467E01289C35188CAD06800000880111 ),
    .INIT_23 ( 256'hB8B85A0018306000000011ED1CD368B8694D12255D393BA9345A623521A43A92 ),
    .INIT_24 ( 256'h29D154F0B0000000B0106CC0646518B006800006004007C679968B928CFD2B10 ),
    .INIT_25 ( 256'h3A501E943D7B0380001A96FA58D12303000210D44020DFEBBCB940A28A285314 ),
    .INIT_26 ( 256'hF383005C626C3F03E842AB480C20A6FF0C602107513E08C4611846118460DFCF ),
    .INIT_27 ( 256'hCC3030C00FFFFFFFFFFFFFFFFFFFFFC00C30C30FFFFFFFFFF00808090024CEE3 ),
    .INIT_28 ( 256'h88ACB835CA4C92509149B34A82110CC620004100070C01A0FFFFFF0230230FFF ),
    .INIT_29 ( 256'hCF2A86854D7C344F41D370DC3413CA13C648E0706FFAB81F461BF42822839043 ),
    .INIT_2A ( 256'h8800100199C8404111307CC44104468889C7039C1B7FFC086FD01E749D081CCC ),
    .INIT_2B ( 256'h0B67D2AC08C6116D3B439E43478F43D06A1A80500010C042608D2021318C0000 ),
    .INIT_2C ( 256'h12242186E0602370690AE86030AE1B0EB3841E68A38C0D606A21000245730C05 ),
    .INIT_2D ( 256'h30C3626740D606A81A88037AFDD40402019D72F3084210100D80806D75A2F7E0 ),
    .INIT_2E ( 256'h628A5280019F879F9F9F9F9F8FBFFFFFFF9E01801E78707E7F800000007E01C2 ),
    .INIT_2F ( 256'h84311C7A564263032875E15632D43A680788A2A100B9FD159E78F71482DE5F8E ),
    .INIT_30 ( 256'h8C8517A95A686840402900000D138411042E39852035D55D5D5D0D1A05142E62 ),
    .INIT_31 ( 256'h6507E01E03D0E014A172FC11EC7B1EC5A3537D07EB963DBDEC7B160C8C832330 ),
    .INIT_32 ( 256'h217CC3084703FFD048410100420420475108900FE9874FA3E8800403FA61D3E4 ),
    .INIT_33 ( 256'h8B5DA349AEEA73748000336041436D8101115CD534DFEA90830CAEE18CC561A8 ),
    .INIT_34 ( 256'hCC3FFF8FC00D55549AE10C88223065D2B04077754D6D924BB77373777C30754A ),
    .INIT_35 ( 256'h1B6E25AC5C18ABDB92492DFB9BBB9BBE784322FB69AE5062AE093EE947DDCCCC ),
    .INIT_36 ( 256'h6BB132448490F0831047F82D3B3D5669A4ECD3E462081FC3580006FE154DA46B ),
    .INIT_37 ( 256'h59D55BAD580427F2718E962CD3AABCFF5748085238841D3F882112924856B5AD ),
    .INIT_38 ( 256'hEABEE2F8ABF9CF70022A2A2AACDE5644DB13E3115685CDA7FFC2A8FE2C611D2C ),
    .INIT_39 ( 256'h11CC66000001A4FA4E9A61269A43041ACB29E11964237E7B800030FFCA2D3FAF ),
    .INIT_3A ( 256'hB4283F16B0FD5B6822AE0115105077CAAF0A2811F3BAF16B585087E00B68E6CC ),
    .INIT_3B ( 256'hFFFFFFFFFFFFFFFFFFFFFFE21BA81FDC5D61DE03FD5B118D0C6AD541D7002FCA ),
    .INIT_3C ( 256'hA0540FF1F1F0B40D1340905B057BB92DB4D0001000BB8243087FFFFFFFFFFF9F ),
    .INIT_3D ( 256'hD940F8EEC07B80011156EA2BA0BA2ABE74557CEA5DE011640002010170B97502 ),
    .INIT_3E ( 256'hE4300FFE706820BAD6C000001FE48000000BAFC9B26C00DB6DB6DB6DB6DB6DB6 ),
    .INIT_3F ( 256'hC0769000000000000000000000000050541212288AA8008A80AA0A820A202088 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 1 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \memory_manager/Mram_cpu_prog_rom12  (
    .REGCEA(N1),
    .CLKA(clk),
    .ENB(\NLW_memory_manager/Mram_cpu_prog_rom12_ENB_UNCONNECTED ),
    .RSTB(\NLW_memory_manager/Mram_cpu_prog_rom12_RSTB_UNCONNECTED ),
    .CLKB(\NLW_memory_manager/Mram_cpu_prog_rom12_CLKB_UNCONNECTED ),
    .REGCEB(\NLW_memory_manager/Mram_cpu_prog_rom12_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(N0),
    .DIPA({\NLW_memory_manager/Mram_cpu_prog_rom12_DIPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DIPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DIPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DIPA[0]_UNCONNECTED }),
    .WEA({N1, N1, N1, N1}),
    .DOA({\NLW_memory_manager/Mram_cpu_prog_rom12_DOA[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DOA[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DOA[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DOA[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DOA[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DOA[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DOA[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DOA[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DOA[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DOA[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DOA[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DOA[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DOA[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DOA[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DOA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DOA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DOA[1]_UNCONNECTED , N26}),
    .ADDRA({cpu_addr[13], cpu_addr[12], cpu_addr[11], cpu_addr[10], cpu_addr[9], cpu_addr[8], cpu_addr[7], cpu_addr[6], cpu_addr[5], cpu_addr[4], 
cpu_addr[3], cpu_addr[2], cpu_addr[1], cpu_addr[0]}),
    .ADDRB({\NLW_memory_manager/Mram_cpu_prog_rom12_ADDRB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_ADDRB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_ADDRB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_ADDRB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_ADDRB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_ADDRB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_ADDRB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_ADDRB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_ADDRB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_ADDRB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_ADDRB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_ADDRB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_ADDRB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_ADDRB[0]_UNCONNECTED }),
    .DIB({\NLW_memory_manager/Mram_cpu_prog_rom12_DIB[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DIB[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DIB[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DIB[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DIB[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DIB[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DIB[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DIB[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DIB[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DIB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DIB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DIB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DIB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DIB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DIB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DIB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DIB[0]_UNCONNECTED }),
    .DOPA({\NLW_memory_manager/Mram_cpu_prog_rom12_DOPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DOPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DOPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DOPA[0]_UNCONNECTED }),
    .DIPB({\NLW_memory_manager/Mram_cpu_prog_rom12_DIPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DIPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DIPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DIPB[0]_UNCONNECTED }),
    .DOPB({\NLW_memory_manager/Mram_cpu_prog_rom12_DOPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DOPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DOPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DOPB[0]_UNCONNECTED }),
    .DOB({\NLW_memory_manager/Mram_cpu_prog_rom12_DOB[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DOB[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DOB[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DOB[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DOB[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DOB[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DOB[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DOB[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DOB[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DOB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DOB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DOB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DOB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DOB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DOB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DOB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DOB[0]_UNCONNECTED }),
    .WEB({\NLW_memory_manager/Mram_cpu_prog_rom12_WEB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_WEB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_WEB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_WEB[0]_UNCONNECTED }),
    .DIA({\NLW_memory_manager/Mram_cpu_prog_rom12_DIA[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DIA[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DIA[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DIA[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DIA[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DIA[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DIA[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DIA[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DIA[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DIA[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DIA[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DIA[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DIA[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DIA[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DIA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom12_DIA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom12_DIA[1]_UNCONNECTED , N1})
  );
  X_RAMB16BWER #(
    .INIT_00 ( 256'h027324D8D0090B48C2C31B66863DCD6C000017982831B2E214B40A4E217AD5C5 ),
    .INIT_01 ( 256'h26A91B890CC1A66B604B58B574B8708D0D29C38638ED2D39AB9742C5AB027489 ),
    .INIT_02 ( 256'h4A6CB24B1BB4920F481D867DB4D0D031EAD8D1B0360089A30A17806D092F0249 ),
    .INIT_03 ( 256'h487FFB549B1E6C972269554BDC8ADC1341984AE78E000000846B80AC5494302A ),
    .INIT_04 ( 256'hE9707240940E10CBE0EAAFFFC8D2A9D2494128676900908A4904C2104980C01C ),
    .INIT_05 ( 256'h2A52D14BBA91804C80116108887658A2A20005D0C1880840D4840ADA2888898B ),
    .INIT_06 ( 256'hD2C116E9054D2CBC68639B0C21480810118084633C14241C2042118242620450 ),
    .INIT_07 ( 256'h01401B9BBB8C640984080C8101CCF84FF39DF30C2406FF6E008C350A0B446311 ),
    .INIT_08 ( 256'h0B4241843C2C88430C22ED2C6B8086C703408C15C081014118986431586804E3 ),
    .INIT_09 ( 256'h4C20DC8A0000F23D200C10218121288922C5AD21A45B0108D5434100252A9142 ),
    .INIT_0A ( 256'h010118218618689452C884C1E0241111088A2D374942BFE00108121104988184 ),
    .INIT_0B ( 256'hF000FFFA0FA530C0FCFAFFFFFFC50C00FFF000FFFFFFFFFF5FFFFFFFFFFF06A1 ),
    .INIT_0C ( 256'h13115266213115266291145F00F00FFFAFFFFFFF00505F300A0FFF0000000000 ),
    .INIT_0D ( 256'h6810902050653015A1208B408024804414130141301611911192622111152622 ),
    .INIT_0E ( 256'h555A9925B246628B226017A3145234D394C026C41414801926B19BDE3A442260 ),
    .INIT_0F ( 256'h0A4C0E529893B7E5AC20A41352A6E56258089351C70C20B7380618C331140920 ),
    .INIT_10 ( 256'h0A87706506105B6DC0589A94ADBA8AD2105282036990A481008D8524812B5FA4 ),
    .INIT_11 ( 256'h42EA634A412967AB91A1AA751480894D296184251240210348E2205C63735251 ),
    .INIT_12 ( 256'h0352DB42DAA2A1B010218E8A18A02BDE9400909A48A21998B4DB94954B442210 ),
    .INIT_13 ( 256'hB550004009000000300000000000000B00000F000078000E03E0000000000000 ),
    .INIT_14 ( 256'hE82A1F2C56CC80440AD2A5155203345246043325AD308A230D0D6ED84D1A6252 ),
    .INIT_15 ( 256'hC80E27B0643F718188228A3DAD74B718C25A5A226304D3862C0E6C630DB69108 ),
    .INIT_16 ( 256'h0696100E03A51660A82000200000A028AA20A89494C41EE24AF3076A6303C115 ),
    .INIT_17 ( 256'h000000000000530CAC254D4E128D6A51834A52A54D05B50B860968C015286521 ),
    .INIT_18 ( 256'hEF0C056014D34D50D1836B00518956B6B5ADD33126648C60E3DF201688AC68C0 ),
    .INIT_19 ( 256'h006412BDAA25A6339632B7AAD6B5B4ECDB4ECD4AA5E6A6C4DA89A2E4424CB11C ),
    .INIT_1A ( 256'h5AD64C0CC25AEDB4918000148D14D16F55AAD69B32195566435243E9569B521A ),
    .INIT_1B ( 256'hE2E130C01C0C1EE1DE81B86B4808888B4ACA468025A65C661B437A514694C073 ),
    .INIT_1C ( 256'hDF7A2850FDFFEFF7B80CF2D203980D4B0E6068402D8CE4CC67261326ECCC760A ),
    .INIT_1D ( 256'h280028226F414A445150D882806F40004015FFFFFFFFF1A4972280FFE000001C ),
    .INIT_1E ( 256'h450805814410A4850E3159006C0510047523DD125BB1390C711C87FC6C44CF78 ),
    .INIT_1F ( 256'h6E01AAB8BFBBB17749FC815AA87DB78AC892057DFB01011449AFA3A2E3E64311 ),
    .INIT_20 ( 256'hFBF9982E00FB5BA3A7672A02880068888D450401AA0A00A050BC07E7C03B723A ),
    .INIT_21 ( 256'hAA08A81042802A82E85478088510551114F91EEDFEA1F08E07D7CFE9FFD13F1D ),
    .INIT_22 ( 256'h200488B72AA908EAA38B8C56BED444004548AAFAAF6F9C411B1BB904ECA88800 ),
    .INIT_23 ( 256'hA220022228A017D45FA3EEE23D28F8562AD4440004541440340D5610551046A2 ),
    .INIT_24 ( 256'hC517ACDA9156B0A02008080A2222020AA0AAC440043D651A31295E7C5E903312 ),
    .INIT_25 ( 256'hFFAA8A923F7FBFBF92BFF8FBAA0FEB090C3E45B319AA00804D75EECD58130FE4 ),
    .INIT_26 ( 256'hA2C76F6FACAFAEAB0125D982F948B19F3D07D2FB34399FED3257476A758FAEEE ),
    .INIT_27 ( 256'h537E597F051B5D24FA2FCEBC7C2F09B3AD0AD41B2DFB18C9E57880080202A820 ),
    .INIT_28 ( 256'h163088000A800020AA0200A8088C400043BDBB4464A4F46455671E34318FE7B9 ),
    .INIT_29 ( 256'h5FFE9555540032531C758EBE064F5D0D23347764D61441045411010154511510 ),
    .INIT_2A ( 256'hF8F3684B124FD09C3E9FA98902AB1E4E4F00F8AB9998989B229EBD64E640A38D ),
    .INIT_2B ( 256'h0F76F47B0877A165BE788F8323070256B1E6EB8BC26E1BB8600CB02419579358 ),
    .INIT_2C ( 256'h5F507F0540A3FA0823050A76140C80042268A8AC180367776818880D68C3862A ),
    .INIT_2D ( 256'h6B00800CAA002AA80AA80020003A008081470519B4163F163D2732EE2CA52050 ),
    .INIT_2E ( 256'hE8EA6754BD041130A03F5156A50D093F19A03896B4E83A9552F7551D04451322 ),
    .INIT_2F ( 256'h4C0F46C4250226464404C204699D856D985188DD42258C121BB7FBC71BFD9923 ),
    .INIT_30 ( 256'h8230E2A004883C24228D1C370C60B90821A5C3F7E5F49612310A45CC93CBA49D ),
    .INIT_31 ( 256'h8020B6B0384249CD0C4690440A308514E61208882EBED02A14A1782A2A2C58B4 ),
    .INIT_32 ( 256'h3046428A6D64F70AE510C49C67C19114310EE3012026C63E108FA0A8D2580362 ),
    .INIT_33 ( 256'hA18E59C40A18E64182AD59428D4820645470356CB77C428868510B9149648481 ),
    .INIT_34 ( 256'h49D71C72D484000008846823821CAC554304AAA12561C88E01FC39B8C35CA6B5 ),
    .INIT_35 ( 256'h9C1C0504432818A04D0C083EC8428909845454114312214114124615194B0519 ),
    .INIT_36 ( 256'h173E61137DEDA88D24C95C8CE2E7D867BF886B5200CDA219DD33A81850040141 ),
    .INIT_37 ( 256'h98706B57BA2B19B151055BB9606578644C3D271CD015CED9D5B454648E246C6B ),
    .INIT_38 ( 256'h21018AA0721144E43C36F1EAD38247228CF3CC30922004848CE241CE34D6C458 ),
    .INIT_39 ( 256'h639A6312BDD396239298A3D5220424A60EFA048A0B08CF9200210CC4E4214BF4 ),
    .INIT_3A ( 256'h8CDE6D44469E3F8CE94A234758B80138DBEF764231A706A8998D1FAB27184123 ),
    .INIT_3B ( 256'h40CBEDC36A0469A6B9C675EA1C6982D9E482B1A0053B82815DDF690466588D34 ),
    .INIT_3C ( 256'hB90B459B7D0C8488782C2E7708E18E391C0298491B23675632793CA6484893CA ),
    .INIT_3D ( 256'h8E4008D6C9B6EABE282ED8A66ED4E69A1DD533E490A426D442C230459813A9A5 ),
    .INIT_3E ( 256'h12C7188D711CA58B7D7B644DFBEB7D2FD497D891B49BBAD3AC883195DF49D936 ),
    .INIT_3F ( 256'h52738814315B888934D8945A5F14538111B9983E4310B59C5A8440240080E36E ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 1 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \memory_manager/Mram_cpu_prog_rom11  (
    .REGCEA(N1),
    .CLKA(clk),
    .ENB(\NLW_memory_manager/Mram_cpu_prog_rom11_ENB_UNCONNECTED ),
    .RSTB(\NLW_memory_manager/Mram_cpu_prog_rom11_RSTB_UNCONNECTED ),
    .CLKB(\NLW_memory_manager/Mram_cpu_prog_rom11_CLKB_UNCONNECTED ),
    .REGCEB(\NLW_memory_manager/Mram_cpu_prog_rom11_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(N0),
    .DIPA({\NLW_memory_manager/Mram_cpu_prog_rom11_DIPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DIPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DIPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DIPA[0]_UNCONNECTED }),
    .WEA({N1, N1, N1, N1}),
    .DOA({\NLW_memory_manager/Mram_cpu_prog_rom11_DOA[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DOA[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DOA[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DOA[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DOA[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DOA[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DOA[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DOA[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DOA[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DOA[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DOA[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DOA[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DOA[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DOA[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DOA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DOA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DOA[1]_UNCONNECTED , N24}),
    .ADDRA({cpu_addr[13], cpu_addr[12], cpu_addr[11], cpu_addr[10], cpu_addr[9], cpu_addr[8], cpu_addr[7], cpu_addr[6], cpu_addr[5], cpu_addr[4], 
cpu_addr[3], cpu_addr[2], cpu_addr[1], cpu_addr[0]}),
    .ADDRB({\NLW_memory_manager/Mram_cpu_prog_rom11_ADDRB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_ADDRB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_ADDRB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_ADDRB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_ADDRB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_ADDRB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_ADDRB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_ADDRB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_ADDRB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_ADDRB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_ADDRB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_ADDRB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_ADDRB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_ADDRB[0]_UNCONNECTED }),
    .DIB({\NLW_memory_manager/Mram_cpu_prog_rom11_DIB[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DIB[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DIB[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DIB[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DIB[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DIB[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DIB[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DIB[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DIB[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DIB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DIB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DIB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DIB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DIB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DIB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DIB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DIB[0]_UNCONNECTED }),
    .DOPA({\NLW_memory_manager/Mram_cpu_prog_rom11_DOPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DOPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DOPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DOPA[0]_UNCONNECTED }),
    .DIPB({\NLW_memory_manager/Mram_cpu_prog_rom11_DIPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DIPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DIPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DIPB[0]_UNCONNECTED }),
    .DOPB({\NLW_memory_manager/Mram_cpu_prog_rom11_DOPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DOPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DOPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DOPB[0]_UNCONNECTED }),
    .DOB({\NLW_memory_manager/Mram_cpu_prog_rom11_DOB[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DOB[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DOB[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DOB[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DOB[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DOB[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DOB[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DOB[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DOB[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DOB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DOB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DOB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DOB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DOB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DOB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DOB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DOB[0]_UNCONNECTED }),
    .WEB({\NLW_memory_manager/Mram_cpu_prog_rom11_WEB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_WEB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_WEB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_WEB[0]_UNCONNECTED }),
    .DIA({\NLW_memory_manager/Mram_cpu_prog_rom11_DIA[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DIA[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DIA[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DIA[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DIA[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DIA[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DIA[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DIA[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DIA[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DIA[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DIA[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DIA[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DIA[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DIA[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DIA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom11_DIA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom11_DIA[1]_UNCONNECTED , N1})
  );
  X_RAMB16BWER #(
    .INIT_00 ( 256'hC21241609121221046900000A4A1094800000D58410124008084A48B232C6303 ),
    .INIT_01 ( 256'hB2004044A610800A4842462E44AC5888004902002D60012C18C36000018A452A ),
    .INIT_02 ( 256'h4049050248209080402C162104109058120080808C4CC9021004C0C0C508832C ),
    .INIT_03 ( 256'hD20D000047294831022215021002829353A292CA70E00000000AC58000009990 ),
    .INIT_04 ( 256'h8C60709309A4C4DBE0FFFFFFA2908910A24818904044204238444226D244622C ),
    .INIT_05 ( 256'h428091455500004C00044041003480A088AA81024B19212581B19842699998D9 ),
    .INIT_06 ( 256'h1095AC880011000308149A0808500443221910C4180021101108631210302C04 ),
    .INIT_07 ( 256'h0003F022003319A4D9474738E8D0038001040071CBA0B44312680D8090000025 ),
    .INIT_08 ( 256'h28008084200401882000080108C036018910892D11220210A48130B319422010 ),
    .INIT_09 ( 256'h060498609888F34100E01885848400000208C10001800402006301002101840A ),
    .INIT_0A ( 256'h242424859659604000200018002320998CC600A04210001E00422408250C0B00 ),
    .INIT_0B ( 256'hF000FFF0F050000503C50008003AA000AA2C00000000FFF60019A46258000104 ),
    .INIT_0C ( 256'h65321633521321633523331FF00FFFF001542588A000000000F0000000000000 ),
    .INIT_0D ( 256'h84AE0F9E0D88CD6216DB741C5E1B67BB43ECDC3ACDC332151516375233316375 ),
    .INIT_0E ( 256'h401200140000400782404122104046131E0060108016000D8000000520042003 ),
    .INIT_0F ( 256'h929621082CE85993260D8E37042651B30479BB3100260587201659100102021C ),
    .INIT_10 ( 256'h1089481716400212624C58200A20908058901090488428225162212400004300 ),
    .INIT_11 ( 256'h65C88442150044012088C1508D2488575A429CFD148108514004001CC1951011 ),
    .INIT_12 ( 256'hE5040008061E1805490A0944C9885854842024420825C8C32412808C82910A80 ),
    .INIT_13 ( 256'h8FF8AAEA8600000000010000000000040F0670203C0003E01C1C4700E1C00039 ),
    .INIT_14 ( 256'h168348040826609106088401100E0011E0891817971881A000043C3865023108 ),
    .INIT_15 ( 256'h58C24C93412510660200820CC5600042135906C8084804B1858201092D900036 ),
    .INIT_16 ( 256'h40A000800200C235557577DFFD5777D7FF5FF50242301200020841180B025804 ),
    .INIT_17 ( 256'h000000000000072C9060C2210C0F7699A4D40C6901FDEB820368A76530001808 ),
    .INIT_18 ( 256'h2D4104DFE34D3813818684F987C43C40420F04E6710A222223C08010680C8180 ),
    .INIT_19 ( 256'h04A030630040542A80180C00306C0210002100C00230B0C3A1871E031CE204C6 ),
    .INIT_1A ( 256'h21073B72193616A48600000021C21E1842210D8651A8C08A25101C180D3F1120 ),
    .INIT_1B ( 256'hE3C78380420000204AEDE6482CC89DD941C010C2103B0218012651100C89B234 ),
    .INIT_1C ( 256'h8F1F5EF530810080070001101040080121084002042943414A1A2489C3D000B0 ),
    .INIT_1D ( 256'hBA5551967157A1BFFF30EB1596714AAAEF670000000022EDB72A0C001FFFFFF5 ),
    .INIT_1E ( 256'h441C458BEC818481062441C885445454200080A021DD4C0015520130748C0388 ),
    .INIT_1F ( 256'hC711554440112002000889408039A79B8ABA816C33A189144A80408173F60203 ),
    .INIT_20 ( 256'h00B31A0E54F3F921056C828A00A12A080955110C82888005403867E3847F766C ),
    .INIT_21 ( 256'h8A828800028A080AA654E52D9541055040015081A0480844440C4EA2A1914898 ),
    .INIT_22 ( 256'hAA00AA8228080A282B2B2EA6B4D4D5405500AAA6A438D8401A45554411A9AA80 ),
    .INIT_23 ( 256'hA6AA02AAAA28873CDF292CE2322AF2A428D4D54385444554310C4314414146A6 ),
    .INIT_24 ( 256'h56044540C258E2FFF25B66549999E63D8CD59D54052D255A71281A2C5B853306 ),
    .INIT_25 ( 256'hEF04CD150F5D7CEB866DA86FA90706A1021EA13329000022E0C4E00519120510 ),
    .INIT_26 ( 256'hD59C3D0C4524494414404053A91061A8228282812A022BA249BEED02070447FF ),
    .INIT_27 ( 256'h62F092C88488716947A7DC9545668415C54C511924C6A3A08A2513D2B5C394EC ),
    .INIT_28 ( 256'hECE297EF9FE577CD0FB7E4E519D1C54042A35F4220608E6C1D0E080C020C4D98 ),
    .INIT_29 ( 256'hC4AA9C8A2888E0218029882CAC808A038AA871C40C5617A8FCF33EF6FDFDDCF2 ),
    .INIT_2A ( 256'h444770050550F141210B48545E8E08888F2028A3D112A2A820AA036C4C422181 ),
    .INIT_2B ( 256'h22AAAAA80856D15A42BED09868ABA870E0827F19C0478E663F82880A09A23A70 ),
    .INIT_2C ( 256'h4854402150895021208B9C7FA008EF286A82F2C2C3C6AAAAE2158C026855050E ),
    .INIT_2D ( 256'hA4ACC0B0E9036F16DB06B17020290220C1120119C1922B111405747649205040 ),
    .INIT_2E ( 256'h08A268C02C004474A2A9D744AE7A2328DB49F0A28951B19500622C284450BB20 ),
    .INIT_2F ( 256'h444644810925A554C88491CB0853010B16B10061020A2935909B6D860C24C001 ),
    .INIT_30 ( 256'h30AC60892406112108462312561AD046226045D755558084AA2021E033DE0418 ),
    .INIT_31 ( 256'h840D0A191210831640149014520C280064208986111220B0850A2008C8081024 ),
    .INIT_32 ( 256'h48001090210840F441844BA04301000C0004E042011C460C9982520402125181 ),
    .INIT_33 ( 256'h024288803095664020A44904C4C0082303A00524915E0496320650859409A122 ),
    .INIT_34 ( 256'hC5D714528400C63304004900CC8C76441006A2A428128B3501FCD8404050B085 ),
    .INIT_35 ( 256'h8925420232B220A20904020C88E000090051510541840818C1061F060851A388 ),
    .INIT_36 ( 256'h0231164404C4C01092275666082D4810DB062100082465A52809822032495080 ),
    .INIT_37 ( 256'h586C811238191D8858487182C80940A14925258C910519904D91511221914699 ),
    .INIT_38 ( 256'h12452208FE1812611083408FD1000508B9A08A5876000604100112C011022008 ),
    .INIT_39 ( 256'h6B4B1198BC9383A08022B0A0C4964D8B444C894483512284C94B4AD300084658 ),
    .INIT_3A ( 256'hB9B42600085A194224311B72020C004B0D244E098C1F240827C2DA2E6E733389 ),
    .INIT_3B ( 256'h2B20B451300085919CF5DCE8B408C240C448660C01991DB17C253453270E4A9C ),
    .INIT_3C ( 256'h0650936426C1007305868B0589C85808044492208F037018B03A5D22121125D2 ),
    .INIT_3D ( 256'hCD3FF4604803FFFF027C34D2338E0C4006D19EB0A50048431490AE6066A32410 ),
    .INIT_3E ( 256'h8812080728021106B626AF79E5B120A4C20D367DF6C6659AC02222F004454899 ),
    .INIT_3F ( 256'hD979A871BB0C00020C0C1C80080906D00018C27401840245101242048181B021 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 1 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \memory_manager/Mram_cpu_prog_rom9  (
    .REGCEA(N1),
    .CLKA(clk),
    .ENB(\NLW_memory_manager/Mram_cpu_prog_rom9_ENB_UNCONNECTED ),
    .RSTB(\NLW_memory_manager/Mram_cpu_prog_rom9_RSTB_UNCONNECTED ),
    .CLKB(\NLW_memory_manager/Mram_cpu_prog_rom9_CLKB_UNCONNECTED ),
    .REGCEB(\NLW_memory_manager/Mram_cpu_prog_rom9_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(N0),
    .DIPA({\NLW_memory_manager/Mram_cpu_prog_rom9_DIPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DIPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DIPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DIPA[0]_UNCONNECTED }),
    .WEA({N1, N1, N1, N1}),
    .DOA({\NLW_memory_manager/Mram_cpu_prog_rom9_DOA[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DOA[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DOA[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DOA[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DOA[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DOA[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DOA[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DOA[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DOA[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DOA[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DOA[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DOA[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DOA[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DOA[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DOA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DOA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DOA[1]_UNCONNECTED , N20}),
    .ADDRA({cpu_addr[13], cpu_addr[12], cpu_addr[11], cpu_addr[10], cpu_addr[9], cpu_addr[8], cpu_addr[7], cpu_addr[6], cpu_addr[5], cpu_addr[4], 
cpu_addr[3], cpu_addr[2], cpu_addr[1], cpu_addr[0]}),
    .ADDRB({\NLW_memory_manager/Mram_cpu_prog_rom9_ADDRB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_ADDRB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_ADDRB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_ADDRB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_ADDRB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_ADDRB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_ADDRB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_ADDRB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_ADDRB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_ADDRB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_ADDRB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_ADDRB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_ADDRB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_ADDRB[0]_UNCONNECTED }),
    .DIB({\NLW_memory_manager/Mram_cpu_prog_rom9_DIB[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DIB[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DIB[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DIB[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DIB[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DIB[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DIB[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DIB[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DIB[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DIB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DIB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DIB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DIB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DIB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DIB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DIB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DIB[0]_UNCONNECTED }),
    .DOPA({\NLW_memory_manager/Mram_cpu_prog_rom9_DOPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DOPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DOPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DOPA[0]_UNCONNECTED }),
    .DIPB({\NLW_memory_manager/Mram_cpu_prog_rom9_DIPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DIPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DIPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DIPB[0]_UNCONNECTED }),
    .DOPB({\NLW_memory_manager/Mram_cpu_prog_rom9_DOPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DOPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DOPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DOPB[0]_UNCONNECTED }),
    .DOB({\NLW_memory_manager/Mram_cpu_prog_rom9_DOB[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DOB[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DOB[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DOB[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DOB[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DOB[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DOB[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DOB[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DOB[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DOB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DOB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DOB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DOB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DOB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DOB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DOB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DOB[0]_UNCONNECTED }),
    .WEB({\NLW_memory_manager/Mram_cpu_prog_rom9_WEB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_WEB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_WEB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_WEB[0]_UNCONNECTED }),
    .DIA({\NLW_memory_manager/Mram_cpu_prog_rom9_DIA[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DIA[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DIA[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DIA[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DIA[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DIA[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DIA[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DIA[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DIA[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DIA[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DIA[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DIA[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DIA[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DIA[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DIA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom9_DIA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom9_DIA[1]_UNCONNECTED , N1})
  );
  X_RAMB16BWER #(
    .INIT_00 ( 256'h8B983448D9A313EDB6B6DB6DB2CCE000B880021FB95D270F12426249E52C4909 ),
    .INIT_01 ( 256'h263D31B37C2401BE9CC69B6DBE8EFAD8ED62C5B1F62F2732E64195B42164B96D ),
    .INIT_02 ( 256'h709480039BEEE40155040005000411565B7644D6D9F367A6CFF6CA4E5CD42446 ),
    .INIT_03 ( 256'h88663B9250C948924C91B1300AED166349078888B6A060E5AF25C5129CE3159A ),
    .INIT_04 ( 256'h73362C3920982408C66B0385998000730C9C16FC900FA64C8C0FC5E8D1F194DD ),
    .INIT_05 ( 256'h7733972C6E7296C6D197311A0719239B73C32B287232B0B2661C6C39327D3006 ),
    .INIT_06 ( 256'hCDA516CB8DD2D363B8B990073C00207618C81EE45D9930B460008E17B4990E53 ),
    .INIT_07 ( 256'h89C8D01D1B629A5A2428846C79E62CB8A8604384014633063010833365DCB238 ),
    .INIT_08 ( 256'h06483045E122DB8FAAAAAAAAAA2A3018BC7939B012D32F9F1A3068AC8F23CF3C ),
    .INIT_09 ( 256'h43D86CD5467AA9972B01324989414231A103004C41904F38024EBBCBEBBAAA0E ),
    .INIT_0A ( 256'h58C25D8AE39B51595E62864CC4111A634C161C081A96EC764C42C8628658E7DD ),
    .INIT_0B ( 256'h316492C274C51314A42762020CADCCA9027D219508294C28C430C49694868C42 ),
    .INIT_0C ( 256'h4CA8A39218F88029BC0E048893D22248D03308492F87182DD1824C8D11422C90 ),
    .INIT_0D ( 256'hB816CCDE9730BB8000802E4DA1A30C216167086674061C4CAD6A8260DE9735A5 ),
    .INIT_0E ( 256'h7CC694B30123FCB3C1E7FCB3C1E7D0E7408053E043784644B787F0886A017E0B ),
    .INIT_0F ( 256'h0D4630F0EAC200091366201E1282221D83CC0A67D216268D16354603FE59B797 ),
    .INIT_10 ( 256'h0E00319A624D61694413138A4B161616A77130C0E645B737AD49D894942F1333 ),
    .INIT_11 ( 256'h488D0894933B43CA33751CF11CFC5984134B1A0A4A11166296CD3341A5E9918F ),
    .INIT_12 ( 256'h24B040925A1585B72916DB13470399CEF3BCC9547DF2C810B080C0908C719842 ),
    .INIT_13 ( 256'h1583609127C20F20403244204A15F26CA497610D2261ABE7019B9E48C36C6389 ),
    .INIT_14 ( 256'h92B2962521064084D216F7420CA2CA4198E2D84D99C56C03171091A246A015A3 ),
    .INIT_15 ( 256'h63853868C42290DBD8902E2E2B186C2C3417CFE63B1763E68F2D6D2D6D69083D ),
    .INIT_16 ( 256'h421B0FF621D80228688020166C59E40311828899894D04848982865A1048C9A0 ),
    .INIT_17 ( 256'h37CC78D9D0BF1265C41019E571926664C82166E01B90B3D02015340D0BE3984C ),
    .INIT_18 ( 256'h449409B7935892C698055412CD248E9039A106BA64366C651EF02C314B46698E ),
    .INIT_19 ( 256'h71166B30C99AD608C0DAE125496639D89C84C80774466A315E423E251B986BD2 ),
    .INIT_1A ( 256'h099634198608D624C3344CF3E1A6A45C10BF3B112B2C19CC83B6F202DCD2901F ),
    .INIT_1B ( 256'h762934880A5DC94BB9036DB7016321A10AC632926C2144E12FA4E664CB624990 ),
    .INIT_1C ( 256'h8EA646E88CC015045A139C30C41C79244A28DD11E6F8C49232398055BA2C6ECB ),
    .INIT_1D ( 256'h26E67632C2C04CE9179D89CC640A6EC63B948D47A499D4CE000EDC6AD4911148 ),
    .INIT_1E ( 256'hB441264E272BDA626ADC17E022E11991A7CBA7707219888D222012BC43297BC3 ),
    .INIT_1F ( 256'hC0880A081218090C00FB4A22B19E209F104881182F1A08B2C964FAE6313B12CC ),
    .INIT_20 ( 256'hAED8EA11724640300358C88525011A6699861E2F0C48031E254B099C9C50C820 ),
    .INIT_21 ( 256'hC9148C9328048C26332C533574C6264CD0242C91F2D82825B0C9268168098A49 ),
    .INIT_22 ( 256'hF98402C6C6DC6E6DC6E77F18C124FED17B8B99803870221347C2F80D99108C88 ),
    .INIT_23 ( 256'hB0491B43E3C7803972E5860DE37CEF18C46E983981B9B039B0736209B1B234D8 ),
    .INIT_24 ( 256'h4DDE01E890005A0007F9007CE26C2807CA1652CA59659682CD8418E2046BC4F2 ),
    .INIT_25 ( 256'hC8724E306A93E112D93993421DFC676764823788ECF2CDE21CD98964925C992E ),
    .INIT_26 ( 256'h3183F1B8676C30F3114B137124F30C419CA4A79228C049CCE779DE739CE66228 ),
    .INIT_27 ( 256'h3003F2FFFFFFFF0C30C3FFFFFF0C30FFFC3FFFCC5D41C4FFEB594B6425B89AC2 ),
    .INIT_28 ( 256'hA24D81D5D93C08D05124F41958106C465FC0400004B9DFBBF30037C2F4230FFC ),
    .INIT_29 ( 256'h1B803526A2CA6886200209882A06A0B983C8901464C09EC68223B438874581A2 ),
    .INIT_2A ( 256'h816504B291C14604EE68D0CCC92667E33378D33A71B6D564D35C2D58925C4BB3 ),
    .INIT_2B ( 256'h5B82738C884603A679918D84B21CCF13E2789E62D2D38A4A46B065252318B4B5 ),
    .INIT_2C ( 256'h1E57C5964CF120326168632DB28639243D47E56884899EECF32D694D2DAA2C96 ),
    .INIT_2D ( 256'h52C976488BE64F3B3DC92F0BAC38BE4F65E18E426B4A56F92DB3D96EADCB0645 ),
    .INIT_2E ( 256'h6671867E79EFFF8F87E7878787BFEFE787FFFFFFFFFFEFFF807F807F8047470A ),
    .INIT_2F ( 256'h0464604E5242030B0538A9C457E03F21E764068624815936A2E3B2B8F90C6930 ),
    .INIT_30 ( 256'h3724E2A0EFAF9C5B0B33000007C2B41B2C302D2CD32062860205688166802302 ),
    .INIT_31 ( 256'h2C17807B3C2261E390D8A78441104410371C849F06448840411040DDBD972726 ),
    .INIT_32 ( 256'hA4906609CE21FDFCE1E424244864863101F0022348C912252080F088567244CC ),
    .INIT_33 ( 256'h920A9885BD062496840F40848F4D6012248110D534809052892CD43672C5E700 ),
    .INIT_34 ( 256'h005555597512989A5BC6304CA65A62DD61C0969A7A9369301555515410716B71 ),
    .INIT_35 ( 256'h120E91B4B2DD8F6C69B6902888AAAA08418C1314F5B6CB763628B0CE4904DDD9 ),
    .INIT_36 ( 256'hCFF64104C842018C210800941AA77B6D12154505B37B7DCB6DDEF32679EDB4ED ),
    .INIT_37 ( 256'h4C0385C0C994B141A318422609470A0038912B2264C44D0044E762D92936B539 ),
    .INIT_38 ( 256'h2994666499592FE6DA4756473327722609988F33333B0CB6A29EF01538E33086 ),
    .INIT_39 ( 256'h008800AB7FFDA4FA4EF6D7ED5F7B77347F5B2B4C472F18F56A2AB8DDF5764AE6 ),
    .INIT_3A ( 256'h81031002B3401168000C14100AC40600031AA18D812030480C893AC2A9208294 ),
    .INIT_3B ( 256'hBABFBAA110011005404540400A006C1C4020C4AD001113B81FA0010001368808 ),
    .INIT_3C ( 256'h1042079CAAAA0744A1280041057C400002082087E211205DA501016BEBC7471F ),
    .INIT_3D ( 256'h9003F4C8170057040140402020B80038200030025D18223878C5E2F1108901C2 ),
    .INIT_3E ( 256'hEBC70A098594083ADB40000010097FB7FDA8048AD2B41624004402C96596C92C ),
    .INIT_3F ( 256'h83E4CCFFFFFF80000000000203D8342923289AAA80880A02082282AA0222A80A ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 1 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \memory_manager/Mram_cpu_prog_rom8  (
    .REGCEA(N1),
    .CLKA(clk),
    .ENB(\NLW_memory_manager/Mram_cpu_prog_rom8_ENB_UNCONNECTED ),
    .RSTB(\NLW_memory_manager/Mram_cpu_prog_rom8_RSTB_UNCONNECTED ),
    .CLKB(\NLW_memory_manager/Mram_cpu_prog_rom8_CLKB_UNCONNECTED ),
    .REGCEB(\NLW_memory_manager/Mram_cpu_prog_rom8_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(N0),
    .DIPA({\NLW_memory_manager/Mram_cpu_prog_rom8_DIPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DIPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DIPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DIPA[0]_UNCONNECTED }),
    .WEA({N1, N1, N1, N1}),
    .DOA({\NLW_memory_manager/Mram_cpu_prog_rom8_DOA[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DOA[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DOA[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DOA[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DOA[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DOA[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DOA[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DOA[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DOA[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DOA[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DOA[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DOA[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DOA[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DOA[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DOA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DOA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DOA[1]_UNCONNECTED , N18}),
    .ADDRA({cpu_addr[13], cpu_addr[12], cpu_addr[11], cpu_addr[10], cpu_addr[9], cpu_addr[8], cpu_addr[7], cpu_addr[6], cpu_addr[5], cpu_addr[4], 
cpu_addr[3], cpu_addr[2], cpu_addr[1], cpu_addr[0]}),
    .ADDRB({\NLW_memory_manager/Mram_cpu_prog_rom8_ADDRB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_ADDRB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_ADDRB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_ADDRB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_ADDRB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_ADDRB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_ADDRB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_ADDRB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_ADDRB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_ADDRB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_ADDRB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_ADDRB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_ADDRB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_ADDRB[0]_UNCONNECTED }),
    .DIB({\NLW_memory_manager/Mram_cpu_prog_rom8_DIB[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DIB[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DIB[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DIB[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DIB[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DIB[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DIB[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DIB[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DIB[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DIB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DIB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DIB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DIB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DIB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DIB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DIB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DIB[0]_UNCONNECTED }),
    .DOPA({\NLW_memory_manager/Mram_cpu_prog_rom8_DOPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DOPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DOPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DOPA[0]_UNCONNECTED }),
    .DIPB({\NLW_memory_manager/Mram_cpu_prog_rom8_DIPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DIPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DIPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DIPB[0]_UNCONNECTED }),
    .DOPB({\NLW_memory_manager/Mram_cpu_prog_rom8_DOPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DOPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DOPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DOPB[0]_UNCONNECTED }),
    .DOB({\NLW_memory_manager/Mram_cpu_prog_rom8_DOB[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DOB[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DOB[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DOB[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DOB[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DOB[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DOB[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DOB[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DOB[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DOB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DOB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DOB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DOB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DOB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DOB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DOB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DOB[0]_UNCONNECTED }),
    .WEB({\NLW_memory_manager/Mram_cpu_prog_rom8_WEB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_WEB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_WEB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_WEB[0]_UNCONNECTED }),
    .DIA({\NLW_memory_manager/Mram_cpu_prog_rom8_DIA[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DIA[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DIA[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DIA[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DIA[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DIA[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DIA[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DIA[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DIA[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DIA[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DIA[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DIA[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DIA[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DIA[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DIA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom8_DIA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom8_DIA[1]_UNCONNECTED , N1})
  );
  X_RAMB16BWER #(
    .INIT_00 ( 256'h22C922C6563180E904021148A0404E0D000001480410589D88F33658426623CC ),
    .INIT_01 ( 256'h9CD28448838A224152995049296B049292408AA249104CA0313C0123044A2C49 ),
    .INIT_02 ( 256'hCE0005578400555555540104455045005889B084920A4A4928088331120A1310 ),
    .INIT_03 ( 256'hE253BC02076794C4B330198F0C492106F10621A233625B31086464981648330C ),
    .INIT_04 ( 256'h620284230C3005020041081D5050F248A54BB257C4C5311926095092060580A4 ),
    .INIT_05 ( 256'h9294948929661150763113C3A2B4294819400102A080046D104C409897369393 ),
    .INIT_06 ( 256'h400D34912882865B1222113082384099C5A0B8E80A9E61011204C9C601928CC2 ),
    .INIT_07 ( 256'h201C484299C84198CC2820A343AD7625071002A266A2440422480808A2444794 ),
    .INIT_08 ( 256'h236816845A19F6A00001000055D056C04A9B218847067040188400DC86506032 ),
    .INIT_09 ( 256'hE246516E13A8F330615B125BF4FABC1F0C11169B0D86996C3485417414555478 ),
    .INIT_0A ( 256'hCC49A48D88207B69B8B229A264C44F3DE63CB20C42C2590266C844AD830E4566 ),
    .INIT_0B ( 256'h9B2F6418C22F48BD4A8EA481132426B1133688DF2D13A044A486001B3A504AF6 ),
    .INIT_0C ( 256'h90C0C3E3E100003A1A5D3345960D165F6808A24908E44C2664C99250B31765E2 ),
    .INIT_0D ( 256'h920CB98410808920010021040006C0010144612C8DAD8A3149B303B5141A3939 ),
    .INIT_0E ( 256'h81E0988981A080224088102240880042002021C10C324238C326B0528518480A ),
    .INIT_0F ( 256'hA799800FEC422B3644D34C0437D57D97018208B36898C482E08F1362C0EB432E ),
    .INIT_10 ( 256'h46C5155050E18A201319440000888C8001918E79A30201100000C000011A6508 ),
    .INIT_11 ( 256'h4820C380013B833D000360015E4A43C9B095464010A444C1486838E411448506 ),
    .INIT_12 ( 256'h8222BF0801E01910859012D9E8A321906419118600120810A082013E5D6B4512 ),
    .INIT_13 ( 256'h8F7181BB73780611EB9F2970190603E0879B41C2F51670094A1094521A483520 ),
    .INIT_14 ( 256'h926211242120706C90926DE9A6450710BC9C4E2764A299423A4C39C0E79C1088 ),
    .INIT_15 ( 256'h76CEE504AF68849089908C6311108420000000490402A824010424C422210921 ),
    .INIT_16 ( 256'h3DCD0508DBC999933C4511040810489AED9255BBC6DB372489128020804C8022 ),
    .INIT_17 ( 256'h322932CDE010A1846104CCB4CA6D9984621F4C30844C4C2986060C22011BCD11 ),
    .INIT_18 ( 256'hACDD189D99C2687B473663366C632A267341B3C36CC5A8083202409A421128C2 ),
    .INIT_19 ( 256'h4454F85940C77E0C6662B1881D70C427671C7609520828051094AC8E40D6B489 ),
    .INIT_1A ( 256'h63C62609326C269A79B081D733AFAF1E8011BC66D5365A33684771061A662413 ),
    .INIT_1B ( 256'h300821133B0C43209061249384298061C0C801CE669BA0C472D11B3933226093 ),
    .INIT_1C ( 256'h1022134463883331D0A409052820A4A1190220A808410A645110E782F4088244 ),
    .INIT_1D ( 256'h011054A1005239359643B91CE221901E46426000202881480821D13BD1888038 ),
    .INIT_1E ( 256'h2B8E3058800285E0C2D216050CA088041200CD0091AC042188442AA10A4230D2 ),
    .INIT_1F ( 256'h682311820445B56780804288F81709280042408C2484412482217E8C8401A050 ),
    .INIT_20 ( 256'h7E8D3F4DDB130164186232618C6ECF33D2F3C23E51B206449AE5E22366023682 ),
    .INIT_21 ( 256'h08463BC6FDD69B0C888219A19A4D9309829185D0A924042E50270B430520502C ),
    .INIT_22 ( 256'h64E22082805C2E05C2E06008C36DC0902662DA88A45404024090519000809044 ),
    .INIT_23 ( 256'h08D8008FE685028000000040A108041405254F9C8494919C972920009489904A ),
    .INIT_24 ( 256'h4D0044943000000018090200C868221808324648C92C9002DD1402140831A400 ),
    .INIT_25 ( 256'h1226CC84090001124B762222100F06262480020424920FFE12320965964C9A26 ),
    .INIT_26 ( 256'h3180001801403C3FC10802012893A2C118C484943D049391C8320C8320C85882 ),
    .INIT_27 ( 256'h03CC3DC0FFFFCFFFFFFF0C30C3FFFFFFFFF0FFFC00010730C109092824004431 ),
    .INIT_28 ( 256'h09202A00C0C00243A01B464BA61100403F80400007EBC2C0FFFFC3023023FC00 ),
    .INIT_29 ( 256'hC0008C8F3B11001090102C090930530438004980A202001091980418082004F0 ),
    .INIT_2A ( 256'hE32441921C63191B330206198B2C444CC822038081000002080900B30313864C ),
    .INIT_2B ( 256'h013110840084060621C18C934D6210A400802086464E0848521E0C6C68E19190 ),
    .INIT_2C ( 256'h40400414C4C938248220A144A20A2B282100042021009904C844210840208491 ),
    .INIT_2D ( 256'h628A38941990CC8132136641290592C924082448210842492412492821205204 ),
    .INIT_2E ( 256'h30821480019FFFFFFF9F9F9F8FBFFFFFFF8079E060001000007FFF8000666408 ),
    .INIT_2F ( 256'h63332626308042100008B2C4486125000949088B480A88441803253502810496 ),
    .INIT_30 ( 256'h9DCB0023C1883A801080000000D40108030810C108189B898981067181234414 ),
    .INIT_31 ( 256'h6C07C03E030600191030165084210840155A308081021018842100C9B9B26E69 ),
    .INIT_32 ( 256'h0132B242144AFC0C212424240850850010080C858027CF83E08003216049F3AC ),
    .INIT_33 ( 256'h30C8469122048D047FFF8980094B440041B048551469B6802242A40DC8B108A9 ),
    .INIT_34 ( 256'h11C34F27C8D90A45920844284C045C140890750A4165B2DF3773373332245054 ),
    .INIT_35 ( 256'h663B6129A1130A90B25B67BB99999B9922110A95C92BAE4D2113284A12C81111 ),
    .INIT_36 ( 256'h6AB90CC0248144419005A223266DD04824CCD3204A1016B24000044E25092048 ),
    .INIT_37 ( 256'h9745993944080F5AE10C95CB92CB31BA52601051D66113BD69081092405EF7AD ),
    .INIT_38 ( 256'h3A2408D22250A00004C4C5C5C9CC5141D257426444CC91251E84A6F4A8481929 ),
    .INIT_39 ( 256'hBA0144BFFFFC0000003DFB7D3EFD6F7F5D4CB76AC63F1CB5BC3FC0AA0A4ECAED ),
    .INIT_3A ( 256'h3442001407000A0175009405000671C02F1085CC7202F003548B381F6268C010 ),
    .INIT_3B ( 256'h454045400000000000000007C000E3801D4000ACF80B02305382804FFD36800A ),
    .INIT_3C ( 256'h98130FEFCDCC3380C03000000000012D36DAA887CA00201CA57FFF941438B880 ),
    .INIT_3D ( 256'h24030626370057FDD8168A2BA0B82880505540E000180E1A9DC5C2E0884474C0 ),
    .INIT_3E ( 256'hF3CF65F185954080091ED5ED401B7F6FFB6BA24240915616DB69B41249249249 ),
    .INIT_3F ( 256'hC3C01BFFFFFFFFFFFFFFFFFFFFC0580C4E191D08A8282A2A820A20882282A800 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 1 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \memory_manager/Mram_cpu_prog_rom10  (
    .REGCEA(N1),
    .CLKA(clk),
    .ENB(\NLW_memory_manager/Mram_cpu_prog_rom10_ENB_UNCONNECTED ),
    .RSTB(\NLW_memory_manager/Mram_cpu_prog_rom10_RSTB_UNCONNECTED ),
    .CLKB(\NLW_memory_manager/Mram_cpu_prog_rom10_CLKB_UNCONNECTED ),
    .REGCEB(\NLW_memory_manager/Mram_cpu_prog_rom10_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(N0),
    .DIPA({\NLW_memory_manager/Mram_cpu_prog_rom10_DIPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DIPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DIPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DIPA[0]_UNCONNECTED }),
    .WEA({N1, N1, N1, N1}),
    .DOA({\NLW_memory_manager/Mram_cpu_prog_rom10_DOA[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DOA[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DOA[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DOA[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DOA[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DOA[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DOA[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DOA[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DOA[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DOA[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DOA[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DOA[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DOA[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DOA[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DOA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DOA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DOA[1]_UNCONNECTED , N22}),
    .ADDRA({cpu_addr[13], cpu_addr[12], cpu_addr[11], cpu_addr[10], cpu_addr[9], cpu_addr[8], cpu_addr[7], cpu_addr[6], cpu_addr[5], cpu_addr[4], 
cpu_addr[3], cpu_addr[2], cpu_addr[1], cpu_addr[0]}),
    .ADDRB({\NLW_memory_manager/Mram_cpu_prog_rom10_ADDRB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_ADDRB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_ADDRB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_ADDRB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_ADDRB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_ADDRB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_ADDRB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_ADDRB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_ADDRB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_ADDRB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_ADDRB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_ADDRB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_ADDRB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_ADDRB[0]_UNCONNECTED }),
    .DIB({\NLW_memory_manager/Mram_cpu_prog_rom10_DIB[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DIB[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DIB[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DIB[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DIB[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DIB[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DIB[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DIB[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DIB[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DIB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DIB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DIB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DIB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DIB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DIB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DIB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DIB[0]_UNCONNECTED }),
    .DOPA({\NLW_memory_manager/Mram_cpu_prog_rom10_DOPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DOPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DOPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DOPA[0]_UNCONNECTED }),
    .DIPB({\NLW_memory_manager/Mram_cpu_prog_rom10_DIPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DIPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DIPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DIPB[0]_UNCONNECTED }),
    .DOPB({\NLW_memory_manager/Mram_cpu_prog_rom10_DOPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DOPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DOPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DOPB[0]_UNCONNECTED }),
    .DOB({\NLW_memory_manager/Mram_cpu_prog_rom10_DOB[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DOB[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DOB[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DOB[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DOB[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DOB[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DOB[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DOB[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DOB[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DOB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DOB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DOB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DOB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DOB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DOB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DOB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DOB[0]_UNCONNECTED }),
    .WEB({\NLW_memory_manager/Mram_cpu_prog_rom10_WEB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_WEB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_WEB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_WEB[0]_UNCONNECTED }),
    .DIA({\NLW_memory_manager/Mram_cpu_prog_rom10_DIA[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DIA[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DIA[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DIA[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DIA[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DIA[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DIA[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DIA[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DIA[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DIA[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DIA[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DIA[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DIA[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DIA[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DIA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom10_DIA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom10_DIA[1]_UNCONNECTED , N1})
  );
  X_RAMB16BWER #(
    .INIT_00 ( 256'h88498302C9298130C64A624AF6159DECFFE3DF9430E59C0A72D2502CD928C717 ),
    .INIT_01 ( 256'h964409248660C6C722D93C996211332459049B24BA49009931B322C48448468C ),
    .INIT_02 ( 256'h2B64971331124A3669B096B5B61AE0A1FC7B422319622D8001C23CE45C8579E7 ),
    .INIT_03 ( 256'h9CD06956D83182040ECB04E1E84042DB999CCA0122A000001CB325828242D5A1 ),
    .INIT_04 ( 256'h873F32CAD88E738A10EA87F593DB2D8A632CB0C22596B6D9F9080CB90D968C3B ),
    .INIT_05 ( 256'h2042C908446E312D8133052CC90382209B88B1A24BC929E48DB4DCDCC6663621 ),
    .INIT_06 ( 256'h8AC7304F7928B33260E2212CAD992E53B39D94A530E49C48BB4A5396C2432461 ),
    .INIT_07 ( 256'h040058A020D39AD0FAB5974AB2D125B0458CC292D2C066609205B42042404A78 ),
    .INIT_08 ( 256'h212ACC9CFE2489C924224CA22F2FB2744B2A06998D9B6ECDB3394C991C7147D8 ),
    .INIT_09 ( 256'h4967E08C3332F600A4C7DCA5878420E0A84DE79496C925E54063028052814809 ),
    .INIT_0A ( 256'h25242C8FBE79E05009609C04383FC9C4F360899C2C46801C002892593490CDEC ),
    .INIT_0B ( 256'h0000FAF00055000503C5000A0EC05FFA55D3FFCF0000FFF6000000020000FA0D ),
    .INIT_0C ( 256'hCCFF9189CCCCF9188C4CF89FE0800A000154200A5A00003FA0FF000000000000 ),
    .INIT_0D ( 256'h976D27CF9F92CBEA3E9F706F6D8279BB844C2A6CC2A19410901089C88889789C ),
    .INIT_0E ( 256'h540322602494E086493D3D8BC924E7C6D9E43B8E5A5D24C34A052E72B2421275 ),
    .INIT_0F ( 256'hC85D28A87A655FB54065F1972C53CCA91B3619048F28649BB81A69413C77E41A ),
    .INIT_10 ( 256'h492424294000412913C27C739D3AD9DB74CA5A4A25928D8B258E3C927C841132 ),
    .INIT_11 ( 256'h36E2F629672520000943C03091B2ED6C3104CC2C024C6C320BE6000007D102E6 ),
    .INIT_12 ( 256'h000E49264BEBEC61ADC33DA6CD85311C531292C126B60988B28992D02121A0FF ),
    .INIT_13 ( 256'h3EECBAFA810000003001BF3A0000002F00068FA0000000001800700000000000 ),
    .INIT_14 ( 256'h6E084FA40854544A5D480C30224790C2DA2E65908C205963FC8F8E4F8C486964 ),
    .INIT_15 ( 256'h2438324CE4F048D98DC075E60C26B618E90C99017336DE4733796C7486C6D845 ),
    .INIT_16 ( 256'h2F30522C7D9F1960AA97F5FDFDFDD57DFB5D794226E3E8D36CC33C61613D2413 ),
    .INIT_17 ( 256'h50295F211C2009861870F53E0E0639CCC63BCA1424C8ED6136242418010523C7 ),
    .INIT_18 ( 256'h0667F0C0034D3827C09EC4701FA509607387181986277088490F47C25987C1AB ),
    .INIT_19 ( 256'hA5EC3A6F31F812D1137CDCC17E6E93FBDA2FADE937025047B1E79E60E90C93E3 ),
    .INIT_1A ( 256'h394806A44DB777927370000604E64C7932D94DCED7FBF0DAEF02E03C4D7F0FF5 ),
    .INIT_1B ( 256'h1CC7F3FE07E3CB931A64E1252211041135DB027FB4979CEC0B3EF94B48DF3B46 ),
    .INIT_1C ( 256'h66DB3F850128A80624C4C30A47D9F73C9F67F948B0B9EFDD6B7AF3C5E759FA61 ),
    .INIT_1D ( 256'hE7F773FFCBFF3FBFEFEF9FEF3CCBB7BBAAFE03FFFC01F5C4EEDD8C001FFFFFE1 ),
    .INIT_1E ( 256'h0CF840A24C9FDAE15205DB310D7551C5E92DDA3271374A73DFF2B9F2CF39FA5F ),
    .INIT_1F ( 256'hEE23BA49446A66888208C1BFDF69AEBA9BEEA93D68A971575B47A400DD550453 ),
    .INIT_20 ( 256'hA29330AC55FBFBBBAFEEDE62A3F9F23FFD57FF63DE2AA1B05CBD55F7FFFF777C ),
    .INIT_21 ( 256'hAA000B451355FE3B0A80CD8DB55D15111B6B5251D3EF6A5252EE8C8A895549B2 ),
    .INIT_22 ( 256'hBBA9AAAABA2AEAAB775D5CA84080D5F5D553EE00C045357D747001D55701ABEB ),
    .INIT_23 ( 256'h06AFAEAAAABBAB09A23A318AE03FDB80AB80D5F41D5DDDD395E5795C05DDD406 ),
    .INIT_24 ( 256'h5555510015552AAAE888022A0001800602A2A55F5DF5EDF85DC877D5521DF55C ),
    .INIT_25 ( 256'h4004D4140564004441140805000212B9EAAA829008A008082A55405515D44005 ),
    .INIT_26 ( 256'h02A57405511544400000101214002BA20000000280E0100220AA2C8029500051 ),
    .INIT_27 ( 256'h202008880202957755F5455457354041D40D400D37D554AA180202880082880A ),
    .INIT_28 ( 256'h152AAA028AA2A3800088A00A002A552192A0AA481AA808AAA556B58200A820B2 ),
    .INIT_29 ( 256'h5AFEC40104012B82AA02A22202A0028888220AAAA5540C44574D144154504741 ),
    .INIT_2A ( 256'h010550405540550010174401C052A088AA88A888A22A2AA02AA000A40202AA2A ),
    .INIT_2B ( 256'hA8010004325747054155C054005554152A08AAAACAAA80220AA8F2AD62802A95 ),
    .INIT_2C ( 256'h054C544557BBFAEAA828AAA6402880200A8283800000A20AA2F5F4D455414152 ),
    .INIT_2D ( 256'h8800CB81832E000000000012F8732E80CB775D51681545740155455300140014 ),
    .INIT_2E ( 256'h0253670A1DED7757BF6A80008828AA62000E86A8A2020297ED40114175590429 ),
    .INIT_2F ( 256'h293A66C5ADB7B7362612E2262CD815AC58E4CD2AB94D0E662451692C89900810 ),
    .INIT_30 ( 256'h8C41DCCC98D9809F3270B4C399634508898992A0AA0048D6FB014434B0DC9200 ),
    .INIT_31 ( 256'h79709024A61F300A6A43600D0D508C0248733230D1084202C0911525536E5CB6 ),
    .INIT_32 ( 256'h724A4349663704A114A2C460E40991E12B2B12296E63312024C8618189499895 ),
    .INIT_33 ( 256'h0E1C6028904CE2F79CF2209E320B61AC989B679048A31C30C1628A960C2C2DCB ),
    .INIT_34 ( 256'h0C4B6D98C89673CCCCB8848564109321A67279738606895B01FF03C30D383272 ),
    .INIT_35 ( 256'h921084266844936442C92C26E7320120149090624AC921319A28F19A090AE469 ),
    .INIT_36 ( 256'h17D07A329056888DC28C6490D218242C0140D086658C8D120574309178842109 ),
    .INIT_37 ( 256'h4922412718330C9163E4851386B9E1E46EB1B7190EE888C51BB0B24F0D18846C ),
    .INIT_38 ( 256'hB38694D15D5E87CC29482986F7DADF731C8D74C3090025C68CC329EC32825858 ),
    .INIT_39 ( 256'h219BE3DB39C7B6513508402416D9CE6470206D8975DDC096EC711C64CCB19AC1 ),
    .INIT_3A ( 256'h35DFB444C7E0BE0B256BC5E7D8B000DE00A41ADF339590079A8E3112938BEC37 ),
    .INIT_3B ( 256'h46101286A2447F6469832B584A8608E3D4CAF685F1B9DA1664209006EE58CC56 ),
    .INIT_3C ( 256'hE10B61401010B8CC8137938C324131096D1333413934169A3339DCB65B65BDCB ),
    .INIT_3D ( 256'hA7BF846679B7EEFE89C85CC67218D3C35EF001FA1084A24706DF322102120491 ),
    .INIT_3E ( 256'h5B0708866180B4B902A452265815A5F43FF85DC286DBB04C8F0C91E19C6DC9B9 ),
    .INIT_3F ( 256'h8920512099A9899932DA9C492D1862B11194A0D7463083880E9248827E1E66B4 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 1 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \memory_manager/Mram_cpu_prog_rom7  (
    .REGCEA(N1),
    .CLKA(clk),
    .ENB(\NLW_memory_manager/Mram_cpu_prog_rom7_ENB_UNCONNECTED ),
    .RSTB(\NLW_memory_manager/Mram_cpu_prog_rom7_RSTB_UNCONNECTED ),
    .CLKB(\NLW_memory_manager/Mram_cpu_prog_rom7_CLKB_UNCONNECTED ),
    .REGCEB(\NLW_memory_manager/Mram_cpu_prog_rom7_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(N0),
    .DIPA({\NLW_memory_manager/Mram_cpu_prog_rom7_DIPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DIPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DIPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DIPA[0]_UNCONNECTED }),
    .WEA({N1, N1, N1, N1}),
    .DOA({\NLW_memory_manager/Mram_cpu_prog_rom7_DOA[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DOA[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DOA[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DOA[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DOA[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DOA[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DOA[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DOA[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DOA[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DOA[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DOA[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DOA[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DOA[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DOA[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DOA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DOA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DOA[1]_UNCONNECTED , N16}),
    .ADDRA({cpu_addr[13], cpu_addr[12], cpu_addr[11], cpu_addr[10], cpu_addr[9], cpu_addr[8], cpu_addr[7], cpu_addr[6], cpu_addr[5], cpu_addr[4], 
cpu_addr[3], cpu_addr[2], cpu_addr[1], cpu_addr[0]}),
    .ADDRB({\NLW_memory_manager/Mram_cpu_prog_rom7_ADDRB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_ADDRB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_ADDRB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_ADDRB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_ADDRB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_ADDRB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_ADDRB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_ADDRB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_ADDRB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_ADDRB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_ADDRB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_ADDRB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_ADDRB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_ADDRB[0]_UNCONNECTED }),
    .DIB({\NLW_memory_manager/Mram_cpu_prog_rom7_DIB[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DIB[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DIB[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DIB[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DIB[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DIB[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DIB[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DIB[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DIB[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DIB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DIB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DIB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DIB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DIB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DIB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DIB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DIB[0]_UNCONNECTED }),
    .DOPA({\NLW_memory_manager/Mram_cpu_prog_rom7_DOPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DOPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DOPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DOPA[0]_UNCONNECTED }),
    .DIPB({\NLW_memory_manager/Mram_cpu_prog_rom7_DIPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DIPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DIPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DIPB[0]_UNCONNECTED }),
    .DOPB({\NLW_memory_manager/Mram_cpu_prog_rom7_DOPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DOPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DOPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DOPB[0]_UNCONNECTED }),
    .DOB({\NLW_memory_manager/Mram_cpu_prog_rom7_DOB[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DOB[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DOB[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DOB[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DOB[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DOB[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DOB[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DOB[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DOB[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DOB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DOB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DOB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DOB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DOB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DOB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DOB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DOB[0]_UNCONNECTED }),
    .WEB({\NLW_memory_manager/Mram_cpu_prog_rom7_WEB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_WEB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_WEB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_WEB[0]_UNCONNECTED }),
    .DIA({\NLW_memory_manager/Mram_cpu_prog_rom7_DIA[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DIA[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DIA[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DIA[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DIA[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DIA[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DIA[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DIA[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DIA[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DIA[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DIA[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DIA[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DIA[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DIA[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DIA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom7_DIA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom7_DIA[1]_UNCONNECTED , N1})
  );
  X_RAMB16BWER #(
    .INIT_00 ( 256'h978C1CBC3C0F7716DA596CB65F3F3000477FE3123AB901ADE14F3AAE48A6851C ),
    .INIT_01 ( 256'h455178118187F9282FF0EBB6D854A16D40B9707140AA6457F333F2D02AF458B6 ),
    .INIT_02 ( 256'hDE341001A4014C02FF0AA894B5400157099AB34B694536145C014B380946B30B ),
    .INIT_03 ( 256'h66B522CC06602EAB602B857EC33550AFA74A63A651C170108CEBA4188A85263D ),
    .INIT_04 ( 256'h846B154056229E51CF8547099F0000B9F3E7E3834C003B1B022122A3CC0403E1 ),
    .INIT_05 ( 256'h85AE2F971FCE7E0E01239FBA05AC5AD0E246B56767921CCF33E3E7C70D1204F1 ),
    .INIT_06 ( 256'h4F9E4FFC5E2FCAFC0070722F7000108BCF63C09D10204BF2E000EBCA53C199CF ),
    .INIT_07 ( 256'h610CC0BFA898E8110A7D6E17A71F723AAF35146EEDD2A01ED40105848066852A ),
    .INIT_08 ( 256'h1C08104C611D04D555555555555342C4D78712C04E16E1442C78F07282B0A130 ),
    .INIT_09 ( 256'h22BC48F6C3C0AA7AE55756F9FCEFEB4EC00E805760105750020D65029C455775 ),
    .INIT_0A ( 256'hD80595850560F728801295C4640AAC318669700606CB40EAE6815123122E24E6 ),
    .INIT_0B ( 256'h0F1C4530F67AD9EB9E1DAC00E057C693311208482442C28D6C0822578EC92FCE ),
    .INIT_0C ( 256'h8E06F35994E47C1108BB33DFAFCF7EBC2099E755706F0F2A50C866C27719E3C2 ),
    .INIT_0D ( 256'h15B0621BE63C315BE8D7DC99B4C2E898783F0D1115AD09E0A43C01208E412E97 ),
    .INIT_0E ( 256'h83EA9581810601C5945101C594510F09131E5E3C3015B8E381580F3DF1E7E6C1 ),
    .INIT_0F ( 256'hC1A5933300100DC60E1AF624A16641B528900B91208E83140A87432701C78159 ),
    .INIT_10 ( 256'h9A8F6F81E7831DA33215CA485936127A1A051C6073011398950F8E10BA671B81 ),
    .INIT_11 ( 256'hAA1C3839B73A452D110973CAD686BE0315A83808685AAEC30340F1A04BE2B382 ),
    .INIT_12 ( 256'h045840D5E9E00CD98CF6C900A920422008220F480180C28413A02218FADFCF3A ),
    .INIT_13 ( 256'h3AEE178F5130A241225B56E9FC88004C018627168EF8FC17050D8C6525B5FF10 ),
    .INIT_14 ( 256'h37763204296000D8311499EF3E9A181670BA84CADC0DD4D2190C2E40B92F3288 ),
    .INIT_15 ( 256'h77D3FC92FEE988B083018F6C483309414140081340440708482426A424235B21 ),
    .INIT_16 ( 256'hB38C641117C02028B1DC774A9D2A055FAD02DFF73D9E3245892287293EB8A520 ),
    .INIT_17 ( 256'h719F17C38A413F1600A2CCB19D74500E601EED505A0DAD1A38484CE0A4118EA2 ),
    .INIT_18 ( 256'h86003F0A59E57173B901545A04BBDC96B515030E2488001C11CCE20727221C10 ),
    .INIT_19 ( 256'h30DDC5A2BFE0A1006643919930A90250411F47C1DB3DEF09B9CF761B1BBD4E65 ),
    .INIT_1A ( 256'h12A4686370E1055D61A31238547070162A401A0AEC440D05778DF406DEC2600D ),
    .INIT_1B ( 256'hCE8C28A36CB3E59764CE1B0C28C114A1B94087CA275D9CCCD26A80A0B5068627 ),
    .INIT_1C ( 256'h0B732BEB9CC5DD015C7E50EBDC1760F22CE5077145047302B98C071FCC181D98 ),
    .INIT_1D ( 256'h302BF052B664CA831F39A9C860C823348291469073DC9E6AF59EDC8E9C832428 ),
    .INIT_1E ( 256'h701869014EE528604F29F81A91DFCCC8CAF305FD598AEA16540AC0CE1CA51DD2 ),
    .INIT_1F ( 256'h088AA819122E380640006010F2D642D9BF9067083C00E3FBED32FFD408C07666 ),
    .INIT_20 ( 256'hF8CE338DDB2348C004A641659C0C8C28D8E3219CC230063D5FE1E5440011570C ),
    .INIT_21 ( 256'h8CC2334E93948305014619B59D4D824D94A401029B0C3DDB621793241140B528 ),
    .INIT_22 ( 256'hEB4EE951C999CC999CC8A052149240D00A2309235DEE432350211F1C611118CC ),
    .INIT_23 ( 256'h1F86083C00001F193264C102022180631AF83173B3E3F77360E7D987639063B1 ),
    .INIT_24 ( 256'h39818893D00000A520008D00140C04B0012480009280079E60A4F779B102780C ),
    .INIT_25 ( 256'h31443878F3730F0410451E8AD1A2EA020868B04F8100FA08821350AB8AA8515C ),
    .INIT_26 ( 256'h77B80CF768340FCCCA008A0A0500C343A048080314280A20104401044011C986 ),
    .INIT_27 ( 256'hC30C32FF03FC3FFFFFFFFFFFFF0F7CFFFFFFF33E42A13CFCDA1212114085094C ),
    .INIT_28 ( 256'hC1048D3E78066144240B5E2C97B723F6E0004000062C10DBF3000B763B63CFF3 ),
    .INIT_29 ( 256'hACAB15582A2EB523A9A34ADA320B7070C0F2044D0C7012438201C3C230DCE8EB ),
    .INIT_2A ( 256'h12482000088228A28A997C411A20C414158601161F400E2171A2E726C2B880A0 ),
    .INIT_2B ( 256'h3F48359D6657E11D4717BC032D022088010140548000D0802020E840018D2000 ),
    .INIT_2C ( 256'h0020218349020308F35248283524F106321018F257200009046042021C454508 ),
    .INIT_2D ( 256'h2041E04650001042000A0800600D0010419861D84010040211A400854704FF80 ),
    .INIT_2E ( 256'hEB186F0679F7FF978787E7E787BFD79FE7E001F8607868607878787878000000 ),
    .INIT_2F ( 256'h1C20318AFFF6A9FBC47A03EC101040E20707DF54B6951AFAE3E0EB8384789C19 ),
    .INIT_30 ( 256'h011C3EC0C03095FD210F0000002E7047BEA08C3E27A062E22226E04E16F2F10F ),
    .INIT_31 ( 256'hD8FF00F941108A08260808E6010040102EC6412050C0C0200100408908224211 ),
    .INIT_32 ( 256'h9EC961BB9C75FC010A03414312002A44C217E0195603079E46D1E0065180C0F3 ),
    .INIT_33 ( 256'h440802AAD040500A1873048D8909001234458EBF9A6DA14E45614540454A8E55 ),
    .INIT_34 ( 256'hFBD6B583D7CA20082D8E72548440B02C51A88A2AB04900849DD9DD98984AA2B0 ),
    .INIT_35 ( 256'h0A2043F08A385CBD04820A6CCCCCCE4E139C975503FA08E57274745CAA26FB26 ),
    .INIT_36 ( 256'h9451911FC74E62381F3F3455D9BB48FC4926699187637287E7477708EB9FF1DC ),
    .INIT_37 ( 256'h2C8E0127A29894A71735CE147D5C026FA3F321B85D5E2D57DDCCB96FE5A108D6 ),
    .INIT_38 ( 256'hB454015D45675006D80414041014AAB4ADA8662A8B00EADAA94D404B54C52B9E ),
    .INIT_39 ( 256'h44BBBB7FFADC5A1FEFE0AC0263822288063827B82227984322A20A772FC5A895 ),
    .INIT_3A ( 256'hBDDDCF7BF73CFD78894BFFBAEEE7FC6FF47EF7EF19FF46BEDF8F5D9DE55C5C76 ),
    .INIT_3B ( 256'h1015101445544550151015006D47E430EFCEC19F78FA0FBA7FEFDBC000C11017 ),
    .INIT_3C ( 256'h6FFBEFC8B76E8A3F6DBF6FFF9083BDFF4B2ABFE5FE2EFDD6B0DEDEEBEBC74755 ),
    .INIT_3D ( 256'h149F07DB5FA478D8259EAE8BC804F87529F1AAB0A091A1DAE718C8645A2D0EBF ),
    .INIT_3E ( 256'hFADCC9B987548E7C001ED7ED6E007FFFFFE7D01FF7B59E367FAC16D00022D16D ),
    .INIT_3F ( 256'h83E1633FFFF07DFFFFFFFE01F834077251A0594A2C2082A2AA0222AA0A0A0888 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 1 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \memory_manager/Mram_cpu_prog_rom6  (
    .REGCEA(N1),
    .CLKA(clk),
    .ENB(\NLW_memory_manager/Mram_cpu_prog_rom6_ENB_UNCONNECTED ),
    .RSTB(\NLW_memory_manager/Mram_cpu_prog_rom6_RSTB_UNCONNECTED ),
    .CLKB(\NLW_memory_manager/Mram_cpu_prog_rom6_CLKB_UNCONNECTED ),
    .REGCEB(\NLW_memory_manager/Mram_cpu_prog_rom6_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(N0),
    .DIPA({\NLW_memory_manager/Mram_cpu_prog_rom6_DIPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DIPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DIPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DIPA[0]_UNCONNECTED }),
    .WEA({N1, N1, N1, N1}),
    .DOA({\NLW_memory_manager/Mram_cpu_prog_rom6_DOA[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DOA[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DOA[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DOA[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DOA[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DOA[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DOA[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DOA[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DOA[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DOA[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DOA[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DOA[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DOA[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DOA[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DOA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DOA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DOA[1]_UNCONNECTED , N14}),
    .ADDRA({cpu_addr[13], cpu_addr[12], cpu_addr[11], cpu_addr[10], cpu_addr[9], cpu_addr[8], cpu_addr[7], cpu_addr[6], cpu_addr[5], cpu_addr[4], 
cpu_addr[3], cpu_addr[2], cpu_addr[1], cpu_addr[0]}),
    .ADDRB({\NLW_memory_manager/Mram_cpu_prog_rom6_ADDRB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_ADDRB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_ADDRB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_ADDRB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_ADDRB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_ADDRB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_ADDRB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_ADDRB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_ADDRB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_ADDRB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_ADDRB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_ADDRB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_ADDRB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_ADDRB[0]_UNCONNECTED }),
    .DIB({\NLW_memory_manager/Mram_cpu_prog_rom6_DIB[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DIB[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DIB[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DIB[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DIB[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DIB[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DIB[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DIB[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DIB[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DIB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DIB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DIB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DIB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DIB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DIB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DIB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DIB[0]_UNCONNECTED }),
    .DOPA({\NLW_memory_manager/Mram_cpu_prog_rom6_DOPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DOPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DOPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DOPA[0]_UNCONNECTED }),
    .DIPB({\NLW_memory_manager/Mram_cpu_prog_rom6_DIPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DIPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DIPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DIPB[0]_UNCONNECTED }),
    .DOPB({\NLW_memory_manager/Mram_cpu_prog_rom6_DOPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DOPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DOPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DOPB[0]_UNCONNECTED }),
    .DOB({\NLW_memory_manager/Mram_cpu_prog_rom6_DOB[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DOB[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DOB[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DOB[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DOB[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DOB[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DOB[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DOB[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DOB[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DOB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DOB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DOB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DOB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DOB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DOB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DOB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DOB[0]_UNCONNECTED }),
    .WEB({\NLW_memory_manager/Mram_cpu_prog_rom6_WEB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_WEB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_WEB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_WEB[0]_UNCONNECTED }),
    .DIA({\NLW_memory_manager/Mram_cpu_prog_rom6_DIA[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DIA[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DIA[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DIA[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DIA[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DIA[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DIA[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DIA[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DIA[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DIA[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DIA[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DIA[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DIA[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DIA[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DIA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom6_DIA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom6_DIA[1]_UNCONNECTED , N1})
  );
  X_RAMB16BWER #(
    .INIT_00 ( 256'h3DE7C30369211532D358704D6B7A9AD4FFE3DD7C29E2F80CEFEA545E47A08510 ),
    .INIT_01 ( 256'h5814059D1167C9DEF027E070EF70A01441039575F9014270350E0953C3294F5E ),
    .INIT_02 ( 256'hA5F7FF17957B695CE37A16A1D2A962950540020A50211F80A7EA80140CD40514 ),
    .INIT_03 ( 256'h2947EC0A2DD461DF9F3594F5A125417B2B757A001B00000039C5814E2F4FC395 ),
    .INIT_04 ( 256'hCEC0D96218CC48898CE0280B85B91FA9E7BE85CAB62A5B2D8E88A170A80A4178 ),
    .INIT_05 ( 256'hF143EEBF236E47B7C7EE9CE3BF0B0575ECD55B95470A0201C1B21BD87010541F ),
    .INIT_06 ( 256'hADCE71DCE0A3881AB1CA05FF942F30C6763390843383D228C10C433DCE647900 ),
    .INIT_07 ( 256'h19C4755BBB642F77B70075EE0E975E07BD0474DF003170EA5257D04A06D118E2 ),
    .INIT_08 ( 256'h7241D2EB009560051539DEC0BE202A091680145A9BB726205040005538A050CF ),
    .INIT_09 ( 256'h0C040092FFF6FFFAC4100808A021220A515A55DAD2AD200D1508D4AAC4AA1BDC ),
    .INIT_0A ( 256'h4043406182882E8FF60E698302F0210281040194B28E1FE3FEE57E616399181D ),
    .INIT_0B ( 256'hFFFF05F00FEAFFFFF6DA0F0FF12552A5D5C3FE30AAAAAA0F5FF65F9DFFFFCE20 ),
    .INIT_0C ( 256'hFCF897DCBFCFC91DCB5CCD9E1A7EE50FAFABDFFF55FCFF0A5AFEFFFFFFFFFFFF ),
    .INIT_0D ( 256'h2FF49BAD5F5D9F98ADBEA33DAAF6FC577079C9039C94F750D050DFBBA8897DFB ),
    .INIT_0E ( 256'h16A526E02DB1CA2918000C15030D4F2A38096118CF7864881C4C66B052F9CD86 ),
    .INIT_0F ( 256'h6968A08941251540151B946E8D72208188C163A288648F2CA29C710022A00C73 ),
    .INIT_10 ( 256'hAD14A221208F25A14109FD4A515169ADA03969F8BC4A5787AB9672DB4296005F ),
    .INIT_11 ( 256'h8EC1CEA50B94E2AAAE874598CAFF54AAE78DEF442B78F4B9A53A4000000A8BCA ),
    .INIT_12 ( 256'h002D6FF5FAA2A603839758956AD4B5294BFE7E45B47E0C2C7E2FCBC775628560 ),
    .INIT_13 ( 256'h5C2CBE5402C001F80FFEBF21E2024004000600200078000E07E00C0000000000 ),
    .INIT_14 ( 256'h0121A815016483A0392F30460A94730A295EE4500CA30428012245D042394528 ),
    .INIT_15 ( 256'h81F5C12BDC282611613841451CAA7E2D652B2DD7A5AF6D2B0854B6A254AF4405 ),
    .INIT_16 ( 256'h1C794F51407804FF57C2202200AA2A02A4202CECCFEE05CDA145AAE7A5409548 ),
    .INIT_17 ( 256'hAFD6A0DEE2C72E15083370B2E9FEA53ADAA5ADDAFE8A82F57052AB4C7854BA1C ),
    .INIT_18 ( 256'h54F409198AA8CB013EE044F9AA1480216A7428CCF3F8000585B8182D76745614 ),
    .INIT_19 ( 256'hDB5C1801501868CC4F8145059C060A086CA094705929617810DA559BB1E67C00 ),
    .INIT_1A ( 256'hA5BF31C7F00309FFC90F03EA128BF8AA8B45B0F02EC76345D88BC00CB05168D4 ),
    .INIT_1B ( 256'h1EDA4D018018394EB95280F4A1410145F0FD09C053D029E42048468735C68F2E ),
    .INIT_1C ( 256'h28930AA78C2A20D092A238E9600500F27014053D48779D3B9CE9EA9595BB8162 ),
    .INIT_1D ( 256'h55499B5566AA88EE79BAD430E2E69A66FFAB03C003FFD52ED89338001FFFFFC2 ),
    .INIT_1E ( 256'h19A03DD9015ADC25C74483332E9A2FB9B68625888FAA9A77FAA60F46EA972733 ),
    .INIT_1F ( 256'h866345B7BBD5FB7761F64B24F2400820095451C0330714C218E855D166A2AEA3 ),
    .INIT_20 ( 256'hD1E465406A8110101904B23C7D51B9D53102AA62F450171FA89812003A8A0000 ),
    .INIT_21 ( 256'hEE222E820EAAA8EE9AEB5E734EA6AAEEE6DBAB7E924A4FFB5B5DE1E15E1031BD ),
    .INIT_22 ( 256'hAABCEEF520BE0ACAA8A0A3D22AEB75577759BB5595505355F37555D7A9D6EAAE ),
    .INIT_23 ( 256'h5BAABBBBBBAEE1A2D8BA8ABBAAAEB3AABEEB7554377777540501405555111F5B ),
    .INIT_24 ( 256'h1454052E54532ABB8230260E02AB2098AC1CEF557741775FCD5558635F774457 ),
    .INIT_25 ( 256'h1541145490C0551318025F50546177AEE8A2AAAAA0A89AAA0A554511D1556E55 ),
    .INIT_26 ( 256'h58E751500550154151DC1955411D3AB8EA222223C8800890A9E88A2AE9DAFD44 ),
    .INIT_27 ( 256'h24292BA226EA9555009976E1C9B98CF26806844E39C19CAB4FAA88601B012460 ),
    .INIT_28 ( 256'h476AB4FE0E6BEACA0B1AEA44794E7121D3B580AAA8890788EF73A009362E122A ),
    .INIT_29 ( 256'h70005A9600153AD3A9ABACEE888BF82AAEA3234BA554150C50B441835C7C2010 ),
    .INIT_2A ( 256'hADD54079E86E04427FD416D90577B4EA882B82ABBAA2E2BEAAA92202A8AAAAAA ),
    .INIT_2B ( 256'h8AAA2B2EBAF5D49038000E11D501008D3B4EA1A23A886A89A02AB2AC02D7AB9D ),
    .INIT_2C ( 256'h55672BC556FA06FE2FAAA0889F2AB93ACBAAABBAA8AA18A02ADD715155381477 ),
    .INIT_2D ( 256'hADF28EEE3A3A28A280A2CA03BF8E3ADF89F47FDD5775505491445404DF454655 ),
    .INIT_2E ( 256'h8147F63F5FD755C6EEA021D039020120AA8202E678A9881DD41141095D75433E ),
    .INIT_2F ( 256'hE1E0AD5297FE7EEE1C09EE1CBCB8139C3DEAE68E003D1CAE18CA25144D002449 ),
    .INIT_30 ( 256'h4733C7D7D2606BF180181062ABA74C99558C0A8808AA6D4BE701325E4D302828 ),
    .INIT_31 ( 256'h28EB90068F295DAAA3AA2FAEAC6AD4EA06E6545C79004C594387039674DF3A7E ),
    .INIT_32 ( 256'hE5D9CF2D30B5A055B8BA7611CC1B3410ECE10EE7BEA108E04C3919662D3DB89E ),
    .INIT_33 ( 256'h94AD7DFD19EBE3FA47E634E95EBDB7D4C4DDAF3278A9A91D679B38CA3CBC17C7 ),
    .INIT_34 ( 256'h3F2CB2E1E3F048002E5FF794E75B9F384EE3A5E0550388C0019C0645279F6C00 ),
    .INIT_35 ( 256'h7BF3F7F5E01857DF342FA185C4AA65B6D2E7C0BB29D0B54504F1C0534C39F0BE ),
    .INIT_36 ( 256'hCB433CA2120EC2223B778E7E7DCB1A240221E10F57E64671D8F608751476BDFD ),
    .INIT_37 ( 256'hA2C16E49C6947257F73EDE551FD8C732B65ADA78E03A8B00FC7EED31A7E02563 ),
    .INIT_38 ( 256'h9D0B5831A3E7E01CE8102ECC86D8DC79FB861865C6DC4F1E2678E5278EDCC522 ),
    .INIT_39 ( 256'hDCE6AE706A287A697CD50202824C04462C2104E60C0890E20C3AD6B39FC7BC43 ),
    .INIT_3A ( 256'hA971761991107938920626402D53FE0C00A40F29802860051BB8015C8DE53798 ),
    .INIT_3B ( 256'h030C804B709910D2145E58B1251CA4054E0080220C14C18B1A640611091213A5 ),
    .INIT_3C ( 256'h8C3B0A08102712242E0D8A81102712CC220E0F34C69EEC450395C6932F2BFC69 ),
    .INIT_3D ( 256'h14B8742754923E82D00DB7D333CE78331CB23C8C7B9B90E28FF87A86C8774F35 ),
    .INIT_3E ( 256'h18225F6E6146325610740D106883B036002B22377FC6450E0D4444059E374D98 ),
    .INIT_3F ( 256'hEABFFE33D71C22204C4E39089C4A22A4641CE1779A7B84DF7055500801A1AE71 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 1 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \memory_manager/Mram_cpu_prog_rom5  (
    .REGCEA(N1),
    .CLKA(clk),
    .ENB(\NLW_memory_manager/Mram_cpu_prog_rom5_ENB_UNCONNECTED ),
    .RSTB(\NLW_memory_manager/Mram_cpu_prog_rom5_RSTB_UNCONNECTED ),
    .CLKB(\NLW_memory_manager/Mram_cpu_prog_rom5_CLKB_UNCONNECTED ),
    .REGCEB(\NLW_memory_manager/Mram_cpu_prog_rom5_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(N0),
    .DIPA({\NLW_memory_manager/Mram_cpu_prog_rom5_DIPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DIPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DIPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DIPA[0]_UNCONNECTED }),
    .WEA({N1, N1, N1, N1}),
    .DOA({\NLW_memory_manager/Mram_cpu_prog_rom5_DOA[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DOA[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DOA[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DOA[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DOA[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DOA[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DOA[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DOA[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DOA[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DOA[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DOA[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DOA[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DOA[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DOA[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DOA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DOA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DOA[1]_UNCONNECTED , N12}),
    .ADDRA({cpu_addr[13], cpu_addr[12], cpu_addr[11], cpu_addr[10], cpu_addr[9], cpu_addr[8], cpu_addr[7], cpu_addr[6], cpu_addr[5], cpu_addr[4], 
cpu_addr[3], cpu_addr[2], cpu_addr[1], cpu_addr[0]}),
    .ADDRB({\NLW_memory_manager/Mram_cpu_prog_rom5_ADDRB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_ADDRB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_ADDRB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_ADDRB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_ADDRB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_ADDRB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_ADDRB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_ADDRB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_ADDRB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_ADDRB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_ADDRB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_ADDRB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_ADDRB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_ADDRB[0]_UNCONNECTED }),
    .DIB({\NLW_memory_manager/Mram_cpu_prog_rom5_DIB[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DIB[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DIB[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DIB[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DIB[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DIB[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DIB[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DIB[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DIB[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DIB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DIB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DIB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DIB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DIB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DIB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DIB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DIB[0]_UNCONNECTED }),
    .DOPA({\NLW_memory_manager/Mram_cpu_prog_rom5_DOPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DOPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DOPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DOPA[0]_UNCONNECTED }),
    .DIPB({\NLW_memory_manager/Mram_cpu_prog_rom5_DIPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DIPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DIPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DIPB[0]_UNCONNECTED }),
    .DOPB({\NLW_memory_manager/Mram_cpu_prog_rom5_DOPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DOPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DOPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DOPB[0]_UNCONNECTED }),
    .DOB({\NLW_memory_manager/Mram_cpu_prog_rom5_DOB[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DOB[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DOB[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DOB[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DOB[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DOB[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DOB[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DOB[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DOB[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DOB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DOB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DOB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DOB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DOB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DOB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DOB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DOB[0]_UNCONNECTED }),
    .WEB({\NLW_memory_manager/Mram_cpu_prog_rom5_WEB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_WEB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_WEB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_WEB[0]_UNCONNECTED }),
    .DIA({\NLW_memory_manager/Mram_cpu_prog_rom5_DIA[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DIA[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DIA[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DIA[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DIA[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DIA[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DIA[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DIA[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DIA[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DIA[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DIA[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DIA[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DIA[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DIA[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DIA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom5_DIA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom5_DIA[1]_UNCONNECTED , N1})
  );
  X_RAMB16BWER #(
    .INIT_00 ( 256'hD60210A0B08D449A6C61B0D868200000E43FFA920AB29515408A241454450228 ),
    .INIT_01 ( 256'h4450400179055428B520B0F6E818A1FDA891A041422AD44D222242600AD54ADE ),
    .INIT_02 ( 256'hB56C3AA905545EA800AAAAABBEAFABFE2110238B6D44D2105BE1922A2185A2AD ),
    .INIT_03 ( 256'h44A420883440492964230069A51242C106C450052884220212DA1811B106046B ),
    .INIT_04 ( 256'h00295008141058012C14C6030D000091428408920000220201610A2289026B41 ),
    .INIT_05 ( 256'h052A2D1A12056C280028403205285291D24946852D4C508A208201054C1142A0 ),
    .INIT_06 ( 256'h53086934532D0296006162AD6C0008068B41409810204BE2C0008684600100AD ),
    .INIT_07 ( 256'h446A42279414B0100852749AC2022863CA2228554503C2A960A0569080448520 ),
    .INIT_08 ( 256'h596982500919650000015555558208849525010000020241154AC62002A000D0 ),
    .INIT_09 ( 256'h4CA5A2212200306A04D66830A8AFD60B04AD325A25A25865924CEBA146CFFE58 ),
    .INIT_0A ( 256'h6C1516C01640560C0103550146202A23044064808009A0884451190A822A9E44 ),
    .INIT_0B ( 256'h4000111444509142950168280ED20581A811400C262810484501069244E804A0 ),
    .INIT_0C ( 256'h4AC472E9C0D67205088222A9440AA5140511442092548830688044E866980003 ),
    .INIT_0D ( 256'h10D100314C6B610912069805A02A8816D49328000504258223331928E67B301F ),
    .INIT_0E ( 256'h3C60DA0100093A488841004080410C000710E522881101A2011005212006C0A4 ),
    .INIT_0F ( 256'h4521555528004514281284180060110000848D011004825A8C15A2099E008111 ),
    .INIT_10 ( 256'hB28A8A058D1114C4A246A231A055616C1D431040A2354A1198A1216340AA0E11 ),
    .INIT_11 ( 256'h0050306B7D3AB289762043C29484B4160620A031A1482C5B0182C14A03434A02 ),
    .INIT_12 ( 256'h5463FE81B1801811044DB4442028140501406449030DB0C24615105282128A20 ),
    .INIT_13 ( 256'h108C414041000204106A50D1F50D0D1B52489C5A8D3291FB168185400691ED50 ),
    .INIT_14 ( 256'h4829481AC40002C002649144160082000320A0080A050A8C10A8040010224300 ),
    .INIT_15 ( 256'hA2D12E884801133AC00D0A524A110800320AEE23388415086498D01A90963021 ),
    .INIT_16 ( 256'h220850F4B1C2A22222A8228D10301014082C890234CB2058C12C102004236D05 ),
    .INIT_17 ( 256'h6018118B4C0F6D4442A8A8A51451110C5516C58D30A90B528B4D4C80E8F42AA8 ),
    .INIT_18 ( 256'h548AB0429141454630500500100E58541018A20A902000180908D316468A8890 ),
    .INIT_19 ( 256'h089196B20188026944020D1128080845441415650B31A22171AE6512B4352845 ),
    .INIT_1A ( 256'h02242C406449551551225041A08080140E8E4888886A24445623F80594004102 ),
    .INIT_1B ( 256'h0400CC0A2A814100248A080040149286B19512106D111B4A82288A222642C402 ),
    .INIT_1C ( 256'h0AA2890A58C05508284AA08A12142808828015615030400850080554481D0090 ),
    .INIT_1D ( 256'h280AD862A841080502B129AC44900256202045088028944C10589A08D2800209 ),
    .INIT_1E ( 256'h600802004DD62141433151F541148280AA4334D3A1A8BC04002204D228963583 ),
    .INIT_1F ( 256'h014888842A0AA10438784154D31A000A05004400F40AC3DD2402039808BC6845 ),
    .INIT_20 ( 256'hA80AA229520242810404554558A82AA095A2800CA2A082B157D1401004150511 ),
    .INIT_21 ( 256'hAA04008822810015555011251181084814045090920B0896D005460430102AA8 ),
    .INIT_22 ( 256'h610141A1089201090007072512404FA112A4241168880C06946B2046A0010AA2 ),
    .INIT_23 ( 256'h01204030040800068D1AC1866D46224310089428282824082A50112429800284 ),
    .INIT_24 ( 256'h036C90A36FAA00005404C5020111804420ED8DB1B69B6CA9D20514A0520444F2 ),
    .INIT_25 ( 256'h25E92142CA561449248148E40D00D292DB1108081B0DA7680406761041830681 ),
    .INIT_26 ( 256'h6351D364D0994C0CCEB40DA6DA0955B24A5B586C2E85640A0280A0280A032810 ),
    .INIT_27 ( 256'h3CF30C3C3C033000000033CC3CC1C330C00F0C31931830C3263636D5DB50A98F ),
    .INIT_28 ( 256'h8118C4243C4005AE88024434444A050D4439E4CE72480100000FD8997993C30F ),
    .INIT_29 ( 256'hAA7F0118040023C04BCAF83CAC82DC602105300A140C6C60ED0620155018528A ),
    .INIT_2A ( 256'h46D8836D6B56800800A435A22491122001400C091476D0005064C1202CB00888 ),
    .INIT_2B ( 256'h34436232912988900463182A0B560581A0280F1D8DA0B1B1AC60F8D8C08B6363 ),
    .INIT_2C ( 256'hAD019B4D1206C00314D186D24D1044D04103C48144124012009AC6333E241248 ),
    .INIT_2D ( 256'h09B4C1806409200480249088221B61B0DB020500D6B5AD86C348241922D54998 ),
    .INIT_2E ( 256'h0D510D7860787878181858186830381818786066181E06186666666666000035 ),
    .INIT_2F ( 256'h102A81E86949542498D04D9414024099F30113509204189A8244CA4201A40901 ),
    .INIT_30 ( 256'h1112A8C40C378126084455640008420490844A12D4C0028004068011122A9029 ),
    .INIT_31 ( 256'h907E01FC3D1801E8841021621080200148A44420000142220280858B6B62DAC1 ),
    .INIT_32 ( 256'h1B5582B09404FC02161892D82122103922E5010E84050A14C283C042A100419A ),
    .INIT_33 ( 256'h004102E3625943AC6C96238091150C101645A245044C158C1605E480418342A0 ),
    .INIT_34 ( 256'h94294A53C9A50C2276873ADC1480C43742884D2CD0DA6DB41DDD99DC1022D0DD ),
    .INIT_35 ( 256'h82D2DE42E22410014D34DA8CCCEEEE8821CBB5D2164A209442404D5184949494 ),
    .INIT_36 ( 256'h8005005BC10C282A042A1444420C4DD85353342007431BAEC22DB040023BE050 ),
    .INIT_37 ( 256'h244C2D430300509783816912A6D052CECA400081401024075442D1A684880090 ),
    .INIT_38 ( 256'h30459000046417E4C11909180005C2902C3902AA09522A5B01051408505603DA ),
    .INIT_39 ( 256'h0044A2400ADDA5E0107BC5A41261943141081209C40200C2B4B742DD1BD00CC0 ),
    .INIT_3A ( 256'h422320000881C08400B004091B9872840D918918A090D96062B8976408A9B5C8 ),
    .INIT_3B ( 256'h111111044444445BBBBBBBA033F9184827753EC63DC71A74924EE4200388680C ),
    .INIT_3C ( 256'hD40CA7C94A900A12A6C596C06D4785203600B018C083C22A632AAAAAAAD55511 ),
    .INIT_3D ( 256'hEBE1FC48F56AC0A800C0F66FE4FE0F6E2C1E9C5F5CC436C9A96CD26864320EA8 ),
    .INIT_3E ( 256'hE6723305517B31040D9ED6003FEDFFFC000BEB4AD048D6CBEF9E692FBE392E92 ),
    .INIT_3F ( 256'h87E1894F3F8C7A3FFFE001F18307498EC8C028A3728A8202AA0A0A8228A2F5C8 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 1 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \memory_manager/Mram_cpu_prog_rom4  (
    .REGCEA(N1),
    .CLKA(clk),
    .ENB(\NLW_memory_manager/Mram_cpu_prog_rom4_ENB_UNCONNECTED ),
    .RSTB(\NLW_memory_manager/Mram_cpu_prog_rom4_RSTB_UNCONNECTED ),
    .CLKB(\NLW_memory_manager/Mram_cpu_prog_rom4_CLKB_UNCONNECTED ),
    .REGCEB(\NLW_memory_manager/Mram_cpu_prog_rom4_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(N0),
    .DIPA({\NLW_memory_manager/Mram_cpu_prog_rom4_DIPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DIPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DIPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DIPA[0]_UNCONNECTED }),
    .WEA({N1, N1, N1, N1}),
    .DOA({\NLW_memory_manager/Mram_cpu_prog_rom4_DOA[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DOA[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DOA[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DOA[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DOA[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DOA[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DOA[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DOA[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DOA[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DOA[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DOA[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DOA[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DOA[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DOA[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DOA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DOA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DOA[1]_UNCONNECTED , N10}),
    .ADDRA({cpu_addr[13], cpu_addr[12], cpu_addr[11], cpu_addr[10], cpu_addr[9], cpu_addr[8], cpu_addr[7], cpu_addr[6], cpu_addr[5], cpu_addr[4], 
cpu_addr[3], cpu_addr[2], cpu_addr[1], cpu_addr[0]}),
    .ADDRB({\NLW_memory_manager/Mram_cpu_prog_rom4_ADDRB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_ADDRB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_ADDRB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_ADDRB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_ADDRB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_ADDRB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_ADDRB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_ADDRB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_ADDRB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_ADDRB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_ADDRB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_ADDRB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_ADDRB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_ADDRB[0]_UNCONNECTED }),
    .DIB({\NLW_memory_manager/Mram_cpu_prog_rom4_DIB[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DIB[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DIB[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DIB[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DIB[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DIB[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DIB[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DIB[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DIB[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DIB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DIB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DIB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DIB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DIB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DIB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DIB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DIB[0]_UNCONNECTED }),
    .DOPA({\NLW_memory_manager/Mram_cpu_prog_rom4_DOPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DOPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DOPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DOPA[0]_UNCONNECTED }),
    .DIPB({\NLW_memory_manager/Mram_cpu_prog_rom4_DIPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DIPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DIPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DIPB[0]_UNCONNECTED }),
    .DOPB({\NLW_memory_manager/Mram_cpu_prog_rom4_DOPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DOPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DOPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DOPB[0]_UNCONNECTED }),
    .DOB({\NLW_memory_manager/Mram_cpu_prog_rom4_DOB[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DOB[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DOB[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DOB[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DOB[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DOB[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DOB[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DOB[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DOB[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DOB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DOB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DOB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DOB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DOB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DOB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DOB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DOB[0]_UNCONNECTED }),
    .WEB({\NLW_memory_manager/Mram_cpu_prog_rom4_WEB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_WEB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_WEB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_WEB[0]_UNCONNECTED }),
    .DIA({\NLW_memory_manager/Mram_cpu_prog_rom4_DIA[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DIA[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DIA[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DIA[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DIA[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DIA[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DIA[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DIA[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DIA[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DIA[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DIA[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DIA[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DIA[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DIA[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DIA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom4_DIA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom4_DIA[1]_UNCONNECTED , N1})
  );
  X_RAMB16BWER #(
    .INIT_00 ( 256'h398ECA413481172005C4B0C5284A0A50001C3C00014259042D88051A96694B80 ),
    .INIT_01 ( 256'h4935A5B05122619AC046D4608E62C15002D7041060025AE0560E050B4A6D3C5D ),
    .INIT_02 ( 256'hC697DAB4A65DA05684624DB57D31A214E59958697890120243CC8200BA903E18 ),
    .INIT_03 ( 256'h2100E8082464314018173AA6892DA166A4713A00202403846A1692436F5D961E ),
    .INIT_04 ( 256'h425F51EA8800228042C82F5FA6A01221D7D21588F2284826002A816030A01168 ),
    .INIT_05 ( 256'hC58B72A7ABFFA4EF348C12C320E925FAE47EB21822C6D6190120133951551154 ),
    .INIT_06 ( 256'h356E6950C292001285AD549750A4938C48436B50A20268324C318945A944888A ),
    .INIT_07 ( 256'h181AD9D111E98310F39BC57578CA811009BD40E099E9D4B288D20403048090AA ),
    .INIT_08 ( 256'h92A1AE528F1186A4D081965298004C71242950E3324692A86A14225638C402CF ),
    .INIT_09 ( 256'hA8102290EFFEF3FB52102712181088610508504240A5900015947C7FD07E4824 ),
    .INIT_0A ( 256'hDA90C2124D3681001B101A2238E86408110042D8D62F1E13F8814B248A512078 ),
    .INIT_0B ( 256'hAAFAFEF0FFBEFFFE09E0F0F20C0FD00F7812A9F0F0F050A60FEB8B8050F03038 ),
    .INIT_0C ( 256'hB8CA97DDBFCFE91DCBFEFA99956995CFA0500502DFA3A03550A900FFFFFAAAAA ),
    .INIT_0D ( 256'h1140A8C4D39AA6CB3C476E6263B91731C6CA605EA60597909090DEBBA8890DEB ),
    .INIT_0E ( 256'hEBE4000069214000503AA9444209892C20A441968D34524B1028442044A10011 ),
    .INIT_0F ( 256'hA5B5822589213000011A14E83CC721AAC2C56062288193689769A4A0A8A1E415 ),
    .INIT_10 ( 256'hA05A8089280E37FB49AB270C605974A492213530F0891AD483196BDB3E108049 ),
    .INIT_11 ( 256'h18053C962E18A0AA2AD64301226D3880D41042462D60D820460D800000122DAA ),
    .INIT_12 ( 256'hC4252DD5BCBCBC2BC30648B1A378C4310D6C78249A4D6020483D2D0DA69B11AF ),
    .INIT_13 ( 256'h4C2CBE540CC001F00FFF3E03C0490B2B0EC0EF80384383C8C6180E06C180E031 ),
    .INIT_14 ( 256'h0104239019044208B02418022C08E62D0458D04A32A244C4F4825BB7D0A5AC11 ),
    .INIT_15 ( 256'hA0D5512356AA2545413B0951328C5A210DA22814C425F52C0914FED652290700 ),
    .INIT_16 ( 256'h18650811BC688495FD772F3555F8EA228714FC48092DE50485042A84D43C9800 ),
    .INIT_17 ( 256'hFFFFE0FFC0C0261112C39090A5DA9436148625C8D20A6AA640508A1A2418D81A ),
    .INIT_18 ( 256'h52D000060CA290411A06D4102030C56989733488A291355144A558293571C5BF ),
    .INIT_19 ( 256'h1C5BE0EA12893000880D880C21E9095024851291EA204529B112419A2D444861 ),
    .INIT_1A ( 256'hC4BE28B52CB413CB024CCCE6D065167208443D364DA68389A42D9B103D0131B0 ),
    .INIT_1B ( 256'hFFD44B3C01F3F14AA102649090101544933B60BC22019988202604262D09A428 ),
    .INIT_1C ( 256'hE6891BA3249E863087C014B18B86F0D24E1384204814183480C1A81010337913 ),
    .INIT_1D ( 256'hA2B666AAC4553740827583E7F7C410885555F83C03E1FD1DFF3792001FFFFC24 ),
    .INIT_1E ( 256'h4DF17CAB49BFEFFFF3E7D7577D7557D7E0D480ED05054AF29FF3ED13C13F1622 ),
    .INIT_1F ( 256'hBEEF4513001422001E21FF37FEE10C381BFEF3D57BAD37EA3ED07EFFFFF7F7F7 ),
    .INIT_20 ( 256'hD76667EDFFAAEABAAEAFDFEAEBFBFFD7FBFFFFF6FFFFEBB78CB57F5DDFD55D77 ),
    .INIT_21 ( 256'hFFFFFFE79F55BC7F39BDCB7EFFE7FAFEFB6BFF6FFFCBFE5B7F6EBD53753F69F6 ),
    .INIT_22 ( 256'h7CC3FFE037BF5A8B3FFFFE8252BDAED8FF76AA0A83CA70E738FAABCF037B5DB1 ),
    .INIT_23 ( 256'hED76C7FFFFF76355557F3597C17747CF7FBDAEDA8FFFFFFAFFBFEFFD5C888DED ),
    .INIT_24 ( 256'h9C712C5DDE730E2A5843EADC9911C581C6E0E2ED8FEBBB3BE39BF28AFBBFAA3D ),
    .INIT_25 ( 256'h36F38DC1D011593836C145704DF7F19684442C5DD74AA2A2CA9C5111F9B31FF7 ),
    .INIT_26 ( 256'hBEE311512CF4BD3D55DDEDCFE15518C5EAAAAAA8BB5BBBB99F58D76AEACF876E ),
    .INIT_27 ( 256'hCADFB267FAAAA7160340008FB062F51C01501118E0ABDC39F07BBFD2A6F89E27 ),
    .INIT_28 ( 256'hF74E272B2D223A2F548EC637BEAE2DFE818A8093E413B2456231816CAF13CE5D ),
    .INIT_29 ( 256'h8AAB5868FBFC1978CDA28ACBFD5D0817E68AF220A9C70BF5EE53FF296544BEF3 ),
    .INIT_2A ( 256'hF8710D978A3F09D5C04E3D76B3F19E06013203328990800E801FFF0EEDE801CA ),
    .INIT_2B ( 256'h480089A4D0B142149408BF81D14A114559E268C060016AA8A8025806C97C198C ),
    .INIT_2C ( 256'h50FDC168361B55FF2AAF941C08DFBEEABEFFFEB2C72C5DF0CECC4A80143C8DB5 ),
    .INIT_2D ( 256'h8809CDBAFF37AA88281A2AF37FAB36BDC836EFCBD51738F577663226DB6FD9D5 ),
    .INIT_2E ( 256'h05949F1A6ACCDFE65670F8BBF3C61991ECF118F30DA6FB0ACC6FCC744E72D815 ),
    .INIT_2F ( 256'h808085031B48488D10498910DA324210218B016D3C18582C40C20D1C5910A24B ),
    .INIT_30 ( 256'h050315136C444B005014405224A7C8211488AD56071A498D2484204068240A09 ),
    .INIT_31 ( 256'hCACB1A1B48A0143882894AB0B54B118ED1280414422862102A0424111110A448 ),
    .INIT_32 ( 256'hB1A1EC4600D52379A2AC5822132042C8C8C08C84F2D088CD12311544362EBD94 ),
    .INIT_33 ( 256'h30A00028109164C815A08A201224D6900AA4CD0509DF20458428200DBAB6D354 ),
    .INIT_34 ( 256'h2490CA0002600840204B091815620080AC9363204228880001E100445062C80B ),
    .INIT_35 ( 256'h492952992D1004120AA0C045040855F143212AA0309896460A05844008A02228 ),
    .INIT_36 ( 256'h8810148C224EC506514590100148A228023DA31F1214114004D11564104014A6 ),
    .INIT_37 ( 256'h014804A404029016161F05651B185600D04B496A082A0820060B4A014042C580 ),
    .INIT_38 ( 256'h16AC005121E3E858C8092840A40014512954550144A316E0001088010A081010 ),
    .INIT_39 ( 256'h50908D800909484F6CD1052389241C12802512806422008BB29294A29F06360B ),
    .INIT_3A ( 256'hA914762082216AB08A46B5442143800164B68A35000441004AB0B9562A522D10 ),
    .INIT_3B ( 256'h351D90E07068232228A8B14D69588485CC902448F9691122540C14A28A15163B ),
    .INIT_3C ( 256'hEAA7132D92AAEC04724098294416A4AAC12D42880505547069A6DB8A3E037D38 ),
    .INIT_3D ( 256'h0026642C8240852984041402B2341026325A2848420215082964400080415A4B ),
    .INIT_3E ( 256'h6128A45884544215106008804483A67491221022240828249E41482BBA054218 ),
    .INIT_3F ( 256'h90445421221C5104080C58009820AA8A22188444096320222A0020011F1F6C70 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 1 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \memory_manager/Mram_cpu_prog_rom3  (
    .REGCEA(N1),
    .CLKA(clk),
    .ENB(\NLW_memory_manager/Mram_cpu_prog_rom3_ENB_UNCONNECTED ),
    .RSTB(\NLW_memory_manager/Mram_cpu_prog_rom3_RSTB_UNCONNECTED ),
    .CLKB(\NLW_memory_manager/Mram_cpu_prog_rom3_CLKB_UNCONNECTED ),
    .REGCEB(\NLW_memory_manager/Mram_cpu_prog_rom3_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(N0),
    .DIPA({\NLW_memory_manager/Mram_cpu_prog_rom3_DIPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DIPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DIPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DIPA[0]_UNCONNECTED }),
    .WEA({N1, N1, N1, N1}),
    .DOA({\NLW_memory_manager/Mram_cpu_prog_rom3_DOA[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DOA[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DOA[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DOA[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DOA[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DOA[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DOA[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DOA[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DOA[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DOA[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DOA[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DOA[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DOA[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DOA[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DOA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DOA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DOA[1]_UNCONNECTED , N8}),
    .ADDRA({cpu_addr[13], cpu_addr[12], cpu_addr[11], cpu_addr[10], cpu_addr[9], cpu_addr[8], cpu_addr[7], cpu_addr[6], cpu_addr[5], cpu_addr[4], 
cpu_addr[3], cpu_addr[2], cpu_addr[1], cpu_addr[0]}),
    .ADDRB({\NLW_memory_manager/Mram_cpu_prog_rom3_ADDRB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_ADDRB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_ADDRB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_ADDRB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_ADDRB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_ADDRB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_ADDRB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_ADDRB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_ADDRB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_ADDRB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_ADDRB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_ADDRB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_ADDRB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_ADDRB[0]_UNCONNECTED }),
    .DIB({\NLW_memory_manager/Mram_cpu_prog_rom3_DIB[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DIB[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DIB[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DIB[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DIB[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DIB[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DIB[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DIB[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DIB[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DIB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DIB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DIB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DIB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DIB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DIB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DIB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DIB[0]_UNCONNECTED }),
    .DOPA({\NLW_memory_manager/Mram_cpu_prog_rom3_DOPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DOPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DOPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DOPA[0]_UNCONNECTED }),
    .DIPB({\NLW_memory_manager/Mram_cpu_prog_rom3_DIPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DIPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DIPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DIPB[0]_UNCONNECTED }),
    .DOPB({\NLW_memory_manager/Mram_cpu_prog_rom3_DOPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DOPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DOPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DOPB[0]_UNCONNECTED }),
    .DOB({\NLW_memory_manager/Mram_cpu_prog_rom3_DOB[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DOB[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DOB[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DOB[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DOB[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DOB[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DOB[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DOB[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DOB[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DOB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DOB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DOB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DOB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DOB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DOB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DOB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DOB[0]_UNCONNECTED }),
    .WEB({\NLW_memory_manager/Mram_cpu_prog_rom3_WEB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_WEB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_WEB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_WEB[0]_UNCONNECTED }),
    .DIA({\NLW_memory_manager/Mram_cpu_prog_rom3_DIA[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DIA[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DIA[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DIA[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DIA[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DIA[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DIA[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DIA[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DIA[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DIA[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DIA[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DIA[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DIA[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DIA[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DIA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom3_DIA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom3_DIA[1]_UNCONNECTED , N1})
  );
  X_RAMB16BWER #(
    .INIT_00 ( 256'h4F9E6C7CF8AA75B7FED57AF55EBEB00092F81B1B03F8819FF2CF779C6C6ECB1D ),
    .INIT_01 ( 256'h367F19C386F2F89FBBF768DB5F1EFD31E6CBF574F88717E0D7D1F59501F5B321 ),
    .INIT_02 ( 256'h5AC8700235554C01000AA8BEF7CE62A82FBAD1DDB4FE5FD71C19815EECD63D49 ),
    .INIT_03 ( 256'hBED2194463A92CB68593A475009B3663AF83A8AA9DC0F0D733B4350F235586C5 ),
    .INIT_04 ( 256'h2C7F754534BEFC046E5D9700020000CAEBD69AD95C001FDC4A41AE82800E8FE9 ),
    .INIT_05 ( 256'hA69D34BF5FE7FEA0B599B93E079F795A434E7DAB7BFECCD7D7C98F9321DB20DD ),
    .INIT_06 ( 256'h43AE16C648BEDB6965F4F0AB780004AB7DABB04D49332176E0005B72B4F59CFF ),
    .INIT_07 ( 256'h2C06C8850EAADB0F660E704DDB4753810DF55D7ABDD2483EF0120512C0AA923A ),
    .INIT_08 ( 256'h592C94DD5318135FFFFCFFFF00702A104BB700AA52872A410A0A9E719BB028BA ),
    .INIT_09 ( 256'h0B454792A50023D72D455FED5D557024492F94C14984C204A6C66D6823655423 ),
    .INIT_0A ( 256'hC892CCC68507A528D01A52C8A6333650CA0A51A01C5B4A2EBA07486B14F6102B ),
    .INIT_0B ( 256'h29C645F2C2BACAEB0625E16080F44B9301DB2C4002825FED643DF4D34E8F9EE2 ),
    .INIT_0C ( 256'hCBA7330158BA6B15EC8B15FDA617F698B0AAEED3493C9422C94A2E8655493880 ),
    .INIT_0D ( 256'h7923E4EA2B55D79678D1685C35A360EBB9E84DD2342E29C7E2AA8CD40E121C1B ),
    .INIT_0E ( 256'h80CE93A2810E81654777A36D4F77828A104B0A9A79DC94C51DD84AAD4967E2CF ),
    .INIT_0F ( 256'h8886C0000186098A9E7AE622A10646A8AED1881DA6CC8F8D96B3A52E40511DCD ),
    .INIT_10 ( 256'hAAA3ECB7CB9E3DAF5EC553FFEB4D7D76862038BF9575FDEA8423F6FFD49A28A3 ),
    .INIT_11 ( 256'h9A813BFFED3A9165454A38894AD6D60123EA86BBEA5B3EBABD5BE38BEFC2E8DB ),
    .INIT_12 ( 256'h71DAA3075B4012EBACAF6F868A02C16058163AC502A74E34F140E3CCC8FA57F6 ),
    .INIT_13 ( 256'h3ACF35C11DB6BB6C33515EB92B8006D4AD96F28D07A9C21F47BFBF28F5F50788 ),
    .INIT_14 ( 256'hFAAFD63DAFF042448856D8459610D05712BCD04E6D05FA5A4CB4AE42B90776AB ),
    .INIT_15 ( 256'h64C3C8F9EE284298C09CF5FD383A2D4BCDDC20924252504C2ABDBD97ECAF6FB0 ),
    .INIT_16 ( 256'h5314820383D22A2AD97C5F5FBD6EA44594AADD93BA5102D5850A5B431A92CC95 ),
    .INIT_17 ( 256'h161DDA78C6205E36AC1215D5B9A62372B92DCADC2B9635DD3C04892C6215144C ),
    .INIT_18 ( 256'h8646A16B4AECA3A12D145037D7631C406B8C0514B21808775D26A9756FCC754C ),
    .INIT_19 ( 256'h4B5B6CCB885B2D6583DBDCA915ED634DCC8ECA97A219A99DAB485D6CAFA9ED36 ),
    .INIT_1A ( 256'h5992C29731648368B2912196036C6E4A462153334CA0A999B51FF00F6F5A0B52 ),
    .INIT_1B ( 256'h22EDA2286E59F98B30434DA769620595B8918701622CDEE7434C44CCD20D217B ),
    .INIT_1C ( 256'h0DBF442250D0558D1558FAAA945A7BF4CC989A51FC84A29A7BA551462C0D6449 ),
    .INIT_1D ( 256'h144D2D50DAC16C641628AC2924526554B9A08B14B4BD0A8CF45042C88AD2660D ),
    .INIT_1E ( 256'h947347236ABBFB226CBCA40DA34FDF71442E13E9CB3977DB628000E94DAD6403 ),
    .INIT_1F ( 256'h98508035683C034A46023862B09E109DBA84C63A26004B6B6F56919121471AEB ),
    .INIT_20 ( 256'hDE161134E965D24B47AB88ACF50194EE4465349E04D5A7276D2AB9899AE49AA1 ),
    .INIT_21 ( 256'h0D52B77711B1272662324E8CA94B8E81F58969315B5F355C42DBA1A423531F49 ),
    .INIT_22 ( 256'h38DEBB5540793C87B3D860FB432CE004C940AF0657AC00000321810A0110140A ),
    .INIT_23 ( 256'hBEA8320000000018B162448B0D33180A00240D108090911090213E009833104C ),
    .INIT_24 ( 256'h4AB383D3AF3C000010110400B25C6C801F12524EDB4DBA051B85BA98694D260D ),
    .INIT_25 ( 256'h19B2520A9B0502124928F44AF392EF6D24BEF2EF4DA7554ACACD092CB2C99724 ),
    .INIT_26 ( 256'h34FE069BAAE2A8F2814AC2DB7CA38AA93DE4AD3FB86D3960B02C0B02C0B0918E ),
    .INIT_27 ( 256'hD555557328C17030CC30F0CF30A38A0CC24928A11AD4AA8A2149492026EDB82A ),
    .INIT_28 ( 256'h96574C86642C2932FF0D7AA01AFDECBAEA065B3FA808000000F328A89A85C0CC ),
    .INIT_29 ( 256'h9D007074024CF00700020140200740F9C23E851148E1F5A70F65055FE39D0162 ),
    .INIT_2A ( 256'hC125249392C16C866EE599599B6CCC97778613793A2490D0E392EE1E72F8C999 ),
    .INIT_2B ( 256'hE82257833FDA620D930FB52597066198330CC1C25251CE4E4390C727373C9494 ),
    .INIT_2C ( 256'h10DC6F9A84A36399456B4BA4F6BCD77F53143C0B91A89444A2A72948936635B4 ),
    .INIT_2D ( 256'hD3DD13C409444A2128B92502440DB4DA6E99668A294A56D36B928954651E1085 ),
    .INIT_2E ( 256'h0F68EAE51470605050505050502830505055145555554555555555555500000A ),
    .INIT_2F ( 256'h56C4F542B09BEDFFC5300364909A123216138DDCDF97516CC34369BA80C2793D ),
    .INIT_30 ( 256'h222ED07062188976217E0012A12A7477F6E0AB1C37AA48E08083EA5F7470A00A ),
    .INIT_31 ( 256'h563C03FA420A8A1820E59CB084A508407A6A310CC7AE101884A5005C9C972722 ),
    .INIT_32 ( 256'hB68D6D2BDE65FC114B4F25255EC5EC4CCB03E9234ADA11FA70878049D2B70777 ),
    .INIT_33 ( 256'h9660908FF642359EB82601881B4DC6045204B63BAE85115ACD69A43323E7AFDD ),
    .INIT_34 ( 256'h00000000000112983FCA4418A658D47D3160DD10E80820859151111110F9F1E4 ),
    .INIT_35 ( 256'h12180BF6907C9D9024824A400000000252940694D3F661F2742CF8DC4B000000 ),
    .INIT_36 ( 256'h5EA1041B1B8C29A0243191F0F31878FD00745134B6683507E974CE62731655FD ),
    .INIT_37 ( 256'hFDEE2C8AAAB4F6040511AD7C6FDC583AE80129EB68DE7D1D51EFBB7DBFB5FD7F ),
    .INIT_38 ( 256'hA8F422688F5558040A1202122222A8BCE425A7331F2947E98E8F55746DE52358 ),
    .INIT_39 ( 256'h1102012378DC100100D24786EB220A2822842080C03630223FFFFFFFF53A6AA6 ),
    .INIT_3A ( 256'h0010A6080558000022013A82800192200000420088000080020066FBE4001002 ),
    .INIT_3B ( 256'h0000000000000000000000068044AEA00200001AFC00080035C00201D4003D80 ),
    .INIT_3C ( 256'h040087FFFFFE0010040100000300000000040004740040004200000000000000 ),
    .INIT_3D ( 256'h000283FE9F4FC000002901101101410082820101020000810020000000000820 ),
    .INIT_3E ( 256'hE0001C14F0021105002108109E00000000005024090229000000000000000000 ),
    .INIT_3F ( 256'h8245C4165E6366C0001F81C96289800980400046BA2A8A088228A23D7DF70008 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 1 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \memory_manager/Mram_cpu_prog_rom2  (
    .REGCEA(N1),
    .CLKA(clk),
    .ENB(\NLW_memory_manager/Mram_cpu_prog_rom2_ENB_UNCONNECTED ),
    .RSTB(\NLW_memory_manager/Mram_cpu_prog_rom2_RSTB_UNCONNECTED ),
    .CLKB(\NLW_memory_manager/Mram_cpu_prog_rom2_CLKB_UNCONNECTED ),
    .REGCEB(\NLW_memory_manager/Mram_cpu_prog_rom2_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(N0),
    .DIPA({\NLW_memory_manager/Mram_cpu_prog_rom2_DIPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DIPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DIPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DIPA[0]_UNCONNECTED }),
    .WEA({N1, N1, N1, N1}),
    .DOA({\NLW_memory_manager/Mram_cpu_prog_rom2_DOA[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DOA[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DOA[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DOA[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DOA[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DOA[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DOA[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DOA[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DOA[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DOA[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DOA[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DOA[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DOA[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DOA[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DOA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DOA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DOA[1]_UNCONNECTED , N6}),
    .ADDRA({cpu_addr[13], cpu_addr[12], cpu_addr[11], cpu_addr[10], cpu_addr[9], cpu_addr[8], cpu_addr[7], cpu_addr[6], cpu_addr[5], cpu_addr[4], 
cpu_addr[3], cpu_addr[2], cpu_addr[1], cpu_addr[0]}),
    .ADDRB({\NLW_memory_manager/Mram_cpu_prog_rom2_ADDRB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_ADDRB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_ADDRB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_ADDRB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_ADDRB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_ADDRB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_ADDRB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_ADDRB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_ADDRB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_ADDRB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_ADDRB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_ADDRB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_ADDRB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_ADDRB[0]_UNCONNECTED }),
    .DIB({\NLW_memory_manager/Mram_cpu_prog_rom2_DIB[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DIB[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DIB[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DIB[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DIB[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DIB[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DIB[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DIB[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DIB[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DIB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DIB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DIB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DIB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DIB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DIB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DIB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DIB[0]_UNCONNECTED }),
    .DOPA({\NLW_memory_manager/Mram_cpu_prog_rom2_DOPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DOPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DOPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DOPA[0]_UNCONNECTED }),
    .DIPB({\NLW_memory_manager/Mram_cpu_prog_rom2_DIPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DIPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DIPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DIPB[0]_UNCONNECTED }),
    .DOPB({\NLW_memory_manager/Mram_cpu_prog_rom2_DOPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DOPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DOPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DOPB[0]_UNCONNECTED }),
    .DOB({\NLW_memory_manager/Mram_cpu_prog_rom2_DOB[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DOB[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DOB[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DOB[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DOB[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DOB[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DOB[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DOB[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DOB[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DOB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DOB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DOB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DOB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DOB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DOB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DOB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DOB[0]_UNCONNECTED }),
    .WEB({\NLW_memory_manager/Mram_cpu_prog_rom2_WEB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_WEB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_WEB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_WEB[0]_UNCONNECTED }),
    .DIA({\NLW_memory_manager/Mram_cpu_prog_rom2_DIA[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DIA[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DIA[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DIA[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DIA[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DIA[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DIA[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DIA[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DIA[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DIA[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DIA[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DIA[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DIA[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DIA[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DIA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom2_DIA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom2_DIA[1]_UNCONNECTED , N1})
  );
  X_RAMB16BWER #(
    .INIT_00 ( 256'hB5E5D007FFA84616D38AC21FDF4796F4FFFE34030526C41AFFFAC07C0F88C514 ),
    .INIT_01 ( 256'h360020854C248B17B385F8D92C7BA73451129575F8498859358C8B57C5256ED8 ),
    .INIT_02 ( 256'hADB34CA7044B6A282C685722E5AF4AA50942206B41122C862F8A80A031140345 ),
    .INIT_03 ( 256'h39C7687AA8D0528F11466E855105610F2D6573001123F85956A597C1AD0BC3B5 ),
    .INIT_04 ( 256'h57606B28E2957B2929A225DD85EF2CAF96B6A58E9D3EFEBF452A05F438919D6B ),
    .INIT_05 ( 256'hA1C93F23626E16DA2EAAD5AAAE8A872F88A1E2865B292B4FE6DE6820A662662A ),
    .INIT_06 ( 256'hBB28711583AAA870F50A75D13D3EA9DA4ED37EFD83077EFAE57B5FDF2900BDC1 ),
    .INIT_07 ( 256'h0888373666AB0825D0313E0C27AA07384F5584139099029A1A54603C16C3CA52 ),
    .INIT_08 ( 256'hA85FD1F5A1AE2F7DBC9F52E2A9805A052F26527AA246F267592743DD22A00033 ),
    .INIT_09 ( 256'hE01F8A5EEFF6F3FBB3D03BF7F57D869BA97D7F56F6FE9D0520FF2A554E55333A ),
    .INIT_0A ( 256'hF5F7ABBCD74F779D644EAE0504242426C620CA44EA49C00BFE2C9175FC402F15 ),
    .INIT_0B ( 256'hCFFFC9CC0FBBFFFB0985C0CA0ACA6F0C6699F50CCCCCCCC600092000E8F03015 ),
    .INIT_0C ( 256'hBACD95CCAFEED91CCA5CCD933C333FA050440E8A6CAAA00CC55500FFFFFFFFFF ),
    .INIT_0D ( 256'h04862B5318080C63B41047585AD005A2B4205948059495109010CCAB88890CCA ),
    .INIT_0E ( 256'h940526C40494FEA91A81858D114543AA8C09200871787E881A052A52D234AC87 ),
    .INIT_0F ( 256'h7D38AC2551613000001F807EA96CAF0710F27586A0A91786A1F74F41807C0E40 ),
    .INIT_10 ( 256'h6D36A1051029648143E868D2B5472DEFE2ABEB7E97DADC4D87945E684310305F ),
    .INIT_11 ( 256'h0B934EBD68B5820087D485B0F27FD7BEE6D7B5B2A922B81BFD7A8000001B0F0C ),
    .INIT_12 ( 256'h240E46A7640C084B03163C9D7A9FE7A97ADEEBA5B4FF05AC9AA45B570503A170 ),
    .INIT_13 ( 256'h5D7DFF55018001F83FFC8330A0422AA009A0D08024324224B5D46D05A1409029 ),
    .INIT_14 ( 256'h0889582C0C614348691F04540F1A734D437C843B9AC043AE013B05485AF90349 ),
    .INIT_15 ( 256'hC51FB3A47AFE76DCE89021F79AAEC82DC4A9B6C7A599AFAE2D7E98F316F9D025 ),
    .INIT_16 ( 256'h9071DB39417C16CBFF88C2BDFF54A777DDA9048CEF6A0F0FAD559F97A541C151 ),
    .INIT_17 ( 256'hAFFEBFFEFE471F551362D1781B349CEA848C5F46BEAAE6873432A24C015FF304 ),
    .INIT_18 ( 256'h12F401CAA2DB1A05A246D5A88B0D046857D3107DDDFA34991D384024FBD0C5BE ),
    .INIT_19 ( 256'h50B0736334681BD5DEACFD93766D8791B2691BDD3609611DB5833719FDBAFD6A ),
    .INIT_1A ( 256'h2BE895F3FD36CC497A2AD56001E7DE1987836DA6389CC287030F04F86C2E3A31 ),
    .INIT_1B ( 256'h00CF6F81841829EFF152E0C472101142D1E008C037B58168224656C46859374E ),
    .INIT_1C ( 256'h8D4DB6A1C7B15A9C3722BAFBEC1504FB7054276CEC6F5D6372E3FA5454728350 ),
    .INIT_1D ( 256'hB2FFFFBEE255A2BFFF75D3357DE21BBBAA66E63B831815AAAAAAA6F81FFE03F6 ),
    .INIT_1E ( 256'h5411447B0881AEA8D0A1519B87FF7F7F6254A87783ADF21DA55CAE5DE9BD9F12 ),
    .INIT_1F ( 256'h2F73EB475585FAAABF435F40AE2104181ABAA8555BAB13E81E5A6F07FFF75F51 ),
    .INIT_20 ( 256'h2FF232AC11AAEAAAAEAD023EFEA8620AA85555D9ABAABEA964357755F5555574 ),
    .INIT_21 ( 256'h40AAA48A280140003533D7557FEFFAAFFDB7FDAB841786393D172D6297057137 ),
    .INIT_22 ( 256'h936E5540085592800AAAAE06AE33F1AD00A7AAAAA81B8B30420AA8300067E35A ),
    .INIT_23 ( 256'h978D68000019984180016848741980329033F1AD52A00201485214837A66619F ),
    .INIT_24 ( 256'h0308CE5FC00DA9CE482DAAECA089B6BF8138371AD23C4C4C34F103CF0C80FFC1 ),
    .INIT_25 ( 256'hFC5F07416F9D71F3DCFDF17FAD775AEEF1196D5DC75FEB338353B54CC04B9FF0 ),
    .INIT_26 ( 256'h3C35DDFCCEF33FB5F75F4D6BCFD7AE98EABAAFADE76AEFEFDF5E86258D7F33CC ),
    .INIT_27 ( 256'h9FDAB27EBAA8D4D96A42A88281C0DD3481981118C181C6A7EFFDF8FD72F0D908 ),
    .INIT_28 ( 256'h51E9C22618EF6E2282A9CA2808A370318AFEFFE7F972A390BF5AFFB8EE408F9D ),
    .INIT_29 ( 256'h700271051444AEFC93B99012A01064E7B7CCB0D43539F7DF675DB413EFC5C779 ),
    .INIT_2A ( 256'hF033BE151C9DFA2F4F2CFDC4CDDEFE6666547805E5C15801001BBE76616001A3 ),
    .INIT_2B ( 256'hA001C28C315DE32217F3352DDF22CB79AFF02499F066689EA5962806E97998D7 ),
    .INIT_2C ( 256'h7A2913128AF406584047C1798387328631742D4A3EA391E64957526CAAF704DB ),
    .INIT_2D ( 256'hD28C16AF305BA62A7E90A9E5B7085B2A15E83B20F981B3017408B8C053413723 ),
    .INIT_2E ( 256'h174138785FB902BBEDC67EBE279FA307F1EE6F4001F82C7DBB2FBEBABAAEE0FE ),
    .INIT_2F ( 256'hE8E8AB5EB7DA7EE53D08AE3EEF9857BC79C7AE8C00795C4F3ECA480020A48240 ),
    .INIT_30 ( 256'hCA229A56D7A8A255E668F1A32EC043A98D019AAAB86785DBF547742ED4ACA830 ),
    .INIT_31 ( 256'h4BA8986AA2AA29A6A94C0E202503588D4F7A2668A0126D568295B6A063A5CA92 ),
    .INIT_32 ( 256'h976B2B0F56E28F6C040EFE72B52AD739E5EA9EBDD8D299E52A781DB6AD64008A ),
    .INIT_33 ( 256'h18B45DD45858E06EDAF49C7B2E2FA556D6A7A7A639F43179C57B225EB29A371D ),
    .INIT_34 ( 256'hAE5BAF94E2DD2348EFD7E8159752DCB14AAA0A49072F9800016202077BFDE501 ),
    .INIT_35 ( 256'h7198FFF5C55895BF7EEEE9E6529A4687F6B0B8D27F03B71796D145DB0D27345D ),
    .INIT_36 ( 256'hFBB1421B16C6CBAB03AAD3EAFAC08826D90554819A2EDF514B372CD5DCE63FFD ),
    .INIT_37 ( 256'h9A687A67B3A3599775839A76D63BF754BC42FA79EE5A89454F1AFBD4EEA06545 ),
    .INIT_38 ( 256'hBB26DCB592082454F81A67543C3FEEBFBD8A3DF28A438E17AEEE614EE4D58D5E ),
    .INIT_39 ( 256'h7B5B4E1A31868B615C28812C9FEC903E84683F3B1DFA10595E9BDA7DD2A5A852 ),
    .INIT_3A ( 256'h1CAC3657D5808DB8072906A26DD0708929A6956AE2AB0B42F1388B18B539D6FA ),
    .INIT_3B ( 256'hEF40340D33955914557EC84404082444824E76AF04D91BBF2C01349F4D4E9884 ),
    .INIT_3C ( 256'h2524C020B41D56ADD978C86537779645AE9A3BDF57EFBA1B392ED3556546CD37 ),
    .INIT_3D ( 256'h059555492F26BEAA19A9AE5751EAFA95EEC08D655A9AAE4A0E3E1A0129463556 ),
    .INIT_3E ( 256'h2A9A6FB4B722DE7FA6201F340531A1348C392EBF5255557ED12CA50222FEAEE8 ),
    .INIT_3F ( 256'hDA7FACB0B10C3EB9619CBD600C3062C5D75881B65F5B84DD509C448A21E18A31 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 1 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \memory_manager/Mram_cpu_prog_rom1  (
    .REGCEA(N1),
    .CLKA(clk),
    .ENB(\NLW_memory_manager/Mram_cpu_prog_rom1_ENB_UNCONNECTED ),
    .RSTB(\NLW_memory_manager/Mram_cpu_prog_rom1_RSTB_UNCONNECTED ),
    .CLKB(\NLW_memory_manager/Mram_cpu_prog_rom1_CLKB_UNCONNECTED ),
    .REGCEB(\NLW_memory_manager/Mram_cpu_prog_rom1_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(N0),
    .DIPA({\NLW_memory_manager/Mram_cpu_prog_rom1_DIPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DIPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DIPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DIPA[0]_UNCONNECTED }),
    .WEA({N1, N1, N1, N1}),
    .DOA({\NLW_memory_manager/Mram_cpu_prog_rom1_DOA[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DOA[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DOA[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DOA[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DOA[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DOA[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DOA[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DOA[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DOA[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DOA[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DOA[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DOA[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DOA[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DOA[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DOA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DOA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DOA[1]_UNCONNECTED , N4}),
    .ADDRA({cpu_addr[13], cpu_addr[12], cpu_addr[11], cpu_addr[10], cpu_addr[9], cpu_addr[8], cpu_addr[7], cpu_addr[6], cpu_addr[5], cpu_addr[4], 
cpu_addr[3], cpu_addr[2], cpu_addr[1], cpu_addr[0]}),
    .ADDRB({\NLW_memory_manager/Mram_cpu_prog_rom1_ADDRB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_ADDRB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_ADDRB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_ADDRB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_ADDRB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_ADDRB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_ADDRB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_ADDRB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_ADDRB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_ADDRB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_ADDRB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_ADDRB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_ADDRB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_ADDRB[0]_UNCONNECTED }),
    .DIB({\NLW_memory_manager/Mram_cpu_prog_rom1_DIB[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DIB[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DIB[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DIB[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DIB[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DIB[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DIB[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DIB[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DIB[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DIB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DIB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DIB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DIB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DIB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DIB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DIB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DIB[0]_UNCONNECTED }),
    .DOPA({\NLW_memory_manager/Mram_cpu_prog_rom1_DOPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DOPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DOPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DOPA[0]_UNCONNECTED }),
    .DIPB({\NLW_memory_manager/Mram_cpu_prog_rom1_DIPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DIPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DIPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DIPB[0]_UNCONNECTED }),
    .DOPB({\NLW_memory_manager/Mram_cpu_prog_rom1_DOPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DOPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DOPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DOPB[0]_UNCONNECTED }),
    .DOB({\NLW_memory_manager/Mram_cpu_prog_rom1_DOB[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DOB[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DOB[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DOB[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DOB[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DOB[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DOB[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DOB[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DOB[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DOB[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DOB[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DOB[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DOB[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DOB[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DOB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DOB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DOB[0]_UNCONNECTED }),
    .WEB({\NLW_memory_manager/Mram_cpu_prog_rom1_WEB[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_WEB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_WEB[1]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_WEB[0]_UNCONNECTED }),
    .DIA({\NLW_memory_manager/Mram_cpu_prog_rom1_DIA[31]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DIA[29]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DIA[27]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DIA[25]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DIA[23]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DIA[21]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DIA[19]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DIA[17]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DIA[15]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DIA[13]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DIA[11]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DIA[9]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DIA[7]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DIA[5]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DIA[3]_UNCONNECTED , \NLW_memory_manager/Mram_cpu_prog_rom1_DIA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_cpu_prog_rom1_DIA[1]_UNCONNECTED , N1})
  );
  X_RAMB16BWER #(
    .INIT_00 ( 256'h0000003F17F017F00010FFEF7FF500F507FFFF0740054005FF100EEF40004000 ),
    .INIT_01 ( 256'h5524557F2FFF2FFF07FFFFFF000000009FFFF01000000000F0005FF000000000 ),
    .INIT_02 ( 256'hFA7FFAFF00000000FFFCF00B0000000007FFFC1C00050005FC403BBC00000000 ),
    .INIT_03 ( 256'h000300AC01F801F8FF077FFF00000000FEFF55E100030000FF0020FFFF504010 ),
    .INIT_04 ( 256'h0000003FBFFCBFFC0040FFBF1BFF002F5FFFFC70D050D050F000AFF000000000 ),
    .INIT_05 ( 256'h010AFEFFF50000000000002F2FFC2FFC010BFEFF00000000FFFFFF1000000000 ),
    .INIT_06 ( 256'hFFF0C45F00000000F03EFFFF00000000FFC0003C000000000000000007FFFFFF ),
    .INIT_07 ( 256'h140014002FF0F01F01400000BC89BF770000000000000000000107FF143F1400 ),
    .INIT_08 ( 256'h007F0BFF00000000003F03FF0000000000473FBF51F45004FFC0003C083F0FFF ),
    .INIT_09 ( 256'h00000000407F4000FFFFFF0740054005F000F0545FFD00FD00950B7F00400000 ),
    .INIT_0A ( 256'h00E1001E000055550FC0F000001D555D0FC07FFC01307FFC000000C015540000 ),
    .INIT_0B ( 256'h000003FF00000000000003FF000000003EB3FEBCC17FC6FFFFFFFC04FD40FD40 ),
    .INIT_0C ( 256'h000000000000F48400001521000026D4000000000000000000000000FD40FD40 ),
    .INIT_0D ( 256'h00040005F0000000F15401541FD45000000000001014550051F4000000000000 ),
    .INIT_0E ( 256'hFE0BFFFFD400D4001FF40150000000002FFF500E001F001FCFFFBFFFD400D400 ),
    .INIT_0F ( 256'hC14B3EB40007000000000000F4907F6CE80AFFFA00000040FFFF403F007F007F ),
    .INIT_10 ( 256'h5554FFFD3F3FFFFF3F3FFFFC1BD01FD000C00000004000000000000000006D40 ),
    .INIT_11 ( 256'h0014001414001400140014000BEAFFF5FFC0FF1F3F503FFF3150FE047FEAFFF5 ),
    .INIT_12 ( 256'h2FA0FA00554055000001000140004000007FFFFF00000000007FFFBF00000000 ),
    .INIT_13 ( 256'h000000000150000032F80FC7D301D0D5BE80E800550054005CBE53F100C00035 ),
    .INIT_14 ( 256'h4005FE854000550055005500FF01F4FF15C115159055FFA51000550055405540 ),
    .INIT_15 ( 256'h0000FFFC0000400034003FFF030003550000FFFE000050003C0613FFD304D055 ),
    .INIT_16 ( 256'h0054005414000000FD0002FF17E017E0000DFFFD00000000D000FFFFDC000D55 ),
    .INIT_17 ( 256'h000154000540FAA05400A9000015056A5400A950AFF4501F000000003FCFC03F ),
    .INIT_18 ( 256'hFE2D7FD274D040400003FFFF00000000F0108FF47FD67FD3D7EA2815B017A02F ),
    .INIT_19 ( 256'h0400F9000F500F4F0140FC0037C03015FE2DC3D2D7EA281503C72FEF47C04015 ),
    .INIT_1A ( 256'h0000005507D0000000000000FC082BF700C0011F0A000AAF3150FE0400005400 ),
    .INIT_1B ( 256'h07F40484000000000000000034000000FF6BBCBF100010000000005CC1001400 ),
    .INIT_1C ( 256'h80607F9C0044017F2100FD50000000003150FE0400ABFFFF01000F50000000F4 ),
    .INIT_1D ( 256'h07C007C1005B005F0000000000000000005B005F00003FFF003F3FC00030FFCC ),
    .INIT_1E ( 256'hF9090000500400000030557000000001000000000000000F5000000F0FF0F41F ),
    .INIT_1F ( 256'h000004002D550000355D000000000000155400006A590000F0EB00000FAA0000 ),
    .INIT_20 ( 256'h0000000F00001FF400001C3F000003D000001C0100003D0D00001000000007F4 ),
    .INIT_21 ( 256'h00003FFF00003FFF00003FFF000007F400003FFF00003FF40000107D00001F7D ),
    .INIT_22 ( 256'h00003FFF00003FFF0000155500003FFF00001F000000100100003FFF000007F4 ),
    .INIT_23 ( 256'h000001FF00001FFF0000000100001C7D00003FFF00001FFD00003FFF00001FFD ),
    .INIT_24 ( 256'hFFFFFFFFFFFF00000000FFFF0000000000003D030000001500003D1F00003FFF ),
    .INIT_25 ( 256'h0000000000000554C015FFEA02ABFD57000000005555FFFF0000101000000140 ),
    .INIT_26 ( 256'h0403FBFF9000D00069007D00FFFF5500FFFE0006FC000C00C000C000D0009000 ),
    .INIT_27 ( 256'h0015AAAA0000F400FFFFC00318001FFF30793F8618341FCB00000000001AFFFA ),
    .INIT_28 ( 256'hFFFFC0C05555AAAAFFFCC0C35554AAA90000FFFFAAAA55FFDB0024C0FFFFFFFF ),
    .INIT_29 ( 256'hE0007FFF60007FFF0003FFFF1AAA1FFFAAD4FFD4FFFF0000FFFC0003FFFC0003 ),
    .INIT_2A ( 256'hFFFDAAA9CFBFFD75EAAAD555D7C32A3CAAA95554FFFF000018001FFF0003FFFF ),
    .INIT_2B ( 256'h55556AAA35543AAB3FFC3003007F000040000F00FFFFC0007FFF6AAAFFFF0003 ),
    .INIT_2C ( 256'hFBBBF444FFFFF000F000FFFF3AAA3FFFBBB3444FFFF3000F0003FFFFAABBFFEF ),
    .INIT_2D ( 256'h5003AFFF07FFF803FC2B03D70017FFEBFF50AA50999966660000FFFF00000000 ),
    .INIT_2E ( 256'hFD00555590006FFFBAAAEFFFC001FFFEC000FFFFFFFFC000C000FFFF1AAB1FFE ),
    .INIT_2F ( 256'hC0002400AAAAAAAB00000001AAA8FFF85540FFD4FFFFC000557F0055FFFFC000 ),
    .INIT_30 ( 256'h3C03C3FFBEABEBFFD3FFED00FF7C0583D4156BFEFF8B95F47FFD800203F00300 ),
    .INIT_31 ( 256'hFFFC0003FFFEAAAB0C00F3FF0C00F3FF0300FCFFABAAFEFFF00C0FFCF00C0FFC ),
    .INIT_32 ( 256'hFFFFC000FFFFC055FFFFC000309B3F64309B3F64C19FFE60EBBFFEEAFFFF0000 ),
    .INIT_33 ( 256'h301503EA0000C000FFFCC003FFFFFFFFFFFFF5C00000000000000F00FFFFC0FF ),
    .INIT_34 ( 256'h00000000A810FFF000000000EFFF15E80000AAAA000000005555AAAA03F00300 ),
    .INIT_35 ( 256'h00000000FFFFFF00FF0000FFD000FFFF0006FFF93FFFC0C0FFFCC00342AAFFFF ),
    .INIT_36 ( 256'h55AFEAF5D5356AFAFFFD55575556AAA963017FFF5003FFFF056A057FA950FD50 ),
    .INIT_37 ( 256'h6154FFFF00000000F000FFFF001500150000FFFFAAAAFFFF0030FFF050005000 ),
    .INIT_38 ( 256'hFC30FFFC5504FFFF42AAFFFFFFFF0000A81FFFF0FFFF0000C003FFFF0004AAAE ),
    .INIT_39 ( 256'h00001AA41FD41000F215CDEA5555FFFF43FFBCFF5000F500FFDCF6BF4555FFFF ),
    .INIT_3A ( 256'hFFFF00FFFFFF00000000FFFFFFEA00158007FFFFFFFA00050000FFFFABFF5400 ),
    .INIT_3B ( 256'h0000FFFFAAAA5555FFFF00FFC0037FFFAAAA55550000FFFF0000FFFFAAAA5555 ),
    .INIT_3C ( 256'hAAAA5555AAAA55558007FFF8FFFA0005AAAA55FFFFFF0055FFFF0000AAAA5555 ),
    .INIT_3D ( 256'hCFFFFF33FFFFC87878485848101C1C18A97FFF80F16A0FBFFFFF00540001FFFE ),
    .INIT_3E ( 256'h3FF7FC83FFFCFFDFF20FFFF3FC4D41DDDC7DDD710FFFF3FFFFC0FF3FF03FFFFC ),
    .INIT_3F ( 256'hFFFFFFFCAA32A8C5C0C00300000002000000010000000CC6AAAA6AAAA933FFFF ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \memory_manager/Mram_ch_rom4  (
    .REGCEA(N1),
    .CLKA(clk),
    .ENB(\NLW_memory_manager/Mram_ch_rom4_ENB_UNCONNECTED ),
    .RSTB(\NLW_memory_manager/Mram_ch_rom4_RSTB_UNCONNECTED ),
    .CLKB(\NLW_memory_manager/Mram_ch_rom4_CLKB_UNCONNECTED ),
    .REGCEB(\NLW_memory_manager/Mram_ch_rom4_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(N0),
    .DIPA({\NLW_memory_manager/Mram_ch_rom4_DIPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DIPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DIPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DIPA[0]_UNCONNECTED }),
    .WEA({N1, N1, N1, N1}),
    .DOA({\NLW_memory_manager/Mram_ch_rom4_DOA[31]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DOA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DOA[29]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DOA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DOA[27]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DOA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DOA[25]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DOA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DOA[23]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DOA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DOA[21]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DOA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DOA[19]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DOA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DOA[17]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DOA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DOA[15]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DOA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DOA[13]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DOA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DOA[11]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DOA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DOA[9]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DOA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DOA[7]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DOA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DOA[5]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DOA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DOA[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DOA[2]_UNCONNECTED , \memory_manager/ch_rom_reg [7], 
\memory_manager/ch_rom_reg [6]}),
    .ADDRA({\ppu/ppu_addr_fetch [12], \ppu/ppu_addr_fetch [11], \ppu/ppu_addr_fetch [10], \ppu/ppu_addr_fetch [9], \ppu/ppu_addr_fetch [8], 
\ppu/ppu_addr_fetch [7], \ppu/ppu_addr_fetch [6], \ppu/ppu_addr_fetch [5], \ppu/ppu_addr_fetch [4], \ppu/ppu_addr_fetch [3], \ppu/ppu_addr_fetch [2], 
\ppu/ppu_addr_fetch [1], \ppu/ppu_addr_fetch [0], \NLW_memory_manager/Mram_ch_rom4_ADDRA[0]_UNCONNECTED }),
    .ADDRB({\NLW_memory_manager/Mram_ch_rom4_ADDRB[13]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_ADDRB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_ADDRB[11]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_ADDRB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_ADDRB[9]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_ADDRB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_ADDRB[7]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_ADDRB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_ADDRB[5]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_ADDRB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_ADDRB[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_ADDRB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_ADDRB[1]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_ADDRB[0]_UNCONNECTED }),
    .DIB({\NLW_memory_manager/Mram_ch_rom4_DIB[31]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DIB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DIB[29]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DIB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DIB[27]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DIB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DIB[25]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DIB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DIB[23]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DIB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DIB[21]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DIB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DIB[19]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DIB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DIB[17]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DIB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DIB[15]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DIB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DIB[13]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DIB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DIB[11]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DIB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DIB[9]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DIB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DIB[7]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DIB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DIB[5]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DIB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DIB[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DIB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DIB[1]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DIB[0]_UNCONNECTED }),
    .DOPA({\NLW_memory_manager/Mram_ch_rom4_DOPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DOPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DOPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DOPA[0]_UNCONNECTED }),
    .DIPB({\NLW_memory_manager/Mram_ch_rom4_DIPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DIPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DIPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DIPB[0]_UNCONNECTED }),
    .DOPB({\NLW_memory_manager/Mram_ch_rom4_DOPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DOPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DOPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DOPB[0]_UNCONNECTED }),
    .DOB({\NLW_memory_manager/Mram_ch_rom4_DOB[31]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DOB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DOB[29]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DOB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DOB[27]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DOB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DOB[25]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DOB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DOB[23]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DOB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DOB[21]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DOB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DOB[19]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DOB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DOB[17]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DOB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DOB[15]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DOB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DOB[13]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DOB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DOB[11]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DOB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DOB[9]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DOB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DOB[7]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DOB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DOB[5]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DOB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DOB[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DOB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DOB[1]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DOB[0]_UNCONNECTED }),
    .WEB({\NLW_memory_manager/Mram_ch_rom4_WEB[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_WEB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_WEB[1]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_WEB[0]_UNCONNECTED }),
    .DIA({\NLW_memory_manager/Mram_ch_rom4_DIA[31]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DIA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DIA[29]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DIA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DIA[27]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DIA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DIA[25]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DIA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DIA[23]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DIA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DIA[21]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DIA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DIA[19]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DIA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DIA[17]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DIA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DIA[15]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DIA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DIA[13]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DIA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DIA[11]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DIA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DIA[9]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DIA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DIA[7]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DIA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DIA[5]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DIA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom4_DIA[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom4_DIA[2]_UNCONNECTED , N1, N1})
  );
  X_RAMB16BWER #(
    .INIT_00 ( 256'h0055007FFFE8FFFD401FFFFFFFFF00FFE83FFE0FF41FF41EFF2880C2FD00A950 ),
    .INIT_01 ( 256'hFF09FFFF03FF03FF0FFCFFFF002B557F8BFF80F4507D507DF3408CB040004000 ),
    .INIT_02 ( 256'hA3EFA3EF000000008BFDF407002A7FFFE8FFE83EA47FF47AFCA00308F400A540 ),
    .INIT_03 ( 256'h000200021FC01FC4A03FFFFFFC00AC1FF83FFFC70542CFF7FF144EEBFFFC607C ),
    .INIT_04 ( 256'h000000FF0AA90FFD001EFFFF2FFF500397FFFCF8F1FFF1EAF1540FA0D0009500 ),
    .INIT_05 ( 256'h0017FFFFBFF541F50000000B03FF03FF0015FFFF00055405BFFFBEF4507D507D ),
    .INIT_06 ( 256'h3FE00E0CC540C540803E8BEA2D502D40FFC036B8000000007FD07FD50FF8FFFE ),
    .INIT_07 ( 256'hF401F45FFFE0C70C0FF4D17438063AFA001500550540054000070FEFF80BFF43 ),
    .INIT_08 ( 256'h01F800AA53405340002F00BF2FC02FC0000E2FFF3DBF3D3FFFC036B8003F02BF ),
    .INIT_09 ( 256'hD3FDD00DFC28FF5055BFFF8FF41FF41EFF00FFFFBFFF40FF002A002A53F05310 ),
    .INIT_0A ( 256'h00FF000000FF0000DFC02000FFC800080BF03F3E0300FFFF000004D0B5560000 ),
    .INIT_0B ( 256'h000003FF000000050D500FFF000000053003FC0CFFFFF02FBFFFFD3DFFCFFFFF ),
    .INIT_0C ( 256'h0000D6006100FFF11D00FFC9003485FFFFD4000000000000AA947FD4FFF456F4 ),
    .INIT_0D ( 256'h006005FFB4004000BFE04BE092FFFD004000000090F7FF00FFF8000000000000 ),
    .INIT_0E ( 256'hFC00FFF80B40FF40FFFFCE000690000003FFFC1C003F143F56F8ABF8FE40FF40 ),
    .INIT_0F ( 256'h04A3FB5C007F000000004000FC0057FFA800FF80700577F5BFBF287F003800FF ),
    .INIT_10 ( 256'hFFDCFFFF2A3FFFFF2A3FFFFCB9B9FFFD00C00000015506A6000000000240DDB4 ),
    .INIT_11 ( 256'h0E280F7F28B0FDF0FC00FC0000072AA2BFD1BF2F0BFC0BFC8918FFF7FE07FEA2 ),
    .INIT_12 ( 256'hF400F400FE00F80000E201FF8B00FF4000FE3FFE00000540003FFEBF00000000 ),
    .INIT_13 ( 256'h07FC07FD07F40540FD07F6FFFE0FF1FFD000D000F800E000BF41BDBF1F831C7F ),
    .INIT_14 ( 256'hFFFF57FF6C40D3D0FFD0AA802FDD2D2AFF81FC7FFFEB15EB9B10F4F4FFFD8000 ),
    .INIT_15 ( 256'h0000FFF00000FF40FF550BFF7F0003FF4000FFFC0000FFD0FF77F4A8FE06F1FF ),
    .INIT_16 ( 256'h1EA31FF4FF000000FF4105FEBE80BFD4FF4F00BF055000007D552FFFFC000FFF ),
    .INIT_17 ( 256'h007FFFF87A808500FF7D00FD1FDF6020FFFD007DFFFF00FF15406A901578FFF8 ),
    .INIT_18 ( 256'hFD020FFDA80FD7FEBF5440ABC5001000A0FD5FE8FFF0FFF2BE0041FF005C002F ),
    .INIT_19 ( 256'h00D0FF0F2E2DFE125EA0A1503FC2343FFD02DFFDBE0041FF03CC0FEFFFC2F43F ),
    .INIT_1A ( 256'h00151FFF3FFC03C000004000FFD0FC2F5DD25F2F000000009918FFF75000FFD0 ),
    .INIT_1B ( 256'h7FFD000015FF0088F94584107F4050002A02D5FFF41AFF5F00001FF8C3F43C00 ),
    .INIT_1C ( 256'h0000FFF001001FFF8470FFA8F541F5418918FFF7000B2AA100C00FFC003003FF ),
    .INIT_1D ( 256'h1BD01CC31F9C1FFC004405FF2000F5001F9C1FFC02AA17FF000A0FF5AA80FDD4 ),
    .INIT_1E ( 256'hF0960000FAAA00000030FFF0000001FF1FF414140000000FB400340F0C30FC3F ),
    .INIT_1F ( 256'h00003C00155500003AAA000000000000B556000097960000B5830000AFAA0000 ),
    .INIT_20 ( 256'h00003F43000030CB000030330000032D000030D300003BC30000355D00003803 ),
    .INIT_21 ( 256'h000000C3000030C3000030030000380B000030C30000030B000030C3000030C3 ),
    .INIT_22 ( 256'h000001F8000001F800003AAA000007D00000300100003557000000C00000380B ),
    .INIT_23 ( 256'h00001F800000300000001557000030C300000703000031030000030300003003 ),
    .INIT_24 ( 256'hFFFFFFFFFFFF00000000FFFF0000000000003BD3000015EA00000BF800000BD0 ),
    .INIT_25 ( 256'h0000000000003FFFC1FFFE00D0032FFF000045FDFFFFFFFF00000980000003C0 ),
    .INIT_26 ( 256'h2058DFF80A90FFD00210FF50FFFFAA00FFE00060F8001800F0003000FD000900 ),
    .INIT_27 ( 256'h01FF0004D0002F002FF8255824002FFFC3C0FC3F60E07F1F000600070009FFFD ),
    .INIT_28 ( 256'hFFFFD5C0FFFF0000FFFCD5C3FEBC01430000FFFF0000FFFF5FD0A024FFFFFFFF ),
    .INIT_29 ( 256'hC000FFFFC000FFFF0003FFFFC000FFFF000BFFFFFFFF0000FEBC0143FFFC0003 ),
    .INIT_2A ( 256'hFFFF0023C003FFFFC800FFFFFE0355FC0023FFFCFFFF1500C000FFFF0003FFFF ),
    .INIT_2B ( 256'hFEBFC1403FFC30032AAA2AAA03FF001DF0000F00FFFFC000FFFFC800FFFF0003 ),
    .INIT_2C ( 256'hF999F666FFFFF000F000FFFFF000FFFF99B3664FFFF3000F0003FFFF0033FFCF ),
    .INIT_2D ( 256'hFD0302FF3FFFC003FC0303FF00FFFF03FFFD0009888877770000FFFFAAAAFFFF ),
    .INIT_2E ( 256'hFF00FFFF1800E7FFC0003FFFC01FFFE0C000FFFFFFFFC000C000FFFF60037FFC ),
    .INIT_2F ( 256'h2900004000000003000A002F0000FFF40028FFFEFEBFC140FFFF00FFFFFFC000 ),
    .INIT_30 ( 256'h3C03C3FF3C03C3FFF3FFCFDFF4BCEB43FFD2C02FAAD0552FFFFF555503C00330 ),
    .INIT_31 ( 256'hFFFC0003FFFC00030C00F3FF0C00F3FF0300FCFF0300FCFFF00E0FFFF00C0FFC ),
    .INIT_32 ( 256'hFFFFC001FFFFC0FFFFFFC0FFB09BFF64309B3F64C19FFE60C19FFE60FFFF0000 ),
    .INIT_33 ( 256'h302003D50000D555AAA8D557FFFFFFFEFFFFFFF40000555500000F00FFFFC0FF ),
    .INIT_34 ( 256'h0000015557E0FFE0000054003FFFF5500000000000000000FFFF555503C00330 ),
    .INIT_35 ( 256'h00005000FFFFFF00FF0000FFFD00FFFF0060FF9F2AAAD5D5AAA8D557BD55BFFF ),
    .INIT_36 ( 256'hFFF5C00AFCFFC3C04D56B7A9FFFC0003C080FFFF0003FFFF60207FFF0009FFFD ),
    .INIT_37 ( 256'h6D55EFFF00000000FC00FFFF078007FF0000FFFF0000FFFF00C0FFC00900FD00 ),
    .INIT_38 ( 256'hFC30FFFCFF5CFFFEFD55BFFFFEAA015557FFFFE0ABFF54009FF6B00E01A001A0 ),
    .INIT_39 ( 256'h0000C6930FFFF000FF2AC0D5FFFFFAAA5FFFA0FFFF50ABF5FFFFAAA79FFFBFFF ),
    .INIT_3A ( 256'hFFFF00FFFFFF00010000FFFFE8007FFF001FFFFFFE005FFF0000FFFF002BFFD4 ),
    .INIT_3B ( 256'h0000FFFF0000FFFFFFFF00FFC003FFFF0000FFFF0000FFFF0000FFFF0000FFFF ),
    .INIT_3C ( 256'h0000FFFF0000FFFF001FFFFFFE005FFF0000FFFFFFFF00FFFFFF00FF0000FFFF ),
    .INIT_3D ( 256'hA555550955554A0E0A061202929A929AF5BF0AE9F3FF0F00FBFF0750017FFE80 ),
    .INIT_3E ( 256'h955155AA9666564554AA555954A4A84446144414A5555955565AA5A550A56554 ),
    .INIT_3F ( 256'hFFFFFFFCA92AA4A520E952846485808464858091156000AD5555D555554A5555 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \memory_manager/Mram_ch_rom3  (
    .REGCEA(N1),
    .CLKA(clk),
    .ENB(\NLW_memory_manager/Mram_ch_rom3_ENB_UNCONNECTED ),
    .RSTB(\NLW_memory_manager/Mram_ch_rom3_RSTB_UNCONNECTED ),
    .CLKB(\NLW_memory_manager/Mram_ch_rom3_CLKB_UNCONNECTED ),
    .REGCEB(\NLW_memory_manager/Mram_ch_rom3_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(N0),
    .DIPA({\NLW_memory_manager/Mram_ch_rom3_DIPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DIPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DIPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DIPA[0]_UNCONNECTED }),
    .WEA({N1, N1, N1, N1}),
    .DOA({\NLW_memory_manager/Mram_ch_rom3_DOA[31]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DOA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DOA[29]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DOA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DOA[27]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DOA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DOA[25]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DOA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DOA[23]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DOA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DOA[21]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DOA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DOA[19]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DOA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DOA[17]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DOA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DOA[15]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DOA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DOA[13]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DOA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DOA[11]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DOA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DOA[9]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DOA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DOA[7]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DOA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DOA[5]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DOA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DOA[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DOA[2]_UNCONNECTED , \memory_manager/ch_rom_reg [5], 
\memory_manager/ch_rom_reg [4]}),
    .ADDRA({\ppu/ppu_addr_fetch [12], \ppu/ppu_addr_fetch [11], \ppu/ppu_addr_fetch [10], \ppu/ppu_addr_fetch [9], \ppu/ppu_addr_fetch [8], 
\ppu/ppu_addr_fetch [7], \ppu/ppu_addr_fetch [6], \ppu/ppu_addr_fetch [5], \ppu/ppu_addr_fetch [4], \ppu/ppu_addr_fetch [3], \ppu/ppu_addr_fetch [2], 
\ppu/ppu_addr_fetch [1], \ppu/ppu_addr_fetch [0], \NLW_memory_manager/Mram_ch_rom3_ADDRA[0]_UNCONNECTED }),
    .ADDRB({\NLW_memory_manager/Mram_ch_rom3_ADDRB[13]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_ADDRB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_ADDRB[11]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_ADDRB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_ADDRB[9]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_ADDRB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_ADDRB[7]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_ADDRB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_ADDRB[5]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_ADDRB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_ADDRB[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_ADDRB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_ADDRB[1]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_ADDRB[0]_UNCONNECTED }),
    .DIB({\NLW_memory_manager/Mram_ch_rom3_DIB[31]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DIB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DIB[29]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DIB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DIB[27]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DIB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DIB[25]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DIB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DIB[23]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DIB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DIB[21]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DIB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DIB[19]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DIB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DIB[17]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DIB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DIB[15]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DIB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DIB[13]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DIB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DIB[11]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DIB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DIB[9]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DIB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DIB[7]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DIB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DIB[5]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DIB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DIB[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DIB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DIB[1]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DIB[0]_UNCONNECTED }),
    .DOPA({\NLW_memory_manager/Mram_ch_rom3_DOPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DOPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DOPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DOPA[0]_UNCONNECTED }),
    .DIPB({\NLW_memory_manager/Mram_ch_rom3_DIPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DIPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DIPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DIPB[0]_UNCONNECTED }),
    .DOPB({\NLW_memory_manager/Mram_ch_rom3_DOPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DOPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DOPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DOPB[0]_UNCONNECTED }),
    .DOB({\NLW_memory_manager/Mram_ch_rom3_DOB[31]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DOB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DOB[29]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DOB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DOB[27]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DOB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DOB[25]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DOB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DOB[23]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DOB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DOB[21]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DOB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DOB[19]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DOB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DOB[17]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DOB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DOB[15]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DOB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DOB[13]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DOB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DOB[11]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DOB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DOB[9]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DOB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DOB[7]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DOB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DOB[5]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DOB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DOB[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DOB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DOB[1]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DOB[0]_UNCONNECTED }),
    .WEB({\NLW_memory_manager/Mram_ch_rom3_WEB[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_WEB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_WEB[1]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_WEB[0]_UNCONNECTED }),
    .DIA({\NLW_memory_manager/Mram_ch_rom3_DIA[31]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DIA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DIA[29]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DIA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DIA[27]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DIA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DIA[25]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DIA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DIA[23]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DIA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DIA[21]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DIA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DIA[19]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DIA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DIA[17]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DIA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DIA[15]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DIA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DIA[13]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DIA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DIA[11]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DIA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DIA[9]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DIA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DIA[7]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DIA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DIA[5]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DIA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom3_DIA[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom3_DIA[2]_UNCONNECTED , N1, N1})
  );
  X_RAMB16BWER #(
    .INIT_00 ( 256'h00FF00FF820683FFC035EA9F0A3FF5FF742FA00FFC7FFF60FC0000C0FF0057FC ),
    .INIT_01 ( 256'hFA00FAAF000000FF83FFAA800005FFFF03FF00F059FFFD80E0000C00F0003F40 ),
    .INIT_02 ( 256'h000200023D403D5F0000BF8001FFFFFF00BF003CF4FFFF81F0000300FC005FF0 ),
    .INIT_03 ( 256'h00000000FFE0FFFF00FF3FFFFDC00DFFFF7FFFCE7FFD80BFFA0801C21FC0EABC ),
    .INIT_04 ( 256'h00FF00FF000C0FFFC022EA8A02FFFD5FFFFFFDB0F3FFFE85F3FF3F14F0007FC0 ),
    .INIT_05 ( 256'h00A02AA00BFFFFFF00000000150015FF00A0AAA00005FFFF2FFF003049FFFD80 ),
    .INIT_06 ( 256'h0B800808DFF0C97D002E000000AD0FD5BF0030303F403A50AF80AFFF0FF02000 ),
    .INIT_07 ( 256'hF3C7FFF88B808800CFF0383D0000000051FF57FFDFF0C97D0FDF0FD8800F8FFF ),
    .INIT_08 ( 256'h0A800000BC01BFF5000F000050015FF500820F6A083FFFFFFF457170000A000A ),
    .INIT_09 ( 256'hF0AFFF7FFC01FFFEF82FF80FAA7FFFA0FF00FFFF0040FFBF00000000BCFDBFFD ),
    .INIT_0A ( 256'h00AA000000EB0014AA8000008FC0700003F00F3803706FFF00007DF415540000 ),
    .INIT_0B ( 256'h03FC03FE000001FF7FF87FF80000007F3003FC0CFAF8F90F4AFFFF3C557FBFE0 ),
    .INIT_0C ( 256'h7500FFD8FD80ABFC2F50F6FF07F83F9FAA805568AAA82AA80000FFE8A9F8FFF8 ),
    .INIT_0D ( 256'h46247FFF6B40F4006B40F4000BFFFC00F00040000BFFFC40FF8058000000D800 ),
    .INIT_0E ( 256'h3F00FF8003F4FFF4FFFFD00009600000003FFF3F07FFF82CFD80FF80A9F457F4 ),
    .INIT_0F ( 256'h41E3BE1C07FF00000000D000FFF4F80B00008000FD0DFFFD003800FF7F7000BF ),
    .INIT_10 ( 256'hFFFCFFFF3F3FFFFF3F3FFFFC9BDBBFFF00C00000080CF7FFAAAA000000CAFF34 ),
    .INIT_11 ( 256'h50005FFF0505FAF5FD00FD00000300030B3C0FCF0000000005D0FAAFE00EE00E ),
    .INIT_12 ( 256'hFF402A00A500550038003FFF2D2CD2FC00FC0FA800007FFF003FFC2A00001FF4 ),
    .INIT_13 ( 256'h0AA00FFFFFF0AFA4E09BEF6C385207FDFD00A8009400540008260BDBFE14F1FF ),
    .INIT_14 ( 256'hA87FA87D2600FFF0EAF81500000A000A8E9881FFBE07BE070980FFFCF578DFD0 ),
    .INIT_15 ( 256'hC000FF803D00FBF02A0401FBAE000FFFB000FFE00F40FEFCF82BF82B3A6007FF ),
    .INIT_16 ( 256'h00031FFCFE0001003EB60FFD00001FFFD78228627FFC8000F81207EF38003FFF ),
    .INIT_17 ( 256'h40BCFFC0F400DC00FFFF00FF3FBFC040FFFF00FFFFFE00BF2BCDD43D0000FE00 ),
    .INIT_18 ( 256'h8F400AFFC5423FBD001FFFF481507F4040B8BF47AA1C2A0C0155BFFF002B000B ),
    .INIT_19 ( 256'h07F5F80F03FFFFFCFD0C02F03FD1012FFE00AEBF0005BFFF03EB03CBFFD1FD2F ),
    .INIT_1A ( 256'h00BFAFFEFEBF0FF05540D540FD20FF98FF3CFFCF000000003DD0FFAFFF40AFFD ),
    .INIT_1B ( 256'hA5FC048305550444FC3333CCFFF40A500000AAAAFF74F1BF00003F80C2FC3D03 ),
    .INIT_1C ( 256'h6E00918020207FFE5B20A0002FFF2FFF05D5FAFF0003000300800BE0006002FE ),
    .INIT_1D ( 256'h33FC3CC339E03FE021013FFF2080FFF439E03FE000033FFE000002FFD030BFCC ),
    .INIT_1E ( 256'h1554000015540000002CFFFC00000FFF80028002A550A54F0B500B4F0D70FC3F ),
    .INIT_1F ( 256'h24002C002BAB0000055500000000000000000000155400001554000015540000 ),
    .INIT_20 ( 256'h000000B7000035C30000357300003FFF000035EF000032F700003AAA0000255E ),
    .INIT_21 ( 256'h000000C3000030C300002D5E00003407000035D70000175E00002DD7000035D7 ),
    .INIT_22 ( 256'h00001FD5000015FD0000300000003E2D0000355700003AAB000015D5000035C3 ),
    .INIT_23 ( 256'h00000BD50000355500002AAB000035CE00003ED700002F570000035700003557 ),
    .INIT_24 ( 256'hFFFFFFFFFFFF00000000FFFF00000000000030BF00002AD500001FBD00001FD5 ),
    .INIT_25 ( 256'h1FA41AF425562FFEC3FFFC00F0030FFF00008AFEFFFFFFFF00001890000003C0 ),
    .INIT_26 ( 256'h0240FF4090246FF40009FFFDFFFF07FDFE000600F0003000F4002400FFD00090 ),
    .INIT_27 ( 256'h03FF002EF0000F000000000009010BFFC2C0FD3FC3C0FC3F01A101FE01A8FFA8 ),
    .INIT_28 ( 256'hFFFFC0C0FFFF0000FFFCC0C3FD7C0F830000FFFF0000FFFFBFA84056FFFFFFFF ),
    .INIT_29 ( 256'hC000FFFFC000FFFF0003FFFFC000FFFF0003FFFFFFFF0000FD7C0F83FFFC0003 ),
    .INIT_2A ( 256'hFFFF0003C400FFFFC000FFFF0013FFFC7F43C0BCFFFF00A8C000FFFF0006FFFE ),
    .INIT_2B ( 256'hFD7FCF803FFC300335543AAB02FF0008E0001F00FFFFC400FFFFC000FFFF0013 ),
    .INIT_2C ( 256'hF888F777FFFFF000FAAAF555FFFFF00088B3774FFFF3000FAAB3554FFFF3000F ),
    .INIT_2D ( 256'hFF0600FE3FFFC003F80307FF00FFFF03FFFF00035555FFFF5555AAAA0000FFFF ),
    .INIT_2E ( 256'hFD005555C0003FFF2400DBFFC03FFFC0C000FFFFEFFFD000C000FFFFC003FFFC ),
    .INIT_2F ( 256'h029000040000001A0000000B0000FFE90000FFF8FD7FCF80557F0055FFFFC000 ),
    .INIT_30 ( 256'h3C03C3FF3C03C3FFFD6BD2BFFFCC0033FFF3F00CF5240ADB03C003305555AAAA ),
    .INIT_31 ( 256'hFFFC0003FFFC00030C05F3FF0C00F3FF0300FCFF0300FCFFF6A05FFFF00C0FFC ),
    .INIT_32 ( 256'hFFFFC07FFFFFC0BFFFFFC0FF0A9FFFF5309B3F64C19FFE60C19FFE60FFFF5000 ),
    .INIT_33 ( 256'h303A03C0FFFCC0030000C000FFFFFFF8FFFFFFFD0000AAAA00000F00FFFFC0BF ),
    .INIT_34 ( 256'h01557EAAA800A8005400ABD0FFFFC00A000000000000000003C003305555AAAA ),
    .INIT_35 ( 256'h0000A000FFFFF9FFFFD0FFFFFFFFFF00FF0000FFFFFCC0033FFFC0C002AA02AA ),
    .INIT_36 ( 256'hFFFFC000F3FFCF00CFFC3C03FFFC00039010BFFF0006FFFEC040FFFF0003FFFF ),
    .INIT_37 ( 256'h000000009EAADFFF0B400BFF7C007FFF0000FFFF0000FFFF0600FE0000C0FFC0 ),
    .INIT_38 ( 256'hA820FFFDFC30FFFCFFFF02AA80007EAAFFFFA800002FABD01FF4100403000300 ),
    .INIT_39 ( 256'h0000C8230FFFF000FFFFF555FF15C0EAFFFA57A0AFFF50FF22AA7FFF555BFFFF ),
    .INIT_3A ( 256'hFFFF00BFFFFF007FD400FFFF0000FFFF007FFFFFF800FFFF0017FFE80000FFFF ),
    .INIT_3B ( 256'h0100FFFF0000FFFFFFFF00FFC003FFFF0000FFFF0000FFFFD400FFFF0000FFFF ),
    .INIT_3C ( 256'h0000FFFF0000FFFF007FFFFFF800FFFF0000FFFFFFFF00BFFFFF00FF0000FFFF ),
    .INIT_3D ( 256'h4EEAA090E0E824A86488944454545454FE7F0180C6BF3F509FFC782302BFFD40 ),
    .INIT_3E ( 256'h66A2A9446889A88EA515AEE6AFC94488892888251003342302140D45590A4A56 ),
    .INIT_3F ( 256'hFFFFFFFCAA62A905804AB7361B264E361B264E2DF4568FC99955A555575199AA ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \memory_manager/Mram_ch_rom2  (
    .REGCEA(N1),
    .CLKA(clk),
    .ENB(\NLW_memory_manager/Mram_ch_rom2_ENB_UNCONNECTED ),
    .RSTB(\NLW_memory_manager/Mram_ch_rom2_RSTB_UNCONNECTED ),
    .CLKB(\NLW_memory_manager/Mram_ch_rom2_CLKB_UNCONNECTED ),
    .REGCEB(\NLW_memory_manager/Mram_ch_rom2_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(N0),
    .DIPA({\NLW_memory_manager/Mram_ch_rom2_DIPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DIPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DIPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DIPA[0]_UNCONNECTED }),
    .WEA({N1, N1, N1, N1}),
    .DOA({\NLW_memory_manager/Mram_ch_rom2_DOA[31]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DOA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DOA[29]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DOA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DOA[27]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DOA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DOA[25]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DOA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DOA[23]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DOA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DOA[21]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DOA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DOA[19]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DOA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DOA[17]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DOA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DOA[15]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DOA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DOA[13]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DOA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DOA[11]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DOA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DOA[9]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DOA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DOA[7]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DOA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DOA[5]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DOA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DOA[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DOA[2]_UNCONNECTED , \memory_manager/ch_rom_reg [3], 
\memory_manager/ch_rom_reg [2]}),
    .ADDRA({\ppu/ppu_addr_fetch [12], \ppu/ppu_addr_fetch [11], \ppu/ppu_addr_fetch [10], \ppu/ppu_addr_fetch [9], \ppu/ppu_addr_fetch [8], 
\ppu/ppu_addr_fetch [7], \ppu/ppu_addr_fetch [6], \ppu/ppu_addr_fetch [5], \ppu/ppu_addr_fetch [4], \ppu/ppu_addr_fetch [3], \ppu/ppu_addr_fetch [2], 
\ppu/ppu_addr_fetch [1], \ppu/ppu_addr_fetch [0], \NLW_memory_manager/Mram_ch_rom2_ADDRA[0]_UNCONNECTED }),
    .ADDRB({\NLW_memory_manager/Mram_ch_rom2_ADDRB[13]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_ADDRB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_ADDRB[11]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_ADDRB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_ADDRB[9]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_ADDRB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_ADDRB[7]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_ADDRB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_ADDRB[5]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_ADDRB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_ADDRB[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_ADDRB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_ADDRB[1]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_ADDRB[0]_UNCONNECTED }),
    .DIB({\NLW_memory_manager/Mram_ch_rom2_DIB[31]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DIB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DIB[29]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DIB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DIB[27]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DIB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DIB[25]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DIB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DIB[23]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DIB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DIB[21]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DIB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DIB[19]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DIB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DIB[17]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DIB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DIB[15]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DIB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DIB[13]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DIB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DIB[11]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DIB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DIB[9]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DIB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DIB[7]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DIB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DIB[5]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DIB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DIB[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DIB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DIB[1]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DIB[0]_UNCONNECTED }),
    .DOPA({\NLW_memory_manager/Mram_ch_rom2_DOPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DOPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DOPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DOPA[0]_UNCONNECTED }),
    .DIPB({\NLW_memory_manager/Mram_ch_rom2_DIPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DIPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DIPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DIPB[0]_UNCONNECTED }),
    .DOPB({\NLW_memory_manager/Mram_ch_rom2_DOPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DOPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DOPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DOPB[0]_UNCONNECTED }),
    .DOB({\NLW_memory_manager/Mram_ch_rom2_DOB[31]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DOB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DOB[29]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DOB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DOB[27]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DOB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DOB[25]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DOB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DOB[23]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DOB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DOB[21]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DOB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DOB[19]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DOB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DOB[17]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DOB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DOB[15]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DOB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DOB[13]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DOB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DOB[11]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DOB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DOB[9]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DOB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DOB[7]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DOB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DOB[5]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DOB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DOB[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DOB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DOB[1]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DOB[0]_UNCONNECTED }),
    .WEB({\NLW_memory_manager/Mram_ch_rom2_WEB[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_WEB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_WEB[1]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_WEB[0]_UNCONNECTED }),
    .DIA({\NLW_memory_manager/Mram_ch_rom2_DIA[31]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DIA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DIA[29]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DIA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DIA[27]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DIA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DIA[25]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DIA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DIA[23]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DIA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DIA[21]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DIA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DIA[19]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DIA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DIA[17]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DIA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DIA[15]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DIA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DIA[13]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DIA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DIA[11]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DIA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DIA[9]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DIA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DIA[7]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DIA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DIA[5]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DIA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom2_DIA[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom2_DIA[2]_UNCONNECTED , N1, N1})
  );
  X_RAMB16BWER #(
    .INIT_00 ( 256'h00FF00FF003000FFF40BF409000BFFFFFE000000F8FFFFC0A0000000FF00A0FF ),
    .INIT_01 ( 256'hA000A000000000BF03FC000001FFFFFF00AF00A0F3FFFC0F80000800F000AFD0 ),
    .INIT_02 ( 256'h00000000FF1DFFFF000000000FFFFFFF00020000F8FFFF0280000000FC0083FC ),
    .INIT_03 ( 256'h00000000AF80AFFF00BF0ABFFF831FFCFA8BFA88FFFF803AE0000200FFC0057F ),
    .INIT_04 ( 256'h00FF00FF00300BFFF400F400002FFFFF0AAF0AA5E3FFFC0AFFFEFF20F0000FF0 ),
    .INIT_05 ( 256'h0000000000BFFFFF000000000A400AFF00000000003FFFFF02EF0020F7FFFC0F ),
    .INIT_06 ( 256'h000000003FF0C22F00000000503F5BFF08000000FFC00EFC020002FF3F800000 ),
    .INIT_07 ( 256'h0F8F2FF500000000FFF073BF00000000F3E2FC3F7FF0C22F000A0000000403FB ),
    .INIT_08 ( 256'h00000000001D0FFF00020000201D2FFF0FD40FD400BEFFFF2FFF27C000000000 ),
    .INIT_09 ( 256'h00210BDF000000BF80008000FFFFFF000000000B000FFFFF00000000002F0FFF ),
    .INIT_0A ( 256'h0000000000F4000B000000000AC0F500020009F003F0BFFF0000BFFCB5560000 ),
    .INIT_0B ( 256'h03FF03FF000003FF0AFC0AFC000001FF3D73FFFC000003FFFAABFA28FFFFFF01 ),
    .INIT_0C ( 256'hFD0007D0FF900BFF02802FF802802FF8000000000000000000000000FE80FE80 ),
    .INIT_0D ( 256'h3003FFFF00F0FF0000F0FF0018BFFF4AE00000001ABFFD6AE8000000D000FE00 ),
    .INIT_0E ( 256'hE800E8005FFFFFFF2FF82D5800000000002F282F3FFF800DE800E800CFFF7FFF ),
    .INIT_0F ( 256'hD55F2AA07FFF00005000A540FC20FE9800000000F50EF5FE00B500BFFFFD003F ),
    .INIT_10 ( 256'hFFFCFFFF3F2AFFFF3F2BFFFC09B80BF800800000000897FB000000002AE07FB4 ),
    .INIT_11 ( 256'h8000BFFF02C2FD3E5FF5FFF500020002002F0BD2000000007FFC87D300080008 ),
    .INIT_12 ( 256'h000000003FF5FFF050007FFF0205FDFD0BF80B000005FFFFFD3EFD000014FFFF ),
    .INIT_13 ( 256'h009F0F7CFFF038AF02300D8833FC0FFB00000000FFD4FFC0008C03620CFF03FE ),
    .INIT_14 ( 256'h2FF72FFF6240FFF0AA00AA00000000004D8943FF083F083F1890FFFC6A00EA00 ),
    .INIT_15 ( 256'hC000E8000A00FFFC000002FE38003FFF3000BA000280FFFF8000800036240FFF ),
    .INIT_16 ( 256'h70030FFCE0241FF4080E082C70000FFFD7802800FEA4015480000BFAE000FFFF ),
    .INIT_17 ( 256'hE000FFFCF600F6005FF8A02C2CFD93025FF8A02FA80056AAAB6FD4BF00000000 ),
    .INIT_18 ( 256'h0E00000B0BC0FC3F033FFD2F02F0FF00C0553FAA27F805F87FA17EDE002B0002 ),
    .INIT_19 ( 256'h3FFF000FCED7FED480BF7F40FFB0DF4FE000000B01F93FFE00AB0080FFB40F4B ),
    .INIT_1A ( 256'h05FF7FE0FC3F0FF0FA10FFC4A800A800BC2FBFD2000000007FFCAFD3FFF002FF ),
    .INIT_1B ( 256'hAAF80007AAAB0000F2830D7CFFFF000900000000FFFFF2FF0000F555F0FF0F00 ),
    .INIT_1C ( 256'h2000D8008828FA80200000000BFD0BFF5FFFA3FF000000000000FFFF0000FFA0 ),
    .INIT_1D ( 256'hFCFCFFC0FD55FD552020AAAA0208AAAAFD55FD55001F3FE00000002FA0307FCC ),
    .INIT_1E ( 256'hB5560000B5560000000BFFFF01D03FBF0000000000A0000F00A0000F0AA0F00F ),
    .INIT_1F ( 256'h00000000025600003EAA00000000000000000000B5560000B5560000B5560000 ),
    .INIT_20 ( 256'h0000000A00000A0000000A800000020000000A020000202800002000000002A0 ),
    .INIT_21 ( 256'h0000000200002002000002A00000080800000A2800002AA0000002A800000A28 ),
    .INIT_22 ( 256'h00002AAA00002AAA000020000000200200000AAA0000200200002AAA00002A82 ),
    .INIT_23 ( 256'h000000AA00000AAA0000000200000A00000020A8000022A8000000A800000AA8 ),
    .INIT_24 ( 256'hFFFFFFFFFFFF00000000FFFF000000000000200A0000002A0000280A00002AAA ),
    .INIT_25 ( 256'hFFF7C00B00000000C0BFFF4080037FFF00000000FFFFFFFF0000000000000280 ),
    .INIT_26 ( 256'h5600FE002003DFFF0003FFFFFFFF02A8E0006000C000C000FC000C00FFFD0009 ),
    .INIT_27 ( 256'h00BF000080000F0000000000021802B830203FDF24F02F0F031803E79580BF80 ),
    .INIT_28 ( 256'hFFFFC0D5FFFF0000FFFCC0D7FFFC00035555FFFF5555FFFF6C009300FFFFAAAA ),
    .INIT_29 ( 256'hF4002FFF24002FFF0003FFFF24002FFF0003FFFFFFFF5555FFFC5556FFFC0003 ),
    .INIT_2A ( 256'hFFFF0003D555FFFFC145FEBA5556FFFCABC3FF3CFFFF000025552FFF55A0FFA0 ),
    .INIT_2B ( 256'hFFFFC0002AAA2AAA3FFC3003002A55550000F800BFFF9555FFFFC000FFFE5556 ),
    .INIT_2C ( 256'h35553FFFFFFFF000F555FAAAF000FFFF5577FFDFFFF3000F5573AA8F0003FFFF ),
    .INIT_2D ( 256'hFDA057A00BFFF4030003FFFF50FFAF03BFFF4003000000000000FFFFFFFF0000 ),
    .INIT_2E ( 256'hFF00FFFF7555DFFF60009FFFB55FBFF5C000FFFFC0AAFF55C5FFFA00C000FFFF ),
    .INIT_2F ( 256'h002500020000000A55551112000055685554AAB0BFFF9555FFFF00FFFFFFC000 ),
    .INIT_30 ( 256'hFFFEFFFE3C03C3FFFFFDAF5FFF9F407EFFDFBD60FF0C00F303C003304000BFFF ),
    .INIT_31 ( 256'hFFFFFFFFFFFC0003FFFFAAA00C00F3FFFFFFFFFF0300FCFFFFFF0000F00C0FFC ),
    .INIT_32 ( 256'hFFFFC0FFFFFFC002FFFFC0FFFFFF0000309B3F64BFFFBFFFC19FFE60FFFF0AAA ),
    .INIT_33 ( 256'h200002AAFFFCC0030000C000FFFFFAD5FFFFFFFF0000000000000F00FFFFC002 ),
    .INIT_34 ( 256'h0C00FFFF000000000300FCF0ABFFFF50000000000000555503C003300055FFAA ),
    .INIT_35 ( 256'h00000000FFFF9FFFFFFDFFFFFFFFFF00FF0000FFFFFCC0033FFFC0D500000000 ),
    .INIT_36 ( 256'hFFFFB555F7FF9F00DFFD7956FFFC00030A950ABF56A0FEA09302BFFFA003FFFF ),
    .INIT_37 ( 256'h000000009000FFFF002A002AF000FFFF5555FFFF0000FFFFA000A0000030FFF0 ),
    .INIT_38 ( 256'hFF0CFFFFFC30FFFCFFFF00000C00FFFFFFFF0000000FFCF0CAA3F55F00A455F5 ),
    .INIT_39 ( 256'h000025582FE82000FFFFAAAAF12ACED5EA00800083FF7CFFCFFFFFFFFD6CFBFF ),
    .INIT_3A ( 256'hFFFF0002FFFF00FFFFD5BFFA0000FFFF5FFFA0FEE000FFFF57FFA8000000FFFF ),
    .INIT_3B ( 256'h5FD5BFFF0000FFFFFFFF00FFFFFFA8FF5555FFFF5555FFAAFFD5BFFF5555FFAA ),
    .INIT_3C ( 256'h5555FFAA5555FFAF5FFFA0FFE000FFFF5555FFFAFFFF0002FFFF00FF5555FFFA ),
    .INIT_3D ( 256'h8F37FEA1A18128989458081489888888F9FF06A07FDBA02D3FEAF5FF0002FFFD ),
    .INIT_3E ( 256'h93FBFC9BBCFEFCFBF264FFFBFE1E9AEEEEBEEEB2644669064409569EEA4E2D12 ),
    .INIT_3F ( 256'hFFFFFFFCA92EA4B671A110AA0EA527AA0EA517879EC45E5933590D55579744F7 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \memory_manager/Mram_ch_rom1  (
    .REGCEA(N1),
    .CLKA(clk),
    .ENB(\NLW_memory_manager/Mram_ch_rom1_ENB_UNCONNECTED ),
    .RSTB(\NLW_memory_manager/Mram_ch_rom1_RSTB_UNCONNECTED ),
    .CLKB(\NLW_memory_manager/Mram_ch_rom1_CLKB_UNCONNECTED ),
    .REGCEB(\NLW_memory_manager/Mram_ch_rom1_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(N0),
    .DIPA({\NLW_memory_manager/Mram_ch_rom1_DIPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DIPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DIPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DIPA[0]_UNCONNECTED }),
    .WEA({N1, N1, N1, N1}),
    .DOA({\NLW_memory_manager/Mram_ch_rom1_DOA[31]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DOA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DOA[29]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DOA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DOA[27]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DOA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DOA[25]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DOA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DOA[23]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DOA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DOA[21]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DOA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DOA[19]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DOA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DOA[17]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DOA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DOA[15]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DOA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DOA[13]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DOA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DOA[11]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DOA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DOA[9]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DOA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DOA[7]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DOA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DOA[5]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DOA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DOA[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DOA[2]_UNCONNECTED , \memory_manager/ch_rom_reg [1], 
\memory_manager/ch_rom_reg [0]}),
    .ADDRA({\ppu/ppu_addr_fetch [12], \ppu/ppu_addr_fetch [11], \ppu/ppu_addr_fetch [10], \ppu/ppu_addr_fetch [9], \ppu/ppu_addr_fetch [8], 
\ppu/ppu_addr_fetch [7], \ppu/ppu_addr_fetch [6], \ppu/ppu_addr_fetch [5], \ppu/ppu_addr_fetch [4], \ppu/ppu_addr_fetch [3], \ppu/ppu_addr_fetch [2], 
\ppu/ppu_addr_fetch [1], \ppu/ppu_addr_fetch [0], \NLW_memory_manager/Mram_ch_rom1_ADDRA[0]_UNCONNECTED }),
    .ADDRB({\NLW_memory_manager/Mram_ch_rom1_ADDRB[13]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_ADDRB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_ADDRB[11]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_ADDRB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_ADDRB[9]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_ADDRB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_ADDRB[7]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_ADDRB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_ADDRB[5]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_ADDRB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_ADDRB[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_ADDRB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_ADDRB[1]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_ADDRB[0]_UNCONNECTED }),
    .DIB({\NLW_memory_manager/Mram_ch_rom1_DIB[31]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DIB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DIB[29]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DIB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DIB[27]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DIB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DIB[25]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DIB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DIB[23]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DIB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DIB[21]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DIB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DIB[19]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DIB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DIB[17]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DIB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DIB[15]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DIB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DIB[13]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DIB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DIB[11]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DIB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DIB[9]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DIB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DIB[7]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DIB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DIB[5]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DIB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DIB[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DIB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DIB[1]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DIB[0]_UNCONNECTED }),
    .DOPA({\NLW_memory_manager/Mram_ch_rom1_DOPA[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DOPA[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DOPA[1]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DOPA[0]_UNCONNECTED }),
    .DIPB({\NLW_memory_manager/Mram_ch_rom1_DIPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DIPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DIPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DIPB[0]_UNCONNECTED }),
    .DOPB({\NLW_memory_manager/Mram_ch_rom1_DOPB[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DOPB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DOPB[1]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DOPB[0]_UNCONNECTED }),
    .DOB({\NLW_memory_manager/Mram_ch_rom1_DOB[31]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DOB[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DOB[29]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DOB[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DOB[27]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DOB[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DOB[25]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DOB[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DOB[23]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DOB[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DOB[21]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DOB[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DOB[19]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DOB[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DOB[17]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DOB[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DOB[15]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DOB[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DOB[13]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DOB[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DOB[11]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DOB[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DOB[9]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DOB[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DOB[7]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DOB[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DOB[5]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DOB[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DOB[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DOB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DOB[1]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DOB[0]_UNCONNECTED }),
    .WEB({\NLW_memory_manager/Mram_ch_rom1_WEB[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_WEB[2]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_WEB[1]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_WEB[0]_UNCONNECTED }),
    .DIA({\NLW_memory_manager/Mram_ch_rom1_DIA[31]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DIA[30]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DIA[29]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DIA[28]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DIA[27]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DIA[26]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DIA[25]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DIA[24]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DIA[23]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DIA[22]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DIA[21]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DIA[20]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DIA[19]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DIA[18]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DIA[17]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DIA[16]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DIA[15]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DIA[14]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DIA[13]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DIA[12]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DIA[11]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DIA[10]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DIA[9]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DIA[8]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DIA[7]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DIA[6]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DIA[5]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DIA[4]_UNCONNECTED , 
\NLW_memory_manager/Mram_ch_rom1_DIA[3]_UNCONNECTED , \NLW_memory_manager/Mram_ch_rom1_DIA[2]_UNCONNECTED , N1, N1})
  );
  X_RAMB16BWER #(
    .INIT_00 ( 256'h0000178C000006BA002800C7005E00A10096004400B0120000A63D0000808080 ),
    .INIT_01 ( 256'h00050505000505050000000000664100002E470000004A050000451000002F5C ),
    .INIT_02 ( 256'h000032D6000022FF005029FF00B52FEB00FA378200FF552100FF770000C7C7C7 ),
    .INIT_03 ( 256'h00090909000909090021212100CC990000558A0000008F0500008035000062C4 ),
    .INIT_04 ( 256'h00129CFF003388FF008B61FF00F345FF00FF80D400FFA26900FFD70F00FFFFFF ),
    .INIT_05 ( 256'h000D0D0D000D0D0D005E5E5E00FFFB0500A4F00C0035F02B000EE39F0020BCFA ),
    .INIT_06 ( 256'h00A0E0FF00B0D2FF00B3ABFF00F9A8FF00EBABDA00FFECB300FFFCA600FFFFFF ),
    .INIT_07 ( 256'h001111110011111100DDDDDD00FCFF9900DAF2A200AFEDA60095E8D70090F7FF ),
    .INIT_08 ( 256'h000015AD000005E6001E00F7004600C7006F005400831000007B3800005F759F ),
    .INIT_09 ( 256'h000405060004050600000000004C3B00002241000000440600003F1400002B72 ),
    .INIT_0A ( 256'h00002EFF00001FFF003B26FF00862BFF00BA32A100BD4E2900BD6D000094B6F7 ),
    .INIT_0B ( 256'h0007080B0007080B00191E2900988C00003F7E00000083060000754200005AF3 ),
    .INIT_0C ( 256'h000D8FFF00267CFF006759FF00B53FFF00BD75FF00BD948200BDC51300BDE9FF ),
    .INIT_0D ( 256'h000A0C10000A0C100046567400BDE606007ADC0F0027DC35000AD0C50018ACFF ),
    .INIT_0E ( 256'h0077CDFF0083C0FF00859CFF00B99AFF00AF9CFF00BDD8DE00BDE7CE00BDE9FF ),
    .INIT_0F ( 256'h000D1015000D101500A4CAFF00BBE9BE00A2DDC90082D9CE006FD4FF006BE2FF ),
    .INIT_10 ( 256'h0000196F000007940023009E0053008000840036009B14000092420000718B66 ),
    .INIT_11 ( 256'h000405040004050400000000005A470000294D000000500400004B0D00003349 ),
    .INIT_12 ( 256'h000036AA000025CA00472DCA00A033BB00DC3C6700E15C1A00E1810000B0D89E ),
    .INIT_13 ( 256'h00080A0700080A07001D241A00B4A600004B960000009B0400008B2A00006A9C ),
    .INIT_14 ( 256'h0010A9CA002D94CA007B69CA00D64BCA00E18BA800E1B05300E1E90C00E1FFCA ),
    .INIT_15 ( 256'h000B0E0A000B0E0A0053664B00E1FF040091FF0A002FFF22000CF77E001CCCC6 ),
    .INIT_16 ( 256'h008DF3CA009BE4CA009EBACA00DCB6CA00CFBAAD00E1FF8E00E1FF8400E1FFCA ),
    .INIT_17 ( 256'h000F120D000F120D00C3F0AF00DEFF7900C0FF81009AFF840083FCAB007FFFCA ),
    .INIT_18 ( 256'h0000178F000006BE001A00CB003D00A40062004500731200006C3C0000547D82 ),
    .INIT_19 ( 256'h00030505000305050000000000434000001E4600000049050000441000002E5E ),
    .INIT_1A ( 256'h000031DA000021FF003428FF00762EEF00A3368400A7532200A775000082C3CB ),
    .INIT_1B ( 256'h000609090006090900162022008596000038870000008C0500007D36000060C8 ),
    .INIT_1C ( 256'h000C99FF002185FF005B5FFF009F44FF00A77DD800A79F6B00A7D30F00A7FAFF ),
    .INIT_1D ( 256'h00080D0D00080D0D003D5C6000A7F605006BEB0C0023EB2C0009DEA20015B8FF ),
    .INIT_1E ( 256'h0068DCFF0073CEFF0075A8FF00A3A5FF0099A8DE00A7E7B600A7F7A900A7FAFF ),
    .INIT_1F ( 256'h000B1111000B11110090D9E100A5FA9C008EEDA50072E8A90061E3DB005EF2FF ),
    .INIT_20 ( 256'h0000187F000006A8003300B40078009200C0003E00E1120000D43F0000A38374 ),
    .INIT_21 ( 256'h00060505000605050000000000824300003B490000004C050000470E00003053 ),
    .INIT_22 ( 256'h000033C2000023E700662AE700E730D500FF387600FF571E00FF7A0000FECCB4 ),
    .INIT_23 ( 256'h000B0908000B0908002A221E00FF9D00006D8E000000930500008330000065B1 ),
    .INIT_24 ( 256'h0017A0E700418CE700B264E700FF47E700FF83C000FFA65F00FFDD0E00FFFFE7 ),
    .INIT_25 ( 256'h00110D0C00110D0C0078605500FFFF0500D1F60B0044F6270012E9900029C1E2 ),
    .INIT_26 ( 256'h00CCE6E700E1D7E700E5AFE700FFACE700FFAFC500FFF2A200FFFF9600FFFFE7 ),
    .INIT_27 ( 256'h0016110F0016110F00FFE3C800FFFF8A00FFF89300DFF39600BEEEC300B8FDE7 ),
    .INIT_28 ( 256'h0000158F000005BE002700CC005C00A50093004600AC100000A33700007D7483 ),
    .INIT_29 ( 256'h00050505000505050000000000643B00002D40000000430500003F1000002B5E ),
    .INIT_2A ( 256'h00002DDB00001FFF004E25FF00B12BF000F5328500FA4D2200FA6C0000C3B5CC ),
    .INIT_2B ( 256'h000908090009080900201E2200C88B0000537D000000820500007436000059C9 ),
    .INIT_2C ( 256'h00128EFF00327BFF008858FF00EE3FFF00FA74D900FA936B00FAC30F00FAE8FF ),
    .INIT_2D ( 256'h000D0C0D000D0C0D005C556000FAE40500A1DA0C0034DA2C000ECEA3001FABFF ),
    .INIT_2E ( 256'h009DCBFF00ACBFFF00AF9BFF00F499FF00E69BDF00FAD6B700FAE5AA00FAE8FF ),
    .INIT_2F ( 256'h00110F1100110F1100D8C9E200F7E89D00D5DCA600ABD7AA0092D3DC008DE0FF ),
    .INIT_30 ( 256'h000017680000068A00280093005E00770096003200B0120000A63C0000807E5F ),
    .INIT_31 ( 256'h00050504000505040000000000664000002E4600000049040000440C00002E44 ),
    .INIT_32 ( 256'h0000319F000022BD005028BD00B52EAE00FA366000FF541800FF750000C7C493 ),
    .INIT_33 ( 256'h00090907000909070021211800CC97000055880000008D0400007E2700006191 ),
    .INIT_34 ( 256'h00129ABD003386BD008B60BD00F344BD00FF7E9D00FFA04E00FFD40B00FFFCBD ),
    .INIT_35 ( 256'h000D0D0A000D0D0A005E5D4600FFF80400A4ED090035ED20000EE0760020BAB9 ),
    .INIT_36 ( 256'h00A0DDBD00B0CFBD00B3A9BD00F9A6BD00EBA9A200FFE98500FFF97B00FFFCBD ),
    .INIT_37 ( 256'h0011110D0011110D00DDDAA400FCFC7100DAEF7800AFEA7B0095E59F0090F4BD ),
    .INIT_38 ( 256'h000011690000048C001E0095004600790070003300840E00007C2E0000606060 ),
    .INIT_39 ( 256'h000404040004040400000000004C310000223500000038040000340C00002345 ),
    .INIT_3A ( 256'h000026A000001ABF003C1FBF008823B000BC296200BF401900BF590000959595 ),
    .INIT_3B ( 256'h000707070007070700191919009973000040680000006B040000602800004A93 ),
    .INIT_3C ( 256'h000E75BF002666BF006849BF00B634BF00BF609F00BF7A4F00BFA10B00BFBFBF ),
    .INIT_3D ( 256'h000A0A0A000A0A0A0046464600BFBC04007BB4090028B420000AAA7700188DBC ),
    .INIT_3E ( 256'h0078A8BF00849EBF008680BF00BB7EBF00B080A400BFB18600BFBD7C00BFBFBF ),
    .INIT_3F ( 256'h000D0D0D000D0D0D00A6A6A600BDBF7300A4B67A0083B27C0070AEA1006CB9BF ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \ppu/Mram_palette_rgb_rom  (
    .REGCEA(N1),
    .CLKA(clk),
    .ENB(\NLW_ppu/Mram_palette_rgb_rom_ENB_UNCONNECTED ),
    .RSTB(\NLW_ppu/Mram_palette_rgb_rom_RSTB_UNCONNECTED ),
    .CLKB(\NLW_ppu/Mram_palette_rgb_rom_CLKB_UNCONNECTED ),
    .REGCEB(\NLW_ppu/Mram_palette_rgb_rom_REGCEB_UNCONNECTED ),
    .RSTA(N1),
    .ENA(N0),
    .DIPA({N1, N1, N1, N1}),
    .WEA({N1, N1, N1, N1}),
    .DOA({\NLW_ppu/Mram_palette_rgb_rom_DOA[31]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DOA[30]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_DOA[29]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DOA[28]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_DOA[27]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DOA[26]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_DOA[25]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DOA[24]_UNCONNECTED , \ppu/palette_rgb_rom_dout [23], 
\ppu/palette_rgb_rom_dout [22], \ppu/palette_rgb_rom_dout [21], \ppu/palette_rgb_rom_dout [20], \ppu/palette_rgb_rom_dout [19], 
\ppu/palette_rgb_rom_dout [18], \ppu/palette_rgb_rom_dout [17], \ppu/palette_rgb_rom_dout [16], \ppu/palette_rgb_rom_dout [15], 
\ppu/palette_rgb_rom_dout [14], \ppu/palette_rgb_rom_dout [13], \ppu/palette_rgb_rom_dout [12], \ppu/palette_rgb_rom_dout [11], 
\ppu/palette_rgb_rom_dout [10], \ppu/palette_rgb_rom_dout [9], \ppu/palette_rgb_rom_dout [8], \ppu/palette_rgb_rom_dout [7], 
\ppu/palette_rgb_rom_dout [6], \ppu/palette_rgb_rom_dout [5], \ppu/palette_rgb_rom_dout [4], \ppu/palette_rgb_rom_dout [3], 
\ppu/palette_rgb_rom_dout [2], \ppu/palette_rgb_rom_dout [1], \ppu/palette_rgb_rom_dout [0]}),
    .ADDRA({\ppu/palette_rgb_rom_address [8], \ppu/palette_rgb_rom_address [7], \ppu/palette_rgb_rom_address [6], \ppu/palette_rgb_rom_address [5], 
\ppu/palette_rgb_rom_address [4], \ppu/palette_rgb_rom_address [3], \ppu/palette_rgb_rom_address [2], \ppu/palette_rgb_rom_address [1], 
\ppu/palette_rgb_rom_address [0], \NLW_ppu/Mram_palette_rgb_rom_ADDRA[4]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_ADDRA[3]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_ADDRA[2]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_ADDRA[1]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_ADDRA[0]_UNCONNECTED }),
    .ADDRB({\NLW_ppu/Mram_palette_rgb_rom_ADDRB[13]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_ADDRB[12]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_ADDRB[11]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_ADDRB[10]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_ADDRB[9]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_ADDRB[8]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_ADDRB[7]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_ADDRB[6]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_ADDRB[5]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_ADDRB[4]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_ADDRB[3]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_ADDRB[2]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_ADDRB[1]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_ADDRB[0]_UNCONNECTED }),
    .DIB({\NLW_ppu/Mram_palette_rgb_rom_DIB[31]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DIB[30]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_DIB[29]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DIB[28]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_DIB[27]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DIB[26]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_DIB[25]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DIB[24]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_DIB[23]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DIB[22]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_DIB[21]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DIB[20]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_DIB[19]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DIB[18]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_DIB[17]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DIB[16]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_DIB[15]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DIB[14]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_DIB[13]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DIB[12]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_DIB[11]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DIB[10]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_DIB[9]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DIB[8]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_DIB[7]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DIB[6]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_DIB[5]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DIB[4]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_DIB[3]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DIB[2]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_DIB[1]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DIB[0]_UNCONNECTED }),
    .DOPA({\NLW_ppu/Mram_palette_rgb_rom_DOPA[3]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DOPA[2]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_DOPA[1]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DOPA[0]_UNCONNECTED }),
    .DIPB({\NLW_ppu/Mram_palette_rgb_rom_DIPB[3]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DIPB[2]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_DIPB[1]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DIPB[0]_UNCONNECTED }),
    .DOPB({\NLW_ppu/Mram_palette_rgb_rom_DOPB[3]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DOPB[2]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_DOPB[1]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DOPB[0]_UNCONNECTED }),
    .DOB({\NLW_ppu/Mram_palette_rgb_rom_DOB[31]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DOB[30]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_DOB[29]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DOB[28]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_DOB[27]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DOB[26]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_DOB[25]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DOB[24]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_DOB[23]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DOB[22]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_DOB[21]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DOB[20]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_DOB[19]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DOB[18]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_DOB[17]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DOB[16]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_DOB[15]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DOB[14]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_DOB[13]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DOB[12]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_DOB[11]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DOB[10]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_DOB[9]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DOB[8]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_DOB[7]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DOB[6]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_DOB[5]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DOB[4]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_DOB[3]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DOB[2]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_DOB[1]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_DOB[0]_UNCONNECTED }),
    .WEB({\NLW_ppu/Mram_palette_rgb_rom_WEB[3]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_WEB[2]_UNCONNECTED , 
\NLW_ppu/Mram_palette_rgb_rom_WEB[1]_UNCONNECTED , \NLW_ppu/Mram_palette_rgb_rom_WEB[0]_UNCONNECTED }),
    .DIA({N1, N1, N1, N1, N1, N1, N1, N1, N1, N1, N1, N1, N1, N1, N1, N1, N1, N1, N1, N1, N1, N1, N1, N1, N1, N1, N1, N1, N1, N1, N1, N1})
  );
  X_OPAD #(
    .LOC ( "P121" ))
  tmds_data0_out_p_2939 (
    .PAD(tmds_data0_out_p)
  );
  X_OPAD #(
    .LOC ( "P120" ))
  tmds_data0_out_n_2940 (
    .PAD(tmds_data0_out_n)
  );
  X_OPAD #(
    .LOC ( "P124" ))
  tmds_data1_out_p_2941 (
    .PAD(tmds_data1_out_p)
  );
  X_OPAD #(
    .LOC ( "P123" ))
  tmds_data1_out_n_2942 (
    .PAD(tmds_data1_out_n)
  );
  X_OPAD #(
    .LOC ( "P127" ))
  tmds_data2_out_p_2943 (
    .PAD(tmds_data2_out_p)
  );
  X_OPAD #(
    .LOC ( "P126" ))
  tmds_data2_out_n_2944 (
    .PAD(tmds_data2_out_n)
  );
  X_OPAD #(
    .LOC ( "P117" ))
  tmds_clock_out_p_2945 (
    .PAD(tmds_clock_out_p)
  );
  X_OPAD #(
    .LOC ( "P116" ))
  tmds_clock_out_n_2946 (
    .PAD(tmds_clock_out_n)
  );
  X_IPAD #(
    .LOC ( "P85" ))
  clk_in_2947 (
    .PAD(clk_in)
  );
  X_IPAD #(
    .LOC ( "P92" ))
  rstn_in_2948 (
    .PAD(NlwRenamedSig_IO_rstn_in)
  );
  X_IPAD #(
    .LOC ( "P75" ))
  ctrl1_data_2949 (
    .PAD(NlwRenamedSig_IO_ctrl1_data)
  );
  X_IPAD #(
    .LOC ( "P66" ))
  ctrl2_data_2950 (
    .PAD(NlwRenamedSig_IO_ctrl2_data)
  );
  X_OPAD #(
    .LOC ( "P79" ))
  ctrl1_clk_2951 (
    .PAD(ctrl1_clk)
  );
  X_OPAD #(
    .LOC ( "P74" ))
  ctrl2_clk_2952 (
    .PAD(ctrl2_clk)
  );
  X_OPAD #(
    .LOC ( "P78" ))
  ctrl1_latch_2953 (
    .PAD(ctrl1_latch)
  );
  X_OPAD #(
    .LOC ( "P67" ))
  ctrl2_latch_2954 (
    .PAD(ctrl2_latch)
  );
  X_PU   rstn_in_PULLUP (
    .O(NlwRenamedSig_IO_rstn_in)
  );
  X_PU   ctrl1_data_PULLUP (
    .O(NlwRenamedSig_IO_ctrl1_data)
  );
  X_PU   ctrl2_data_PULLUP (
    .O(NlwRenamedSig_IO_ctrl2_data)
  );
  X_RAMD32 #(
    .INIT ( 32'h00000000 ))
  \ppu/Mram_palette_ram1/X_RAMD32  (
    .RADR0(\ppu/palette_addr [0]),
    .RADR1(\ppu/palette_addr [1]),
    .RADR2(\ppu/palette_addr [2]),
    .RADR3(\ppu/palette_addr [3]),
    .RADR4(\ppu/palette_ram_addr_mirrored [4]),
    .WADR0(\ppu/ht_cntr [0]),
    .WADR1(\ppu/ht_cntr [1]),
    .WADR2(\ppu/ht_cntr [2]),
    .WADR3(\ppu/ht_cntr [3]),
    .WADR4(\ppu/palette_ram_nt_addr_mirrored [4]),
    .I(cpu_dout[0]),
    .CLK(clk),
    .WE(\ppu/ppu_enable_palette_ram_access_AND_206_o ),
    .O(\ppu/_n0712 [0])
  );
  X_RAMS32 #(
    .INIT ( 32'h00000000 ))
  \ppu/Mram_palette_ram1/X_RAMS32  (
    .ADR0(\ppu/ht_cntr [0]),
    .ADR1(\ppu/ht_cntr [1]),
    .ADR2(\ppu/ht_cntr [2]),
    .ADR3(\ppu/ht_cntr [3]),
    .ADR4(\ppu/palette_ram_nt_addr_mirrored [4]),
    .I(cpu_dout[0]),
    .CLK(clk),
    .WE(\ppu/ppu_enable_palette_ram_access_AND_206_o ),
    .O(\ppu/_n0711 [0])
  );
  X_RAMD32 #(
    .INIT ( 32'h00000000 ))
  \ppu/Mram_palette_ram4/X_RAMD32  (
    .RADR0(\ppu/palette_addr [0]),
    .RADR1(\ppu/palette_addr [1]),
    .RADR2(\ppu/palette_addr [2]),
    .RADR3(\ppu/palette_addr [3]),
    .RADR4(\ppu/palette_ram_addr_mirrored [4]),
    .WADR0(\ppu/ht_cntr [0]),
    .WADR1(\ppu/ht_cntr [1]),
    .WADR2(\ppu/ht_cntr [2]),
    .WADR3(\ppu/ht_cntr [3]),
    .WADR4(\ppu/palette_ram_nt_addr_mirrored [4]),
    .I(cpu_dout[3]),
    .CLK(clk),
    .WE(\ppu/ppu_enable_palette_ram_access_AND_206_o ),
    .O(\ppu/_n0712 [3])
  );
  X_RAMS32 #(
    .INIT ( 32'h00000000 ))
  \ppu/Mram_palette_ram4/X_RAMS32  (
    .ADR0(\ppu/ht_cntr [0]),
    .ADR1(\ppu/ht_cntr [1]),
    .ADR2(\ppu/ht_cntr [2]),
    .ADR3(\ppu/ht_cntr [3]),
    .ADR4(\ppu/palette_ram_nt_addr_mirrored [4]),
    .I(cpu_dout[3]),
    .CLK(clk),
    .WE(\ppu/ppu_enable_palette_ram_access_AND_206_o ),
    .O(\ppu/_n0711 [3])
  );
  X_RAMD32 #(
    .INIT ( 32'h00000000 ))
  \ppu/Mram_palette_ram2/X_RAMD32  (
    .RADR0(\ppu/palette_addr [0]),
    .RADR1(\ppu/palette_addr [1]),
    .RADR2(\ppu/palette_addr [2]),
    .RADR3(\ppu/palette_addr [3]),
    .RADR4(\ppu/palette_ram_addr_mirrored [4]),
    .WADR0(\ppu/ht_cntr [0]),
    .WADR1(\ppu/ht_cntr [1]),
    .WADR2(\ppu/ht_cntr [2]),
    .WADR3(\ppu/ht_cntr [3]),
    .WADR4(\ppu/palette_ram_nt_addr_mirrored [4]),
    .I(cpu_dout[1]),
    .CLK(clk),
    .WE(\ppu/ppu_enable_palette_ram_access_AND_206_o ),
    .O(\ppu/_n0712 [1])
  );
  X_RAMS32 #(
    .INIT ( 32'h00000000 ))
  \ppu/Mram_palette_ram2/X_RAMS32  (
    .ADR0(\ppu/ht_cntr [0]),
    .ADR1(\ppu/ht_cntr [1]),
    .ADR2(\ppu/ht_cntr [2]),
    .ADR3(\ppu/ht_cntr [3]),
    .ADR4(\ppu/palette_ram_nt_addr_mirrored [4]),
    .I(cpu_dout[1]),
    .CLK(clk),
    .WE(\ppu/ppu_enable_palette_ram_access_AND_206_o ),
    .O(\ppu/_n0711 [1])
  );
  X_RAMD32 #(
    .INIT ( 32'h00000000 ))
  \ppu/Mram_palette_ram3/X_RAMD32  (
    .RADR0(\ppu/palette_addr [0]),
    .RADR1(\ppu/palette_addr [1]),
    .RADR2(\ppu/palette_addr [2]),
    .RADR3(\ppu/palette_addr [3]),
    .RADR4(\ppu/palette_ram_addr_mirrored [4]),
    .WADR0(\ppu/ht_cntr [0]),
    .WADR1(\ppu/ht_cntr [1]),
    .WADR2(\ppu/ht_cntr [2]),
    .WADR3(\ppu/ht_cntr [3]),
    .WADR4(\ppu/palette_ram_nt_addr_mirrored [4]),
    .I(cpu_dout[2]),
    .CLK(clk),
    .WE(\ppu/ppu_enable_palette_ram_access_AND_206_o ),
    .O(\ppu/_n0712 [2])
  );
  X_RAMS32 #(
    .INIT ( 32'h00000000 ))
  \ppu/Mram_palette_ram3/X_RAMS32  (
    .ADR0(\ppu/ht_cntr [0]),
    .ADR1(\ppu/ht_cntr [1]),
    .ADR2(\ppu/ht_cntr [2]),
    .ADR3(\ppu/ht_cntr [3]),
    .ADR4(\ppu/palette_ram_nt_addr_mirrored [4]),
    .I(cpu_dout[2]),
    .CLK(clk),
    .WE(\ppu/ppu_enable_palette_ram_access_AND_206_o ),
    .O(\ppu/_n0711 [2])
  );
  X_RAMD32 #(
    .INIT ( 32'h00000000 ))
  \ppu/Mram_palette_ram5/X_RAMD32  (
    .RADR0(\ppu/palette_addr [0]),
    .RADR1(\ppu/palette_addr [1]),
    .RADR2(\ppu/palette_addr [2]),
    .RADR3(\ppu/palette_addr [3]),
    .RADR4(\ppu/palette_ram_addr_mirrored [4]),
    .WADR0(\ppu/ht_cntr [0]),
    .WADR1(\ppu/ht_cntr [1]),
    .WADR2(\ppu/ht_cntr [2]),
    .WADR3(\ppu/ht_cntr [3]),
    .WADR4(\ppu/palette_ram_nt_addr_mirrored [4]),
    .I(cpu_dout[4]),
    .CLK(clk),
    .WE(\ppu/ppu_enable_palette_ram_access_AND_206_o ),
    .O(\ppu/_n0712 [4])
  );
  X_RAMS32 #(
    .INIT ( 32'h00000000 ))
  \ppu/Mram_palette_ram5/X_RAMS32  (
    .ADR0(\ppu/ht_cntr [0]),
    .ADR1(\ppu/ht_cntr [1]),
    .ADR2(\ppu/ht_cntr [2]),
    .ADR3(\ppu/ht_cntr [3]),
    .ADR4(\ppu/palette_ram_nt_addr_mirrored [4]),
    .I(cpu_dout[4]),
    .CLK(clk),
    .WE(\ppu/ppu_enable_palette_ram_access_AND_206_o ),
    .O(\ppu/_n0711 [4])
  );
  X_RAMD32 #(
    .INIT ( 32'h00000000 ))
  \ppu/Mram_palette_ram6/X_RAMD32  (
    .RADR0(\ppu/palette_addr [0]),
    .RADR1(\ppu/palette_addr [1]),
    .RADR2(\ppu/palette_addr [2]),
    .RADR3(\ppu/palette_addr [3]),
    .RADR4(\ppu/palette_ram_addr_mirrored [4]),
    .WADR0(\ppu/ht_cntr [0]),
    .WADR1(\ppu/ht_cntr [1]),
    .WADR2(\ppu/ht_cntr [2]),
    .WADR3(\ppu/ht_cntr [3]),
    .WADR4(\ppu/palette_ram_nt_addr_mirrored [4]),
    .I(cpu_dout[5]),
    .CLK(clk),
    .WE(\ppu/ppu_enable_palette_ram_access_AND_206_o ),
    .O(\ppu/_n0712 [5])
  );
  X_RAMS32 #(
    .INIT ( 32'h00000000 ))
  \ppu/Mram_palette_ram6/X_RAMS32  (
    .ADR0(\ppu/ht_cntr [0]),
    .ADR1(\ppu/ht_cntr [1]),
    .ADR2(\ppu/ht_cntr [2]),
    .ADR3(\ppu/ht_cntr [3]),
    .ADR4(\ppu/palette_ram_nt_addr_mirrored [4]),
    .I(cpu_dout[5]),
    .CLK(clk),
    .WE(\ppu/ppu_enable_palette_ram_access_AND_206_o ),
    .O(\ppu/_n0711 [5])
  );
  X_PLL_ADV #(
    .SIM_DEVICE ( "SPARTAN6" ),
    .BANDWIDTH ( "OPTIMIZED" ),
    .CLKFBOUT_MULT ( 10 ),
    .CLKFBOUT_PHASE ( 0.000000 ),
    .CLKIN1_PERIOD ( 20 ),
    .CLKIN2_PERIOD ( 20 ),
    .CLKOUT0_DIVIDE ( 2 ),
    .CLKOUT0_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT0_PHASE ( 0.000000 ),
    .CLKOUT1_DIVIDE ( 20 ),
    .CLKOUT1_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT1_PHASE ( 0.000000 ),
    .CLKOUT2_DIVIDE ( 10 ),
    .CLKOUT2_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT2_PHASE ( 0.000000 ),
    .CLKOUT3_DIVIDE ( 1 ),
    .CLKOUT3_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT3_PHASE ( 0.000000 ),
    .CLKOUT4_DIVIDE ( 1 ),
    .CLKOUT4_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT4_PHASE ( 0.000000 ),
    .CLKOUT5_DIVIDE ( 1 ),
    .CLKOUT5_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT5_PHASE ( 0.000000 ),
    .CLK_FEEDBACK ( "CLKFBOUT" ),
    .COMPENSATION ( "INTERNAL" ),
    .DIVCLK_DIVIDE ( 1 ),
    .REF_JITTER ( 0.100000 ))
  \PLL_BASE_inst/PLL_ADV  (
    .CLKOUT3(\NLW_PLL_BASE_inst/PLL_ADV_CLKOUT3_UNCONNECTED ),
    .CLKFBIN(pll_clkfbout),
    .CLKOUTDCM3(\NLW_PLL_BASE_inst/PLL_ADV_CLKOUTDCM3_UNCONNECTED ),
    .CLKFBOUT(pll_clkfbout),
    .DCLK(\NLW_PLL_BASE_inst/PLL_ADV_DCLK_UNCONNECTED ),
    .CLKOUTDCM4(\NLW_PLL_BASE_inst/PLL_ADV_CLKOUTDCM4_UNCONNECTED ),
    .CLKOUT1(pll_clkout1),
    .DEN(\NLW_PLL_BASE_inst/PLL_ADV_DEN_UNCONNECTED ),
    .CLKOUT5(\NLW_PLL_BASE_inst/PLL_ADV_CLKOUT5_UNCONNECTED ),
    .CLKINSEL(\NLW_PLL_BASE_inst/PLL_ADV_CLKINSEL_UNCONNECTED ),
    .CLKIN2(\NLW_PLL_BASE_inst/PLL_ADV_CLKIN2_UNCONNECTED ),
    .CLKOUTDCM2(\NLW_PLL_BASE_inst/PLL_ADV_CLKOUTDCM2_UNCONNECTED ),
    .DRDY(\NLW_PLL_BASE_inst/PLL_ADV_DRDY_UNCONNECTED ),
    .CLKOUTDCM1(\NLW_PLL_BASE_inst/PLL_ADV_CLKOUTDCM1_UNCONNECTED ),
    .RST(rstn_in_INV_1_o),
    .DWE(\NLW_PLL_BASE_inst/PLL_ADV_DWE_UNCONNECTED ),
    .CLKOUTDCM5(\NLW_PLL_BASE_inst/PLL_ADV_CLKOUTDCM5_UNCONNECTED ),
    .CLKFBDCM(\NLW_PLL_BASE_inst/PLL_ADV_CLKFBDCM_UNCONNECTED ),
    .CLKOUT0(pll_clkout0),
    .CLKOUT4(\NLW_PLL_BASE_inst/PLL_ADV_CLKOUT4_UNCONNECTED ),
    .REL(\NLW_PLL_BASE_inst/PLL_ADV_REL_UNCONNECTED ),
    .CLKIN1(clk_in_IBUF_777),
    .CLKOUT2(pll_clkout2),
    .CLKOUTDCM0(\NLW_PLL_BASE_inst/PLL_ADV_CLKOUTDCM0_UNCONNECTED ),
    .LOCKED(pll_locked),
    .DADDR({\NLW_PLL_BASE_inst/PLL_ADV_DADDR[4]_UNCONNECTED , \NLW_PLL_BASE_inst/PLL_ADV_DADDR[3]_UNCONNECTED , 
\NLW_PLL_BASE_inst/PLL_ADV_DADDR[2]_UNCONNECTED , \NLW_PLL_BASE_inst/PLL_ADV_DADDR[1]_UNCONNECTED , \NLW_PLL_BASE_inst/PLL_ADV_DADDR[0]_UNCONNECTED })
,
    .DI({\NLW_PLL_BASE_inst/PLL_ADV_DI[15]_UNCONNECTED , \NLW_PLL_BASE_inst/PLL_ADV_DI[14]_UNCONNECTED , 
\NLW_PLL_BASE_inst/PLL_ADV_DI[13]_UNCONNECTED , \NLW_PLL_BASE_inst/PLL_ADV_DI[12]_UNCONNECTED , \NLW_PLL_BASE_inst/PLL_ADV_DI[11]_UNCONNECTED , 
\NLW_PLL_BASE_inst/PLL_ADV_DI[10]_UNCONNECTED , \NLW_PLL_BASE_inst/PLL_ADV_DI[9]_UNCONNECTED , \NLW_PLL_BASE_inst/PLL_ADV_DI[8]_UNCONNECTED , 
\NLW_PLL_BASE_inst/PLL_ADV_DI[7]_UNCONNECTED , \NLW_PLL_BASE_inst/PLL_ADV_DI[6]_UNCONNECTED , \NLW_PLL_BASE_inst/PLL_ADV_DI[5]_UNCONNECTED , 
\NLW_PLL_BASE_inst/PLL_ADV_DI[4]_UNCONNECTED , \NLW_PLL_BASE_inst/PLL_ADV_DI[3]_UNCONNECTED , \NLW_PLL_BASE_inst/PLL_ADV_DI[2]_UNCONNECTED , 
\NLW_PLL_BASE_inst/PLL_ADV_DI[1]_UNCONNECTED , \NLW_PLL_BASE_inst/PLL_ADV_DI[0]_UNCONNECTED }),
    .DO({\NLW_PLL_BASE_inst/PLL_ADV_DO[15]_UNCONNECTED , \NLW_PLL_BASE_inst/PLL_ADV_DO[14]_UNCONNECTED , 
\NLW_PLL_BASE_inst/PLL_ADV_DO[13]_UNCONNECTED , \NLW_PLL_BASE_inst/PLL_ADV_DO[12]_UNCONNECTED , \NLW_PLL_BASE_inst/PLL_ADV_DO[11]_UNCONNECTED , 
\NLW_PLL_BASE_inst/PLL_ADV_DO[10]_UNCONNECTED , \NLW_PLL_BASE_inst/PLL_ADV_DO[9]_UNCONNECTED , \NLW_PLL_BASE_inst/PLL_ADV_DO[8]_UNCONNECTED , 
\NLW_PLL_BASE_inst/PLL_ADV_DO[7]_UNCONNECTED , \NLW_PLL_BASE_inst/PLL_ADV_DO[6]_UNCONNECTED , \NLW_PLL_BASE_inst/PLL_ADV_DO[5]_UNCONNECTED , 
\NLW_PLL_BASE_inst/PLL_ADV_DO[4]_UNCONNECTED , \NLW_PLL_BASE_inst/PLL_ADV_DO[3]_UNCONNECTED , \NLW_PLL_BASE_inst/PLL_ADV_DO[2]_UNCONNECTED , 
\NLW_PLL_BASE_inst/PLL_ADV_DO[1]_UNCONNECTED , \NLW_PLL_BASE_inst/PLL_ADV_DO[0]_UNCONNECTED })
  );
  X_RAMB16BWER #(
    .INIT_00 ( 256'h0000000023068833220C0013000000000000000000000000220C001600000060 ),
    .INIT_01 ( 256'h0000000023068832220C00120000000000000000230E8000220C0001800000A0 ),
    .INIT_02 ( 256'h0000000023068835220C0015000000000000000000000000220C001F20C00121 ),
    .INIT_03 ( 256'h0000000023068834220C0014000000000000000000000000220C001C01800000 ),
    .INIT_04 ( 256'h0000000023060833220A0013320300130000000000000000220A001600000162 ),
    .INIT_05 ( 256'h0000000023060832220A00123203001200000000230E0000220A0001002808D0 ),
    .INIT_06 ( 256'h0000000023060835220A0015000000000000000000000000220A001F60C00121 ),
    .INIT_07 ( 256'h0000000023060834220A0014000000000000000000000000220A001C01400000 ),
    .INIT_08 ( 256'h0000000023078833220D0013000000000000000000000000220D0016002809E0 ),
    .INIT_09 ( 256'h0000000023078832220D00120000012200000000230F8000220D0001000000A0 ),
    .INIT_0A ( 256'h0000000023078835220D0015000000000000000000000000220D001F10C00121 ),
    .INIT_0B ( 256'h0000000023078834220D0014000000000000000000000000220D001C04800000 ),
    .INIT_0C ( 256'h00000000230708333309001300000000000000000000000033090016000001A0 ),
    .INIT_0D ( 256'h0000000023070832330900120000012600000000230F000033090001220808D0 ),
    .INIT_0E ( 256'h0000000023070835330900150000000000000000000000003309001F50C00121 ),
    .INIT_0F ( 256'h0000000023070834330900140000000000000000000000003309001C04400000 ),
    .INIT_10 ( 256'h0000000000000423000000230000062300000000000000000000002600000000 ),
    .INIT_11 ( 256'h000000000000042200000022000006220000000022080400000000002219F600 ),
    .INIT_12 ( 256'h000000000000042D000000250000062500000000000000000000002F01C00121 ),
    .INIT_13 ( 256'h0000000000000000000000240000000000000000002004000000002C22080600 ),
    .INIT_14 ( 256'h0000000022100813220808132218081300000000221008012208081622180801 ),
    .INIT_15 ( 256'h0000000022100812220808122218081200000000221000002208080122180000 ),
    .INIT_16 ( 256'h000000002210081D220808152218081500000000000000002208081F41C00121 ),
    .INIT_17 ( 256'h000000002210081C220808142218081400000000221002002208081C10800000 ),
    .INIT_18 ( 256'h000000002201F8332301D0132301D61300000000000000002301D0162301D601 ),
    .INIT_19 ( 256'h000000002201F8322301D0122301D612000000002211F4002301D0012219A600 ),
    .INIT_1A ( 256'h000000002201F8352301D0150000000000000000000000002301D01F02C00121 ),
    .INIT_1B ( 256'h000000002201F8342301D0140000000000000000000000002301D01C08800000 ),
    .INIT_1C ( 256'h000000002201A833330910132301D4130000000000000000330910162301D401 ),
    .INIT_1D ( 256'h000000002201A832330910122301D4120000000000000000330910012211A400 ),
    .INIT_1E ( 256'h000000002201A835330910150000000000000000000000003309101F42C00121 ),
    .INIT_1F ( 256'h000000002201A834330910140000000000000000000000003309101C08400000 ),
    .SRVAL_A ( 36'h000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \cpu/cpu6502_decoder/Mram_instr_decoder_rom  (
    .REGCEA(\cpu/N0 ),
    .CLKA(clk),
    .ENB(\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ENB_UNCONNECTED ),
    .RSTB(\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_RSTB_UNCONNECTED ),
    .CLKB(\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_CLKB_UNCONNECTED ),
    .REGCEB(\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_REGCEB_UNCONNECTED ),
    .RSTA(\cpu/cpu6502/decoder/_n0035 ),
    .ENA(\cpu/cpu6502_decoder/_n0040_0_inv ),
    .DIPA({\cpu/N0 , \cpu/N0 , \cpu/N0 , \cpu/N0 }),
    .WEA({\cpu/N0 , \cpu/N0 , \cpu/N0 , \cpu/N0 }),
    .DOA({\cpu/cpu6502/sreg_to_dout , \cpu/cpu6502/branch_flag_val , \cpu/cpu6502/sreg_mask [5], \cpu/cpu6502/sreg_mask [4], 
\cpu/cpu6502/sreg_mask [3], \cpu/cpu6502/sreg_mask [2], \cpu/cpu6502/sreg_mask [1], \cpu/cpu6502/sreg_mask [0], \cpu/cpu6502/sreg_operation_sel [1], 
\cpu/cpu6502/sreg_operation_sel [0], \cpu/cpu6502/alu_dest_reg_sel [2], \cpu/cpu6502/alu_dest_reg_sel [1], \cpu/cpu6502/alu_dest_reg_sel [0], 
\cpu/cpu6502/alu_operation_sel [2], \cpu/cpu6502/alu_operation_sel [1], \cpu/cpu6502/alu_operation_sel [0], \cpu/cpu6502/alu_cin_sel [1], 
\cpu/cpu6502/alu_cin_sel [0], \cpu/cpu6502/alu_operand2_sel [1], \cpu/cpu6502/alu_operand2_sel [0], \cpu/cpu6502/alu_operand1_sel [2], 
\cpu/cpu6502/alu_operand1_sel [1], \cpu/cpu6502/alu_operand1_sel [0], \cpu/cpu6502/operation_type [2], \cpu/cpu6502/operation_type [1], 
\cpu/cpu6502/operation_type [0], \cpu/cpu6502/mem_operation [1], \cpu/cpu6502/mem_operation [0], \cpu/cpu6502/index_reg_sel , 
\cpu/cpu6502/addr_mode [2], \cpu/cpu6502/addr_mode [1], \cpu/cpu6502/addr_mode [0]}),
    .ADDRA({\cpu/N0 , cpu_din[7], cpu_din[6], cpu_din[5], cpu_din[4], cpu_din[3], cpu_din[2], cpu_din[1], cpu_din[0], 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRA[4]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRA[3]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRA[2]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRA[1]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRA[0]_UNCONNECTED }),
    .ADDRB({\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRB[13]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRB[12]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRB[11]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRB[10]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRB[9]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRB[8]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRB[7]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRB[6]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRB[5]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRB[4]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRB[3]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRB[2]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRB[1]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_ADDRB[0]_UNCONNECTED }),
    .DIB({\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[31]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[30]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[29]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[28]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[27]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[26]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[25]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[24]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[23]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[22]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[21]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[20]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[19]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[18]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[17]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[16]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[15]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[14]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[13]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[12]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[11]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[10]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[9]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[8]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[7]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[6]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[5]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[4]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[3]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[2]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[1]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIB[0]_UNCONNECTED }),
    .DOPA({\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOPA[3]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOPA[2]_UNCONNECTED 
, \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOPA[1]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOPA[0]_UNCONNECTED }),
    .DIPB({\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIPB[3]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIPB[2]_UNCONNECTED 
, \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIPB[1]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DIPB[0]_UNCONNECTED }),
    .DOPB({\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOPB[3]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOPB[2]_UNCONNECTED 
, \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOPB[1]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOPB[0]_UNCONNECTED }),
    .DOB({\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[31]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[30]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[29]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[28]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[27]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[26]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[25]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[24]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[23]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[22]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[21]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[20]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[19]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[18]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[17]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[16]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[15]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[14]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[13]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[12]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[11]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[10]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[9]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[8]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[7]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[6]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[5]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[4]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[3]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[2]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[1]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_DOB[0]_UNCONNECTED }),
    .WEB({\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_WEB[3]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_WEB[2]_UNCONNECTED , 
\NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_WEB[1]_UNCONNECTED , \NLW_cpu/cpu6502_decoder/Mram_instr_decoder_rom_WEB[0]_UNCONNECTED }),
    .DIA({\cpu/N0 , \cpu/N0 , \cpu/N0 , \cpu/N0 , \cpu/N0 , \cpu/N0 , \cpu/N0 , \cpu/N0 , \cpu/N0 , \cpu/N0 , \cpu/N0 , \cpu/N0 , \cpu/N0 , \cpu/N0 , 
\cpu/N0 , \cpu/N0 , \cpu/N0 , \cpu/N0 , \cpu/N0 , \cpu/N0 , \cpu/N0 , \cpu/N0 , \cpu/N0 , \cpu/N0 , \cpu/N0 , \cpu/N0 , \cpu/N0 , \cpu/N0 , \cpu/N0 , 
\cpu/N0 , \cpu/N0 , \cpu/N0 })
  );
  X_INV   \cpu/cpu6502_decoder/_n0040_0_inv_INV_0  (
    .I(\cpu/cpu6502/decoder/_n0040_0 ),
    .O(\cpu/cpu6502_decoder/_n0040_0_inv )
  );
  X_INV   \cpu/cpu6502/controller/int_n_INV_5_o1_INV_0  (
    .I(N0),
    .O(\cpu/cpu6502/controller/int_n_INV_5_o )
  );
  X_INV   \cpu/cpu6502/controller/Mram_rst_active_PWR_4_o_wide_mux_92_OUT111_INV_0  (
    .I(\cpu/cpu6502/controller/rst_active_605 ),
    .O(\cpu/cpu6502/controller/Mram_rst_active_PWR_4_o_wide_mux_92_OUT1 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/no_pcl_carry_reg  (
    .CLK(clk),
    .I(\cpu/cpu6502/controller/no_pcl_carry_reg_rstpot1_775 ),
    .O(\cpu/cpu6502/controller/no_pcl_carry_reg_748 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT2 #(
    .INIT ( 4'h2 ))
  \cpu/cpu6502/controller/no_pcl_carry_reg_rstpot1  (
    .ADR0(\cpu/cpu6502/controller/no_pcl_carry_reg_rstpot_769 ),
    .ADR1(\cpu/cpu6502/controller/Reset_OR_DriverANDClockEnable ),
    .O(\cpu/cpu6502/controller/no_pcl_carry_reg_rstpot1_775 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/inst_reg_clr  (
    .CLK(clk),
    .I(\cpu/cpu6502/controller/inst_reg_clr_rstpot1_774 ),
    .O(\cpu/cpu6502/controller/inst_reg_clr_574 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT2 #(
    .INIT ( 4'h2 ))
  \cpu/cpu6502/controller/inst_reg_clr_rstpot1  (
    .ADR0(\cpu/cpu6502/controller/inst_reg_clr_rstpot_768 ),
    .ADR1(\cpu/cpu6502/controller/Reset_OR_DriverANDClockEnable1_606 ),
    .O(\cpu/cpu6502/controller/inst_reg_clr_rstpot1_774 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/inst_reg_we  (
    .CLK(clk),
    .I(\cpu/cpu6502/controller/inst_reg_we_rstpot1_773 ),
    .O(\cpu/cpu6502/controller/inst_reg_we_576 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT2 #(
    .INIT ( 4'h2 ))
  \cpu/cpu6502/controller/inst_reg_we_rstpot1  (
    .ADR0(\cpu/cpu6502/controller/inst_reg_we_rstpot_767 ),
    .ADR1(\cpu/cpu6502/controller/Reset_OR_DriverANDClockEnable2 ),
    .O(\cpu/cpu6502/controller/inst_reg_we_rstpot1_773 )
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/b_flag_value  (
    .CLK(clk),
    .I(\cpu/cpu6502/controller/b_flag_value_rstpot_772 ),
    .O(\cpu/cpu6502/controller/b_flag_value_745 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \cpu/cpu6502/controller/b_flag_value_rstpot  (
    .ADR0(\ppu/ph1_rising_834 ),
    .ADR1(\cpu/cpu6502/controller/b_flag_value_745 ),
    .ADR2(\cpu/cpu6502/controller/current_state[4]_operation_type[2]_Select_182_o ),
    .O(\cpu/cpu6502/controller/b_flag_value_rstpot_772 )
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \cpu/cpu6502/alu/i_flag  (
    .CLK(clk),
    .I(\cpu/cpu6502/alu/i_flag_rstpot_771 ),
    .SSET(\cpu/cpu6502/controller/rst_set_i_flag_OR_110_o ),
    .O(\cpu/cpu6502/alu/i_flag_608 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \cpu/cpu6502/alu/i_flag_rstpot  (
    .ADR0(\cpu/cpu6502/alu_en ),
    .ADR1(\cpu/cpu6502/alu/i_flag_608 ),
    .ADR2(\cpu/cpu6502/alu/status_op[1]_mem_in[2]_MUX_171_o ),
    .O(\cpu/cpu6502/alu/i_flag_rstpot_771 )
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/c_flag  (
    .CLK(clk),
    .I(\cpu/cpu6502/alu/c_flag_rstpot_770 ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/c_flag_636 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \cpu/cpu6502/alu/c_flag_rstpot  (
    .ADR0(\cpu/cpu6502/alu/_n0221_inv ),
    .ADR1(\cpu/cpu6502/alu/c_flag_636 ),
    .ADR2(\cpu/cpu6502/alu/status_op[1]_mem_in[0]_MUX_162_o ),
    .O(\cpu/cpu6502/alu/c_flag_rstpot_770 )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \cpu/cpu6502/controller/no_pcl_carry_reg_rstpot  (
    .ADR0(\ppu/ph1_falling_835 ),
    .ADR1(\cpu/cpu6502/controller/no_pcl_carry_reg_748 ),
    .ADR2(\cpu/cpu6502/controller/operation_type[2]_PWR_4_o_equal_90_o ),
    .O(\cpu/cpu6502/controller/no_pcl_carry_reg_rstpot_769 )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \cpu/cpu6502/controller/inst_reg_clr_rstpot  (
    .ADR0(\ppu/ph1_falling_835 ),
    .ADR1(\cpu/cpu6502/controller/inst_reg_clr_574 ),
    .ADR2(\cpu/cpu6502/controller/is_interrupt ),
    .O(\cpu/cpu6502/controller/inst_reg_clr_rstpot_768 )
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \cpu/cpu6502/controller/inst_reg_we_rstpot  (
    .ADR0(\ppu/ph1_falling_835 ),
    .ADR1(\cpu/cpu6502/controller/inst_reg_we_576 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd25_323 ),
    .O(\cpu/cpu6502/controller/inst_reg_we_rstpot_767 )
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/set_i_flag  (
    .CLK(clk),
    .I(\cpu/cpu6502/controller/set_i_flag_rstpot_766 ),
    .SRST(\cpu/cpu6502/controller/rst_set_i_flag_OR_110_o ),
    .O(\cpu/cpu6502/controller/set_i_flag_611 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \cpu/cpu6502/controller/set_i_flag_rstpot  (
    .ADR0(\cpu/cpu6502/controller/ph1_falling_set_next_state_AND_61_o ),
    .ADR1(\cpu/cpu6502/controller/set_i_flag_611 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd3_277 ),
    .O(\cpu/cpu6502/controller/set_i_flag_rstpot_766 )
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/addr_gen/address_carry  (
    .CLK(clk),
    .I(\cpu/cpu6502/addr_gen/address_carry_rstpot_765 ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/addr_gen/address_carry_598 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT3 #(
    .INIT ( 8'hE4 ))
  \cpu/cpu6502/addr_gen/address_carry_rstpot  (
    .ADR0(\cpu/cpu6502/addr_gen/_n0086_inv ),
    .ADR1(\cpu/cpu6502/addr_gen/address_carry_598 ),
    .ADR2(\cpu/cpu6502/addr_gen/address_carry_GND_7_o_MUX_198_o ),
    .O(\cpu/cpu6502/addr_gen/address_carry_rstpot_765 )
  );
  X_LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \cpu/cpu6502/alu/Mmux_alu_result2_SW5_G  (
    .ADR0(\cpu/cpu6502/alu_operation_sel [0]),
    .ADR1(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR2(\cpu/N89 ),
    .ADR3(\cpu/cpu6502/mem_din_reg [2]),
    .ADR4(\cpu/cpu6502/mem_din_reg [0]),
    .ADR5(\cpu/N93 ),
    .O(\cpu/N154 )
  );
  X_LUT6 #(
    .INIT ( 64'h6A656A9AFAFFFA9A ))
  \cpu/cpu6502/alu/Mmux_alu_result2_SW5_F  (
    .ADR0(\cpu/cpu6502/alu_operand2_sel [0]),
    .ADR1(\cpu/cpu6502/alu_operand2_sel [1]),
    .ADR2(\cpu/cpu6502/mem_din_reg [1]),
    .ADR3(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR4(\cpu/N91 ),
    .ADR5(\cpu/cpu6502/alu_operation_sel [0]),
    .O(\cpu/N153 )
  );
  X_MUX2   \cpu/cpu6502/alu/Mmux_alu_result2_SW5  (
    .IA(\cpu/N153 ),
    .IB(\cpu/N154 ),
    .SEL(\cpu/cpu6502/alu_operation_sel [1]),
    .O(\cpu/N112 )
  );
  X_LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \cpu/cpu6502/alu/Mmux_alu_result3_SW5_G  (
    .ADR0(\cpu/cpu6502/alu_operation_sel [0]),
    .ADR1(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR2(\cpu/N87 ),
    .ADR3(\cpu/cpu6502/mem_din_reg [3]),
    .ADR4(\cpu/cpu6502/mem_din_reg [1]),
    .ADR5(\cpu/N91 ),
    .O(\cpu/N152 )
  );
  X_LUT6 #(
    .INIT ( 64'h6A656A9AFAFFFA9A ))
  \cpu/cpu6502/alu/Mmux_alu_result3_SW5_F  (
    .ADR0(\cpu/cpu6502/alu_operand2_sel [0]),
    .ADR1(\cpu/cpu6502/alu_operand2_sel [1]),
    .ADR2(\cpu/cpu6502/mem_din_reg [2]),
    .ADR3(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR4(\cpu/N89 ),
    .ADR5(\cpu/cpu6502/alu_operation_sel [0]),
    .O(\cpu/N151 )
  );
  X_MUX2   \cpu/cpu6502/alu/Mmux_alu_result3_SW5  (
    .IA(\cpu/N151 ),
    .IB(\cpu/N152 ),
    .SEL(\cpu/cpu6502/alu_operation_sel [1]),
    .O(\cpu/N108 )
  );
  X_LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \cpu/cpu6502/alu/Mmux_alu_result4_SW5_G  (
    .ADR0(\cpu/cpu6502/alu_operation_sel [0]),
    .ADR1(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR2(\cpu/N85 ),
    .ADR3(\cpu/cpu6502/mem_din_reg [4]),
    .ADR4(\cpu/cpu6502/mem_din_reg [2]),
    .ADR5(\cpu/N89 ),
    .O(\cpu/N150 )
  );
  X_LUT6 #(
    .INIT ( 64'h6A656A9AFAFFFA9A ))
  \cpu/cpu6502/alu/Mmux_alu_result4_SW5_F  (
    .ADR0(\cpu/cpu6502/alu_operand2_sel [0]),
    .ADR1(\cpu/cpu6502/alu_operand2_sel [1]),
    .ADR2(\cpu/cpu6502/mem_din_reg [3]),
    .ADR3(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR4(\cpu/N87 ),
    .ADR5(\cpu/cpu6502/alu_operation_sel [0]),
    .O(\cpu/N149 )
  );
  X_MUX2   \cpu/cpu6502/alu/Mmux_alu_result4_SW5  (
    .IA(\cpu/N149 ),
    .IB(\cpu/N150 ),
    .SEL(\cpu/cpu6502/alu_operation_sel [1]),
    .O(\cpu/N104 )
  );
  X_LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \cpu/cpu6502/alu/Mmux_alu_result1_SW5_G  (
    .ADR0(\cpu/cpu6502/alu_operation_sel [0]),
    .ADR1(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR2(\cpu/cpu6502/mem_din_reg [1]),
    .ADR3(\cpu/N91 ),
    .ADR4(\cpu/cpu6502/alu/c_in ),
    .O(\cpu/N148 )
  );
  X_LUT6 #(
    .INIT ( 64'h9AA99A56DEFFDE56 ))
  \cpu/cpu6502/alu/Mmux_alu_result1_SW5_F  (
    .ADR0(\cpu/cpu6502/alu_operand2_sel [0]),
    .ADR1(\cpu/cpu6502/mem_din_reg [0]),
    .ADR2(\cpu/cpu6502/alu_operand2_sel [1]),
    .ADR3(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR4(\cpu/N93 ),
    .ADR5(\cpu/cpu6502/alu_operation_sel [0]),
    .O(\cpu/N147 )
  );
  X_MUX2   \cpu/cpu6502/alu/Mmux_alu_result1_SW5  (
    .IA(\cpu/N147 ),
    .IB(\cpu/N148 ),
    .SEL(\cpu/cpu6502/alu_operation_sel [1]),
    .O(\cpu/N116 )
  );
  X_LUT5 #(
    .INIT ( 32'h44454440 ))
  \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<0>3_G  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd11_295 ),
    .ADR1(\cpu/cpu6502/pc/pc_8_395 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd17_311 ),
    .ADR3(\cpu/cpu6502/controller/current_state_FSM_FFd4_285 ),
    .ADR4(\cpu/cpu6502/alu/c_flag_636 ),
    .O(\cpu/N146 )
  );
  X_LUT6 #(
    .INIT ( 64'h5703560255015400 ))
  \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<0>3_F  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd11_295 ),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd4_285 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd17_311 ),
    .ADR3(\cpu/cpu6502/pc/pc [0]),
    .ADR4(\cpu/cpu6502/alu/result_reg [0]),
    .ADR5(\cpu/cpu6502/mem_din_reg [0]),
    .O(\cpu/N145 )
  );
  X_MUX2   \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<0>3  (
    .IA(\cpu/N145 ),
    .IB(\cpu/N146 ),
    .SEL(\cpu/cpu6502/data_out_sel [0]),
    .O(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<0> )
  );
  X_LUT4 #(
    .INIT ( 16'h4445 ))
  \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<5>_G  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd11_295 ),
    .ADR1(\cpu/cpu6502/pc/pc_13_375 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd4_285 ),
    .ADR3(\cpu/cpu6502/controller/current_state_FSM_FFd17_311 ),
    .O(\cpu/N144 )
  );
  X_LUT6 #(
    .INIT ( 64'h5703560255015400 ))
  \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<5>_F  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd11_295 ),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd4_285 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd17_311 ),
    .ADR3(\cpu/cpu6502/pc/pc [5]),
    .ADR4(\cpu/cpu6502/alu/result_reg [5]),
    .ADR5(\cpu/cpu6502/mem_din_reg [5]),
    .O(\cpu/N143 )
  );
  X_MUX2   \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<5>  (
    .IA(\cpu/N143 ),
    .IB(\cpu/N144 ),
    .SEL(\cpu/cpu6502/data_out_sel [0]),
    .O(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<5>_161 )
  );
  X_LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \cpu/cpu6502/alu/Mmux_alu_negative_3_G  (
    .ADR0(\cpu/cpu6502/alu_operation_sel [0]),
    .ADR1(\cpu/cpu6502/mem_din_reg [6]),
    .ADR2(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR3(\cpu/N81 ),
    .ADR4(\cpu/cpu6502/alu/c_in ),
    .O(\cpu/N142 )
  );
  X_LUT6 #(
    .INIT ( 64'h6A656A9AFAFFFA9A ))
  \cpu/cpu6502/alu/Mmux_alu_negative_3_F  (
    .ADR0(\cpu/cpu6502/alu_operand2_sel [0]),
    .ADR1(\cpu/cpu6502/alu_operand2_sel [1]),
    .ADR2(\cpu/cpu6502/mem_din_reg [7]),
    .ADR3(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR4(\cpu/N79 ),
    .ADR5(\cpu/cpu6502/alu_operation_sel [0]),
    .O(\cpu/N141 )
  );
  X_MUX2   \cpu/cpu6502/alu/Mmux_alu_negative_3  (
    .IA(\cpu/N141 ),
    .IB(\cpu/N142 ),
    .SEL(\cpu/cpu6502/alu_operation_sel [1]),
    .O(\cpu/cpu6502/alu/Mmux_alu_negative_3_712 )
  );
  X_LUT6 #(
    .INIT ( 64'hCC5CCCCCFF5FFFFF ))
  \cpu/cpu6502/alu/Mmux_status_op[1]_mem_in[0]_MUX_162_o13_cy1_cy_lut  (
    .ADR0(\cpu/cpu6502/mem_din_reg [0]),
    .ADR1(\cpu/cpu6502/sreg_operation_sel [1]),
    .ADR2(\cpu/cpu6502/alu_dest_reg_sel [0]),
    .ADR3(\cpu/cpu6502/alu_dest_reg_sel [1]),
    .ADR4(\cpu/cpu6502/alu_dest_reg_sel [2]),
    .ADR5(\cpu/cpu6502/alu/Mmux_status_op[1]_mem_in[0]_MUX_162_o1 ),
    .O(\cpu/cpu6502/alu/Mmux_status_op[1]_mem_in[0]_MUX_162_o13_cy1_cy_lut_743 )
  );
  X_LUT6 #(
    .INIT ( 64'hEAEA2AAA2AAA2AAA ))
  \cpu/cpu6502/controller/nmi_recognized_glue_set  (
    .ADR0(\cpu/cpu6502/controller/nmi_recognized_602 ),
    .ADR1(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR2(\ppu/ph2_rising_836 ),
    .ADR3(\cpu/cpu6502/controller/current_state_FSM_FFd3_277 ),
    .ADR4(\cpu/cpu6502/controller/current_state_FSM_FFd25_323 ),
    .ADR5(\cpu/cpu6502/controller/nmi_active_604 ),
    .O(\cpu/cpu6502/controller/nmi_recognized_glue_set_709 )
  );
  X_LUT6 #(
    .INIT ( 64'h2AEA2A2A2A2A2A2A ))
  \cpu/cpu6502/controller/current_state_FSM_FFd11-In  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd11_295 ),
    .ADR1(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR2(\ppu/ph2_rising_836 ),
    .ADR3(\cpu/cpu6502/addr_gen/address_carry_598 ),
    .ADR4(\cpu/cpu6502/controller/current_state_FSM_FFd21_313 ),
    .ADR5(\cpu/N139 ),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd11-In_294 )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd11-In_SW1  (
    .ADR0(\cpu/cpu6502/mem_operation [0]),
    .ADR1(\cpu/cpu6502/mem_operation [1]),
    .O(\cpu/N139 )
  );
  X_LUT6 #(
    .INIT ( 64'h2A2A2A2A2A2AEA2A ))
  \cpu/cpu6502/controller/current_state_FSM_FFd13-In  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd13_299 ),
    .ADR1(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR2(\ppu/ph2_rising_836 ),
    .ADR3(\cpu/cpu6502/addr_mode [0]),
    .ADR4(\cpu/cpu6502/addr_mode [1]),
    .ADR5(\cpu/N137 ),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd13-In_298 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFF7FFFF ))
  \cpu/cpu6502/controller/current_state_FSM_FFd13-In_SW1  (
    .ADR0(\cpu/cpu6502/controller/branch_taken ),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd24_321 ),
    .ADR2(\cpu/cpu6502/operation_type [1]),
    .ADR3(\cpu/cpu6502/operation_type [0]),
    .ADR4(\cpu/cpu6502/operation_type [2]),
    .ADR5(\cpu/cpu6502/addr_mode [2]),
    .O(\cpu/N137 )
  );
  X_LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  \cpu/cpu6502/alu/alu_enable_dest_reg_sel[2]_AND_85_o1  (
    .ADR0(\cpu/cpu6502/alu_dest_reg_sel [2]),
    .ADR1(\cpu/cpu6502/alu_dest_reg_sel [1]),
    .ADR2(\ppu/ph2_falling_837 ),
    .ADR3(\cpu/cpu6502/controller/alu_enable_353 ),
    .ADR4(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR5(\cpu/cpu6502/alu_dest_reg_sel [0]),
    .O(\cpu/cpu6502/alu/alu_enable_dest_reg_sel[2]_AND_85_o )
  );
  X_LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  \cpu/cpu6502/alu/alu_enable_dest_reg_sel[2]_AND_86_o1  (
    .ADR0(\cpu/cpu6502/alu_dest_reg_sel [0]),
    .ADR1(\cpu/cpu6502/alu_dest_reg_sel [2]),
    .ADR2(\ppu/ph2_falling_837 ),
    .ADR3(\cpu/cpu6502/controller/alu_enable_353 ),
    .ADR4(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR5(\cpu/cpu6502/alu_dest_reg_sel [1]),
    .O(\cpu/cpu6502/alu/alu_enable_dest_reg_sel[2]_AND_86_o )
  );
  X_LUT6 #(
    .INIT ( 64'h2000000000000000 ))
  \cpu/cpu6502/alu/alu_enable_dest_reg_sel[2]_AND_87_o1  (
    .ADR0(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR1(\cpu/cpu6502/alu_dest_reg_sel [2]),
    .ADR2(\ppu/ph2_falling_837 ),
    .ADR3(\cpu/cpu6502/controller/alu_enable_353 ),
    .ADR4(\cpu/cpu6502/alu_dest_reg_sel [0]),
    .ADR5(\cpu/cpu6502/alu_dest_reg_sel [1]),
    .O(\cpu/cpu6502/alu/alu_enable_dest_reg_sel[2]_AND_87_o )
  );
  X_LUT3 #(
    .INIT ( 8'h80 ))
  \cpu/cpu6502/pc/pc_enable_pc_operation[3]_AND_65_o1  (
    .ADR0(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR1(\ppu/ph2_falling_837 ),
    .ADR2(\cpu/cpu6502/controller/pc_operation [3]),
    .O(\cpu/cpu6502/pc/pc_enable_pc_operation[3]_AND_65_o )
  );
  X_LUT4 #(
    .INIT ( 16'h0800 ))
  \cpu/cpu6502/pc/pc_enable_GND_5_o_AND_67_o1  (
    .ADR0(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR1(\ppu/ph2_falling_837 ),
    .ADR2(\cpu/cpu6502/controller/no_pcl_carry_reg_748 ),
    .ADR3(\cpu/cpu6502/controller/pc_operation [3]),
    .O(\cpu/cpu6502/pc/pc_enable_GND_5_o_AND_67_o )
  );
  X_LUT6 #(
    .INIT ( 64'h8888888888888880 ))
  \cpu/cpu6502/addr_gen/_n0102_inv1  (
    .ADR0(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR1(\ppu/ph2_falling_837 ),
    .ADR2(\cpu/cpu6502/controller/addr_ctrl_signals [3]),
    .ADR3(\cpu/cpu6502/controller/addr_ctrl_signals [2]),
    .ADR4(\cpu/cpu6502/controller/addr_ctrl_signals [1]),
    .ADR5(\cpu/cpu6502/controller/addr_ctrl_signals [0]),
    .O(\cpu/cpu6502/addr_gen/_n0102_inv )
  );
  X_LUT5 #(
    .INIT ( 32'h88888880 ))
  \cpu/cpu6502/addr_gen/_n0080_inv1  (
    .ADR0(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR1(\ppu/ph2_falling_837 ),
    .ADR2(\cpu/cpu6502/controller/addr_ctrl_signals [5]),
    .ADR3(\cpu/cpu6502/controller/addr_ctrl_signals [4]),
    .ADR4(\cpu/cpu6502/controller/addr_ctrl_signals [0]),
    .O(\cpu/cpu6502/addr_gen/_n0080_inv )
  );
  X_LUT5 #(
    .INIT ( 32'h88888880 ))
  \cpu/cpu6502/addr_gen/_n0094_inv1  (
    .ADR0(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR1(\ppu/ph2_falling_837 ),
    .ADR2(\cpu/cpu6502/controller/addr_ctrl_signals [7]),
    .ADR3(\cpu/cpu6502/controller/addr_ctrl_signals [6]),
    .ADR4(\cpu/cpu6502/controller/addr_ctrl_signals [0]),
    .O(\cpu/cpu6502/addr_gen/_n0094_inv )
  );
  X_LUT5 #(
    .INIT ( 32'h88888880 ))
  \cpu/cpu6502/addr_gen/_n0086_inv1  (
    .ADR0(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR1(\ppu/ph2_falling_837 ),
    .ADR2(\cpu/cpu6502/controller/addr_ctrl_signals [7]),
    .ADR3(\cpu/cpu6502/controller/addr_ctrl_signals [5]),
    .ADR4(\cpu/cpu6502/controller/addr_ctrl_signals [0]),
    .O(\cpu/cpu6502/addr_gen/_n0086_inv )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA88A8 ))
  \cpu/cpu6502/controller/Reset_OR_DriverANDClockEnable21  (
    .ADR0(\ppu/ph1_falling_835 ),
    .ADR1(\cpu/cpu6502/controller/nmi_active_604 ),
    .ADR2(\cpu/cpu6502/controller/int_active_363 ),
    .ADR3(\cpu/cpu6502/alu/i_flag_608 ),
    .ADR4(\cpu/cpu6502/controller/rst_active_605 ),
    .ADR5(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/Reset_OR_DriverANDClockEnable2 )
  );
  X_LUT4 #(
    .INIT ( 16'hABA8 ))
  \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<7>2  (
    .ADR0(\cpu/cpu6502/pc/pc [7]),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd4_285 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd17_311 ),
    .ADR3(\cpu/cpu6502/alu/result_reg [7]),
    .O(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<7>2_649 )
  );
  X_LUT4 #(
    .INIT ( 16'hABA8 ))
  \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<7>1  (
    .ADR0(\cpu/cpu6502/pc/pc_15_429 ),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd4_285 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd17_311 ),
    .ADR3(\cpu/cpu6502/alu/n_flag_529 ),
    .O(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<7>1_650 )
  );
  X_LUT4 #(
    .INIT ( 16'hABA8 ))
  \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<6>2  (
    .ADR0(\cpu/cpu6502/pc/pc [6]),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd4_285 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd17_311 ),
    .ADR3(\cpu/cpu6502/alu/result_reg [6]),
    .O(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<6>2_647 )
  );
  X_LUT4 #(
    .INIT ( 16'hABA8 ))
  \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<6>1  (
    .ADR0(\cpu/cpu6502/pc/pc_14_371 ),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd4_285 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd17_311 ),
    .ADR3(\cpu/cpu6502/alu/v_flag_573 ),
    .O(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<6>1_648 )
  );
  X_LUT4 #(
    .INIT ( 16'hABA8 ))
  \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<4>2  (
    .ADR0(\cpu/cpu6502/pc/pc [4]),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd4_285 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd17_311 ),
    .ADR3(\cpu/cpu6502/alu/result_reg [4]),
    .O(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<4>2_645 )
  );
  X_LUT4 #(
    .INIT ( 16'hABA8 ))
  \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<4>1  (
    .ADR0(\cpu/cpu6502/pc/pc_12_379 ),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd4_285 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd17_311 ),
    .ADR3(\cpu/cpu6502/controller/b_flag_value_745 ),
    .O(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<4>1_646 )
  );
  X_LUT4 #(
    .INIT ( 16'hABA8 ))
  \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<3>2  (
    .ADR0(\cpu/cpu6502/pc/pc [3]),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd4_285 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd17_311 ),
    .ADR3(\cpu/cpu6502/alu/result_reg [3]),
    .O(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<3>2_643 )
  );
  X_LUT4 #(
    .INIT ( 16'hABA8 ))
  \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<3>1  (
    .ADR0(\cpu/cpu6502/pc/pc_11_383 ),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd4_285 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd17_311 ),
    .ADR3(\cpu/cpu6502/alu/d_flag_568 ),
    .O(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<3>1_644 )
  );
  X_LUT4 #(
    .INIT ( 16'hABA8 ))
  \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<2>2  (
    .ADR0(\cpu/cpu6502/pc/pc [2]),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd4_285 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd17_311 ),
    .ADR3(\cpu/cpu6502/alu/result_reg [2]),
    .O(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<2>2_641 )
  );
  X_LUT4 #(
    .INIT ( 16'hABA8 ))
  \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<2>1  (
    .ADR0(\cpu/cpu6502/pc/pc_10_387 ),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd4_285 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd17_311 ),
    .ADR3(\cpu/cpu6502/alu/i_flag_608 ),
    .O(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<2>1_642 )
  );
  X_LUT4 #(
    .INIT ( 16'hABA8 ))
  \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<1>2  (
    .ADR0(\cpu/cpu6502/pc/pc [1]),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd4_285 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd17_311 ),
    .ADR3(\cpu/cpu6502/alu/result_reg [1]),
    .O(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<1>2_639 )
  );
  X_LUT4 #(
    .INIT ( 16'hABA8 ))
  \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<1>1  (
    .ADR0(\cpu/cpu6502/pc/pc_9_391 ),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd4_285 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd17_311 ),
    .ADR3(\cpu/cpu6502/alu/z_flag_571 ),
    .O(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<1>1_640 )
  );
  X_LUT3 #(
    .INIT ( 8'h6A ))
  \cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_lut<7>  (
    .ADR0(\cpu/cpu6502/pc/pc_15_429 ),
    .ADR1(\cpu/cpu6502/controller/pc_operation [0]),
    .ADR2(\cpu/cpu6502/mem_din_reg [7]),
    .O(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_lut [7])
  );
  X_LUT4 #(
    .INIT ( 16'h8880 ))
  \cpu/cpu6502/alu/_n0199_inv_SW0  (
    .ADR0(\ppu/ph2_falling_837 ),
    .ADR1(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR2(\cpu/cpu6502/controller/stack_ctrl_signals [2]),
    .ADR3(\cpu/cpu6502/controller/alu_enable_353 ),
    .O(\cpu/N42 )
  );
  X_LUT3 #(
    .INIT ( 8'h6A ))
  \cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_lut<6>  (
    .ADR0(\cpu/cpu6502/pc/pc_14_371 ),
    .ADR1(\cpu/cpu6502/controller/pc_operation [0]),
    .ADR2(\cpu/cpu6502/mem_din_reg [7]),
    .O(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_lut [6])
  );
  X_LUT3 #(
    .INIT ( 8'h6A ))
  \cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_lut<5>  (
    .ADR0(\cpu/cpu6502/pc/pc_13_375 ),
    .ADR1(\cpu/cpu6502/controller/pc_operation [0]),
    .ADR2(\cpu/cpu6502/mem_din_reg [7]),
    .O(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_lut [5])
  );
  X_LUT3 #(
    .INIT ( 8'h6A ))
  \cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_lut<4>  (
    .ADR0(\cpu/cpu6502/pc/pc_12_379 ),
    .ADR1(\cpu/cpu6502/controller/pc_operation [0]),
    .ADR2(\cpu/cpu6502/mem_din_reg [7]),
    .O(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_lut [4])
  );
  X_LUT3 #(
    .INIT ( 8'h6A ))
  \cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_lut<3>  (
    .ADR0(\cpu/cpu6502/pc/pc_11_383 ),
    .ADR1(\cpu/cpu6502/controller/pc_operation [0]),
    .ADR2(\cpu/cpu6502/mem_din_reg [7]),
    .O(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_lut [3])
  );
  X_LUT3 #(
    .INIT ( 8'h6A ))
  \cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_lut<2>  (
    .ADR0(\cpu/cpu6502/pc/pc_10_387 ),
    .ADR1(\cpu/cpu6502/controller/pc_operation [0]),
    .ADR2(\cpu/cpu6502/mem_din_reg [7]),
    .O(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_lut [2])
  );
  X_LUT3 #(
    .INIT ( 8'h6A ))
  \cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_lut<1>  (
    .ADR0(\cpu/cpu6502/pc/pc_9_391 ),
    .ADR1(\cpu/cpu6502/controller/pc_operation [0]),
    .ADR2(\cpu/cpu6502/mem_din_reg [7]),
    .O(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_lut [1])
  );
  X_LUT3 #(
    .INIT ( 8'h6A ))
  \cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_lut<0>  (
    .ADR0(\cpu/cpu6502/pc/pc_8_395 ),
    .ADR1(\cpu/cpu6502/controller/pc_operation [0]),
    .ADR2(\cpu/cpu6502/mem_din_reg [7]),
    .O(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_lut [0])
  );
  X_LUT4 #(
    .INIT ( 16'h0800 ))
  \cpu/cpu6502/alu/Mmux_z_flag_mem_in[1]_MUX_166_o1_SW0_SW1  (
    .ADR0(\cpu/cpu6502/alu_dest_reg_sel [0]),
    .ADR1(\cpu/cpu6502/alu_dest_reg_sel [2]),
    .ADR2(\cpu/cpu6502/alu_dest_reg_sel [1]),
    .ADR3(\cpu/cpu6502/mem_din_reg [1]),
    .O(\cpu/N101 )
  );
  X_LUT3 #(
    .INIT ( 8'h6A ))
  \cpu/cpu6502/pc/Madd_n0067_lut<7>  (
    .ADR0(\cpu/cpu6502/pc/pc [7]),
    .ADR1(\cpu/cpu6502/controller/pc_operation [0]),
    .ADR2(\cpu/cpu6502/mem_din_reg [7]),
    .O(\cpu/cpu6502/pc/Madd_n0067_lut [7])
  );
  X_LUT4 #(
    .INIT ( 16'h8AAA ))
  \cpu/cpu6502/controller/rst_active_glue_rst  (
    .ADR0(\cpu/cpu6502/controller/rst_active_605 ),
    .ADR1(sync_shift_reg[7]),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd3_277 ),
    .ADR3(\ppu/ph2_rising_836 ),
    .O(\cpu/cpu6502/controller/rst_active_glue_rst_711 )
  );
  X_LUT3 #(
    .INIT ( 8'h6A ))
  \cpu/cpu6502/pc/Madd_n0067_lut<6>  (
    .ADR0(\cpu/cpu6502/pc/pc [6]),
    .ADR1(\cpu/cpu6502/controller/pc_operation [0]),
    .ADR2(\cpu/cpu6502/mem_din_reg [6]),
    .O(\cpu/cpu6502/pc/Madd_n0067_lut [6])
  );
  X_LUT6 #(
    .INIT ( 64'h2A2AEA2AEA2A2A2A ))
  \cpu/cpu6502/controller/current_state_FSM_FFd7-In1  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd7_291 ),
    .ADR1(\ppu/ph2_rising_836 ),
    .ADR2(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR3(\cpu/cpu6502/controller/current_state_FSM_FFd13_299 ),
    .ADR4(\cpu/cpu6502/pc/Madd_n0067_cy [7]),
    .ADR5(\cpu/cpu6502/mem_din_reg [7]),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd7-In )
  );
  X_LUT3 #(
    .INIT ( 8'h6A ))
  \cpu/cpu6502/pc/Madd_n0067_lut<5>  (
    .ADR0(\cpu/cpu6502/pc/pc [5]),
    .ADR1(\cpu/cpu6502/controller/pc_operation [0]),
    .ADR2(\cpu/cpu6502/mem_din_reg [5]),
    .O(\cpu/cpu6502/pc/Madd_n0067_lut [5])
  );
  X_LUT5 #(
    .INIT ( 32'h999AA9AA ))
  \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<7>  (
    .ADR0(\cpu/cpu6502/addr_gen/addr1_reg [7]),
    .ADR1(\cpu/cpu6502/controller/addr_ctrl_signals [2]),
    .ADR2(\cpu/cpu6502/index_reg_sel ),
    .ADR3(\cpu/cpu6502/alu/x_reg [7]),
    .ADR4(\cpu/cpu6502/alu/y_reg [7]),
    .O(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<7>_209 )
  );
  X_LUT5 #(
    .INIT ( 32'h999AA9AA ))
  \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<6>  (
    .ADR0(\cpu/cpu6502/addr_gen/addr1_reg [6]),
    .ADR1(\cpu/cpu6502/controller/addr_ctrl_signals [2]),
    .ADR2(\cpu/cpu6502/index_reg_sel ),
    .ADR3(\cpu/cpu6502/alu/x_reg [6]),
    .ADR4(\cpu/cpu6502/alu/y_reg [6]),
    .O(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<6>_212 )
  );
  X_LUT5 #(
    .INIT ( 32'h999AA9AA ))
  \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<5>  (
    .ADR0(\cpu/cpu6502/addr_gen/addr1_reg [5]),
    .ADR1(\cpu/cpu6502/controller/addr_ctrl_signals [2]),
    .ADR2(\cpu/cpu6502/index_reg_sel ),
    .ADR3(\cpu/cpu6502/alu/x_reg [5]),
    .ADR4(\cpu/cpu6502/alu/y_reg [5]),
    .O(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<5>_216 )
  );
  X_LUT5 #(
    .INIT ( 32'h999AA9AA ))
  \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<4>  (
    .ADR0(\cpu/cpu6502/addr_gen/addr1_reg [4]),
    .ADR1(\cpu/cpu6502/controller/addr_ctrl_signals [2]),
    .ADR2(\cpu/cpu6502/index_reg_sel ),
    .ADR3(\cpu/cpu6502/alu/x_reg [4]),
    .ADR4(\cpu/cpu6502/alu/y_reg [4]),
    .O(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<4>_220 )
  );
  X_LUT5 #(
    .INIT ( 32'h999AA9AA ))
  \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<3>  (
    .ADR0(\cpu/cpu6502/addr_gen/addr1_reg [3]),
    .ADR1(\cpu/cpu6502/controller/addr_ctrl_signals [2]),
    .ADR2(\cpu/cpu6502/index_reg_sel ),
    .ADR3(\cpu/cpu6502/alu/x_reg [3]),
    .ADR4(\cpu/cpu6502/alu/y_reg [3]),
    .O(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<3>_224 )
  );
  X_LUT5 #(
    .INIT ( 32'h999AA9AA ))
  \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<2>  (
    .ADR0(\cpu/cpu6502/addr_gen/addr1_reg [2]),
    .ADR1(\cpu/cpu6502/controller/addr_ctrl_signals [2]),
    .ADR2(\cpu/cpu6502/index_reg_sel ),
    .ADR3(\cpu/cpu6502/alu/x_reg [2]),
    .ADR4(\cpu/cpu6502/alu/y_reg [2]),
    .O(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<2>_228 )
  );
  X_LUT5 #(
    .INIT ( 32'h999AA9AA ))
  \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<1>  (
    .ADR0(\cpu/cpu6502/addr_gen/addr1_reg [1]),
    .ADR1(\cpu/cpu6502/controller/addr_ctrl_signals [2]),
    .ADR2(\cpu/cpu6502/index_reg_sel ),
    .ADR3(\cpu/cpu6502/alu/x_reg [1]),
    .ADR4(\cpu/cpu6502/alu/y_reg [1]),
    .O(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<1>_232 )
  );
  X_LUT5 #(
    .INIT ( 32'h5556559A ))
  \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<0>  (
    .ADR0(\cpu/cpu6502/addr_gen/addr1_reg [0]),
    .ADR1(\cpu/cpu6502/index_reg_sel ),
    .ADR2(\cpu/cpu6502/alu/x_reg [0]),
    .ADR3(\cpu/cpu6502/controller/addr_ctrl_signals [2]),
    .ADR4(\cpu/cpu6502/alu/y_reg [0]),
    .O(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<0>_235 )
  );
  X_LUT5 #(
    .INIT ( 32'h2020FF20 ))
  \cpu/cpu6502/controller/nmi_active_glue_set  (
    .ADR0(\ppu/ph2_falling_837 ),
    .ADR1(nmi_INV_108_o),
    .ADR2(\cpu/cpu6502/controller/nmi_sample_364 ),
    .ADR3(\cpu/cpu6502/controller/nmi_active_604 ),
    .ADR4(\cpu/cpu6502/controller/ph2_rising_nmi_recognized_AND_11_o ),
    .O(\cpu/cpu6502/controller/nmi_active_glue_set_710 )
  );
  X_MUX2   \cpu/cpu6502/alu/Mmux_status_op[1]_mem_in[0]_MUX_162_o13_cy1_cy_cy  (
    .IB(\cpu/cpu6502/alu/Madd_n0137_Madd_cy<7>_l1 ),
    .IA(\cpu/N1 ),
    .SEL(\cpu/cpu6502/alu/Mmux_status_op[1]_mem_in[0]_MUX_162_o13_cy1_cy_lut_743 ),
    .O(\cpu/cpu6502/alu/status_op[1]_mem_in[0]_MUX_162_o )
  );
  X_LUT5 #(
    .INIT ( 32'h00000010 ))
  \cpu/cpu6502/alu/Mmux_status_op[1]_mem_in[0]_MUX_162_o13_lut  (
    .ADR0(\cpu/cpu6502/alu_operation_sel [2]),
    .ADR1(\cpu/cpu6502/alu_operation_sel [1]),
    .ADR2(\cpu/cpu6502/alu_operation_sel [0]),
    .ADR3(\cpu/cpu6502/alu/dest_reg_sel[2]_PWR_6_o_equal_55_o ),
    .ADR4(\cpu/cpu6502/sreg_operation_sel [1]),
    .O(\cpu/cpu6502/alu/Mmux_status_op[1]_mem_in[0]_MUX_162_o13_lut_741 )
  );
  X_MUX2   \cpu/cpu6502/alu/Mmux_status_op[1]_mem_in[0]_MUX_162_o13_cy  (
    .IB(\cpu/cpu6502/alu/Madd_n0137_Madd_cy [7]),
    .IA(\cpu/N0 ),
    .SEL(\cpu/cpu6502/alu/Mmux_status_op[1]_mem_in[0]_MUX_162_o13_lut_741 ),
    .O(\cpu/cpu6502/alu/Madd_n0137_Madd_cy<7>_l1 )
  );
  X_LUT5 #(
    .INIT ( 32'h782D78D2 ))
  \cpu/cpu6502/alu/Madd_n0137_Madd_lut<7>1  (
    .ADR0(\cpu/cpu6502/mem_din_reg [7]),
    .ADR1(\cpu/cpu6502/alu_operand2_sel [1]),
    .ADR2(\cpu/cpu6502/alu_operand2_sel [0]),
    .ADR3(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR4(\cpu/N79 ),
    .O(\cpu/cpu6502/alu/Madd_n0137_Madd_lut<7>1_447 )
  );
  X_LUT5 #(
    .INIT ( 32'h782D78D2 ))
  \cpu/cpu6502/alu/Madd_n0137_Madd_lut<6>  (
    .ADR0(\cpu/cpu6502/mem_din_reg [6]),
    .ADR1(\cpu/cpu6502/alu_operand2_sel [1]),
    .ADR2(\cpu/cpu6502/alu_operand2_sel [0]),
    .ADR3(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR4(\cpu/N81 ),
    .O(\cpu/cpu6502/alu/Madd_n0137_Madd_lut [6])
  );
  X_LUT6 #(
    .INIT ( 64'h4E0F4ECC8ACF8A00 ))
  \cpu/cpu6502/alu/Mmux_alu_result82  (
    .ADR0(\cpu/cpu6502/mem_din_reg [7]),
    .ADR1(\cpu/cpu6502/alu_operation_sel [2]),
    .ADR2(\cpu/cpu6502/alu_operation_sel [0]),
    .ADR3(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR4(\cpu/N79 ),
    .ADR5(\cpu/cpu6502/alu/op2 [7]),
    .O(\cpu/cpu6502/alu/Mmux_alu_result81_693 )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFFEAAE ))
  \cpu/cpu6502/controller/current_state_FSM_FFd25-In4  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd25-In2_681 ),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd13_299 ),
    .ADR2(\cpu/cpu6502/pc/Madd_n0067_cy [7]),
    .ADR3(\cpu/cpu6502/mem_din_reg [7]),
    .ADR4(\cpu/cpu6502/controller/current_state_FSM_FFd25-In3_682 ),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd25-In4_685 )
  );
  X_LUT3 #(
    .INIT ( 8'h6A ))
  \cpu/cpu6502/pc/Madd_n0067_lut<4>  (
    .ADR0(\cpu/cpu6502/pc/pc [4]),
    .ADR1(\cpu/cpu6502/controller/pc_operation [0]),
    .ADR2(\cpu/cpu6502/mem_din_reg [4]),
    .O(\cpu/cpu6502/pc/Madd_n0067_lut [4])
  );
  X_LUT3 #(
    .INIT ( 8'h6A ))
  \cpu/cpu6502/pc/Madd_n0067_lut<3>  (
    .ADR0(\cpu/cpu6502/pc/pc [3]),
    .ADR1(\cpu/cpu6502/controller/pc_operation [0]),
    .ADR2(\cpu/cpu6502/mem_din_reg [3]),
    .O(\cpu/cpu6502/pc/Madd_n0067_lut [3])
  );
  X_LUT3 #(
    .INIT ( 8'h6A ))
  \cpu/cpu6502/pc/Madd_n0067_lut<2>  (
    .ADR0(\cpu/cpu6502/pc/pc [2]),
    .ADR1(\cpu/cpu6502/controller/pc_operation [0]),
    .ADR2(\cpu/cpu6502/mem_din_reg [2]),
    .O(\cpu/cpu6502/pc/Madd_n0067_lut [2])
  );
  X_LUT3 #(
    .INIT ( 8'h6A ))
  \cpu/cpu6502/pc/Madd_n0067_lut<1>  (
    .ADR0(\cpu/cpu6502/pc/pc [1]),
    .ADR1(\cpu/cpu6502/controller/pc_operation [0]),
    .ADR2(\cpu/cpu6502/mem_din_reg [1]),
    .O(\cpu/cpu6502/pc/Madd_n0067_lut [1])
  );
  X_LUT3 #(
    .INIT ( 8'h59 ))
  \cpu/cpu6502/pc/Madd_n0067_lut<0>  (
    .ADR0(\cpu/cpu6502/pc/pc [0]),
    .ADR1(\cpu/cpu6502/controller/pc_operation [0]),
    .ADR2(\cpu/cpu6502/mem_din_reg [0]),
    .O(\cpu/cpu6502/pc/Madd_n0067_lut [0])
  );
  X_LUT4 #(
    .INIT ( 16'h1BE4 ))
  \cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_lut<7>  (
    .ADR0(\cpu/cpu6502/index_reg_sel ),
    .ADR1(\cpu/cpu6502/alu/x_reg [7]),
    .ADR2(\cpu/cpu6502/alu/y_reg [7]),
    .ADR3(\cpu/cpu6502/addr_gen/addr2_l_reg [7]),
    .O(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_lut [7])
  );
  X_LUT4 #(
    .INIT ( 16'h1BE4 ))
  \cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_lut<6>  (
    .ADR0(\cpu/cpu6502/index_reg_sel ),
    .ADR1(\cpu/cpu6502/alu/x_reg [6]),
    .ADR2(\cpu/cpu6502/alu/y_reg [6]),
    .ADR3(\cpu/cpu6502/addr_gen/addr2_l_reg [6]),
    .O(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_lut [6])
  );
  X_LUT4 #(
    .INIT ( 16'h1BE4 ))
  \cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_lut<5>  (
    .ADR0(\cpu/cpu6502/index_reg_sel ),
    .ADR1(\cpu/cpu6502/alu/x_reg [5]),
    .ADR2(\cpu/cpu6502/alu/y_reg [5]),
    .ADR3(\cpu/cpu6502/addr_gen/addr2_l_reg [5]),
    .O(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_lut [5])
  );
  X_LUT4 #(
    .INIT ( 16'h1BE4 ))
  \cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_lut<4>  (
    .ADR0(\cpu/cpu6502/index_reg_sel ),
    .ADR1(\cpu/cpu6502/alu/x_reg [4]),
    .ADR2(\cpu/cpu6502/alu/y_reg [4]),
    .ADR3(\cpu/cpu6502/addr_gen/addr2_l_reg [4]),
    .O(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_lut [4])
  );
  X_LUT4 #(
    .INIT ( 16'h1BE4 ))
  \cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_lut<3>  (
    .ADR0(\cpu/cpu6502/index_reg_sel ),
    .ADR1(\cpu/cpu6502/alu/x_reg [3]),
    .ADR2(\cpu/cpu6502/alu/y_reg [3]),
    .ADR3(\cpu/cpu6502/addr_gen/addr2_l_reg [3]),
    .O(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_lut [3])
  );
  X_LUT4 #(
    .INIT ( 16'h1BE4 ))
  \cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_lut<2>  (
    .ADR0(\cpu/cpu6502/index_reg_sel ),
    .ADR1(\cpu/cpu6502/alu/x_reg [2]),
    .ADR2(\cpu/cpu6502/alu/y_reg [2]),
    .ADR3(\cpu/cpu6502/addr_gen/addr2_l_reg [2]),
    .O(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_lut [2])
  );
  X_LUT4 #(
    .INIT ( 16'h1BE4 ))
  \cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_lut<1>  (
    .ADR0(\cpu/cpu6502/index_reg_sel ),
    .ADR1(\cpu/cpu6502/alu/x_reg [1]),
    .ADR2(\cpu/cpu6502/alu/y_reg [1]),
    .ADR3(\cpu/cpu6502/addr_gen/addr2_l_reg [1]),
    .O(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_lut [1])
  );
  X_LUT4 #(
    .INIT ( 16'h1BE4 ))
  \cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_lut<0>  (
    .ADR0(\cpu/cpu6502/index_reg_sel ),
    .ADR1(\cpu/cpu6502/alu/x_reg [0]),
    .ADR2(\cpu/cpu6502/alu/y_reg [0]),
    .ADR3(\cpu/cpu6502/addr_gen/addr2_l_reg [0]),
    .O(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_lut [0])
  );
  X_LUT6 #(
    .INIT ( 64'hAAAAAA95AA95AA95 ))
  \cpu/cpu6502/controller/Mxor_branch_taken_xo<0>1  (
    .ADR0(\cpu/cpu6502/branch_flag_val ),
    .ADR1(\cpu/cpu6502/alu/v_flag_573 ),
    .ADR2(\cpu/cpu6502/sreg_mask [4]),
    .ADR3(\cpu/N40 ),
    .ADR4(\cpu/cpu6502/alu/n_flag_529 ),
    .ADR5(\cpu/cpu6502/sreg_mask [5]),
    .O(\cpu/cpu6502/controller/branch_taken )
  );
  X_LUT6 #(
    .INIT ( 64'hAFACA3A0AFAFA3A3 ))
  \cpu/cpu6502/alu/Mcount_stack_ptr_reg_lut<7>  (
    .ADR0(\cpu/N132 ),
    .ADR1(\cpu/cpu6502/alu_operation_sel [1]),
    .ADR2(\cpu/cpu6502/alu/dest_reg_sel[2]_PWR_6_o_equal_44_o_inv ),
    .ADR3(\cpu/cpu6502/alu/Mmux_alu_result81_693 ),
    .ADR4(\cpu/cpu6502/alu/Mmux_alu_result8 ),
    .ADR5(\cpu/N131 ),
    .O(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_lut [7])
  );
  X_LUT2 #(
    .INIT ( 4'h9 ))
  \cpu/cpu6502/alu/Mcount_stack_ptr_reg_lut<7>_SW1  (
    .ADR0(\cpu/cpu6502/alu/stack_ptr_reg [7]),
    .ADR1(\cpu/cpu6502/controller/stack_ctrl_signals [0]),
    .O(\cpu/N132 )
  );
  X_LUT3 #(
    .INIT ( 8'hBF ))
  \cpu/cpu6502/alu/Mcount_stack_ptr_reg_lut<7>_SW0  (
    .ADR0(\cpu/cpu6502/alu_operation_sel [2]),
    .ADR1(\cpu/cpu6502/alu_operation_sel [0]),
    .ADR2(\cpu/cpu6502/alu/n0137 [7]),
    .O(\cpu/N131 )
  );
  X_LUT6 #(
    .INIT ( 64'hBAFFBA3032333230 ))
  \cpu/cpu6502/alu/Mmux_alu_result7_SW6  (
    .ADR0(\cpu/cpu6502/mem_din_reg [6]),
    .ADR1(\cpu/cpu6502/alu_operation_sel [1]),
    .ADR2(\cpu/cpu6502/alu_operation_sel [0]),
    .ADR3(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR4(\cpu/N81 ),
    .ADR5(\cpu/cpu6502/alu/op2 [6]),
    .O(\cpu/N129 )
  );
  X_LUT6 #(
    .INIT ( 64'h8ACF8A0002030200 ))
  \cpu/cpu6502/alu/Mmux_alu_result7_SW4  (
    .ADR0(\cpu/cpu6502/mem_din_reg [6]),
    .ADR1(\cpu/cpu6502/alu_operation_sel [1]),
    .ADR2(\cpu/cpu6502/alu_operation_sel [0]),
    .ADR3(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR4(\cpu/N81 ),
    .ADR5(\cpu/cpu6502/alu/op2 [6]),
    .O(\cpu/N127 )
  );
  X_LUT6 #(
    .INIT ( 64'hBAFFBA3032333230 ))
  \cpu/cpu6502/alu/Mmux_alu_result6_SW6  (
    .ADR0(\cpu/cpu6502/mem_din_reg [5]),
    .ADR1(\cpu/cpu6502/alu_operation_sel [1]),
    .ADR2(\cpu/cpu6502/alu_operation_sel [0]),
    .ADR3(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR4(\cpu/N83 ),
    .ADR5(\cpu/cpu6502/alu/op2 [5]),
    .O(\cpu/N125 )
  );
  X_LUT6 #(
    .INIT ( 64'h8ACF8A0002030200 ))
  \cpu/cpu6502/alu/Mmux_alu_result6_SW4  (
    .ADR0(\cpu/cpu6502/mem_din_reg [5]),
    .ADR1(\cpu/cpu6502/alu_operation_sel [1]),
    .ADR2(\cpu/cpu6502/alu_operation_sel [0]),
    .ADR3(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR4(\cpu/N83 ),
    .ADR5(\cpu/cpu6502/alu/op2 [5]),
    .O(\cpu/N123 )
  );
  X_LUT6 #(
    .INIT ( 64'hBAFFBA3032333230 ))
  \cpu/cpu6502/alu/Mmux_alu_result5_SW6  (
    .ADR0(\cpu/cpu6502/mem_din_reg [4]),
    .ADR1(\cpu/cpu6502/alu_operation_sel [1]),
    .ADR2(\cpu/cpu6502/alu_operation_sel [0]),
    .ADR3(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR4(\cpu/N85 ),
    .ADR5(\cpu/cpu6502/alu/op2 [4]),
    .O(\cpu/N121 )
  );
  X_LUT6 #(
    .INIT ( 64'h8ACF8A0002030200 ))
  \cpu/cpu6502/alu/Mmux_alu_result5_SW4  (
    .ADR0(\cpu/cpu6502/mem_din_reg [4]),
    .ADR1(\cpu/cpu6502/alu_operation_sel [1]),
    .ADR2(\cpu/cpu6502/alu_operation_sel [0]),
    .ADR3(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR4(\cpu/N85 ),
    .ADR5(\cpu/cpu6502/alu/op2 [4]),
    .O(\cpu/N119 )
  );
  X_LUT6 #(
    .INIT ( 64'hBAFFBA3032333230 ))
  \cpu/cpu6502/alu/Mmux_alu_result1_SW6  (
    .ADR0(\cpu/cpu6502/mem_din_reg [0]),
    .ADR1(\cpu/cpu6502/alu_operation_sel [1]),
    .ADR2(\cpu/cpu6502/alu_operation_sel [0]),
    .ADR3(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR4(\cpu/N93 ),
    .ADR5(\cpu/cpu6502/alu/op2 [0]),
    .O(\cpu/N117 )
  );
  X_LUT6 #(
    .INIT ( 64'h8ACF8A0002030200 ))
  \cpu/cpu6502/alu/Mmux_alu_result1_SW4  (
    .ADR0(\cpu/cpu6502/mem_din_reg [0]),
    .ADR1(\cpu/cpu6502/alu_operation_sel [1]),
    .ADR2(\cpu/cpu6502/alu_operation_sel [0]),
    .ADR3(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR4(\cpu/N93 ),
    .ADR5(\cpu/cpu6502/alu/op2 [0]),
    .O(\cpu/N115 )
  );
  X_LUT6 #(
    .INIT ( 64'hBAFFBA3032333230 ))
  \cpu/cpu6502/alu/Mmux_alu_result2_SW6  (
    .ADR0(\cpu/cpu6502/mem_din_reg [1]),
    .ADR1(\cpu/cpu6502/alu_operation_sel [1]),
    .ADR2(\cpu/cpu6502/alu_operation_sel [0]),
    .ADR3(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR4(\cpu/N91 ),
    .ADR5(\cpu/cpu6502/alu/op2 [1]),
    .O(\cpu/N113 )
  );
  X_LUT6 #(
    .INIT ( 64'h8ACF8A0002030200 ))
  \cpu/cpu6502/alu/Mmux_alu_result2_SW4  (
    .ADR0(\cpu/cpu6502/mem_din_reg [1]),
    .ADR1(\cpu/cpu6502/alu_operation_sel [1]),
    .ADR2(\cpu/cpu6502/alu_operation_sel [0]),
    .ADR3(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR4(\cpu/N91 ),
    .ADR5(\cpu/cpu6502/alu/op2 [1]),
    .O(\cpu/N111 )
  );
  X_LUT6 #(
    .INIT ( 64'hBAFFBA3032333230 ))
  \cpu/cpu6502/alu/Mmux_alu_result3_SW6  (
    .ADR0(\cpu/cpu6502/mem_din_reg [2]),
    .ADR1(\cpu/cpu6502/alu_operation_sel [1]),
    .ADR2(\cpu/cpu6502/alu_operation_sel [0]),
    .ADR3(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR4(\cpu/N89 ),
    .ADR5(\cpu/cpu6502/alu/op2 [2]),
    .O(\cpu/N109 )
  );
  X_LUT6 #(
    .INIT ( 64'h8ACF8A0002030200 ))
  \cpu/cpu6502/alu/Mmux_alu_result3_SW4  (
    .ADR0(\cpu/cpu6502/mem_din_reg [2]),
    .ADR1(\cpu/cpu6502/alu_operation_sel [1]),
    .ADR2(\cpu/cpu6502/alu_operation_sel [0]),
    .ADR3(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR4(\cpu/N89 ),
    .ADR5(\cpu/cpu6502/alu/op2 [2]),
    .O(\cpu/N107 )
  );
  X_LUT6 #(
    .INIT ( 64'hBAFFBA3032333230 ))
  \cpu/cpu6502/alu/Mmux_alu_result4_SW6  (
    .ADR0(\cpu/cpu6502/mem_din_reg [3]),
    .ADR1(\cpu/cpu6502/alu_operation_sel [1]),
    .ADR2(\cpu/cpu6502/alu_operation_sel [0]),
    .ADR3(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR4(\cpu/N87 ),
    .ADR5(\cpu/cpu6502/alu/op2 [3]),
    .O(\cpu/N105 )
  );
  X_LUT6 #(
    .INIT ( 64'h8ACF8A0002030200 ))
  \cpu/cpu6502/alu/Mmux_alu_result4_SW4  (
    .ADR0(\cpu/cpu6502/mem_din_reg [3]),
    .ADR1(\cpu/cpu6502/alu_operation_sel [1]),
    .ADR2(\cpu/cpu6502/alu_operation_sel [0]),
    .ADR3(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR4(\cpu/N87 ),
    .ADR5(\cpu/cpu6502/alu/op2 [3]),
    .O(\cpu/N103 )
  );
  X_LUT5 #(
    .INIT ( 32'h782D78D2 ))
  \cpu/cpu6502/alu/Madd_n0137_Madd_lut<5>  (
    .ADR0(\cpu/cpu6502/mem_din_reg [5]),
    .ADR1(\cpu/cpu6502/alu_operand2_sel [1]),
    .ADR2(\cpu/cpu6502/alu_operand2_sel [0]),
    .ADR3(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR4(\cpu/N83 ),
    .O(\cpu/cpu6502/alu/Madd_n0137_Madd_lut [5])
  );
  X_LUT5 #(
    .INIT ( 32'h782D78D2 ))
  \cpu/cpu6502/alu/Madd_n0137_Madd_lut<4>  (
    .ADR0(\cpu/cpu6502/mem_din_reg [4]),
    .ADR1(\cpu/cpu6502/alu_operand2_sel [1]),
    .ADR2(\cpu/cpu6502/alu_operand2_sel [0]),
    .ADR3(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR4(\cpu/N85 ),
    .O(\cpu/cpu6502/alu/Madd_n0137_Madd_lut [4])
  );
  X_LUT5 #(
    .INIT ( 32'h782D78D2 ))
  \cpu/cpu6502/alu/Madd_n0137_Madd_lut<3>  (
    .ADR0(\cpu/cpu6502/mem_din_reg [3]),
    .ADR1(\cpu/cpu6502/alu_operand2_sel [1]),
    .ADR2(\cpu/cpu6502/alu_operand2_sel [0]),
    .ADR3(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR4(\cpu/N87 ),
    .O(\cpu/cpu6502/alu/Madd_n0137_Madd_lut [3])
  );
  X_LUT5 #(
    .INIT ( 32'h782D78D2 ))
  \cpu/cpu6502/alu/Madd_n0137_Madd_lut<2>  (
    .ADR0(\cpu/cpu6502/mem_din_reg [2]),
    .ADR1(\cpu/cpu6502/alu_operand2_sel [1]),
    .ADR2(\cpu/cpu6502/alu_operand2_sel [0]),
    .ADR3(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR4(\cpu/N89 ),
    .O(\cpu/cpu6502/alu/Madd_n0137_Madd_lut [2])
  );
  X_LUT5 #(
    .INIT ( 32'h782D78D2 ))
  \cpu/cpu6502/alu/Madd_n0137_Madd_lut<1>  (
    .ADR0(\cpu/cpu6502/mem_din_reg [1]),
    .ADR1(\cpu/cpu6502/alu_operand2_sel [1]),
    .ADR2(\cpu/cpu6502/alu_operand2_sel [0]),
    .ADR3(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR4(\cpu/N91 ),
    .O(\cpu/cpu6502/alu/Madd_n0137_Madd_lut [1])
  );
  X_LUT5 #(
    .INIT ( 32'hB4E1B41E ))
  \cpu/cpu6502/alu/Madd_n0137_Madd_lut<0>  (
    .ADR0(\cpu/cpu6502/mem_din_reg [0]),
    .ADR1(\cpu/cpu6502/alu_operand2_sel [1]),
    .ADR2(\cpu/cpu6502/alu_operand2_sel [0]),
    .ADR3(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR4(\cpu/N93 ),
    .O(\cpu/cpu6502/alu/Madd_n0137_Madd_lut [0])
  );
  X_LUT5 #(
    .INIT ( 32'hFA50EE44 ))
  \cpu/cpu6502/alu/Mmux_alu_result7  (
    .ADR0(\cpu/cpu6502/alu_operation_sel [2]),
    .ADR1(\cpu/N127 ),
    .ADR2(\cpu/N129 ),
    .ADR3(\cpu/N128 ),
    .ADR4(\cpu/cpu6502/alu/n0137 [6]),
    .O(\cpu/cpu6502/alu/alu_result [6])
  );
  X_LUT6 #(
    .INIT ( 64'hBF9DFAD837157250 ))
  \cpu/cpu6502/alu/Mmux_alu_result7_SW5  (
    .ADR0(\cpu/cpu6502/alu_operation_sel [1]),
    .ADR1(\cpu/cpu6502/alu_operation_sel [0]),
    .ADR2(\cpu/cpu6502/alu/op2 [6]),
    .ADR3(\cpu/cpu6502/alu/op1 [5]),
    .ADR4(\cpu/cpu6502/alu/op1 [6]),
    .ADR5(\cpu/cpu6502/alu/op1 [7]),
    .O(\cpu/N128 )
  );
  X_LUT5 #(
    .INIT ( 32'hFAEE5044 ))
  \cpu/cpu6502/alu/Mmux_alu_result6  (
    .ADR0(\cpu/cpu6502/alu_operation_sel [2]),
    .ADR1(\cpu/N123 ),
    .ADR2(\cpu/N125 ),
    .ADR3(\cpu/cpu6502/alu/n0137 [5]),
    .ADR4(\cpu/N124 ),
    .O(\cpu/cpu6502/alu/alu_result [5])
  );
  X_LUT6 #(
    .INIT ( 64'hBFFA37729DD81550 ))
  \cpu/cpu6502/alu/Mmux_alu_result6_SW5  (
    .ADR0(\cpu/cpu6502/alu_operation_sel [1]),
    .ADR1(\cpu/cpu6502/alu_operation_sel [0]),
    .ADR2(\cpu/cpu6502/alu/op2 [5]),
    .ADR3(\cpu/cpu6502/alu/op1 [5]),
    .ADR4(\cpu/cpu6502/alu/op1 [6]),
    .ADR5(\cpu/cpu6502/alu/op1 [4]),
    .O(\cpu/N124 )
  );
  X_LUT5 #(
    .INIT ( 32'hFAEE5044 ))
  \cpu/cpu6502/alu/Mmux_alu_result5  (
    .ADR0(\cpu/cpu6502/alu_operation_sel [2]),
    .ADR1(\cpu/N119 ),
    .ADR2(\cpu/N121 ),
    .ADR3(\cpu/cpu6502/alu/n0137 [4]),
    .ADR4(\cpu/N120 ),
    .O(\cpu/cpu6502/alu/alu_result [4])
  );
  X_LUT6 #(
    .INIT ( 64'hBF379D15FA72D850 ))
  \cpu/cpu6502/alu/Mmux_alu_result5_SW5  (
    .ADR0(\cpu/cpu6502/alu_operation_sel [1]),
    .ADR1(\cpu/cpu6502/alu_operation_sel [0]),
    .ADR2(\cpu/cpu6502/alu/op2 [4]),
    .ADR3(\cpu/cpu6502/alu/op1 [5]),
    .ADR4(\cpu/cpu6502/alu/op1 [3]),
    .ADR5(\cpu/cpu6502/alu/op1 [4]),
    .O(\cpu/N120 )
  );
  X_LUT5 #(
    .INIT ( 32'hFEBA5410 ))
  \cpu/cpu6502/alu/Mmux_alu_result1  (
    .ADR0(\cpu/cpu6502/alu_operation_sel [2]),
    .ADR1(\cpu/cpu6502/alu/n0137 [0]),
    .ADR2(\cpu/N115 ),
    .ADR3(\cpu/N117 ),
    .ADR4(\cpu/N116 ),
    .O(\cpu/cpu6502/alu/alu_result [0])
  );
  X_LUT5 #(
    .INIT ( 32'hFA50EE44 ))
  \cpu/cpu6502/alu/Mmux_alu_result2  (
    .ADR0(\cpu/cpu6502/alu_operation_sel [2]),
    .ADR1(\cpu/N111 ),
    .ADR2(\cpu/N113 ),
    .ADR3(\cpu/N112 ),
    .ADR4(\cpu/cpu6502/alu/n0137 [1]),
    .O(\cpu/cpu6502/alu/alu_result [1])
  );
  X_LUT5 #(
    .INIT ( 32'hFA50EE44 ))
  \cpu/cpu6502/alu/Mmux_alu_result3  (
    .ADR0(\cpu/cpu6502/alu_operation_sel [2]),
    .ADR1(\cpu/N107 ),
    .ADR2(\cpu/N109 ),
    .ADR3(\cpu/N108 ),
    .ADR4(\cpu/cpu6502/alu/n0137 [2]),
    .O(\cpu/cpu6502/alu/alu_result [2])
  );
  X_LUT5 #(
    .INIT ( 32'hDD88D8D8 ))
  \cpu/cpu6502/alu/Mmux_alu_result4  (
    .ADR0(\cpu/cpu6502/alu_operation_sel [2]),
    .ADR1(\cpu/N104 ),
    .ADR2(\cpu/N103 ),
    .ADR3(\cpu/N105 ),
    .ADR4(\cpu/cpu6502/alu/n0137 [3]),
    .O(\cpu/cpu6502/alu/alu_result [3])
  );
  X_LUT6 #(
    .INIT ( 64'hAAAAAAABAAAAAAA8 ))
  \cpu/cpu6502/alu/Mmux_z_flag_mem_in[1]_MUX_166_o1  (
    .ADR0(\cpu/N101 ),
    .ADR1(\cpu/cpu6502/alu/alu_result [7]),
    .ADR2(\cpu/cpu6502/alu/alu_result [6]),
    .ADR3(\cpu/cpu6502/alu/alu_result [5]),
    .ADR4(\cpu/cpu6502/alu/alu_result [4]),
    .ADR5(\cpu/N100 ),
    .O(\cpu/cpu6502/alu/z_flag_mem_in[1]_MUX_166_o )
  );
  X_LUT6 #(
    .INIT ( 64'h888888888888888B ))
  \cpu/cpu6502/alu/Mmux_z_flag_mem_in[1]_MUX_166_o1_SW0_SW0  (
    .ADR0(\cpu/cpu6502/mem_din_reg [1]),
    .ADR1(\cpu/cpu6502/alu/dest_reg_sel[2]_PWR_6_o_equal_55_o ),
    .ADR2(\cpu/cpu6502/alu/alu_result [0]),
    .ADR3(\cpu/cpu6502/alu/alu_result [1]),
    .ADR4(\cpu/cpu6502/alu/alu_result [2]),
    .ADR5(\cpu/cpu6502/alu/alu_result [3]),
    .O(\cpu/N100 )
  );
  X_LUT5 #(
    .INIT ( 32'hF5C4B180 ))
  \cpu/cpu6502/alu/Mmux_alu_negative_4  (
    .ADR0(\cpu/cpu6502/alu_operation_sel [1]),
    .ADR1(\cpu/cpu6502/alu_operation_sel [0]),
    .ADR2(\cpu/cpu6502/alu/op2 [7]),
    .ADR3(\cpu/cpu6502/alu/op1 [7]),
    .ADR4(\cpu/cpu6502/alu/n0137 [7]),
    .O(\cpu/cpu6502/alu/Mmux_alu_negative_4_713 )
  );
  X_LUT5 #(
    .INIT ( 32'hAFA3ACA0 ))
  \cpu/cpu6502/alu/Mmux_n_flag_mem_in[7]_MUX_185_o11  (
    .ADR0(\cpu/cpu6502/mem_din_reg [7]),
    .ADR1(\cpu/cpu6502/alu_operation_sel [2]),
    .ADR2(\cpu/cpu6502/alu/dest_reg_sel[2]_PWR_6_o_equal_55_o ),
    .ADR3(\cpu/cpu6502/alu/Mmux_alu_negative_3_712 ),
    .ADR4(\cpu/cpu6502/alu/Mmux_alu_negative_4_713 ),
    .O(\cpu/cpu6502/alu/n_flag_mem_in[7]_MUX_185_o )
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \cpu/cpu6502/controller/rst_active  (
    .CLK(clk),
    .I(\cpu/cpu6502/controller/rst_active_glue_rst_711 ),
    .SSET(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/rst_active_605 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/nmi_active  (
    .CLK(clk),
    .I(\cpu/cpu6502/controller/nmi_active_glue_set_710 ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/nmi_active_604 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/nmi_recognized  (
    .CLK(clk),
    .I(\cpu/cpu6502/controller/nmi_recognized_glue_set_709 ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/nmi_recognized_602 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .INIT ( 64'hEAEAAAEAEAAAAAAA ))
  \cpu/cpu6502/alu/Mmux_status_op[1]_mem_in[0]_MUX_162_o11  (
    .ADR0(\cpu/cpu6502/sreg_operation_sel [0]),
    .ADR1(\cpu/cpu6502/alu_operation_sel [2]),
    .ADR2(\cpu/cpu6502/alu_operation_sel [1]),
    .ADR3(\cpu/cpu6502/alu_operation_sel [0]),
    .ADR4(\cpu/cpu6502/alu/op1 [0]),
    .ADR5(\cpu/cpu6502/alu/op1 [7]),
    .O(\cpu/cpu6502/alu/Mmux_status_op[1]_mem_in[0]_MUX_162_o1 )
  );
  X_LUT3 #(
    .INIT ( 8'hB8 ))
  \cpu/cpu6502/alu/Mmux_op11  (
    .ADR0(\cpu/cpu6502/mem_din_reg [0]),
    .ADR1(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR2(\cpu/N93 ),
    .O(\cpu/cpu6502/alu/op1 [0])
  );
  X_LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \cpu/cpu6502/alu/Mmux_op11_SW0  (
    .ADR0(\cpu/cpu6502/alu/accumulator [0]),
    .ADR1(\cpu/cpu6502/alu/stack_ptr_reg [0]),
    .ADR2(\cpu/cpu6502/alu/y_reg [0]),
    .ADR3(\cpu/cpu6502/alu/x_reg [0]),
    .ADR4(\cpu/cpu6502/alu_operand1_sel [0]),
    .ADR5(\cpu/cpu6502/alu_operand1_sel [1]),
    .O(\cpu/N93 )
  );
  X_LUT3 #(
    .INIT ( 8'hB8 ))
  \cpu/cpu6502/alu/Mmux_op12  (
    .ADR0(\cpu/cpu6502/mem_din_reg [1]),
    .ADR1(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR2(\cpu/N91 ),
    .O(\cpu/cpu6502/alu/op1 [1])
  );
  X_LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \cpu/cpu6502/alu/Mmux_op12_SW0  (
    .ADR0(\cpu/cpu6502/alu/accumulator [1]),
    .ADR1(\cpu/cpu6502/alu/stack_ptr_reg [1]),
    .ADR2(\cpu/cpu6502/alu/y_reg [1]),
    .ADR3(\cpu/cpu6502/alu/x_reg [1]),
    .ADR4(\cpu/cpu6502/alu_operand1_sel [0]),
    .ADR5(\cpu/cpu6502/alu_operand1_sel [1]),
    .O(\cpu/N91 )
  );
  X_LUT3 #(
    .INIT ( 8'hB8 ))
  \cpu/cpu6502/alu/Mmux_op13  (
    .ADR0(\cpu/cpu6502/mem_din_reg [2]),
    .ADR1(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR2(\cpu/N89 ),
    .O(\cpu/cpu6502/alu/op1 [2])
  );
  X_LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \cpu/cpu6502/alu/Mmux_op13_SW0  (
    .ADR0(\cpu/cpu6502/alu/accumulator [2]),
    .ADR1(\cpu/cpu6502/alu/stack_ptr_reg [2]),
    .ADR2(\cpu/cpu6502/alu/y_reg [2]),
    .ADR3(\cpu/cpu6502/alu/x_reg [2]),
    .ADR4(\cpu/cpu6502/alu_operand1_sel [0]),
    .ADR5(\cpu/cpu6502/alu_operand1_sel [1]),
    .O(\cpu/N89 )
  );
  X_LUT3 #(
    .INIT ( 8'hB8 ))
  \cpu/cpu6502/alu/Mmux_op14  (
    .ADR0(\cpu/cpu6502/mem_din_reg [3]),
    .ADR1(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR2(\cpu/N87 ),
    .O(\cpu/cpu6502/alu/op1 [3])
  );
  X_LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \cpu/cpu6502/alu/Mmux_op14_SW0  (
    .ADR0(\cpu/cpu6502/alu/accumulator [3]),
    .ADR1(\cpu/cpu6502/alu/stack_ptr_reg [3]),
    .ADR2(\cpu/cpu6502/alu/y_reg [3]),
    .ADR3(\cpu/cpu6502/alu/x_reg [3]),
    .ADR4(\cpu/cpu6502/alu_operand1_sel [0]),
    .ADR5(\cpu/cpu6502/alu_operand1_sel [1]),
    .O(\cpu/N87 )
  );
  X_LUT3 #(
    .INIT ( 8'hB8 ))
  \cpu/cpu6502/alu/Mmux_op15  (
    .ADR0(\cpu/cpu6502/mem_din_reg [4]),
    .ADR1(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR2(\cpu/N85 ),
    .O(\cpu/cpu6502/alu/op1 [4])
  );
  X_LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \cpu/cpu6502/alu/Mmux_op15_SW0  (
    .ADR0(\cpu/cpu6502/alu/accumulator [4]),
    .ADR1(\cpu/cpu6502/alu/stack_ptr_reg [4]),
    .ADR2(\cpu/cpu6502/alu/y_reg [4]),
    .ADR3(\cpu/cpu6502/alu/x_reg [4]),
    .ADR4(\cpu/cpu6502/alu_operand1_sel [0]),
    .ADR5(\cpu/cpu6502/alu_operand1_sel [1]),
    .O(\cpu/N85 )
  );
  X_LUT3 #(
    .INIT ( 8'hB8 ))
  \cpu/cpu6502/alu/Mmux_op16  (
    .ADR0(\cpu/cpu6502/mem_din_reg [5]),
    .ADR1(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR2(\cpu/N83 ),
    .O(\cpu/cpu6502/alu/op1 [5])
  );
  X_LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \cpu/cpu6502/alu/Mmux_op16_SW0  (
    .ADR0(\cpu/cpu6502/alu/accumulator [5]),
    .ADR1(\cpu/cpu6502/alu/stack_ptr_reg [5]),
    .ADR2(\cpu/cpu6502/alu/y_reg [5]),
    .ADR3(\cpu/cpu6502/alu/x_reg [5]),
    .ADR4(\cpu/cpu6502/alu_operand1_sel [0]),
    .ADR5(\cpu/cpu6502/alu_operand1_sel [1]),
    .O(\cpu/N83 )
  );
  X_LUT3 #(
    .INIT ( 8'hB8 ))
  \cpu/cpu6502/alu/Mmux_op17  (
    .ADR0(\cpu/cpu6502/mem_din_reg [6]),
    .ADR1(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR2(\cpu/N81 ),
    .O(\cpu/cpu6502/alu/op1 [6])
  );
  X_LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \cpu/cpu6502/alu/Mmux_op17_SW0  (
    .ADR0(\cpu/cpu6502/alu/accumulator [6]),
    .ADR1(\cpu/cpu6502/alu/stack_ptr_reg [6]),
    .ADR2(\cpu/cpu6502/alu/y_reg [6]),
    .ADR3(\cpu/cpu6502/alu/x_reg [6]),
    .ADR4(\cpu/cpu6502/alu_operand1_sel [0]),
    .ADR5(\cpu/cpu6502/alu_operand1_sel [1]),
    .O(\cpu/N81 )
  );
  X_LUT3 #(
    .INIT ( 8'hB8 ))
  \cpu/cpu6502/alu/Mmux_op18  (
    .ADR0(\cpu/cpu6502/mem_din_reg [7]),
    .ADR1(\cpu/cpu6502/alu_operand1_sel [2]),
    .ADR2(\cpu/N79 ),
    .O(\cpu/cpu6502/alu/op1 [7])
  );
  X_LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \cpu/cpu6502/alu/Mmux_op18_SW0  (
    .ADR0(\cpu/cpu6502/alu/accumulator [7]),
    .ADR1(\cpu/cpu6502/alu/stack_ptr_reg [7]),
    .ADR2(\cpu/cpu6502/alu/y_reg [7]),
    .ADR3(\cpu/cpu6502/alu/x_reg [7]),
    .ADR4(\cpu/cpu6502/alu_operand1_sel [0]),
    .ADR5(\cpu/cpu6502/alu_operand1_sel [1]),
    .O(\cpu/N79 )
  );
  X_LUT6 #(
    .INIT ( 64'hCCCCFFFFCCCCAA0A ))
  \cpu/cpu6502/alu/Mmux_status_op[1]_mem_in[6]_MUX_181_o13  (
    .ADR0(\cpu/cpu6502/alu/v_flag_573 ),
    .ADR1(\cpu/cpu6502/mem_din_reg [6]),
    .ADR2(\cpu/cpu6502/sreg_mask [4]),
    .ADR3(\cpu/cpu6502/sreg_operation_sel [0]),
    .ADR4(\cpu/cpu6502/alu/dest_reg_sel[2]_PWR_6_o_equal_55_o ),
    .ADR5(\cpu/cpu6502/alu/Mmux_status_op[1]_mem_in[6]_MUX_181_o11_696 ),
    .O(\cpu/cpu6502/alu/status_op[1]_mem_in[6]_MUX_181_o )
  );
  X_LUT6 #(
    .INIT ( 64'h808080C4C4808080 ))
  \cpu/cpu6502/alu/Mmux_status_op[1]_mem_in[6]_MUX_181_o12  (
    .ADR0(\cpu/cpu6502/alu_operation_sel [1]),
    .ADR1(\cpu/cpu6502/alu/Mmux_status_op[1]_mem_in[6]_MUX_181_o1 ),
    .ADR2(\cpu/cpu6502/alu/op2 [6]),
    .ADR3(\cpu/cpu6502/alu/op2 [7]),
    .ADR4(\cpu/cpu6502/alu/op1 [7]),
    .ADR5(\cpu/cpu6502/alu/n0137 [7]),
    .O(\cpu/cpu6502/alu/Mmux_status_op[1]_mem_in[6]_MUX_181_o11_696 )
  );
  X_LUT5 #(
    .INIT ( 32'h01000000 ))
  \cpu/cpu6502/alu/Mmux_status_op[1]_mem_in[6]_MUX_181_o11  (
    .ADR0(\cpu/cpu6502/sreg_operation_sel [1]),
    .ADR1(\cpu/cpu6502/sreg_operation_sel [0]),
    .ADR2(\cpu/cpu6502/alu_operation_sel [2]),
    .ADR3(\cpu/cpu6502/sreg_mask [4]),
    .ADR4(\cpu/cpu6502/alu_operation_sel [0]),
    .O(\cpu/cpu6502/alu/Mmux_status_op[1]_mem_in[6]_MUX_181_o1 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFDC3310FFCC3300 ))
  \cpu/cpu6502/alu/Mmux_alu_result83  (
    .ADR0(\cpu/cpu6502/alu_operation_sel [2]),
    .ADR1(\cpu/cpu6502/alu_operation_sel [1]),
    .ADR2(\cpu/cpu6502/alu_operation_sel [0]),
    .ADR3(\cpu/cpu6502/alu/Mmux_alu_result81_693 ),
    .ADR4(\cpu/cpu6502/alu/Mmux_alu_result8 ),
    .ADR5(\cpu/cpu6502/alu/n0137 [7]),
    .O(\cpu/cpu6502/alu/alu_result [7])
  );
  X_LUT6 #(
    .INIT ( 64'hF7A2D580A2A28080 ))
  \cpu/cpu6502/alu/Mmux_alu_result81  (
    .ADR0(\cpu/cpu6502/alu_operation_sel [2]),
    .ADR1(\cpu/cpu6502/alu_operation_sel [0]),
    .ADR2(\cpu/cpu6502/alu/c_in ),
    .ADR3(\cpu/cpu6502/alu/op2 [7]),
    .ADR4(\cpu/cpu6502/alu/op1 [6]),
    .ADR5(\cpu/cpu6502/alu/op1 [7]),
    .O(\cpu/cpu6502/alu/Mmux_alu_result8 )
  );
  X_LUT6 #(
    .INIT ( 64'hAAAAAAAA888888A8 ))
  \cpu/cpu6502/alu/_n0199_inv  (
    .ADR0(\cpu/N42 ),
    .ADR1(\cpu/cpu6502/controller/stack_ctrl_signals [1]),
    .ADR2(\cpu/cpu6502/alu_dest_reg_sel [2]),
    .ADR3(\cpu/cpu6502/alu_dest_reg_sel [1]),
    .ADR4(\cpu/cpu6502/alu_dest_reg_sel [0]),
    .ADR5(\cpu/cpu6502/controller/stack_ctrl_signals [0]),
    .O(\cpu/cpu6502/alu/_n0199_inv_479 )
  );
  X_LUT4 #(
    .INIT ( 16'hF888 ))
  \cpu/cpu6502/controller/out8_SW0  (
    .ADR0(\cpu/cpu6502/alu/c_flag_636 ),
    .ADR1(\cpu/cpu6502/sreg_mask [0]),
    .ADR2(\cpu/cpu6502/alu/z_flag_571 ),
    .ADR3(\cpu/cpu6502/sreg_mask [1]),
    .O(\cpu/N40 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \cpu/cpu6502/controller/current_state_current_state[4]_GND_4_o_select_152_OUT<1>1  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd24_321 ),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd21_313 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd11_295 ),
    .ADR3(\cpu/cpu6502/controller/current_state_FSM_FFd12_297 ),
    .ADR4(\cpu/cpu6502/controller/current_state_FSM_FFd22_315 ),
    .ADR5(\cpu/N38 ),
    .O(\cpu/cpu6502/controller/current_state_current_state[4]_GND_4_o_select_152_OUT<1>1_597 )
  );
  X_LUT3 #(
    .INIT ( 8'hFE ))
  \cpu/cpu6502/controller/current_state_current_state[4]_GND_4_o_select_152_OUT<1>1_SW0  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd18_307 ),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd25_323 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd19_309 ),
    .O(\cpu/N38 )
  );
  X_LUT6 #(
    .INIT ( 64'hEAEAEAEA2A2AEA2A ))
  \cpu/cpu6502/controller/current_state_FSM_FFd25-In6  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd25_323 ),
    .ADR1(\ppu/ph2_rising_836 ),
    .ADR2(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR3(\cpu/cpu6502/controller/current_state_FSM_FFd25-In5_684 ),
    .ADR4(\cpu/cpu6502/addr_mode [2]),
    .ADR5(\cpu/cpu6502/controller/current_state_FSM_FFd25-In4_685 ),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd25-In )
  );
  X_LUT6 #(
    .INIT ( 64'h02CE22CE02022202 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd25-In5  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd25-In22 ),
    .ADR1(\cpu/cpu6502/addr_mode [1]),
    .ADR2(\cpu/cpu6502/operation_type [2]),
    .ADR3(\cpu/cpu6502/addr_mode [0]),
    .ADR4(\cpu/cpu6502/controller/branch_taken ),
    .ADR5(\cpu/cpu6502/controller/current_state_FSM_FFd14_305 ),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd25-In5_684 )
  );
  X_LUT4 #(
    .INIT ( 16'h8AAA ))
  \cpu/cpu6502/controller/current_state_FSM_FFd25-In3  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd2_275 ),
    .ADR1(\cpu/cpu6502/operation_type [0]),
    .ADR2(\cpu/cpu6502/operation_type [2]),
    .ADR3(\cpu/cpu6502/operation_type [1]),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd25-In3_682 )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFF0222 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd25-In2  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd21_313 ),
    .ADR1(\cpu/cpu6502/addr_gen/address_carry_598 ),
    .ADR2(\cpu/cpu6502/mem_operation [1]),
    .ADR3(\cpu/cpu6502/mem_operation [0]),
    .ADR4(\cpu/cpu6502/controller/current_state_FSM_FFd25-In1_680 ),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd25-In2_681 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \cpu/cpu6502/controller/current_state_FSM_FFd25-In1  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd7_291 ),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd8_287 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd5_281 ),
    .ADR3(\cpu/cpu6502/controller/current_state_FSM_FFd1_279 ),
    .ADR4(\cpu/cpu6502/controller/current_state_FSM_FFd20_317 ),
    .ADR5(\cpu/cpu6502/controller/current_state_FSM_FFd16_303 ),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd25-In1_680 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFF77788888000 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd20-In3  (
    .ADR0(\ppu/ph2_rising_836 ),
    .ADR1(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd20-In1_678 ),
    .ADR3(\cpu/cpu6502/controller/current_state_FSM_FFd20-In2_679 ),
    .ADR4(\cpu/cpu6502/controller/current_state_FSM_FFd11_295 ),
    .ADR5(\cpu/cpu6502/controller/current_state_FSM_FFd20_317 ),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd20-In )
  );
  X_LUT2 #(
    .INIT ( 4'h2 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd20-In2  (
    .ADR0(\cpu/cpu6502/mem_operation [1]),
    .ADR1(\cpu/cpu6502/mem_operation [0]),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd20-In2_679 )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFF2AA2 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd20-In1  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd22_315 ),
    .ADR1(\cpu/cpu6502/addr_mode [2]),
    .ADR2(\cpu/cpu6502/addr_mode [1]),
    .ADR3(\cpu/cpu6502/addr_mode [0]),
    .ADR4(\cpu/cpu6502/controller/current_state_FSM_FFd20-In111 ),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd20-In1_678 )
  );
  X_LUT6 #(
    .INIT ( 64'hEAEAEAEA2A2AEA2A ))
  \cpu/cpu6502/controller/current_state_FSM_FFd18-In  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd18_307 ),
    .ADR1(\ppu/ph2_rising_836 ),
    .ADR2(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR3(\cpu/cpu6502/controller/current_state_FSM_FFd25-In22 ),
    .ADR4(\cpu/N36 ),
    .ADR5(\cpu/cpu6502/controller/current_state_FSM_FFd19_309 ),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd18-In_306 )
  );
  X_LUT4 #(
    .INIT ( 16'hFF7F ))
  \cpu/cpu6502/controller/current_state_FSM_FFd18-In_SW0  (
    .ADR0(\cpu/cpu6502/addr_mode [2]),
    .ADR1(\cpu/cpu6502/addr_mode [1]),
    .ADR2(\cpu/cpu6502/addr_mode [0]),
    .ADR3(\cpu/cpu6502/operation_type [2]),
    .O(\cpu/N36 )
  );
  X_LUT5 #(
    .INIT ( 32'hFAAA8AAA ))
  \cpu/cpu6502/controller/current_state_FSM_FFd21-In3  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd21_313 ),
    .ADR1(\cpu/cpu6502/addr_gen/address_carry_598 ),
    .ADR2(\ppu/ph2_rising_836 ),
    .ADR3(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR4(\cpu/cpu6502/controller/current_state_FSM_FFd21-In2_676 ),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd21-In )
  );
  X_LUT5 #(
    .INIT ( 32'hCFCF8A0A ))
  \cpu/cpu6502/controller/current_state_FSM_FFd21-In2  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd22_315 ),
    .ADR1(\cpu/cpu6502/mem_operation [0]),
    .ADR2(\cpu/cpu6502/mem_operation [1]),
    .ADR3(\cpu/cpu6502/controller/current_state_FSM_FFd21-In1_675 ),
    .ADR4(\cpu/cpu6502/controller/current_state_FSM_FFd20-In111 ),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd21-In2_676 )
  );
  X_LUT3 #(
    .INIT ( 8'hFB ))
  \cpu/cpu6502/controller/current_state_FSM_FFd21-In1  (
    .ADR0(\cpu/cpu6502/addr_mode [1]),
    .ADR1(\cpu/cpu6502/addr_mode [2]),
    .ADR2(\cpu/cpu6502/addr_mode [0]),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd21-In1_675 )
  );
  X_LUT6 #(
    .INIT ( 64'h2AEA2A2A2A2A2A2A ))
  \cpu/cpu6502/controller/current_state_FSM_FFd12-In  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd12_297 ),
    .ADR1(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR2(\ppu/ph2_rising_836 ),
    .ADR3(\cpu/N34 ),
    .ADR4(\cpu/cpu6502/addr_mode [2]),
    .ADR5(\cpu/cpu6502/mem_operation [1]),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd12-In_296 )
  );
  X_LUT4 #(
    .INIT ( 16'hE6FF ))
  \cpu/cpu6502/controller/current_state_FSM_FFd12-In_SW0  (
    .ADR0(\cpu/cpu6502/addr_mode [0]),
    .ADR1(\cpu/cpu6502/addr_mode [1]),
    .ADR2(\cpu/cpu6502/mem_operation [0]),
    .ADR3(\cpu/cpu6502/controller/current_state_FSM_FFd22_315 ),
    .O(\cpu/N34 )
  );
  X_LUT4 #(
    .INIT ( 16'hEA2A ))
  \cpu/cpu6502/controller/current_state_FSM_FFd23-In2  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd23_319 ),
    .ADR1(\ppu/ph2_rising_836 ),
    .ADR2(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR3(\cpu/cpu6502/controller/current_state_FSM_FFd23-In1_673 ),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd23-In )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF400040004000 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd23-In1  (
    .ADR0(\cpu/cpu6502/operation_type [1]),
    .ADR1(\cpu/cpu6502/operation_type [2]),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd24_321 ),
    .ADR3(\cpu/cpu6502/operation_type [0]),
    .ADR4(\cpu/cpu6502/controller/current_state_FSM_FFd25_323 ),
    .ADR5(\cpu/cpu6502/controller/is_interrupt ),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd23-In1_673 )
  );
  X_LUT6 #(
    .INIT ( 64'hEAEAEAEA2A2A2AEA ))
  \cpu/cpu6502/controller/current_state_FSM_FFd17-In  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd17_311 ),
    .ADR1(\ppu/ph2_rising_836 ),
    .ADR2(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR3(\cpu/cpu6502/operation_type [2]),
    .ADR4(\cpu/N30 ),
    .ADR5(\cpu/cpu6502/controller/current_state_FSM_FFd23_319 ),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd17-In_310 )
  );
  X_LUT3 #(
    .INIT ( 8'hBF ))
  \cpu/cpu6502/controller/current_state_FSM_FFd17-In_SW0  (
    .ADR0(\cpu/cpu6502/operation_type [1]),
    .ADR1(\cpu/cpu6502/operation_type [0]),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd24_321 ),
    .O(\cpu/N30 )
  );
  X_LUT6 #(
    .INIT ( 64'hEAEAEAEA2A2AEA2A ))
  \cpu/cpu6502/controller/current_state_FSM_FFd22-In  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd22_315 ),
    .ADR1(\ppu/ph2_rising_836 ),
    .ADR2(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR3(\cpu/cpu6502/controller/current_state_FSM_FFd25-In22 ),
    .ADR4(\cpu/N28 ),
    .ADR5(\cpu/cpu6502/controller/current_state_FSM_FFd18_307 ),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd22-In_314 )
  );
  X_LUT4 #(
    .INIT ( 16'hFFD9 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd22-In_SW0  (
    .ADR0(\cpu/cpu6502/addr_mode [2]),
    .ADR1(\cpu/cpu6502/addr_mode [1]),
    .ADR2(\cpu/cpu6502/addr_mode [0]),
    .ADR3(\cpu/cpu6502/operation_type [2]),
    .O(\cpu/N28 )
  );
  X_LUT4 #(
    .INIT ( 16'hEA2A ))
  \cpu/cpu6502/controller/current_state_FSM_FFd6-In2  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd6_283 ),
    .ADR1(\ppu/ph2_rising_836 ),
    .ADR2(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR3(\cpu/cpu6502/controller/current_state_FSM_FFd6-In1_670 ),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd6-In )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFFAAA2 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd6-In1  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd14_305 ),
    .ADR1(\cpu/cpu6502/addr_mode [1]),
    .ADR2(\cpu/cpu6502/addr_mode [2]),
    .ADR3(\cpu/cpu6502/addr_mode [0]),
    .ADR4(\cpu/cpu6502/controller/current_state_FSM_FFd3_277 ),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd6-In1_670 )
  );
  X_LUT6 #(
    .INIT ( 64'hA8A8A80080808000 ))
  \cpu/cpu6502/controller/current_state_current_state[4]_GND_4_o_select_152_OUT<1>  (
    .ADR0(\cpu/cpu6502/controller/current_state_current_state[4]_GND_4_o_select_152_OUT<1>1_597 ),
    .ADR1(\cpu/cpu6502/addr_mode [2]),
    .ADR2(\cpu/cpu6502/addr_mode [1]),
    .ADR3(\cpu/cpu6502/controller/current_state_FSM_FFd16_303 ),
    .ADR4(\cpu/N26 ),
    .ADR5(\cpu/cpu6502/addr_mode [0]),
    .O(\cpu/cpu6502/controller/current_state[4]_GND_4_o_select_152_OUT<1> )
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \cpu/cpu6502/controller/current_state_current_state[4]_GND_4_o_select_152_OUT<1>_SW0  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd5_281 ),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd24_321 ),
    .O(\cpu/N26 )
  );
  X_LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  \cpu/cpu6502/controller/current_state_current_state[4]_GND_4_o_select_152_OUT<4>2  (
    .ADR0(\cpu/cpu6502/controller/current_state_current_state[4]_GND_4_o_select_152_OUT<1>1_597 ),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd4_285 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd18_307 ),
    .ADR3(\cpu/cpu6502/controller/current_state_FSM_FFd8_287 ),
    .ADR4(\cpu/cpu6502/controller/current_state_current_state[4]_GND_4_o_select_152_OUT<4> ),
    .O(\cpu/cpu6502/controller/current_state[4]_GND_4_o_select_152_OUT<4> )
  );
  X_LUT6 #(
    .INIT ( 64'h0000000000FEFE00 ))
  \cpu/cpu6502/controller/current_state_current_state[4]_GND_4_o_select_152_OUT<4>1  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd16_303 ),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd24_321 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd5_281 ),
    .ADR3(\cpu/cpu6502/addr_mode [1]),
    .ADR4(\cpu/cpu6502/addr_mode [2]),
    .ADR5(\cpu/cpu6502/addr_mode [0]),
    .O(\cpu/cpu6502/controller/current_state_current_state[4]_GND_4_o_select_152_OUT<4> )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \cpu/cpu6502/controller/current_state_address_sel<0>3  (
    .ADR0(\cpu/cpu6502/controller/current_state_address_sel<0>2_588 ),
    .ADR1(\cpu/cpu6502/controller/current_state[4]_PWR_4_o_select_108_OUT<2> ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd2_275 ),
    .ADR3(\cpu/cpu6502/controller/current_state_FSM_FFd8_287 ),
    .ADR4(\cpu/cpu6502/controller/current_state_address_sel<0>1_667 ),
    .O(\cpu/cpu6502/address_sel [0])
  );
  X_LUT6 #(
    .INIT ( 64'hFFFF088008800880 ))
  \cpu/cpu6502/controller/current_state_address_sel<0>2  (
    .ADR0(\cpu/cpu6502/addr_mode [0]),
    .ADR1(\cpu/cpu6502/controller/current_state_address_sel [0]),
    .ADR2(\cpu/cpu6502/addr_mode [1]),
    .ADR3(\cpu/cpu6502/addr_mode [2]),
    .ADR4(\cpu/cpu6502/controller/current_state_FSM_FFd23_319 ),
    .ADR5(\cpu/cpu6502/controller/operation_type[2]_PWR_4_o_equal_130_o ),
    .O(\cpu/cpu6502/controller/current_state_address_sel<0>1_667 )
  );
  X_LUT3 #(
    .INIT ( 8'hFE ))
  \cpu/cpu6502/controller/current_state_address_sel<0>1  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd11_295 ),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd20_317 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd21_313 ),
    .O(\cpu/cpu6502/controller/current_state_address_sel [0])
  );
  X_LUT6 #(
    .INIT ( 64'hFEEEEEEEEEEEEEEE ))
  \cpu/cpu6502/controller/current_state_current_state[4]_mem_operation[1]_Select_167_o  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd11_295 ),
    .ADR1(\cpu/N24 ),
    .ADR2(\cpu/cpu6502/operation_type [2]),
    .ADR3(\cpu/cpu6502/operation_type [1]),
    .ADR4(\cpu/cpu6502/operation_type [0]),
    .ADR5(\cpu/cpu6502/controller/current_state_FSM_FFd10_293 ),
    .O(\cpu/cpu6502/controller/current_state[4]_mem_operation[1]_Select_167_o )
  );
  X_LUT4 #(
    .INIT ( 16'h7520 ))
  \cpu/cpu6502/controller/current_state_current_state[4]_mem_operation[1]_Select_167_o_SW0  (
    .ADR0(\cpu/cpu6502/mem_operation [1]),
    .ADR1(\cpu/cpu6502/mem_operation [0]),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd24_321 ),
    .ADR3(\cpu/cpu6502/controller/current_state_FSM_FFd25_323 ),
    .O(\cpu/N24 )
  );
  X_LUT3 #(
    .INIT ( 8'hEA ))
  \cpu/cpu6502/controller/current_state_current_state[4]_PWR_4_o_select_83_OUT<3>5  (
    .ADR0(\cpu/cpu6502/controller/current_state_current_state[4]_PWR_4_o_select_83_OUT<3>2_661 ),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd24_321 ),
    .ADR2(\cpu/cpu6502/controller/current_state_current_state[4]_PWR_4_o_select_83_OUT<3>3_662 ),
    .O(\cpu/cpu6502/controller/current_state[4]_PWR_4_o_select_83_OUT<3> )
  );
  X_LUT6 #(
    .INIT ( 64'hFEFEFEFEFEFFFEFE ))
  \cpu/cpu6502/controller/current_state_current_state[4]_PWR_4_o_select_83_OUT<3>4  (
    .ADR0(\cpu/cpu6502/addr_mode [0]),
    .ADR1(\cpu/cpu6502/addr_mode [1]),
    .ADR2(\cpu/cpu6502/addr_mode [2]),
    .ADR3(\cpu/cpu6502/operation_type [2]),
    .ADR4(\cpu/cpu6502/operation_type [0]),
    .ADR5(\cpu/cpu6502/operation_type [1]),
    .O(\cpu/cpu6502/controller/current_state_current_state[4]_PWR_4_o_select_83_OUT<3>3_662 )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFF0440 ))
  \cpu/cpu6502/controller/current_state_current_state[4]_PWR_4_o_select_83_OUT<3>3  (
    .ADR0(\cpu/cpu6502/addr_mode [0]),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd22_315 ),
    .ADR2(\cpu/cpu6502/addr_mode [2]),
    .ADR3(\cpu/cpu6502/addr_mode [1]),
    .ADR4(\cpu/cpu6502/controller/current_state_current_state[4]_PWR_4_o_select_83_OUT<3>1_660 ),
    .O(\cpu/cpu6502/controller/current_state_current_state[4]_PWR_4_o_select_83_OUT<3>2_661 )
  );
  X_LUT5 #(
    .INIT ( 32'hFEFEFFFE ))
  \cpu/cpu6502/controller/current_state_current_state[4]_PWR_4_o_select_83_OUT<3>2  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd2_275 ),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd1_279 ),
    .ADR2(\cpu/cpu6502/controller/current_state_current_state[4]_PWR_4_o_select_83_OUT<3> ),
    .ADR3(\cpu/cpu6502/controller/current_state_FSM_FFd25_323 ),
    .ADR4(\cpu/cpu6502/controller/is_interrupt ),
    .O(\cpu/cpu6502/controller/current_state_current_state[4]_PWR_4_o_select_83_OUT<3>1_660 )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \cpu/cpu6502/controller/current_state_current_state[4]_PWR_4_o_select_83_OUT<3>1  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd6_283 ),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd5_281 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd13_299 ),
    .ADR3(\cpu/cpu6502/controller/current_state_FSM_FFd14_305 ),
    .ADR4(\cpu/cpu6502/controller/current_state_FSM_FFd3_277 ),
    .O(\cpu/cpu6502/controller/current_state_current_state[4]_PWR_4_o_select_83_OUT<3> )
  );
  X_LUT6 #(
    .INIT ( 64'hA2A2A2A2A2A2A2AE ))
  \cpu/cpu6502/controller/current_state[4]_GND_4_o_Select_62_o  (
    .ADR0(\cpu/cpu6502/controller/rst_active_605 ),
    .ADR1(\cpu/N22 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd3_277 ),
    .ADR3(\cpu/cpu6502/controller/current_state_FSM_FFd16_303 ),
    .ADR4(\cpu/cpu6502/controller/current_state_FSM_FFd20_317 ),
    .ADR5(\cpu/cpu6502/controller/current_state_FSM_FFd11_295 ),
    .O(\cpu/cpu6502/controller/current_state[4]_GND_4_o_Select_62_o_351 )
  );
  X_LUT2 #(
    .INIT ( 4'h1 ))
  \cpu/cpu6502/controller/current_state[4]_GND_4_o_Select_62_o_SW0  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd17_311 ),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd4_285 ),
    .O(\cpu/N22 )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \cpu/cpu6502/controller/current_state_current_state[4]_PWR_4_o_select_108_OUT<2>  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd16_303 ),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd15_301 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd3_277 ),
    .ADR3(\cpu/cpu6502/controller/current_state_FSM_FFd17_311 ),
    .ADR4(\cpu/cpu6502/controller/current_state_FSM_FFd10_293 ),
    .ADR5(\cpu/N20 ),
    .O(\cpu/cpu6502/controller/current_state[4]_PWR_4_o_select_108_OUT<2> )
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \cpu/cpu6502/controller/current_state_current_state[4]_PWR_4_o_select_108_OUT<2>_SW0  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd4_285 ),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd9_289 ),
    .O(\cpu/N20 )
  );
  X_LUT6 #(
    .INIT ( 64'h2A2A2A2A2A2AEA2A ))
  \cpu/cpu6502/controller/current_state_FSM_FFd19-In  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd19_309 ),
    .ADR1(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR2(\ppu/ph2_rising_836 ),
    .ADR3(\cpu/cpu6502/controller/current_state_FSM_FFd25-In22 ),
    .ADR4(\cpu/cpu6502/operation_type [2]),
    .ADR5(\cpu/N18 ),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd19-In_308 )
  );
  X_LUT3 #(
    .INIT ( 8'hBF ))
  \cpu/cpu6502/controller/current_state_FSM_FFd19-In_SW0  (
    .ADR0(\cpu/cpu6502/addr_mode [0]),
    .ADR1(\cpu/cpu6502/addr_mode [2]),
    .ADR2(\cpu/cpu6502/addr_mode [1]),
    .O(\cpu/N18 )
  );
  X_LUT6 #(
    .INIT ( 64'h8000FFFF80000000 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd9-In  (
    .ADR0(\cpu/cpu6502/operation_type [2]),
    .ADR1(\cpu/cpu6502/operation_type [1]),
    .ADR2(\cpu/cpu6502/operation_type [0]),
    .ADR3(\cpu/cpu6502/controller/current_state_FSM_FFd15_301 ),
    .ADR4(\cpu/N12 ),
    .ADR5(\cpu/cpu6502/controller/current_state_FSM_FFd9_289 ),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd9-In_288 )
  );
  X_LUT6 #(
    .INIT ( 64'h08FF00FF08000000 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd1-In  (
    .ADR0(\cpu/cpu6502/operation_type [2]),
    .ADR1(\cpu/cpu6502/operation_type [1]),
    .ADR2(\cpu/cpu6502/operation_type [0]),
    .ADR3(\cpu/N12 ),
    .ADR4(\cpu/cpu6502/controller/current_state_FSM_FFd2_275 ),
    .ADR5(\cpu/cpu6502/controller/current_state_FSM_FFd1_279 ),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd1-In_278 )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd1-In_SW0  (
    .ADR0(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR1(\ppu/ph2_rising_836 ),
    .O(\cpu/N12 )
  );
  X_LUT6 #(
    .INIT ( 64'hEAEAEAEA2A2AEA2A ))
  \cpu/cpu6502/controller/current_state_FSM_FFd10-In  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd10_293 ),
    .ADR1(\ppu/ph2_rising_836 ),
    .ADR2(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR3(\cpu/cpu6502/operation_type [2]),
    .ADR4(\cpu/N10 ),
    .ADR5(\cpu/cpu6502/controller/current_state_FSM_FFd9_289 ),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd10-In_292 )
  );
  X_LUT3 #(
    .INIT ( 8'hBF ))
  \cpu/cpu6502/controller/current_state_FSM_FFd10-In_SW0  (
    .ADR0(\cpu/cpu6502/operation_type [0]),
    .ADR1(\cpu/cpu6502/operation_type [1]),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd15_301 ),
    .O(\cpu/N10 )
  );
  X_LUT6 #(
    .INIT ( 64'h5454544510101001 ))
  \cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<5>  (
    .ADR0(\cpu/cpu6502/controller/addr_ctrl_signals [0]),
    .ADR1(\cpu/cpu6502/controller/addr_ctrl_signals [6]),
    .ADR2(\cpu/cpu6502/addr_gen/addr2_h_reg [5]),
    .ADR3(\cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<3>_bdd0 ),
    .ADR4(\cpu/N8 ),
    .ADR5(cpu_din[5]),
    .O(\cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<5>_253 )
  );
  X_LUT2 #(
    .INIT ( 4'h7 ))
  \cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<5>_SW0  (
    .ADR0(\cpu/cpu6502/addr_gen/addr2_h_reg [3]),
    .ADR1(\cpu/cpu6502/addr_gen/addr2_h_reg [4]),
    .O(\cpu/N8 )
  );
  X_LUT6 #(
    .INIT ( 64'h5454544510101001 ))
  \cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<6>  (
    .ADR0(\cpu/cpu6502/controller/addr_ctrl_signals [0]),
    .ADR1(\cpu/cpu6502/controller/addr_ctrl_signals [6]),
    .ADR2(\cpu/cpu6502/addr_gen/addr2_h_reg [6]),
    .ADR3(\cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<3>_bdd0 ),
    .ADR4(\cpu/N6 ),
    .ADR5(cpu_din[6]),
    .O(\cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<6>_251 )
  );
  X_LUT3 #(
    .INIT ( 8'h7F ))
  \cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<6>_SW0  (
    .ADR0(\cpu/cpu6502/addr_gen/addr2_h_reg [3]),
    .ADR1(\cpu/cpu6502/addr_gen/addr2_h_reg [5]),
    .ADR2(\cpu/cpu6502/addr_gen/addr2_h_reg [4]),
    .O(\cpu/N6 )
  );
  X_LUT6 #(
    .INIT ( 64'h5454544510101001 ))
  \cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<7>  (
    .ADR0(\cpu/cpu6502/controller/addr_ctrl_signals [0]),
    .ADR1(\cpu/cpu6502/controller/addr_ctrl_signals [6]),
    .ADR2(\cpu/cpu6502/addr_gen/addr2_h_reg [7]),
    .ADR3(\cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<3>_bdd0 ),
    .ADR4(\cpu/N4 ),
    .ADR5(cpu_din[7]),
    .O(\cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<7>_249 )
  );
  X_LUT4 #(
    .INIT ( 16'h7FFF ))
  \cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<7>_SW0  (
    .ADR0(\cpu/cpu6502/addr_gen/addr2_h_reg [3]),
    .ADR1(\cpu/cpu6502/addr_gen/addr2_h_reg [5]),
    .ADR2(\cpu/cpu6502/addr_gen/addr2_h_reg [6]),
    .ADR3(\cpu/cpu6502/addr_gen/addr2_h_reg [4]),
    .O(\cpu/N4 )
  );
  X_LUT6 #(
    .INIT ( 64'h3373226211510040 ))
  \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<7>3  (
    .ADR0(\cpu/cpu6502/data_out_sel [0]),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd11_295 ),
    .ADR2(\cpu/cpu6502/mem_din_reg [7]),
    .ADR3(\cpu/cpu6502/data_out_sel [1]),
    .ADR4(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<7>2_649 ),
    .ADR5(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<7>1_650 ),
    .O(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<7> )
  );
  X_LUT6 #(
    .INIT ( 64'h3373226211510040 ))
  \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<6>3  (
    .ADR0(\cpu/cpu6502/data_out_sel [0]),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd11_295 ),
    .ADR2(\cpu/cpu6502/mem_din_reg [6]),
    .ADR3(\cpu/cpu6502/data_out_sel [1]),
    .ADR4(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<6>2_647 ),
    .ADR5(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<6>1_648 ),
    .O(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<6> )
  );
  X_LUT6 #(
    .INIT ( 64'h3373226211510040 ))
  \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<4>3  (
    .ADR0(\cpu/cpu6502/data_out_sel [0]),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd11_295 ),
    .ADR2(\cpu/cpu6502/mem_din_reg [4]),
    .ADR3(\cpu/cpu6502/data_out_sel [1]),
    .ADR4(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<4>2_645 ),
    .ADR5(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<4>1_646 ),
    .O(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<4> )
  );
  X_LUT6 #(
    .INIT ( 64'h3373226211510040 ))
  \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<3>3  (
    .ADR0(\cpu/cpu6502/data_out_sel [0]),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd11_295 ),
    .ADR2(\cpu/cpu6502/mem_din_reg [3]),
    .ADR3(\cpu/cpu6502/data_out_sel [1]),
    .ADR4(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<3>2_643 ),
    .ADR5(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<3>1_644 ),
    .O(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<3> )
  );
  X_LUT6 #(
    .INIT ( 64'h3373226211510040 ))
  \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<2>3  (
    .ADR0(\cpu/cpu6502/data_out_sel [0]),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd11_295 ),
    .ADR2(\cpu/cpu6502/mem_din_reg [2]),
    .ADR3(\cpu/cpu6502/data_out_sel [1]),
    .ADR4(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<2>2_641 ),
    .ADR5(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<2>1_642 ),
    .O(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<2> )
  );
  X_LUT6 #(
    .INIT ( 64'h3373226211510040 ))
  \cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<1>3  (
    .ADR0(\cpu/cpu6502/data_out_sel [0]),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd11_295 ),
    .ADR2(\cpu/cpu6502/mem_din_reg [1]),
    .ADR3(\cpu/cpu6502/data_out_sel [1]),
    .ADR4(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<1>2_639 ),
    .ADR5(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<1>1_640 ),
    .O(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<1> )
  );
  X_LUT3 #(
    .INIT ( 8'h20 ))
  \cpu/cpu6502/alu/dest_reg_sel[2]_PWR_6_o_equal_55_o<2>1  (
    .ADR0(\cpu/cpu6502/alu_dest_reg_sel [2]),
    .ADR1(\cpu/cpu6502/alu_dest_reg_sel [1]),
    .ADR2(\cpu/cpu6502/alu_dest_reg_sel [0]),
    .O(\cpu/cpu6502/alu/dest_reg_sel[2]_PWR_6_o_equal_55_o )
  );
  X_LUT3 #(
    .INIT ( 8'hCA ))
  \cpu/cpu6502/alu/c_in1  (
    .ADR0(\cpu/cpu6502/alu/c_flag_636 ),
    .ADR1(\cpu/cpu6502/alu_cin_sel [0]),
    .ADR2(\cpu/cpu6502/alu_cin_sel [1]),
    .O(\cpu/cpu6502/alu/c_in )
  );
  X_LUT5 #(
    .INIT ( 32'hAAAA0888 ))
  \cpu/cpu6502/alu/_n0221_inv1  (
    .ADR0(\cpu/cpu6502/alu_en ),
    .ADR1(\cpu/cpu6502/sreg_mask [0]),
    .ADR2(\cpu/cpu6502/sreg_operation_sel [0]),
    .ADR3(\cpu/cpu6502/sreg_operation_sel [1]),
    .ADR4(\cpu/cpu6502/alu/dest_reg_sel[2]_PWR_6_o_equal_55_o ),
    .O(\cpu/cpu6502/alu/_n0221_inv )
  );
  X_LUT5 #(
    .INIT ( 32'hAAAA0008 ))
  \cpu/cpu6502/alu/_n0227_inv1  (
    .ADR0(\cpu/cpu6502/alu_en ),
    .ADR1(\cpu/cpu6502/sreg_mask [1]),
    .ADR2(\cpu/cpu6502/sreg_operation_sel [0]),
    .ADR3(\cpu/cpu6502/sreg_operation_sel [1]),
    .ADR4(\cpu/cpu6502/alu/dest_reg_sel[2]_PWR_6_o_equal_55_o ),
    .O(\cpu/cpu6502/alu/_n0227_inv )
  );
  X_LUT5 #(
    .INIT ( 32'hAAAA0008 ))
  \cpu/cpu6502/alu/_n0237_inv1  (
    .ADR0(\cpu/cpu6502/alu_en ),
    .ADR1(\cpu/cpu6502/sreg_mask [5]),
    .ADR2(\cpu/cpu6502/sreg_operation_sel [0]),
    .ADR3(\cpu/cpu6502/sreg_operation_sel [1]),
    .ADR4(\cpu/cpu6502/alu/dest_reg_sel[2]_PWR_6_o_equal_55_o ),
    .O(\cpu/cpu6502/alu/_n0237_inv )
  );
  X_LUT3 #(
    .INIT ( 8'hD2 ))
  \cpu/cpu6502/alu/Mmux_op281  (
    .ADR0(\cpu/cpu6502/mem_din_reg [7]),
    .ADR1(\cpu/cpu6502/alu_operand2_sel [1]),
    .ADR2(\cpu/cpu6502/alu_operand2_sel [0]),
    .O(\cpu/cpu6502/alu/op2 [7])
  );
  X_LUT3 #(
    .INIT ( 8'hD2 ))
  \cpu/cpu6502/alu/Mmux_op271  (
    .ADR0(\cpu/cpu6502/mem_din_reg [6]),
    .ADR1(\cpu/cpu6502/alu_operand2_sel [1]),
    .ADR2(\cpu/cpu6502/alu_operand2_sel [0]),
    .O(\cpu/cpu6502/alu/op2 [6])
  );
  X_LUT3 #(
    .INIT ( 8'hD2 ))
  \cpu/cpu6502/alu/Mmux_op261  (
    .ADR0(\cpu/cpu6502/mem_din_reg [5]),
    .ADR1(\cpu/cpu6502/alu_operand2_sel [1]),
    .ADR2(\cpu/cpu6502/alu_operand2_sel [0]),
    .O(\cpu/cpu6502/alu/op2 [5])
  );
  X_LUT3 #(
    .INIT ( 8'hD2 ))
  \cpu/cpu6502/alu/Mmux_op251  (
    .ADR0(\cpu/cpu6502/mem_din_reg [4]),
    .ADR1(\cpu/cpu6502/alu_operand2_sel [1]),
    .ADR2(\cpu/cpu6502/alu_operand2_sel [0]),
    .O(\cpu/cpu6502/alu/op2 [4])
  );
  X_LUT3 #(
    .INIT ( 8'hD2 ))
  \cpu/cpu6502/alu/Mmux_op241  (
    .ADR0(\cpu/cpu6502/mem_din_reg [3]),
    .ADR1(\cpu/cpu6502/alu_operand2_sel [1]),
    .ADR2(\cpu/cpu6502/alu_operand2_sel [0]),
    .O(\cpu/cpu6502/alu/op2 [3])
  );
  X_LUT3 #(
    .INIT ( 8'hD2 ))
  \cpu/cpu6502/alu/Mmux_op231  (
    .ADR0(\cpu/cpu6502/mem_din_reg [2]),
    .ADR1(\cpu/cpu6502/alu_operand2_sel [1]),
    .ADR2(\cpu/cpu6502/alu_operand2_sel [0]),
    .O(\cpu/cpu6502/alu/op2 [2])
  );
  X_LUT3 #(
    .INIT ( 8'hD2 ))
  \cpu/cpu6502/alu/Mmux_op221  (
    .ADR0(\cpu/cpu6502/mem_din_reg [1]),
    .ADR1(\cpu/cpu6502/alu_operand2_sel [1]),
    .ADR2(\cpu/cpu6502/alu_operand2_sel [0]),
    .O(\cpu/cpu6502/alu/op2 [1])
  );
  X_LUT3 #(
    .INIT ( 8'h1E ))
  \cpu/cpu6502/alu/Mmux_op211  (
    .ADR0(\cpu/cpu6502/mem_din_reg [0]),
    .ADR1(\cpu/cpu6502/alu_operand2_sel [1]),
    .ADR2(\cpu/cpu6502/alu_operand2_sel [0]),
    .O(\cpu/cpu6502/alu/op2 [0])
  );
  X_LUT6 #(
    .INIT ( 64'hEAEEFEEE40445444 ))
  \cpu/cpu6502/alu/Mmux_status_op[1]_mem_in[2]_MUX_171_o11  (
    .ADR0(\cpu/cpu6502/alu/dest_reg_sel[2]_PWR_6_o_equal_55_o ),
    .ADR1(\cpu/cpu6502/alu/i_flag_608 ),
    .ADR2(\cpu/cpu6502/sreg_operation_sel [0]),
    .ADR3(\cpu/cpu6502/sreg_mask [2]),
    .ADR4(\cpu/cpu6502/sreg_operation_sel [1]),
    .ADR5(\cpu/cpu6502/mem_din_reg [2]),
    .O(\cpu/cpu6502/alu/status_op[1]_mem_in[2]_MUX_171_o )
  );
  X_LUT6 #(
    .INIT ( 64'hEAEEFEEE40445444 ))
  \cpu/cpu6502/alu/Mmux_status_op[1]_mem_in[3]_MUX_176_o11  (
    .ADR0(\cpu/cpu6502/alu/dest_reg_sel[2]_PWR_6_o_equal_55_o ),
    .ADR1(\cpu/cpu6502/alu/d_flag_568 ),
    .ADR2(\cpu/cpu6502/sreg_operation_sel [0]),
    .ADR3(\cpu/cpu6502/sreg_mask [3]),
    .ADR4(\cpu/cpu6502/sreg_operation_sel [1]),
    .ADR5(\cpu/cpu6502/mem_din_reg [3]),
    .O(\cpu/cpu6502/alu/status_op[1]_mem_in[3]_MUX_176_o )
  );
  X_LUT4 #(
    .INIT ( 16'h5545 ))
  \cpu/cpu6502/alu/Mcount_stack_ptr_reg1  (
    .ADR0(\cpu/cpu6502/controller/stack_ctrl_signals [0]),
    .ADR1(\cpu/cpu6502/alu_dest_reg_sel [1]),
    .ADR2(\cpu/cpu6502/alu_dest_reg_sel [2]),
    .ADR3(\cpu/cpu6502/alu_dest_reg_sel [0]),
    .O(\cpu/cpu6502/alu/Mcount_stack_ptr_reg )
  );
  X_LUT3 #(
    .INIT ( 8'hFB ))
  \cpu/cpu6502/alu/dest_reg_sel[2]_PWR_6_o_equal_44_o_inv1  (
    .ADR0(\cpu/cpu6502/alu_dest_reg_sel [0]),
    .ADR1(\cpu/cpu6502/alu_dest_reg_sel [2]),
    .ADR2(\cpu/cpu6502/alu_dest_reg_sel [1]),
    .O(\cpu/cpu6502/alu/dest_reg_sel[2]_PWR_6_o_equal_44_o_inv )
  );
  X_LUT4 #(
    .INIT ( 16'hFEF4 ))
  \cpu/cpu6502/pc/value_to_load<15>1  (
    .ADR0(\cpu/cpu6502/controller/pc_operation [1]),
    .ADR1(\cpu/cpu6502/pc/incremented_pc_value_h [7]),
    .ADR2(\cpu/cpu6502/controller/pc_operation [2]),
    .ADR3(cpu_din[7]),
    .O(\cpu/cpu6502/pc/value_to_load [15])
  );
  X_LUT4 #(
    .INIT ( 16'hFEF4 ))
  \cpu/cpu6502/pc/value_to_load<14>1  (
    .ADR0(\cpu/cpu6502/controller/pc_operation [1]),
    .ADR1(\cpu/cpu6502/pc/incremented_pc_value_h [6]),
    .ADR2(\cpu/cpu6502/controller/pc_operation [2]),
    .ADR3(cpu_din[6]),
    .O(\cpu/cpu6502/pc/value_to_load [14])
  );
  X_LUT4 #(
    .INIT ( 16'hFEF4 ))
  \cpu/cpu6502/pc/value_to_load<13>1  (
    .ADR0(\cpu/cpu6502/controller/pc_operation [1]),
    .ADR1(\cpu/cpu6502/pc/incremented_pc_value_h [5]),
    .ADR2(\cpu/cpu6502/controller/pc_operation [2]),
    .ADR3(cpu_din[5]),
    .O(\cpu/cpu6502/pc/value_to_load [13])
  );
  X_LUT4 #(
    .INIT ( 16'hFEF4 ))
  \cpu/cpu6502/pc/value_to_load<12>1  (
    .ADR0(\cpu/cpu6502/controller/pc_operation [1]),
    .ADR1(\cpu/cpu6502/pc/incremented_pc_value_h [4]),
    .ADR2(\cpu/cpu6502/controller/pc_operation [2]),
    .ADR3(cpu_din[4]),
    .O(\cpu/cpu6502/pc/value_to_load [12])
  );
  X_LUT4 #(
    .INIT ( 16'hFEF4 ))
  \cpu/cpu6502/pc/value_to_load<11>1  (
    .ADR0(\cpu/cpu6502/controller/pc_operation [1]),
    .ADR1(\cpu/cpu6502/pc/incremented_pc_value_h [3]),
    .ADR2(\cpu/cpu6502/controller/pc_operation [2]),
    .ADR3(cpu_din[3]),
    .O(\cpu/cpu6502/pc/value_to_load [11])
  );
  X_LUT4 #(
    .INIT ( 16'hFEF4 ))
  \cpu/cpu6502/pc/value_to_load<10>1  (
    .ADR0(\cpu/cpu6502/controller/pc_operation [1]),
    .ADR1(\cpu/cpu6502/pc/incremented_pc_value_h [2]),
    .ADR2(\cpu/cpu6502/controller/pc_operation [2]),
    .ADR3(cpu_din[2]),
    .O(\cpu/cpu6502/pc/value_to_load [10])
  );
  X_LUT4 #(
    .INIT ( 16'hFEF4 ))
  \cpu/cpu6502/pc/value_to_load<9>1  (
    .ADR0(\cpu/cpu6502/controller/pc_operation [1]),
    .ADR1(\cpu/cpu6502/pc/incremented_pc_value_h [1]),
    .ADR2(\cpu/cpu6502/controller/pc_operation [2]),
    .ADR3(cpu_din[1]),
    .O(\cpu/cpu6502/pc/value_to_load [9])
  );
  X_LUT4 #(
    .INIT ( 16'hFEF4 ))
  \cpu/cpu6502/pc/value_to_load<8>1  (
    .ADR0(\cpu/cpu6502/controller/pc_operation [1]),
    .ADR1(\cpu/cpu6502/pc/incremented_pc_value_h [0]),
    .ADR2(\cpu/cpu6502/controller/pc_operation [2]),
    .ADR3(cpu_din[0]),
    .O(\cpu/cpu6502/pc/value_to_load [8])
  );
  X_LUT4 #(
    .INIT ( 16'hFEF4 ))
  \cpu/cpu6502/pc/value_to_load<7>1  (
    .ADR0(\cpu/cpu6502/controller/pc_operation [1]),
    .ADR1(\cpu/cpu6502/pc/n0067 [7]),
    .ADR2(\cpu/cpu6502/controller/pc_operation [2]),
    .ADR3(\cpu/cpu6502/mem_din_reg [7]),
    .O(\cpu/cpu6502/pc/value_to_load [7])
  );
  X_LUT4 #(
    .INIT ( 16'hFEF4 ))
  \cpu/cpu6502/pc/value_to_load<6>1  (
    .ADR0(\cpu/cpu6502/controller/pc_operation [1]),
    .ADR1(\cpu/cpu6502/pc/n0067 [6]),
    .ADR2(\cpu/cpu6502/controller/pc_operation [2]),
    .ADR3(\cpu/cpu6502/mem_din_reg [6]),
    .O(\cpu/cpu6502/pc/value_to_load [6])
  );
  X_LUT4 #(
    .INIT ( 16'hFEF4 ))
  \cpu/cpu6502/pc/value_to_load<5>1  (
    .ADR0(\cpu/cpu6502/controller/pc_operation [1]),
    .ADR1(\cpu/cpu6502/pc/n0067 [5]),
    .ADR2(\cpu/cpu6502/controller/pc_operation [2]),
    .ADR3(\cpu/cpu6502/mem_din_reg [5]),
    .O(\cpu/cpu6502/pc/value_to_load [5])
  );
  X_LUT4 #(
    .INIT ( 16'hFEF4 ))
  \cpu/cpu6502/pc/value_to_load<4>1  (
    .ADR0(\cpu/cpu6502/controller/pc_operation [1]),
    .ADR1(\cpu/cpu6502/pc/n0067 [4]),
    .ADR2(\cpu/cpu6502/controller/pc_operation [2]),
    .ADR3(\cpu/cpu6502/mem_din_reg [4]),
    .O(\cpu/cpu6502/pc/value_to_load [4])
  );
  X_LUT4 #(
    .INIT ( 16'hFEF4 ))
  \cpu/cpu6502/pc/value_to_load<3>1  (
    .ADR0(\cpu/cpu6502/controller/pc_operation [1]),
    .ADR1(\cpu/cpu6502/pc/n0067 [3]),
    .ADR2(\cpu/cpu6502/controller/pc_operation [2]),
    .ADR3(\cpu/cpu6502/mem_din_reg [3]),
    .O(\cpu/cpu6502/pc/value_to_load [3])
  );
  X_LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \cpu/cpu6502/pc/value_to_load<2>1  (
    .ADR0(\cpu/cpu6502/controller/pc_operation [2]),
    .ADR1(\cpu/cpu6502/mem_din_reg [2]),
    .ADR2(\cpu/cpu6502/controller/pc_operation [1]),
    .ADR3(\cpu/cpu6502/pc/n0067 [2]),
    .ADR4(\cpu/cpu6502/controller/vector_to_load [2]),
    .O(\cpu/cpu6502/pc/value_to_load [2])
  );
  X_LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \cpu/cpu6502/pc/value_to_load<1>1  (
    .ADR0(\cpu/cpu6502/controller/pc_operation [2]),
    .ADR1(\cpu/cpu6502/mem_din_reg [1]),
    .ADR2(\cpu/cpu6502/controller/pc_operation [1]),
    .ADR3(\cpu/cpu6502/pc/n0067 [1]),
    .ADR4(\cpu/cpu6502/controller/vector_to_load [1]),
    .O(\cpu/cpu6502/pc/value_to_load [1])
  );
  X_LUT4 #(
    .INIT ( 16'h5410 ))
  \cpu/cpu6502/pc/value_to_load<0>1  (
    .ADR0(\cpu/cpu6502/controller/pc_operation [2]),
    .ADR1(\cpu/cpu6502/controller/pc_operation [1]),
    .ADR2(\cpu/cpu6502/pc/n0067 [0]),
    .ADR3(\cpu/cpu6502/mem_din_reg [0]),
    .O(\cpu/cpu6502/pc/value_to_load [0])
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \cpu/cpu6502/controller/rst_set_i_flag_OR_110_o1  (
    .ADR0(sync_shift_reg[7]),
    .ADR1(\cpu/cpu6502/controller/set_i_flag_611 ),
    .O(\cpu/cpu6502/controller/rst_set_i_flag_OR_110_o )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \cpu/cpu6502/controller/ph1_falling_set_next_state_AND_61_o1  (
    .ADR0(\ppu/ph1_falling_835 ),
    .ADR1(\cpu/cpu6502/controller/set_next_state_350 ),
    .O(\cpu/cpu6502/controller/ph1_falling_set_next_state_AND_61_o )
  );
  X_LUT2 #(
    .INIT ( 4'hD ))
  \cpu/cpu6502/controller/ready_mem_rnw_OR_4_o1  (
    .ADR0(ag6502_rnw),
    .ADR1(\sprite_dma/ready_897 ),
    .O(\cpu/cpu6502/controller/ready_mem_rnw_OR_4_o )
  );
  X_LUT3 #(
    .INIT ( 8'h02 ))
  \cpu/cpu6502/controller/addr_mode[2]_GND_4_o_equal_25_o<2>1  (
    .ADR0(\cpu/cpu6502/addr_mode [0]),
    .ADR1(\cpu/cpu6502/addr_mode [2]),
    .ADR2(\cpu/cpu6502/addr_mode [1]),
    .O(\cpu/cpu6502/controller/addr_mode[2]_GND_4_o_equal_25_o )
  );
  X_LUT3 #(
    .INIT ( 8'h02 ))
  \cpu/cpu6502/controller/operation_type[2]_PWR_4_o_equal_90_o<2>1  (
    .ADR0(\cpu/cpu6502/operation_type [2]),
    .ADR1(\cpu/cpu6502/operation_type [1]),
    .ADR2(\cpu/cpu6502/operation_type [0]),
    .O(\cpu/cpu6502/controller/operation_type[2]_PWR_4_o_equal_90_o )
  );
  X_LUT3 #(
    .INIT ( 8'h20 ))
  \cpu/cpu6502/controller/operation_type[2]_PWR_4_o_equal_130_o<2>1  (
    .ADR0(\cpu/cpu6502/operation_type [0]),
    .ADR1(\cpu/cpu6502/operation_type [1]),
    .ADR2(\cpu/cpu6502/operation_type [2]),
    .O(\cpu/cpu6502/controller/operation_type[2]_PWR_4_o_equal_130_o )
  );
  X_LUT4 #(
    .INIT ( 16'hFFAE ))
  \cpu/cpu6502/controller/is_interrupt1  (
    .ADR0(\cpu/cpu6502/controller/nmi_active_604 ),
    .ADR1(\cpu/cpu6502/controller/int_active_363 ),
    .ADR2(\cpu/cpu6502/alu/i_flag_608 ),
    .ADR3(\cpu/cpu6502/controller/rst_active_605 ),
    .O(\cpu/cpu6502/controller/is_interrupt )
  );
  X_LUT3 #(
    .INIT ( 8'hBA ))
  \cpu/cpu6502/controller/Reset_OR_DriverANDClockEnable1  (
    .ADR0(sync_shift_reg[7]),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd6_283 ),
    .ADR2(\ppu/ph1_falling_835 ),
    .O(\cpu/cpu6502/controller/Reset_OR_DriverANDClockEnable )
  );
  X_LUT3 #(
    .INIT ( 8'hBA ))
  \cpu/cpu6502/controller/Reset_OR_DriverANDClockEnable11  (
    .ADR0(sync_shift_reg[7]),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd25_323 ),
    .ADR2(\ppu/ph1_falling_835 ),
    .O(\cpu/cpu6502/controller/Reset_OR_DriverANDClockEnable1_606 )
  );
  X_LUT2 #(
    .INIT ( 4'hD ))
  \cpu/cpu6502/controller/Mram_rst_active_PWR_4_o_wide_mux_92_OUT21  (
    .ADR0(\cpu/cpu6502/controller/nmi_active_604 ),
    .ADR1(\cpu/cpu6502/controller/rst_active_605 ),
    .O(\cpu/cpu6502/controller/Mram_rst_active_PWR_4_o_wide_mux_92_OUT2 )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \cpu/cpu6502/controller/current_state_current_state[4]_GND_4_o_select_152_OUT<3>1  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd22_315 ),
    .ADR1(\cpu/cpu6502/addr_mode [2]),
    .ADR2(\cpu/cpu6502/addr_mode [1]),
    .ADR3(\cpu/cpu6502/addr_mode [0]),
    .ADR4(\cpu/cpu6502/controller/current_state_FSM_FFd19_309 ),
    .O(\cpu/cpu6502/controller/current_state[4]_GND_4_o_select_152_OUT<3> )
  );
  X_LUT3 #(
    .INIT ( 8'h80 ))
  \cpu/cpu6502/controller/current_state_ph2_rising_nmi_recognized_AND_11_o1  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd3_277 ),
    .ADR1(\cpu/cpu6502/controller/nmi_recognized_602 ),
    .ADR2(\ppu/ph2_rising_836 ),
    .O(\cpu/cpu6502/controller/ph2_rising_nmi_recognized_AND_11_o )
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \cpu/cpu6502/controller/current_state_ph1_falling_current_state[4]_AND_34_o1  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd17_311 ),
    .ADR1(\ppu/ph1_falling_835 ),
    .O(\cpu/cpu6502/controller/ph1_falling_current_state[4]_AND_34_o )
  );
  X_LUT4 #(
    .INIT ( 16'hFEEE ))
  \cpu/cpu6502/controller/current_state_data_out_sel<0>1  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd17_311 ),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd3_277 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd16_303 ),
    .ADR3(\cpu/cpu6502/sreg_to_dout ),
    .O(\cpu/cpu6502/data_out_sel [0])
  );
  X_LUT2 #(
    .INIT ( 4'hE ))
  \cpu/cpu6502/controller/current_state_data_out_sel<1>1  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd4_285 ),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd17_311 ),
    .O(\cpu/cpu6502/data_out_sel [1])
  );
  X_LUT3 #(
    .INIT ( 8'hFE ))
  \cpu/cpu6502/controller/current_state__n05561  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd13_299 ),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd22_315 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd3_277 ),
    .O(\cpu/cpu6502/controller/_n0556 )
  );
  X_LUT3 #(
    .INIT ( 8'hFE ))
  \cpu/cpu6502/controller/current_state__n04331  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd10_293 ),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd15_301 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd9_289 ),
    .O(\cpu/cpu6502/controller/_n0433 )
  );
  X_LUT3 #(
    .INIT ( 8'hFE ))
  \cpu/cpu6502/controller/current_state__n04251  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd5_281 ),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd14_305 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd2_275 ),
    .O(\cpu/cpu6502/controller/_n0425 )
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd16-In11  (
    .ADR0(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR1(\ppu/ph2_rising_836 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd24_321 ),
    .ADR3(\cpu/cpu6502/operation_type [1]),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd16-In1 )
  );
  X_LUT3 #(
    .INIT ( 8'h02 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd25-In221  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd24_321 ),
    .ADR1(\cpu/cpu6502/operation_type [1]),
    .ADR2(\cpu/cpu6502/operation_type [0]),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd25-In22 )
  );
  X_LUT5 #(
    .INIT ( 32'h80000080 ))
  \cpu/cpu6502/controller/current_state_current_state[4]_GND_4_o_select_152_OUT<5>1  (
    .ADR0(\cpu/cpu6502/controller/_n0556 ),
    .ADR1(\cpu/cpu6502/addr_mode [2]),
    .ADR2(\cpu/cpu6502/controller/current_state_current_state[4]_GND_4_o_select_152_OUT<1>1_597 ),
    .ADR3(\cpu/cpu6502/addr_mode [0]),
    .ADR4(\cpu/cpu6502/addr_mode [1]),
    .O(\cpu/cpu6502/controller/current_state[4]_GND_4_o_select_152_OUT<5> )
  );
  X_LUT3 #(
    .INIT ( 8'hA8 ))
  \cpu/cpu6502/controller/current_state_current_state[4]_GND_4_o_select_152_OUT<7>1  (
    .ADR0(\cpu/cpu6502/addr_gen/address_carry_598 ),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd12_297 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd21_313 ),
    .O(\cpu/cpu6502/controller/current_state[4]_GND_4_o_select_152_OUT<7> )
  );
  X_LUT5 #(
    .INIT ( 32'h80880080 ))
  \cpu/cpu6502/controller/current_state_current_state[4]_GND_4_o_select_152_OUT<6>1  (
    .ADR0(\cpu/cpu6502/controller/_n0556 ),
    .ADR1(\cpu/cpu6502/controller/current_state_current_state[4]_GND_4_o_select_152_OUT<1>1_597 ),
    .ADR2(\cpu/cpu6502/addr_mode [2]),
    .ADR3(\cpu/cpu6502/addr_mode [0]),
    .ADR4(\cpu/cpu6502/addr_mode [1]),
    .O(\cpu/cpu6502/controller/current_state[4]_GND_4_o_select_152_OUT<6> )
  );
  X_LUT6 #(
    .INIT ( 64'h2A2A2A2A2A2AFF2A ))
  \cpu/cpu6502/controller/current_state_FSM_FFd16-In2  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd16_303 ),
    .ADR1(\ppu/ph2_rising_836 ),
    .ADR2(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR3(\cpu/cpu6502/controller/current_state_FSM_FFd16-In1 ),
    .ADR4(\cpu/cpu6502/operation_type [0]),
    .ADR5(\cpu/cpu6502/operation_type [2]),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd16-In )
  );
  X_LUT4 #(
    .INIT ( 16'hEA2A ))
  \cpu/cpu6502/controller/current_state_FSM_FFd4-In1  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd4_285 ),
    .ADR1(\ppu/ph2_rising_836 ),
    .ADR2(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR3(\cpu/cpu6502/controller/current_state_FSM_FFd17_311 ),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd4-In )
  );
  X_LUT5 #(
    .INIT ( 32'h2A2AEA2A ))
  \cpu/cpu6502/controller/current_state_FSM_FFd3-In1  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd3_277 ),
    .ADR1(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR2(\ppu/ph2_rising_836 ),
    .ADR3(\cpu/cpu6502/controller/current_state_FSM_FFd4_285 ),
    .ADR4(\cpu/cpu6502/controller/operation_type[2]_PWR_4_o_equal_130_o ),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd3-In )
  );
  X_LUT4 #(
    .INIT ( 16'hEA2A ))
  \cpu/cpu6502/controller/current_state_FSM_FFd2-In1  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd2_275 ),
    .ADR1(\ppu/ph2_rising_836 ),
    .ADR2(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR3(\cpu/cpu6502/controller/current_state_FSM_FFd10_293 ),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd2-In )
  );
  X_LUT6 #(
    .INIT ( 64'hFF2AFF2AFF2A2A2A ))
  \cpu/cpu6502/controller/current_state_FSM_FFd15-In1  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd15_301 ),
    .ADR1(\ppu/ph2_rising_836 ),
    .ADR2(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR3(\cpu/cpu6502/controller/current_state_FSM_FFd16-In1 ),
    .ADR4(\cpu/cpu6502/operation_type [0]),
    .ADR5(\cpu/cpu6502/operation_type [2]),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd15-In )
  );
  X_LUT6 #(
    .INIT ( 64'hFFFFF77788888000 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd5-In1  (
    .ADR0(\ppu/ph2_rising_836 ),
    .ADR1(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd4_285 ),
    .ADR3(\cpu/cpu6502/controller/operation_type[2]_PWR_4_o_equal_130_o ),
    .ADR4(\cpu/cpu6502/controller/current_state_FSM_FFd6_283 ),
    .ADR5(\cpu/cpu6502/controller/current_state_FSM_FFd5_281 ),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd5-In )
  );
  X_LUT6 #(
    .INIT ( 64'hABAAAAAAAAAAAAAA ))
  \cpu/cpu6502/controller/current_state_FSM_FFd20-In1111  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd12_297 ),
    .ADR1(\cpu/cpu6502/addr_mode [2]),
    .ADR2(\cpu/cpu6502/operation_type [2]),
    .ADR3(\cpu/cpu6502/addr_mode [0]),
    .ADR4(\cpu/cpu6502/addr_mode [1]),
    .ADR5(\cpu/cpu6502/controller/current_state_FSM_FFd25-In22 ),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd20-In111 )
  );
  X_LUT6 #(
    .INIT ( 64'hFEFEFEEEEEEEEEEE ))
  \cpu/cpu6502/controller/current_state_address_sel<0>21  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd19_309 ),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd18_307 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd22_315 ),
    .ADR3(\cpu/cpu6502/addr_mode [1]),
    .ADR4(\cpu/cpu6502/addr_mode [0]),
    .ADR5(\cpu/cpu6502/addr_mode [2]),
    .O(\cpu/cpu6502/controller/current_state_address_sel<0>2_588 )
  );
  X_LUT4 #(
    .INIT ( 16'h0001 ))
  \cpu/cpu6502/controller/current_state[4]_reduce_nor_174_o1  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd23_319 ),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd17_311 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd4_285 ),
    .ADR3(\cpu/cpu6502/controller/current_state_FSM_FFd11_295 ),
    .O(\cpu/cpu6502/controller/current_state[4]_reduce_nor_174_o )
  );
  X_LUT5 #(
    .INIT ( 32'h2A2AEA2A ))
  \cpu/cpu6502/controller/current_state_FSM_FFd24-In1  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd24_321 ),
    .ADR1(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR2(\ppu/ph2_rising_836 ),
    .ADR3(\cpu/cpu6502/controller/current_state_FSM_FFd25_323 ),
    .ADR4(\cpu/cpu6502/controller/is_interrupt ),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd24-In )
  );
  X_LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \cpu/cpu6502/controller/current_state_address_sel<1>1  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd12_297 ),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd21_313 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd11_295 ),
    .ADR3(\cpu/cpu6502/controller/current_state_FSM_FFd20_317 ),
    .ADR4(\cpu/cpu6502/controller/current_state_address_sel<0>2_588 ),
    .O(\cpu/cpu6502/address_sel [1])
  );
  X_LUT5 #(
    .INIT ( 32'hFFFF0200 ))
  \cpu/cpu6502/controller/current_state_current_state[4]_operation_type[2]_Select_182_o1  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd3_277 ),
    .ADR1(\cpu/cpu6502/operation_type [2]),
    .ADR2(\cpu/cpu6502/operation_type [1]),
    .ADR3(\cpu/cpu6502/operation_type [0]),
    .ADR4(\cpu/cpu6502/controller/current_state_FSM_FFd16_303 ),
    .O(\cpu/cpu6502/controller/current_state[4]_operation_type[2]_Select_182_o )
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \cpu/cpu6502/controller/current_state__n04371  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd3_277 ),
    .ADR1(\cpu/cpu6502/controller/current_state_FSM_FFd17_311 ),
    .ADR2(\cpu/cpu6502/controller/current_state_FSM_FFd4_285 ),
    .ADR3(\cpu/cpu6502/controller/current_state_FSM_FFd16_303 ),
    .O(\cpu/cpu6502/controller/_n0437 )
  );
  X_LUT6 #(
    .INIT ( 64'h2AEA2A2A2A2A2A2A ))
  \cpu/cpu6502/controller/current_state_FSM_FFd14-In1  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd14_305 ),
    .ADR1(\ppu/ph2_rising_836 ),
    .ADR2(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR3(\cpu/cpu6502/controller/addr_mode[2]_GND_4_o_equal_25_o ),
    .ADR4(\cpu/cpu6502/controller/current_state_FSM_FFd25-In22 ),
    .ADR5(\cpu/cpu6502/operation_type [2]),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd14-In )
  );
  X_LUT6 #(
    .INIT ( 64'h3FBFBFBF00808080 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd8-In1  (
    .ADR0(\cpu/cpu6502/controller/current_state_FSM_FFd15_301 ),
    .ADR1(\ppu/ph2_rising_836 ),
    .ADR2(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR3(\cpu/cpu6502/operation_type [1]),
    .ADR4(\cpu/cpu6502/operation_type [2]),
    .ADR5(\cpu/cpu6502/controller/current_state_FSM_FFd8_287 ),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd8-In )
  );
  X_LUT3 #(
    .INIT ( 8'h02 ))
  \cpu/cpu6502/addr_gen/Mmux_address_carry_GND_7_o_MUX_198_o11  (
    .ADR0(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_cy [7]),
    .ADR1(\cpu/cpu6502/controller/addr_ctrl_signals [0]),
    .ADR2(\cpu/cpu6502/controller/addr_ctrl_signals [7]),
    .O(\cpu/cpu6502/addr_gen/address_carry_GND_7_o_MUX_198_o )
  );
  X_LUT5 #(
    .INIT ( 32'h45540110 ))
  \cpu/cpu6502/addr_gen/Mmux_addr2_h_reg[7]_GND_7_o_mux_23_OUT21  (
    .ADR0(\cpu/cpu6502/controller/addr_ctrl_signals [0]),
    .ADR1(\cpu/cpu6502/controller/addr_ctrl_signals [6]),
    .ADR2(\cpu/cpu6502/addr_gen/addr2_h_reg [0]),
    .ADR3(\cpu/cpu6502/addr_gen/addr2_h_reg [1]),
    .ADR4(cpu_din[1]),
    .O(\cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<1> )
  );
  X_LUT4 #(
    .INIT ( 16'h4501 ))
  \cpu/cpu6502/addr_gen/Mmux_addr2_h_reg[7]_GND_7_o_mux_23_OUT11  (
    .ADR0(\cpu/cpu6502/controller/addr_ctrl_signals [0]),
    .ADR1(\cpu/cpu6502/controller/addr_ctrl_signals [6]),
    .ADR2(\cpu/cpu6502/addr_gen/addr2_h_reg [0]),
    .ADR3(cpu_din[0]),
    .O(\cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<0> )
  );
  X_LUT4 #(
    .INIT ( 16'h5410 ))
  \cpu/cpu6502/addr_gen/Mmux_addr1_reg[7]_GND_7_o_mux_5_OUT81  (
    .ADR0(\cpu/cpu6502/controller/addr_ctrl_signals [0]),
    .ADR1(\cpu/cpu6502/controller/addr_ctrl_signals [1]),
    .ADR2(\cpu/cpu6502/addr_gen/addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT<7> ),
    .ADR3(cpu_din[7]),
    .O(\cpu/cpu6502/addr_gen/addr1_reg[7]_GND_7_o_mux_5_OUT<7> )
  );
  X_LUT4 #(
    .INIT ( 16'h5410 ))
  \cpu/cpu6502/addr_gen/Mmux_addr1_reg[7]_GND_7_o_mux_5_OUT71  (
    .ADR0(\cpu/cpu6502/controller/addr_ctrl_signals [0]),
    .ADR1(\cpu/cpu6502/controller/addr_ctrl_signals [1]),
    .ADR2(\cpu/cpu6502/addr_gen/addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT<6> ),
    .ADR3(cpu_din[6]),
    .O(\cpu/cpu6502/addr_gen/addr1_reg[7]_GND_7_o_mux_5_OUT<6> )
  );
  X_LUT4 #(
    .INIT ( 16'h5410 ))
  \cpu/cpu6502/addr_gen/Mmux_addr1_reg[7]_GND_7_o_mux_5_OUT61  (
    .ADR0(\cpu/cpu6502/controller/addr_ctrl_signals [0]),
    .ADR1(\cpu/cpu6502/controller/addr_ctrl_signals [1]),
    .ADR2(\cpu/cpu6502/addr_gen/addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT<5> ),
    .ADR3(cpu_din[5]),
    .O(\cpu/cpu6502/addr_gen/addr1_reg[7]_GND_7_o_mux_5_OUT<5> )
  );
  X_LUT4 #(
    .INIT ( 16'h5410 ))
  \cpu/cpu6502/addr_gen/Mmux_addr1_reg[7]_GND_7_o_mux_5_OUT51  (
    .ADR0(\cpu/cpu6502/controller/addr_ctrl_signals [0]),
    .ADR1(\cpu/cpu6502/controller/addr_ctrl_signals [1]),
    .ADR2(\cpu/cpu6502/addr_gen/addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT<4> ),
    .ADR3(cpu_din[4]),
    .O(\cpu/cpu6502/addr_gen/addr1_reg[7]_GND_7_o_mux_5_OUT<4> )
  );
  X_LUT4 #(
    .INIT ( 16'h5410 ))
  \cpu/cpu6502/addr_gen/Mmux_addr1_reg[7]_GND_7_o_mux_5_OUT41  (
    .ADR0(\cpu/cpu6502/controller/addr_ctrl_signals [0]),
    .ADR1(\cpu/cpu6502/controller/addr_ctrl_signals [1]),
    .ADR2(\cpu/cpu6502/addr_gen/addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT<3> ),
    .ADR3(cpu_din[3]),
    .O(\cpu/cpu6502/addr_gen/addr1_reg[7]_GND_7_o_mux_5_OUT<3> )
  );
  X_LUT4 #(
    .INIT ( 16'h5410 ))
  \cpu/cpu6502/addr_gen/Mmux_addr1_reg[7]_GND_7_o_mux_5_OUT31  (
    .ADR0(\cpu/cpu6502/controller/addr_ctrl_signals [0]),
    .ADR1(\cpu/cpu6502/controller/addr_ctrl_signals [1]),
    .ADR2(\cpu/cpu6502/addr_gen/addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT<2> ),
    .ADR3(cpu_din[2]),
    .O(\cpu/cpu6502/addr_gen/addr1_reg[7]_GND_7_o_mux_5_OUT<2> )
  );
  X_LUT4 #(
    .INIT ( 16'h5410 ))
  \cpu/cpu6502/addr_gen/Mmux_addr1_reg[7]_GND_7_o_mux_5_OUT21  (
    .ADR0(\cpu/cpu6502/controller/addr_ctrl_signals [0]),
    .ADR1(\cpu/cpu6502/controller/addr_ctrl_signals [1]),
    .ADR2(\cpu/cpu6502/addr_gen/addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT<1> ),
    .ADR3(cpu_din[1]),
    .O(\cpu/cpu6502/addr_gen/addr1_reg[7]_GND_7_o_mux_5_OUT<1> )
  );
  X_LUT4 #(
    .INIT ( 16'h5410 ))
  \cpu/cpu6502/addr_gen/Mmux_addr1_reg[7]_GND_7_o_mux_5_OUT11  (
    .ADR0(\cpu/cpu6502/controller/addr_ctrl_signals [0]),
    .ADR1(\cpu/cpu6502/controller/addr_ctrl_signals [1]),
    .ADR2(\cpu/cpu6502/addr_gen/addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT<0> ),
    .ADR3(cpu_din[0]),
    .O(\cpu/cpu6502/addr_gen/addr1_reg[7]_GND_7_o_mux_5_OUT<0> )
  );
  X_LUT4 #(
    .INIT ( 16'h5410 ))
  \cpu/cpu6502/addr_gen/Mmux_addr2_l_reg[7]_GND_7_o_mux_14_OUT81  (
    .ADR0(\cpu/cpu6502/controller/addr_ctrl_signals [0]),
    .ADR1(\cpu/cpu6502/controller/addr_ctrl_signals [4]),
    .ADR2(\cpu/cpu6502/addr_gen/addr2_l_reg_in [7]),
    .ADR3(cpu_din[7]),
    .O(\cpu/cpu6502/addr_gen/addr2_l_reg[7]_GND_7_o_mux_14_OUT<7> )
  );
  X_LUT4 #(
    .INIT ( 16'h5410 ))
  \cpu/cpu6502/addr_gen/Mmux_addr2_l_reg[7]_GND_7_o_mux_14_OUT71  (
    .ADR0(\cpu/cpu6502/controller/addr_ctrl_signals [0]),
    .ADR1(\cpu/cpu6502/controller/addr_ctrl_signals [4]),
    .ADR2(\cpu/cpu6502/addr_gen/addr2_l_reg_in [6]),
    .ADR3(cpu_din[6]),
    .O(\cpu/cpu6502/addr_gen/addr2_l_reg[7]_GND_7_o_mux_14_OUT<6> )
  );
  X_LUT4 #(
    .INIT ( 16'h5410 ))
  \cpu/cpu6502/addr_gen/Mmux_addr2_l_reg[7]_GND_7_o_mux_14_OUT61  (
    .ADR0(\cpu/cpu6502/controller/addr_ctrl_signals [0]),
    .ADR1(\cpu/cpu6502/controller/addr_ctrl_signals [4]),
    .ADR2(\cpu/cpu6502/addr_gen/addr2_l_reg_in [5]),
    .ADR3(cpu_din[5]),
    .O(\cpu/cpu6502/addr_gen/addr2_l_reg[7]_GND_7_o_mux_14_OUT<5> )
  );
  X_LUT4 #(
    .INIT ( 16'h5410 ))
  \cpu/cpu6502/addr_gen/Mmux_addr2_l_reg[7]_GND_7_o_mux_14_OUT51  (
    .ADR0(\cpu/cpu6502/controller/addr_ctrl_signals [0]),
    .ADR1(\cpu/cpu6502/controller/addr_ctrl_signals [4]),
    .ADR2(\cpu/cpu6502/addr_gen/addr2_l_reg_in [4]),
    .ADR3(cpu_din[4]),
    .O(\cpu/cpu6502/addr_gen/addr2_l_reg[7]_GND_7_o_mux_14_OUT<4> )
  );
  X_LUT4 #(
    .INIT ( 16'h5410 ))
  \cpu/cpu6502/addr_gen/Mmux_addr2_l_reg[7]_GND_7_o_mux_14_OUT41  (
    .ADR0(\cpu/cpu6502/controller/addr_ctrl_signals [0]),
    .ADR1(\cpu/cpu6502/controller/addr_ctrl_signals [4]),
    .ADR2(\cpu/cpu6502/addr_gen/addr2_l_reg_in [3]),
    .ADR3(cpu_din[3]),
    .O(\cpu/cpu6502/addr_gen/addr2_l_reg[7]_GND_7_o_mux_14_OUT<3> )
  );
  X_LUT4 #(
    .INIT ( 16'h5410 ))
  \cpu/cpu6502/addr_gen/Mmux_addr2_l_reg[7]_GND_7_o_mux_14_OUT31  (
    .ADR0(\cpu/cpu6502/controller/addr_ctrl_signals [0]),
    .ADR1(\cpu/cpu6502/controller/addr_ctrl_signals [4]),
    .ADR2(\cpu/cpu6502/addr_gen/addr2_l_reg_in [2]),
    .ADR3(cpu_din[2]),
    .O(\cpu/cpu6502/addr_gen/addr2_l_reg[7]_GND_7_o_mux_14_OUT<2> )
  );
  X_LUT4 #(
    .INIT ( 16'h5410 ))
  \cpu/cpu6502/addr_gen/Mmux_addr2_l_reg[7]_GND_7_o_mux_14_OUT21  (
    .ADR0(\cpu/cpu6502/controller/addr_ctrl_signals [0]),
    .ADR1(\cpu/cpu6502/controller/addr_ctrl_signals [4]),
    .ADR2(\cpu/cpu6502/addr_gen/addr2_l_reg_in [1]),
    .ADR3(cpu_din[1]),
    .O(\cpu/cpu6502/addr_gen/addr2_l_reg[7]_GND_7_o_mux_14_OUT<1> )
  );
  X_LUT4 #(
    .INIT ( 16'h5410 ))
  \cpu/cpu6502/addr_gen/Mmux_addr2_l_reg[7]_GND_7_o_mux_14_OUT11  (
    .ADR0(\cpu/cpu6502/controller/addr_ctrl_signals [0]),
    .ADR1(\cpu/cpu6502/controller/addr_ctrl_signals [4]),
    .ADR2(\cpu/cpu6502/addr_gen/addr2_l_reg_in [0]),
    .ADR3(cpu_din[0]),
    .O(\cpu/cpu6502/addr_gen/addr2_l_reg[7]_GND_7_o_mux_14_OUT<0> )
  );
  X_LUT6 #(
    .INIT ( 64'h4554545401101010 ))
  \cpu/cpu6502/addr_gen/Mmux_addr2_h_reg[7]_GND_7_o_mux_23_OUT31  (
    .ADR0(\cpu/cpu6502/controller/addr_ctrl_signals [0]),
    .ADR1(\cpu/cpu6502/controller/addr_ctrl_signals [6]),
    .ADR2(\cpu/cpu6502/addr_gen/addr2_h_reg [2]),
    .ADR3(\cpu/cpu6502/addr_gen/addr2_h_reg [0]),
    .ADR4(\cpu/cpu6502/addr_gen/addr2_h_reg [1]),
    .ADR5(cpu_din[2]),
    .O(\cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<2> )
  );
  X_LUT6 #(
    .INIT ( 64'h5140514040515140 ))
  \cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<4>1  (
    .ADR0(\cpu/cpu6502/controller/addr_ctrl_signals [0]),
    .ADR1(\cpu/cpu6502/controller/addr_ctrl_signals [6]),
    .ADR2(cpu_din[4]),
    .ADR3(\cpu/cpu6502/addr_gen/addr2_h_reg [4]),
    .ADR4(\cpu/cpu6502/addr_gen/addr2_h_reg [3]),
    .ADR5(\cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<3>_bdd0 ),
    .O(\cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<4> )
  );
  X_LUT3 #(
    .INIT ( 8'h7F ))
  \cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<3>11  (
    .ADR0(\cpu/cpu6502/addr_gen/addr2_h_reg [0]),
    .ADR1(\cpu/cpu6502/addr_gen/addr2_h_reg [1]),
    .ADR2(\cpu/cpu6502/addr_gen/addr2_h_reg [2]),
    .O(\cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<3>_bdd0 )
  );
  X_LUT5 #(
    .INIT ( 32'h51404051 ))
  \cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<3>2  (
    .ADR0(\cpu/cpu6502/controller/addr_ctrl_signals [0]),
    .ADR1(\cpu/cpu6502/controller/addr_ctrl_signals [6]),
    .ADR2(cpu_din[3]),
    .ADR3(\cpu/cpu6502/addr_gen/addr2_h_reg [3]),
    .ADR4(\cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<3>_bdd0 ),
    .O(\cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<3> )
  );
  X_LUT4 #(
    .INIT ( 16'hFFAE ))
  \cpu/cpu6502/Reset_OR_DriverANDClockEnable1  (
    .ADR0(sync_shift_reg[7]),
    .ADR1(\ppu/ph2_rising_836 ),
    .ADR2(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR3(\ppu/ph2_falling_837 ),
    .O(\cpu/cpu6502/Reset_OR_DriverANDClockEnable )
  );
  X_LUT4 #(
    .INIT ( 16'h00CA ))
  \cpu/cpu6502/Mmux_address_sel[1]_addr_zp[15]_wide_mux_6_OUT161  (
    .ADR0(\cpu/cpu6502/pc/pc_9_391 ),
    .ADR1(\cpu/cpu6502/addr_gen/addr2_h_reg [1]),
    .ADR2(\cpu/cpu6502/address_sel [1]),
    .ADR3(\cpu/cpu6502/address_sel [0]),
    .O(\cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<9> )
  );
  X_LUT4 #(
    .INIT ( 16'h00AC ))
  \cpu/cpu6502/Mmux_address_sel[1]_addr_zp[15]_wide_mux_6_OUT71  (
    .ADR0(\cpu/cpu6502/addr_gen/addr2_h_reg [7]),
    .ADR1(\cpu/cpu6502/pc/pc_15_429 ),
    .ADR2(\cpu/cpu6502/address_sel [1]),
    .ADR3(\cpu/cpu6502/address_sel [0]),
    .O(\cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<15> )
  );
  X_LUT4 #(
    .INIT ( 16'h00AC ))
  \cpu/cpu6502/Mmux_address_sel[1]_addr_zp[15]_wide_mux_6_OUT61  (
    .ADR0(\cpu/cpu6502/addr_gen/addr2_h_reg [6]),
    .ADR1(\cpu/cpu6502/pc/pc_14_371 ),
    .ADR2(\cpu/cpu6502/address_sel [1]),
    .ADR3(\cpu/cpu6502/address_sel [0]),
    .O(\cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<14> )
  );
  X_LUT4 #(
    .INIT ( 16'h00CA ))
  \cpu/cpu6502/Mmux_address_sel[1]_addr_zp[15]_wide_mux_6_OUT51  (
    .ADR0(\cpu/cpu6502/pc/pc_13_375 ),
    .ADR1(\cpu/cpu6502/addr_gen/addr2_h_reg [5]),
    .ADR2(\cpu/cpu6502/address_sel [1]),
    .ADR3(\cpu/cpu6502/address_sel [0]),
    .O(\cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<13> )
  );
  X_LUT4 #(
    .INIT ( 16'h00CA ))
  \cpu/cpu6502/Mmux_address_sel[1]_addr_zp[15]_wide_mux_6_OUT41  (
    .ADR0(\cpu/cpu6502/pc/pc_12_379 ),
    .ADR1(\cpu/cpu6502/addr_gen/addr2_h_reg [4]),
    .ADR2(\cpu/cpu6502/address_sel [1]),
    .ADR3(\cpu/cpu6502/address_sel [0]),
    .O(\cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<12> )
  );
  X_LUT4 #(
    .INIT ( 16'h00CA ))
  \cpu/cpu6502/Mmux_address_sel[1]_addr_zp[15]_wide_mux_6_OUT31  (
    .ADR0(\cpu/cpu6502/pc/pc_11_383 ),
    .ADR1(\cpu/cpu6502/addr_gen/addr2_h_reg [3]),
    .ADR2(\cpu/cpu6502/address_sel [1]),
    .ADR3(\cpu/cpu6502/address_sel [0]),
    .O(\cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<11> )
  );
  X_LUT4 #(
    .INIT ( 16'h00AC ))
  \cpu/cpu6502/Mmux_address_sel[1]_addr_zp[15]_wide_mux_6_OUT21  (
    .ADR0(\cpu/cpu6502/addr_gen/addr2_h_reg [2]),
    .ADR1(\cpu/cpu6502/pc/pc_10_387 ),
    .ADR2(\cpu/cpu6502/address_sel [1]),
    .ADR3(\cpu/cpu6502/address_sel [0]),
    .O(\cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<10> )
  );
  X_LUT4 #(
    .INIT ( 16'h0FCA ))
  \cpu/cpu6502/Mmux_address_sel[1]_addr_zp[15]_wide_mux_6_OUT151  (
    .ADR0(\cpu/cpu6502/pc/pc_8_395 ),
    .ADR1(\cpu/cpu6502/addr_gen/addr2_h_reg [0]),
    .ADR2(\cpu/cpu6502/address_sel [1]),
    .ADR3(\cpu/cpu6502/address_sel [0]),
    .O(\cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<8> )
  );
  X_LUT6 #(
    .INIT ( 64'hCCCCFF00AAAAF0F0 ))
  \cpu/cpu6502/Mmux_address_sel[1]_addr_zp[15]_wide_mux_6_OUT11  (
    .ADR0(\cpu/cpu6502/addr_gen/addr2_l_reg [0]),
    .ADR1(\cpu/cpu6502/addr_gen/addr1_reg [0]),
    .ADR2(\cpu/cpu6502/pc/pc [0]),
    .ADR3(\cpu/cpu6502/alu/stack_ptr_reg [0]),
    .ADR4(\cpu/cpu6502/address_sel [1]),
    .ADR5(\cpu/cpu6502/address_sel [0]),
    .O(\cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<0> )
  );
  X_LUT6 #(
    .INIT ( 64'hCCCCFF00AAAAF0F0 ))
  \cpu/cpu6502/Mmux_address_sel[1]_addr_zp[15]_wide_mux_6_OUT101  (
    .ADR0(\cpu/cpu6502/addr_gen/addr2_l_reg [3]),
    .ADR1(\cpu/cpu6502/addr_gen/addr1_reg [3]),
    .ADR2(\cpu/cpu6502/pc/pc [3]),
    .ADR3(\cpu/cpu6502/alu/stack_ptr_reg [3]),
    .ADR4(\cpu/cpu6502/address_sel [1]),
    .ADR5(\cpu/cpu6502/address_sel [0]),
    .O(\cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<3> )
  );
  X_LUT6 #(
    .INIT ( 64'hCCCCFF00AAAAF0F0 ))
  \cpu/cpu6502/Mmux_address_sel[1]_addr_zp[15]_wide_mux_6_OUT111  (
    .ADR0(\cpu/cpu6502/addr_gen/addr2_l_reg [4]),
    .ADR1(\cpu/cpu6502/addr_gen/addr1_reg [4]),
    .ADR2(\cpu/cpu6502/pc/pc [4]),
    .ADR3(\cpu/cpu6502/alu/stack_ptr_reg [4]),
    .ADR4(\cpu/cpu6502/address_sel [1]),
    .ADR5(\cpu/cpu6502/address_sel [0]),
    .O(\cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<4> )
  );
  X_LUT6 #(
    .INIT ( 64'hCCCCFF00AAAAF0F0 ))
  \cpu/cpu6502/Mmux_address_sel[1]_addr_zp[15]_wide_mux_6_OUT121  (
    .ADR0(\cpu/cpu6502/addr_gen/addr2_l_reg [5]),
    .ADR1(\cpu/cpu6502/addr_gen/addr1_reg [5]),
    .ADR2(\cpu/cpu6502/pc/pc [5]),
    .ADR3(\cpu/cpu6502/alu/stack_ptr_reg [5]),
    .ADR4(\cpu/cpu6502/address_sel [1]),
    .ADR5(\cpu/cpu6502/address_sel [0]),
    .O(\cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<5> )
  );
  X_LUT6 #(
    .INIT ( 64'hCCCCFF00AAAAF0F0 ))
  \cpu/cpu6502/Mmux_address_sel[1]_addr_zp[15]_wide_mux_6_OUT131  (
    .ADR0(\cpu/cpu6502/addr_gen/addr2_l_reg [6]),
    .ADR1(\cpu/cpu6502/addr_gen/addr1_reg [6]),
    .ADR2(\cpu/cpu6502/pc/pc [6]),
    .ADR3(\cpu/cpu6502/alu/stack_ptr_reg [6]),
    .ADR4(\cpu/cpu6502/address_sel [1]),
    .ADR5(\cpu/cpu6502/address_sel [0]),
    .O(\cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<6> )
  );
  X_LUT6 #(
    .INIT ( 64'hCCCCFF00AAAAF0F0 ))
  \cpu/cpu6502/Mmux_address_sel[1]_addr_zp[15]_wide_mux_6_OUT141  (
    .ADR0(\cpu/cpu6502/addr_gen/addr2_l_reg [7]),
    .ADR1(\cpu/cpu6502/addr_gen/addr1_reg [7]),
    .ADR2(\cpu/cpu6502/pc/pc [7]),
    .ADR3(\cpu/cpu6502/alu/stack_ptr_reg [7]),
    .ADR4(\cpu/cpu6502/address_sel [1]),
    .ADR5(\cpu/cpu6502/address_sel [0]),
    .O(\cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<7> )
  );
  X_LUT6 #(
    .INIT ( 64'hCCCCFF00AAAAF0F0 ))
  \cpu/cpu6502/Mmux_address_sel[1]_addr_zp[15]_wide_mux_6_OUT81  (
    .ADR0(\cpu/cpu6502/addr_gen/addr2_l_reg [1]),
    .ADR1(\cpu/cpu6502/addr_gen/addr1_reg [1]),
    .ADR2(\cpu/cpu6502/pc/pc [1]),
    .ADR3(\cpu/cpu6502/alu/stack_ptr_reg [1]),
    .ADR4(\cpu/cpu6502/address_sel [1]),
    .ADR5(\cpu/cpu6502/address_sel [0]),
    .O(\cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<1> )
  );
  X_LUT6 #(
    .INIT ( 64'hCCCCFF00AAAAF0F0 ))
  \cpu/cpu6502/Mmux_address_sel[1]_addr_zp[15]_wide_mux_6_OUT91  (
    .ADR0(\cpu/cpu6502/addr_gen/addr2_l_reg [2]),
    .ADR1(\cpu/cpu6502/addr_gen/addr1_reg [2]),
    .ADR2(\cpu/cpu6502/pc/pc [2]),
    .ADR3(\cpu/cpu6502/alu/stack_ptr_reg [2]),
    .ADR4(\cpu/cpu6502/address_sel [1]),
    .ADR5(\cpu/cpu6502/address_sel [0]),
    .O(\cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<2> )
  );
  X_LUT3 #(
    .INIT ( 8'h80 ))
  \cpu/cpu6502/ph2_falling_mem_din_reg_we_AND_63_o11  (
    .ADR0(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR1(\ppu/ph2_falling_837 ),
    .ADR2(\cpu/cpu6502/controller/mem_din_reg_we_355 ),
    .O(\cpu/cpu6502/ph2_falling_mem_din_reg_we_AND_63_o )
  );
  X_LUT4 #(
    .INIT ( 16'h57FF ))
  \cpu/cpu6502/decoder/_n0040_01  (
    .ADR0(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR1(\cpu/cpu6502/controller/inst_reg_we_576 ),
    .ADR2(\cpu/cpu6502/controller/inst_reg_clr_574 ),
    .ADR3(\ppu/ph2_falling_837 ),
    .O(\cpu/cpu6502/decoder/_n0040_0 )
  );
  X_LUT3 #(
    .INIT ( 8'h80 ))
  \cpu/cpu6502/decoder/_n003511  (
    .ADR0(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR1(\ppu/ph2_falling_837 ),
    .ADR2(\cpu/cpu6502/controller/inst_reg_clr_574 ),
    .O(\cpu/cpu6502/decoder/_n0035 )
  );
  X_LUT3 #(
    .INIT ( 8'h80 ))
  \cpu/cpu6502/alu_en11  (
    .ADR0(\cpu/cpu6502/controller/set_next_state_350 ),
    .ADR1(\ppu/ph2_falling_837 ),
    .ADR2(\cpu/cpu6502/controller/alu_enable_353 ),
    .O(\cpu/cpu6502/alu_en )
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/v_flag  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu_en ),
    .I(\cpu/cpu6502/alu/status_op[1]_mem_in[6]_MUX_181_o ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/v_flag_573 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/z_flag  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu/_n0227_inv ),
    .I(\cpu/cpu6502/alu/z_flag_mem_in[1]_MUX_166_o ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/z_flag_571 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/d_flag  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu_en ),
    .I(\cpu/cpu6502/alu/status_op[1]_mem_in[3]_MUX_176_o ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/d_flag_568 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/accumulator_0  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu/alu_enable_dest_reg_sel[2]_AND_85_o ),
    .I(\cpu/cpu6502/alu/alu_result [0]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/accumulator [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/accumulator_1  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu/alu_enable_dest_reg_sel[2]_AND_85_o ),
    .I(\cpu/cpu6502/alu/alu_result [1]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/accumulator [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/accumulator_2  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu/alu_enable_dest_reg_sel[2]_AND_85_o ),
    .I(\cpu/cpu6502/alu/alu_result [2]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/accumulator [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/accumulator_3  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu/alu_enable_dest_reg_sel[2]_AND_85_o ),
    .I(\cpu/cpu6502/alu/alu_result [3]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/accumulator [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/accumulator_4  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu/alu_enable_dest_reg_sel[2]_AND_85_o ),
    .I(\cpu/cpu6502/alu/alu_result [4]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/accumulator [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/accumulator_5  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu/alu_enable_dest_reg_sel[2]_AND_85_o ),
    .I(\cpu/cpu6502/alu/alu_result [5]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/accumulator [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/accumulator_6  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu/alu_enable_dest_reg_sel[2]_AND_85_o ),
    .I(\cpu/cpu6502/alu/alu_result [6]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/accumulator [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/accumulator_7  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu/alu_enable_dest_reg_sel[2]_AND_85_o ),
    .I(\cpu/cpu6502/alu/alu_result [7]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/accumulator [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/x_reg_0  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu/alu_enable_dest_reg_sel[2]_AND_86_o ),
    .I(\cpu/cpu6502/alu/alu_result [0]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/x_reg [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/x_reg_1  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu/alu_enable_dest_reg_sel[2]_AND_86_o ),
    .I(\cpu/cpu6502/alu/alu_result [1]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/x_reg [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/x_reg_2  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu/alu_enable_dest_reg_sel[2]_AND_86_o ),
    .I(\cpu/cpu6502/alu/alu_result [2]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/x_reg [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/x_reg_3  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu/alu_enable_dest_reg_sel[2]_AND_86_o ),
    .I(\cpu/cpu6502/alu/alu_result [3]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/x_reg [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/x_reg_4  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu/alu_enable_dest_reg_sel[2]_AND_86_o ),
    .I(\cpu/cpu6502/alu/alu_result [4]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/x_reg [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/x_reg_5  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu/alu_enable_dest_reg_sel[2]_AND_86_o ),
    .I(\cpu/cpu6502/alu/alu_result [5]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/x_reg [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/x_reg_6  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu/alu_enable_dest_reg_sel[2]_AND_86_o ),
    .I(\cpu/cpu6502/alu/alu_result [6]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/x_reg [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/x_reg_7  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu/alu_enable_dest_reg_sel[2]_AND_86_o ),
    .I(\cpu/cpu6502/alu/alu_result [7]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/x_reg [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/y_reg_0  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu/alu_enable_dest_reg_sel[2]_AND_87_o ),
    .I(\cpu/cpu6502/alu/alu_result [0]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/y_reg [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/y_reg_1  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu/alu_enable_dest_reg_sel[2]_AND_87_o ),
    .I(\cpu/cpu6502/alu/alu_result [1]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/y_reg [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/y_reg_2  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu/alu_enable_dest_reg_sel[2]_AND_87_o ),
    .I(\cpu/cpu6502/alu/alu_result [2]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/y_reg [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/y_reg_3  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu/alu_enable_dest_reg_sel[2]_AND_87_o ),
    .I(\cpu/cpu6502/alu/alu_result [3]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/y_reg [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/y_reg_4  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu/alu_enable_dest_reg_sel[2]_AND_87_o ),
    .I(\cpu/cpu6502/alu/alu_result [4]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/y_reg [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/y_reg_5  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu/alu_enable_dest_reg_sel[2]_AND_87_o ),
    .I(\cpu/cpu6502/alu/alu_result [5]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/y_reg [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/y_reg_6  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu/alu_enable_dest_reg_sel[2]_AND_87_o ),
    .I(\cpu/cpu6502/alu/alu_result [6]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/y_reg [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/y_reg_7  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu/alu_enable_dest_reg_sel[2]_AND_87_o ),
    .I(\cpu/cpu6502/alu/alu_result [7]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/y_reg [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/result_reg_0  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu_en ),
    .I(\cpu/cpu6502/alu/alu_result [0]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/result_reg [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/result_reg_1  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu_en ),
    .I(\cpu/cpu6502/alu/alu_result [1]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/result_reg [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/result_reg_2  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu_en ),
    .I(\cpu/cpu6502/alu/alu_result [2]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/result_reg [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/result_reg_3  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu_en ),
    .I(\cpu/cpu6502/alu/alu_result [3]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/result_reg [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/result_reg_4  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu_en ),
    .I(\cpu/cpu6502/alu/alu_result [4]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/result_reg [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/result_reg_5  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu_en ),
    .I(\cpu/cpu6502/alu/alu_result [5]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/result_reg [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/result_reg_6  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu_en ),
    .I(\cpu/cpu6502/alu/alu_result [6]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/result_reg [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/result_reg_7  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu_en ),
    .I(\cpu/cpu6502/alu/alu_result [7]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/result_reg [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/n_flag  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu/_n0237_inv ),
    .I(\cpu/cpu6502/alu/n_flag_mem_in[7]_MUX_185_o ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/n_flag_529 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_AND2   \cpu/cpu6502/alu/Mcount_stack_ptr_reg_mand  (
    .I0(\cpu/cpu6502/alu/stack_ptr_reg [0]),
    .I1(\cpu/cpu6502/alu/dest_reg_sel[2]_PWR_6_o_equal_44_o_inv ),
    .O(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_mand_525 )
  );
  X_LUT4 #(
    .INIT ( 16'h7D28 ))
  \cpu/cpu6502/alu/Mcount_stack_ptr_reg_lut<0>  (
    .ADR0(\cpu/cpu6502/alu/dest_reg_sel[2]_PWR_6_o_equal_44_o_inv ),
    .ADR1(\cpu/cpu6502/alu/stack_ptr_reg [0]),
    .ADR2(\cpu/cpu6502/controller/stack_ctrl_signals [0]),
    .ADR3(\cpu/cpu6502/alu/alu_result [0]),
    .O(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_lut [0])
  );
  X_MUX2   \cpu/cpu6502/alu/Mcount_stack_ptr_reg_cy<0>  (
    .IB(\cpu/cpu6502/alu/Mcount_stack_ptr_reg ),
    .IA(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_mand_525 ),
    .SEL(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_lut [0]),
    .O(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_cy [0])
  );
  X_XOR2   \cpu/cpu6502/alu/Mcount_stack_ptr_reg_xor<0>  (
    .I0(\cpu/cpu6502/alu/Mcount_stack_ptr_reg ),
    .I1(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_lut [0]),
    .O(\cpu/cpu6502/alu/Mcount_stack_ptr_reg1_494 )
  );
  X_AND2   \cpu/cpu6502/alu/Mcount_stack_ptr_reg_mand_0  (
    .I0(\cpu/cpu6502/alu/stack_ptr_reg [1]),
    .I1(\cpu/cpu6502/alu/dest_reg_sel[2]_PWR_6_o_equal_44_o_inv ),
    .O(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_mand1 )
  );
  X_LUT4 #(
    .INIT ( 16'hD782 ))
  \cpu/cpu6502/alu/Mcount_stack_ptr_reg_lut<1>  (
    .ADR0(\cpu/cpu6502/alu/dest_reg_sel[2]_PWR_6_o_equal_44_o_inv ),
    .ADR1(\cpu/cpu6502/alu/stack_ptr_reg [1]),
    .ADR2(\cpu/cpu6502/controller/stack_ctrl_signals [0]),
    .ADR3(\cpu/cpu6502/alu/alu_result [1]),
    .O(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_lut [1])
  );
  X_MUX2   \cpu/cpu6502/alu/Mcount_stack_ptr_reg_cy<1>  (
    .IB(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_cy [0]),
    .IA(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_mand1 ),
    .SEL(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_lut [1]),
    .O(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_cy [1])
  );
  X_XOR2   \cpu/cpu6502/alu/Mcount_stack_ptr_reg_xor<1>  (
    .I0(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_cy [0]),
    .I1(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_lut [1]),
    .O(\cpu/cpu6502/alu/Mcount_stack_ptr_reg2 )
  );
  X_AND2   \cpu/cpu6502/alu/Mcount_stack_ptr_reg_mand_1  (
    .I0(\cpu/cpu6502/alu/stack_ptr_reg [2]),
    .I1(\cpu/cpu6502/alu/dest_reg_sel[2]_PWR_6_o_equal_44_o_inv ),
    .O(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_mand2 )
  );
  X_LUT4 #(
    .INIT ( 16'hD782 ))
  \cpu/cpu6502/alu/Mcount_stack_ptr_reg_lut<2>  (
    .ADR0(\cpu/cpu6502/alu/dest_reg_sel[2]_PWR_6_o_equal_44_o_inv ),
    .ADR1(\cpu/cpu6502/alu/stack_ptr_reg [2]),
    .ADR2(\cpu/cpu6502/controller/stack_ctrl_signals [0]),
    .ADR3(\cpu/cpu6502/alu/alu_result [2]),
    .O(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_lut [2])
  );
  X_MUX2   \cpu/cpu6502/alu/Mcount_stack_ptr_reg_cy<2>  (
    .IB(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_cy [1]),
    .IA(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_mand2 ),
    .SEL(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_lut [2]),
    .O(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_cy [2])
  );
  X_XOR2   \cpu/cpu6502/alu/Mcount_stack_ptr_reg_xor<2>  (
    .I0(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_cy [1]),
    .I1(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_lut [2]),
    .O(\cpu/cpu6502/alu/Mcount_stack_ptr_reg3 )
  );
  X_AND2   \cpu/cpu6502/alu/Mcount_stack_ptr_reg_mand_2  (
    .I0(\cpu/cpu6502/alu/stack_ptr_reg [3]),
    .I1(\cpu/cpu6502/alu/dest_reg_sel[2]_PWR_6_o_equal_44_o_inv ),
    .O(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_mand3 )
  );
  X_LUT4 #(
    .INIT ( 16'hD782 ))
  \cpu/cpu6502/alu/Mcount_stack_ptr_reg_lut<3>  (
    .ADR0(\cpu/cpu6502/alu/dest_reg_sel[2]_PWR_6_o_equal_44_o_inv ),
    .ADR1(\cpu/cpu6502/alu/stack_ptr_reg [3]),
    .ADR2(\cpu/cpu6502/controller/stack_ctrl_signals [0]),
    .ADR3(\cpu/cpu6502/alu/alu_result [3]),
    .O(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_lut [3])
  );
  X_MUX2   \cpu/cpu6502/alu/Mcount_stack_ptr_reg_cy<3>  (
    .IB(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_cy [2]),
    .IA(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_mand3 ),
    .SEL(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_lut [3]),
    .O(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_cy [3])
  );
  X_XOR2   \cpu/cpu6502/alu/Mcount_stack_ptr_reg_xor<3>  (
    .I0(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_cy [2]),
    .I1(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_lut [3]),
    .O(\cpu/cpu6502/alu/Mcount_stack_ptr_reg4 )
  );
  X_AND2   \cpu/cpu6502/alu/Mcount_stack_ptr_reg_mand_3  (
    .I0(\cpu/cpu6502/alu/stack_ptr_reg [4]),
    .I1(\cpu/cpu6502/alu/dest_reg_sel[2]_PWR_6_o_equal_44_o_inv ),
    .O(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_mand4 )
  );
  X_LUT4 #(
    .INIT ( 16'hD782 ))
  \cpu/cpu6502/alu/Mcount_stack_ptr_reg_lut<4>  (
    .ADR0(\cpu/cpu6502/alu/dest_reg_sel[2]_PWR_6_o_equal_44_o_inv ),
    .ADR1(\cpu/cpu6502/alu/stack_ptr_reg [4]),
    .ADR2(\cpu/cpu6502/controller/stack_ctrl_signals [0]),
    .ADR3(\cpu/cpu6502/alu/alu_result [4]),
    .O(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_lut [4])
  );
  X_MUX2   \cpu/cpu6502/alu/Mcount_stack_ptr_reg_cy<4>  (
    .IB(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_cy [3]),
    .IA(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_mand4 ),
    .SEL(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_lut [4]),
    .O(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_cy [4])
  );
  X_XOR2   \cpu/cpu6502/alu/Mcount_stack_ptr_reg_xor<4>  (
    .I0(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_cy [3]),
    .I1(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_lut [4]),
    .O(\cpu/cpu6502/alu/Mcount_stack_ptr_reg5 )
  );
  X_AND2   \cpu/cpu6502/alu/Mcount_stack_ptr_reg_mand_4  (
    .I0(\cpu/cpu6502/alu/stack_ptr_reg [5]),
    .I1(\cpu/cpu6502/alu/dest_reg_sel[2]_PWR_6_o_equal_44_o_inv ),
    .O(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_mand5 )
  );
  X_LUT4 #(
    .INIT ( 16'hD782 ))
  \cpu/cpu6502/alu/Mcount_stack_ptr_reg_lut<5>  (
    .ADR0(\cpu/cpu6502/alu/dest_reg_sel[2]_PWR_6_o_equal_44_o_inv ),
    .ADR1(\cpu/cpu6502/alu/stack_ptr_reg [5]),
    .ADR2(\cpu/cpu6502/controller/stack_ctrl_signals [0]),
    .ADR3(\cpu/cpu6502/alu/alu_result [5]),
    .O(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_lut [5])
  );
  X_MUX2   \cpu/cpu6502/alu/Mcount_stack_ptr_reg_cy<5>  (
    .IB(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_cy [4]),
    .IA(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_mand5 ),
    .SEL(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_lut [5]),
    .O(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_cy [5])
  );
  X_XOR2   \cpu/cpu6502/alu/Mcount_stack_ptr_reg_xor<5>  (
    .I0(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_cy [4]),
    .I1(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_lut [5]),
    .O(\cpu/cpu6502/alu/Mcount_stack_ptr_reg6 )
  );
  X_AND2   \cpu/cpu6502/alu/Mcount_stack_ptr_reg_mand_5  (
    .I0(\cpu/cpu6502/alu/stack_ptr_reg [6]),
    .I1(\cpu/cpu6502/alu/dest_reg_sel[2]_PWR_6_o_equal_44_o_inv ),
    .O(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_mand6 )
  );
  X_LUT4 #(
    .INIT ( 16'hD782 ))
  \cpu/cpu6502/alu/Mcount_stack_ptr_reg_lut<6>  (
    .ADR0(\cpu/cpu6502/alu/dest_reg_sel[2]_PWR_6_o_equal_44_o_inv ),
    .ADR1(\cpu/cpu6502/alu/stack_ptr_reg [6]),
    .ADR2(\cpu/cpu6502/controller/stack_ctrl_signals [0]),
    .ADR3(\cpu/cpu6502/alu/alu_result [6]),
    .O(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_lut [6])
  );
  X_MUX2   \cpu/cpu6502/alu/Mcount_stack_ptr_reg_cy<6>  (
    .IB(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_cy [5]),
    .IA(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_mand6 ),
    .SEL(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_lut [6]),
    .O(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_cy [6])
  );
  X_XOR2   \cpu/cpu6502/alu/Mcount_stack_ptr_reg_xor<6>  (
    .I0(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_cy [5]),
    .I1(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_lut [6]),
    .O(\cpu/cpu6502/alu/Mcount_stack_ptr_reg7 )
  );
  X_XOR2   \cpu/cpu6502/alu/Mcount_stack_ptr_reg_xor<7>  (
    .I0(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_cy [6]),
    .I1(\cpu/cpu6502/alu/Mcount_stack_ptr_reg_lut [7]),
    .O(\cpu/cpu6502/alu/Mcount_stack_ptr_reg8 )
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/stack_ptr_reg_0  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu/_n0199_inv_479 ),
    .I(\cpu/cpu6502/alu/Mcount_stack_ptr_reg1_494 ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/stack_ptr_reg [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/stack_ptr_reg_1  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu/_n0199_inv_479 ),
    .I(\cpu/cpu6502/alu/Mcount_stack_ptr_reg2 ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/stack_ptr_reg [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/stack_ptr_reg_2  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu/_n0199_inv_479 ),
    .I(\cpu/cpu6502/alu/Mcount_stack_ptr_reg3 ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/stack_ptr_reg [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/stack_ptr_reg_3  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu/_n0199_inv_479 ),
    .I(\cpu/cpu6502/alu/Mcount_stack_ptr_reg4 ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/stack_ptr_reg [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/stack_ptr_reg_4  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu/_n0199_inv_479 ),
    .I(\cpu/cpu6502/alu/Mcount_stack_ptr_reg5 ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/stack_ptr_reg [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/stack_ptr_reg_5  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu/_n0199_inv_479 ),
    .I(\cpu/cpu6502/alu/Mcount_stack_ptr_reg6 ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/stack_ptr_reg [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/stack_ptr_reg_6  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu/_n0199_inv_479 ),
    .I(\cpu/cpu6502/alu/Mcount_stack_ptr_reg7 ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/stack_ptr_reg [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/alu/stack_ptr_reg_7  (
    .CLK(clk),
    .CE(\cpu/cpu6502/alu/_n0199_inv_479 ),
    .I(\cpu/cpu6502/alu/Mcount_stack_ptr_reg8 ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/alu/stack_ptr_reg [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_MUX2   \cpu/cpu6502/alu/Madd_n0137_Madd_cy<0>  (
    .IB(\cpu/cpu6502/alu/c_in ),
    .IA(\cpu/cpu6502/alu/op1 [0]),
    .SEL(\cpu/cpu6502/alu/Madd_n0137_Madd_lut [0]),
    .O(\cpu/cpu6502/alu/Madd_n0137_Madd_cy [0])
  );
  X_XOR2   \cpu/cpu6502/alu/Madd_n0137_Madd_xor<0>  (
    .I0(\cpu/cpu6502/alu/c_in ),
    .I1(\cpu/cpu6502/alu/Madd_n0137_Madd_lut [0]),
    .O(\cpu/cpu6502/alu/n0137 [0])
  );
  X_MUX2   \cpu/cpu6502/alu/Madd_n0137_Madd_cy<1>  (
    .IB(\cpu/cpu6502/alu/Madd_n0137_Madd_cy [0]),
    .IA(\cpu/cpu6502/alu/op1 [1]),
    .SEL(\cpu/cpu6502/alu/Madd_n0137_Madd_lut [1]),
    .O(\cpu/cpu6502/alu/Madd_n0137_Madd_cy [1])
  );
  X_XOR2   \cpu/cpu6502/alu/Madd_n0137_Madd_xor<1>  (
    .I0(\cpu/cpu6502/alu/Madd_n0137_Madd_cy [0]),
    .I1(\cpu/cpu6502/alu/Madd_n0137_Madd_lut [1]),
    .O(\cpu/cpu6502/alu/n0137 [1])
  );
  X_MUX2   \cpu/cpu6502/alu/Madd_n0137_Madd_cy<2>  (
    .IB(\cpu/cpu6502/alu/Madd_n0137_Madd_cy [1]),
    .IA(\cpu/cpu6502/alu/op1 [2]),
    .SEL(\cpu/cpu6502/alu/Madd_n0137_Madd_lut [2]),
    .O(\cpu/cpu6502/alu/Madd_n0137_Madd_cy [2])
  );
  X_XOR2   \cpu/cpu6502/alu/Madd_n0137_Madd_xor<2>  (
    .I0(\cpu/cpu6502/alu/Madd_n0137_Madd_cy [1]),
    .I1(\cpu/cpu6502/alu/Madd_n0137_Madd_lut [2]),
    .O(\cpu/cpu6502/alu/n0137 [2])
  );
  X_MUX2   \cpu/cpu6502/alu/Madd_n0137_Madd_cy<3>  (
    .IB(\cpu/cpu6502/alu/Madd_n0137_Madd_cy [2]),
    .IA(\cpu/cpu6502/alu/op1 [3]),
    .SEL(\cpu/cpu6502/alu/Madd_n0137_Madd_lut [3]),
    .O(\cpu/cpu6502/alu/Madd_n0137_Madd_cy [3])
  );
  X_XOR2   \cpu/cpu6502/alu/Madd_n0137_Madd_xor<3>  (
    .I0(\cpu/cpu6502/alu/Madd_n0137_Madd_cy [2]),
    .I1(\cpu/cpu6502/alu/Madd_n0137_Madd_lut [3]),
    .O(\cpu/cpu6502/alu/n0137 [3])
  );
  X_MUX2   \cpu/cpu6502/alu/Madd_n0137_Madd_cy<4>  (
    .IB(\cpu/cpu6502/alu/Madd_n0137_Madd_cy [3]),
    .IA(\cpu/cpu6502/alu/op1 [4]),
    .SEL(\cpu/cpu6502/alu/Madd_n0137_Madd_lut [4]),
    .O(\cpu/cpu6502/alu/Madd_n0137_Madd_cy [4])
  );
  X_XOR2   \cpu/cpu6502/alu/Madd_n0137_Madd_xor<4>  (
    .I0(\cpu/cpu6502/alu/Madd_n0137_Madd_cy [3]),
    .I1(\cpu/cpu6502/alu/Madd_n0137_Madd_lut [4]),
    .O(\cpu/cpu6502/alu/n0137 [4])
  );
  X_MUX2   \cpu/cpu6502/alu/Madd_n0137_Madd_cy<5>  (
    .IB(\cpu/cpu6502/alu/Madd_n0137_Madd_cy [4]),
    .IA(\cpu/cpu6502/alu/op1 [5]),
    .SEL(\cpu/cpu6502/alu/Madd_n0137_Madd_lut [5]),
    .O(\cpu/cpu6502/alu/Madd_n0137_Madd_cy [5])
  );
  X_XOR2   \cpu/cpu6502/alu/Madd_n0137_Madd_xor<5>  (
    .I0(\cpu/cpu6502/alu/Madd_n0137_Madd_cy [4]),
    .I1(\cpu/cpu6502/alu/Madd_n0137_Madd_lut [5]),
    .O(\cpu/cpu6502/alu/n0137 [5])
  );
  X_MUX2   \cpu/cpu6502/alu/Madd_n0137_Madd_cy<6>  (
    .IB(\cpu/cpu6502/alu/Madd_n0137_Madd_cy [5]),
    .IA(\cpu/cpu6502/alu/op1 [6]),
    .SEL(\cpu/cpu6502/alu/Madd_n0137_Madd_lut [6]),
    .O(\cpu/cpu6502/alu/Madd_n0137_Madd_cy [6])
  );
  X_XOR2   \cpu/cpu6502/alu/Madd_n0137_Madd_xor<6>  (
    .I0(\cpu/cpu6502/alu/Madd_n0137_Madd_cy [5]),
    .I1(\cpu/cpu6502/alu/Madd_n0137_Madd_lut [6]),
    .O(\cpu/cpu6502/alu/n0137 [6])
  );
  X_MUX2   \cpu/cpu6502/alu/Madd_n0137_Madd_cy<7>  (
    .IB(\cpu/cpu6502/alu/Madd_n0137_Madd_cy [6]),
    .IA(\cpu/cpu6502/alu/op1 [7]),
    .SEL(\cpu/cpu6502/alu/Madd_n0137_Madd_lut<7>1_447 ),
    .O(\cpu/cpu6502/alu/Madd_n0137_Madd_cy [7])
  );
  X_XOR2   \cpu/cpu6502/alu/Madd_n0137_Madd_xor<7>  (
    .I0(\cpu/cpu6502/alu/Madd_n0137_Madd_cy [6]),
    .I1(\cpu/cpu6502/alu/Madd_n0137_Madd_lut<7>1_447 ),
    .O(\cpu/cpu6502/alu/n0137 [7])
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/pc/pc_7  (
    .CLK(clk),
    .CE(\cpu/cpu6502/pc/pc_enable_pc_operation[3]_AND_65_o ),
    .I(\cpu/cpu6502/pc/value_to_load [7]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/pc/pc [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/pc/pc_6  (
    .CLK(clk),
    .CE(\cpu/cpu6502/pc/pc_enable_pc_operation[3]_AND_65_o ),
    .I(\cpu/cpu6502/pc/value_to_load [6]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/pc/pc [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/pc/pc_5  (
    .CLK(clk),
    .CE(\cpu/cpu6502/pc/pc_enable_pc_operation[3]_AND_65_o ),
    .I(\cpu/cpu6502/pc/value_to_load [5]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/pc/pc [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/pc/pc_4  (
    .CLK(clk),
    .CE(\cpu/cpu6502/pc/pc_enable_pc_operation[3]_AND_65_o ),
    .I(\cpu/cpu6502/pc/value_to_load [4]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/pc/pc [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/pc/pc_1  (
    .CLK(clk),
    .CE(\cpu/cpu6502/pc/pc_enable_pc_operation[3]_AND_65_o ),
    .I(\cpu/cpu6502/pc/value_to_load [1]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/pc/pc [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/pc/pc_3  (
    .CLK(clk),
    .CE(\cpu/cpu6502/pc/pc_enable_pc_operation[3]_AND_65_o ),
    .I(\cpu/cpu6502/pc/value_to_load [3]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/pc/pc [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/pc/pc_2  (
    .CLK(clk),
    .CE(\cpu/cpu6502/pc/pc_enable_pc_operation[3]_AND_65_o ),
    .I(\cpu/cpu6502/pc/value_to_load [2]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/pc/pc [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/pc/pc_0  (
    .CLK(clk),
    .CE(\cpu/cpu6502/pc/pc_enable_pc_operation[3]_AND_65_o ),
    .I(\cpu/cpu6502/pc/value_to_load [0]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/pc/pc [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/pc/pc_8  (
    .CLK(clk),
    .CE(\cpu/cpu6502/pc/pc_enable_GND_5_o_AND_67_o ),
    .I(\cpu/cpu6502/pc/value_to_load [8]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/pc/pc_8_395 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/pc/pc_9  (
    .CLK(clk),
    .CE(\cpu/cpu6502/pc/pc_enable_GND_5_o_AND_67_o ),
    .I(\cpu/cpu6502/pc/value_to_load [9]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/pc/pc_9_391 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/pc/pc_10  (
    .CLK(clk),
    .CE(\cpu/cpu6502/pc/pc_enable_GND_5_o_AND_67_o ),
    .I(\cpu/cpu6502/pc/value_to_load [10]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/pc/pc_10_387 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/pc/pc_11  (
    .CLK(clk),
    .CE(\cpu/cpu6502/pc/pc_enable_GND_5_o_AND_67_o ),
    .I(\cpu/cpu6502/pc/value_to_load [11]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/pc/pc_11_383 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/pc/pc_12  (
    .CLK(clk),
    .CE(\cpu/cpu6502/pc/pc_enable_GND_5_o_AND_67_o ),
    .I(\cpu/cpu6502/pc/value_to_load [12]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/pc/pc_12_379 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/pc/pc_13  (
    .CLK(clk),
    .CE(\cpu/cpu6502/pc/pc_enable_GND_5_o_AND_67_o ),
    .I(\cpu/cpu6502/pc/value_to_load [13]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/pc/pc_13_375 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/pc/pc_14  (
    .CLK(clk),
    .CE(\cpu/cpu6502/pc/pc_enable_GND_5_o_AND_67_o ),
    .I(\cpu/cpu6502/pc/value_to_load [14]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/pc/pc_14_371 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/pc/pc_15  (
    .CLK(clk),
    .CE(\cpu/cpu6502/pc/pc_enable_GND_5_o_AND_67_o ),
    .I(\cpu/cpu6502/pc/value_to_load [15]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/pc/pc_15_429 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_MUX2   \cpu/cpu6502/pc/Madd_n0067_cy<0>  (
    .IB(\cpu/N0 ),
    .IA(\cpu/cpu6502/pc/pc [0]),
    .SEL(\cpu/cpu6502/pc/Madd_n0067_lut [0]),
    .O(\cpu/cpu6502/pc/Madd_n0067_cy [0])
  );
  X_XOR2   \cpu/cpu6502/pc/Madd_n0067_xor<0>  (
    .I0(\cpu/N0 ),
    .I1(\cpu/cpu6502/pc/Madd_n0067_lut [0]),
    .O(\cpu/cpu6502/pc/n0067 [0])
  );
  X_MUX2   \cpu/cpu6502/pc/Madd_n0067_cy<1>  (
    .IB(\cpu/cpu6502/pc/Madd_n0067_cy [0]),
    .IA(\cpu/cpu6502/pc/pc [1]),
    .SEL(\cpu/cpu6502/pc/Madd_n0067_lut [1]),
    .O(\cpu/cpu6502/pc/Madd_n0067_cy [1])
  );
  X_XOR2   \cpu/cpu6502/pc/Madd_n0067_xor<1>  (
    .I0(\cpu/cpu6502/pc/Madd_n0067_cy [0]),
    .I1(\cpu/cpu6502/pc/Madd_n0067_lut [1]),
    .O(\cpu/cpu6502/pc/n0067 [1])
  );
  X_MUX2   \cpu/cpu6502/pc/Madd_n0067_cy<2>  (
    .IB(\cpu/cpu6502/pc/Madd_n0067_cy [1]),
    .IA(\cpu/cpu6502/pc/pc [2]),
    .SEL(\cpu/cpu6502/pc/Madd_n0067_lut [2]),
    .O(\cpu/cpu6502/pc/Madd_n0067_cy [2])
  );
  X_XOR2   \cpu/cpu6502/pc/Madd_n0067_xor<2>  (
    .I0(\cpu/cpu6502/pc/Madd_n0067_cy [1]),
    .I1(\cpu/cpu6502/pc/Madd_n0067_lut [2]),
    .O(\cpu/cpu6502/pc/n0067 [2])
  );
  X_MUX2   \cpu/cpu6502/pc/Madd_n0067_cy<3>  (
    .IB(\cpu/cpu6502/pc/Madd_n0067_cy [2]),
    .IA(\cpu/cpu6502/pc/pc [3]),
    .SEL(\cpu/cpu6502/pc/Madd_n0067_lut [3]),
    .O(\cpu/cpu6502/pc/Madd_n0067_cy [3])
  );
  X_XOR2   \cpu/cpu6502/pc/Madd_n0067_xor<3>  (
    .I0(\cpu/cpu6502/pc/Madd_n0067_cy [2]),
    .I1(\cpu/cpu6502/pc/Madd_n0067_lut [3]),
    .O(\cpu/cpu6502/pc/n0067 [3])
  );
  X_MUX2   \cpu/cpu6502/pc/Madd_n0067_cy<4>  (
    .IB(\cpu/cpu6502/pc/Madd_n0067_cy [3]),
    .IA(\cpu/cpu6502/pc/pc [4]),
    .SEL(\cpu/cpu6502/pc/Madd_n0067_lut [4]),
    .O(\cpu/cpu6502/pc/Madd_n0067_cy [4])
  );
  X_XOR2   \cpu/cpu6502/pc/Madd_n0067_xor<4>  (
    .I0(\cpu/cpu6502/pc/Madd_n0067_cy [3]),
    .I1(\cpu/cpu6502/pc/Madd_n0067_lut [4]),
    .O(\cpu/cpu6502/pc/n0067 [4])
  );
  X_MUX2   \cpu/cpu6502/pc/Madd_n0067_cy<5>  (
    .IB(\cpu/cpu6502/pc/Madd_n0067_cy [4]),
    .IA(\cpu/cpu6502/pc/pc [5]),
    .SEL(\cpu/cpu6502/pc/Madd_n0067_lut [5]),
    .O(\cpu/cpu6502/pc/Madd_n0067_cy [5])
  );
  X_XOR2   \cpu/cpu6502/pc/Madd_n0067_xor<5>  (
    .I0(\cpu/cpu6502/pc/Madd_n0067_cy [4]),
    .I1(\cpu/cpu6502/pc/Madd_n0067_lut [5]),
    .O(\cpu/cpu6502/pc/n0067 [5])
  );
  X_MUX2   \cpu/cpu6502/pc/Madd_n0067_cy<6>  (
    .IB(\cpu/cpu6502/pc/Madd_n0067_cy [5]),
    .IA(\cpu/cpu6502/pc/pc [6]),
    .SEL(\cpu/cpu6502/pc/Madd_n0067_lut [6]),
    .O(\cpu/cpu6502/pc/Madd_n0067_cy [6])
  );
  X_XOR2   \cpu/cpu6502/pc/Madd_n0067_xor<6>  (
    .I0(\cpu/cpu6502/pc/Madd_n0067_cy [5]),
    .I1(\cpu/cpu6502/pc/Madd_n0067_lut [6]),
    .O(\cpu/cpu6502/pc/n0067 [6])
  );
  X_MUX2   \cpu/cpu6502/pc/Madd_n0067_cy<7>  (
    .IB(\cpu/cpu6502/pc/Madd_n0067_cy [6]),
    .IA(\cpu/cpu6502/pc/pc [7]),
    .SEL(\cpu/cpu6502/pc/Madd_n0067_lut [7]),
    .O(\cpu/cpu6502/pc/Madd_n0067_cy [7])
  );
  X_XOR2   \cpu/cpu6502/pc/Madd_n0067_xor<7>  (
    .I0(\cpu/cpu6502/pc/Madd_n0067_cy [6]),
    .I1(\cpu/cpu6502/pc/Madd_n0067_lut [7]),
    .O(\cpu/cpu6502/pc/n0067 [7])
  );
  X_MUX2   \cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_cy<0>  (
    .IB(\cpu/cpu6502/pc/Madd_n0067_cy [7]),
    .IA(\cpu/cpu6502/pc/pc_8_395 ),
    .SEL(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_lut [0]),
    .O(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_cy [0])
  );
  X_XOR2   \cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_xor<0>  (
    .I0(\cpu/cpu6502/pc/Madd_n0067_cy [7]),
    .I1(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_lut [0]),
    .O(\cpu/cpu6502/pc/incremented_pc_value_h [0])
  );
  X_MUX2   \cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_cy<1>  (
    .IB(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_cy [0]),
    .IA(\cpu/cpu6502/pc/pc_9_391 ),
    .SEL(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_lut [1]),
    .O(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_cy [1])
  );
  X_XOR2   \cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_xor<1>  (
    .I0(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_cy [0]),
    .I1(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_lut [1]),
    .O(\cpu/cpu6502/pc/incremented_pc_value_h [1])
  );
  X_MUX2   \cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_cy<2>  (
    .IB(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_cy [1]),
    .IA(\cpu/cpu6502/pc/pc_10_387 ),
    .SEL(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_lut [2]),
    .O(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_cy [2])
  );
  X_XOR2   \cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_xor<2>  (
    .I0(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_cy [1]),
    .I1(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_lut [2]),
    .O(\cpu/cpu6502/pc/incremented_pc_value_h [2])
  );
  X_MUX2   \cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_cy<3>  (
    .IB(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_cy [2]),
    .IA(\cpu/cpu6502/pc/pc_11_383 ),
    .SEL(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_lut [3]),
    .O(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_cy [3])
  );
  X_XOR2   \cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_xor<3>  (
    .I0(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_cy [2]),
    .I1(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_lut [3]),
    .O(\cpu/cpu6502/pc/incremented_pc_value_h [3])
  );
  X_MUX2   \cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_cy<4>  (
    .IB(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_cy [3]),
    .IA(\cpu/cpu6502/pc/pc_12_379 ),
    .SEL(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_lut [4]),
    .O(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_cy [4])
  );
  X_XOR2   \cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_xor<4>  (
    .I0(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_cy [3]),
    .I1(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_lut [4]),
    .O(\cpu/cpu6502/pc/incremented_pc_value_h [4])
  );
  X_MUX2   \cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_cy<5>  (
    .IB(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_cy [4]),
    .IA(\cpu/cpu6502/pc/pc_13_375 ),
    .SEL(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_lut [5]),
    .O(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_cy [5])
  );
  X_XOR2   \cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_xor<5>  (
    .I0(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_cy [4]),
    .I1(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_lut [5]),
    .O(\cpu/cpu6502/pc/incremented_pc_value_h [5])
  );
  X_MUX2   \cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_cy<6>  (
    .IB(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_cy [5]),
    .IA(\cpu/cpu6502/pc/pc_14_371 ),
    .SEL(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_lut [6]),
    .O(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_cy [6])
  );
  X_XOR2   \cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_xor<6>  (
    .I0(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_cy [5]),
    .I1(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_lut [6]),
    .O(\cpu/cpu6502/pc/incremented_pc_value_h [6])
  );
  X_XOR2   \cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_xor<7>  (
    .I0(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_cy [6]),
    .I1(\cpu/cpu6502/pc/Madd_incremented_pc_value_h_Madd_lut [7]),
    .O(\cpu/cpu6502/pc/incremented_pc_value_h [7])
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/nmi_sample  (
    .CLK(clk),
    .CE(\ppu/ph2_falling_837 ),
    .I(nmi_INV_108_o),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/nmi_sample_364 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/int_active  (
    .CLK(clk),
    .CE(\ppu/ph2_falling_837 ),
    .I(\cpu/cpu6502/controller/int_n_INV_5_o ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/int_active_363 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/stack_ctrl_signals_0  (
    .CLK(clk),
    .CE(\ppu/ph1_falling_835 ),
    .I(\cpu/cpu6502/controller/_n0433 ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/stack_ctrl_signals [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/stack_ctrl_signals_1  (
    .CLK(clk),
    .CE(\ppu/ph1_falling_835 ),
    .I(\cpu/cpu6502/controller/_n0437 ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/stack_ctrl_signals [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/stack_ctrl_signals_2  (
    .CLK(clk),
    .CE(\ppu/ph1_falling_835 ),
    .I(\cpu/cpu6502/controller/current_state[4]_PWR_4_o_select_108_OUT<2> ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/stack_ctrl_signals [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/mem_din_reg_we  (
    .CLK(clk),
    .CE(\ppu/ph1_falling_835 ),
    .I(\cpu/cpu6502/controller/current_state[4]_reduce_nor_174_o ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/mem_din_reg_we_355 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/alu_enable  (
    .CLK(clk),
    .CE(\ppu/ph1_falling_835 ),
    .I(\cpu/cpu6502/controller/current_state[4]_mem_operation[1]_Select_167_o ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/alu_enable_353 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \cpu/cpu6502/controller/mem_rnw  (
    .CLK(clk),
    .CE(\ppu/ph1_rising_834 ),
    .I(\cpu/cpu6502/controller/current_state[4]_GND_4_o_Select_62_o_351 ),
    .SSET(sync_shift_reg[7]),
    .O(ag6502_rnw),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \cpu/cpu6502/controller/set_next_state  (
    .CLK(clk),
    .CE(\ppu/ph1_falling_835 ),
    .I(\cpu/cpu6502/controller/ready_mem_rnw_OR_4_o ),
    .SSET(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/set_next_state_350 ),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/addr_ctrl_signals_0  (
    .CLK(clk),
    .CE(\ppu/ph1_falling_835 ),
    .I(\cpu/cpu6502/controller/current_state_FSM_FFd25_323 ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/addr_ctrl_signals [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/addr_ctrl_signals_1  (
    .CLK(clk),
    .CE(\ppu/ph1_falling_835 ),
    .I(\cpu/cpu6502/controller/current_state[4]_GND_4_o_select_152_OUT<1> ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/addr_ctrl_signals [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/addr_ctrl_signals_2  (
    .CLK(clk),
    .CE(\ppu/ph1_falling_835 ),
    .I(\cpu/cpu6502/controller/current_state_FSM_FFd18_307 ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/addr_ctrl_signals [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/addr_ctrl_signals_3  (
    .CLK(clk),
    .CE(\ppu/ph1_falling_835 ),
    .I(\cpu/cpu6502/controller/current_state[4]_GND_4_o_select_152_OUT<3> ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/addr_ctrl_signals [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/addr_ctrl_signals_4  (
    .CLK(clk),
    .CE(\ppu/ph1_falling_835 ),
    .I(\cpu/cpu6502/controller/current_state[4]_GND_4_o_select_152_OUT<4> ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/addr_ctrl_signals [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/addr_ctrl_signals_5  (
    .CLK(clk),
    .CE(\ppu/ph1_falling_835 ),
    .I(\cpu/cpu6502/controller/current_state[4]_GND_4_o_select_152_OUT<5> ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/addr_ctrl_signals [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/addr_ctrl_signals_6  (
    .CLK(clk),
    .CE(\ppu/ph1_falling_835 ),
    .I(\cpu/cpu6502/controller/current_state[4]_GND_4_o_select_152_OUT<6> ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/addr_ctrl_signals [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/addr_ctrl_signals_7  (
    .CLK(clk),
    .CE(\ppu/ph1_falling_835 ),
    .I(\cpu/cpu6502/controller/current_state[4]_GND_4_o_select_152_OUT<7> ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/addr_ctrl_signals [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/vector_to_load_1  (
    .CLK(clk),
    .CE(\cpu/cpu6502/controller/ph1_falling_current_state[4]_AND_34_o ),
    .I(\cpu/cpu6502/controller/Mram_rst_active_PWR_4_o_wide_mux_92_OUT1 ),
    .O(\cpu/cpu6502/controller/vector_to_load [1]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/vector_to_load_2  (
    .CLK(clk),
    .CE(\cpu/cpu6502/controller/ph1_falling_current_state[4]_AND_34_o ),
    .I(\cpu/cpu6502/controller/Mram_rst_active_PWR_4_o_wide_mux_92_OUT2 ),
    .O(\cpu/cpu6502/controller/vector_to_load [2]),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/pc_operation_0  (
    .CLK(clk),
    .CE(\ppu/ph1_falling_835 ),
    .I(\cpu/cpu6502/controller/current_state_FSM_FFd13_299 ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/pc_operation [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/pc_operation_1  (
    .CLK(clk),
    .CE(\ppu/ph1_falling_835 ),
    .I(\cpu/cpu6502/controller/_n0425 ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/pc_operation [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/pc_operation_2  (
    .CLK(clk),
    .CE(\ppu/ph1_falling_835 ),
    .I(\cpu/cpu6502/controller/current_state_FSM_FFd3_277 ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/pc_operation [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/pc_operation_3  (
    .CLK(clk),
    .CE(\ppu/ph1_falling_835 ),
    .I(\cpu/cpu6502/controller/current_state[4]_PWR_4_o_select_83_OUT<3> ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/pc_operation [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd25  (
    .CLK(clk),
    .I(\cpu/cpu6502/controller/current_state_FSM_FFd25-In ),
    .SSET(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd25_323 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd24  (
    .CLK(clk),
    .I(\cpu/cpu6502/controller/current_state_FSM_FFd24-In ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd24_321 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd23  (
    .CLK(clk),
    .I(\cpu/cpu6502/controller/current_state_FSM_FFd23-In ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd23_319 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd20  (
    .CLK(clk),
    .I(\cpu/cpu6502/controller/current_state_FSM_FFd20-In ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd20_317 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd22  (
    .CLK(clk),
    .I(\cpu/cpu6502/controller/current_state_FSM_FFd22-In_314 ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd22_315 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd21  (
    .CLK(clk),
    .I(\cpu/cpu6502/controller/current_state_FSM_FFd21-In ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd21_313 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd17  (
    .CLK(clk),
    .I(\cpu/cpu6502/controller/current_state_FSM_FFd17-In_310 ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd17_311 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd19  (
    .CLK(clk),
    .I(\cpu/cpu6502/controller/current_state_FSM_FFd19-In_308 ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd19_309 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd18  (
    .CLK(clk),
    .I(\cpu/cpu6502/controller/current_state_FSM_FFd18-In_306 ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd18_307 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd14  (
    .CLK(clk),
    .I(\cpu/cpu6502/controller/current_state_FSM_FFd14-In ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd14_305 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd16  (
    .CLK(clk),
    .I(\cpu/cpu6502/controller/current_state_FSM_FFd16-In ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd16_303 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd15  (
    .CLK(clk),
    .I(\cpu/cpu6502/controller/current_state_FSM_FFd15-In ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd15_301 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd13  (
    .CLK(clk),
    .I(\cpu/cpu6502/controller/current_state_FSM_FFd13-In_298 ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd13_299 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd12  (
    .CLK(clk),
    .I(\cpu/cpu6502/controller/current_state_FSM_FFd12-In_296 ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd12_297 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd11  (
    .CLK(clk),
    .I(\cpu/cpu6502/controller/current_state_FSM_FFd11-In_294 ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd11_295 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd10  (
    .CLK(clk),
    .I(\cpu/cpu6502/controller/current_state_FSM_FFd10-In_292 ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd10_293 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd7  (
    .CLK(clk),
    .I(\cpu/cpu6502/controller/current_state_FSM_FFd7-In ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd7_291 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd9  (
    .CLK(clk),
    .I(\cpu/cpu6502/controller/current_state_FSM_FFd9-In_288 ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd9_289 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd8  (
    .CLK(clk),
    .I(\cpu/cpu6502/controller/current_state_FSM_FFd8-In ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd8_287 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd4  (
    .CLK(clk),
    .I(\cpu/cpu6502/controller/current_state_FSM_FFd4-In ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd4_285 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd6  (
    .CLK(clk),
    .I(\cpu/cpu6502/controller/current_state_FSM_FFd6-In ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd6_283 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd5  (
    .CLK(clk),
    .I(\cpu/cpu6502/controller/current_state_FSM_FFd5-In ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd5_281 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd1  (
    .CLK(clk),
    .I(\cpu/cpu6502/controller/current_state_FSM_FFd1-In_278 ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd1_279 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd3  (
    .CLK(clk),
    .I(\cpu/cpu6502/controller/current_state_FSM_FFd3-In ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd3_277 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/controller/current_state_FSM_FFd2  (
    .CLK(clk),
    .I(\cpu/cpu6502/controller/current_state_FSM_FFd2-In ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/controller/current_state_FSM_FFd2_275 ),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/addr_gen/addr2_l_reg_0  (
    .CLK(clk),
    .CE(\cpu/cpu6502/addr_gen/_n0080_inv ),
    .I(\cpu/cpu6502/addr_gen/addr2_l_reg[7]_GND_7_o_mux_14_OUT<0> ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/addr_gen/addr2_l_reg [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/addr_gen/addr2_l_reg_1  (
    .CLK(clk),
    .CE(\cpu/cpu6502/addr_gen/_n0080_inv ),
    .I(\cpu/cpu6502/addr_gen/addr2_l_reg[7]_GND_7_o_mux_14_OUT<1> ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/addr_gen/addr2_l_reg [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/addr_gen/addr2_l_reg_2  (
    .CLK(clk),
    .CE(\cpu/cpu6502/addr_gen/_n0080_inv ),
    .I(\cpu/cpu6502/addr_gen/addr2_l_reg[7]_GND_7_o_mux_14_OUT<2> ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/addr_gen/addr2_l_reg [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/addr_gen/addr2_l_reg_3  (
    .CLK(clk),
    .CE(\cpu/cpu6502/addr_gen/_n0080_inv ),
    .I(\cpu/cpu6502/addr_gen/addr2_l_reg[7]_GND_7_o_mux_14_OUT<3> ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/addr_gen/addr2_l_reg [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/addr_gen/addr2_l_reg_4  (
    .CLK(clk),
    .CE(\cpu/cpu6502/addr_gen/_n0080_inv ),
    .I(\cpu/cpu6502/addr_gen/addr2_l_reg[7]_GND_7_o_mux_14_OUT<4> ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/addr_gen/addr2_l_reg [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/addr_gen/addr2_l_reg_5  (
    .CLK(clk),
    .CE(\cpu/cpu6502/addr_gen/_n0080_inv ),
    .I(\cpu/cpu6502/addr_gen/addr2_l_reg[7]_GND_7_o_mux_14_OUT<5> ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/addr_gen/addr2_l_reg [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/addr_gen/addr2_l_reg_6  (
    .CLK(clk),
    .CE(\cpu/cpu6502/addr_gen/_n0080_inv ),
    .I(\cpu/cpu6502/addr_gen/addr2_l_reg[7]_GND_7_o_mux_14_OUT<6> ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/addr_gen/addr2_l_reg [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/addr_gen/addr2_l_reg_7  (
    .CLK(clk),
    .CE(\cpu/cpu6502/addr_gen/_n0080_inv ),
    .I(\cpu/cpu6502/addr_gen/addr2_l_reg[7]_GND_7_o_mux_14_OUT<7> ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/addr_gen/addr2_l_reg [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/addr_gen/addr2_h_reg_0  (
    .CLK(clk),
    .CE(\cpu/cpu6502/addr_gen/_n0094_inv ),
    .I(\cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<0> ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/addr_gen/addr2_h_reg [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/addr_gen/addr2_h_reg_1  (
    .CLK(clk),
    .CE(\cpu/cpu6502/addr_gen/_n0094_inv ),
    .I(\cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<1> ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/addr_gen/addr2_h_reg [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/addr_gen/addr2_h_reg_2  (
    .CLK(clk),
    .CE(\cpu/cpu6502/addr_gen/_n0094_inv ),
    .I(\cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<2> ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/addr_gen/addr2_h_reg [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/addr_gen/addr2_h_reg_3  (
    .CLK(clk),
    .CE(\cpu/cpu6502/addr_gen/_n0094_inv ),
    .I(\cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<3> ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/addr_gen/addr2_h_reg [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/addr_gen/addr2_h_reg_4  (
    .CLK(clk),
    .CE(\cpu/cpu6502/addr_gen/_n0094_inv ),
    .I(\cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<4> ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/addr_gen/addr2_h_reg [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/addr_gen/addr2_h_reg_5  (
    .CLK(clk),
    .CE(\cpu/cpu6502/addr_gen/_n0094_inv ),
    .I(\cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<5>_253 ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/addr_gen/addr2_h_reg [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/addr_gen/addr2_h_reg_6  (
    .CLK(clk),
    .CE(\cpu/cpu6502/addr_gen/_n0094_inv ),
    .I(\cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<6>_251 ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/addr_gen/addr2_h_reg [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/addr_gen/addr2_h_reg_7  (
    .CLK(clk),
    .CE(\cpu/cpu6502/addr_gen/_n0094_inv ),
    .I(\cpu/cpu6502/addr_gen/addr2_h_reg[7]_GND_7_o_mux_23_OUT<7>_249 ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/addr_gen/addr2_h_reg [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/addr_gen/addr1_reg_0  (
    .CLK(clk),
    .CE(\cpu/cpu6502/addr_gen/_n0102_inv ),
    .I(\cpu/cpu6502/addr_gen/addr1_reg[7]_GND_7_o_mux_5_OUT<0> ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/addr_gen/addr1_reg [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/addr_gen/addr1_reg_1  (
    .CLK(clk),
    .CE(\cpu/cpu6502/addr_gen/_n0102_inv ),
    .I(\cpu/cpu6502/addr_gen/addr1_reg[7]_GND_7_o_mux_5_OUT<1> ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/addr_gen/addr1_reg [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/addr_gen/addr1_reg_2  (
    .CLK(clk),
    .CE(\cpu/cpu6502/addr_gen/_n0102_inv ),
    .I(\cpu/cpu6502/addr_gen/addr1_reg[7]_GND_7_o_mux_5_OUT<2> ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/addr_gen/addr1_reg [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/addr_gen/addr1_reg_3  (
    .CLK(clk),
    .CE(\cpu/cpu6502/addr_gen/_n0102_inv ),
    .I(\cpu/cpu6502/addr_gen/addr1_reg[7]_GND_7_o_mux_5_OUT<3> ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/addr_gen/addr1_reg [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/addr_gen/addr1_reg_4  (
    .CLK(clk),
    .CE(\cpu/cpu6502/addr_gen/_n0102_inv ),
    .I(\cpu/cpu6502/addr_gen/addr1_reg[7]_GND_7_o_mux_5_OUT<4> ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/addr_gen/addr1_reg [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/addr_gen/addr1_reg_5  (
    .CLK(clk),
    .CE(\cpu/cpu6502/addr_gen/_n0102_inv ),
    .I(\cpu/cpu6502/addr_gen/addr1_reg[7]_GND_7_o_mux_5_OUT<5> ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/addr_gen/addr1_reg [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/addr_gen/addr1_reg_6  (
    .CLK(clk),
    .CE(\cpu/cpu6502/addr_gen/_n0102_inv ),
    .I(\cpu/cpu6502/addr_gen/addr1_reg[7]_GND_7_o_mux_5_OUT<6> ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/addr_gen/addr1_reg [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/addr_gen/addr1_reg_7  (
    .CLK(clk),
    .CE(\cpu/cpu6502/addr_gen/_n0102_inv ),
    .I(\cpu/cpu6502/addr_gen/addr1_reg[7]_GND_7_o_mux_5_OUT<7> ),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/addr_gen/addr1_reg [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_MUX2   \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_cy<0>  (
    .IB(\cpu/N0 ),
    .IA(\cpu/cpu6502/addr_gen/addr1_reg [0]),
    .SEL(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<0>_235 ),
    .O(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_cy<0>_231 )
  );
  X_XOR2   \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_xor<0>  (
    .I0(\cpu/N0 ),
    .I1(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<0>_235 ),
    .O(\cpu/cpu6502/addr_gen/addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT<0> )
  );
  X_MUX2   \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_cy<1>  (
    .IB(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_cy<0>_231 ),
    .IA(\cpu/cpu6502/addr_gen/addr1_reg [1]),
    .SEL(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<1>_232 ),
    .O(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_cy<1>_227 )
  );
  X_XOR2   \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_xor<1>  (
    .I0(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_cy<0>_231 ),
    .I1(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<1>_232 ),
    .O(\cpu/cpu6502/addr_gen/addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT<1> )
  );
  X_MUX2   \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_cy<2>  (
    .IB(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_cy<1>_227 ),
    .IA(\cpu/cpu6502/addr_gen/addr1_reg [2]),
    .SEL(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<2>_228 ),
    .O(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_cy<2>_223 )
  );
  X_XOR2   \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_xor<2>  (
    .I0(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_cy<1>_227 ),
    .I1(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<2>_228 ),
    .O(\cpu/cpu6502/addr_gen/addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT<2> )
  );
  X_MUX2   \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_cy<3>  (
    .IB(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_cy<2>_223 ),
    .IA(\cpu/cpu6502/addr_gen/addr1_reg [3]),
    .SEL(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<3>_224 ),
    .O(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_cy<3>_219 )
  );
  X_XOR2   \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_xor<3>  (
    .I0(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_cy<2>_223 ),
    .I1(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<3>_224 ),
    .O(\cpu/cpu6502/addr_gen/addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT<3> )
  );
  X_MUX2   \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_cy<4>  (
    .IB(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_cy<3>_219 ),
    .IA(\cpu/cpu6502/addr_gen/addr1_reg [4]),
    .SEL(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<4>_220 ),
    .O(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_cy<4>_215 )
  );
  X_XOR2   \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_xor<4>  (
    .I0(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_cy<3>_219 ),
    .I1(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<4>_220 ),
    .O(\cpu/cpu6502/addr_gen/addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT<4> )
  );
  X_MUX2   \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_cy<5>  (
    .IB(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_cy<4>_215 ),
    .IA(\cpu/cpu6502/addr_gen/addr1_reg [5]),
    .SEL(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<5>_216 ),
    .O(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_cy<5>_211 )
  );
  X_XOR2   \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_xor<5>  (
    .I0(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_cy<4>_215 ),
    .I1(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<5>_216 ),
    .O(\cpu/cpu6502/addr_gen/addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT<5> )
  );
  X_MUX2   \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_cy<6>  (
    .IB(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_cy<5>_211 ),
    .IA(\cpu/cpu6502/addr_gen/addr1_reg [6]),
    .SEL(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<6>_212 ),
    .O(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_cy<6>_208 )
  );
  X_XOR2   \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_xor<6>  (
    .I0(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_cy<5>_211 ),
    .I1(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<6>_212 ),
    .O(\cpu/cpu6502/addr_gen/addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT<6> )
  );
  X_XOR2   \cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_xor<7>  (
    .I0(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_cy<6>_208 ),
    .I1(\cpu/cpu6502/addr_gen/Madd_addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT_lut<7>_209 ),
    .O(\cpu/cpu6502/addr_gen/addr1_reg[7]_addr1_value_to_add[7]_add_2_OUT<7> )
  );
  X_MUX2   \cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_cy<0>  (
    .IB(\cpu/N0 ),
    .IA(\cpu/cpu6502/addr_gen/addr2_l_reg [0]),
    .SEL(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_lut [0]),
    .O(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_cy [0])
  );
  X_XOR2   \cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_xor<0>  (
    .I0(\cpu/N0 ),
    .I1(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_lut [0]),
    .O(\cpu/cpu6502/addr_gen/addr2_l_reg_in [0])
  );
  X_MUX2   \cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_cy<1>  (
    .IB(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_cy [0]),
    .IA(\cpu/cpu6502/addr_gen/addr2_l_reg [1]),
    .SEL(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_lut [1]),
    .O(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_cy [1])
  );
  X_XOR2   \cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_xor<1>  (
    .I0(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_cy [0]),
    .I1(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_lut [1]),
    .O(\cpu/cpu6502/addr_gen/addr2_l_reg_in [1])
  );
  X_MUX2   \cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_cy<2>  (
    .IB(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_cy [1]),
    .IA(\cpu/cpu6502/addr_gen/addr2_l_reg [2]),
    .SEL(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_lut [2]),
    .O(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_cy [2])
  );
  X_XOR2   \cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_xor<2>  (
    .I0(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_cy [1]),
    .I1(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_lut [2]),
    .O(\cpu/cpu6502/addr_gen/addr2_l_reg_in [2])
  );
  X_MUX2   \cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_cy<3>  (
    .IB(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_cy [2]),
    .IA(\cpu/cpu6502/addr_gen/addr2_l_reg [3]),
    .SEL(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_lut [3]),
    .O(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_cy [3])
  );
  X_XOR2   \cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_xor<3>  (
    .I0(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_cy [2]),
    .I1(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_lut [3]),
    .O(\cpu/cpu6502/addr_gen/addr2_l_reg_in [3])
  );
  X_MUX2   \cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_cy<4>  (
    .IB(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_cy [3]),
    .IA(\cpu/cpu6502/addr_gen/addr2_l_reg [4]),
    .SEL(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_lut [4]),
    .O(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_cy [4])
  );
  X_XOR2   \cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_xor<4>  (
    .I0(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_cy [3]),
    .I1(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_lut [4]),
    .O(\cpu/cpu6502/addr_gen/addr2_l_reg_in [4])
  );
  X_MUX2   \cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_cy<5>  (
    .IB(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_cy [4]),
    .IA(\cpu/cpu6502/addr_gen/addr2_l_reg [5]),
    .SEL(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_lut [5]),
    .O(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_cy [5])
  );
  X_XOR2   \cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_xor<5>  (
    .I0(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_cy [4]),
    .I1(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_lut [5]),
    .O(\cpu/cpu6502/addr_gen/addr2_l_reg_in [5])
  );
  X_MUX2   \cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_cy<6>  (
    .IB(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_cy [5]),
    .IA(\cpu/cpu6502/addr_gen/addr2_l_reg [6]),
    .SEL(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_lut [6]),
    .O(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_cy [6])
  );
  X_XOR2   \cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_xor<6>  (
    .I0(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_cy [5]),
    .I1(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_lut [6]),
    .O(\cpu/cpu6502/addr_gen/addr2_l_reg_in [6])
  );
  X_MUX2   \cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_cy<7>  (
    .IB(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_cy [6]),
    .IA(\cpu/cpu6502/addr_gen/addr2_l_reg [7]),
    .SEL(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_lut [7]),
    .O(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_cy [7])
  );
  X_XOR2   \cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_xor<7>  (
    .I0(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_cy [6]),
    .I1(\cpu/cpu6502/addr_gen/Madd_addr2_l_reg_in_lut [7]),
    .O(\cpu/cpu6502/addr_gen/addr2_l_reg_in [7])
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/mem_din_reg_0  (
    .CLK(clk),
    .CE(\cpu/cpu6502/ph2_falling_mem_din_reg_we_AND_63_o ),
    .I(cpu_din[0]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/mem_din_reg [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/mem_din_reg_1  (
    .CLK(clk),
    .CE(\cpu/cpu6502/ph2_falling_mem_din_reg_we_AND_63_o ),
    .I(cpu_din[1]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/mem_din_reg [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/mem_din_reg_2  (
    .CLK(clk),
    .CE(\cpu/cpu6502/ph2_falling_mem_din_reg_we_AND_63_o ),
    .I(cpu_din[2]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/mem_din_reg [2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/mem_din_reg_3  (
    .CLK(clk),
    .CE(\cpu/cpu6502/ph2_falling_mem_din_reg_we_AND_63_o ),
    .I(cpu_din[3]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/mem_din_reg [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/mem_din_reg_4  (
    .CLK(clk),
    .CE(\cpu/cpu6502/ph2_falling_mem_din_reg_we_AND_63_o ),
    .I(cpu_din[4]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/mem_din_reg [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/mem_din_reg_5  (
    .CLK(clk),
    .CE(\cpu/cpu6502/ph2_falling_mem_din_reg_we_AND_63_o ),
    .I(cpu_din[5]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/mem_din_reg [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/mem_din_reg_6  (
    .CLK(clk),
    .CE(\cpu/cpu6502/ph2_falling_mem_din_reg_we_AND_63_o ),
    .I(cpu_din[6]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/mem_din_reg [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/mem_din_reg_7  (
    .CLK(clk),
    .CE(\cpu/cpu6502/ph2_falling_mem_din_reg_we_AND_63_o ),
    .I(cpu_din[7]),
    .SRST(sync_shift_reg[7]),
    .O(\cpu/cpu6502/mem_din_reg [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/mst_mem_dout_0  (
    .CLK(clk),
    .CE(\ppu/ph2_rising_836 ),
    .I(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<0> ),
    .SRST(\cpu/cpu6502/Reset_OR_DriverANDClockEnable ),
    .O(ag6502_dout[0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/mst_mem_dout_1  (
    .CLK(clk),
    .CE(\ppu/ph2_rising_836 ),
    .I(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<1> ),
    .SRST(\cpu/cpu6502/Reset_OR_DriverANDClockEnable ),
    .O(ag6502_dout[1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/mst_mem_dout_2  (
    .CLK(clk),
    .CE(\ppu/ph2_rising_836 ),
    .I(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<2> ),
    .SRST(\cpu/cpu6502/Reset_OR_DriverANDClockEnable ),
    .O(ag6502_dout[2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/mst_mem_dout_3  (
    .CLK(clk),
    .CE(\ppu/ph2_rising_836 ),
    .I(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<3> ),
    .SRST(\cpu/cpu6502/Reset_OR_DriverANDClockEnable ),
    .O(ag6502_dout[3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/mst_mem_dout_4  (
    .CLK(clk),
    .CE(\ppu/ph2_rising_836 ),
    .I(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<4> ),
    .SRST(\cpu/cpu6502/Reset_OR_DriverANDClockEnable ),
    .O(ag6502_dout[4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/mst_mem_dout_5  (
    .CLK(clk),
    .CE(\ppu/ph2_rising_836 ),
    .I(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<5>_161 ),
    .SRST(\cpu/cpu6502/Reset_OR_DriverANDClockEnable ),
    .O(ag6502_dout[5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/mst_mem_dout_6  (
    .CLK(clk),
    .CE(\ppu/ph2_rising_836 ),
    .I(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<6> ),
    .SRST(\cpu/cpu6502/Reset_OR_DriverANDClockEnable ),
    .O(ag6502_dout[6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/mst_mem_dout_7  (
    .CLK(clk),
    .CE(\ppu/ph2_rising_836 ),
    .I(\cpu/cpu6502/data_out_sel[2]_GND_2_o_wide_mux_12_OUT<7> ),
    .SRST(\cpu/cpu6502/Reset_OR_DriverANDClockEnable ),
    .O(ag6502_dout[7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/mst_mem_address_0  (
    .CLK(clk),
    .CE(\ppu/ph1_rising_834 ),
    .I(\cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<0> ),
    .SRST(sync_shift_reg[7]),
    .O(ag6502_addr[0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/mst_mem_address_1  (
    .CLK(clk),
    .CE(\ppu/ph1_rising_834 ),
    .I(\cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<1> ),
    .SRST(sync_shift_reg[7]),
    .O(ag6502_addr[1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/mst_mem_address_2  (
    .CLK(clk),
    .CE(\ppu/ph1_rising_834 ),
    .I(\cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<2> ),
    .SRST(sync_shift_reg[7]),
    .O(ag6502_addr[2]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/mst_mem_address_3  (
    .CLK(clk),
    .CE(\ppu/ph1_rising_834 ),
    .I(\cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<3> ),
    .SRST(sync_shift_reg[7]),
    .O(ag6502_addr[3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/mst_mem_address_4  (
    .CLK(clk),
    .CE(\ppu/ph1_rising_834 ),
    .I(\cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<4> ),
    .SRST(sync_shift_reg[7]),
    .O(ag6502_addr[4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/mst_mem_address_5  (
    .CLK(clk),
    .CE(\ppu/ph1_rising_834 ),
    .I(\cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<5> ),
    .SRST(sync_shift_reg[7]),
    .O(ag6502_addr[5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/mst_mem_address_6  (
    .CLK(clk),
    .CE(\ppu/ph1_rising_834 ),
    .I(\cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<6> ),
    .SRST(sync_shift_reg[7]),
    .O(ag6502_addr[6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/mst_mem_address_7  (
    .CLK(clk),
    .CE(\ppu/ph1_rising_834 ),
    .I(\cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<7> ),
    .SRST(sync_shift_reg[7]),
    .O(ag6502_addr[7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/mst_mem_address_8  (
    .CLK(clk),
    .CE(\ppu/ph1_rising_834 ),
    .I(\cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<8> ),
    .SRST(sync_shift_reg[7]),
    .O(ag6502_addr[8]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/mst_mem_address_9  (
    .CLK(clk),
    .CE(\ppu/ph1_rising_834 ),
    .I(\cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<9> ),
    .SRST(sync_shift_reg[7]),
    .O(ag6502_addr[9]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/mst_mem_address_10  (
    .CLK(clk),
    .CE(\ppu/ph1_rising_834 ),
    .I(\cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<10> ),
    .SRST(sync_shift_reg[7]),
    .O(ag6502_addr[10]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/mst_mem_address_11  (
    .CLK(clk),
    .CE(\ppu/ph1_rising_834 ),
    .I(\cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<11> ),
    .SRST(sync_shift_reg[7]),
    .O(ag6502_addr[11]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/mst_mem_address_12  (
    .CLK(clk),
    .CE(\ppu/ph1_rising_834 ),
    .I(\cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<12> ),
    .SRST(sync_shift_reg[7]),
    .O(ag6502_addr[12]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/mst_mem_address_13  (
    .CLK(clk),
    .CE(\ppu/ph1_rising_834 ),
    .I(\cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<13> ),
    .SRST(sync_shift_reg[7]),
    .O(ag6502_addr[13]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/mst_mem_address_14  (
    .CLK(clk),
    .CE(\ppu/ph1_rising_834 ),
    .I(\cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<14> ),
    .SRST(sync_shift_reg[7]),
    .O(ag6502_addr[14]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .INIT ( 1'b0 ))
  \cpu/cpu6502/mst_mem_address_15  (
    .CLK(clk),
    .CE(\ppu/ph1_rising_834 ),
    .I(\cpu/cpu6502/address_sel[1]_addr_zp[15]_wide_mux_6_OUT<15> ),
    .SRST(sync_shift_reg[7]),
    .O(ag6502_addr[15]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_ONE   \cpu/XST_VCC  (
    .O(\cpu/N1 )
  );
  X_ZERO   \cpu/XST_GND  (
    .O(\cpu/N0 )
  );
  X_OBUF   ctrl1_clk_OBUF (
    .I(\controller_top/controller1_out_clk_787 ),
    .O(ctrl1_clk)
  );
  X_OBUF   ctrl2_clk_OBUF (
    .I(\controller_top/controller2_out_clk_788 ),
    .O(ctrl2_clk)
  );
  X_OBUF   ctrl1_latch_OBUF (
    .I(\controller_top/controller_latch_789 ),
    .O(ctrl1_latch)
  );
  X_OBUF   ctrl2_latch_OBUF (
    .I(\controller_top/controller_latch_789 ),
    .O(ctrl2_latch)
  );
  X_ONE   NlwBlock_nes_top_VCC (
    .O(VCC)
  );
  X_ZERO   NlwBlock_nes_top_GND (
    .O(GND)
  );
endmodule


`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

