{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693373397441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693373397443 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 30 02:29:56 2023 " "Processing started: Wed Aug 30 02:29:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693373397443 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373397443 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373397444 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693373402015 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693373402016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373489118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373489118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/Adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373489125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373489125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador_8x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplexador_8x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador_8x1 " "Found entity 1: Multiplexador_8x1" {  } { { "Multiplexador_8x1.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/Multiplexador_8x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373489136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373489136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gt.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gt.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GT " "Found entity 1: GT" {  } { { "GT.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/GT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373489145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373489145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lte.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lte.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LTE " "Found entity 1: LTE" {  } { { "LTE.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/LTE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373489153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373489153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comparator_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator_1bit " "Found entity 1: Comparator_1bit" {  } { { "Comparator_1bit.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/Comparator_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373489163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373489163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mod_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_A " "Found entity 1: Mod_A" {  } { { "Mod_A.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/Mod_A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373489176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373489176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max_ab.bdf 1 1 " "Found 1 design units, including 1 entities, in source file max_ab.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Max_AB " "Found entity 1: Max_AB" {  } { { "Max_AB.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/Max_AB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373489186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373489186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_1bit " "Found entity 1: Adder_1bit" {  } { { "Adder_1bit.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/Adder_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373489196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373489196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplexador_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador_2x1 " "Found entity 1: Multiplexador_2x1" {  } { { "Multiplexador_2x1.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/Multiplexador_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373489212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373489212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "min_ab.bdf 1 1 " "Found 1 design units, including 1 entities, in source file min_ab.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Min_AB " "Found entity 1: Min_AB" {  } { { "Min_AB.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/Min_AB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373489221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373489221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overflow.bdf 1 1 " "Found 1 design units, including 1 entities, in source file overflow.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Overflow " "Found entity 1: Overflow" {  } { { "Overflow.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/Overflow.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373489231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373489231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file inverter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Inverter " "Found entity 1: Inverter" {  } { { "Inverter.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/Inverter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373489241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373489241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shl2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ShL2 " "Found entity 1: ShL2" {  } { { "ShL2.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/ShL2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373489249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373489249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux_8x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file busmux_8x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BusMux_8x1 " "Found entity 1: BusMux_8x1" {  } { { "BusMux_8x1.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/BusMux_8x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373489262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373489262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "takesinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file takesinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 takesinal " "Found entity 1: takesinal" {  } { { "takesinal.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/takesinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373489271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373489271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693373490210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 74151:inst37 " "Elaborating entity \"74151\" for hierarchy \"74151:inst37\"" {  } { { "ULA.bdf" "inst37" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 272 1512 1632 496 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373490886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74151:inst37 " "Elaborated megafunction instantiation \"74151:inst37\"" {  } { { "ULA.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 272 1512 1632 496 "inst37" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373490898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74151 74151:inst37\|f74151:sub " "Elaborating entity \"f74151\" for hierarchy \"74151:inst37\|f74151:sub\"" {  } { { "74151.tdf" "sub" { Text "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373491702 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74151:inst37\|f74151:sub 74151:inst37 " "Elaborated megafunction instantiation \"74151:inst37\|f74151:sub\", which is child of megafunction instantiation \"74151:inst37\"" {  } { { "74151.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } } { "ULA.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 272 1512 1632 496 "inst37" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373491751 ""}
{ "Warning" "WSGN_SEARCH_FILE" "subadder.bdf 1 1 " "Using design file subadder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SubAdder " "Found entity 1: SubAdder" {  } { { "subadder.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/subadder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373492267 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1693373492267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubAdder SubAdder:inst1 " "Elaborating entity \"SubAdder\" for hierarchy \"SubAdder:inst1\"" {  } { { "ULA.bdf" "inst1" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 232 512 656 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373492271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder SubAdder:inst1\|Adder:inst " "Elaborating entity \"Adder\" for hierarchy \"SubAdder:inst1\|Adder:inst\"" {  } { { "subadder.bdf" "inst" { Schematic "Z:/home/saulolv/ULA/ULA/subadder.bdf" { { 152 672 808 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373492284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_1bit SubAdder:inst1\|Adder:inst\|Adder_1bit:inst4 " "Elaborating entity \"Adder_1bit\" for hierarchy \"SubAdder:inst1\|Adder:inst\|Adder_1bit:inst4\"" {  } { { "Adder.bdf" "inst4" { Schematic "Z:/home/saulolv/ULA/ULA/Adder.bdf" { { 776 632 728 872 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373492295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Overflow SubAdder:inst1\|Adder:inst\|Overflow:inst5 " "Elaborating entity \"Overflow\" for hierarchy \"SubAdder:inst1\|Adder:inst\|Overflow:inst5\"" {  } { { "Adder.bdf" "inst5" { Schematic "Z:/home/saulolv/ULA/ULA/Adder.bdf" { { 880 800 920 976 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373492331 ""}
{ "Warning" "WSGN_SEARCH_FILE" "busmux_2x1.bdf 1 1 " "Using design file busmux_2x1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BusMux_2x1 " "Found entity 1: BusMux_2x1" {  } { { "busmux_2x1.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/busmux_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373492592 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1693373492592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusMux_2x1 SubAdder:inst1\|BusMux_2x1:inst3 " "Elaborating entity \"BusMux_2x1\" for hierarchy \"SubAdder:inst1\|BusMux_2x1:inst3\"" {  } { { "subadder.bdf" "inst3" { Schematic "Z:/home/saulolv/ULA/ULA/subadder.bdf" { { 440 432 560 536 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373492597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador_2x1 SubAdder:inst1\|BusMux_2x1:inst3\|Multiplexador_2x1:inst2 " "Elaborating entity \"Multiplexador_2x1\" for hierarchy \"SubAdder:inst1\|BusMux_2x1:inst3\|Multiplexador_2x1:inst2\"" {  } { { "busmux_2x1.bdf" "inst2" { Schematic "Z:/home/saulolv/ULA/ULA/busmux_2x1.bdf" { { 104 296 392 200 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373492610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inverter SubAdder:inst1\|Inverter:inst2 " "Elaborating entity \"Inverter\" for hierarchy \"SubAdder:inst1\|Inverter:inst2\"" {  } { { "subadder.bdf" "inst2" { Schematic "Z:/home/saulolv/ULA/ULA/subadder.bdf" { { 176 224 352 272 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373492663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 74151:inst36 " "Elaborating entity \"74151\" for hierarchy \"74151:inst36\"" {  } { { "ULA.bdf" "inst36" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 512 1392 1512 736 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373492729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74151:inst36 " "Elaborated megafunction instantiation \"74151:inst36\"" {  } { { "ULA.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 512 1392 1512 736 "inst36" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373492738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GT GT:inst5 " "Elaborating entity \"GT\" for hierarchy \"GT:inst5\"" {  } { { "ULA.bdf" "inst5" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 648 528 624 744 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373492766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator_1bit GT:inst5\|Comparator_1bit:inst " "Elaborating entity \"Comparator_1bit\" for hierarchy \"GT:inst5\|Comparator_1bit:inst\"" {  } { { "GT.bdf" "inst" { Schematic "Z:/home/saulolv/ULA/ULA/GT.bdf" { { 400 328 424 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373492802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 74151:inst2 " "Elaborating entity \"74151\" for hierarchy \"74151:inst2\"" {  } { { "ULA.bdf" "inst2" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 848 1304 1424 1072 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373492894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74151:inst2 " "Elaborated megafunction instantiation \"74151:inst2\"" {  } { { "ULA.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 848 1304 1424 1072 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373492920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Max_AB Max_AB:inst4 " "Elaborating entity \"Max_AB\" for hierarchy \"Max_AB:inst4\"" {  } { { "ULA.bdf" "inst4" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 544 528 672 640 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373492965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Min_AB Min_AB:inst3 " "Elaborating entity \"Min_AB\" for hierarchy \"Min_AB:inst3\"" {  } { { "ULA.bdf" "inst3" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 440 528 672 536 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373493081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mod_A Mod_A:inst7 " "Elaborating entity \"Mod_A\" for hierarchy \"Mod_A:inst7\"" {  } { { "ULA.bdf" "inst7" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 856 528 656 952 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373493181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShL2 ShL2:inst8 " "Elaborating entity \"ShL2\" for hierarchy \"ShL2:inst8\"" {  } { { "ULA.bdf" "inst8" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 960 528 648 1056 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373493325 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display.bdf 1 1 " "Using design file display.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/display.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373493775 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1693373493775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst14 " "Elaborating entity \"display\" for hierarchy \"display:inst14\"" {  } { { "ULA.bdf" "inst14" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 1776 2440 2536 1936 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373493780 ""}
{ "Warning" "WSGN_SEARCH_FILE" "binary2bdc.bdf 1 1 " "Using design file binary2bdc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 binary2BDC " "Found entity 1: binary2BDC" {  } { { "binary2bdc.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/binary2bdc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373494304 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1693373494304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2BDC binary2BDC:inst25 " "Elaborating entity \"binary2BDC\" for hierarchy \"binary2BDC:inst25\"" {  } { { "ULA.bdf" "inst25" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 1920 2128 2240 2112 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373494312 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "11 " "Ignored 11 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CASCADE" "11 " "Ignored 11 CASCADE buffer(s)" {  } {  } 0 13017 "Ignored %1!d! CASCADE buffer(s)" 0 0 "Design Software" 0 -1 1693373498377 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1693373498377 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "aa0 VCC " "Pin \"aa0\" is stuck at VCC" {  } { { "ULA.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 1800 2560 2736 1816 "aa0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693373504634 "|ULA|aa0"} { "Warning" "WMLS_MLS_STUCK_PIN" "bb0 VCC " "Pin \"bb0\" is stuck at VCC" {  } { { "ULA.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 1816 2560 2736 1832 "bb0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693373504634 "|ULA|bb0"} { "Warning" "WMLS_MLS_STUCK_PIN" "cc0 VCC " "Pin \"cc0\" is stuck at VCC" {  } { { "ULA.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 1832 2560 2736 1848 "cc0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693373504634 "|ULA|cc0"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd0 VCC " "Pin \"dd0\" is stuck at VCC" {  } { { "ULA.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 1848 2560 2736 1864 "dd0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693373504634 "|ULA|dd0"} { "Warning" "WMLS_MLS_STUCK_PIN" "ee0 VCC " "Pin \"ee0\" is stuck at VCC" {  } { { "ULA.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 1864 2560 2736 1880 "ee0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693373504634 "|ULA|ee0"} { "Warning" "WMLS_MLS_STUCK_PIN" "ff0 VCC " "Pin \"ff0\" is stuck at VCC" {  } { { "ULA.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 1880 2560 2736 1896 "ff0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693373504634 "|ULA|ff0"} { "Warning" "WMLS_MLS_STUCK_PIN" "gg0 VCC " "Pin \"gg0\" is stuck at VCC" {  } { { "ULA.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 1896 2560 2736 1912 "gg0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693373504634 "|ULA|gg0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1693373504634 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1693373506015 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693373513413 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373513413 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693373514273 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693373514273 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693373514273 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693373514273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "565 " "Peak virtual memory: 565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693373514446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 30 02:31:54 2023 " "Processing ended: Wed Aug 30 02:31:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693373514446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:58 " "Elapsed time: 00:01:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693373514446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693373514446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373514446 ""}
