Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Mar 31 21:59:21 2021
| Host         : DESKTOP-CM3J189 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Processor_control_sets_placed.rpt
| Design       : Processor
| Device       : xc7z020
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             204 |           92 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+-----------------------------+------------------+------------------+----------------+--------------+
|                          Clock Signal                          |        Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------+-----------------------------+------------------+------------------+----------------+--------------+
|  Control_instance/InstrDec_instance/flags_reg[5]_i_1_n_5       |                             |                  |                1 |              1 |         1.00 |
|  Control_instance/InstrDec_instance/flags_reg[8]_i_1_n_5       |                             |                  |                1 |              1 |         1.00 |
|  Control_instance/InstrDec_instance/flags_reg[7]_i_1_n_5       |                             |                  |                1 |              1 |         1.00 |
|  Control_instance/InstrDec_instance/flags_reg[9]_i_1_n_5       |                             |                  |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG                                                 | Control_instance/FlagsWrite | RESET_IBUF       |                3 |              4 |         1.33 |
|  Control_instance/InstrDec_instance/flags_reg[6]_i_2_n_5       |                             |                  |                3 |              5 |         1.67 |
|  CLK_IBUF_BUFG                                                 |                             | RESET_IBUF       |               11 |             31 |         2.82 |
|  CLK_IBUF_BUFG                                                 | Control_instance/MemWrite   |                  |                8 |             32 |         4.00 |
|  Datapath_instance/RegFile/RF_internal/RD20_inferredn_1_0_BUFG |                             |                  |               16 |             32 |         2.00 |
|  Datapath_instance/RegFile/RF_internal/n_1_1_BUFG              |                             |                  |               17 |             32 |         1.88 |
|  Datapath_instance/ALU_instance/AND_XOR_instance/n_2_32_BUFG   |                             |                  |               16 |             32 |         2.00 |
|  Datapath_instance/ALU_instance/LSL_ASR_instance/n_4_33_BUFG   |                             |                  |               14 |             32 |         2.29 |
|  Datapath_instance/ALU_instance/MOV_MVN_instance/n_3_32_BUFG   |                             |                  |               13 |             32 |         2.46 |
|  Datapath_instance/ALU_instance/ADD_SUB_instance/n_0_83_BUFG   |                             |                  |                9 |             34 |         3.78 |
|  CLK_IBUF_BUFG                                                 | Control_instance/RegWrite   |                  |               12 |             96 |         8.00 |
+----------------------------------------------------------------+-----------------------------+------------------+------------------+----------------+--------------+


