
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003537                       # Number of seconds simulated
sim_ticks                                  3537153711                       # Number of ticks simulated
final_tick                               531585614382                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 155926                       # Simulator instruction rate (inst/s)
host_op_rate                                   197064                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 272567                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891244                       # Number of bytes of host memory used
host_seconds                                 12977.18                       # Real time elapsed on the host
sim_insts                                  2023481152                       # Number of instructions simulated
sim_ops                                    2557337804                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        71296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        58752                       # Number of bytes read from this memory
system.physmem.bytes_read::total               133888                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        90112                       # Number of bytes written to this memory
system.physmem.bytes_written::total             90112                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          557                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          459                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1046                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             704                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  704                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       506622                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20156319                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       578997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16609965                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                37851903                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       506622                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       578997                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1085619                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          25475851                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               25475851                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          25475851                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       506622                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20156319                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       578997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16609965                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               63327754                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8482384                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3121941                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2546297                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       210096                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1312081                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1217622                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          335559                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9355                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3123183                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17161742                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3121941                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1553181                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3810087                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1115574                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        521647                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1540971                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       101110                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8357886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.546008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.296712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4547799     54.41%     54.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          251693      3.01%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          470939      5.63%     63.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          466270      5.58%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          290973      3.48%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          230207      2.75%     74.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          145896      1.75%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          136311      1.63%     78.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1817798     21.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8357886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.368050                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.023222                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3258080                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       515534                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3658960                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        22606                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        902698                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       526867                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20591474                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1319                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        902698                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3495410                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         100253                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        91786                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3439763                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       327968                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19851070                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        135888                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       101169                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27868403                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92614366                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92614366                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17168654                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10699716                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3521                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1690                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           918395                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1841051                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       936724                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        11885                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       352458                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18700794                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3380                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14869201                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29583                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6362938                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19473625                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples      8357886                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.779062                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.895175                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2866681     34.30%     34.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1806393     21.61%     55.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1214679     14.53%     70.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       785595      9.40%     79.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       823654      9.85%     89.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       401150      4.80%     94.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       315048      3.77%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        71477      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        73209      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8357886                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          93049     72.40%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         18101     14.08%     86.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17372     13.52%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12439548     83.66%     83.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       199423      1.34%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1691      0.01%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1438159      9.67%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       790380      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14869201                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.752951                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             128522                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008644                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38254387                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25067146                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14527641                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14997723                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46344                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       721421                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          178                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227356                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        902698                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          51904                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8903                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18704179                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        36558                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1841051                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       936724                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1690                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6906                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       130382                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       117589                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       247971                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14669994                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1372302                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       199201                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2144238                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2079020                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            771936                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.729466                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14531967                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14527641                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9257504                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26574143                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.712684                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348365                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12313472                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6390738                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3380                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       212409                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7455188                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.651665                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.146912                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2832375     37.99%     37.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2086658     27.99%     65.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       867230     11.63%     77.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431590      5.79%     83.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       432137      5.80%     89.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       174427      2.34%     91.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       177656      2.38%     93.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        93955      1.26%     95.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       359160      4.82%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7455188                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12313472                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1828995                       # Number of memory references committed
system.switch_cpus0.commit.loads              1119627                       # Number of loads committed
system.switch_cpus0.commit.membars               1690                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1777365                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11093540                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       359160                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25800238                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38311732                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3247                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 124498                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12313472                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.848238                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.848238                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.178914                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.178914                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65902448                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20179839                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18909664                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3380                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8482384                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3192785                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2606048                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       213262                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1308725                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1251780                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          327893                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9489                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3296836                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17337278                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3192785                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1579673                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3758157                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1114744                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        499516                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1604366                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        81652                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8454293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.537292                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.340063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4696136     55.55%     55.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          308852      3.65%     59.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          461399      5.46%     64.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          317639      3.76%     68.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          225286      2.66%     71.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          217565      2.57%     73.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          130019      1.54%     75.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          281817      3.33%     78.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1815580     21.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8454293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.376402                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.043916                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3393199                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       522207                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3586957                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        52372                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        899556                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       536519                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          248                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20766703                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1016                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        899556                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3582923                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          49788                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       199420                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3445852                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       276747                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20140720                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        115177                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        95216                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28241237                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93743416                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93743416                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17348772                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10892425                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3631                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1730                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           830353                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1854216                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       943589                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11262                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       286741                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18768791                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3454                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14972989                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30002                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6289811                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19237274                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8454293                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.771052                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.917120                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3036029     35.91%     35.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1682727     19.90%     55.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1223385     14.47%     70.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       810730      9.59%     79.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       813358      9.62%     89.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       395536      4.68%     94.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       347078      4.11%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65878      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        79572      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8454293                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          81558     70.66%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16872     14.62%     85.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16997     14.73%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12524804     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       188989      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1723      0.01%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1470419      9.82%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       787054      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14972989                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.765186                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             115427                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007709                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38545699                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25062092                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14559157                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15088416                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        47714                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       726818                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          619                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       226658                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        899556                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          25410                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4997                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18772251                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        63614                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1854216                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       943589                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1730                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4264                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       127949                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118257                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       246206                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14698028                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1374674                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       274960                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2142647                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2090286                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            767973                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.732771                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14565668                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14559157                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9434065                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26802881                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.716399                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351980                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10087276                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12433998                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6338234                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3448                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       214820                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7554737                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.645855                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.174909                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2902760     38.42%     38.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2158440     28.57%     66.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       814372     10.78%     77.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       455533      6.03%     83.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       386698      5.12%     88.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       171719      2.27%     91.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       166960      2.21%     93.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       112972      1.50%     94.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       385283      5.10%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7554737                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10087276                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12433998                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1844319                       # Number of memory references committed
system.switch_cpus1.commit.loads              1127392                       # Number of loads committed
system.switch_cpus1.commit.membars               1724                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1804137                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11193667                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       257140                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       385283                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25941686                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38444663                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1701                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  28091                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10087276                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12433998                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10087276                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.840899                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.840899                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.189203                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.189203                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66005298                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20249601                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19083425                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3448                       # number of misc regfile writes
system.l20.replacements                           571                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          319118                       # Total number of references to valid blocks.
system.l20.sampled_refs                          8763                       # Sample count of references to valid blocks.
system.l20.avg_refs                         36.416524                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks                 270                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.963982                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   271.119317                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7636.916701                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.032959                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001705                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.033096                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.932241                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3416                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3416                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1060                       # number of Writeback hits
system.l20.Writeback_hits::total                 1060                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3416                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3416                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3416                       # number of overall hits
system.l20.overall_hits::total                   3416                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          557                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  571                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          557                       # number of demand (read+write) misses
system.l20.demand_misses::total                   571                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          557                       # number of overall misses
system.l20.overall_misses::total                  571                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1209865                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     50109962                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       51319827                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1209865                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     50109962                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        51319827                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1209865                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     50109962                       # number of overall miss cycles
system.l20.overall_miss_latency::total       51319827                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         3973                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               3987                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1060                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1060                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         3973                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                3987                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         3973                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               3987                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.140196                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.143215                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.140196                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.143215                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.140196                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.143215                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 86418.928571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 89964.025135                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 89877.105079                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 86418.928571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 89964.025135                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 89877.105079                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 86418.928571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 89964.025135                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 89877.105079                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 375                       # number of writebacks
system.l20.writebacks::total                      375                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          557                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             571                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          557                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              571                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          557                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             571                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1104235                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     45956191                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     47060426                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1104235                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     45956191                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     47060426                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1104235                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     45956191                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     47060426                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.140196                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.143215                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.140196                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.143215                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.140196                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.143215                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 78873.928571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 82506.626571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 82417.558669                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 78873.928571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 82506.626571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 82417.558669                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 78873.928571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 82506.626571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 82417.558669                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           475                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          280759                       # Total number of references to valid blocks.
system.l21.sampled_refs                          8667                       # Sample count of references to valid blocks.
system.l21.avg_refs                         32.394023                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          391.601318                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.960571                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   247.602071                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7536.836040                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.047803                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001948                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.030225                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.920024                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         2907                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2907                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             967                       # number of Writeback hits
system.l21.Writeback_hits::total                  967                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         2907                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2907                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         2907                       # number of overall hits
system.l21.overall_hits::total                   2907                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          459                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  475                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          459                       # number of demand (read+write) misses
system.l21.demand_misses::total                   475                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          459                       # number of overall misses
system.l21.overall_misses::total                  475                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1693281                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     39322357                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       41015638                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1693281                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     39322357                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        41015638                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1693281                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     39322357                       # number of overall miss cycles
system.l21.overall_miss_latency::total       41015638                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3366                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3382                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          967                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              967                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3366                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3382                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3366                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3382                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.136364                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.140449                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.136364                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.140449                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.136364                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.140449                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 105830.062500                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 85669.623094                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 86348.711579                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 105830.062500                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 85669.623094                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 86348.711579                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 105830.062500                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 85669.623094                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 86348.711579                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 329                       # number of writebacks
system.l21.writebacks::total                      329                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          459                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             475                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          459                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              475                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          459                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             475                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1571484                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     35745624                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     37317108                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1571484                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     35745624                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     37317108                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1571484                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     35745624                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     37317108                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.136364                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.140449                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.136364                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.140449                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.136364                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.140449                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 98217.750000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 77877.176471                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 78562.332632                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 98217.750000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 77877.176471                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 78562.332632                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 98217.750000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 77877.176471                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 78562.332632                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.963953                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001548604                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2163171.930886                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.963953                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022378                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741929                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1540955                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1540955                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1540955                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1540955                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1540955                       # number of overall hits
system.cpu0.icache.overall_hits::total        1540955                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1461701                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1461701                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1461701                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1461701                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1461701                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1461701                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1540971                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1540971                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1540971                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1540971                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1540971                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1540971                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 91356.312500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 91356.312500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 91356.312500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 91356.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 91356.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 91356.312500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1223865                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1223865                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1223865                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1223865                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1223865                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1223865                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 87418.928571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 87418.928571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 87418.928571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 87418.928571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 87418.928571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 87418.928571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3973                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               153407005                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4229                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              36275.007094                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   219.027365                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    36.972635                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.855576                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.144424                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1047297                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1047297                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       706041                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        706041                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1690                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1690                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1690                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1690                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1753338                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1753338                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1753338                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1753338                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        10271                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10271                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        10271                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         10271                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        10271                       # number of overall misses
system.cpu0.dcache.overall_misses::total        10271                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    404384353                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    404384353                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    404384353                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    404384353                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    404384353                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    404384353                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1057568                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1057568                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       706041                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       706041                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1690                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1690                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1763609                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1763609                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1763609                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1763609                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009712                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009712                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005824                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005824                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005824                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005824                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 39371.468504                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 39371.468504                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 39371.468504                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 39371.468504                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 39371.468504                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 39371.468504                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1060                       # number of writebacks
system.cpu0.dcache.writebacks::total             1060                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6298                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6298                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         6298                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6298                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         6298                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6298                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3973                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3973                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3973                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3973                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3973                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3973                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     72745653                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     72745653                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     72745653                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     72745653                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     72745653                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     72745653                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003757                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003757                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002253                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002253                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002253                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002253                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18310.005789                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18310.005789                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18310.005789                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18310.005789                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18310.005789                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18310.005789                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.960535                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1005005872                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2175337.385281                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.960535                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025578                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740321                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1604346                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1604346                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1604346                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1604346                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1604346                       # number of overall hits
system.cpu1.icache.overall_hits::total        1604346                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2053483                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2053483                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2053483                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2053483                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2053483                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2053483                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1604366                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1604366                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1604366                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1604366                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1604366                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1604366                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 102674.150000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 102674.150000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 102674.150000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 102674.150000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 102674.150000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 102674.150000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1716083                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1716083                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1716083                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1716083                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1716083                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1716083                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 107255.187500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 107255.187500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 107255.187500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 107255.187500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 107255.187500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 107255.187500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3366                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148453083                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3622                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              40986.494478                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.640013                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.359987                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.830625                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.169375                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1045679                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1045679                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       713479                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        713479                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1729                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1729                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1724                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1724                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1759158                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1759158                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1759158                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1759158                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6783                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6783                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         6783                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          6783                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         6783                       # number of overall misses
system.cpu1.dcache.overall_misses::total         6783                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    202506886                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    202506886                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    202506886                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    202506886                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    202506886                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    202506886                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1052462                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1052462                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       713479                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       713479                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1729                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1729                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1724                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1724                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1765941                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1765941                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1765941                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1765941                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006445                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006445                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003841                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003841                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003841                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003841                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 29855.062067                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29855.062067                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 29855.062067                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29855.062067                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 29855.062067                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29855.062067                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          967                       # number of writebacks
system.cpu1.dcache.writebacks::total              967                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3417                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3417                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3417                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3417                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3417                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3417                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3366                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3366                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3366                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3366                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3366                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3366                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     62260413                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     62260413                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     62260413                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     62260413                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     62260413                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     62260413                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003198                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003198                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001906                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001906                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001906                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001906                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18496.854724                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18496.854724                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18496.854724                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18496.854724                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18496.854724                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18496.854724                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
