/*
 *
 * Copyright 2015-present Facebook. All Rights Reserved.
 *
 * This file contains code to support IPMI2.0 Specificaton available @
 * http://www.intel.com/content/www/us/en/servers/ipmi/ipmi-specifications.html
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
 */
#include <stdio.h>
#include <stdint.h>
#include <stdlib.h>
#include <string.h>
#include <unistd.h>
#include <fcntl.h>
#include <syslog.h>
#include <openbmc/obmc-i2c.h>
#include <openbmc/misc-utils.h>
#include <openbmc/kv.h>
#include "bic_ipmi.h"
#include "bic_xfer.h"

//FRU
#define FRUID_READ_COUNT_MAX 0x20
#define FRUID_WRITE_COUNT_MAX 0x20
#define FRUID_SIZE 256

//SDR
#define SDR_READ_COUNT_MAX 0x1A
#pragma pack(push, 1)
typedef struct _sdr_rec_hdr_t {
  uint16_t rec_id;
  uint8_t ver;
  uint8_t type;
  uint8_t len;
} sdr_rec_hdr_t;
#pragma pack(pop)

#define SIZE_SYS_GUID 16

#define KV_SLOT_IS_M2_EXP_PRESENT "slot%x_is_m2_exp_prsnt"
#define KV_SLOT_GET_1OU_TYPE      "slot%x_get_1ou_type"

#define MIN(x,y) (((x) < (y)) ? (x) : (y))

#define BIC_SENSOR_SYSTEM_STATUS  0x10

#define MAX_SLOT_NUM    4
#define MAX_SENSOR_NUM  0xFF

#define GET_SYS_FW_VER_CMD_LEN   3

enum {
  M2_PWR_OFF = 0x00,
  M2_PWR_ON  = 0x01,
  M2_REG_2OU = 0x04,
  M2_REG_1OU = 0x05,
};

typedef enum {
  OP_E1S_PRSNT_CPLD_REG_1_2OU = 0x04,
  OP_E1S_PRSNT_CPLD_REG_3_4OU = 0x05,
} OP_E1S_PRSNT_CPLD_REG;

typedef enum {
  OP_E1S_MAPPING_TABLE_INDEX_1_3OU = 0x0,
  OP_E1S_MAPPING_TABLE_INDEX_2_4OU = 0x1,
} OP_E1S_MAPPING_TABLE_INDEX;

typedef enum {
  E1S_ENDPOINT0 = 0x0,
  E1S_ENDPOINT1,
  E1S_ENDPOINT2,
  E1S_ENDPOINT3,
  E1S_ENDPOINT4,
  E1S_ENDPOINT5,
  E1S_ENDPOINT6,
  E1S_ENDPOINT7,
} E1S_ENDPOINT_NUM;

enum {
  SNR_READ_CACHE = 0,
  SNR_READ_FORCE = 1,
};

enum {
  BB_BIC_SLOT3_PRSNT_PIN = 3,
  BB_BIC_SLOT1_PRSNT_PIN = 15,
};

typedef enum {
  OP_1OU = 1,
  OP_2OU,
  OP_3OU,
  OP_4OU,
} OP_OU_NUM;

typedef enum { //for each OU's E1S
  OP_E1S_0 = 0,
  OP_E1S_1,
  OP_E1S_2,
  OP_E1S_3,
  OP_E1S_4,
} OP_ElS_NUM;

typedef enum {
  OP_E1S_0_PRSNT = 0x01,
  OP_E1S_1_PRSNT = 0x02,
  OP_E1S_2_PRSNT = 0x04,
  OP_E1S_3_PRSNT = 0x08,
  OP_E1S_4_PRSNT = 0x10,
} OP_ElS_PRSNT;

uint8_t mapping_vf_e1s_prsnt[6] = {E1S_ENDPOINT1, E1S_ENDPOINT2, E1S_ENDPOINT3, E1S_ENDPOINT4};
uint8_t mapping_op_e1s_prsnt[2][6] = {{E1S_ENDPOINT0, E1S_ENDPOINT1, E1S_ENDPOINT2},
                                  {E1S_ENDPOINT3, E1S_ENDPOINT4, E1S_ENDPOINT5, E1S_ENDPOINT6, E1S_ENDPOINT7}};
uint8_t mapping_vf_e1s_pwr[6] = {E1S_ENDPOINT4, E1S_ENDPOINT3, E1S_ENDPOINT2, E1S_ENDPOINT1};
uint8_t mapping_op_e1s_pwr[6] = {E1S_ENDPOINT1, E1S_ENDPOINT2, E1S_ENDPOINT3, E1S_ENDPOINT4, E1S_ENDPOINT5};

static uint8_t snr_read_support[MAX_SLOT_NUM][MAX_SENSOR_NUM];

int
bic_get_std_sensor(uint8_t slot_id, uint8_t sensor_num, ipmi_extend_sensor_reading_t *sensor, uint8_t intf) {
  uint8_t rlen = 0;
  int ret = 0;
  ipmi_sensor_reading_t std_sensor = {0};

  ret = bic_data_send(slot_id, NETFN_SENSOR_REQ, CMD_SENSOR_GET_SENSOR_READING, &sensor_num, 1, (uint8_t *)&std_sensor, &rlen, intf);
  if (ret != 0) {
    return ret;
  }
  sensor->value = std_sensor.value;
  sensor->flags = std_sensor.flags;
  sensor->status = std_sensor.status;
  sensor->ext_status = std_sensor.ext_status;
  sensor->read_type = STANDARD_CMD;

  return ret;
}

int
bic_get_accur_sensor(uint8_t slot_id, uint8_t sensor_num, ipmi_extend_sensor_reading_t *sensor, uint8_t intf) {
  uint8_t rlen = 0;
  int ret = 0;
  uint8_t tbuf[5] = {0x0};
  uint8_t rbuf[16] = {0};
  uint8_t tlen = IANA_ID_SIZE;

  // Fill the IANA ID
  memcpy(tbuf, (uint8_t *)&IANA_ID, IANA_ID_SIZE);
  tbuf[tlen++] = sensor_num;
  tbuf[tlen++] = SNR_READ_CACHE;

  ret = bic_data_send(slot_id, NETFN_OEM_1S_REQ, CMD_OEM_1S_ACCURACY_SENSOR_READING, tbuf, 5, rbuf, &rlen, intf);
  if (ret != 0) {
    return ret;
  }
  memcpy(sensor->iana_id, rbuf, IANA_ID_SIZE);

  if (rlen == 6) {
    // Byte 1 - 3 : IANA
    // Byte 4 - 5 : sensor raw data
    // Byte 6 : flags
    memcpy((uint8_t *)&sensor->value, rbuf+3, 2);
    sensor->flags = rbuf[5];
    sensor->read_type = ACCURATE_CMD;
  } else if (rlen == 8) {
    // Byte 1 - 3 : IANA
    // Byte 4 - 7 : sensor raw data
    // Byte 8 : flags
    memcpy((uint8_t *)&sensor->value, rbuf+3, 4);
    sensor->flags = rbuf[7];
    sensor->read_type = ACCURATE_CMD_4BYTE;
  } else {
    return BIC_STATUS_NOT_SUPP_IN_CURR_STATE;
  }

  return ret;
}


// S/E - Get Sensor reading
// Netfn: 0x04, Cmd: 0x2d
// S/E - Get Accuracy Sensor reading
// Netfn: 0x38, Cmd: 0x23
int
bic_get_sensor_reading(uint8_t slot_id, uint8_t sensor_num, ipmi_extend_sensor_reading_t *sensor, uint8_t intf) {
  static bool is_inited = false;
  int ret;

  if (!is_inited) {
    memset(snr_read_support, UNKNOWN_CMD, sizeof(snr_read_support));
    is_inited = true;
  }

  switch(snr_read_support[slot_id-1][sensor_num])
  {
  case STANDARD_CMD:
    return bic_get_std_sensor(slot_id, sensor_num, sensor, intf);
  case ACCURATE_CMD:
  case ACCURATE_CMD_4BYTE:
    return bic_get_accur_sensor(slot_id, sensor_num, sensor, intf);
  default:
    // UNKNOWN_CMD
    break;
  }

  // snr_read_support is UNKNOWN_CMD
  // try accurate command first
  ret = bic_get_accur_sensor(slot_id, sensor_num, sensor, intf);

  if (ret == BIC_STATUS_SUCCESS) {
    snr_read_support[slot_id-1][sensor_num] = sensor->read_type;
  } else if (ret == BIC_STATUS_NOT_SUPP_IN_CURR_STATE) {
    // BIC reply not support accurate method, force to use standard method
    snr_read_support[slot_id-1][sensor_num] = STANDARD_CMD;
    ret = bic_get_std_sensor(slot_id, sensor_num, sensor, intf);
  } else {
    // For some legacy BIC firmware, it just not response when command not supported.
    // BMC will not know this failure is just one time fail or not support with legacy BIC.
    //
    // Try standard command for one time, so that we can still get reading if it is legacy BIC.
    // Keep snr_read_support remain UNKNOWN_CMD, so BMC can retry accurate command next time.
    ret = bic_get_std_sensor(slot_id, sensor_num, sensor, intf);
  }

  return ret;
}

// APP - Get Device ID
// Netfn: 0x06, Cmd: 0x01
int
bic_get_dev_id(uint8_t slot_id, ipmi_dev_id_t *dev_id, uint8_t intf) {
  uint8_t rlen = 0;
  return bic_data_send(slot_id, NETFN_APP_REQ, CMD_APP_GET_DEVICE_ID, NULL, 0, (uint8_t *) dev_id, &rlen, intf);
}

// APP - Get Device ID
// Netfn: 0x06, Cmd: 0x04
int
bic_get_self_test_result(uint8_t slot_id, uint8_t *self_test_result, uint8_t intf) {
  uint8_t rlen = 0;
  return bic_data_send(slot_id, NETFN_APP_REQ, CMD_APP_GET_SELFTEST_RESULTS, NULL, 0, (uint8_t *)self_test_result, &rlen, intf);
}

// Storage - Get FRUID info
// Netfn: 0x0A, Cmd: 0x10
int
bic_get_fruid_info(uint8_t slot_id, uint8_t fru_id __attribute__((unused)), ipmi_fruid_info_t *info, uint8_t intf) {
  uint8_t rlen = 0;
  uint8_t fruid = 0;
  return bic_data_send(slot_id, NETFN_STORAGE_REQ, CMD_STORAGE_GET_FRUID_INFO, &fruid, 1, (uint8_t *) info, &rlen, intf);
}

// Storage - Reserve SDR
// Netfn: 0x0A, Cmd: 0x22
static int
_get_sdr_rsv(uint8_t slot_id, uint8_t *rsv, uint8_t intf) {
  uint8_t rlen = 0;
  return bic_data_send(slot_id, NETFN_STORAGE_REQ, CMD_STORAGE_RSV_SDR, NULL, 0, (uint8_t *) rsv, &rlen, intf);
}

// OEM - Get extended SDR
// Netfn: 0x38, Cmd: 0xC0
static int
_get_sdr(uint8_t slot_id, ipmi_sel_sdr_req_t *req, ipmi_sel_sdr_res_t *res, uint8_t *rlen, uint8_t intf) {
  int ret = 0;
  uint8_t tbuf[MAX_IPMB_REQ_LEN] = {0};
  uint8_t rbuf[MAX_IPMB_RES_LEN] = {0};
  uint8_t tlen = IANA_ID_SIZE + sizeof(ipmi_sel_sdr_req_t);

  memcpy(tbuf, (uint8_t *)&IANA_ID, IANA_ID_SIZE);
  memcpy(&tbuf[IANA_ID_SIZE], (uint8_t *)req, sizeof(ipmi_sel_sdr_req_t));
  ret = bic_data_send(slot_id, NETFN_OEM_1S_REQ, BIC_CMD_OEM_GET_EXTENDED_SDR, tbuf, tlen, rbuf, rlen, intf);
  memcpy(res, &rbuf[IANA_ID_SIZE], (*rlen > 3) ? (*rlen - IANA_ID_SIZE) : 0);
  *rlen = (*rlen) - IANA_ID_SIZE;
  return ret;
}

int
bic_get_sdr(uint8_t slot_id, ipmi_sel_sdr_req_t *req, ipmi_sel_sdr_res_t *res, uint8_t *rlen, uint8_t intf) {
  int ret;
  uint8_t tbuf[MAX_IPMB_RES_LEN] = {0};
  uint8_t rbuf[MAX_IPMB_RES_LEN] = {0};
  uint8_t tlen;
  uint8_t len;
  ipmi_sel_sdr_res_t *tres;
  sdr_rec_hdr_t *hdr;

  tres = (ipmi_sel_sdr_res_t *) tbuf;

  // Get SDR reservation ID for the given record
  ret = _get_sdr_rsv(slot_id, rbuf, intf);
  if (ret < 0) {
    syslog(LOG_ERR, "%s() _get_sdr_rsv returns %d\n", __func__, ret);
    return ret;
  }

  req->rsv_id = (rbuf[1] << 8) | rbuf[0];

  // Initialize the response length to zero
  *rlen = 0;

  // Read SDR Record Header
  req->offset = 0;
  req->nbytes = sizeof(sdr_rec_hdr_t);

  ret = _get_sdr(slot_id, req, (ipmi_sel_sdr_res_t *)tbuf, &tlen, intf);
  if (ret < 0) {
    syslog(LOG_ERR, "%s() _get_sdr returns %d\n", __func__, ret);
    return ret;
  }

  // Copy the next record id to response
  res->next_rec_id = tres->next_rec_id;

  // Copy the header excluding first two bytes(next_rec_id)
  memcpy(res->data, tres->data, tlen-2);

  // Update response length and offset for next requesdr_rec_hdr_t
  *rlen += tlen-2;
  req->offset = tlen-2;

  // Find length of data from header info
  hdr = (sdr_rec_hdr_t *) tres->data;
  len = hdr->len;

  // Keep reading chunks of SDR record in a loop
  while (len > 0) {
    if (len > SDR_READ_COUNT_MAX) {
      req->nbytes = SDR_READ_COUNT_MAX;
    } else {
      req->nbytes = len;
    }

    ret = _get_sdr(slot_id, req, (ipmi_sel_sdr_res_t *)tbuf, &tlen, intf);
    if (ret < 0) {
      syslog(LOG_ERR, "%s() _get_sdr returns %d\n", __func__, ret);
      return ret;
    }

    // Copy the data excluding the first two bytes(next_rec_id)
    memcpy(&res->data[req->offset], tres->data, tlen-2);

    // Update response length, offset for next request, and remaining length
    *rlen += tlen-2;
    req->offset += tlen-2;
    len -= tlen-2;
  }

  return BIC_STATUS_SUCCESS;
}

// Storage - Get SDR
// Netfn: 0x0A, Cmd: 0x11
static int
_read_fruid(uint8_t slot_id, uint8_t fru_id, uint32_t offset, uint8_t count, uint8_t *rbuf, uint8_t *rlen, uint8_t intf) {
  uint8_t tbuf[4] = {0};
  uint8_t tlen;

  tbuf[0] = fru_id;
  tbuf[1] = offset & 0xFF;
  tbuf[2] = (offset >> 8) & 0xFF;
  tbuf[3] = count;
  tlen = 4;
  return bic_data_send(slot_id, NETFN_STORAGE_REQ, CMD_STORAGE_READ_FRUID_DATA, tbuf, tlen, rbuf, rlen, intf);
}

int
bic_read_fruid(uint8_t slot_id, uint8_t fru_id, const char *path, int *fru_size, uint8_t intf) {
  int ret = 0;
  uint32_t nread;
  uint32_t offset;
  uint8_t count;
  uint8_t rbuf[MAX_IPMB_RES_LEN] = {0};
  uint8_t rlen = 0;
  int fd;
  ssize_t bytes_wr;
  ipmi_fruid_info_t info;

  // Remove the file if exists already
  unlink(path);

  // Open the file exclusively for write
  fd = open(path, O_WRONLY | O_CREAT | O_EXCL, 0666);
  if (fd < 0) {
    syslog(LOG_ERR, "bic_read_fruid: open fails for path: %s\n", path);
    goto error_exit;
  }

  // Read the FRUID information
  ret = bic_get_fruid_info(slot_id, fru_id, &info, intf);
  if (ret) {
    syslog(LOG_ERR, "bic_read_fruid: bic_read_fruid_info returns %d\n", ret);
    goto error_exit;
  }

  // Indicates the size of the FRUID
  nread = (info.size_msb << 8) | info.size_lsb;
  if (nread > FRUID_SIZE) {
    nread = FRUID_SIZE;
  }

  *fru_size = nread;
  if (*fru_size == 0)
     goto error_exit;

  // Read chunks of FRUID binary data in a loop
  offset = 0;
  while (nread > 0) {
    if (nread > FRUID_READ_COUNT_MAX) {
      count = FRUID_READ_COUNT_MAX;
    } else {
      count = nread;
    }

    ret = _read_fruid(slot_id, fru_id, offset, count, rbuf, &rlen, intf);
    if (ret) {
      syslog(LOG_ERR, "bic_read_fruid: ipmb send fails\n");
      goto error_exit;
    }

    // Ignore the first byte as it indicates length of response
    bytes_wr = write(fd, &rbuf[1], rlen-1);
    if (bytes_wr != rlen-1) {
      syslog(LOG_ERR, "bic_read_fruid: write to FRU failed\n");
      return -1;
    }

    // Update offset
    offset += (rlen-1);
    nread -= (rlen-1);
  }

error_exit:
  if (fd > 0 ) {
    close(fd);
  }

  return ret;
}

// Storage - Get SDR
// Netfn: 0x0A, Cmd: 0x12
static int
_write_fruid(uint8_t slot_id, uint8_t fru_id, uint32_t offset, uint8_t count, uint8_t *buf, uint8_t intf) {
  int ret;
  uint8_t tbuf[64] = {0};
  uint8_t rbuf[MAX_IPMB_RES_LEN] = {0};
  uint8_t tlen = 0;
  uint8_t rlen = 0;

  tbuf[0] = fru_id;
  tbuf[1] = offset & 0xFF;
  tbuf[2] = (offset >> 8) & 0xFF;
  memcpy(&tbuf[3], buf, count);
  tlen = count + 3;

  ret = bic_data_send(slot_id, NETFN_STORAGE_REQ, CMD_STORAGE_WRITE_FRUID_DATA, tbuf, tlen, rbuf, &rlen, intf);
  if ( rbuf[0] != count ) {
    syslog(LOG_WARNING, "%s() Failed to write fruid data. %d != %d \n", __func__, rbuf[0], count);
    return -1;
  }

  return ret;
}

int
bic_write_fruid(uint8_t slot_id, uint8_t fru_id, const char *path, uint8_t intf) {
  int ret = -1;
  int fd, count;
  uint32_t offset;
  uint8_t buf[64] = {0};

  // Open the file exclusively for read
  fd = open(path, O_RDONLY, 0666);
  if (fd < 0) {
    syslog(LOG_ERR, "%s() Failed to open %s\n", __func__, path);
    goto error_exit;
  }

  // Write chunks of FRUID binary data in a loop
  offset = 0;
  while (1) {
    // Read from file
    count = read(fd, buf, FRUID_WRITE_COUNT_MAX);
    if (count <= 0) {
      break;
    }

    // Write to the FRUID
    ret = _write_fruid(slot_id, fru_id, offset, count, buf, intf);
    if (ret) {
      break;
    }

    // Update counter
    offset += count;
  }

error_exit:
  if (fd > 0 ) {
    close(fd);
  }

  return ret;
}

// OEM - Get Firmware Version
// Netfn: 0x38, Cmd: 0x0B
static int
_bic_get_fw_ver(uint8_t slot_id, uint8_t fw_comp, uint8_t *ver, uint8_t intf) {
  uint8_t tbuf[16] = {0x00};
  uint8_t rbuf[32] = {0x00};
  uint8_t tlen = IANA_ID_SIZE;
  uint8_t rlen = sizeof(rbuf);
  uint8_t type = TYPE_1OU_UNKNOWN;
  int ret = BIC_STATUS_FAILURE;

  if (ver == NULL) {
    return -1;
  }

  // Fill the IANA ID
  if ((intf == FEXP_BIC_INTF) && (fw_comp == FW_SB_BIC) &&
      !bic_get_1ou_type(slot_id, &type) && (type == TYPE_1OU_VERNAL_FALLS_WITH_AST)) {
    memcpy(tbuf, (uint8_t *)&VF_IANA_ID, IANA_ID_SIZE);
  } else {
    memcpy(tbuf, (uint8_t *)&IANA_ID, IANA_ID_SIZE);
  }
  if ((fw_comp == FW_1OU_RETIMER) || (fw_comp == FW_3OU_RETIMER)) {
    tbuf[tlen++] = UPDATE_RETIMER; // firmware type: retimer
  } else {
    tbuf[tlen++] = fw_comp;
  }

  ret = bic_data_send(slot_id, NETFN_OEM_1S_REQ, CMD_OEM_1S_GET_FW_VER, tbuf, tlen, rbuf, &rlen, intf);
  // rlen should be greater than or equal to 4 (IANA + Data1 +...+ DataN)
  if ( ret < 0 || rlen < 4 ) {
    syslog(LOG_ERR, "%s: ret: %d, rlen: %d, slot_id:%x, intf:%x\n", __func__, ret, rlen, slot_id, intf);
  } else {
    //Ignore IANA ID
    memcpy(ver, &rbuf[3], rlen-3);
    ret = BIC_STATUS_SUCCESS;
  }
  switch (fw_comp) {
    case FW_SB_BIC:
    case FW_1OU_BIC:
    case FW_2OU_BIC:
    case FW_3OU_BIC:
    case FW_4OU_BIC:
    case FW_BB_BIC:
    case COMPNT_CXL:
      ver[rlen - 2] = '\0';
      break;
    default:
      // do nothing
      break;
  }

  return ret;
}

// It's an API and provided to fw-util
int
bic_get_fw_ver(uint8_t slot_id, uint8_t comp, uint8_t *ver) {
  uint8_t fw_comp = 0x0;
  uint8_t intf = 0x0;
  int ret = BIC_STATUS_FAILURE;

  //get the component
  switch (comp) {
    case FW_1OU_BIC:
    case FW_2OU_BIC:
    case FW_3OU_BIC:
    case FW_4OU_BIC:
    case FW_BB_BIC:
      fw_comp = FW_SB_BIC;
      break;
    case FW_1OU_CXL:
      fw_comp = COMPNT_CXL;
      break;
    case FW_1OU_RETIMER:
    case FW_3OU_RETIMER:
      fw_comp = UPDATE_RETIMER;
      break;
    default:
      fw_comp = comp;
      break;
  }

  //get the intf
  switch (comp) {
    case FW_CPLD:
    case FW_ME:
    case FW_SB_BIC:
    case FW_VR_VCCIN:
    case FW_VR_VCCD:
    case FW_VR_VCCINFAON:
      intf = NONE_INTF;
      break;
    case FW_1OU_BIC:
    case FW_1OU_CPLD:
    case FW_1OU_CXL:
    case FW_1OU_RETIMER:
      intf = FEXP_BIC_INTF;
      break;
    case FW_2OU_BIC:
    case FW_2OU_CPLD:
    case FW_2OU_PESW_CFG_VER:
    case FW_2OU_PESW_FW_VER:
    case FW_2OU_PESW_BL0_VER:
    case FW_2OU_PESW_BL1_VER:
    case FW_2OU_PESW_PART_MAP0_VER:
    case FW_2OU_PESW_PART_MAP1_VER:
      intf = REXP_BIC_INTF;
      break;
    case FW_BB_BIC:
    case FW_BB_CPLD:
      intf = BB_BIC_INTF;
      break;
    case FW_3OU_BIC:
    case FW_3OU_RETIMER:
      intf = EXP3_BIC_INTF;
      break;
    case FW_4OU_BIC:
      intf = EXP4_BIC_INTF;
      break;
  }

  //run cmd
  switch (comp) {
    case FW_CPLD:
    case FW_ME:
    case FW_SB_BIC:
    case FW_VR_VCCIN:
    case FW_VR_VCCD:
    case FW_VR_VCCINFAON:
    case FW_1OU_BIC:
    case FW_1OU_CXL:
    case FW_2OU_BIC:
    case FW_2OU_PESW_CFG_VER:
    case FW_2OU_PESW_FW_VER:
    case FW_2OU_PESW_BL0_VER:
    case FW_2OU_PESW_BL1_VER:
    case FW_2OU_PESW_PART_MAP0_VER:
    case FW_2OU_PESW_PART_MAP1_VER:
    case FW_BB_BIC:
    case FW_3OU_BIC:
    case FW_4OU_BIC:
    case FW_1OU_RETIMER:
    case FW_3OU_RETIMER:
      ret = _bic_get_fw_ver(slot_id, fw_comp, ver, intf);
      break;
    case FW_1OU_CPLD:
    case FW_2OU_CPLD:
      ret = bic_get_exp_cpld_ver(slot_id, fw_comp, ver, 0/*bus 0*/, 0x80/*8-bit addr*/, intf);
      break;
    case FW_BB_CPLD:
      ret = bic_get_cpld_ver(slot_id, fw_comp, ver, 0/*bus 0*/, 0x80/*8-bit addr*/, intf);
      break;
  }

  return ret;
}

int
bic_enable_ssd_sensor_monitor(uint8_t slot_id, bool enable, uint8_t intf) {
  uint8_t tbuf[4] = {0x00};
  uint8_t tlen = IANA_ID_SIZE;
  uint8_t rbuf[16] = {0};
  uint8_t rlen = 0;

  // Fill the IANA ID
  memcpy(tbuf, (uint8_t *)&IANA_ID, IANA_ID_SIZE);
  tbuf[tlen++] = ( enable == true )?0x1:0x0;

  return bic_data_send(slot_id, NETFN_OEM_1S_REQ, BIC_CMD_OEM_BIC_SNR_MONITOR, tbuf, tlen, rbuf, &rlen, intf);
}

int
bic_get_1ou_type(uint8_t slot_id, uint8_t *type) {
  char key[MAX_KEY_LEN];
  char value[MAX_VALUE_LEN] = {0};
  uint8_t tbuf[16] = {0};
  uint8_t rbuf[16] = {0};
  uint8_t rlen = sizeof(rbuf);
  int ret = 0, retry;

  if (type == NULL) {
    return -1;
  }

  snprintf(key, sizeof(key), KV_SLOT_GET_1OU_TYPE, slot_id);
  if (kv_get(key, value, NULL, 0) == 0) {
    ret = atoi(value);
    if (ret >= 0 && ret <= 255) {
     *type = (uint8_t)ret;
      return 0;
    }
  }

  ret = bic_get_card_type(slot_id, CARD_TYPE_1OU, type);
  if (ret) {
    memcpy(tbuf, (uint8_t *)&IANA_ID, IANA_ID_SIZE);  // Fill the IANA ID
    for (retry = 0; retry < 3; retry++) {
      ret = bic_data_send(slot_id, NETFN_OEM_1S_REQ, BIC_CMD_OEM_GET_BOARD_ID, tbuf, 3, rbuf, &rlen, FEXP_BIC_INTF);
      if (ret) {
        continue;
      }

      // Map board_id to card_type
      switch (rbuf[3]) {
        case VF_1U:
          *type = TYPE_1OU_VERNAL_FALLS_WITH_AST;
          break;
        case RF_1U:
          *type = TYPE_1OU_RAINBOW_FALLS;
          break;
        case OP_1U:
          *type = TYPE_1OU_OLMSTEAD_POINT;
          break;
        default:
          *type = TYPE_1OU_UNKNOWN;
          break;
      }
      break;
    }
  }

  if (ret) {
    syslog(LOG_WARNING, "[%s] fail at slot%d", __func__, slot_id);
    return -1;
  }

  snprintf(value, sizeof(value), "%u", *type);
  kv_set(key, value, 0, 0);

  return 0;
}

int
bic_set_amber_led(uint8_t slot_id, uint8_t dev_id, uint8_t status, uint8_t intf) {
  uint8_t tbuf[5] = {0x00};
  uint8_t rbuf[2] = {0};
  uint8_t rlen = 0;
  int ret = 0;
  int retry = 0;

  // Fill the IANA ID
  memcpy(tbuf, (uint8_t *)&IANA_ID, IANA_ID_SIZE);

  tbuf[3] = dev_id; // 0'base
  tbuf[4] = status; // 0->off, 1->on
  while (retry < 3) {
    ret = bic_data_send(slot_id, NETFN_OEM_1S_REQ, BIC_CMD_OEM_SET_AMBER_LED, tbuf, 5, rbuf, &rlen, intf);
    if (ret == 0) break;
    retry++;
  }

  if (ret != 0) {
    syslog(LOG_WARNING, "[%s] fail at slot%u dev%u", __func__, slot_id, dev_id);
  }

  return ret;
}

int
bic_get_amber_led(uint8_t slot_id, uint8_t dev_id, uint8_t* status, uint8_t intf) {
  uint8_t tbuf[5] = {0x00};
  uint8_t rbuf[4] = {0};
  uint8_t rlen = 0;
  int ret = 0;

  if (!status) {
    return -1;
  }
  // Fill the IANA ID
  memcpy(tbuf, (uint8_t *)&IANA_ID, IANA_ID_SIZE);

  tbuf[3] = dev_id; // 0'base
  ret = bic_data_send(slot_id, NETFN_OEM_1S_REQ, BIC_CMD_OEM_GET_AMBER_LED, tbuf, 4, rbuf, &rlen, intf);
  if (ret != 0) {
    syslog(LOG_WARNING, "[%s] fail at slot%u dev%u", __func__, slot_id, dev_id);
  } else {
    *status = rbuf[3];
  }

  return ret;
}

// OEM - Get Post Code buffer
// Netfn: 0x38, Cmd: 0x12
int
bic_get_80port_record(uint8_t slot_id, uint8_t *rbuf, uint8_t *rlen, uint8_t intf) {
  int ret = 0;
  uint8_t tbuf[3] = {0};
  uint8_t tlen = sizeof(tbuf);

  // File the IANA ID
  memcpy(tbuf, (uint8_t *)&IANA_ID, IANA_ID_SIZE);

  ret = bic_data_send(slot_id, NETFN_OEM_1S_REQ, CMD_OEM_1S_GET_POST_BUF, tbuf, tlen, rbuf, rlen, intf);
  if ( ret < 0 ) {
    syslog(LOG_WARNING, "[%s] Cannot get the postcode buffer from slot%d", __func__, slot_id);
  } else {
    *rlen -= 3;
    memmove(rbuf, &rbuf[3], *rlen);
  }

  return ret;
}

// Custom Command for getting cpld version
int
bic_get_cpld_ver(uint8_t slot_id, uint8_t comp __attribute__((unused)), uint8_t *ver, uint8_t bus, uint8_t addr, uint8_t intf) {
  uint8_t tbuf[32] = {0};
  uint8_t rbuf[4] = {0};
  uint8_t tlen = 0;
  uint8_t rlen = 0;
  const uint32_t reg = 0x00200028; //for altera cpld

  tbuf[0] = (bus << 1) + 1;
  tbuf[1] = addr;
  tbuf[2] = 0x04; //read back 4 bytes
  tbuf[3] = (reg >> 24) & 0xff;
  tbuf[4] = (reg >> 16) & 0xff;
  tbuf[5] = (reg >> 8) & 0xff;
  tbuf[6] = (reg >> 0) & 0xff;
  tlen = 7;
  int ret = bic_data_send(slot_id, NETFN_APP_REQ, CMD_APP_MASTER_WRITE_READ, tbuf, tlen, rbuf, &rlen, intf);
  for (int i = 0; i < rlen; i++) ver[i] = rbuf[3-i];
  return ret;
}

// Custom Command for getting vr version/device id
int
bic_get_vr_device_id(uint8_t slot_id, uint8_t *devid, uint8_t *id_len, uint8_t bus, uint8_t addr, uint8_t intf) {
  uint8_t tbuf[16] = {0};
  uint8_t rbuf[16] = {0};
  uint8_t tlen = 0;
  uint8_t rlen = sizeof(rbuf);
  int ret = 0;

  //Get first byte to check device id length
  tbuf[0] = (bus << 1) + 1;
  tbuf[1] = addr;
  tbuf[2] = 0x01; // read back 1 bytes
  tbuf[3] = 0xAD; // get device id command
  tlen = 4;
  ret = bic_data_send(slot_id, NETFN_APP_REQ, CMD_APP_MASTER_WRITE_READ, tbuf, tlen, rbuf, &rlen, intf);
  if ( ret < 0 ) {
    syslog(LOG_WARNING, "%s() Failed to get vr device id, ret=%d", __func__, ret);
  } else {
    //Get full device id
    tbuf[2] = 1 + rbuf[0] ; // read back length byte + device_id bytes
    ret = bic_data_send(slot_id, NETFN_APP_REQ, CMD_APP_MASTER_WRITE_READ, tbuf, tlen, rbuf, &rlen, intf);
    if ( ret < 0 ) {
      syslog(LOG_WARNING, "%s() Failed to get vr device id, ret=%d", __func__, ret);
    } else {
      rlen = (*id_len > rbuf[0]) ? rbuf[0] : *id_len;
      *id_len = rbuf[0];
      memmove(devid, &rbuf[1], rlen);
    }
  }

  return ret;
}

int
bic_get_exp_cpld_ver(uint8_t slot_id, uint8_t comp __attribute__((unused)), uint8_t *ver, uint8_t bus, uint8_t addr, uint8_t intf) {
  uint8_t tbuf[32] = {0};
  uint8_t rbuf[4] = {0};
  uint8_t tlen = 0;
  uint8_t rlen = 0;
  int ret = 0;

  //mux
  tbuf[0] = (bus << 1) + 1; //bus
  tbuf[1] = 0xE2; //mux addr
  tbuf[2] = 0x00;
  tbuf[3] = 0x02;
  tlen = 4;

  ret = bic_data_send(slot_id, NETFN_APP_REQ, CMD_APP_MASTER_WRITE_READ, tbuf, tlen, rbuf, &rlen, intf);
  if ( ret < 0 ) {
    syslog(LOG_WARNING, "%s() Failed to send the command to switch the mux. ret=%d", __func__, ret);
    goto error_exit;
  }

  //read cpld
  tbuf[1] = addr;
  tbuf[2] = 0x04; //read cnt
  tbuf[3] = 0xC0; //data 1
  tbuf[4] = 0x00; //data 2
  tbuf[5] = 0x00; //data 3
  tbuf[6] = 0x00; //data 4
  tlen = 7;

  ret = bic_data_send(slot_id, NETFN_APP_REQ, CMD_APP_MASTER_WRITE_READ, tbuf, tlen, ver, &rlen, intf);
  if ( ret < 0 ) {
    syslog(LOG_WARNING, "%s() Failed to send the command code to get cpld ver. ret=%d", __func__, ret);
  }

error_exit:
  return ret;
}

int
bic_is_exp_prsnt(uint8_t slot_id) {
  uint8_t tbuf[4] = {0};
  uint8_t rbuf[8] = {0};
  uint8_t tlen = 4;
  uint8_t rlen = 0;
  int ret = 0, val = 0;
  int retry = 0;
  char key[MAX_KEY_LEN] = {0};
  char tmp_str[MAX_VALUE_LEN] = {0};
  uint8_t server_type = 0;

  snprintf(key, sizeof(key), KV_SLOT_IS_M2_EXP_PRESENT, slot_id);
  if (!kv_get(key, tmp_str, NULL, 0)) {
    val = atoi(tmp_str);
    return val;
  }

  tbuf[0] = 0x01; //bus id
  tbuf[1] = 0x42; //slave addr
  tbuf[2] = 0x01; //read 1 byte
  tbuf[3] = 0x05; //register offset

  while (retry++ < 3) {
    ret = bic_data_send(slot_id, NETFN_APP_REQ, CMD_APP_MASTER_WRITE_READ, tbuf, tlen, rbuf, &rlen, NONE_INTF);
    if (!ret)
      break;
  }
  if (ret < 0) {
    return -1;
  } else {
    val = ((rbuf[0] & 0xC) >> 2) ^ 0x3;  // (PRESENT_2OU | PRESENT_1OU)
  }
  server_type = fby35_common_get_slot_type(slot_id);
  if ((server_type == SERVER_TYPE_GL) || (server_type == SERVER_TYPE_HD)) {
    uint8_t type_1ou = 0;
    if ((val & PRESENT_1OU) == PRESENT_1OU) {
      ret = bic_get_1ou_type(slot_id, &type_1ou);
      if ((ret == 0) && (type_1ou == TYPE_1OU_OLMSTEAD_POINT)) {
        // For Olympic 2.0 system, bit 0 is 1OU present status,  bit 1 is 3OU present status
        if ((val & PRESENT_2OU) == PRESENT_2OU) {
            val |= (PRESENT_3OU | PRESENT_4OU);
        }
        val |= PRESENT_2OU;
      }
    }
  }
  snprintf(tmp_str, sizeof(tmp_str), "%d", val);
  kv_set(key, tmp_str, 0, 0);

  return val;
}

int
bic_is_e1s_prsnt(uint8_t slot_id,uint8_t ou_num,uint8_t e1s_num){ //get E1.S Device Present for OP2
  uint8_t tbuf[4] = {0};
  uint8_t rbuf[1] = {0};
  uint8_t tlen = 4;
  uint8_t rlen = 0;
  uint8_t is_e1s_prsnt = 0; //e1s low present

  tbuf[0] = 0x01; //bus id
  tbuf[1] = 0x42; //slave addr
  tbuf[2] = 0x01; //read 1 byte

  //register offset
  switch(ou_num){
    case OP_1OU:
      tbuf[3] = 0x80;
      break;
    case OP_2OU:
      tbuf[3] = 0x81;
      break;
    case OP_3OU:
      tbuf[3] = 0x82;
      break;
    case OP_4OU:
      tbuf[3] = 0x83;
      break;
    default:
      break;
  }

  if(bic_data_send(slot_id, NETFN_APP_REQ, CMD_APP_MASTER_WRITE_READ, tbuf, tlen, rbuf, &rlen, NONE_INTF)){
    syslog(LOG_WARNING, "%s() Failed to send the command code to get %dOU E1S present.", __func__, ou_num);
    return 0;
  }

  switch(e1s_num){
    case OP_E1S_0:
      is_e1s_prsnt = rbuf[0] & OP_E1S_0_PRSNT;
      break;
    case OP_E1S_1:
      is_e1s_prsnt = rbuf[0] & OP_E1S_1_PRSNT;
      break;
    case OP_E1S_2:
      is_e1s_prsnt = rbuf[0] & OP_E1S_2_PRSNT;
      break;
    case OP_E1S_3:
      is_e1s_prsnt = rbuf[0] & OP_E1S_3_PRSNT;
      break;
    case OP_E1S_4:
      is_e1s_prsnt = rbuf[0] & OP_E1S_4_PRSNT;
      break;
    default:
      break;
  }

  if(!is_e1s_prsnt){
    return 1;
  }
  else{
    return 0;
  }
}

/*
  0x6 0x4: Get Self-Test Results
  Byte 1 - Completion Code
  Byte 2
    = 55h - No error. All Self-Tests Passed.
    = 81h - Firmware entered Recovery bootloader mode
  Byte 3 For byte 2 = 55h, 56h, FFh:
    =00h
    =02h - recovery mode entered by IPMI command "Force ME Recovery"
*/

int me_get_self_test_result(uint8_t slot_id, uint8_t* rbuf) {
  uint8_t tbuf[256] = {0x00};
  uint8_t tlen = 0;
  uint8_t rlen = 0;

  tbuf[0] = NETFN_APP_REQ << 2;
  tbuf[1] = CMD_APP_GET_SELFTEST_RESULTS;
  tlen = 2;

  return bic_me_xmit(slot_id, tbuf, tlen, rbuf, &rlen);
}

/*
    0x2E 0xDF: Force Intel ME Recovery
Request
  Byte 1:3 = Intel Manufacturer ID - 000157h, LS byte first.

  Byte 4 - Command
    = 01h Restart using Recovery Firmware
      (Intel ME FW configuration is not restored to factory defaults)
    = 02h Restore Factory Default Variable values and restart the Intel ME FW
    = 03h PTT Initial State Restore
Response
  Byte 1 - Completion Code
  = 00h - Success
  (Remaining standard Completion Codes are shown in Section 2.12)
  = 81h - Unsupported Command parameter value in the Byte 4 of the request.

  Byte 2:4 = Intel Manufacturer ID - 000157h, LS byte first.
*/
int
me_recovery(uint8_t slot_id, uint8_t command) {
  uint8_t tbuf[256] = {0x00};
  uint8_t rbuf[256] = {0x00};
  uint8_t tlen = 0;
  uint8_t rlen = 0;
  int ret = 0;
  int retry = 0;

  while (retry <= RETRY_3_TIME) {
    tbuf[0] = 0xB8;
    tbuf[1] = 0xDF;
    tbuf[2] = 0x57;
    tbuf[3] = 0x01;
    tbuf[4] = 0x00;
    tbuf[5] = command;
    tlen = 6;

    ret = bic_me_xmit(slot_id, tbuf, tlen, rbuf, &rlen);
    if (ret) {
      retry++;
      sleep(1);
      continue;
    }
    else
      break;
  }
  if (retry > RETRY_3_TIME) { //if the third retry still failed, return -1
    syslog(LOG_CRIT, "%s: FRU: %d, Restart using Recovery Firmware failed..., retried: %d", __func__, slot_id, retry);
    return -1;
  }

  sleep(10);
  retry = 0;
  memset(&tbuf, 0, 256);
  memset(&rbuf, 0, 256);
  //Using ME self-test result to check if the ME Recovery Command Success or not
  while (retry <= RETRY_3_TIME) {
    if (me_get_self_test_result(slot_id, rbuf) != 0) {
      retry++;
      sleep(1);
      continue;
    }

    //if Get Self-Test Results is 0x55 0x00, means No error. All Self-Tests Passed.
    //if Get Self-Test Results is 0x81 0x02, means Firmware entered Recovery bootloader mode
    if ( (command == RECOVERY_MODE) && (rbuf[1] == 0x81) && (rbuf[2] == 0x02) ) {
      return 0;
    }
    else if ( (command == RESTORE_FACTORY_DEFAULT) && (rbuf[1] == 0x55) && (rbuf[2] == 0x00) ) {
      return 0;
    }
    else {
      return -1;
    }
  }
  if (retry > RETRY_3_TIME) { //if the third retry still failed, return -1
    syslog(LOG_CRIT, "%s: FRU: %d, Restore Factory Default failed..., retried: %d", __func__, slot_id, retry);
    return -1;
  }
  return 0;
}

void
get_pmic_err_str(uint8_t err_type, char* str, uint8_t len) {
  const char *err_str[] = {
    "SWAout OV", "SWBout OV", "SWCout OV", "SWDout OV", "Vin Bulk OV",
    "Vin Mgmt OV", "SWAout UV", "SWBout UV", "SWCout UV", "SWDout UV",
    "Vin Bulk UV", "Vin Mgmt to Vin Bulk Switchover", "High Temp Warning",
    "Vout 1.8V Power Good", "High Current Warning", "Current Limit Warning",
    "Critical Temp Shutdown", "Unknown"
  };

  if (str == NULL) {
    return;
  }

  err_type = (err_type < ARRAY_SIZE(err_str)) ? err_type : (ARRAY_SIZE(err_str) - 1);
  strncpy(str, err_str[err_type], len);
}

int
me_reset(uint8_t slot_id) {
  uint8_t tbuf[2] = {0x00};
  uint8_t rbuf[2] = {0x00};
  uint8_t tlen = 0;
  uint8_t rlen = 0;
  int ret = 0;
  int retry = 0;

  while (retry <= RETRY_3_TIME) {
    tbuf[0] = 0x18;
    tbuf[1] = 0x02;
    tlen = 2;
    ret = bic_me_xmit(slot_id, tbuf, tlen, rbuf, &rlen);
    if (ret) {
      retry++;
      sleep(1);
      continue;
    }
    break;
  }
  if (retry > RETRY_3_TIME) { //if the third retry still failed, return -1
    syslog(LOG_CRIT, "%s: FRU: %d, ME Reset failed..., retried: %d", __func__, slot_id, retry);
    return -1;
  }
  return 0;
}

int
bic_switch_mux_for_bios_spi(uint8_t slot_id, uint8_t mux) {
  uint8_t tbuf[5] = {0};
  uint8_t rbuf[1] = {0};
  uint8_t tlen = 5;
  uint8_t rlen = 0;
  int ret = 0;

  tbuf[0] = 0x01; //bus id
  tbuf[1] = 0x42; //slave addr
  tbuf[2] = 0x01; //read 1 byte
  tbuf[3] = 0x00; //register offset
  tbuf[4] = mux;  //mux setting

  ret = bic_data_send(slot_id, NETFN_APP_REQ, CMD_APP_MASTER_WRITE_READ, tbuf, tlen, rbuf, &rlen, NONE_INTF);

  if ( ret < 0 ) {
    return -1;
  }

  return 0;
}

int
bic_get_gpio_config(uint8_t slot_id, uint8_t gpio, uint8_t *data) {
  uint8_t tbuf[13] = {0x00};
  uint8_t rbuf[6] = {0x00};
  uint8_t rlen = 0;
  uint8_t tlen = sizeof(tbuf);
  uint8_t index = 0;
  uint8_t pin = 0;
  int ret = 0;

  // File the IANA ID
  memcpy(tbuf, (uint8_t *)&IANA_ID, IANA_ID_SIZE);

  //get the buffer index
  index = (gpio / 8) + 3; //3 is the size of IANA ID
  pin = 1 << (gpio % 8);
  tbuf[index] = pin;

  ret = bic_data_send(slot_id, NETFN_OEM_1S_REQ, CMD_OEM_1S_GET_GPIO_CONFIG, tbuf, tlen, rbuf, &rlen, NONE_INTF);
  *data = rbuf[3];
  return ret;
}

int
bic_set_gpio_config(uint8_t slot_id, uint8_t gpio, uint8_t data) {
  uint8_t tbuf[14] = {0x00};
  uint8_t rbuf[6] = {0x00};
  uint8_t rlen = 0;
  uint8_t tlen = sizeof(tbuf);
  uint8_t index = 0;
  uint8_t pin = 0;
  int ret = 0;

  // File the IANA ID
  memcpy(tbuf, (uint8_t *)&IANA_ID, IANA_ID_SIZE);

  //get the buffer index
  index = (gpio / 8) + 3; //3 is the size of IANA ID
  pin = 1 << (gpio % 8);
  tbuf[index] = pin;
  tbuf[13] = data & 0x1f;

  ret = bic_data_send(slot_id, NETFN_OEM_1S_REQ, CMD_OEM_1S_SET_GPIO_CONFIG, tbuf, tlen, rbuf, &rlen, NONE_INTF);
  return ret;
}

int
bic_set_gpio(uint8_t slot_id, uint8_t gpio_num, uint8_t value) {
  uint8_t tbuf[6] = {0x00};
  uint8_t rbuf[1] = {0};
  uint8_t tlen = 6;
  uint8_t rlen = 0;
  int ret = 0;

  // Fill the IANA ID
  memcpy(tbuf, (uint8_t *)&IANA_ID, IANA_ID_SIZE);

  tbuf[3] = 0x01;
  tbuf[4] = gpio_num;
  tbuf[5] = value;

  ret = bic_data_send(slot_id, NETFN_OEM_1S_REQ, BIC_CMD_OEM_GET_SET_GPIO, tbuf, tlen, rbuf, &rlen, NONE_INTF);

  if ( ret < 0 ) {
    return -1;
  }

  return 0;
}

int
remote_bic_set_gpio(uint8_t slot_id, uint8_t gpio_num, uint8_t value, uint8_t intf) {
  uint8_t tbuf[6] = {0x00};
  uint8_t rbuf[1] = {0};
  uint8_t tlen = 6;
  uint8_t rlen = 0;
  int ret = 0;

  // Fill the IANA ID
  memcpy(tbuf, (uint8_t *)&IANA_ID, IANA_ID_SIZE);

  tbuf[3] = 0x01;
  tbuf[4] = gpio_num;
  tbuf[5] = value;

  ret = bic_data_send(slot_id, NETFN_OEM_1S_REQ, BIC_CMD_OEM_GET_SET_GPIO, tbuf, tlen, rbuf, &rlen, intf);

  if ( ret < 0 ) {
    return -1;
  }

  return 0;
}

// Get all GPIO pin status
int
bic_get_gpio(uint8_t slot_id, bic_gpio_t *gpio, uint8_t intf) {
  uint8_t tbuf[4] = {0x00}; // IANA ID
  uint8_t rbuf[13] = {0x00};
  uint8_t rlen = 0;
  int ret;

  // Fill the IANA ID
  memcpy(tbuf, (uint8_t *)&IANA_ID, IANA_ID_SIZE);

  memset(gpio, 0, sizeof(*gpio));

  ret = bic_data_send(slot_id, NETFN_OEM_1S_REQ, CMD_OEM_1S_GET_GPIO, tbuf, 3, rbuf, &rlen, intf);
  if (ret != 0 || rlen < 3)
    return -1;

  rlen -= 3;
  if (rlen > sizeof(bic_gpio_t))
    rlen = sizeof(bic_gpio_t);

  // Ignore first 3 bytes of IANA ID
  memcpy((uint8_t*) gpio, &rbuf[3], rlen);

  return ret;
}

// Get an GPIO pin status
int
bic_get_one_gpio_status(uint8_t slot_id, uint8_t gpio_num, uint8_t *value){
  uint8_t tbuf[5] = {0x00};
  uint8_t rbuf[5] = {0x00};
  uint8_t tlen = 5;
  uint8_t rlen = 0;
  int ret = 0;

  // File the IANA ID
  memcpy(tbuf, (uint8_t *)&IANA_ID, IANA_ID_SIZE);
  tbuf[3] = 0x00;
  tbuf[4] = gpio_num;
  ret = bic_data_send(slot_id, NETFN_OEM_1S_REQ, BIC_CMD_OEM_GET_SET_GPIO, tbuf, tlen, rbuf, &rlen, NONE_INTF);
  *value = rbuf[4] & 0x01;
  return ret;
}

int
bic_get_exp_gpio(uint8_t slot_id, uint8_t gpio_num, uint8_t *value, uint8_t intf) {
  uint8_t tbuf[5] = {0x00};
  uint8_t rbuf[5] = {0x00};
  uint8_t tlen = 5;
  uint8_t rlen = 0;
  int ret = 0;

  if (value == NULL) {
    return -1;
  }
  // File the IANA ID
  memcpy(tbuf, (uint8_t *)&IANA_ID, IANA_ID_SIZE);
  tbuf[3] = 0x00;
  tbuf[4] = gpio_num;
  ret = bic_data_send(slot_id, NETFN_OEM_1S_REQ, BIC_CMD_OEM_GET_SET_GPIO, tbuf, tlen, rbuf, &rlen, intf);
  *value = rbuf[4] & 0x01;

  return ret;
}

int
bic_get_op_board_rev(uint8_t slot_id, uint8_t *rev, uint8_t intf) {
  enum {
    GPIO_OPA_BOARD_REV_0 = 20,
    GPIO_OPA_BOARD_REV_1 = 21,
    GPIO_OPA_BOARD_REV_2 = 22,
  };
  enum {
    GPIO_OPB_BOARD_REV_0 = 21,
    GPIO_OPB_BOARD_REV_1 = 22,
    GPIO_OPB_BOARD_REV_2 = 23,
  };
  uint8_t i = 0;
  uint8_t value = 0;
  uint8_t gpio_expa_rev[3] = {GPIO_OPA_BOARD_REV_2, GPIO_OPA_BOARD_REV_1, GPIO_OPA_BOARD_REV_0};
  uint8_t gpio_expb_rev[3] = {GPIO_OPB_BOARD_REV_2, GPIO_OPB_BOARD_REV_1, GPIO_OPB_BOARD_REV_0};
  uint8_t gpio_index = 0;
  if (rev == NULL) {
    return -1;
  }

  for (i = 0; i < sizeof(gpio_expa_rev); i++) {
    switch (intf) {
      case FEXP_BIC_INTF:
      case EXP3_BIC_INTF:
        gpio_index = gpio_expa_rev[i];
        break;
      case REXP_BIC_INTF:
      case EXP4_BIC_INTF:
        gpio_index = gpio_expb_rev[i];
        break;
      default:
        syslog(LOG_WARNING, "%s(): wrong interface %x", __func__, intf);
        return -1;
    }
    if (bic_get_exp_gpio(slot_id, gpio_index, &value, intf) < 0) {
      return -1;
    }
    *rev = (*rev) << 1;
    *rev |= value;
  }
  return 0;
}

int
bic_get_sys_guid(uint8_t slot_id, uint8_t *guid) {
  int ret;
  uint8_t rlen = 0;

  ret = bic_data_send(slot_id, NETFN_APP_REQ, CMD_APP_GET_SYSTEM_GUID, NULL, 0, guid, &rlen, NONE_INTF);
  if (rlen != SIZE_SYS_GUID) {
#ifdef DEBUG
    syslog(LOG_ERR, "bic_get_sys_guid: returned rlen of %d\n");
#endif
    return -1;
  }

  return ret;
}

int
bic_set_sys_guid(uint8_t slot_id, uint8_t *guid) {
  int ret;
  uint8_t rlen = 0;
  uint8_t rbuf[MAX_IPMB_RES_LEN]={0x00};

  ret = bic_data_send(slot_id, NETFN_OEM_REQ, CMD_OEM_SET_SYSTEM_GUID, guid, SIZE_SYS_GUID, rbuf, &rlen, NONE_INTF);

  return ret;
}

int
bic_do_sled_cycle(uint8_t slot_id) {
  uint8_t tbuf[5] = {0};
  uint8_t tlen = 5;

  tbuf[0] = 0x01; //bus id
  tbuf[1] = 0x1E; //slave addr
  tbuf[2] = 0x00; //read 0 byte
  tbuf[3] = 0x2B; //register offset
  tbuf[4] = 0x01; //excecute sled cycle
  tlen = 5;
  return bic_data_send(slot_id, NETFN_APP_REQ, CMD_APP_MASTER_WRITE_READ, tbuf, tlen, NULL, 0, BB_BIC_INTF);
}

// Only For Class 2
int
bic_set_fan_auto_mode(uint8_t crtl, uint8_t *status) {
  uint8_t tbuf[1] = {0};
  uint8_t rbuf[1] = {0};
  uint8_t tlen = 1;
  uint8_t rlen = 0;
  int ret = 0;
  int retry = 0;

  tbuf[0] = crtl;

  while (retry < 3) {
    ret = bic_data_send(FRU_SLOT1, NETFN_OEM_REQ, BIC_CMD_OEM_FAN_CTRL_STAT, tbuf, tlen, rbuf, &rlen, BB_BIC_INTF);
    if (ret == 0) break;
    retry++;
  }
  if (ret != 0) {
    return -1;
  }

  *status = rbuf[0];

  return 0;
}

// Only For Class 2
int
bic_set_fan_speed(uint8_t fan_id, uint8_t pwm) {
  uint8_t tbuf[5] = {0x00};
  uint8_t rbuf[1] = {0};
  uint8_t tlen = 5;
  uint8_t rlen = 0;
  int ret = 0;
  int retry = 0;

  // Fill the IANA ID
  memcpy(tbuf, (uint8_t *)&IANA_ID, IANA_ID_SIZE);

  tbuf[3] = fan_id;
  tbuf[4] = pwm;

  while (retry < 3) {
    ret = bic_data_send(FRU_SLOT1, NETFN_OEM_1S_REQ, BIC_CMD_OEM_BMC_FAN_CTRL, tbuf, tlen, rbuf, &rlen, BB_BIC_INTF);
    if ( ret == 0 ) break;
    retry++;
  }
  if (ret != 0) {
    return -1;
  }

  return 0;
}

// Only For Class 2
int
bic_manual_set_fan_speed(uint8_t fan_id, uint8_t pwm) {
  uint8_t tbuf[2] = {0};
  uint8_t rbuf[1] = {0};
  uint8_t tlen = 2;
  uint8_t rlen = 0;
  int ret = 0;
  int retry = 0;

  tbuf[0] = fan_id;
  tbuf[1] = pwm;

  while (retry < 3) {
    ret = bic_data_send(FRU_SLOT1, NETFN_OEM_REQ, BIC_CMD_OEM_SET_FAN_DUTY, tbuf, tlen, rbuf, &rlen, BB_BIC_INTF);
    if (ret == 0) break;
    retry++;
  }
  if (ret != 0) {
    return -1;
  }

  return 0;
}

// Only For Class 2
int
bic_get_fan_speed(uint8_t fan_id, float *value) {
  uint8_t tbuf[4] = {0x00};
  uint8_t rbuf[5] = {0};
  uint8_t tlen = 4;
  uint8_t rlen = 0;
  int ret = 0;
  int retry = 0;

  // Fill the IANA ID
  memcpy(tbuf, (uint8_t *)&IANA_ID, IANA_ID_SIZE);

  tbuf[3] = fan_id;

  while (retry < 3) {
    ret = bic_data_send(FRU_SLOT1, NETFN_OEM_1S_REQ, BIC_CMD_OEM_GET_FAN_RPM, tbuf, tlen, rbuf, &rlen, BB_BIC_INTF);
    if (ret == 0) break;
    retry++;
  }
  if (ret != 0) {
    return -1;
  }

  *value = (float)((rbuf[3] << 8)+ rbuf[4]);

  return 0;
}

// Only For Class 2
int
bic_get_fan_pwm(uint8_t fan_id, float *value) {
  uint8_t tbuf[4] = {0x00};
  uint8_t rbuf[4] = {0};
  uint8_t tlen = 4;
  uint8_t rlen = 0;
  int ret = 0;
  int retry = 0;

  // Fill the IANA ID
  memcpy(tbuf, (uint8_t *)&IANA_ID, IANA_ID_SIZE);

  tbuf[3] = fan_id;

  while (retry < 3) {
    ret = bic_data_send(FRU_SLOT1, NETFN_OEM_1S_REQ, BIC_CMD_OEM_GET_FAN_DUTY, tbuf, tlen, rbuf, &rlen, BB_BIC_INTF);
    if (ret == 0) break;
    retry++;
  }
  if (ret != 0) {
    return -1;
  }

  *value = (float)rbuf[3];

  return 0;
}

// Only For Class 2
int
bic_get_mb_prsnt(uint8_t slot, uint8_t *prsnt) {
  uint8_t rlen = 0;
  uint8_t tbuf[MAX_IPMB_REQ_LEN] = {0};
  uint8_t rbuf[MAX_IPMB_RES_LEN] = {0};

  memcpy(tbuf, (uint8_t *)&IANA_ID, IANA_ID_SIZE);
  tbuf[3] = 0x0; // get gpio
  tbuf[4] = (slot == FRU_SLOT1) ? BB_BIC_SLOT1_PRSNT_PIN : BB_BIC_SLOT3_PRSNT_PIN;
  if (bic_data_send(FRU_SLOT1, NETFN_OEM_1S_REQ, BIC_CMD_OEM_GET_SET_GPIO, tbuf, 5, rbuf, &rlen, BB_BIC_INTF) < 0) {
    syslog(LOG_WARNING, "%s(): fail to get MB present status", __func__);
    return -1;
  }
  *prsnt = rbuf[4];

  return 0;
}

// Only For Class 2
int
bic_notify_fan_mode(int mode) {
  uint8_t tlen = 0;
  uint8_t rlen = 0;
  uint8_t tbuf[MAX_IPMB_REQ_LEN] = {0};
  uint8_t rbuf[MAX_IPMB_RES_LEN] = {0};
  uint8_t slot1_prsnt = 0, slot3_prsnt = 0;
  BYPASS_MSG req;
  IPMI_SEL_MSG sel;
  GET_MB_INDEX_RESP resp;
  FAN_SERVICE_EVENT fan_event;


  bic_get_mb_prsnt(FRU_SLOT1, &slot1_prsnt);
  bic_get_mb_prsnt(FRU_SLOT3, &slot3_prsnt);
  //when one of slot not present, no need to notify another BMC
  if ((slot1_prsnt | slot3_prsnt) == NOT_PRESENT) {
    return 0;
  }

  memset(&req, 0, sizeof(req));
  memset(&sel, 0, sizeof(sel));
  memset(&fan_event, 0, sizeof(fan_event));
  memset(tbuf, 0, sizeof(tbuf));
  memset(rbuf, 0, sizeof(rbuf));

  sel.netfn = NETFN_STORAGE_REQ;
  sel.cmd = CMD_STORAGE_ADD_SEL;
  sel.record_type = SEL_SYS_EVENT_RECORD;
  sel.slave_addr = BRIDGE_SLAVE_ADDR << 1; // 8 bit
  sel.rev = SEL_IPMI_V2_REV;
  sel.snr_type = SEL_SNR_TYPE_FAN;
  sel.snr_num = BIC_SENSOR_SYSTEM_STATUS;
  sel.event_dir_type = SEL_ASSERT;
  fan_event.type = SYS_FAN_EVENT;
  if (bic_data_send(FRU_SLOT1, NETFN_OEM_REQ, BIC_CMD_OEM_GET_MB_INDEX, tbuf, 0, (uint8_t*) &resp, &rlen, BB_BIC_INTF) < 0) {
    syslog(LOG_WARNING, "%s(): fail to get MB index", __func__);
    return -1;
  }
  if (rlen == sizeof(GET_MB_INDEX_RESP)) {
    fan_event.slot = resp.index;
  } else {
    fan_event.slot = UNKNOWN_SLOT;
    syslog(LOG_WARNING, "%s(): wrong response while getting MB index", __func__);
  }

  memcpy(req.iana_id, (uint8_t *)&IANA_ID, IANA_ID_SIZE);
  req.bypass_intf = BMC_INTF;
  fan_event.mode = mode;

  memcpy(sel.event_data, (uint8_t*) &fan_event, MIN(sizeof(sel.event_data), sizeof(fan_event)));
  memcpy(req.bypass_data, (uint8_t*) &sel, MIN(sizeof(req.bypass_data), sizeof(sel)));

  tlen = IANA_ID_SIZE + 1 + sizeof(sel); // IANA ID + interface + add SEL command
  if (bic_data_send(FRU_SLOT1, NETFN_OEM_1S_REQ, CMD_OEM_1S_MSG_OUT, (uint8_t*) &req, tlen, rbuf, &rlen, BB_BIC_INTF) < 0) {
    syslog(LOG_WARNING, "%s(): fail to notify another BMC fan mode changed", __func__);
    return -1;
  }

  return 0;
}

int
bic_get_dev_power_status(uint8_t slot_id, uint8_t dev_id, uint8_t *nvme_ready, uint8_t *status, \
                         uint8_t *ffi, uint8_t *meff, uint16_t *vendor_id, uint8_t *major_ver, uint8_t *minor_ver, uint8_t intf, uint8_t board_type) {
  uint8_t tbuf[5] = {0x00}; // IANA ID
  uint8_t rbuf[11] = {0x00};
  uint8_t tlen = 5;
  uint8_t rlen = 0;
  uint8_t prsnt = PRESENT;
  int ret = 0;

  // Send the command
  if ((intf == FEXP_BIC_INTF) && (board_type == TYPE_1OU_VERNAL_FALLS_WITH_AST)) {
    // case 1OU E1S
    if ((bic_vf_get_e1s_present(slot_id, dev_id - 1, &prsnt) == 0) && (prsnt == NOT_PRESENT)) {
      return BIC_STATUS_FAILURE;
    }
    memcpy(tbuf, (uint8_t *)&VF_IANA_ID, IANA_ID_SIZE);
    tbuf[3] = mapping_vf_e1s_pwr[dev_id - 1];
  } else if (board_type == TYPE_1OU_OLMSTEAD_POINT) {
    memcpy(tbuf, (uint8_t *)&IANA_ID, IANA_ID_SIZE);
    switch(intf) {
    case FEXP_BIC_INTF:
    case REXP_BIC_INTF:
    case EXP3_BIC_INTF:
    case EXP4_BIC_INTF:
      tbuf[3] = mapping_op_e1s_pwr[dev_id - 1];
      break;
    default:
      // UNKNOWN_INTF
      syslog(LOG_ERR, "%s() Fail to get slot: %d device: %d power status, unknown intf %d", __func__, slot_id, dev_id, intf);
      return BIC_STATUS_FAILURE;
    }
  }
  else {
    syslog(LOG_ERR, "%s() Fail to get slot: %d device: %d power status, unknown board_type %d", __func__, slot_id, dev_id, board_type);
    return BIC_STATUS_FAILURE;
  }

  tbuf[4] = 0x3;  //get power status
  ret = bic_data_send(slot_id, NETFN_OEM_1S_REQ, CMD_OEM_1S_DEV_POWER, tbuf, tlen, rbuf, &rlen, intf);

  // Ignore first 3 bytes of IANA ID
  *status = rbuf[3];
  *nvme_ready = (intf == REXP_BIC_INTF)?rbuf[4]:0x1; //1 is assigned directly. for REXP_EXP_INTF, we assige it from rbuf[4]
  if ( ffi != NULL ) *ffi = rbuf[5];   // FFI_0 0:Storage 1:Accelerator
  if ( meff != NULL ) *meff = rbuf[6];  // MEFF  0x35: M.2 22110 0xF0: Dual M.2
  if ( vendor_id != NULL ) *vendor_id = (rbuf[7] << 8 ) | rbuf[8]; // PCIe Vendor ID
  if ( major_ver != NULL ) *major_ver = rbuf[9];  //FW version Major Revision
  if ( minor_ver != NULL ) *minor_ver = rbuf[10]; //FW version Minor Revision

  return ret;
}

int
bic_set_dev_power_status(uint8_t slot_id, uint8_t dev_id, uint8_t status, uint8_t intf, uint8_t board_type) {
  uint8_t tbuf[5]  = {0x00};
  uint8_t rbuf[10] = {0x00};
  uint8_t tlen = 0;
  uint8_t rlen = 0;
  uint8_t bus_num = 0;
  uint8_t table = 0;
  uint8_t prsnt_bit = 0;
  int fd = 0;
  int ret = 0;

  do {
    bus_num = fby35_common_get_bus_id(slot_id) + 4;

    //set the present status of M.2
    fd = i2c_open(bus_num, SB_CPLD_ADDR);
    if ( fd < 0 ) {
      printf("Cannot open /dev/i2c-%d\n", bus_num);
      ret = BIC_STATUS_FAILURE;
      goto error_exit;
    }

    if (board_type == TYPE_1OU_OLMSTEAD_POINT) {
      switch (intf) {
      case FEXP_BIC_INTF: //OP_1OU_EXP
        tbuf[0] = OP_E1S_PRSNT_CPLD_REG_1_2OU;
        table = OP_E1S_MAPPING_TABLE_INDEX_1_3OU;
        break;
      case REXP_BIC_INTF: //OP_2OU_EXP
        tbuf[0] = OP_E1S_PRSNT_CPLD_REG_1_2OU;
        table = OP_E1S_MAPPING_TABLE_INDEX_2_4OU;
        break;
      case EXP3_BIC_INTF: //OP_3OU_EXP
        tbuf[0] = OP_E1S_PRSNT_CPLD_REG_3_4OU;
        table = OP_E1S_MAPPING_TABLE_INDEX_1_3OU;
        break;
      case EXP4_BIC_INTF: //OP_4OU_EXP
        tbuf[0] = OP_E1S_PRSNT_CPLD_REG_3_4OU;
        table = OP_E1S_MAPPING_TABLE_INDEX_2_4OU;
        break;
      default:
        syslog(LOG_ERR, "%s() Fail to set slot: %d device: %d power status, unknown intf %d", __func__, slot_id, dev_id, intf);
        ret = BIC_STATUS_FAILURE;
        goto error_exit;
      }
      prsnt_bit = mapping_op_e1s_prsnt[table][dev_id - 1];
    } else if (((intf == FEXP_BIC_INTF) && (board_type == TYPE_1OU_VERNAL_FALLS_WITH_AST)) ||
        ((intf == REXP_BIC_INTF) && (board_type == E1S_BOARD))) {
      tbuf[0] = (intf == REXP_BIC_INTF )?M2_REG_2OU:M2_REG_1OU;
      // case 1/2OU E1S
      prsnt_bit = mapping_vf_e1s_prsnt[dev_id - 1];
    } else {
      syslog(LOG_ERR, "%s() Fail to set slot: %d device: %d power status, unknown board_type %d", __func__, slot_id, dev_id, board_type);
      ret = BIC_STATUS_FAILURE;
      goto error_exit;
    }

    tlen = 1;
    rlen = 1;
    ret = i2c_rdwr_msg_transfer(fd, SB_CPLD_ADDR << 1, tbuf, tlen, rbuf, rlen); //To get currently E1S present status from CPLD
    if ( ret < 0 ) {
      syslog(LOG_WARNING, "%s() Failed to do i2c_rdwr_msg_transfer, tlen=%d, ret", __func__, tlen);
      goto error_exit;
    }

    if ( status == M2_PWR_OFF ) {
      tbuf[1] = (rbuf[0] | (0x1 << (prsnt_bit)));
    } else {
      tbuf[1] = (rbuf[0] & ~(0x1 << (prsnt_bit)));
    }

    tlen = 2;
    rlen = 0;
    ret = i2c_rdwr_msg_transfer(fd, SB_CPLD_ADDR << 1, tbuf, tlen, rbuf, rlen); //To set E1S present status to specific bit
    if ( ret < 0 ) {
      syslog(LOG_WARNING, "%s() Failed to do i2c_rdwr_msg_transfer, tlen=%d", __func__, tlen);
      goto error_exit;
    }
  } while(0);
  // Send the command
  if ((intf == FEXP_BIC_INTF) && (board_type == TYPE_1OU_VERNAL_FALLS_WITH_AST)) {
    // case 1OU E1S
    memcpy(tbuf, (uint8_t *)&VF_IANA_ID, IANA_ID_SIZE);
    tbuf[3] = mapping_vf_e1s_pwr[dev_id - 1];
  } else if (board_type == TYPE_1OU_OLMSTEAD_POINT){
    memcpy(tbuf, (uint8_t *)&IANA_ID, IANA_ID_SIZE);
    tbuf[3] = mapping_op_e1s_pwr[dev_id - 1];
  } else {
    ret = BIC_STATUS_FAILURE;
    goto error_exit;
  }

  tbuf[4] = status;  //set power status
  tlen = 5;

  ret = bic_data_send(slot_id, NETFN_OEM_1S_REQ, CMD_OEM_1S_DEV_POWER, tbuf, tlen, rbuf, &rlen, intf);

error_exit:
  if ( fd > 0 ) close(fd);
  return ret;
}

int
bic_disable_sensor_monitor(uint8_t slot_id, uint8_t dis, uint8_t intf) {
  uint8_t tbuf[8] = {0x00}; // IANA ID
  uint8_t rbuf[8] = {0x00};
  uint8_t rlen = sizeof(rbuf);

  // Fill the IANA ID
  memcpy(tbuf, (uint8_t *)&IANA_ID, IANA_ID_SIZE);

  tbuf[3] = dis;  // 1: disable sensor monitor; 0: enable sensor monitor
  return bic_data_send(slot_id, NETFN_OEM_1S_REQ, CMD_OEM_1S_DISABLE_SEN_MON, tbuf, 4, rbuf, &rlen, intf);
}

int
bic_set_vr_monitor_enable(uint8_t slot_id, bool enable, uint8_t intf) {
  uint8_t tbuf[8] = {0x00}; // IANA ID
  uint8_t rbuf[8] = {0x00};
  uint8_t rlen = sizeof(rbuf);

  // Fill the IANA ID
  memcpy(tbuf, (uint8_t *)&IANA_ID, IANA_ID_SIZE);

  tbuf[3] = ( enable == true )?0x1:0x0;  // 1: enable vr monitor; 0: disable vr monitor
  return bic_data_send(slot_id, NETFN_OEM_1S_REQ, CMD_OEM_1S_SET_VR_MON_ENABLE, tbuf, 4, rbuf, &rlen, intf);
}

int
bic_get_pcie_retimer_type(uint8_t slot_id, uint8_t intf, uint8_t *retimer_type) {
  int ret;
  uint8_t tbuf[MAX_IPMB_REQ_LEN] = {0};
  uint8_t rbuf[MAX_IPMB_RES_LEN] = {0};
  uint8_t rlen = 1;
  uint8_t tlen = IANA_ID_SIZE;

  memcpy(tbuf, (uint8_t *)&IANA_ID, IANA_ID_SIZE);

  ret = bic_data_send(slot_id, NETFN_OEM_1S_REQ, BIC_CMD_OEM_GET_RETIMER_TYPE, tbuf, tlen, rbuf, &rlen, intf);

  if ( ret < 0 ) {
    syslog(LOG_WARNING, "%s() Failed to send the command to get the retimer type. ret=%d", __func__, ret);
    return ret;
  }

  *retimer_type = rbuf[IANA_ID_SIZE];

  return ret;
}

int
bic_master_write_read(uint8_t slot_id, uint8_t bus, uint8_t addr, uint8_t *wbuf, uint8_t wcnt, uint8_t *rbuf, uint8_t rcnt) {
  uint8_t tbuf[256];
  uint8_t tlen = 3, rlen = 0;
  int ret;

  tbuf[0] = bus;
  tbuf[1] = addr;
  tbuf[2] = rcnt;
  if (wcnt) {
    memcpy(&tbuf[3], wbuf, wcnt);
    tlen += wcnt;
  }
  ret = bic_data_send(slot_id, NETFN_APP_REQ, CMD_APP_MASTER_WRITE_READ, tbuf, tlen, rbuf, &rlen, NONE_INTF);

  return ret;
}

int
bic_reset(uint8_t slot_id, uint8_t intf) {
  uint8_t tbuf[3] = {0x00}; // IANA ID
  uint8_t rbuf[8] = {0x00};
  uint8_t rlen = 0;
  int ret;

  // Fill the IANA ID
  memcpy(tbuf, (uint8_t *)&IANA_ID, IANA_ID_SIZE);

  ret = bic_data_send(slot_id, NETFN_APP_REQ, CMD_APP_COLD_RESET, tbuf, 0, rbuf, &rlen, intf);

  return ret;
}

// Only For Class 2
int
bic_inform_sled_cycle(void) {
  uint8_t tbuf[3] = {0x00};
  uint8_t rbuf[1] = {0x00};
  uint8_t tlen = 3;
  uint8_t rlen = 0;
  int ret = 0;
  int retry = 0;

  // Fill the IANA ID
  memcpy(tbuf, (uint8_t *)&IANA_ID, IANA_ID_SIZE);

  while (retry < 3) {
    ret = bic_data_send(FRU_SLOT1, NETFN_OEM_1S_REQ, BIC_CMD_OEM_INFORM_SLED_CYCLE, tbuf, tlen, rbuf, &rlen, BB_BIC_INTF);
    if (ret == 0) break;
    retry++;
  }
  if (ret != 0) {
    return -1;
  }

  return 0;
}

// For Discovery Point, get pcie config
int
bic_get_dp_pcie_config(uint8_t slot_id, uint8_t *pcie_config) {
  uint8_t tbuf[3] = {0x00};
  uint8_t rbuf[4] = {0x00};
  uint8_t tlen = 3;
  uint8_t rlen = 0;
  int ret = 0;
  int retry = 0;

  // Fill the IANA ID
  memcpy(tbuf, (uint8_t *)&IANA_ID, IANA_ID_SIZE);

  while (retry < 3) {
    ret = bic_data_send(slot_id, NETFN_OEM_1S_REQ, CMD_OEM_1S_GET_PCIE_CONFIG, tbuf, tlen, rbuf, &rlen, NONE_INTF);
    if (ret == 0) break;
    retry++;
  }
  if (ret != 0) {
    return -1;
  }

  (*pcie_config) = (rbuf[3] & 0x0f);
  return 0;
}

// For class 2 system, BMC need to get MB index from BB BIC
int
bic_get_mb_index(uint8_t *index) {
  GET_MB_INDEX_RESP resp = {0};
  uint8_t rlen = 0;
  uint8_t tbuf[MAX_IPMB_REQ_LEN] = {0};

  if (index == NULL) {
    syslog(LOG_WARNING, "%s(): invalid index parameter", __func__);
    return -1;
  }
  memset(tbuf, 0, sizeof(tbuf));
  memset(&resp, 0, sizeof(resp));
  if (bic_data_send(FRU_SLOT1, NETFN_OEM_REQ, BIC_CMD_OEM_GET_MB_INDEX, tbuf, 0, (uint8_t*) &resp, &rlen, BB_BIC_INTF) < 0) {
    syslog(LOG_WARNING, "%s(): fail to get MB index", __func__);
    return -1;
  }
  if (rlen == sizeof(GET_MB_INDEX_RESP)) {
    *index = resp.index;
  } else {
    syslog(LOG_WARNING, "%s(): wrong response length (%d), while getting MB index, expected = %d",
          __func__, rlen, sizeof(GET_MB_INDEX_RESP));
    return -1;
  }

  return 0;
}

// For class 2 system, bypass command to another slot BMC
int
bic_bypass_to_another_bmc(uint8_t* data, size_t len) {
  uint8_t tlen = 0;
  uint8_t rlen = 0;
  uint8_t rbuf[MAX_IPMB_RES_LEN] = {0};
  uint8_t slot1_prsnt = 0, slot3_prsnt = 0;
  BYPASS_MSG req = {0};

  if (data == NULL) {
    syslog(LOG_WARNING, "%s(): NULL bypass data", __func__);
    return -1;
  }

  bic_get_mb_prsnt(FRU_SLOT1, &slot1_prsnt);
  bic_get_mb_prsnt(FRU_SLOT3, &slot3_prsnt);
  //when one of slot not present, no need to notify another BMC
  if ((slot1_prsnt | slot3_prsnt) == NOT_PRESENT) {
    return 0;
  }

  memset(&req, 0, sizeof(req));
  memset(rbuf, 0, sizeof(rbuf));

  memcpy(req.iana_id, (uint8_t *)&IANA_ID, IANA_ID_SIZE);
  req.bypass_intf = BMC_INTF;
  memcpy(req.bypass_data, data, MIN(sizeof(req.bypass_data), len));

  tlen = sizeof(BYPASS_MSG_HEADER) + len;
  if (bic_data_send(FRU_SLOT1, NETFN_OEM_1S_REQ, CMD_OEM_1S_MSG_OUT, (uint8_t*) &req, tlen, rbuf, &rlen, BB_BIC_INTF) < 0) {
    syslog(LOG_WARNING, "%s(): fail to bypass command to another BMC", __func__);
    return -1;
  }

  return 0;
}

// For class 2 system, notify another BMC the BB fw is updating
int
bic_set_bb_fw_update_ongoing(uint8_t component, uint8_t option) {
  IPMI_SEL_MSG sel = {0};
  BB_FW_UPDATE_EVENT update_event = {0};
  int ret = 0;

  memset(&sel, 0, sizeof(sel));
  memset(&update_event, 0, sizeof(update_event));

  sel.netfn = NETFN_STORAGE_REQ;
  sel.cmd = CMD_STORAGE_ADD_SEL;
  sel.record_type = SEL_SYS_EVENT_RECORD;
  sel.slave_addr = BRIDGE_SLAVE_ADDR << 1; // 8 bit
  sel.rev = SEL_IPMI_V2_REV;
  sel.snr_type = SEL_SNR_TYPE_FW_STAT;
  sel.snr_num = BIC_SENSOR_SYSTEM_STATUS;
  sel.event_dir_type = option;
  update_event.type = SYS_BB_FW_UPDATE;
  update_event.component = component;
  memcpy(sel.event_data, (uint8_t*) &update_event, MIN(sizeof(sel.event_data), sizeof(update_event)));
  ret = bic_bypass_to_another_bmc((uint8_t*)&sel, sizeof(sel));
  if (ret < 0) {
    syslog(LOG_WARNING, "%s(): failed to set update flag to another bmc", __func__);
  }

  return ret;
}

// For class 2 system, check BB fw update status to avoid updating at the same time
int
bic_check_bb_fw_update_ongoing() {
  uint8_t mb_index = 0;
  int ret = 0;
  char update_stat[MAX_VALUE_LEN] = {0};

  // if key exist, BB fw is updating by another slot
  if (kv_get("bb_fw_update", update_stat, NULL, 0) == 0) {
    printf("BB firmware: %s update is ongoing\n", update_stat);
    return -1;
  }

  //to avoid the case that two BMCs run the update command at the same time.
  //delay the checking time according to MB index
  ret = bic_get_mb_index(&mb_index);
  if (ret < 0) {
    printf("Fail to get MB index\n");
    return -1;
  }
  sleep(mb_index);

  if (kv_get("bb_fw_update", update_stat, NULL, 0) == 0) {
    printf("BB firmware: %s update is ongoing\n", update_stat);
    return -1;
  }

  return 0;
}

//Only For Class 2
int
bic_check_cable_status() {
  uint8_t tbuf[MAX_IPMB_REQ_LEN] = {0};
  uint8_t rbuf[MAX_IPMB_RES_LEN] = {0};
  uint8_t rlen = 0;
  uint8_t tlen = 0;
  int ret = 0;
  int retry = 0;

  while (retry < BIC_XFER_RETRY_TIME) {
    ret = bic_data_send(FRU_SLOT1, NETFN_OEM_REQ, BIC_CMD_OEM_CABLE_STAT, tbuf, tlen, rbuf, &rlen, BB_BIC_INTF);
    if (ret == 0) {
      break;
    }
    retry++;
  }

  if (ret != 0) {
    return -1;
  }

  return 0;
}

int
bic_get_card_type(uint8_t slot_id, uint8_t card_config, uint8_t *type) {
  uint8_t tbuf[16] = {0};
  uint8_t rbuf[16] = {0};
  uint8_t tlen = IANA_ID_SIZE;
  uint8_t rlen = sizeof(rbuf);
  int ret = 0, retry;

  if (type == NULL) {
    return -1;
  }

  // File the IANA ID
  memcpy(tbuf, (uint8_t *)&IANA_ID, IANA_ID_SIZE);
  tbuf[tlen++] = card_config;

  for (retry = 0; retry < BIC_XFER_RETRY_TIME; retry++) {
    ret = bic_data_send(slot_id, NETFN_OEM_1S_REQ, BIC_CMD_OEM_CARD_TYPE, tbuf, tlen, rbuf, &rlen, NONE_INTF);
    if (ret == 0) {
      break;
    }
  }
  if (ret != 0) {
    syslog(LOG_WARNING, "[%s] fail at slot%d", __func__, slot_id);
    return -1;
  }
  *type = rbuf[4];  // Byte 4 represents card type

  return ret;
}

int
bic_get_vr_remaining_wr(uint8_t fru_id, uint8_t addr, uint16_t *remain) {
  uint8_t tbuf[32] = {0};
  uint8_t rbuf[4] = {0};
  uint8_t tlen = 0;
  uint8_t rlen = 0;
  int ret = 0;

  if (remain == NULL) {
    syslog(LOG_WARNING, "%s: fail to get remaining writes due to NULL pointer check \n", __func__);
    return -1;
  }

  tbuf[0] = BIC_EEPROM_BUS;
  tbuf[1] = BIC_EEPROM_ADDR;
  tbuf[2] = 3; //read 3 bytes
  tbuf[3] = VR_REMAINING_WRITE_START_ADDR; // High byte offset

  switch (fby35_common_get_slot_type(fru_id)) { // Low byte offset
    case SERVER_TYPE_HD:
      tbuf[4] = HD_VR_REMAINING_WRITE_OFFSET(addr);
      break;
    case SERVER_TYPE_GL:
      switch (addr) {
      case GL_ADDR_VCCIN:
        tbuf[4] = VCCIN_REMAINING_WR_OFFSET;
        break;
      case GL_ADDR_POC_VCCD:
      case GL_ADDR_EVT_VCCD:
        tbuf[4] = VCCD_REMAINING_WR_OFFSET;
        break;
      case GL_ADDR_POC_VCCINF:
      case GL_ADDR_EVT_VCCINF:
        tbuf[4] = VCCINF_REMAINING_WR_OFFSET;
        break;
      }
      break;
    case SERVER_TYPE_CL:
      tbuf[4] = CL_VR_REMAINING_WRITE_OFFSET(addr);
      break;
    default:
      syslog(LOG_WARNING, "%s: fail to get slot type\n", __func__);
      return -1;
  }

  tlen = 5;

  ret = retry_cond(!bic_data_wrapper(fru_id, NETFN_APP_REQ, CMD_APP_MASTER_WRITE_READ, tbuf, tlen, rbuf, &rlen), 5, 50);
  if ( ret < 0 ) {
    syslog(LOG_WARNING, "%s() Failed to send the command to get the remaining writes. ret=%d", __func__, ret);
  }
  *remain = ((rbuf[0] << 8) | rbuf[1]); //higher byte first

  if (*remain == UNINITIALIZED_EEPROM) {
    syslog(LOG_INFO, "%s() Server board is uninitialized.\n", __func__);
    return ret;
  }

  if (fby35_is_zero_checksum_valid(rbuf, VR_REMAIN_WR_SIZE) == false) {
    syslog(LOG_WARNING, "%s() Zero checksum is not valid.", __func__);
    return -1;
  }

  return ret;
}

int
bic_set_vr_remaining_wr(uint8_t fru_id, uint8_t addr, uint16_t remain) {
  uint8_t tbuf[32] = {0};
  uint8_t rbuf[4] = {0};
  uint8_t tlen = 0;
  uint8_t rlen = 0;
  int ret = 0;

  tbuf[0] = BIC_EEPROM_BUS;
  tbuf[1] = BIC_EEPROM_ADDR;
  tbuf[2] = 0; //write
  tbuf[3] = VR_REMAINING_WRITE_START_ADDR; // High byte offset

  switch (fby35_common_get_slot_type(fru_id)) { // Low byte offset
    case SERVER_TYPE_HD:
      tbuf[4] = HD_VR_REMAINING_WRITE_OFFSET(addr);
      break;
    case SERVER_TYPE_GL:
      switch (addr) {
      case GL_ADDR_VCCIN:
        tbuf[4] = VCCIN_REMAINING_WR_OFFSET;
        break;
      case GL_ADDR_POC_VCCD:
      case GL_ADDR_EVT_VCCD:
        tbuf[4] = VCCD_REMAINING_WR_OFFSET;
        break;
      case GL_ADDR_POC_VCCINF:
      case GL_ADDR_EVT_VCCINF:
        tbuf[4] = VCCINF_REMAINING_WR_OFFSET;
        break;
      }
      break;
    case SERVER_TYPE_CL:
      tbuf[4] = CL_VR_REMAINING_WRITE_OFFSET(addr);
      break;
    default:
      syslog(LOG_WARNING, "%s: fail to get slot type\n", __func__);
      return -1;
  }

  tbuf[5] = remain >> 8; //higher byte
  tbuf[6] = remain & 0xff; //lower byte
  tbuf[7] = fby35_zero_checksum_calculate(&tbuf[5], VR_REMAIN_WR_SIZE); //Zero checksum
  tlen = 8;

  ret = bic_data_wrapper(fru_id, NETFN_APP_REQ, CMD_APP_MASTER_WRITE_READ, tbuf, tlen, rbuf, &rlen);
  if ( ret < 0 ) {
    syslog(LOG_WARNING, "%s() Failed to send the command to get the remaining writes. ret=%d", __func__, ret);
  }

  return ret;
}

int
bic_request_post_buffer_page_data(uint8_t slot_id, uint8_t page_num, uint8_t *port_buff, uint8_t *len) {
  int ret;
  uint8_t tbuf[4] = {0};
  uint8_t rbuf[MAX_IPMB_RES_LEN]={0x00};
  uint8_t rlen = 0;

  memcpy(tbuf, (uint8_t *)&IANA_ID, IANA_ID_SIZE);

  tbuf[3] = page_num & 0xFF;
  ret = bic_data_send(slot_id, NETFN_OEM_1S_REQ, CMD_OEM_1S_GET_POST_CODE_BUF, tbuf, sizeof(tbuf), rbuf, &rlen, NONE_INTF);

  if(0 != ret)
    goto exit_done;

  // Ignore first 3 bytes of IANA ID
  memcpy(port_buff, &rbuf[3], rlen - 3);
  *len = rlen - 3;

exit_done:
  return ret;
}

int
bic_get_i3c_mux_position(uint8_t slot_id, uint8_t *mux) {
  int ret;
  uint8_t tbuf[MAX_IPMB_REQ_LEN] = {0};
  uint8_t rbuf[MAX_IPMB_RES_LEN] = {0};
  uint8_t rlen = 0;
  uint8_t tlen = IANA_ID_SIZE;

  if (mux == NULL) {
    syslog(LOG_WARNING, "%s: fail to get i3c mux due to NULL pointer check \n", __func__);
    return -1;
  }

  memcpy(tbuf, (uint8_t *)&IANA_ID, IANA_ID_SIZE);

  ret = bic_data_send(slot_id, NETFN_OEM_1S_REQ, BIC_CMD_OEM_GET_I3C_MUX, tbuf, tlen, rbuf, &rlen, NONE_INTF);

  if ( ret < 0 ) {
    syslog(LOG_WARNING, "%s() Failed to send the command to get the I3C mux position. ret=%d", __func__, ret);
    return ret;
  }

  *mux = rbuf[IANA_ID_SIZE];

  return ret;
}

int
bic_request_post_buffer_dword_data(uint8_t slot_id, uint32_t *port_buff, uint32_t input_len, uint32_t *output_len) {
  int ret = 0;
  uint8_t tbuf[4] = {0};
  uint8_t rbuf[MAX_IPMB_RES_LEN]={0x00};
  uint8_t rlen = 0;
  size_t totol_length = 0;

  memcpy(tbuf, (uint8_t *)&IANA_ID, IANA_ID_SIZE);

  for(int i = 0; i <= MAX_POST_CODE_PAGE; i++)
  {
    tbuf[3] = i & 0xFF;
    ret = bic_data_send(slot_id, NETFN_OEM_1S_REQ, CMD_OEM_1S_GET_POST_CODE_BUF, tbuf, sizeof(tbuf), rbuf, &rlen, NONE_INTF);

    if(0 != ret) {
      #ifdef DEBUG
      syslog(LOG_ERR, "bic_get_post_code_buf error, ret:%d", ret);
      #endif

      ret = -1;
      return ret;
    }

    // Ignore first 3 bytes of IANA ID
    for(int k = 3; (k < rlen-3) && (totol_length < input_len); k+=(sizeof(uint32_t)/sizeof(uint8_t)))
    {
      port_buff[totol_length] = rbuf[k] | (rbuf[k+1] << 8) | (rbuf[k+2] << 16) | (rbuf[k+3] << 24);
      totol_length++;
    }
  }

  *output_len = totol_length;

  return ret;
}

int
bic_get_prot_spare_pins(uint8_t slot_id, uint8_t* value) {
  uint8_t tbuf[4] = {0};
  uint8_t rbuf[8] = {0};
  uint8_t tlen = 4;
  uint8_t rlen = 1;

  tbuf[0] = 0x01; //bus id
  tbuf[1] = 0x42; //slave addr
  tbuf[2] = 0x01; //read 1 byte
  tbuf[3] = 0x0f; //register offset

  if (retry_cond(!bic_data_send(slot_id, NETFN_APP_REQ, CMD_APP_MASTER_WRITE_READ, tbuf, tlen, rbuf, &rlen, NONE_INTF), 3, 50)) {
    return -1;
  }

  *value = rbuf[0];

  return 0;
}

bool
bic_is_prot_bypass(uint8_t fru)
{
  if (fby35_common_get_slot_type(fru) != SERVER_TYPE_HD) {
    //Only HD enable prot now, treat CL and GL as bypass by default
    return true;
  }
  uint8_t spare_status = 0xFF;
  int ret = bic_get_prot_spare_pins(fru, &spare_status);
  if (ret < 0) {
    syslog(LOG_WARNING, "%s() bic_get_prot_spare_pins fail, returns %d\n", __func__, ret);
    return false;
  }
  //bit1:AUTH_SPARE_46_R, low: bypass
  return (spare_status & 0x02) ? false:true;
}

int
bic_get_sys_fw_ver(uint8_t slot_id, uint8_t *ver) {
  int ret = 0;
  uint8_t tlen = 0, rlen = 0;
  uint8_t tbuf[MAX_IPMB_REQ_LEN] = {0};
  uint8_t rbuf[MAX_IPMB_RES_LEN] = {0};

  tlen = GET_SYS_FW_VER_CMD_LEN;

  if (ver == NULL) {
    syslog(LOG_ERR, "%s: failed to get system firmware version due to NULL pointer\n", __func__);
    return BIC_STATUS_FAILURE;
  }

  memcpy(tbuf, (uint8_t *)&IANA_ID, IANA_ID_SIZE);

  ret = bic_data_wrapper(slot_id, NETFN_OEM_1S_REQ, BIC_CMD_OEM_BIOS_VER, tbuf, tlen, rbuf, &rlen);
  if (ret != 0) {
    syslog(LOG_WARNING, "%s: fail to get BIOS version at slot%d", __func__, slot_id);
    return -1;
  }

  if ((rlen < (IANA_ID_SIZE + SIZE_SYSFW_VER)) ||
      (rlen > (IANA_ID_SIZE + SIZE_SYSFW_VER*BLK_SYSFW_VER))) {
    syslog(LOG_WARNING, "%s: invalid rlen %u at slot%d", __func__, rlen, slot_id);
    return -1;
  }
  memcpy(ver, &rbuf[IANA_ID_SIZE], rlen - IANA_ID_SIZE);

  return ret;
}

int
bic_get_virtual_gpio(uint8_t slot_id, uint8_t gpio_num, uint8_t *value, uint8_t *direction) {
  uint8_t tbuf[5] = {0x00};
  uint8_t rbuf[8] = {0x00};
  uint8_t tlen = 5;
  uint8_t rlen = 0;
  int ret = 0;

  // File the IANA ID
  memcpy(tbuf, (uint8_t *)&IANA_ID, IANA_ID_SIZE);
  tbuf[3] = 0x00; // Get virtual GPIO
  tbuf[4] = gpio_num;

  ret = bic_data_send(slot_id, NETFN_OEM_1S_REQ, CMD_OEM_1S_GET_SET_VIRTUAL_GPIO, tbuf, tlen, rbuf, &rlen, NONE_INTF);
  if (ret != 0 || rlen < 3) {
    return -1;
  }

  *direction = rbuf[5] & 0x01;
  *value = rbuf[6] & 0x01;

  return ret;
}

int
bic_set_virtual_gpio(uint8_t slot_id, uint8_t gpio_num, uint8_t value) {
  uint8_t tbuf[6] = {0x00};
  uint8_t rbuf[5] = {0};
  uint8_t tlen = 6;
  uint8_t rlen = 0;
  int ret = 0;

  // Fill the IANA ID
  memcpy(tbuf, (uint8_t *)&IANA_ID, IANA_ID_SIZE);

  tbuf[3] = 0x01; // Set virtual GPIO
  tbuf[4] = gpio_num;
  tbuf[5] = value;

  ret = bic_ipmb_wrapper(slot_id, NETFN_OEM_1S_REQ, CMD_OEM_1S_GET_SET_VIRTUAL_GPIO, tbuf, tlen, rbuf, &rlen);

  return ret;
}

// Read SSD Register
// Netfn: 0x38, Cmd: 0x36
// Currently Olmstead point only
int
bic_op_read_e1s_reg(uint8_t dev_id, uint8_t addr, uint8_t offset, uint8_t rlen, uint8_t *rbuf, uint8_t intf) {
  uint8_t txbuf[7] = {0x00};
  uint8_t rxbuf[64] = {0x00};
  uint8_t txlen = 7;
  uint8_t rxlen = 0;
  int ret = 0;

  if (!rbuf) {
    return -1;
  }
  // Fill the IANA ID
  memcpy(txbuf, (uint8_t *)&IANA_ID, IANA_ID_SIZE);
  txbuf[3] = dev_id;
  txbuf[4] = addr;
  txbuf[5] = rlen;
  txbuf[6] = offset;
  ret = bic_data_send(FRU_SLOT1, NETFN_OEM_1S_REQ, BIC_CMD_OEM_READ_WRITE_SSD, txbuf, txlen, rxbuf, &rxlen, intf);
  if (ret < 0) {
    syslog(LOG_WARNING, "%s(): fail to get register from BIC", __func__);
    return -1;
  }
  memcpy(rbuf, (uint8_t *)&(rxbuf[3]), rxlen - 3);

  return 0;
}

int
bic_op_get_e1s_present(uint8_t dev_id, uint8_t intf, uint8_t* status) {
  enum OPA_E1S_PRSNT {
    OPA_E1S_0_PRSNT_N = 11,
    OPA_E1S_1_PRSNT_N = 10,
    OPA_E1S_2_PRSNT_N = 9,
  };
  enum OPB_E1S_PRSNT {
    OPB_E1S_0_PRSNT_N = 14,
    OPB_E1S_1_PRSNT_N = 13,
    OPB_E1S_2_PRSNT_N = 12,
    OPB_E1S_3_PRSNT_N = 11,
    OPB_E1S_4_PRSNT_N = 10,
  };
  uint8_t opa_e1s_prnst_gpio[3] = {OPA_E1S_0_PRSNT_N, OPA_E1S_1_PRSNT_N, OPA_E1S_2_PRSNT_N};
  uint8_t opb_e1s_prnst_gpio[5] = {OPB_E1S_0_PRSNT_N, OPB_E1S_1_PRSNT_N, OPB_E1S_2_PRSNT_N,
          OPB_E1S_3_PRSNT_N, OPB_E1S_4_PRSNT_N};
  uint8_t tbuf[5] = {0x00};
  uint8_t rbuf[5] = {0x00};
  uint8_t tlen = 5;
  uint8_t rlen = 0;
  int ret = 0;

  if (!status) {
    return -1;
  }
  // File the IANA ID
  memcpy(tbuf, (uint8_t *)&IANA_ID, IANA_ID_SIZE);
  tbuf[3] = 0x00;
  switch (intf) {
    case FEXP_BIC_INTF:
    case EXP3_BIC_INTF:
      if (dev_id >= sizeof(opa_e1s_prnst_gpio)) {
        printf("Invalid device ID %d\n", dev_id);
      } else {
        tbuf[4] = opa_e1s_prnst_gpio[dev_id];
      }
      break;
    case REXP_BIC_INTF:
    case EXP4_BIC_INTF:
      if (dev_id >= sizeof(opb_e1s_prnst_gpio)) {
        printf("Invalid device ID %d\n", dev_id);
      } else {
        tbuf[4] = opb_e1s_prnst_gpio[dev_id];
      }
      break;
    default:
      syslog(LOG_WARNING, "%s(): not supported intf: %x", __func__, intf);
      return -1;
  }
  ret = bic_data_send(FRU_SLOT1, NETFN_OEM_1S_REQ, BIC_CMD_OEM_GET_SET_GPIO, tbuf, tlen, rbuf, &rlen, intf);
  *status = ((rbuf[4] & 0x01) == 1) ? NOT_PRESENT : PRESENT;
  return ret;
}

int
bic_vf_get_e1s_present(uint8_t slot_id, uint8_t dev_id, uint8_t *status) {
  enum VF_E1S_PRSNT {
    VF_PRSNT_E1S_3_N = 49,
    VF_PRSNT_E1S_2_N = 50,
    VF_PRSNT_E1S_1_N = 51,
    VF_PRSNT_E1S_0_N = 52,
  };
  uint8_t prnst_gpio[4] = {VF_PRSNT_E1S_0_N, VF_PRSNT_E1S_1_N, VF_PRSNT_E1S_2_N, VF_PRSNT_E1S_3_N};
  uint8_t tbuf[8] = {0};
  uint8_t rbuf[8] = {0};
  uint8_t rlen = 0;

  if (status == NULL) {
    return -1;
  }
  if (dev_id >= sizeof(prnst_gpio)) {
    return -1;
  }

  // File the IANA ID
  memcpy(tbuf, (uint8_t *)&IANA_ID, IANA_ID_SIZE);
  tbuf[3] = 0x00;
  tbuf[4] = prnst_gpio[dev_id];
  if (bic_data_send(slot_id, NETFN_OEM_1S_REQ, BIC_CMD_OEM_GET_SET_GPIO,
                    tbuf, 5, rbuf, &rlen, FEXP_BIC_INTF) != 0) {
    return -1;
  }
  *status = (rbuf[4] & 0x01) ? NOT_PRESENT : PRESENT;

  return 0;
}
