
---------- Begin Simulation Statistics ----------
final_tick                               2541872575500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 216280                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   216279                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.40                       # Real time elapsed on the host
host_tick_rate                              611537812                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195412                       # Number of instructions simulated
sim_ops                                       4195412                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011863                       # Number of seconds simulated
sim_ticks                                 11862730500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.354945                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  391078                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               862261                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2396                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81480                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            805658                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53058                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278789                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225731                       # Number of indirect misses.
system.cpu.branchPred.lookups                  980669                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65107                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26874                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195412                       # Number of instructions committed
system.cpu.committedOps                       4195412                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.651838                       # CPI: cycles per instruction
system.cpu.discardedOps                        192050                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606741                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1451648                       # DTB hits
system.cpu.dtb.data_misses                       7561                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405108                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849140                       # DTB read hits
system.cpu.dtb.read_misses                       6702                       # DTB read misses
system.cpu.dtb.write_accesses                  201633                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      602508                       # DTB write hits
system.cpu.dtb.write_misses                       859                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18043                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3389409                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1033137                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           662245                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16726757                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.176934                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  978240                       # ITB accesses
system.cpu.itb.fetch_acv                          920                       # ITB acv
system.cpu.itb.fetch_hits                      971175                       # ITB hits
system.cpu.itb.fetch_misses                      7065                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.45%      9.45% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.86% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4209     69.32%     79.18% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.97% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.04% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.09% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.76%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6072                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14415                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2428     47.40%     47.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.50% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2677     52.26%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5122                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2415     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2415     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4847                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10953110000     92.30%     92.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9169500      0.08%     92.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17119000      0.14%     92.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               887707500      7.48%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11867106000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994646                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902129                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946310                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 872                      
system.cpu.kern.mode_good::user                   872                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 872                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.593197                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744663                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8007020500     67.47%     67.47% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3860085500     32.53%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23711790                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85416      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541114     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839196     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592537     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104819      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195412                       # Class of committed instruction
system.cpu.quiesceCycles                        13671                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6985033                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          442                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155591                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312787                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22729458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22729458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22729458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22729458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116561.323077                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116561.323077                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116561.323077                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116561.323077                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12967491                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12967491                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12967491                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12967491                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66499.953846                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66499.953846                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66499.953846                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66499.953846                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22379961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22379961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116562.296875                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116562.296875                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12767994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12767994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66499.968750                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66499.968750                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.278874                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539440473000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.278874                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204930                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204930                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128129                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34818                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86598                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34153                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28986                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28986                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87188                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40836                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260910                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260910                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11118208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11118208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6685312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6685745                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17815217                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               67                       # Total snoops (count)
system.membus.snoopTraffic                       4288                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157425                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002820                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.053033                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156981     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     444      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157425                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820897036                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375587750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462302750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5575936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4468224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10044160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5575936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5575936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2228352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2228352                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156940                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34818                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34818                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470038159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         376660668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             846698827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470038159                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470038159                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187844780                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187844780                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187844780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470038159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        376660668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1034543607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118890.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000209462750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7322                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7323                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406721                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111619                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156940                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121196                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156940                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121196                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10340                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2306                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5698                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2006711500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733000000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4755461500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13688.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32438.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103877                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80123                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156940                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121196                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81452                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.558660                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.291691                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.095661                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34424     42.26%     42.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24340     29.88%     72.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9914     12.17%     84.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4723      5.80%     90.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2329      2.86%     92.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1383      1.70%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          921      1.13%     95.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          607      0.75%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2811      3.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81452                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7323                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.019118                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.398885                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.714144                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1299     17.74%     17.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5547     75.75%     93.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           286      3.91%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            90      1.23%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            43      0.59%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      0.30%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            8      0.11%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.14%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.14%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7323                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.232860                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.217999                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.726118                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6561     89.61%     89.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               83      1.13%     90.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              476      6.50%     97.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              140      1.91%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               60      0.82%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7322                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9382400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  661760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7607296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10044160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7756544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       790.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    846.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    653.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11862725500                       # Total gap between requests
system.mem_ctrls.avgGap                      42650.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4947328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4435072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7607296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417047997.507825016975                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 373866033.625226497650                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641276980.877210378647                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87124                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69816                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121196                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2513002250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2242459250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 291422043000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28843.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32119.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2404551.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313503120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166604295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559076280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308595960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     936096720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5192145960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        182955360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7658977695                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.633625                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    425773000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11040977500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            268149840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142502250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487647720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311842800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     936096720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5128015260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        236960160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7511214750                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.177560                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    564067250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10902683250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              997458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11855530500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1664685                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1664685                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1664685                       # number of overall hits
system.cpu.icache.overall_hits::total         1664685                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87189                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87189                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87189                       # number of overall misses
system.cpu.icache.overall_misses::total         87189                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5365148000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5365148000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5365148000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5365148000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1751874                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1751874                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1751874                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1751874                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049769                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049769                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049769                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049769                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61534.689009                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61534.689009                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61534.689009                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61534.689009                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86598                       # number of writebacks
system.cpu.icache.writebacks::total             86598                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87189                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87189                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87189                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87189                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5277960000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5277960000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5277960000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5277960000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049769                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049769                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049769                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049769                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60534.700478                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60534.700478                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60534.700478                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60534.700478                       # average overall mshr miss latency
system.cpu.icache.replacements                  86598                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1664685                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1664685                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87189                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87189                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5365148000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5365148000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1751874                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1751874                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049769                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049769                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61534.689009                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61534.689009                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87189                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87189                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5277960000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5277960000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049769                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049769                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60534.700478                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60534.700478                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.815321                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1686753                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86676                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.460439                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.815321                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995733                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995733                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          382                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3590936                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3590936                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312722                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312722                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312722                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312722                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105591                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105591                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105591                       # number of overall misses
system.cpu.dcache.overall_misses::total        105591                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6768606500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6768606500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6768606500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6768606500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1418313                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1418313                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1418313                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1418313                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074448                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074448                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074448                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074448                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64102.115711                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64102.115711                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64102.115711                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64102.115711                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34642                       # number of writebacks
system.cpu.dcache.writebacks::total             34642                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36656                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36656                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36656                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36656                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68935                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68935                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68935                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68935                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4389338000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4389338000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4389338000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4389338000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048604                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048604                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048604                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048604                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63673.576558                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63673.576558                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63673.576558                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63673.576558                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104347.826087                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104347.826087                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68792                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781871                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781871                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49132                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49132                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3291566500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3291566500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       831003                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       831003                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059124                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059124                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66994.351950                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66994.351950                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9197                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9197                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39935                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39935                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2668609000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2668609000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048056                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048056                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66823.813697                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66823.813697                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530851                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530851                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56459                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56459                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3477040000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3477040000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587310                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587310                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096132                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096132                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61585.221134                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61585.221134                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27459                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27459                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29000                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29000                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1720729000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1720729000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049378                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049378                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59335.482759                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59335.482759                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10283                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10283                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63008000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63008000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080479                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080479                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70008.888889                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70008.888889                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62108000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62108000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080479                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080479                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69008.888889                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69008.888889                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11115                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11115                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11115                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11115                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541872575500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.459641                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1379488                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68792                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.053029                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.459641                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978964                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978964                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          726                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2951038                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2951038                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2548512950500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 982013                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743808                       # Number of bytes of host memory used
host_op_rate                                   981994                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.33                       # Real time elapsed on the host
host_tick_rate                              691586907                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6213298                       # Number of instructions simulated
sim_ops                                       6213298                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004376                       # Number of seconds simulated
sim_ticks                                  4375839000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             34.641146                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  103488                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               298743                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                849                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             27043                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            271577                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              19451                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          132756                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           113305                       # Number of indirect misses.
system.cpu.branchPred.lookups                  340120                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   27443                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        10999                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1276453                       # Number of instructions committed
system.cpu.committedOps                       1276453                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.796448                       # CPI: cycles per instruction
system.cpu.discardedOps                         64499                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                    57004                       # DTB accesses
system.cpu.dtb.data_acv                            31                       # DTB access violations
system.cpu.dtb.data_hits                       415980                       # DTB hits
system.cpu.dtb.data_misses                       1491                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                    36554                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                       249917                       # DTB read hits
system.cpu.dtb.read_misses                       1230                       # DTB read misses
system.cpu.dtb.write_accesses                   20450                       # DTB write accesses
system.cpu.dtb.write_acv                           18                       # DTB write access violations
system.cpu.dtb.write_hits                      166063                       # DTB write hits
system.cpu.dtb.write_misses                       261                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                 645                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1032637                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            297235                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           182924                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6524982                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.147136                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  162176                       # ITB accesses
system.cpu.itb.fetch_acv                          109                       # ITB acv
system.cpu.itb.fetch_hits                      160773                       # ITB hits
system.cpu.itb.fetch_misses                      1403                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   163      4.35%      4.35% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.21%      4.56% # number of callpals executed
system.cpu.kern.callpal::swpipl                  2984     79.62%     84.18% # number of callpals executed
system.cpu.kern.callpal::rdps                     103      2.75%     86.93% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     86.95% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     86.98% # number of callpals executed
system.cpu.kern.callpal::rti                      231      6.16%     93.14% # number of callpals executed
system.cpu.kern.callpal::callsys                   45      1.20%     94.34% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.11%     94.45% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      5.52%     99.97% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.03%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3748                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5450                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1322     40.78%     40.78% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.71%     41.49% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       4      0.12%     41.61% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1893     58.39%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3242                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1321     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.86%     50.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        4      0.15%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1321     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2669                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2891900500     66.05%     66.05% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                40565500      0.93%     66.97% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 4199500      0.10%     67.07% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1441995500     32.93%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4378661000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999244                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.697834                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.823257                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 206                      
system.cpu.kern.mode_good::user                   206                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               394                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 206                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.522843                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.686667                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3856060000     88.06%     88.06% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            522601000     11.94%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      163                       # number of times the context was actually changed
system.cpu.numCycles                          8675346                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        51                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               21451      1.68%      1.68% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  803337     62.94%     64.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2340      0.18%     64.80% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.80% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   501      0.04%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    11      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    2      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::MemRead                 251058     19.67%     84.51% # Class of committed instruction
system.cpu.op_class_0::MemWrite                165462     12.96%     97.47% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               857      0.07%     97.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              862      0.07%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                30563      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1276453                       # Class of committed instruction
system.cpu.quiesceCycles                        76332                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2150364                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          118                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75342                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        150636                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        18665                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18665                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        18665                       # number of overall misses
system.iocache.overall_misses::total            18665                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2204223668                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2204223668                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2204223668                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2204223668                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        18665                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18665                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        18665                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18665                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118093.954889                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118093.954889                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118093.954889                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118093.954889                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            91                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    3                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    30.333333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        18665                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18665                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        18665                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18665                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1269899670                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1269899670                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1269899670                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1269899670                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68036.414144                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68036.414144                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68036.414144                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68036.414144                       # average overall mshr miss latency
system.iocache.replacements                     18665                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4719483                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4719483                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115109.341463                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115109.341463                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2669483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2669483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65109.341463                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65109.341463                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2199504185                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2199504185                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118100.525397                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118100.525397                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1267230187                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1267230187                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68042.857979                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68042.857979                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18665                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 469                       # Transaction distribution
system.membus.trans_dist::ReadResp              50686                       # Transaction distribution
system.membus.trans_dist::WriteReq                420                       # Transaction distribution
system.membus.trans_dist::WriteResp               420                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27361                       # Transaction distribution
system.membus.trans_dist::WritebackClean        41791                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6140                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                6                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6452                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6452                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          41792                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8425                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       125375                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       125375                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         1778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        46290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 208995                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5349312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5349312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         1479                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1508544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1510023                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8051271                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               43                       # Total snoops (count)
system.membus.snoopTraffic                       2752                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             76188                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001496                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038653                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   76074     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     114      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               76188                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1506500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           433950765                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy             221983                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           81518000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          222050250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2674688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         949376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3624064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2674688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2674688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1751104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1751104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           41792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14834                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               56626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27361                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27361                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         611240039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         216958622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             828198661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    611240039                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        611240039                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      400175601                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            400175601                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      400175601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        611240039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        216958622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1228374261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     68333.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     38985.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000090434500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4202                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4202                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              154322                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64529                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       56626                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      69110                       # Number of write requests accepted
system.mem_ctrls.readBursts                     56626                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    69110                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2861                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   777                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3576                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    855749500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  268825000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1863843250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15916.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34666.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        45                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    38226                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   48355                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 56626                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                69110                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   48713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    155                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        35515                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.048993                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.286001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.606373                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14485     40.79%     40.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10693     30.11%     70.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4487     12.63%     83.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1899      5.35%     88.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1055      2.97%     91.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          574      1.62%     93.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          369      1.04%     94.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          264      0.74%     95.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1689      4.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        35515                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4202                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.794860                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      7.766222                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.355115                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1181     28.11%     28.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              31      0.74%     28.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             96      2.28%     31.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           449     10.69%     41.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          2019     48.05%     89.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           261      6.21%     96.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            82      1.95%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            33      0.79%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            14      0.33%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            14      0.33%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             8      0.19%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             1      0.02%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             5      0.12%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             2      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4202                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4202                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.261542                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.244111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.801327                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3639     86.60%     86.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              239      5.69%     92.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              202      4.81%     97.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               77      1.83%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               27      0.64%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.19%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.05%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.10%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4202                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3440960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  183104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4373184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3624064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4423040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       786.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       999.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    828.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1010.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4375839000                       # Total gap between requests
system.mem_ctrls.avgGap                      34801.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2495040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       945920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4373184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 570185511.852698326111                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 216168830.708808064461                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 999393259.212690353394                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        41792                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14834                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        69110                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1336354750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    527488500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 110342456000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31976.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35559.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1596620.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            148633380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             78977745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           220254720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          189005760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     345427680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1907744400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         74766240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2964809925                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        677.540907                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    177359000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    146120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4054875000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            105122220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             55854810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           163898700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          167932620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     345427680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1877150220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        100614720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2816000970                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        643.533953                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    245266250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    146120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3987188000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19044                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19044                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1778                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39108                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1479                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193743                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               109000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18706000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1358000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            97254668                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              791000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              541000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               48000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285657.137142                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6599575000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     40800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       474267                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           474267                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       474267                       # number of overall hits
system.cpu.icache.overall_hits::total          474267                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        41792                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          41792                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        41792                       # number of overall misses
system.cpu.icache.overall_misses::total         41792                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2734532500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2734532500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2734532500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2734532500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       516059                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       516059                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       516059                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       516059                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.080983                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.080983                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.080983                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.080983                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65431.960662                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65431.960662                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65431.960662                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65431.960662                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        41791                       # number of writebacks
system.cpu.icache.writebacks::total             41791                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        41792                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        41792                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        41792                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        41792                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2692740500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2692740500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2692740500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2692740500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.080983                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.080983                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.080983                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.080983                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64431.960662                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64431.960662                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64431.960662                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64431.960662                       # average overall mshr miss latency
system.cpu.icache.replacements                  41791                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       474267                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          474267                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        41792                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         41792                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2734532500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2734532500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       516059                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       516059                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.080983                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.080983                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65431.960662                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65431.960662                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        41792                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        41792                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2692740500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2692740500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.080983                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.080983                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64431.960662                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64431.960662                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.997489                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              540218                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             41791                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.926659                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.997489                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1073910                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1073910                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       380689                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           380689                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       380689                       # number of overall hits
system.cpu.dcache.overall_hits::total          380689                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21789                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21789                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21789                       # number of overall misses
system.cpu.dcache.overall_misses::total         21789                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1447506000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1447506000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1447506000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1447506000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       402478                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       402478                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       402478                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       402478                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.054137                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.054137                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.054137                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.054137                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66432.878976                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66432.878976                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66432.878976                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66432.878976                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8737                       # number of writebacks
system.cpu.dcache.writebacks::total              8737                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7256                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7256                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7256                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7256                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14533                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14533                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14533                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14533                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          889                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          889                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    976498000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    976498000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    976498000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    976498000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91334500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91334500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.036109                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036109                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.036109                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036109                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67191.770453                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67191.770453                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67191.770453                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67191.770453                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 102738.470191                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 102738.470191                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  14836                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       233411                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          233411                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9478                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9478                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    679498500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    679498500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       242889                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       242889                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.039022                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.039022                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71692.181895                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71692.181895                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1402                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1402                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8076                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8076                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    584186000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    584186000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91334500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91334500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.033250                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033250                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72336.057454                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72336.057454                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 194743.070362                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 194743.070362                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       147278                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147278                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12311                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12311                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    768007500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    768007500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       159589                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       159589                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.077142                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.077142                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62383.843717                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62383.843717                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5854                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5854                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6457                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6457                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    392312000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    392312000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040460                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040460                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60757.627381                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60757.627381                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5005                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5005                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          309                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          309                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     24039000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     24039000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.058148                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.058148                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77796.116505                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77796.116505                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          309                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          309                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     23730000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     23730000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.058148                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.058148                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76796.116505                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76796.116505                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5195                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5195                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5195                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5195                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6640375000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              354573                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14836                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.899501                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          275                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          632                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            840810                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           840810                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2876811345000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 283227                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743808                       # Number of bytes of host memory used
host_op_rate                                   283227                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1768.62                       # Real time elapsed on the host
host_tick_rate                              185623581                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   500922182                       # Number of instructions simulated
sim_ops                                     500922182                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.328298                       # Number of seconds simulated
sim_ticks                                328298394500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             26.192781                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                28899026                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            110332026                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1936                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1541811                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         121330342                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           14052341                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        46271493                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         32219152                       # Number of indirect misses.
system.cpu.branchPred.lookups               133987579                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 5609161                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        45004                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   494708884                       # Number of instructions committed
system.cpu.committedOps                     494708884                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.326718                       # CPI: cycles per instruction
system.cpu.discardedOps                      20534967                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                172705291                       # DTB accesses
system.cpu.dtb.data_acv                             7                       # DTB access violations
system.cpu.dtb.data_hits                    175576307                       # DTB hits
system.cpu.dtb.data_misses                       2245                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                114449214                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    116025345                       # DTB read hits
system.cpu.dtb.read_misses                        808                       # DTB read misses
system.cpu.dtb.write_accesses                58256077                       # DTB write accesses
system.cpu.dtb.write_acv                            7                       # DTB write access violations
system.cpu.dtb.write_hits                    59550962                       # DTB write hits
system.cpu.dtb.write_misses                      1437                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                1640                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          293065670                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         132139870                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         64627738                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        78248837                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.753740                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               147664610                       # ITB accesses
system.cpu.itb.fetch_acv                          126                       # ITB acv
system.cpu.itb.fetch_hits                   147664323                       # ITB hits
system.cpu.itb.fetch_misses                       287                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    25      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                 14299      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::rdps                     949      0.02%      0.28% # number of callpals executed
system.cpu.kern.callpal::rti                     2198      0.04%      0.32% # number of callpals executed
system.cpu.kern.callpal::callsys                 1119      0.02%      0.34% # number of callpals executed
system.cpu.kern.callpal::rdunique             5489917     99.66%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                5508508                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    5510847                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      172                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6043     35.78%     35.78% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      59      0.35%     36.13% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     336      1.99%     38.11% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10453     61.89%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                16891                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6042     48.41%     48.41% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       59      0.47%     48.89% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      336      2.69%     51.58% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6043     48.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 12480                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             320193845500     97.59%     97.59% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               107203500      0.03%     97.62% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               353615500      0.11%     97.73% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              7449110000      2.27%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         328103774500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999835                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.578112                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.738855                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2120                      
system.cpu.kern.mode_good::user                  2120                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              2223                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2120                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.953666                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.976284                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        31305762500      9.54%      9.54% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         296798012000     90.46%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       25                       # number of times the context was actually changed
system.cpu.numCycles                        656339088                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       172                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            22729441      4.59%      4.59% # Class of committed instruction
system.cpu.op_class_0::IntAlu               275686409     55.73%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13743      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1342      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     6      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     2      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::MemRead              131124888     26.51%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              59552052     12.04%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               534      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              518      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::IprAccess              5599949      1.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                494708884                       # Class of committed instruction
system.cpu.quiesceCycles                       257701                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       578090251                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4788224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 583                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        586                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          148                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       714541                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1428915                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        74977                       # number of demand (read+write) misses
system.iocache.demand_misses::total             74977                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        74977                       # number of overall misses
system.iocache.overall_misses::total            74977                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8822466686                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8822466686                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8822466686                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8822466686                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        74977                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           74977                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        74977                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          74977                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117668.974299                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117668.974299                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117668.974299                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117668.974299                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           184                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    5                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    36.800000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          74816                       # number of writebacks
system.iocache.writebacks::total                74816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        74977                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        74977                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        74977                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        74977                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   5069303208                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   5069303208                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   5069303208                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   5069303208                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67611.443616                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67611.443616                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67611.443616                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67611.443616                       # average overall mshr miss latency
system.iocache.replacements                     74977                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          161                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              161                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     20296443                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     20296443                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          161                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            161                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 126064.863354                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 126064.863354                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          161                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          161                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     12246443                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     12246443                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 76064.863354                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 76064.863354                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        74816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        74816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8802170243                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8802170243                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        74816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        74816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117650.906798                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117650.906798                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        74816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        74816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   5057056765                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   5057056765                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67593.252312                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67593.252312                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  74993                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                74993                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               674793                       # Number of tag accesses
system.iocache.tags.data_accesses              674793                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 592                       # Transaction distribution
system.membus.trans_dist::ReadResp             521245                       # Transaction distribution
system.membus.trans_dist::WriteReq               1326                       # Transaction distribution
system.membus.trans_dist::WriteResp              1326                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       346774                       # Transaction distribution
system.membus.trans_dist::WritebackClean       235639                       # Transaction distribution
system.membus.trans_dist::CleanEvict           131961                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               18                       # Transaction distribution
system.membus.trans_dist::ReadExReq            118905                       # Transaction distribution
system.membus.trans_dist::ReadExResp           118905                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         235639                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        285014                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         74816                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       149968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       149968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       706917                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       706917                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1211292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1215128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2072013                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4789120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4789120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     30161792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     30161792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5925                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     43245824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     43251749                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                78202661                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              147                       # Total snoops (count)
system.membus.snoopTraffic                       9408                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            716310                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000207                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.014373                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  716162     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     148      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              716310                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3856500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3841861329                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy             867193                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2174294250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1256795250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       15080896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       25840512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40922304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     15080896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      15080896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22193536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22193536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          235639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          403758                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              639411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       346774                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             346774                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          45936551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          78710443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             124649723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     45936551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         45936551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       67601720                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             67601720                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       67601720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         45936551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         78710443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            192251443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    581192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    222951.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    392930.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        14.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000618730500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        35013                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        35013                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1780966                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             548223                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      639411                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     582413                       # Number of write requests accepted
system.mem_ctrls.readBursts                    639411                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   582413                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  23516                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1221                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             34857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             30873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             34362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             42725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             26589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             38360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             35979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             39524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             37190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            44546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            63604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            43805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            50877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            35060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            37409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             29280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             34228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             48205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             38253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             19699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             37453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             40750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             37366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            40353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            52008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            38582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            46096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            31782                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9501768250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3079475000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             21049799500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15427.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34177.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       149                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   365821                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  400954                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                639411                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               582413                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  559410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  30722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  31567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  31521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  32104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  32271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  34079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  35613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  34810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  35210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  35431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  35238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  35706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  36149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    460                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       430319                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    178.041983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   120.098741                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   211.932515                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       219003     50.89%     50.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       124604     28.96%     79.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        38759      9.01%     88.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15898      3.69%     92.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8126      1.89%     94.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4330      1.01%     95.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2692      0.63%     96.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2047      0.48%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14860      3.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       430319                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        35013                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.590152                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.590003                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            4372     12.49%     12.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           3808     10.88%     23.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         20973     59.90%     83.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          3956     11.30%     94.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1412      4.03%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           361      1.03%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            91      0.26%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            20      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             4      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             9      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         35013                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        35013                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.599235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.502952                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.927142                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         34404     98.26%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           452      1.29%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            46      0.13%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            21      0.06%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            15      0.04%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             6      0.02%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             5      0.01%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             5      0.01%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             7      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             8      0.02%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             2      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             4      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             5      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             3      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             2      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             8      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             2      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             3      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             6      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-187            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         35013                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               39417280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1505024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                37196096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40922304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             37274432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       120.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       113.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    124.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    113.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  328296811000                       # Total gap between requests
system.mem_ctrls.avgGap                     268694.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     14268864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     25147520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     37196096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 43463094.060303121805                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 76599582.639750018716                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2729.224434266918                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 113299658.551939710975                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       235639                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       403758                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           14                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       582413                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   7728548750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13319854250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1396500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7778368704250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32798.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32989.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide     99750.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13355417.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1878355500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            998388600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2513387100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1660983120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     25915680960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     103179818820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      39178314720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       175324928820                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        534.041384                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 100893931000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  10962640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 216441823500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1194050760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            634672005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1884103200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1372823460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     25915680960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      63642227100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      72473128800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       167116686285                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        509.039000                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 187765265500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  10962640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 129570489000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  753                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 753                       # Transaction distribution
system.iobus.trans_dist::WriteReq               76142                       # Transaction distribution
system.iobus.trans_dist::WriteResp              76142                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1020                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2740                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3836                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       149954                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       149954                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  153790                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1541                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5925                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4789512                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4789512                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4795437                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1141000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                66500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            75138000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2510000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           390548686                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2649000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 344                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           172                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     795348.837209                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    289156.153505                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          172    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        25000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             172                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    328161594500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    136800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    150841225                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        150841225                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    150841225                       # number of overall hits
system.cpu.icache.overall_hits::total       150841225                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       235638                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         235638                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       235638                       # number of overall misses
system.cpu.icache.overall_misses::total        235638                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  15620024000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  15620024000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  15620024000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  15620024000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    151076863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    151076863                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    151076863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    151076863                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001560                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001560                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001560                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001560                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66288.221764                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66288.221764                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66288.221764                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66288.221764                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       235639                       # number of writebacks
system.cpu.icache.writebacks::total            235639                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       235638                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       235638                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       235638                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       235638                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  15384385000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  15384385000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  15384385000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  15384385000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001560                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001560                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001560                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001560                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65288.217520                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65288.217520                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65288.217520                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65288.217520                       # average overall mshr miss latency
system.cpu.icache.replacements                 235639                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    150841225                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       150841225                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       235638                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        235638                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  15620024000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  15620024000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    151076863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    151076863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001560                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001560                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66288.221764                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66288.221764                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       235638                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       235638                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  15384385000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  15384385000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001560                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001560                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65288.217520                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65288.217520                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           151085514                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            236151                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            639.783503                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          169                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          325                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         302389365                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        302389365                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    158420646                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        158420646                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    158420646                       # number of overall hits
system.cpu.dcache.overall_hits::total       158420646                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       501347                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         501347                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       501347                       # number of overall misses
system.cpu.dcache.overall_misses::total        501347                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  32358318500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32358318500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  32358318500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32358318500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    158921993                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    158921993                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    158921993                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    158921993                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003155                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003155                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003155                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003155                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64542.758808                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64542.758808                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64542.758808                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64542.758808                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       271958                       # number of writebacks
system.cpu.dcache.writebacks::total            271958                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       100398                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       100398                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       100398                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       100398                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       400949                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       400949                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       400949                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       400949                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1918                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1918                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  25799476500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  25799476500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  25799476500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25799476500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     92747000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     92747000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002523                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002523                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002523                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002523                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64346.030293                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64346.030293                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64346.030293                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64346.030293                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 48356.100104                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 48356.100104                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 403758                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    110097078                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       110097078                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       282506                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        282506                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  19163496000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  19163496000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    110379584                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    110379584                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002559                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002559                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67833.943350                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67833.943350                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          480                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          480                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       282026                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       282026                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          592                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          592                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  18847977500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18847977500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     92747000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     92747000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002555                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002555                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66830.637955                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66830.637955                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 156667.229730                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 156667.229730                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     48323568                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       48323568                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       218841                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       218841                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13194822500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13194822500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     48542409                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     48542409                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004508                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004508                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60294.106223                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60294.106223                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        99918                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        99918                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       118923                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       118923                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1326                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1326                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6951499000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6951499000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002450                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002450                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58453.781018                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58453.781018                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     10999757                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     10999757                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2835                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2835                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    225570500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    225570500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     11002592                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     11002592                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000258                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000258                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 79566.313933                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79566.313933                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            8                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         2827                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2827                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    222277500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    222277500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000257                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000257                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 78626.636010                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78626.636010                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     11002561                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     11002561                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     11002561                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     11002561                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 328298394500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           180901291                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            404782                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            446.910414                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          691                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          257                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         362258050                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        362258050                       # Number of data accesses

---------- End Simulation Statistics   ----------
