Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 29 23:52:22 2022
| Host         : LAPTOP-RIOQP2DJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_LSDNN_wrapper_control_sets_placed.rpt
| Design       : design_LSDNN_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   390 |
|    Minimum number of control sets                        |   390 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1183 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   390 |
| >= 0 to < 4        |    26 |
| >= 4 to < 6        |    48 |
| >= 6 to < 8        |    46 |
| >= 8 to < 10       |    53 |
| >= 10 to < 12      |    35 |
| >= 12 to < 14      |    21 |
| >= 14 to < 16      |    11 |
| >= 16              |   150 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3624 |         1115 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1082 |          389 |
| Yes          | No                    | No                     |            3247 |          840 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            3304 |          967 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                    |                                                                                                                                Enable Signal                                                                                                                                |                                                                                                                   Set/Reset Signal                                                                                                                   | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                               |                1 |              1 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                      | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[4]                                                                                                                |                1 |              1 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                     |                                                                                                                                                                                                                                                      |                1 |              1 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                              |                                                                                                                                                                                                                                                      |                1 |              1 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                               |                1 |              1 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                               |                1 |              1 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                              |                                                                                                                                                                                                                                                      |                1 |              1 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                               |                1 |              1 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                               |                1 |              1 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                              |                1 |              1 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                              |                1 |              1 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                              |                                                                                                                                                                                                                                                      |                1 |              1 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                               |                1 |              1 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                              |                1 |              1 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                              |                1 |              1 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                         |                                                                                                                                                                                                                                                      |                1 |              2 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                         |                                                                                                                                                                                                                                                      |                1 |              2 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                   |                                                                                                                                                                                                                                                      |                1 |              2 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i          |                1 |              3 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                       |                3 |              3 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                  |                1 |              3 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                       |                2 |              3 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i        |                1 |              3 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                       |                2 |              3 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                      |                3 |              3 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                      |                2 |              3 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                      | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                   |                1 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                4 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                2 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                              |                1 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                      |                2 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                     |                1 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                  |                2 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                   |                1 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_tvalid_i_reg_1                                                                                              | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                        |                1 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                    | design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                          |                1 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                          | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                           |                3 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                           | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                      |                2 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                         | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                1 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                           |                                                                                                                                                                                                                                                      |                1 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                       | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                2 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_sm_ld_dre_cmd_reg                                                                                             | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]       |                3 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                        | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                2 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                                      | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                   |                1 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                                      | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                   |                1 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/ap_CS_fsm_pp2_stage0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                      |                3 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/ap_CS_fsm_pp1_stage0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                      |                2 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                      | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                   |                1 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                 |                4 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                               | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                2 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                 |                3 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                      |                1 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                4 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]           |                3 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                  |                                                                                                                                                                                                                                                      |                2 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                       |                1 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                    | design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                   |                2 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state_reg[m_valid_i]_1[0]                                                                                                                                                                               | design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                   |                2 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                    | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[185]_i_1_n_0                                                                                                                 |                2 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                     |                                                                                                                                                                                                                                                      |                2 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                                          |                                                                                                                                                                                                                                                      |                2 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                       | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                             |                2 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                            | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                   |                2 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                       | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                                                 |                1 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                                            | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                   |                2 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/ap_CS_fsm_state35                                                                                                                                                                                                 |                2 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                     | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                             |                2 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/ap_NS_fsm1                                                                                                                                                                                                        |                2 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                            |                3 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                             |                                                                                                                                                                                                                                                      |                2 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                       | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                      |                1 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                    | design_LSDNN_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                   |                1 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                            |                2 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                    | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                                                                                                              |                1 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                      | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                 |                2 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/grp_separate_complex_p_fu_434/grp_separate_complex_p_fu_434_sep_we1                                                                                                                                                                             | design_LSDNN_i/DNN_p_0/inst/grp_separate_complex_p_fu_434/i_0_reg_85                                                                                                                                                                                 |                3 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                          | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                              |                2 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                3 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                 |                1 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/ap_NS_fsm[6]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                1 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                             | design_LSDNN_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                               |                1 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                            | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                       |                2 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                3 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/ap_CS_fsm_state29                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                      |                2 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                2 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/grp_reconstruct_complex_s_fu_425/i_0_reg_850                                                                                                                                                                                                    | design_LSDNN_i/DNN_p_0/inst/grp_reconstruct_complex_s_fu_425/i_0_reg_85                                                                                                                                                                              |                2 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/ap_CS_fsm_state30                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                      |                1 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/LS_estimator_0/inst/phi_ln25_1_reg_2910                                                                                                                                                                                                                      | design_LSDNN_i/LS_estimator_0/inst/ap_NS_fsm153_out                                                                                                                                                                                                  |                3 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/ap_CS_fsm_state45                                                                                                                                                                                                                               | design_LSDNN_i/DNN_p_0/inst/ap_CS_fsm_state28                                                                                                                                                                                                        |                2 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/LS_estimator_0/inst/phi_ln25_reg_2800                                                                                                                                                                                                                        | design_LSDNN_i/LS_estimator_0/inst/phi_ln25_reg_280                                                                                                                                                                                                  |                2 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                 |                3 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/LS_estimator_0/inst/in_stream_V_data_0_sel231_out                                                                                                                                                                                                            | design_LSDNN_i/LS_estimator_0/inst/ap_NS_fsm150_out                                                                                                                                                                                                  |                2 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/LS_estimator_0/inst/in_stream_V_data_0_sel2                                                                                                                                                                                                                  | design_LSDNN_i/LS_estimator_0/inst/ap_NS_fsm151_out                                                                                                                                                                                                  |                2 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/LS_estimator_0/inst/phi_ln27_reg_3020                                                                                                                                                                                                                        | design_LSDNN_i/LS_estimator_0/inst/ap_NS_fsm152_out                                                                                                                                                                                                  |                2 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                              | design_LSDNN_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                |                1 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/L2_WEIGHTS_U/DNN_p_L2_WEIGHTS_rom_U/RDEN                                                                                                                                                                                                        |                                                                                                                                                                                                                                                      |                3 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/LS_estimator_0/inst/zext_ln45_reg_644_reg0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                      |                1 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                      | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                 |                2 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/ap_CS_fsm_state60                                                                                                                                                                                                                               | design_LSDNN_i/DNN_p_0/inst/i_0_i14_reg_369[6]_i_1_n_4                                                                                                                                                                                               |                2 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/ap_CS_fsm_state47                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                      |                2 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/i_0_i_reg_3130                                                                                                                                                                                                                                  | design_LSDNN_i/DNN_p_0/inst/grp_separate_complex_p_fu_434/SR[0]                                                                                                                                                                                      |                2 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                 |                4 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                 |                4 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                4 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/DNN_p_0/inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[0]                                                                                                                            |                1 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                3 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/L1_WEIGHTS_U/DNN_p_L1_WEIGHTS_rom_U/RDEN                                                                                                                                                                                                        |                                                                                                                                                                                                                                                      |                4 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fdivkbM_U10/LS_estimator_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[0]                                                                                                             |                1 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                2 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                             |                                                                                                                                                                                                                                                      |                2 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                      |                                                                                                                                                                                                                                                      |                3 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                3 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/ap_NS_fsm[14]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                      |                1 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/p_11_out                                                                                                                                 | design_LSDNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                |                1 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fdivkbM_U11/LS_estimator_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[0]                                                                                                             |                1 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                            | design_LSDNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                |                1 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/zext_ln187_reg_883_reg0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                      |                1 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/zext_ln150_reg_693_reg0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                      |                2 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/i_0_i24_reg_4140                                                                                                                                                                                                                                | design_LSDNN_i/DNN_p_0/inst/ap_NS_fsm118_out                                                                                                                                                                                                         |                2 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/ap_CS_fsm_state46                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                      |                3 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                  | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                       |                3 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/DNN_p_0/inst/DNN_p_fmul_32ns_3cud_U8/DNN_p_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                                                                    |                2 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                                      |                3 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                      |                4 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                                                      |                1 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                   | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                3 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                   | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                4 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                                                      |                1 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                      | design_LSDNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                            |                1 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                      |                1 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                      |                1 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                                                      |                1 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                          | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                               |                2 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                4 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U9/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                                                      |                2 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U8/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                                                      |                2 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/LS_estimator_0/inst/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                      |                1 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                             | design_LSDNN_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                   |                4 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U7/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                                                      |                2 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U6/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                                                      |                2 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                      |                3 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U5/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                                                      |                2 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U4/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                                                      |                2 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_tvalid_i_reg_1                                                                                              | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/SR[0]                                                                                        |                2 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_tvalid_i_reg_1                                                                                              | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr[7]_i_1_n_0                                                                                                  |                3 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                      | design_LSDNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                            |                3 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2_n_0                                                                                                     | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0                                                                              |                4 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2__0_n_0                                                                                                  | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                              |                2 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2__0_n_0                                                                                                  | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                              |                3 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_56_out                                                                                                                                                | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                              |                4 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                3 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_48_out                                                                                                                                                | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                              |                4 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                   |                3 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_2__0_n_0                                                              | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0                                       |                4 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                5 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                            | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                   |                4 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                                | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0                                                                              |                4 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2__0_n_0                                                              | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1__0_n_0                                       |                4 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                                | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0                                                                              |                6 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2_n_0                                                                                                     | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0                                                                              |                8 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_2__0_n_0                                                              | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1__0_n_0                                       |                4 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                4 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_55_out                                                                                                            | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0                                       |                3 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/ap_CS_fsm_pp3_stage0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                      |                2 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]         |                2 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_51_out                                                                                                            | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0                                       |                4 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]         |                3 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                      |                2 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                2 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_43_out                                                                                                            | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0                                       |                3 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                                            | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1__0_n_0                                       |                7 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__2_n_0                                                                                                                                        | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                3 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_39_out                                                                                                            | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1__0_n_0                                       |                3 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_2[0]                                                                                 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1_n_0                                                                                |                2 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                             |                4 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_4[0]                                                                                 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                                |                3 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_3[0]                                                                                 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_26_out27_out                                                                                                                   |                4 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_5[0]                                                                                 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0                                                                                |                2 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_0[0]                                                                                 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1_n_0                                                                                |                2 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]         |                5 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_68_out                                                                                                                                                | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0                                                                                |                5 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_84_out                                                                                                                                                | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                |                8 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_64_out                                                                                                                                                | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0                                                                                |                4 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_72_out                                                                                                                                                | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0                                                                                |                4 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_76_out                                                                                                                                                | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                |                3 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_60_out                                                                                                                                                | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0                                                                                |                2 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_80_out                                                                                                                                                | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                |                8 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                          | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_2[0] |                2 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[0][0]                    | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_3[0] |                2 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[4][0]                    | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_5[0] |                3 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[3][0]                    | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_0[0] |                2 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[5][0]                    | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg[0]   |                2 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[2][0]                    | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_4[0] |                3 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[6][0]                    | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_6[0] |                2 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[1][0]                    | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_1[0] |                2 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                    | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                            |                2 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_83_out                                                                                                            | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0                                         |                8 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_71_out                                                                                                            | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1__0_n_0                                         |                5 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_79_out                                                                                                            | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                                         |                9 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_67_out                                                                                                            | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1__0_n_0                                         |                4 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_75_out                                                                                                            | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0                                         |                6 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_59_out                                                                                                            | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1__0_n_0                                         |                2 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_63_out                                                                                                            | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1__0_n_0                                         |                3 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                   | design_LSDNN_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                       |                2 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_1[0]                                                                                 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1_n_0                                                                                |                2 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3[0]                                                                                   | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1_n_0                                                                                |                5 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/add_ln176_1_reg_8650                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                      |                3 |             11 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                3 |             11 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                        | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                       |                5 |             12 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/gen_pipelined.mesg_reg_reg[1]                                                                                               | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                       |                5 |             12 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                        | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                       |                4 |             12 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                      |                4 |             12 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                        | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                       |                4 |             12 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                        | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                       |                3 |             12 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                |                                                                                                                                                                                                                                                      |                2 |             12 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_m_valid_dup_reg[0]             | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                6 |             12 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                      |                4 |             12 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                        | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                       |                6 |             12 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                       | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                      |                4 |             12 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                      |                4 |             12 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                       | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                      |                4 |             12 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/add_ln161_1_reg_7920                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                      |                3 |             12 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]       |                5 |             12 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                     |                5 |             13 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg                                            | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg_0                   |                3 |             13 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                      | design_LSDNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                            |                4 |             13 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                      | design_LSDNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                            |                4 |             13 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_2                                                                                                                                               |                4 |             13 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                      |                                                                                                                                                                                                                                                      |                4 |             13 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                              | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                             |                4 |             14 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                      |                2 |             14 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                            |                3 |             14 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/ld_btt_cntr_reg3_reg[0]                                                                           |                                                                                                                                                                                                                                                      |                3 |             14 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_done_reg_0[0]                                                                                                                     | design_LSDNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                            |                2 |             14 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                   |                                                                                                                                                                                                                                                      |                3 |             14 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                                                      | design_LSDNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                            |                4 |             14 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                                      |                2 |             14 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                                      |                2 |             14 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         |                                                                                                                                                                                                                                                      |                3 |             14 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]         |                3 |             14 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                          |                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awcache_d                                                                                                                                              |                                                                                                                                                                                                                                                      |                6 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                     |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                    | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                             |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                    | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                             |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/y_L2_U/DNN_p_y_L2_ram_U/ap_enable_reg_pp2_iter1_reg                                                                                                                                                                                             | design_LSDNN_i/DNN_p_0/inst/j_0_i18_reg_391                                                                                                                                                                                                          |                5 |             17 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                           | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                     |                9 |             17 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                |                                                                                                                                                                                                                                                      |                3 |             17 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                   |                8 |             17 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                      |                6 |             17 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/norm_LS_data_U/DNN_p_norm_LS_data_ram_U/ap_enable_reg_pp1_iter1_reg                                                                                                                                                                             | design_LSDNN_i/DNN_p_0/inst/j_0_i_reg_346                                                                                                                                                                                                            |                6 |             19 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                                      | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                3 |             19 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/std_o_load_reg_9040                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                      |                3 |             20 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/std_in_load_reg_724[22]_i_1_n_4                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                      |                6 |             20 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                   |                                                                                                                                                                                                                                                      |                3 |             20 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arcache_d                                                                                                                                              |                                                                                                                                                                                                                                                      |                8 |             21 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]                                          | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                           |                4 |             21 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                 |                                                                                                                                                                                                                                                      |                7 |             21 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                              | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                           |                7 |             22 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U5/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                        |               10 |             22 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U7/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                        |                6 |             22 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U8/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                        |                6 |             22 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fdivkbM_U10/LS_estimator_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[1]                                                                                                             |                7 |             22 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/DNN_p_0/inst/DNN_p_fmul_32ns_3cud_U8/DNN_p_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                                      |                7 |             22 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U9/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                        |                7 |             22 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                     | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                              |                5 |             22 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U4/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                        |                7 |             22 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fdivkbM_U11/LS_estimator_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[1]                                                                                                             |                7 |             22 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U6/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                        |                8 |             22 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/DNN_p_0/inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[1]                                                                                                                            |                7 |             22 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]           |                6 |             23 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]           |                6 |             23 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]         | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                   |                6 |             23 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                  | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                   |                6 |             23 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                       | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                      |               10 |             24 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              |                                                                                                                                                                                                                                                      |                3 |             24 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                       | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                      |                8 |             24 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                        | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                       |                9 |             24 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                        | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                       |                9 |             24 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                        | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                       |               10 |             24 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                       |                7 |             25 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                   |               11 |             26 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                     |                                                                                                                                                                                                                                                      |                4 |             28 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                      |                6 |             28 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                              | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/SR[0]                  |                7 |             28 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                              |                                                                                                                                                                                                                                                      |                6 |             28 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                              | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                     |                8 |             29 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                               |                6 |             29 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                     |               10 |             30 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/LS_data_U/DNN_p_LS_data_ram_U/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                      |               10 |             31 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/mean_o_load_reg_914[31]_i_1_n_4                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                      |                5 |             31 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/before_relu_0_i17_reg_381[31]_i_1_n_4                                                                                                                                                                                                           |                                                                                                                                                                                                                                                      |               11 |             32 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                             |               11 |             32 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/tmp_1_i_reg_729[31]_i_1_n_4                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                      |                6 |             32 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                      |                                                                                                                                                                                                                                                      |               11 |             32 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                       | design_LSDNN_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                            |               13 |             32 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                         |                                                                                                                                                                                                                                                      |                9 |             32 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                |                                                                                                                                                                                                                                                      |                5 |             32 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/E[0]                                                                                                                                                                             | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                     |               10 |             32 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/reg_4620                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                      |                7 |             32 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                       | design_LSDNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                            |                7 |             32 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                      |                7 |             32 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                         | design_LSDNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                            |                5 |             32 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/reg_4720                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                      |                5 |             32 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/select_ln14_reg_8010                                                                                                                                                                                                                            | design_LSDNN_i/DNN_p_0/inst/DNN_p_fcmp_32ns_3eOg_U10/DNN_p_ap_fcmp_0_no_dsp_32_u/SR[0]                                                                                                                                                               |                5 |             32 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/x_assign_reg_336[31]_i_1_n_4                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               18 |             32 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                            | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                     |               11 |             33 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                      |                                                                                                                                                                                                                                                      |               12 |             33 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/E[0]                                                                                                                                                  | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                      |                8 |             35 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                  | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                          |               10 |             36 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |               19 |             41 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                               |                                                                                                                                                                                                                                                      |                6 |             44 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                                                      |                9 |             44 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                       | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                            |               11 |             44 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                             |                                                                                                                                                                                                                                                      |                6 |             44 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                      |                9 |             44 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                      |                9 |             44 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/ap_rst_n_inv                                                                                                                                                                                                      |               14 |             44 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                                                      |                9 |             44 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                      |               10 |             45 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                      |                9 |             45 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                                      |                8 |             45 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                                      |                6 |             45 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                      |                7 |             45 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                      |                8 |             45 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                               | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                         |                8 |             47 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                                | design_LSDNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_2                                                                                                                                               |                9 |             47 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                               | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                            |                9 |             47 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                                             | design_LSDNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                               |                8 |             47 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                          | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |               12 |             48 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |               13 |             48 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                      |                9 |             49 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                      |                7 |             49 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                      |                9 |             49 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                      |                8 |             49 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                      |               13 |             54 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                    |                                                                                                                                                                                                                                                      |               12 |             54 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                   |               23 |             55 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                                      |                                                                                                                                                                                                                                                      |               21 |             59 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  |                                                                                                                                                                                                                                                      |               17 |             64 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        |                                                                                                                                                                                                                                                      |               18 |             64 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/DNN_out_V_data_1_load_A                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                      |               18 |             64 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/DNN_out_V_data_1_load_B                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                      |               18 |             64 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/LS_stream_V_data_0_load_A                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                      |               19 |             64 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__2_n_0                                                                                                                                        |                                                                                                                                                                                                                                                      |               22 |             64 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_p_0/inst/LS_stream_V_data_0_load_B                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                      |               20 |             64 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/LS_estimator_0/inst/in_stream_V_data_0_load_B                                                                                                                                                                                                                |                                                                                                                                                                                                                                                      |               17 |             64 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/LS_estimator_0/inst/out_stream_V_data_1_load_B                                                                                                                                                                                                               |                                                                                                                                                                                                                                                      |               17 |             64 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/LS_estimator_0/inst/complex_M_real_writ_reg_744[31]_i_1_n_4                                                                                                                                                                                                  |                                                                                                                                                                                                                                                      |               17 |             64 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                                      |                                                                                                                                                                                                                                                      |               22 |             64 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/LS_estimator_0/inst/out_stream_V_data_1_load_A                                                                                                                                                                                                               |                                                                                                                                                                                                                                                      |               19 |             64 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/LS_estimator_0/inst/in_stream_V_data_0_load_A                                                                                                                                                                                                                |                                                                                                                                                                                                                                                      |               32 |             64 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                            | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |               16 |             64 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                        | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                   |               23 |             64 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_m_valid_dup_reg[0]             |                                                                                                                                                                                                                                                      |               22 |             64 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_2_n_0                                                                                                                                                                                | design_LSDNN_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_1_n_0                                                                                                                                                         |               22 |             66 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                      |               24 |             67 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                      |               13 |             67 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                      |               13 |             67 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                 |               15 |             69 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |               29 |             70 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][137]_i_1_n_0                                                                                                                             |               17 |             71 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                      |               15 |             73 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                      |               11 |             73 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |               15 |             73 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg_1[0]                                                                         | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[63]_i_1__3_n_0                                                                                                |               23 |             73 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                      |               12 |             73 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                      |               16 |             73 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                       | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |               20 |             73 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                 |               16 |             74 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                                      |               14 |             76 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                 |               15 |             77 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/DNN_p_0/inst/grp_separate_complex_p_fu_434/ap_rst_n_inv                                                                                                                                                                               |               32 |             77 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_m_valid_dup_reg[0]                                                                                                                                                       | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |               25 |             78 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |               15 |             78 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                   | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |               23 |             78 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |               16 |             78 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |               16 |             82 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                 |               16 |             83 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/LS_estimator_0/inst/tmp_2_i_i_reg_728[31]_i_1_n_4                                                                                                                                                                                                            |                                                                                                                                                                                                                                                      |               20 |             95 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                      |               12 |             96 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                      |               12 |             96 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                      |               12 |             96 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                      |               12 |             96 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                      |               13 |            104 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                      |               13 |            104 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                      |               13 |            104 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                      |               13 |            104 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/LS_estimator_0/inst/tmp_i_i_reg_698[31]_i_1_n_4                                                                                                                                                                                                              |                                                                                                                                                                                                                                                      |               64 |            190 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                      |             1116 |           3754 |
+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


