#ifndef HW_ARM_ATV4_H
#define HW_ARM_ATV4_H

#include "exec/hwaddr.h"
#include "hw/boards.h"
#include "cpu.h"
#include "hw/arm/boot.h"
#include "hw/arm/atv4_chipid.h"
#include "hw/arm/atv4_pmgr.h"

#define TYPE_ATV4 "ATV4"

#define ATV4_CPREG_VAR_NAME(name) cpreg_##name
#define ATV4_CPREG_VAR_DEF(name) uint64_t ATV4_CPREG_VAR_NAME(name)

#define TYPE_ATV4_MACHINE   MACHINE_TYPE_NAME(TYPE_ATV4)
#define ATV4_MACHINE(obj) \
    OBJECT_CHECK(ATV4MachineState, (obj), TYPE_ATV4_MACHINE)

// memory addresses
#define VROM_MEM_BASE        0x100000000
#define UNKNOWN1_MEM_BASE    0x180000000
#define UNKNOWN2_MEM_BASE    0x202220000
#define PMGR_MEM_BASE        0x20e000000
#define PMGR_PLL_MEM_BASE    (PMGR_MEM_BASE)
#define PMGR_CLKCFG_MEM_BASE (PMGR_MEM_BASE + 0x10000)
#define PMGR_CLK_MEM_BASE    (PMGR_MEM_BASE + 0x10308)
#define PMGR_SOC_MEM_BASE    (PMGR_MEM_BASE + 0x1a000)
#define PMGR_GFX_MEM_BASE    (PMGR_MEM_BASE + 0x1c200)
#define PMGR_PS_MEM_BASE     (PMGR_MEM_BASE + 0x20000)
#define PMGR_VOLMAN_MEM_BASE (PMGR_MEM_BASE + 0x23000)
#define PMGR_ACG_MEM_BASE    (PMGR_MEM_BASE + 0x32000)
#define CHIPID_MEM_BASE      0x20e02a000

typedef struct {
    MachineClass parent;
} ATV4MachineClass;

typedef struct {
	MachineState parent;
	AddressSpace *nsas;
	qemu_irq **irq;
	ARMCPU *cpu;
	ATV4ChipIDState *chipid_state;
	ATV4PMGRState *pmgr_state;
	ATV4_CPREG_VAR_DEF(REG0);
	ATV4_CPREG_VAR_DEF(REG1);
	ATV4_CPREG_VAR_DEF(REG2);
	ATV4_CPREG_VAR_DEF(REG3);
	ATV4_CPREG_VAR_DEF(REG4);
} ATV4MachineState;

#endif