Release 13.2 Drc O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Thu Nov 17 17:17:19 2011

drc -z VGA_TOP_CNTRL.ncd VGA_TOP_CNTRL.pcf

WARNING:PhysDesignRules:372 - Gated clock. Clock net
   supPixConvert/ySubCount_cmp_lt0000 is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net bitGen/fetchAddress_not0001
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   supPixConvert/xSubCount_cmp_lt0000 is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
DRC detected 0 errors and 3 warnings.  Please see the previously displayed
individual error or warning messages for more details.
