$version Generated by VerilatedVcd $end
$date Wed Jan 22 14:05:02 2025
 $end
$timescale   1ps $end

 $scope module TOP $end
  $var wire  1 [! i_Clk $end
  $var wire  1 \! i_Reset $end
  $var wire 16 ]! i_debug [15:0] $end
  $var wire  1 ^! i_debug_valid $end
  $var wire  1 c! i_latchA $end
  $var wire  1 d! i_latchB $end
  $var wire  1 l! i_latchC $end
  $var wire  1 e! i_latchF $end
  $var wire  1 f! i_latchOp $end
  $var wire  1 j! i_outputA $end
  $var wire  1 k! i_outputB $end
  $var wire  1 h! i_outputF $end
  $var wire  1 g! i_outputY $end
  $var wire  1 i! i_selectLatch $end
  $var wire 16 _! o_debug [15:0] $end
  $var wire  1 `! o_debug_valid $end
  $var wire  4 b! read_id [3:0] $end
  $var wire  4 a! write_id [3:0] $end
  $scope module SimTop $end
   $var wire  1 [! i_Clk $end
   $var wire  1 \! i_Reset $end
   $var wire 16 ]! i_debug [15:0] $end
   $var wire  1 ^! i_debug_valid $end
   $var wire  1 c! i_latchA $end
   $var wire  1 d! i_latchB $end
   $var wire  1 l! i_latchC $end
   $var wire  1 e! i_latchF $end
   $var wire  1 f! i_latchOp $end
   $var wire  1 j! i_outputA $end
   $var wire  1 k! i_outputB $end
   $var wire  1 h! i_outputF $end
   $var wire  1 g! i_outputY $end
   $var wire  1 i! i_selectLatch $end
   $var wire 16 _! o_debug [15:0] $end
   $var wire  1 `! o_debug_valid $end
   $var wire  4 b! read_id [3:0] $end
   $var wire  4 a! write_id [3:0] $end
   $scope module alu_bus $end
    $var wire 16 ' i_data [15:0] $end
    $var wire  1 ( i_valid $end
    $var wire 16 m! o_data [15:0] $end
    $var wire  1 ) o_valid $end
   $upscope $end
   $scope module debug_bus $end
    $var wire 16 - i_data [15:0] $end
    $var wire  1 . i_valid $end
    $var wire 16 _! o_data [15:0] $end
    $var wire  1 `! o_valid $end
   $upscope $end
   $scope module inst_ArgonALU $end
    $var wire  1 [! i_Clk $end
    $var wire  1 \! i_Reset $end
    $var wire  1 c! i_latchA $end
    $var wire  1 d! i_latchB $end
    $var wire  1 e! i_latchF $end
    $var wire  1 f! i_latchOp $end
    $var wire  1 h! i_outputF $end
    $var wire  1 g! i_outputY $end
    $var wire 16 / rA [15:0] $end
    $var wire 16 0 rB [15:0] $end
    $var wire 16 2 rFlags [15:0] $end
    $var wire  4 3 rOp [3:0] $end
    $var wire 16 1 rY [15:0] $end
    $var wire 17 5 wA [16:0] $end
    $var wire 17 6 wB [16:0] $end
    $var wire 17 4 wResult [16:0] $end
    $var wire  1 7 w_borrow $end
    $var wire  1 7 w_carry $end
    $var wire  1 9 w_equal $end
    $var wire  1 : w_greater $end
    $var wire  1 ; w_less $end
    $var wire  1 8 w_zero $end
    $scope module bus_if $end
     $var wire 16 ' i_data [15:0] $end
     $var wire  1 ( i_valid $end
     $var wire 16 m! o_data [15:0] $end
     $var wire  1 ) o_valid $end
    $upscope $end
   $upscope $end
   $scope module inst_ArgonRegFile $end
    $var wire  1 [! i_Clk $end
    $var wire  1 \! i_Reset $end
    $var wire  1 l! i_latchC $end
    $var wire  1 j! i_outputA $end
    $var wire  1 k! i_outputB $end
    $var wire  1 i! i_selectLatch $end
    $var wire  4 V! indexA [3:0] $end
    $var wire  4 W! indexB [3:0] $end
    $var wire  4 X! indexC [3:0] $end
    $var wire 256 < regfile(1) [255:0] $end
    $var wire 256 &! regfile(10) [255:0] $end
    $var wire 256 .! regfile(11) [255:0] $end
    $var wire 256 6! regfile(12) [255:0] $end
    $var wire 256 >! regfile(13) [255:0] $end
    $var wire 256 F! regfile(14) [255:0] $end
    $var wire 256 N! regfile(15) [255:0] $end
    $var wire 256 D regfile(2) [255:0] $end
    $var wire 256 L regfile(3) [255:0] $end
    $var wire 256 T regfile(4) [255:0] $end
    $var wire 256 \ regfile(5) [255:0] $end
    $var wire 256 d regfile(6) [255:0] $end
    $var wire 256 l regfile(7) [255:0] $end
    $var wire 256 t regfile(8) [255:0] $end
    $var wire 256 | regfile(9) [255:0] $end
    $scope module bus_if $end
     $var wire 16 * i_data [15:0] $end
     $var wire  1 + i_valid $end
     $var wire 16 Z! o_data [15:0] $end
     $var wire  1 , o_valid $end
    $upscope $end
    $scope module unnamedblk1 $end
     $var wire 32 Y! i [31:0] $end
    $upscope $end
   $upscope $end
   $scope module master_bus $end
    $var wire 16 # i_data [15:0] $end
    $var wire  1 % i_valid $end
    $var wire 16 $ o_data [15:0] $end
    $var wire  1 & o_valid $end
    $var wire  4 b! read_id [3:0] $end
    $var wire  4 a! write_id [3:0] $end
   $upscope $end
   $scope module regfile_bus $end
    $var wire 16 * i_data [15:0] $end
    $var wire  1 + i_valid $end
    $var wire 16 Z! o_data [15:0] $end
    $var wire  1 , o_valid $end
   $upscope $end
  $upscope $end
  $scope module argon_pkg $end
   $var wire  4 o! ALU_ADC [3:0] $end
   $var wire  4 s! ALU_ADD [3:0] $end
   $var wire  4 v! ALU_AND [3:0] $end
   $var wire  4 q! ALU_CMP [3:0] $end
   $var wire  4 t! ALU_DEC [3:0] $end
   $var wire  4 r! ALU_INC [3:0] $end
   $var wire  4 z! ALU_LSH [3:0] $end
   $var wire  4 u! ALU_NAND [3:0] $end
   $var wire  4 x! ALU_NOR [3:0] $end
   $var wire  4 w! ALU_OR [3:0] $end
   $var wire  4 |! ALU_RFU [3:0] $end
   $var wire  4 {! ALU_RSH [3:0] $end
   $var wire  4 p! ALU_SBC [3:0] $end
   $var wire  4 y! ALU_XOR [3:0] $end
   $var wire 32 $" F_BORROW [31:0] $end
   $var wire 32 }! F_CARRY [31:0] $end
   $var wire 32 !" F_EQUAL [31:0] $end
   $var wire 32 "" F_GREATER [31:0] $end
   $var wire 32 #" F_LESS [31:0] $end
   $var wire 32 %" F_RFU [31:0] $end
   $var wire 32 ~! F_ZERO [31:0] $end
   $var wire  4 o! ID_ALU [3:0] $end
   $var wire  4 q! ID_DEBUG [3:0] $end
   $var wire  4 p! ID_REGFILE [3:0] $end
   $var wire  4 r! ID_RFU [3:0] $end
   $var wire 32 n! REGISTERS [31:0] $end
   $var wire 32 n! WORDSIZE [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000000000000000 #
b0000000000000000 $
0%
0&
b0000000000000000 '
0(
0)
b0000000000000000 *
0+
0,
b0000000000000000 -
0.
b0000000000000000 /
b0000000000000000 0
b0000000000000000 1
b0000000000000000 2
b0000 3
b00000000000000000 4
b00000000000000000 5
b00000000000000000 6
07
18
19
0:
0;
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 <
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 D
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 L
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 T
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 \
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 d
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 l
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 t
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 &!
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 .!
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 6!
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 >!
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 F!
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 N!
b0000 V!
b0000 W!
b0000 X!
b00000000000000000000000000000000 Y!
b0000000000000000 Z!
1[!
0\!
b0000000000000000 ]!
0^!
b0000000000000000 _!
0`!
b0000 a!
b0000 b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
b0000000000000000 m!
b00000000000000000000000000010000 n!
b0001 o!
b0010 p!
b0011 q!
b0100 r!
b0000 s!
b0101 t!
b0110 u!
b0111 v!
b1000 w!
b1001 x!
b1010 y!
b1011 z!
b1100 {!
b1101 |!
b00000000000000000000000000000000 }!
b00000000000000000000000000000001 ~!
b00000000000000000000000000000010 !"
b00000000000000000000000000000011 ""
b00000000000000000000000000000100 #"
b00000000000000000000000000000101 $"
b00000000000000000000000000000110 %"
#1
b0000000000000010 2
#2
b0000000000001111 $
1&
b0000000000001111 '
1(
0[!
b0000000000001111 _!
1`!
b0001 a!
b0011 b!
1c!
#3
b0000000000001111 /
b00000000000001111 4
b00000000000001111 5
08
09
1:
1[!
#4
b0000000000010110 $
b0000000000010110 '
0[!
b0000000000010110 _!
0c!
1d!
#5
b0000000000010110 0
b00000000000100101 4
b00000000000010110 6
0:
1;
1[!
#6
b0000000000000000 $
b0000000000000000 '
0[!
b0000000000000000 _!
0d!
1f!
#7
1[!
#8
b0000000000100101 $
1)
b0000000000100101 -
1.
0[!
b0000000000100101 ]!
1^!
0`!
b0011 a!
b0001 b!
0f!
1g!
b0000000000100101 m!
#9
1[!
#10
0[!
#11
1[!
#12
b0000000000000000 $
0&
0)
b0000000000000000 -
0.
b0000000000000000 /
b0000000000000000 0
b0000000000000000 2
b00000000000000000 4
b00000000000000000 5
b00000000000000000 6
18
19
0;
b00000000000000000000000000010000 Y!
b0000000000000000 ]!
0^!
0g!
b0000000000000000 m!
#13
