 Timing Path to outReg/Q_reg[61]/D 
  
 Path Start Point : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.2480 4.14718  5.4366   9.58378           3       44.9679  c    K        | 
|    inRegA/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0050 0.0050 0.2480          1.8122                                      AL            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0590 0.0540 0.2510 78.3368  30.3889  108.726           32      49.1741  AL   K        | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[31]/CK       DFF_X1        Rise  0.0990 0.0400 0.2480          0.949653                                    L             | 
|    inRegA/Q_reg[31]/Q        DFF_X1        Rise  0.2360 0.1370 0.0350 1.2502   12.8034  14.0536           4       56.1496                | 
|    inRegA/Q[31]                            Rise  0.2360 0.0000                                                                           | 
|    M64/a[31]                               Rise  0.2360 0.0000                                                                           | 
|    M64/i_0_0_63/A            INV_X4        Rise  0.2360 0.0000 0.0350          6.25843                                                   | 
|    M64/i_0_0_63/ZN           INV_X4        Fall  0.2750 0.0390 0.0230 13.1261  56.3122  69.4383           29      62.8795                | 
|    M64/i_0_0_559/A2          NOR2_X1       Fall  0.2840 0.0090 0.0250          1.56385                                                   | 
|    M64/i_0_0_559/ZN          NOR2_X1       Rise  0.3950 0.1110 0.0850 3.44709  13.2095  16.6565           7       60.8147                | 
|    M64/A1_6/in1[63]                        Rise  0.3950 0.0000                                                                           | 
|    M64/A1_6/i_0_159/B        XOR2_X1       Rise  0.3970 0.0020 0.0850          2.36355                                                   | 
|    M64/A1_6/i_0_159/Z        XOR2_X1       Rise  0.4720 0.0750 0.0380 0.42588  4.82291  5.24879           2       50.6696                | 
|    M64/A1_6/i_0_158/B        XOR2_X1       Rise  0.4720 0.0000 0.0380          2.36355                                                   | 
|    M64/A1_6/i_0_158/Z        XOR2_X1       Rise  0.5570 0.0850 0.0520 1.22642  6.97496  8.20138           4       50.6696                | 
|    M64/A1_6/sum[63]                        Rise  0.5570 0.0000                                                                           | 
|    M64/A2_4/in2[63]                        Rise  0.5570 0.0000                                                                           | 
|    M64/A2_4/i_0_166/A        XOR2_X1       Rise  0.5570 0.0000 0.0520          2.23214                                                   | 
|    M64/A2_4/i_0_166/Z        XOR2_X1       Rise  0.6310 0.0740 0.0410 0.897566 4.82291  5.72047           2       60.7813                | 
|    M64/A2_4/i_0_165/B        XOR2_X1       Rise  0.6310 0.0000 0.0410          2.36355                                                   | 
|    M64/A2_4/i_0_165/Z        XOR2_X1       Rise  0.7410 0.1100 0.0750 1.54901  11.5367  13.0857           6       60.7813                | 
|    M64/A2_4/sum[63]                        Rise  0.7410 0.0000                                                                           | 
|    M64/A3_3/in1[63]                        Rise  0.7410 0.0000                                                                           | 
|    M64/A3_3/i_0_176/B        XOR2_X1       Rise  0.7420 0.0010 0.0750          2.36355                                                   | 
|    M64/A3_3/i_0_176/Z        XOR2_X1       Rise  0.8630 0.1210 0.0810 1.66264  12.868   14.5307           5       48.6384                | 
|    M64/A3_3/i_0_175/B        XNOR2_X1      Rise  0.8640 0.0010 0.0810          2.57361                                                   | 
|    M64/A3_3/i_0_175/ZN       XNOR2_X1      Rise  0.9330 0.0690 0.0500 1.57751  6.97496  8.55247           4       48.6384                | 
|    M64/A3_3/sum[63]                        Rise  0.9330 0.0000                                                                           | 
|    M64/A4_2/in2[63]                        Rise  0.9330 0.0000                                                                           | 
|    M64/A4_2/i_0_198/A        XOR2_X1       Rise  0.9330 0.0000 0.0500          2.23214                                                   | 
|    M64/A4_2/i_0_198/Z        XOR2_X1       Rise  1.0040 0.0710 0.0490 0.42588  4.82291  5.24879           2       48.6384                | 
|    M64/A4_2/i_0_197/B        XOR2_X1       Rise  1.0040 0.0000 0.0490          2.36355                                                   | 
|    M64/A4_2/i_0_197/Z        XOR2_X1       Rise  1.0790 0.0750 0.0420 1.10914  4.94781  6.05694           3       58.6719                | 
|    M64/A4_2/sum[63]                        Rise  1.0790 0.0000                                                                           | 
|    M64/A5_1/in3[63]                        Rise  1.0790 0.0000                                                                           | 
|    M64/A5_1/i_0_230/A        AOI21_X1      Rise  1.0790 0.0000 0.0420          1.62635                                                   | 
|    M64/A5_1/i_0_230/ZN       AOI21_X1      Fall  1.0990 0.0200 0.0150 0.42588  1.65135  2.07722           1       58.6719                | 
|    M64/A5_1/i_0_227/A2       NOR2_X1       Fall  1.0990 0.0000 0.0150          1.56385                                                   | 
|    M64/A5_1/i_0_227/ZN       NOR2_X1       Rise  1.1920 0.0930 0.0720 2.42787  11.5367  13.9646           6       58.6719                | 
|    M64/A5_1/sum[63]                        Rise  1.1920 0.0000                                                                           | 
|    M64/A6/in1[63]                          Rise  1.1920 0.0000                                                                           | 
|    M64/A6/i_0_240/B          XOR2_X1       Rise  1.1930 0.0010 0.0720          2.36355                                                   | 
|    M64/A6/i_0_240/Z          XOR2_X1       Rise  1.3630 0.1700 0.1270 3.9103   20.4267  24.337            8       59.7545                | 
|    M64/A6/i_0_233/B          XNOR2_X1      Rise  1.3640 0.0010 0.1270          2.57361                                                   | 
|    M64/A6/i_0_233/ZN         XNOR2_X1      Rise  1.4330 0.0690 0.0440 1.13987  5.8097   6.94957           3       43.3259                | 
|    M64/A6/sum[57]                          Rise  1.4330 0.0000                                                                           | 
|    M64/A7/in1[57]                          Rise  1.4330 0.0000                                                                           | 
|    M64/A7/i_0_224/B          XNOR2_X1      Rise  1.4330 0.0000 0.0440          2.57361                                                   | 
|    M64/A7/i_0_224/ZN         XNOR2_X1      Rise  1.4830 0.0500 0.0260 0.42588  2.57361  2.99949           1       59.7545                | 
|    M64/A7/i_0_223/B          XNOR2_X1      Rise  1.4830 0.0000 0.0260          2.57361                                                   | 
|    M64/A7/i_0_223/ZN         XNOR2_X1      Rise  1.5380 0.0550 0.0420 0.839592 5.8097   6.64929           3       59.7545                | 
|    M64/A7/sum[57]                          Rise  1.5380 0.0000                                                                           | 
|    M64/A8/in1[57]                          Rise  1.5380 0.0000                                                                           | 
|    M64/A8/i_0_195/B          XNOR2_X1      Rise  1.5380 0.0000 0.0420          2.57361                                                   | 
|    M64/A8/i_0_195/ZN         XNOR2_X1      Rise  1.5880 0.0500 0.0260 0.444132 2.57361  3.01774           1       59.7545                | 
|    M64/A8/i_0_194/B          XNOR2_X1      Rise  1.5880 0.0000 0.0260          2.57361                                                   | 
|    M64/A8/i_0_194/ZN         XNOR2_X1      Rise  1.6370 0.0490 0.0310 0.943284 3.38608  4.32937           2       59.7545                | 
|    M64/A8/sum[57]                          Rise  1.6370 0.0000                                                                           | 
|    M64/A9/in1[57]                          Rise  1.6370 0.0000                                                                           | 
|    M64/A9/i_0_105/B          XOR2_X1       Rise  1.6370 0.0000 0.0310          2.36355                                                   | 
|    M64/A9/i_0_105/Z          XOR2_X1       Rise  1.7090 0.0720 0.0420 0.986171 5.03833  6.0245            3       57.2879                | 
|    M64/A9/sum[57]                          Rise  1.7090 0.0000                                                                           | 
|    M64/RESULT/a[57]                        Rise  1.7090 0.0000                                                                           | 
|    M64/RESULT/i_0/a[57]                    Rise  1.7090 0.0000                                                                           | 
|    M64/RESULT/i_0/i_327/A1   NOR2_X1       Rise  1.7090 0.0000 0.0420          1.71447                                                   | 
|    M64/RESULT/i_0/i_327/ZN   NOR2_X1       Fall  1.7310 0.0220 0.0160 0.969637 5.00466  5.9743            3       57.2879                | 
|    M64/RESULT/i_0/i_349/A2   NOR3_X1       Fall  1.7310 0.0000 0.0160          1.4768                                                    | 
|    M64/RESULT/i_0/i_349/ZN   NOR3_X1       Rise  1.7960 0.0650 0.0420 0.57401  3.34143  3.91544           2       57.2879                | 
|    M64/RESULT/i_0/i_348/A    OAI21_X1      Rise  1.7960 0.0000 0.0420          1.67072                                                   | 
|    M64/RESULT/i_0/i_348/ZN   OAI21_X1      Fall  1.8290 0.0330 0.0210 1.19829  3.207    4.40529           2       57.2879                | 
|    M64/RESULT/i_0/i_344/C2   OAI211_X1     Fall  1.8290 0.0000 0.0210          1.55566                                                   | 
|    M64/RESULT/i_0/i_344/ZN   OAI211_X1     Rise  1.8780 0.0490 0.0300 0.50193  3.2527   3.75463           2       57.3996                | 
|    M64/RESULT/i_0/i_359/A    AOI21_X1      Rise  1.8780 0.0000 0.0300          1.62635                                                   | 
|    M64/RESULT/i_0/i_359/ZN   AOI21_X1      Fall  1.8970 0.0190 0.0200 0.807159 1.65135  2.4585            1       57.3996                | 
|    M64/RESULT/i_0/i_358/A2   NOR2_X1       Fall  1.8970 0.0000 0.0200          1.56385                                                   | 
|    M64/RESULT/i_0/i_358/ZN   NOR2_X1       Rise  1.9520 0.0550 0.0360 1.10276  5.00287  6.10563           3       57.2879                | 
|    M64/RESULT/i_0/i_146/A1   NOR2_X1       Rise  1.9520 0.0000 0.0360          1.71447                                                   | 
|    M64/RESULT/i_0/i_146/ZN   NOR2_X1       Fall  1.9700 0.0180 0.0140 1.05203  3.22324  4.27527           2       57.2879                | 
|    M64/RESULT/i_0/i_145/B2   OAI21_X1      Fall  1.9700 0.0000 0.0140          1.55833                                                   | 
|    M64/RESULT/i_0/i_145/ZN   OAI21_X1      Rise  2.0100 0.0400 0.0250 0.42588  2.57361  2.99949           1       57.2879                | 
|    M64/RESULT/i_0/i_144/B    XNOR2_X1      Rise  2.0100 0.0000 0.0250          2.57361                                                   | 
|    M64/RESULT/i_0/i_144/ZN   XNOR2_X1      Rise  2.0520 0.0420 0.0180 0.501123 0.97463  1.47575           1       61.0119                | 
|    M64/RESULT/i_0/sum[61]                  Rise  2.0520 0.0000                                                                           | 
|    M64/RESULT/S[61]                        Rise  2.0520 0.0000                                                                           | 
|    M64/c[61]                               Rise  2.0520 0.0000                                                                           | 
|    outReg/D[61]                            Rise  2.0520 0.0000                                                                           | 
|    outReg/i_0_63/A2          AND2_X1       Rise  2.0520 0.0000 0.0180          0.97463                                                   | 
|    outReg/i_0_63/ZN          AND2_X1       Rise  2.0860 0.0340 0.0080 0.530829 1.14029  1.67112           1       61.0119                | 
|    outReg/Q_reg[61]/D        DFF_X1        Rise  2.0860 0.0000 0.0080          1.14029                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[61]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.2480 4.14718  5.00276  9.14994           3       44.9679  c    K        | 
|    outReg/clk                              Rise  0.0000 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.2480          1.8122                                      A             | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0540 0.0540 0.2980 74.7422  54.8122  129.554           64      44.9679  AL   K        | 
|    outReg/Q_reg[61]/CK       DFF_X1        Rise  0.1330 0.0790 0.2480          0.949653                                    OL            | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock ideal network latency        |  0.1330 2.1330 | 
| library setup check                       | -0.0430 2.0900 | 
| data required time                        |  2.0900        | 
|                                           |                | 
| data required time                        |  2.0900        | 
| data arrival time                         | -2.0860        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0040        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[49]/D 
  
 Path Start Point : inRegA/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.2480 4.14718  5.4366   9.58378           3       44.9679  c    K        | 
|    inRegA/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0050 0.0050 0.2480          1.8122                                      AL            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0590 0.0540 0.2510 78.3368  30.3889  108.726           32      49.1741  AL   K        | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[11]/CK       DFF_X1        Rise  0.0990 0.0400 0.2480          0.949653                                    L             | 
|    inRegA/Q_reg[11]/Q        DFF_X1        Fall  0.2110 0.1120 0.0120 0.811582 6.59781  7.4094            2       54.8772                | 
|    inRegA/Q[11]                            Fall  0.2110 0.0000                                                                           | 
|    M64/a[11]                               Fall  0.2110 0.0000                                                                           | 
|    M64/i_0_0_23/A            INV_X2        Fall  0.2110 0.0000 0.0120          2.94332                                                   | 
|    M64/i_0_0_23/ZN           INV_X2        Rise  0.3150 0.1040 0.0920 26.817   51.1917  78.0087           31      54.8772                | 
|    M64/i_0_0_24/A2           NOR2_X1       Rise  0.3420 0.0270 0.0960          1.65135                                                   | 
|    M64/i_0_0_24/ZN           NOR2_X1       Fall  0.3740 0.0320 0.0280 1.37681  5.8097   7.18651           3       60.7924                | 
|    M64/A1_1/in1[11]                        Fall  0.3740 0.0000                                                                           | 
|    M64/A1_1/i_0_116/B        XNOR2_X1      Fall  0.3740 0.0000 0.0280          2.36817                                                   | 
|    M64/A1_1/i_0_116/ZN       XNOR2_X1      Fall  0.4250 0.0510 0.0180 0.725778 2.57361  3.29939           1       60.7924                | 
|    M64/A1_1/i_0_115/B        XNOR2_X1      Fall  0.4250 0.0000 0.0180          2.36817                                                   | 
|    M64/A1_1/i_0_115/ZN       XNOR2_X1      Rise  0.4860 0.0610 0.0410 0.768866 5.8097   6.57857           3       60.7924                | 
|    M64/A1_1/sum[11]                        Rise  0.4860 0.0000                                                                           | 
|    M64/A2_1/in1[11]                        Rise  0.4860 0.0000                                                                           | 
|    M64/A2_1/i_0_117/B        XNOR2_X1      Rise  0.4860 0.0000 0.0410          2.57361                                                   | 
|    M64/A2_1/i_0_117/ZN       XNOR2_X1      Rise  0.5410 0.0550 0.0360 0.501123 4.83694  5.33806           1       60.7924                | 
|    M64/A2_1/i_0_116/B        XNOR2_X2      Rise  0.5410 0.0000 0.0360          4.83694                                                   | 
|    M64/A2_1/i_0_116/ZN       XNOR2_X2      Rise  0.5890 0.0480 0.0280 1.43613  5.8097   7.24583           3       60.7924                | 
|    M64/A2_1/sum[11]                        Rise  0.5890 0.0000                                                                           | 
|    M64/A3_1/in1[11]                        Rise  0.5890 0.0000                                                                           | 
|    M64/A3_1/i_0_119/B        XNOR2_X1      Rise  0.5890 0.0000 0.0280          2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN       XNOR2_X1      Rise  0.6410 0.0520 0.0350 0.42588  4.83694  5.26282           1       62.3661                | 
|    M64/A3_1/i_0_118/B        XNOR2_X2      Rise  0.6410 0.0000 0.0350          4.83694                                                   | 
|    M64/A3_1/i_0_118/ZN       XNOR2_X2      Rise  0.6880 0.0470 0.0270 0.926289 5.8097   6.73599           3       62.3661                | 
|    M64/A3_1/sum[11]                        Rise  0.6880 0.0000                                                                           | 
|    M64/A4_1/in1[11]                        Rise  0.6880 0.0000                                                                           | 
|    M64/A4_1/i_0_125/B        XNOR2_X1      Rise  0.6880 0.0000 0.0270          2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN       XNOR2_X1      Rise  0.7340 0.0460 0.0250 0.503868 2.57361  3.07748           1       62.3661                | 
|    M64/A4_1/i_0_124/B        XNOR2_X1      Rise  0.7340 0.0000 0.0250          2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN       XNOR2_X1      Rise  0.7890 0.0550 0.0420 1.01679  5.8097   6.82649           3       62.3661                | 
|    M64/A4_1/sum[11]                        Rise  0.7890 0.0000                                                                           | 
|    M64/A5_1/in1[11]                        Rise  0.7890 0.0000                                                                           | 
|    M64/A5_1/i_0_135/B        XNOR2_X1      Rise  0.7890 0.0000 0.0420          2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN       XNOR2_X1      Rise  0.8390 0.0500 0.0250 0.444132 2.57361  3.01774           1       57.9464                | 
|    M64/A5_1/i_0_134/B        XNOR2_X1      Rise  0.8390 0.0000 0.0250          2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN       XNOR2_X1      Rise  0.8870 0.0480 0.0300 0.666523 3.38608  4.05261           2       62.3661                | 
|    M64/A5_1/sum[11]                        Rise  0.8870 0.0000                                                                           | 
|    M64/A6/in1[11]                          Rise  0.8870 0.0000                                                                           | 
|    M64/A6/i_0_146/B          XOR2_X1       Rise  0.8870 0.0000 0.0300          2.36355                                                   | 
|    M64/A6/i_0_146/Z          XOR2_X1       Rise  0.9630 0.0760 0.0460 1.41603  5.47556  6.89159           2       58.7946                | 
|    M64/A6/sum[11]                          Rise  0.9630 0.0000                                                                           | 
|    M64/A7/in1[11]                          Rise  0.9630 0.0000                                                                           | 
|    M64/A7/i_0_142/B          XOR2_X2       Rise  0.9630 0.0000 0.0460          4.39563                                                   | 
|    M64/A7/i_0_142/Z          XOR2_X2       Rise  1.0200 0.0570 0.0250 1.18534  3.38608  4.57142           2       57.0647                | 
|    M64/A7/sum[11]                          Rise  1.0200 0.0000                                                                           | 
|    M64/A8/in1[11]                          Rise  1.0200 0.0000                                                                           | 
|    M64/A8/i_0_122/B          XOR2_X1       Rise  1.0200 0.0000 0.0250          2.36355                                                   | 
|    M64/A8/i_0_122/Z          XOR2_X1       Rise  1.0840 0.0640 0.0350 1.22599  3.38608  4.61207           2       57.9464                | 
|    M64/A8/sum[11]                          Rise  1.0840 0.0000                                                                           | 
|    M64/A9/in1[11]                          Rise  1.0840 0.0000                                                                           | 
|    M64/A9/i_0_58/B           XOR2_X1       Rise  1.0840 0.0000 0.0350          2.36355                                                   | 
|    M64/A9/i_0_58/Z           XOR2_X1       Rise  1.1570 0.0730 0.0420 1.12469  4.88744  6.01213           3       57.9464                | 
|    M64/A9/sum[11]                          Rise  1.1570 0.0000                                                                           | 
|    M64/RESULT/a[11]                        Rise  1.1570 0.0000                                                                           | 
|    M64/RESULT/i_0/a[11]                    Rise  1.1570 0.0000                                                                           | 
|    M64/RESULT/i_0/i_208/A2   NAND2_X1      Rise  1.1570 0.0000 0.0420          1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN   NAND2_X1      Fall  1.1840 0.0270 0.0150 1.12988  3.34757  4.47745           2       57.9464                | 
|    M64/RESULT/i_0/i_207/B2   AOI21_X1      Fall  1.1840 0.0000 0.0150          1.40993                                                   | 
|    M64/RESULT/i_0/i_207/ZN   AOI21_X1      Rise  1.2310 0.0470 0.0340 0.530829 3.90347  4.4343            2       57.9464                | 
|    M64/RESULT/i_0/i_206/A    OAI21_X1      Rise  1.2310 0.0000 0.0340          1.67072                                                   | 
|    M64/RESULT/i_0/i_206/ZN   OAI21_X1      Fall  1.2610 0.0300 0.0190 0.42588  3.45099  3.87687           1       57.9464                | 
|    M64/RESULT/i_0/i_205/A2   NAND2_X2      Fall  1.2610 0.0000 0.0190          3.14281                                                   | 
|    M64/RESULT/i_0/i_205/ZN   NAND2_X2      Rise  1.2900 0.0290 0.0170 0.801567 8.7138   9.51537           2       57.9464                | 
|    M64/RESULT/i_0/i_204/B2   OAI22_X4      Rise  1.2900 0.0000 0.0170          6.48166                                                   | 
|    M64/RESULT/i_0/i_204/ZN   OAI22_X4      Fall  1.3150 0.0250 0.0220 1.59439  7.32194  8.91633           3       57.9464                | 
|    M64/RESULT/i_0/i_196/A3   NOR3_X2       Fall  1.3150 0.0000 0.0220          3.31987                                                   | 
|    M64/RESULT/i_0/i_196/ZN   NOR3_X2       Rise  1.3850 0.0700 0.0410 1.2168   6.02656  7.24336           1       61.875                 | 
|    M64/RESULT/i_0/i_188/A4   NOR4_X4       Rise  1.3850 0.0000 0.0410          6.02656                                                   | 
|    M64/RESULT/i_0/i_188/ZN   NOR4_X4       Fall  1.4050 0.0200 0.0150 1.09968  7.32255  8.42223           3       61.875                 | 
|    M64/RESULT/i_0/i_181/A3   NOR3_X2       Fall  1.4050 0.0000 0.0150          3.31987                                                   | 
|    M64/RESULT/i_0/i_181/ZN   NOR3_X2       Rise  1.5290 0.1240 0.0920 15.5516  6.02656  21.5782           1       61.875                 | 
|    M64/RESULT/i_0/i_256/A4   NOR4_X4       Rise  1.5340 0.0050 0.0920          6.02656                                                   | 
|    M64/RESULT/i_0/i_256/ZN   NOR4_X4       Fall  1.5570 0.0230 0.0250 1.96043  7.32194  9.28236           3       66.1272                | 
|    M64/RESULT/i_0/i_254/A3   NOR3_X2       Fall  1.5570 0.0000 0.0250          3.31987                                                   | 
|    M64/RESULT/i_0/i_254/ZN   NOR3_X2       Rise  1.6250 0.0680 0.0390 0.588627 6.02656  6.61519           1       66.1272                | 
|    M64/RESULT/i_0/i_251/A4   NOR4_X4       Rise  1.6250 0.0000 0.0390          6.02656                                                   | 
|    M64/RESULT/i_0/i_251/ZN   NOR4_X4       Fall  1.6460 0.0210 0.0150 1.31871  8.98399  10.3027           4       66.1272                | 
|    M64/RESULT/i_0/i_242/A3   NOR3_X2       Fall  1.6460 0.0000 0.0150          3.31987                                                   | 
|    M64/RESULT/i_0/i_242/ZN   NOR3_X2       Rise  1.7020 0.0560 0.0310 0.762021 3.44279  4.20481           1       66.1272                | 
|    M64/RESULT/i_0/i_241/A3   NOR3_X2       Rise  1.7020 0.0000 0.0310          3.44279                                                   | 
|    M64/RESULT/i_0/i_241/ZN   NOR3_X2       Fall  1.7160 0.0140 0.0220 0.42588  1.77921  2.20509           1       66.1272                | 
|    M64/RESULT/i_0/slo__c9/A  BUF_X2        Fall  1.7160 0.0000 0.0220          1.5894                                                    | 
|    M64/RESULT/i_0/slo__c9/Z  BUF_X2        Fall  1.7550 0.0390 0.0100 1.58883  10.2732  11.8621           4       66.1272                | 
|    M64/RESULT/i_0/i_224/A1   NOR2_X2       Fall  1.7550 0.0000 0.0100          2.69887                                                   | 
|    M64/RESULT/i_0/i_224/ZN   NOR2_X2       Rise  1.8390 0.0840 0.0710 23.8729  3.34692  27.2198           1       57.3438                | 
|    M64/RESULT/i_0/i_223/A2   NOR2_X2       Rise  1.8470 0.0080 0.0720          3.34692                                                   | 
|    M64/RESULT/i_0/i_223/ZN   NOR2_X2       Fall  1.8690 0.0220 0.0240 0.976981 7.05278  8.02976           4       58.3147                | 
|    M64/RESULT/i_0/i_119/B2   AOI21_X1      Fall  1.8690 0.0000 0.0240          1.40993                                                   | 
|    M64/RESULT/i_0/i_119/ZN   AOI21_X1      Rise  1.9220 0.0530 0.0360 0.987323 3.80404  4.79136           2       58.3147                | 
|    M64/RESULT/i_0/i_118/B2   OAI21_X1      Rise  1.9220 0.0000 0.0360          1.57189                                                   | 
|    M64/RESULT/i_0/i_118/ZN   OAI21_X1      Fall  1.9460 0.0240 0.0150 0.42588  1.70023  2.12611           1       58.3147                | 
|    M64/RESULT/i_0/i_117/A    INV_X1        Fall  1.9460 0.0000 0.0150          1.54936                                                   | 
|    M64/RESULT/i_0/i_117/ZN   INV_X1        Rise  1.9680 0.0220 0.0130 0.42588  3.80404  4.22992           2       58.3147                | 
|    M64/RESULT/i_0/i_115/B2   OAI21_X1      Rise  1.9680 0.0000 0.0130          1.57189                                                   | 
|    M64/RESULT/i_0/i_115/ZN   OAI21_X1      Fall  1.9880 0.0200 0.0120 0.42588  2.57361  2.99949           1       58.3147                | 
|    M64/RESULT/i_0/i_114/B    XNOR2_X1      Fall  1.9880 0.0000 0.0120          2.36817                                                   | 
|    M64/RESULT/i_0/i_114/ZN   XNOR2_X1      Rise  2.0190 0.0310 0.0170 0.42588  0.97463  1.40051           1       58.3147                | 
|    M64/RESULT/i_0/sum[49]                  Rise  2.0190 0.0000                                                                           | 
|    M64/RESULT/S[49]                        Rise  2.0190 0.0000                                                                           | 
|    M64/c[49]                               Rise  2.0190 0.0000                                                                           | 
|    outReg/D[49]                            Rise  2.0190 0.0000                                                                           | 
|    outReg/i_0_51/A2          AND2_X1       Rise  2.0190 0.0000 0.0170          0.97463                                                   | 
|    outReg/i_0_51/ZN          AND2_X1       Rise  2.0520 0.0330 0.0080 0.42588  1.14029  1.56617           1       58.3147                | 
|    outReg/Q_reg[49]/D        DFF_X1        Rise  2.0520 0.0000 0.0080          1.14029                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[49]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.2480 4.14718  5.00276  9.14994           3       44.9679  c    K        | 
|    outReg/clk                              Rise  0.0000 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.2480          1.8122                                      A             | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0540 0.0540 0.2980 74.7422  54.8122  129.554           64      44.9679  AL   K        | 
|    outReg/Q_reg[49]/CK       DFF_X1        Rise  0.0990 0.0450 0.2480          0.949653                                    L             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock ideal network latency        |  0.0990 2.0990 | 
| library setup check                       | -0.0430 2.0560 | 
| data required time                        |  2.0560        | 
|                                           |                | 
| data required time                        |  2.0560        | 
| data arrival time                         | -2.0520        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0040        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[60]/D 
  
 Path Start Point : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.2480 4.14718  5.4366   9.58378           3       44.9679  c    K        | 
|    inRegA/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0050 0.0050 0.2480          1.8122                                      AL            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0590 0.0540 0.2510 78.3368  30.3889  108.726           32      49.1741  AL   K        | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[31]/CK       DFF_X1        Rise  0.0990 0.0400 0.2480          0.949653                                    L             | 
|    inRegA/Q_reg[31]/Q        DFF_X1        Rise  0.2360 0.1370 0.0350 1.2502   12.8034  14.0536           4       56.1496                | 
|    inRegA/Q[31]                            Rise  0.2360 0.0000                                                                           | 
|    M64/a[31]                               Rise  0.2360 0.0000                                                                           | 
|    M64/i_0_0_63/A            INV_X4        Rise  0.2360 0.0000 0.0350          6.25843                                                   | 
|    M64/i_0_0_63/ZN           INV_X4        Fall  0.2750 0.0390 0.0230 13.1261  56.3122  69.4383           29      62.8795                | 
|    M64/i_0_0_559/A2          NOR2_X1       Fall  0.2840 0.0090 0.0250          1.56385                                                   | 
|    M64/i_0_0_559/ZN          NOR2_X1       Rise  0.3950 0.1110 0.0850 3.44709  13.2095  16.6565           7       60.8147                | 
|    M64/A1_6/in1[63]                        Rise  0.3950 0.0000                                                                           | 
|    M64/A1_6/i_0_159/B        XOR2_X1       Rise  0.3970 0.0020 0.0850          2.36355                                                   | 
|    M64/A1_6/i_0_159/Z        XOR2_X1       Rise  0.4720 0.0750 0.0380 0.42588  4.82291  5.24879           2       50.6696                | 
|    M64/A1_6/i_0_158/B        XOR2_X1       Rise  0.4720 0.0000 0.0380          2.36355                                                   | 
|    M64/A1_6/i_0_158/Z        XOR2_X1       Rise  0.5570 0.0850 0.0520 1.22642  6.97496  8.20138           4       50.6696                | 
|    M64/A1_6/sum[63]                        Rise  0.5570 0.0000                                                                           | 
|    M64/A2_4/in2[63]                        Rise  0.5570 0.0000                                                                           | 
|    M64/A2_4/i_0_166/A        XOR2_X1       Rise  0.5570 0.0000 0.0520          2.23214                                                   | 
|    M64/A2_4/i_0_166/Z        XOR2_X1       Rise  0.6310 0.0740 0.0410 0.897566 4.82291  5.72047           2       60.7813                | 
|    M64/A2_4/i_0_165/B        XOR2_X1       Rise  0.6310 0.0000 0.0410          2.36355                                                   | 
|    M64/A2_4/i_0_165/Z        XOR2_X1       Rise  0.7410 0.1100 0.0750 1.54901  11.5367  13.0857           6       60.7813                | 
|    M64/A2_4/sum[63]                        Rise  0.7410 0.0000                                                                           | 
|    M64/A3_3/in1[63]                        Rise  0.7410 0.0000                                                                           | 
|    M64/A3_3/i_0_176/B        XOR2_X1       Rise  0.7420 0.0010 0.0750          2.36355                                                   | 
|    M64/A3_3/i_0_176/Z        XOR2_X1       Rise  0.8630 0.1210 0.0810 1.66264  12.868   14.5307           5       48.6384                | 
|    M64/A3_3/i_0_175/B        XNOR2_X1      Rise  0.8640 0.0010 0.0810          2.57361                                                   | 
|    M64/A3_3/i_0_175/ZN       XNOR2_X1      Rise  0.9330 0.0690 0.0500 1.57751  6.97496  8.55247           4       48.6384                | 
|    M64/A3_3/sum[63]                        Rise  0.9330 0.0000                                                                           | 
|    M64/A4_2/in2[63]                        Rise  0.9330 0.0000                                                                           | 
|    M64/A4_2/i_0_198/A        XOR2_X1       Rise  0.9330 0.0000 0.0500          2.23214                                                   | 
|    M64/A4_2/i_0_198/Z        XOR2_X1       Rise  1.0040 0.0710 0.0490 0.42588  4.82291  5.24879           2       48.6384                | 
|    M64/A4_2/i_0_197/B        XOR2_X1       Rise  1.0040 0.0000 0.0490          2.36355                                                   | 
|    M64/A4_2/i_0_197/Z        XOR2_X1       Rise  1.0790 0.0750 0.0420 1.10914  4.94781  6.05694           3       58.6719                | 
|    M64/A4_2/sum[63]                        Rise  1.0790 0.0000                                                                           | 
|    M64/A5_1/in3[63]                        Rise  1.0790 0.0000                                                                           | 
|    M64/A5_1/i_0_230/A        AOI21_X1      Rise  1.0790 0.0000 0.0420          1.62635                                                   | 
|    M64/A5_1/i_0_230/ZN       AOI21_X1      Fall  1.0990 0.0200 0.0150 0.42588  1.65135  2.07722           1       58.6719                | 
|    M64/A5_1/i_0_227/A2       NOR2_X1       Fall  1.0990 0.0000 0.0150          1.56385                                                   | 
|    M64/A5_1/i_0_227/ZN       NOR2_X1       Rise  1.1920 0.0930 0.0720 2.42787  11.5367  13.9646           6       58.6719                | 
|    M64/A5_1/sum[63]                        Rise  1.1920 0.0000                                                                           | 
|    M64/A6/in1[63]                          Rise  1.1920 0.0000                                                                           | 
|    M64/A6/i_0_240/B          XOR2_X1       Rise  1.1930 0.0010 0.0720          2.36355                                                   | 
|    M64/A6/i_0_240/Z          XOR2_X1       Rise  1.3630 0.1700 0.1270 3.9103   20.4267  24.337            8       59.7545                | 
|    M64/A6/i_0_233/B          XNOR2_X1      Rise  1.3640 0.0010 0.1270          2.57361                                                   | 
|    M64/A6/i_0_233/ZN         XNOR2_X1      Rise  1.4330 0.0690 0.0440 1.13987  5.8097   6.94957           3       43.3259                | 
|    M64/A6/sum[57]                          Rise  1.4330 0.0000                                                                           | 
|    M64/A7/in1[57]                          Rise  1.4330 0.0000                                                                           | 
|    M64/A7/i_0_224/B          XNOR2_X1      Rise  1.4330 0.0000 0.0440          2.57361                                                   | 
|    M64/A7/i_0_224/ZN         XNOR2_X1      Rise  1.4830 0.0500 0.0260 0.42588  2.57361  2.99949           1       59.7545                | 
|    M64/A7/i_0_223/B          XNOR2_X1      Rise  1.4830 0.0000 0.0260          2.57361                                                   | 
|    M64/A7/i_0_223/ZN         XNOR2_X1      Rise  1.5380 0.0550 0.0420 0.839592 5.8097   6.64929           3       59.7545                | 
|    M64/A7/sum[57]                          Rise  1.5380 0.0000                                                                           | 
|    M64/A8/in1[57]                          Rise  1.5380 0.0000                                                                           | 
|    M64/A8/i_0_195/B          XNOR2_X1      Rise  1.5380 0.0000 0.0420          2.57361                                                   | 
|    M64/A8/i_0_195/ZN         XNOR2_X1      Rise  1.5880 0.0500 0.0260 0.444132 2.57361  3.01774           1       59.7545                | 
|    M64/A8/i_0_194/B          XNOR2_X1      Rise  1.5880 0.0000 0.0260          2.57361                                                   | 
|    M64/A8/i_0_194/ZN         XNOR2_X1      Rise  1.6370 0.0490 0.0310 0.943284 3.38608  4.32937           2       59.7545                | 
|    M64/A8/sum[57]                          Rise  1.6370 0.0000                                                                           | 
|    M64/A9/in1[57]                          Rise  1.6370 0.0000                                                                           | 
|    M64/A9/i_0_105/B          XOR2_X1       Rise  1.6370 0.0000 0.0310          2.36355                                                   | 
|    M64/A9/i_0_105/Z          XOR2_X1       Rise  1.7090 0.0720 0.0420 0.986171 5.03833  6.0245            3       57.2879                | 
|    M64/A9/sum[57]                          Rise  1.7090 0.0000                                                                           | 
|    M64/RESULT/a[57]                        Rise  1.7090 0.0000                                                                           | 
|    M64/RESULT/i_0/a[57]                    Rise  1.7090 0.0000                                                                           | 
|    M64/RESULT/i_0/i_327/A1   NOR2_X1       Rise  1.7090 0.0000 0.0420          1.71447                                                   | 
|    M64/RESULT/i_0/i_327/ZN   NOR2_X1       Fall  1.7310 0.0220 0.0160 0.969637 5.00466  5.9743            3       57.2879                | 
|    M64/RESULT/i_0/i_349/A2   NOR3_X1       Fall  1.7310 0.0000 0.0160          1.4768                                                    | 
|    M64/RESULT/i_0/i_349/ZN   NOR3_X1       Rise  1.7960 0.0650 0.0420 0.57401  3.34143  3.91544           2       57.2879                | 
|    M64/RESULT/i_0/i_348/A    OAI21_X1      Rise  1.7960 0.0000 0.0420          1.67072                                                   | 
|    M64/RESULT/i_0/i_348/ZN   OAI21_X1      Fall  1.8290 0.0330 0.0210 1.19829  3.207    4.40529           2       57.2879                | 
|    M64/RESULT/i_0/i_344/C2   OAI211_X1     Fall  1.8290 0.0000 0.0210          1.55566                                                   | 
|    M64/RESULT/i_0/i_344/ZN   OAI211_X1     Rise  1.8780 0.0490 0.0300 0.50193  3.2527   3.75463           2       57.3996                | 
|    M64/RESULT/i_0/i_359/A    AOI21_X1      Rise  1.8780 0.0000 0.0300          1.62635                                                   | 
|    M64/RESULT/i_0/i_359/ZN   AOI21_X1      Fall  1.8970 0.0190 0.0200 0.807159 1.65135  2.4585            1       57.3996                | 
|    M64/RESULT/i_0/i_358/A2   NOR2_X1       Fall  1.8970 0.0000 0.0200          1.56385                                                   | 
|    M64/RESULT/i_0/i_358/ZN   NOR2_X1       Rise  1.9520 0.0550 0.0360 1.10276  5.00287  6.10563           3       57.2879                | 
|    M64/RESULT/i_0/i_146/A1   NOR2_X1       Rise  1.9520 0.0000 0.0360          1.71447                                                   | 
|    M64/RESULT/i_0/i_146/ZN   NOR2_X1       Fall  1.9700 0.0180 0.0140 1.05203  3.22324  4.27527           2       57.2879                | 
|    M64/RESULT/i_0/i_142/A2   NOR2_X1       Fall  1.9700 0.0000 0.0140          1.56385                                                   | 
|    M64/RESULT/i_0/i_142/ZN   NOR2_X1       Rise  2.0070 0.0370 0.0220 0.42588  2.57361  2.99949           1       61.0119                | 
|    M64/RESULT/i_0/i_141/B    XNOR2_X1      Rise  2.0070 0.0000 0.0220          2.57361                                                   | 
|    M64/RESULT/i_0/i_141/ZN   XNOR2_X1      Rise  2.0480 0.0410 0.0180 0.502039 0.97463  1.47667           1       61.0119                | 
|    M64/RESULT/i_0/sum[60]                  Rise  2.0480 0.0000                                                                           | 
|    M64/RESULT/S[60]                        Rise  2.0480 0.0000                                                                           | 
|    M64/c[60]                               Rise  2.0480 0.0000                                                                           | 
|    outReg/D[60]                            Rise  2.0480 0.0000                                                                           | 
|    outReg/i_0_62/A2          AND2_X1       Rise  2.0480 0.0000 0.0180          0.97463                                                   | 
|    outReg/i_0_62/ZN          AND2_X1       Rise  2.0820 0.0340 0.0080 0.444132 1.14029  1.58442           1       61.0119                | 
|    outReg/Q_reg[60]/D        DFF_X1        Rise  2.0820 0.0000 0.0080          1.14029                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[60]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.2480 4.14718  5.00276  9.14994           3       44.9679  c    K        | 
|    outReg/clk                              Rise  0.0000 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.2480          1.8122                                      A             | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0540 0.0540 0.2980 74.7422  54.8122  129.554           64      44.9679  AL   K        | 
|    outReg/Q_reg[60]/CK       DFF_X1        Rise  0.1330 0.0790 0.2480          0.949653                                    OL            | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock ideal network latency        |  0.1330 2.1330 | 
| library setup check                       | -0.0430 2.0900 | 
| data required time                        |  2.0900        | 
|                                           |                | 
| data required time                        |  2.0900        | 
| data arrival time                         | -2.0820        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0080        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[48]/D 
  
 Path Start Point : inRegA/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.2480 4.14718  5.4366   9.58378           3       44.9679  c    K        | 
|    inRegA/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0050 0.0050 0.2480          1.8122                                      AL            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0590 0.0540 0.2510 78.3368  30.3889  108.726           32      49.1741  AL   K        | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[11]/CK       DFF_X1        Rise  0.0990 0.0400 0.2480          0.949653                                    L             | 
|    inRegA/Q_reg[11]/Q        DFF_X1        Fall  0.2110 0.1120 0.0120 0.811582 6.59781  7.4094            2       54.8772                | 
|    inRegA/Q[11]                            Fall  0.2110 0.0000                                                                           | 
|    M64/a[11]                               Fall  0.2110 0.0000                                                                           | 
|    M64/i_0_0_23/A            INV_X2        Fall  0.2110 0.0000 0.0120          2.94332                                                   | 
|    M64/i_0_0_23/ZN           INV_X2        Rise  0.3150 0.1040 0.0920 26.817   51.1917  78.0087           31      54.8772                | 
|    M64/i_0_0_24/A2           NOR2_X1       Rise  0.3420 0.0270 0.0960          1.65135                                                   | 
|    M64/i_0_0_24/ZN           NOR2_X1       Fall  0.3740 0.0320 0.0280 1.37681  5.8097   7.18651           3       60.7924                | 
|    M64/A1_1/in1[11]                        Fall  0.3740 0.0000                                                                           | 
|    M64/A1_1/i_0_116/B        XNOR2_X1      Fall  0.3740 0.0000 0.0280          2.36817                                                   | 
|    M64/A1_1/i_0_116/ZN       XNOR2_X1      Fall  0.4250 0.0510 0.0180 0.725778 2.57361  3.29939           1       60.7924                | 
|    M64/A1_1/i_0_115/B        XNOR2_X1      Fall  0.4250 0.0000 0.0180          2.36817                                                   | 
|    M64/A1_1/i_0_115/ZN       XNOR2_X1      Rise  0.4860 0.0610 0.0410 0.768866 5.8097   6.57857           3       60.7924                | 
|    M64/A1_1/sum[11]                        Rise  0.4860 0.0000                                                                           | 
|    M64/A2_1/in1[11]                        Rise  0.4860 0.0000                                                                           | 
|    M64/A2_1/i_0_117/B        XNOR2_X1      Rise  0.4860 0.0000 0.0410          2.57361                                                   | 
|    M64/A2_1/i_0_117/ZN       XNOR2_X1      Rise  0.5410 0.0550 0.0360 0.501123 4.83694  5.33806           1       60.7924                | 
|    M64/A2_1/i_0_116/B        XNOR2_X2      Rise  0.5410 0.0000 0.0360          4.83694                                                   | 
|    M64/A2_1/i_0_116/ZN       XNOR2_X2      Rise  0.5890 0.0480 0.0280 1.43613  5.8097   7.24583           3       60.7924                | 
|    M64/A2_1/sum[11]                        Rise  0.5890 0.0000                                                                           | 
|    M64/A3_1/in1[11]                        Rise  0.5890 0.0000                                                                           | 
|    M64/A3_1/i_0_119/B        XNOR2_X1      Rise  0.5890 0.0000 0.0280          2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN       XNOR2_X1      Rise  0.6410 0.0520 0.0350 0.42588  4.83694  5.26282           1       62.3661                | 
|    M64/A3_1/i_0_118/B        XNOR2_X2      Rise  0.6410 0.0000 0.0350          4.83694                                                   | 
|    M64/A3_1/i_0_118/ZN       XNOR2_X2      Rise  0.6880 0.0470 0.0270 0.926289 5.8097   6.73599           3       62.3661                | 
|    M64/A3_1/sum[11]                        Rise  0.6880 0.0000                                                                           | 
|    M64/A4_1/in1[11]                        Rise  0.6880 0.0000                                                                           | 
|    M64/A4_1/i_0_125/B        XNOR2_X1      Rise  0.6880 0.0000 0.0270          2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN       XNOR2_X1      Rise  0.7340 0.0460 0.0250 0.503868 2.57361  3.07748           1       62.3661                | 
|    M64/A4_1/i_0_124/B        XNOR2_X1      Rise  0.7340 0.0000 0.0250          2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN       XNOR2_X1      Rise  0.7890 0.0550 0.0420 1.01679  5.8097   6.82649           3       62.3661                | 
|    M64/A4_1/sum[11]                        Rise  0.7890 0.0000                                                                           | 
|    M64/A5_1/in1[11]                        Rise  0.7890 0.0000                                                                           | 
|    M64/A5_1/i_0_135/B        XNOR2_X1      Rise  0.7890 0.0000 0.0420          2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN       XNOR2_X1      Rise  0.8390 0.0500 0.0250 0.444132 2.57361  3.01774           1       57.9464                | 
|    M64/A5_1/i_0_134/B        XNOR2_X1      Rise  0.8390 0.0000 0.0250          2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN       XNOR2_X1      Rise  0.8870 0.0480 0.0300 0.666523 3.38608  4.05261           2       62.3661                | 
|    M64/A5_1/sum[11]                        Rise  0.8870 0.0000                                                                           | 
|    M64/A6/in1[11]                          Rise  0.8870 0.0000                                                                           | 
|    M64/A6/i_0_146/B          XOR2_X1       Rise  0.8870 0.0000 0.0300          2.36355                                                   | 
|    M64/A6/i_0_146/Z          XOR2_X1       Rise  0.9630 0.0760 0.0460 1.41603  5.47556  6.89159           2       58.7946                | 
|    M64/A6/sum[11]                          Rise  0.9630 0.0000                                                                           | 
|    M64/A7/in1[11]                          Rise  0.9630 0.0000                                                                           | 
|    M64/A7/i_0_142/B          XOR2_X2       Rise  0.9630 0.0000 0.0460          4.39563                                                   | 
|    M64/A7/i_0_142/Z          XOR2_X2       Rise  1.0200 0.0570 0.0250 1.18534  3.38608  4.57142           2       57.0647                | 
|    M64/A7/sum[11]                          Rise  1.0200 0.0000                                                                           | 
|    M64/A8/in1[11]                          Rise  1.0200 0.0000                                                                           | 
|    M64/A8/i_0_122/B          XOR2_X1       Rise  1.0200 0.0000 0.0250          2.36355                                                   | 
|    M64/A8/i_0_122/Z          XOR2_X1       Rise  1.0840 0.0640 0.0350 1.22599  3.38608  4.61207           2       57.9464                | 
|    M64/A8/sum[11]                          Rise  1.0840 0.0000                                                                           | 
|    M64/A9/in1[11]                          Rise  1.0840 0.0000                                                                           | 
|    M64/A9/i_0_58/B           XOR2_X1       Rise  1.0840 0.0000 0.0350          2.36355                                                   | 
|    M64/A9/i_0_58/Z           XOR2_X1       Rise  1.1570 0.0730 0.0420 1.12469  4.88744  6.01213           3       57.9464                | 
|    M64/A9/sum[11]                          Rise  1.1570 0.0000                                                                           | 
|    M64/RESULT/a[11]                        Rise  1.1570 0.0000                                                                           | 
|    M64/RESULT/i_0/a[11]                    Rise  1.1570 0.0000                                                                           | 
|    M64/RESULT/i_0/i_208/A2   NAND2_X1      Rise  1.1570 0.0000 0.0420          1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN   NAND2_X1      Fall  1.1840 0.0270 0.0150 1.12988  3.34757  4.47745           2       57.9464                | 
|    M64/RESULT/i_0/i_207/B2   AOI21_X1      Fall  1.1840 0.0000 0.0150          1.40993                                                   | 
|    M64/RESULT/i_0/i_207/ZN   AOI21_X1      Rise  1.2310 0.0470 0.0340 0.530829 3.90347  4.4343            2       57.9464                | 
|    M64/RESULT/i_0/i_206/A    OAI21_X1      Rise  1.2310 0.0000 0.0340          1.67072                                                   | 
|    M64/RESULT/i_0/i_206/ZN   OAI21_X1      Fall  1.2610 0.0300 0.0190 0.42588  3.45099  3.87687           1       57.9464                | 
|    M64/RESULT/i_0/i_205/A2   NAND2_X2      Fall  1.2610 0.0000 0.0190          3.14281                                                   | 
|    M64/RESULT/i_0/i_205/ZN   NAND2_X2      Rise  1.2900 0.0290 0.0170 0.801567 8.7138   9.51537           2       57.9464                | 
|    M64/RESULT/i_0/i_204/B2   OAI22_X4      Rise  1.2900 0.0000 0.0170          6.48166                                                   | 
|    M64/RESULT/i_0/i_204/ZN   OAI22_X4      Fall  1.3150 0.0250 0.0220 1.59439  7.32194  8.91633           3       57.9464                | 
|    M64/RESULT/i_0/i_196/A3   NOR3_X2       Fall  1.3150 0.0000 0.0220          3.31987                                                   | 
|    M64/RESULT/i_0/i_196/ZN   NOR3_X2       Rise  1.3850 0.0700 0.0410 1.2168   6.02656  7.24336           1       61.875                 | 
|    M64/RESULT/i_0/i_188/A4   NOR4_X4       Rise  1.3850 0.0000 0.0410          6.02656                                                   | 
|    M64/RESULT/i_0/i_188/ZN   NOR4_X4       Fall  1.4050 0.0200 0.0150 1.09968  7.32255  8.42223           3       61.875                 | 
|    M64/RESULT/i_0/i_181/A3   NOR3_X2       Fall  1.4050 0.0000 0.0150          3.31987                                                   | 
|    M64/RESULT/i_0/i_181/ZN   NOR3_X2       Rise  1.5290 0.1240 0.0920 15.5516  6.02656  21.5782           1       61.875                 | 
|    M64/RESULT/i_0/i_256/A4   NOR4_X4       Rise  1.5340 0.0050 0.0920          6.02656                                                   | 
|    M64/RESULT/i_0/i_256/ZN   NOR4_X4       Fall  1.5570 0.0230 0.0250 1.96043  7.32194  9.28236           3       66.1272                | 
|    M64/RESULT/i_0/i_254/A3   NOR3_X2       Fall  1.5570 0.0000 0.0250          3.31987                                                   | 
|    M64/RESULT/i_0/i_254/ZN   NOR3_X2       Rise  1.6250 0.0680 0.0390 0.588627 6.02656  6.61519           1       66.1272                | 
|    M64/RESULT/i_0/i_251/A4   NOR4_X4       Rise  1.6250 0.0000 0.0390          6.02656                                                   | 
|    M64/RESULT/i_0/i_251/ZN   NOR4_X4       Fall  1.6460 0.0210 0.0150 1.31871  8.98399  10.3027           4       66.1272                | 
|    M64/RESULT/i_0/i_242/A3   NOR3_X2       Fall  1.6460 0.0000 0.0150          3.31987                                                   | 
|    M64/RESULT/i_0/i_242/ZN   NOR3_X2       Rise  1.7020 0.0560 0.0310 0.762021 3.44279  4.20481           1       66.1272                | 
|    M64/RESULT/i_0/i_241/A3   NOR3_X2       Rise  1.7020 0.0000 0.0310          3.44279                                                   | 
|    M64/RESULT/i_0/i_241/ZN   NOR3_X2       Fall  1.7160 0.0140 0.0220 0.42588  1.77921  2.20509           1       66.1272                | 
|    M64/RESULT/i_0/slo__c9/A  BUF_X2        Fall  1.7160 0.0000 0.0220          1.5894                                                    | 
|    M64/RESULT/i_0/slo__c9/Z  BUF_X2        Fall  1.7550 0.0390 0.0100 1.58883  10.2732  11.8621           4       66.1272                | 
|    M64/RESULT/i_0/i_224/A1   NOR2_X2       Fall  1.7550 0.0000 0.0100          2.69887                                                   | 
|    M64/RESULT/i_0/i_224/ZN   NOR2_X2       Rise  1.8390 0.0840 0.0710 23.8729  3.34692  27.2198           1       57.3438                | 
|    M64/RESULT/i_0/i_223/A2   NOR2_X2       Rise  1.8470 0.0080 0.0720          3.34692                                                   | 
|    M64/RESULT/i_0/i_223/ZN   NOR2_X2       Fall  1.8690 0.0220 0.0240 0.976981 7.05278  8.02976           4       58.3147                | 
|    M64/RESULT/i_0/i_119/B2   AOI21_X1      Fall  1.8690 0.0000 0.0240          1.40993                                                   | 
|    M64/RESULT/i_0/i_119/ZN   AOI21_X1      Rise  1.9220 0.0530 0.0360 0.987323 3.80404  4.79136           2       58.3147                | 
|    M64/RESULT/i_0/i_118/B2   OAI21_X1      Rise  1.9220 0.0000 0.0360          1.57189                                                   | 
|    M64/RESULT/i_0/i_118/ZN   OAI21_X1      Fall  1.9460 0.0240 0.0150 0.42588  1.70023  2.12611           1       58.3147                | 
|    M64/RESULT/i_0/i_117/A    INV_X1        Fall  1.9460 0.0000 0.0150          1.54936                                                   | 
|    M64/RESULT/i_0/i_117/ZN   INV_X1        Rise  1.9680 0.0220 0.0130 0.42588  3.80404  4.22992           2       58.3147                | 
|    M64/RESULT/i_0/i_112/A    XOR2_X1       Rise  1.9680 0.0000 0.0130          2.23214                                                   | 
|    M64/RESULT/i_0/i_112/Z    XOR2_X1       Rise  2.0140 0.0460 0.0200 0.42588  0.97463  1.40051           1       58.3147                | 
|    M64/RESULT/i_0/sum[48]                  Rise  2.0140 0.0000                                                                           | 
|    M64/RESULT/S[48]                        Rise  2.0140 0.0000                                                                           | 
|    M64/c[48]                               Rise  2.0140 0.0000                                                                           | 
|    outReg/D[48]                            Rise  2.0140 0.0000                                                                           | 
|    outReg/i_0_50/A2          AND2_X1       Rise  2.0140 0.0000 0.0200          0.97463                                                   | 
|    outReg/i_0_50/ZN          AND2_X1       Rise  2.0480 0.0340 0.0080 0.444132 1.14029  1.58442           1       58.3147                | 
|    outReg/Q_reg[48]/D        DFF_X1        Rise  2.0480 0.0000 0.0080          1.14029                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[48]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.2480 4.14718  5.00276  9.14994           3       44.9679  c    K        | 
|    outReg/clk                              Rise  0.0000 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.2480          1.8122                                      A             | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0540 0.0540 0.2980 74.7422  54.8122  129.554           64      44.9679  AL   K        | 
|    outReg/Q_reg[48]/CK       DFF_X1        Rise  0.0990 0.0450 0.2480          0.949653                                    L             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock ideal network latency        |  0.0990 2.0990 | 
| library setup check                       | -0.0430 2.0560 | 
| data required time                        |  2.0560        | 
|                                           |                | 
| data required time                        |  2.0560        | 
| data arrival time                         | -2.0480        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0080        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[56]/D 
  
 Path Start Point : inRegA/Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.2480 4.14718  5.4366   9.58378           3       44.9679  c    K        | 
|    inRegA/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0050 0.0050 0.2480          1.8122                                      AL            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0590 0.0540 0.2510 78.3368  30.3889  108.726           32      49.1741  AL   K        | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[28]/CK       DFF_X1        Rise  0.0990 0.0400 0.2480          0.949653                                    L             | 
|    inRegA/Q_reg[28]/Q        DFF_X1        Rise  0.2210 0.1220 0.0200 2.78464  4.90224  7.68688           2       28.5826                | 
|    inRegA/Q[28]                            Rise  0.2210 0.0000                                                                           | 
|    M64/a[28]                               Rise  0.2210 0.0000                                                                           | 
|    M64/i_0_0_57/A            INV_X2        Rise  0.2210 0.0000 0.0200          3.25089                                                   | 
|    M64/i_0_0_57/ZN           INV_X2        Fall  0.2750 0.0540 0.0380 18.5032  51.1917  69.6949           31      51.0714                | 
|    M64/i_0_0_226/A2          NOR2_X1       Fall  0.2800 0.0050 0.0380          1.56385                                                   | 
|    M64/i_0_0_226/ZN          NOR2_X1       Rise  0.3530 0.0730 0.0470 2.85913  5.49384  8.35297           3       62.5781                | 
|    M64/A1_2/in3[33]                        Rise  0.3530 0.0000                                                                           | 
|    M64/A1_2/i_0_154/A        XNOR2_X1      Rise  0.3540 0.0010 0.0470          2.23275                                                   | 
|    M64/A1_2/i_0_154/ZN       XNOR2_X1      Rise  0.4060 0.0520 0.0280 0.86697  2.57361  3.44058           1       59.0737                | 
|    M64/A1_2/i_0_153/B        XNOR2_X1      Rise  0.4060 0.0000 0.0280          2.57361                                                   | 
|    M64/A1_2/i_0_153/ZN       XNOR2_X1      Rise  0.4610 0.0550 0.0400 0.763731 5.49384  6.25757           3       60.6473                | 
|    M64/A1_2/sum[33]                        Rise  0.4610 0.0000                                                                           | 
|    M64/A2_1/in3[33]                        Rise  0.4610 0.0000                                                                           | 
|    M64/A2_1/i_0_161/A        XNOR2_X1      Rise  0.4610 0.0000 0.0400          2.23275                                                   | 
|    M64/A2_1/i_0_161/ZN       XNOR2_X1      Rise  0.5110 0.0500 0.0250 0.42588  2.57361  2.99949           1       60.6473                | 
|    M64/A2_1/i_0_160/B        XNOR2_X1      Rise  0.5110 0.0000 0.0250          2.57361                                                   | 
|    M64/A2_1/i_0_160/ZN       XNOR2_X1      Rise  0.5680 0.0570 0.0450 1.67918  5.8097   7.48888           3       60.6473                | 
|    M64/A2_1/sum[33]                        Rise  0.5680 0.0000                                                                           | 
|    M64/A3_1/in1[33]                        Rise  0.5680 0.0000                                                                           | 
|    M64/A3_1/i_0_163/B        XNOR2_X1      Rise  0.5680 0.0000 0.0450          2.57361                                                   | 
|    M64/A3_1/i_0_163/ZN       XNOR2_X1      Fall  0.5970 0.0290 0.0180 0.42588  2.57361  2.99949           1       56.4174                | 
|    M64/A3_1/i_0_162/B        XNOR2_X1      Fall  0.5970 0.0000 0.0180          2.36817                                                   | 
|    M64/A3_1/i_0_162/ZN       XNOR2_X1      Rise  0.7150 0.1180 0.0940 12.144   5.8097   17.9537           3       56.4174                | 
|    M64/A3_1/sum[33]                        Rise  0.7150 0.0000                                                                           | 
|    M64/A4_1/in1[33]                        Rise  0.7150 0.0000                                                                           | 
|    M64/A4_1/i_0_169/B        XNOR2_X1      Rise  0.7180 0.0030 0.0940          2.57361                                                   | 
|    M64/A4_1/i_0_169/ZN       XNOR2_X1      Fall  0.7520 0.0340 0.0270 0.42588  2.57361  2.99949           1       46.3393                | 
|    M64/A4_1/i_0_168/B        XNOR2_X1      Fall  0.7520 0.0000 0.0270          2.36817                                                   | 
|    M64/A4_1/i_0_168/ZN       XNOR2_X1      Rise  0.8850 0.1330 0.1040 14.294   5.8097   20.1037           3       46.3393                | 
|    M64/A4_1/sum[33]                        Rise  0.8850 0.0000                                                                           | 
|    M64/A5_1/in1[33]                        Rise  0.8850 0.0000                                                                           | 
|    M64/A5_1/i_0_179/B        XNOR2_X1      Rise  0.8900 0.0050 0.1040          2.57361                                                   | 
|    M64/A5_1/i_0_179/ZN       XNOR2_X1      Rise  0.9470 0.0570 0.0260 0.42588  2.57361  2.99949           1       54.8772                | 
|    M64/A5_1/i_0_178/B        XNOR2_X1      Rise  0.9470 0.0000 0.0260          2.57361                                                   | 
|    M64/A5_1/i_0_178/ZN       XNOR2_X1      Rise  1.0080 0.0610 0.0530 3.19293  5.8097   9.00263           3       54.8772                | 
|    M64/A5_1/sum[33]                        Rise  1.0080 0.0000                                                                           | 
|    M64/A6/in1[33]                          Rise  1.0080 0.0000                                                                           | 
|    M64/A6/i_0_187/B          XNOR2_X1      Rise  1.0090 0.0010 0.0530          2.57361                                                   | 
|    M64/A6/i_0_187/ZN         XNOR2_X1      Rise  1.0600 0.0510 0.0250 0.42588  2.57361  2.99949           1       58.4152                | 
|    M64/A6/i_0_186/B          XNOR2_X1      Rise  1.0600 0.0000 0.0250          2.57361                                                   | 
|    M64/A6/i_0_186/ZN         XNOR2_X1      Rise  1.1220 0.0620 0.0550 3.66899  5.8097   9.47869           3       58.4152                | 
|    M64/A6/sum[33]                          Rise  1.1220 0.0000                                                                           | 
|    M64/A7/in1[33]                          Rise  1.1220 0.0000                                                                           | 
|    M64/A7/i_0_176/B          XNOR2_X1      Rise  1.1230 0.0010 0.0550          2.57361                                                   | 
|    M64/A7/i_0_176/ZN         XNOR2_X1      Rise  1.1750 0.0520 0.0260 0.504784 2.57361  3.07839           1       61.8192                | 
|    M64/A7/i_0_175/B          XNOR2_X1      Rise  1.1750 0.0000 0.0260          2.57361                                                   | 
|    M64/A7/i_0_175/ZN         XNOR2_X1      Rise  1.2320 0.0570 0.0440 1.45659  5.8097   7.26629           3       57.8571                | 
|    M64/A7/sum[33]                          Rise  1.2320 0.0000                                                                           | 
|    M64/A8/in1[33]                          Rise  1.2320 0.0000                                                                           | 
|    M64/A8/i_0_147/B          XNOR2_X1      Rise  1.2320 0.0000 0.0440          2.57361                                                   | 
|    M64/A8/i_0_147/ZN         XNOR2_X1      Fall  1.2610 0.0290 0.0180 0.42588  2.57361  2.99949           1       57.8571                | 
|    M64/A8/i_0_146/B          XNOR2_X1      Fall  1.2610 0.0000 0.0180          2.36817                                                   | 
|    M64/A8/i_0_146/ZN         XNOR2_X1      Fall  1.3100 0.0490 0.0160 1.02807  3.38608  4.41415           2       57.8571                | 
|    M64/A8/sum[33]                          Fall  1.3100 0.0000                                                                           | 
|    M64/A9/in1[33]                          Fall  1.3100 0.0000                                                                           | 
|    M64/A9/i_0_81/B           XOR2_X1       Fall  1.3100 0.0000 0.0160          2.41145                                                   | 
|    M64/A9/i_0_81/Z           XOR2_X1       Fall  1.3780 0.0680 0.0190 2.36387  5.03494  7.39882           3       57.8571                | 
|    M64/A9/sum[33]                          Fall  1.3780 0.0000                                                                           | 
|    M64/RESULT/a[33]                        Fall  1.3780 0.0000                                                                           | 
|    M64/RESULT/i_0/a[33]                    Fall  1.3780 0.0000                                                                           | 
|    M64/RESULT/i_0/i_292/A2   NOR2_X1       Fall  1.3780 0.0000 0.0190          1.56385                                                   | 
|    M64/RESULT/i_0/i_292/ZN   NOR2_X1       Rise  1.4210 0.0430 0.0250 0.42588  3.32658  3.75246           2       62.8013                | 
|    M64/RESULT/i_0/i_291/A    INV_X1        Rise  1.4210 0.0000 0.0250          1.70023                                                   | 
|    M64/RESULT/i_0/i_291/ZN   INV_X1        Fall  1.4360 0.0150 0.0100 0.804514 3.20285  4.00736           2       62.8013                | 
|    M64/RESULT/i_0/i_290/A2   NAND3_X1      Fall  1.4360 0.0000 0.0100          1.52898                                                   | 
|    M64/RESULT/i_0/i_290/ZN   NAND3_X1      Rise  1.4580 0.0220 0.0150 0.42588  2.56829  2.99417           2       62.5223                | 
|    M64/RESULT/i_0/i_266/A    AOI21_X1      Rise  1.4580 0.0000 0.0150          1.62635                                                   | 
|    M64/RESULT/i_0/i_266/ZN   AOI21_X1      Fall  1.4730 0.0150 0.0100 0.42588  1.67753  2.10341           1       62.5223                | 
|    M64/RESULT/i_0/i_265/A    AOI221_X1     Fall  1.4730 0.0000 0.0100          1.49739                                                   | 
|    M64/RESULT/i_0/i_265/ZN   AOI221_X1     Rise  1.5720 0.0990 0.0670 0.530829 4.66709  5.19792           2       62.5223                | 
|    M64/RESULT/i_0/i_243/C1   OAI221_X2     Rise  1.5720 0.0000 0.0670          2.99637                                                   | 
|    M64/RESULT/i_0/i_243/ZN   OAI221_X2     Fall  1.6630 0.0910 0.0570 30.7068  3.43046  34.1373           1       62.5223                | 
|    M64/RESULT/i_0/i_241/A2   NOR3_X2       Fall  1.6690 0.0060 0.0570          3.04029                                                   | 
|    M64/RESULT/i_0/i_241/ZN   NOR3_X2       Rise  1.7260 0.0570 0.0270 0.42588  1.77921  2.20509           1       66.1272                | 
|    M64/RESULT/i_0/slo__c9/A  BUF_X2        Rise  1.7260 0.0000 0.0270          1.77921                                                   | 
|    M64/RESULT/i_0/slo__c9/Z  BUF_X2        Rise  1.7630 0.0370 0.0170 1.58883  10.2732  11.8621           4       66.1272                | 
|    M64/RESULT/i_0/i_224/A1   NOR2_X2       Rise  1.7630 0.0000 0.0170          3.29331                                                   | 
|    M64/RESULT/i_0/i_224/ZN   NOR2_X2       Fall  1.7900 0.0270 0.0240 23.8729  3.34692  27.2198           1       57.3438                | 
|    M64/RESULT/i_0/i_223/A2   NOR2_X2       Fall  1.7980 0.0080 0.0250          3.17833                                                   | 
|    M64/RESULT/i_0/i_223/ZN   NOR2_X2       Rise  1.8440 0.0460 0.0300 0.976981 7.05278  8.02976           4       58.3147                | 
|    M64/RESULT/i_0/i_222/B2   OAI21_X1      Rise  1.8440 0.0000 0.0300          1.57189                                                   | 
|    M64/RESULT/i_0/i_222/ZN   OAI21_X1      Fall  1.8740 0.0300 0.0180 1.03656  3.84836  4.88492           2       57.3996                | 
|    M64/RESULT/i_0/i_220/B2   OAI22_X1      Fall  1.8740 0.0000 0.0180          1.55047                                                   | 
|    M64/RESULT/i_0/i_220/ZN   OAI22_X1      Rise  1.9330 0.0590 0.0420 0.802858 3.36443  4.16729           2       57.3996                | 
|    M64/RESULT/i_0/i_219/A    INV_X1        Rise  1.9330 0.0000 0.0420          1.70023                                                   | 
|    M64/RESULT/i_0/i_219/ZN   INV_X1        Fall  1.9520 0.0190 0.0140 1.19463  3.84775  5.04239           2       57.3996                | 
|    M64/RESULT/i_0/i_138/B2   OAI22_X1      Fall  1.9520 0.0000 0.0140          1.55047                                                   | 
|    M64/RESULT/i_0/i_138/ZN   OAI22_X1      Rise  2.0040 0.0520 0.0360 0.501123 2.57361  3.07473           1       57.3996                | 
|    M64/RESULT/i_0/i_137/B    XNOR2_X1      Rise  2.0040 0.0000 0.0360          2.57361                                                   | 
|    M64/RESULT/i_0/i_137/ZN   XNOR2_X1      Rise  2.0480 0.0440 0.0170 0.42588  0.97463  1.40051           1       57.3996                | 
|    M64/RESULT/i_0/sum[56]                  Rise  2.0480 0.0000                                                                           | 
|    M64/RESULT/S[56]                        Rise  2.0480 0.0000                                                                           | 
|    M64/c[56]                               Rise  2.0480 0.0000                                                                           | 
|    outReg/D[56]                            Rise  2.0480 0.0000                                                                           | 
|    outReg/i_0_58/A2          AND2_X1       Rise  2.0480 0.0000 0.0170          0.97463                                                   | 
|    outReg/i_0_58/ZN          AND2_X1       Rise  2.0810 0.0330 0.0080 0.50193  1.14029  1.64222           1       57.3996                | 
|    outReg/Q_reg[56]/D        DFF_X1        Rise  2.0810 0.0000 0.0080          1.14029                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[56]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.2480 4.14718  5.00276  9.14994           3       44.9679  c    K        | 
|    outReg/clk                              Rise  0.0000 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.2480          1.8122                                      A             | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0540 0.0540 0.2980 74.7422  54.8122  129.554           64      44.9679  AL   K        | 
|    outReg/Q_reg[56]/CK       DFF_X1        Rise  0.1330 0.0790 0.2480          0.949653                                    OL            | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock ideal network latency        |  0.1330 2.1330 | 
| library setup check                       | -0.0430 2.0900 | 
| data required time                        |  2.0900        | 
|                                           |                | 
| data required time                        |  2.0900        | 
| data arrival time                         | -2.0810        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0090        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[52]/D 
  
 Path Start Point : inRegA/Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.2480 4.14718  5.4366   9.58378           3       44.9679  c    K        | 
|    inRegA/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0050 0.0050 0.2480          1.8122                                      AL            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0590 0.0540 0.2510 78.3368  30.3889  108.726           32      49.1741  AL   K        | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[28]/CK       DFF_X1        Rise  0.0990 0.0400 0.2480          0.949653                                    L             | 
|    inRegA/Q_reg[28]/Q        DFF_X1        Rise  0.2210 0.1220 0.0200 2.78464  4.90224  7.68688           2       28.5826                | 
|    inRegA/Q[28]                            Rise  0.2210 0.0000                                                                           | 
|    M64/a[28]                               Rise  0.2210 0.0000                                                                           | 
|    M64/i_0_0_57/A            INV_X2        Rise  0.2210 0.0000 0.0200          3.25089                                                   | 
|    M64/i_0_0_57/ZN           INV_X2        Fall  0.2750 0.0540 0.0380 18.5032  51.1917  69.6949           31      51.0714                | 
|    M64/i_0_0_226/A2          NOR2_X1       Fall  0.2800 0.0050 0.0380          1.56385                                                   | 
|    M64/i_0_0_226/ZN          NOR2_X1       Rise  0.3530 0.0730 0.0470 2.85913  5.49384  8.35297           3       62.5781                | 
|    M64/A1_2/in3[33]                        Rise  0.3530 0.0000                                                                           | 
|    M64/A1_2/i_0_154/A        XNOR2_X1      Rise  0.3540 0.0010 0.0470          2.23275                                                   | 
|    M64/A1_2/i_0_154/ZN       XNOR2_X1      Rise  0.4060 0.0520 0.0280 0.86697  2.57361  3.44058           1       59.0737                | 
|    M64/A1_2/i_0_153/B        XNOR2_X1      Rise  0.4060 0.0000 0.0280          2.57361                                                   | 
|    M64/A1_2/i_0_153/ZN       XNOR2_X1      Rise  0.4610 0.0550 0.0400 0.763731 5.49384  6.25757           3       60.6473                | 
|    M64/A1_2/sum[33]                        Rise  0.4610 0.0000                                                                           | 
|    M64/A2_1/in3[33]                        Rise  0.4610 0.0000                                                                           | 
|    M64/A2_1/i_0_161/A        XNOR2_X1      Rise  0.4610 0.0000 0.0400          2.23275                                                   | 
|    M64/A2_1/i_0_161/ZN       XNOR2_X1      Rise  0.5110 0.0500 0.0250 0.42588  2.57361  2.99949           1       60.6473                | 
|    M64/A2_1/i_0_160/B        XNOR2_X1      Rise  0.5110 0.0000 0.0250          2.57361                                                   | 
|    M64/A2_1/i_0_160/ZN       XNOR2_X1      Rise  0.5680 0.0570 0.0450 1.67918  5.8097   7.48888           3       60.6473                | 
|    M64/A2_1/sum[33]                        Rise  0.5680 0.0000                                                                           | 
|    M64/A3_1/in1[33]                        Rise  0.5680 0.0000                                                                           | 
|    M64/A3_1/i_0_163/B        XNOR2_X1      Rise  0.5680 0.0000 0.0450          2.57361                                                   | 
|    M64/A3_1/i_0_163/ZN       XNOR2_X1      Fall  0.5970 0.0290 0.0180 0.42588  2.57361  2.99949           1       56.4174                | 
|    M64/A3_1/i_0_162/B        XNOR2_X1      Fall  0.5970 0.0000 0.0180          2.36817                                                   | 
|    M64/A3_1/i_0_162/ZN       XNOR2_X1      Rise  0.7150 0.1180 0.0940 12.144   5.8097   17.9537           3       56.4174                | 
|    M64/A3_1/sum[33]                        Rise  0.7150 0.0000                                                                           | 
|    M64/A4_1/in1[33]                        Rise  0.7150 0.0000                                                                           | 
|    M64/A4_1/i_0_169/B        XNOR2_X1      Rise  0.7180 0.0030 0.0940          2.57361                                                   | 
|    M64/A4_1/i_0_169/ZN       XNOR2_X1      Fall  0.7520 0.0340 0.0270 0.42588  2.57361  2.99949           1       46.3393                | 
|    M64/A4_1/i_0_168/B        XNOR2_X1      Fall  0.7520 0.0000 0.0270          2.36817                                                   | 
|    M64/A4_1/i_0_168/ZN       XNOR2_X1      Rise  0.8850 0.1330 0.1040 14.294   5.8097   20.1037           3       46.3393                | 
|    M64/A4_1/sum[33]                        Rise  0.8850 0.0000                                                                           | 
|    M64/A5_1/in1[33]                        Rise  0.8850 0.0000                                                                           | 
|    M64/A5_1/i_0_179/B        XNOR2_X1      Rise  0.8900 0.0050 0.1040          2.57361                                                   | 
|    M64/A5_1/i_0_179/ZN       XNOR2_X1      Rise  0.9470 0.0570 0.0260 0.42588  2.57361  2.99949           1       54.8772                | 
|    M64/A5_1/i_0_178/B        XNOR2_X1      Rise  0.9470 0.0000 0.0260          2.57361                                                   | 
|    M64/A5_1/i_0_178/ZN       XNOR2_X1      Rise  1.0080 0.0610 0.0530 3.19293  5.8097   9.00263           3       54.8772                | 
|    M64/A5_1/sum[33]                        Rise  1.0080 0.0000                                                                           | 
|    M64/A6/in1[33]                          Rise  1.0080 0.0000                                                                           | 
|    M64/A6/i_0_187/B          XNOR2_X1      Rise  1.0090 0.0010 0.0530          2.57361                                                   | 
|    M64/A6/i_0_187/ZN         XNOR2_X1      Rise  1.0600 0.0510 0.0250 0.42588  2.57361  2.99949           1       58.4152                | 
|    M64/A6/i_0_186/B          XNOR2_X1      Rise  1.0600 0.0000 0.0250          2.57361                                                   | 
|    M64/A6/i_0_186/ZN         XNOR2_X1      Rise  1.1220 0.0620 0.0550 3.66899  5.8097   9.47869           3       58.4152                | 
|    M64/A6/sum[33]                          Rise  1.1220 0.0000                                                                           | 
|    M64/A7/in1[33]                          Rise  1.1220 0.0000                                                                           | 
|    M64/A7/i_0_176/B          XNOR2_X1      Rise  1.1230 0.0010 0.0550          2.57361                                                   | 
|    M64/A7/i_0_176/ZN         XNOR2_X1      Rise  1.1750 0.0520 0.0260 0.504784 2.57361  3.07839           1       61.8192                | 
|    M64/A7/i_0_175/B          XNOR2_X1      Rise  1.1750 0.0000 0.0260          2.57361                                                   | 
|    M64/A7/i_0_175/ZN         XNOR2_X1      Rise  1.2320 0.0570 0.0440 1.45659  5.8097   7.26629           3       57.8571                | 
|    M64/A7/sum[33]                          Rise  1.2320 0.0000                                                                           | 
|    M64/A8/in1[33]                          Rise  1.2320 0.0000                                                                           | 
|    M64/A8/i_0_147/B          XNOR2_X1      Rise  1.2320 0.0000 0.0440          2.57361                                                   | 
|    M64/A8/i_0_147/ZN         XNOR2_X1      Fall  1.2610 0.0290 0.0180 0.42588  2.57361  2.99949           1       57.8571                | 
|    M64/A8/i_0_146/B          XNOR2_X1      Fall  1.2610 0.0000 0.0180          2.36817                                                   | 
|    M64/A8/i_0_146/ZN         XNOR2_X1      Fall  1.3100 0.0490 0.0160 1.02807  3.38608  4.41415           2       57.8571                | 
|    M64/A8/sum[33]                          Fall  1.3100 0.0000                                                                           | 
|    M64/A9/in1[33]                          Fall  1.3100 0.0000                                                                           | 
|    M64/A9/i_0_81/B           XOR2_X1       Fall  1.3100 0.0000 0.0160          2.41145                                                   | 
|    M64/A9/i_0_81/Z           XOR2_X1       Fall  1.3780 0.0680 0.0190 2.36387  5.03494  7.39882           3       57.8571                | 
|    M64/A9/sum[33]                          Fall  1.3780 0.0000                                                                           | 
|    M64/RESULT/a[33]                        Fall  1.3780 0.0000                                                                           | 
|    M64/RESULT/i_0/a[33]                    Fall  1.3780 0.0000                                                                           | 
|    M64/RESULT/i_0/i_292/A2   NOR2_X1       Fall  1.3780 0.0000 0.0190          1.56385                                                   | 
|    M64/RESULT/i_0/i_292/ZN   NOR2_X1       Rise  1.4210 0.0430 0.0250 0.42588  3.32658  3.75246           2       62.8013                | 
|    M64/RESULT/i_0/i_291/A    INV_X1        Rise  1.4210 0.0000 0.0250          1.70023                                                   | 
|    M64/RESULT/i_0/i_291/ZN   INV_X1        Fall  1.4360 0.0150 0.0100 0.804514 3.20285  4.00736           2       62.8013                | 
|    M64/RESULT/i_0/i_290/A2   NAND3_X1      Fall  1.4360 0.0000 0.0100          1.52898                                                   | 
|    M64/RESULT/i_0/i_290/ZN   NAND3_X1      Rise  1.4580 0.0220 0.0150 0.42588  2.56829  2.99417           2       62.5223                | 
|    M64/RESULT/i_0/i_266/A    AOI21_X1      Rise  1.4580 0.0000 0.0150          1.62635                                                   | 
|    M64/RESULT/i_0/i_266/ZN   AOI21_X1      Fall  1.4730 0.0150 0.0100 0.42588  1.67753  2.10341           1       62.5223                | 
|    M64/RESULT/i_0/i_265/A    AOI221_X1     Fall  1.4730 0.0000 0.0100          1.49739                                                   | 
|    M64/RESULT/i_0/i_265/ZN   AOI221_X1     Rise  1.5720 0.0990 0.0670 0.530829 4.66709  5.19792           2       62.5223                | 
|    M64/RESULT/i_0/i_243/C1   OAI221_X2     Rise  1.5720 0.0000 0.0670          2.99637                                                   | 
|    M64/RESULT/i_0/i_243/ZN   OAI221_X2     Fall  1.6630 0.0910 0.0570 30.7068  3.43046  34.1373           1       62.5223                | 
|    M64/RESULT/i_0/i_241/A2   NOR3_X2       Fall  1.6690 0.0060 0.0570          3.04029                                                   | 
|    M64/RESULT/i_0/i_241/ZN   NOR3_X2       Rise  1.7260 0.0570 0.0270 0.42588  1.77921  2.20509           1       66.1272                | 
|    M64/RESULT/i_0/slo__c9/A  BUF_X2        Rise  1.7260 0.0000 0.0270          1.77921                                                   | 
|    M64/RESULT/i_0/slo__c9/Z  BUF_X2        Rise  1.7630 0.0370 0.0170 1.58883  10.2732  11.8621           4       66.1272                | 
|    M64/RESULT/i_0/i_224/A1   NOR2_X2       Rise  1.7630 0.0000 0.0170          3.29331                                                   | 
|    M64/RESULT/i_0/i_224/ZN   NOR2_X2       Fall  1.7900 0.0270 0.0240 23.8729  3.34692  27.2198           1       57.3438                | 
|    M64/RESULT/i_0/i_223/A2   NOR2_X2       Fall  1.7980 0.0080 0.0250          3.17833                                                   | 
|    M64/RESULT/i_0/i_223/ZN   NOR2_X2       Rise  1.8440 0.0460 0.0300 0.976981 7.05278  8.02976           4       58.3147                | 
|    M64/RESULT/i_0/i_134/B2   OAI21_X1      Rise  1.8440 0.0000 0.0300          1.57189                                                   | 
|    M64/RESULT/i_0/i_134/ZN   OAI21_X1      Fall  1.8730 0.0290 0.0170 0.42588  3.84836  4.27424           2       57.3996                | 
|    M64/RESULT/i_0/i_132/B2   OAI22_X1      Fall  1.8730 0.0000 0.0170          1.55047                                                   | 
|    M64/RESULT/i_0/i_132/ZN   OAI22_X1      Rise  1.9310 0.0580 0.0410 0.680042 3.35061  4.03065           2       57.3996                | 
|    M64/RESULT/i_0/i_131/A    INV_X1        Rise  1.9310 0.0000 0.0410          1.70023                                                   | 
|    M64/RESULT/i_0/i_131/ZN   INV_X1        Fall  1.9500 0.0190 0.0140 1.02904  3.84775  4.8768            2       57.3996                | 
|    M64/RESULT/i_0/i_125/B2   OAI22_X1      Fall  1.9500 0.0000 0.0140          1.55047                                                   | 
|    M64/RESULT/i_0/i_125/ZN   OAI22_X1      Rise  2.0010 0.0510 0.0360 0.42588  2.57361  2.99949           1       57.0647                | 
|    M64/RESULT/i_0/i_124/B    XNOR2_X1      Rise  2.0010 0.0000 0.0360          2.57361                                                   | 
|    M64/RESULT/i_0/i_124/ZN   XNOR2_X1      Rise  2.0450 0.0440 0.0170 0.42588  0.97463  1.40051           1       57.0647                | 
|    M64/RESULT/i_0/sum[52]                  Rise  2.0450 0.0000                                                                           | 
|    M64/RESULT/S[52]                        Rise  2.0450 0.0000                                                                           | 
|    M64/c[52]                               Rise  2.0450 0.0000                                                                           | 
|    outReg/D[52]                            Rise  2.0450 0.0000                                                                           | 
|    outReg/i_0_54/A2          AND2_X1       Rise  2.0450 0.0000 0.0170          0.97463                                                   | 
|    outReg/i_0_54/ZN          AND2_X1       Rise  2.0780 0.0330 0.0080 0.497465 1.14029  1.63776           1       57.0647                | 
|    outReg/Q_reg[52]/D        DFF_X1        Rise  2.0780 0.0000 0.0080          1.14029                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[52]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.2480 4.14718  5.00276  9.14994           3       44.9679  c    K        | 
|    outReg/clk                              Rise  0.0000 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.2480          1.8122                                      A             | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0540 0.0540 0.2980 74.7422  54.8122  129.554           64      44.9679  AL   K        | 
|    outReg/Q_reg[52]/CK       DFF_X1        Rise  0.1330 0.0790 0.2480          0.949653                                    OL            | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock ideal network latency        |  0.1330 2.1330 | 
| library setup check                       | -0.0430 2.0900 | 
| data required time                        |  2.0900        | 
|                                           |                | 
| data required time                        |  2.0900        | 
| data arrival time                         | -2.0780        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0120        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[59]/D 
  
 Path Start Point : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.2480 4.14718  5.4366   9.58378           3       44.9679  c    K        | 
|    inRegA/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0050 0.0050 0.2480          1.8122                                      AL            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0590 0.0540 0.2510 78.3368  30.3889  108.726           32      49.1741  AL   K        | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[31]/CK       DFF_X1        Rise  0.0990 0.0400 0.2480          0.949653                                    L             | 
|    inRegA/Q_reg[31]/Q        DFF_X1        Rise  0.2360 0.1370 0.0350 1.2502   12.8034  14.0536           4       56.1496                | 
|    inRegA/Q[31]                            Rise  0.2360 0.0000                                                                           | 
|    M64/a[31]                               Rise  0.2360 0.0000                                                                           | 
|    M64/i_0_0_63/A            INV_X4        Rise  0.2360 0.0000 0.0350          6.25843                                                   | 
|    M64/i_0_0_63/ZN           INV_X4        Fall  0.2750 0.0390 0.0230 13.1261  56.3122  69.4383           29      62.8795                | 
|    M64/i_0_0_559/A2          NOR2_X1       Fall  0.2840 0.0090 0.0250          1.56385                                                   | 
|    M64/i_0_0_559/ZN          NOR2_X1       Rise  0.3950 0.1110 0.0850 3.44709  13.2095  16.6565           7       60.8147                | 
|    M64/A1_6/in1[63]                        Rise  0.3950 0.0000                                                                           | 
|    M64/A1_6/i_0_159/B        XOR2_X1       Rise  0.3970 0.0020 0.0850          2.36355                                                   | 
|    M64/A1_6/i_0_159/Z        XOR2_X1       Rise  0.4720 0.0750 0.0380 0.42588  4.82291  5.24879           2       50.6696                | 
|    M64/A1_6/i_0_158/B        XOR2_X1       Rise  0.4720 0.0000 0.0380          2.36355                                                   | 
|    M64/A1_6/i_0_158/Z        XOR2_X1       Rise  0.5570 0.0850 0.0520 1.22642  6.97496  8.20138           4       50.6696                | 
|    M64/A1_6/sum[63]                        Rise  0.5570 0.0000                                                                           | 
|    M64/A2_4/in2[63]                        Rise  0.5570 0.0000                                                                           | 
|    M64/A2_4/i_0_166/A        XOR2_X1       Rise  0.5570 0.0000 0.0520          2.23214                                                   | 
|    M64/A2_4/i_0_166/Z        XOR2_X1       Rise  0.6310 0.0740 0.0410 0.897566 4.82291  5.72047           2       60.7813                | 
|    M64/A2_4/i_0_165/B        XOR2_X1       Rise  0.6310 0.0000 0.0410          2.36355                                                   | 
|    M64/A2_4/i_0_165/Z        XOR2_X1       Rise  0.7410 0.1100 0.0750 1.54901  11.5367  13.0857           6       60.7813                | 
|    M64/A2_4/sum[63]                        Rise  0.7410 0.0000                                                                           | 
|    M64/A3_3/in1[63]                        Rise  0.7410 0.0000                                                                           | 
|    M64/A3_3/i_0_176/B        XOR2_X1       Rise  0.7420 0.0010 0.0750          2.36355                                                   | 
|    M64/A3_3/i_0_176/Z        XOR2_X1       Rise  0.8630 0.1210 0.0810 1.66264  12.868   14.5307           5       48.6384                | 
|    M64/A3_3/i_0_175/B        XNOR2_X1      Rise  0.8640 0.0010 0.0810          2.57361                                                   | 
|    M64/A3_3/i_0_175/ZN       XNOR2_X1      Rise  0.9330 0.0690 0.0500 1.57751  6.97496  8.55247           4       48.6384                | 
|    M64/A3_3/sum[63]                        Rise  0.9330 0.0000                                                                           | 
|    M64/A4_2/in2[63]                        Rise  0.9330 0.0000                                                                           | 
|    M64/A4_2/i_0_198/A        XOR2_X1       Rise  0.9330 0.0000 0.0500          2.23214                                                   | 
|    M64/A4_2/i_0_198/Z        XOR2_X1       Rise  1.0040 0.0710 0.0490 0.42588  4.82291  5.24879           2       48.6384                | 
|    M64/A4_2/i_0_197/B        XOR2_X1       Rise  1.0040 0.0000 0.0490          2.36355                                                   | 
|    M64/A4_2/i_0_197/Z        XOR2_X1       Rise  1.0790 0.0750 0.0420 1.10914  4.94781  6.05694           3       58.6719                | 
|    M64/A4_2/sum[63]                        Rise  1.0790 0.0000                                                                           | 
|    M64/A5_1/in3[63]                        Rise  1.0790 0.0000                                                                           | 
|    M64/A5_1/i_0_230/A        AOI21_X1      Rise  1.0790 0.0000 0.0420          1.62635                                                   | 
|    M64/A5_1/i_0_230/ZN       AOI21_X1      Fall  1.0990 0.0200 0.0150 0.42588  1.65135  2.07722           1       58.6719                | 
|    M64/A5_1/i_0_227/A2       NOR2_X1       Fall  1.0990 0.0000 0.0150          1.56385                                                   | 
|    M64/A5_1/i_0_227/ZN       NOR2_X1       Rise  1.1920 0.0930 0.0720 2.42787  11.5367  13.9646           6       58.6719                | 
|    M64/A5_1/sum[63]                        Rise  1.1920 0.0000                                                                           | 
|    M64/A6/in1[63]                          Rise  1.1920 0.0000                                                                           | 
|    M64/A6/i_0_240/B          XOR2_X1       Rise  1.1930 0.0010 0.0720          2.36355                                                   | 
|    M64/A6/i_0_240/Z          XOR2_X1       Rise  1.3630 0.1700 0.1270 3.9103   20.4267  24.337            8       59.7545                | 
|    M64/A6/i_0_233/B          XNOR2_X1      Rise  1.3640 0.0010 0.1270          2.57361                                                   | 
|    M64/A6/i_0_233/ZN         XNOR2_X1      Rise  1.4330 0.0690 0.0440 1.13987  5.8097   6.94957           3       43.3259                | 
|    M64/A6/sum[57]                          Rise  1.4330 0.0000                                                                           | 
|    M64/A7/in1[57]                          Rise  1.4330 0.0000                                                                           | 
|    M64/A7/i_0_224/B          XNOR2_X1      Rise  1.4330 0.0000 0.0440          2.57361                                                   | 
|    M64/A7/i_0_224/ZN         XNOR2_X1      Rise  1.4830 0.0500 0.0260 0.42588  2.57361  2.99949           1       59.7545                | 
|    M64/A7/i_0_223/B          XNOR2_X1      Rise  1.4830 0.0000 0.0260          2.57361                                                   | 
|    M64/A7/i_0_223/ZN         XNOR2_X1      Rise  1.5380 0.0550 0.0420 0.839592 5.8097   6.64929           3       59.7545                | 
|    M64/A7/sum[57]                          Rise  1.5380 0.0000                                                                           | 
|    M64/A8/in1[57]                          Rise  1.5380 0.0000                                                                           | 
|    M64/A8/i_0_195/B          XNOR2_X1      Rise  1.5380 0.0000 0.0420          2.57361                                                   | 
|    M64/A8/i_0_195/ZN         XNOR2_X1      Rise  1.5880 0.0500 0.0260 0.444132 2.57361  3.01774           1       59.7545                | 
|    M64/A8/i_0_194/B          XNOR2_X1      Rise  1.5880 0.0000 0.0260          2.57361                                                   | 
|    M64/A8/i_0_194/ZN         XNOR2_X1      Rise  1.6370 0.0490 0.0310 0.943284 3.38608  4.32937           2       59.7545                | 
|    M64/A8/sum[57]                          Rise  1.6370 0.0000                                                                           | 
|    M64/A9/in1[57]                          Rise  1.6370 0.0000                                                                           | 
|    M64/A9/i_0_105/B          XOR2_X1       Rise  1.6370 0.0000 0.0310          2.36355                                                   | 
|    M64/A9/i_0_105/Z          XOR2_X1       Rise  1.7090 0.0720 0.0420 0.986171 5.03833  6.0245            3       57.2879                | 
|    M64/A9/sum[57]                          Rise  1.7090 0.0000                                                                           | 
|    M64/RESULT/a[57]                        Rise  1.7090 0.0000                                                                           | 
|    M64/RESULT/i_0/a[57]                    Rise  1.7090 0.0000                                                                           | 
|    M64/RESULT/i_0/i_327/A1   NOR2_X1       Rise  1.7090 0.0000 0.0420          1.71447                                                   | 
|    M64/RESULT/i_0/i_327/ZN   NOR2_X1       Fall  1.7310 0.0220 0.0160 0.969637 5.00466  5.9743            3       57.2879                | 
|    M64/RESULT/i_0/i_349/A2   NOR3_X1       Fall  1.7310 0.0000 0.0160          1.4768                                                    | 
|    M64/RESULT/i_0/i_349/ZN   NOR3_X1       Rise  1.7960 0.0650 0.0420 0.57401  3.34143  3.91544           2       57.2879                | 
|    M64/RESULT/i_0/i_348/A    OAI21_X1      Rise  1.7960 0.0000 0.0420          1.67072                                                   | 
|    M64/RESULT/i_0/i_348/ZN   OAI21_X1      Fall  1.8290 0.0330 0.0210 1.19829  3.207    4.40529           2       57.2879                | 
|    M64/RESULT/i_0/i_344/C2   OAI211_X1     Fall  1.8290 0.0000 0.0210          1.55566                                                   | 
|    M64/RESULT/i_0/i_344/ZN   OAI211_X1     Rise  1.8780 0.0490 0.0300 0.50193  3.2527   3.75463           2       57.3996                | 
|    M64/RESULT/i_0/i_359/A    AOI21_X1      Rise  1.8780 0.0000 0.0300          1.62635                                                   | 
|    M64/RESULT/i_0/i_359/ZN   AOI21_X1      Fall  1.8970 0.0190 0.0200 0.807159 1.65135  2.4585            1       57.3996                | 
|    M64/RESULT/i_0/i_358/A2   NOR2_X1       Fall  1.8970 0.0000 0.0200          1.56385                                                   | 
|    M64/RESULT/i_0/i_358/ZN   NOR2_X1       Rise  1.9520 0.0550 0.0360 1.10276  5.00287  6.10563           3       57.2879                | 
|    M64/RESULT/i_0/i_355/A    AOI21_X1      Rise  1.9520 0.0000 0.0360          1.62635                                                   | 
|    M64/RESULT/i_0/i_355/ZN   AOI21_X1      Fall  1.9730 0.0210 0.0180 0.42588  2.23275  2.65863           1       57.2879                | 
|    M64/RESULT/i_0/i_353/A    XNOR2_X1      Fall  1.9730 0.0000 0.0180          2.12585                                                   | 
|    M64/RESULT/i_0/i_353/ZN   XNOR2_X1      Rise  2.0020 0.0290 0.0170 0.42588  0.97463  1.40051           1       57.2879                | 
|    M64/RESULT/i_0/sum[59]                  Rise  2.0020 0.0000                                                                           | 
|    M64/RESULT/S[59]                        Rise  2.0020 0.0000                                                                           | 
|    M64/c[59]                               Rise  2.0020 0.0000                                                                           | 
|    outReg/D[59]                            Rise  2.0020 0.0000                                                                           | 
|    outReg/i_0_61/A2          AND2_X1       Rise  2.0020 0.0000 0.0170          0.97463                                                   | 
|    outReg/i_0_61/ZN          AND2_X1       Rise  2.0360 0.0340 0.0080 0.506612 1.14029  1.6469            1       57.2879                | 
|    outReg/Q_reg[59]/D        DFF_X1        Rise  2.0360 0.0000 0.0080          1.14029                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[59]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.2480 4.14718  5.00276  9.14994           3       44.9679  c    K        | 
|    outReg/clk                              Rise  0.0000 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.2480          1.8122                                      A             | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0540 0.0540 0.2980 74.7422  54.8122  129.554           64      44.9679  AL   K        | 
|    outReg/Q_reg[59]/CK       DFF_X1        Rise  0.0990 0.0450 0.2480          0.949653                                    L             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock ideal network latency        |  0.0990 2.0990 | 
| library setup check                       | -0.0430 2.0560 | 
| data required time                        |  2.0560        | 
|                                           |                | 
| data required time                        |  2.0560        | 
| data arrival time                         | -2.0360        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0200        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[53]/D 
  
 Path Start Point : inRegA/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[53] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.2480 4.14718  5.4366   9.58378           3       44.9679  c    K        | 
|    inRegA/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0050 0.0050 0.2480          1.8122                                      AL            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0590 0.0540 0.2510 78.3368  30.3889  108.726           32      49.1741  AL   K        | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[11]/CK       DFF_X1        Rise  0.0990 0.0400 0.2480          0.949653                                    L             | 
|    inRegA/Q_reg[11]/Q        DFF_X1        Fall  0.2110 0.1120 0.0120 0.811582 6.59781  7.4094            2       54.8772                | 
|    inRegA/Q[11]                            Fall  0.2110 0.0000                                                                           | 
|    M64/a[11]                               Fall  0.2110 0.0000                                                                           | 
|    M64/i_0_0_23/A            INV_X2        Fall  0.2110 0.0000 0.0120          2.94332                                                   | 
|    M64/i_0_0_23/ZN           INV_X2        Rise  0.3150 0.1040 0.0920 26.817   51.1917  78.0087           31      54.8772                | 
|    M64/i_0_0_24/A2           NOR2_X1       Rise  0.3420 0.0270 0.0960          1.65135                                                   | 
|    M64/i_0_0_24/ZN           NOR2_X1       Fall  0.3740 0.0320 0.0280 1.37681  5.8097   7.18651           3       60.7924                | 
|    M64/A1_1/in1[11]                        Fall  0.3740 0.0000                                                                           | 
|    M64/A1_1/i_0_116/B        XNOR2_X1      Fall  0.3740 0.0000 0.0280          2.36817                                                   | 
|    M64/A1_1/i_0_116/ZN       XNOR2_X1      Fall  0.4250 0.0510 0.0180 0.725778 2.57361  3.29939           1       60.7924                | 
|    M64/A1_1/i_0_115/B        XNOR2_X1      Fall  0.4250 0.0000 0.0180          2.36817                                                   | 
|    M64/A1_1/i_0_115/ZN       XNOR2_X1      Rise  0.4860 0.0610 0.0410 0.768866 5.8097   6.57857           3       60.7924                | 
|    M64/A1_1/sum[11]                        Rise  0.4860 0.0000                                                                           | 
|    M64/A2_1/in1[11]                        Rise  0.4860 0.0000                                                                           | 
|    M64/A2_1/i_0_117/B        XNOR2_X1      Rise  0.4860 0.0000 0.0410          2.57361                                                   | 
|    M64/A2_1/i_0_117/ZN       XNOR2_X1      Rise  0.5410 0.0550 0.0360 0.501123 4.83694  5.33806           1       60.7924                | 
|    M64/A2_1/i_0_116/B        XNOR2_X2      Rise  0.5410 0.0000 0.0360          4.83694                                                   | 
|    M64/A2_1/i_0_116/ZN       XNOR2_X2      Rise  0.5890 0.0480 0.0280 1.43613  5.8097   7.24583           3       60.7924                | 
|    M64/A2_1/sum[11]                        Rise  0.5890 0.0000                                                                           | 
|    M64/A3_1/in1[11]                        Rise  0.5890 0.0000                                                                           | 
|    M64/A3_1/i_0_119/B        XNOR2_X1      Rise  0.5890 0.0000 0.0280          2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN       XNOR2_X1      Rise  0.6410 0.0520 0.0350 0.42588  4.83694  5.26282           1       62.3661                | 
|    M64/A3_1/i_0_118/B        XNOR2_X2      Rise  0.6410 0.0000 0.0350          4.83694                                                   | 
|    M64/A3_1/i_0_118/ZN       XNOR2_X2      Rise  0.6880 0.0470 0.0270 0.926289 5.8097   6.73599           3       62.3661                | 
|    M64/A3_1/sum[11]                        Rise  0.6880 0.0000                                                                           | 
|    M64/A4_1/in1[11]                        Rise  0.6880 0.0000                                                                           | 
|    M64/A4_1/i_0_125/B        XNOR2_X1      Rise  0.6880 0.0000 0.0270          2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN       XNOR2_X1      Rise  0.7340 0.0460 0.0250 0.503868 2.57361  3.07748           1       62.3661                | 
|    M64/A4_1/i_0_124/B        XNOR2_X1      Rise  0.7340 0.0000 0.0250          2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN       XNOR2_X1      Rise  0.7890 0.0550 0.0420 1.01679  5.8097   6.82649           3       62.3661                | 
|    M64/A4_1/sum[11]                        Rise  0.7890 0.0000                                                                           | 
|    M64/A5_1/in1[11]                        Rise  0.7890 0.0000                                                                           | 
|    M64/A5_1/i_0_135/B        XNOR2_X1      Rise  0.7890 0.0000 0.0420          2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN       XNOR2_X1      Rise  0.8390 0.0500 0.0250 0.444132 2.57361  3.01774           1       57.9464                | 
|    M64/A5_1/i_0_134/B        XNOR2_X1      Rise  0.8390 0.0000 0.0250          2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN       XNOR2_X1      Rise  0.8870 0.0480 0.0300 0.666523 3.38608  4.05261           2       62.3661                | 
|    M64/A5_1/sum[11]                        Rise  0.8870 0.0000                                                                           | 
|    M64/A6/in1[11]                          Rise  0.8870 0.0000                                                                           | 
|    M64/A6/i_0_146/B          XOR2_X1       Rise  0.8870 0.0000 0.0300          2.36355                                                   | 
|    M64/A6/i_0_146/Z          XOR2_X1       Rise  0.9630 0.0760 0.0460 1.41603  5.47556  6.89159           2       58.7946                | 
|    M64/A6/sum[11]                          Rise  0.9630 0.0000                                                                           | 
|    M64/A7/in1[11]                          Rise  0.9630 0.0000                                                                           | 
|    M64/A7/i_0_142/B          XOR2_X2       Rise  0.9630 0.0000 0.0460          4.39563                                                   | 
|    M64/A7/i_0_142/Z          XOR2_X2       Rise  1.0200 0.0570 0.0250 1.18534  3.38608  4.57142           2       57.0647                | 
|    M64/A7/sum[11]                          Rise  1.0200 0.0000                                                                           | 
|    M64/A8/in1[11]                          Rise  1.0200 0.0000                                                                           | 
|    M64/A8/i_0_122/B          XOR2_X1       Rise  1.0200 0.0000 0.0250          2.36355                                                   | 
|    M64/A8/i_0_122/Z          XOR2_X1       Rise  1.0840 0.0640 0.0350 1.22599  3.38608  4.61207           2       57.9464                | 
|    M64/A8/sum[11]                          Rise  1.0840 0.0000                                                                           | 
|    M64/A9/in1[11]                          Rise  1.0840 0.0000                                                                           | 
|    M64/A9/i_0_58/B           XOR2_X1       Rise  1.0840 0.0000 0.0350          2.36355                                                   | 
|    M64/A9/i_0_58/Z           XOR2_X1       Rise  1.1570 0.0730 0.0420 1.12469  4.88744  6.01213           3       57.9464                | 
|    M64/A9/sum[11]                          Rise  1.1570 0.0000                                                                           | 
|    M64/RESULT/a[11]                        Rise  1.1570 0.0000                                                                           | 
|    M64/RESULT/i_0/a[11]                    Rise  1.1570 0.0000                                                                           | 
|    M64/RESULT/i_0/i_208/A2   NAND2_X1      Rise  1.1570 0.0000 0.0420          1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN   NAND2_X1      Fall  1.1840 0.0270 0.0150 1.12988  3.34757  4.47745           2       57.9464                | 
|    M64/RESULT/i_0/i_207/B2   AOI21_X1      Fall  1.1840 0.0000 0.0150          1.40993                                                   | 
|    M64/RESULT/i_0/i_207/ZN   AOI21_X1      Rise  1.2310 0.0470 0.0340 0.530829 3.90347  4.4343            2       57.9464                | 
|    M64/RESULT/i_0/i_206/A    OAI21_X1      Rise  1.2310 0.0000 0.0340          1.67072                                                   | 
|    M64/RESULT/i_0/i_206/ZN   OAI21_X1      Fall  1.2610 0.0300 0.0190 0.42588  3.45099  3.87687           1       57.9464                | 
|    M64/RESULT/i_0/i_205/A2   NAND2_X2      Fall  1.2610 0.0000 0.0190          3.14281                                                   | 
|    M64/RESULT/i_0/i_205/ZN   NAND2_X2      Rise  1.2900 0.0290 0.0170 0.801567 8.7138   9.51537           2       57.9464                | 
|    M64/RESULT/i_0/i_204/B2   OAI22_X4      Rise  1.2900 0.0000 0.0170          6.48166                                                   | 
|    M64/RESULT/i_0/i_204/ZN   OAI22_X4      Fall  1.3150 0.0250 0.0220 1.59439  7.32194  8.91633           3       57.9464                | 
|    M64/RESULT/i_0/i_196/A3   NOR3_X2       Fall  1.3150 0.0000 0.0220          3.31987                                                   | 
|    M64/RESULT/i_0/i_196/ZN   NOR3_X2       Rise  1.3850 0.0700 0.0410 1.2168   6.02656  7.24336           1       61.875                 | 
|    M64/RESULT/i_0/i_188/A4   NOR4_X4       Rise  1.3850 0.0000 0.0410          6.02656                                                   | 
|    M64/RESULT/i_0/i_188/ZN   NOR4_X4       Fall  1.4050 0.0200 0.0150 1.09968  7.32255  8.42223           3       61.875                 | 
|    M64/RESULT/i_0/i_181/A3   NOR3_X2       Fall  1.4050 0.0000 0.0150          3.31987                                                   | 
|    M64/RESULT/i_0/i_181/ZN   NOR3_X2       Rise  1.5290 0.1240 0.0920 15.5516  6.02656  21.5782           1       61.875                 | 
|    M64/RESULT/i_0/i_256/A4   NOR4_X4       Rise  1.5340 0.0050 0.0920          6.02656                                                   | 
|    M64/RESULT/i_0/i_256/ZN   NOR4_X4       Fall  1.5570 0.0230 0.0250 1.96043  7.32194  9.28236           3       66.1272                | 
|    M64/RESULT/i_0/i_254/A3   NOR3_X2       Fall  1.5570 0.0000 0.0250          3.31987                                                   | 
|    M64/RESULT/i_0/i_254/ZN   NOR3_X2       Rise  1.6250 0.0680 0.0390 0.588627 6.02656  6.61519           1       66.1272                | 
|    M64/RESULT/i_0/i_251/A4   NOR4_X4       Rise  1.6250 0.0000 0.0390          6.02656                                                   | 
|    M64/RESULT/i_0/i_251/ZN   NOR4_X4       Fall  1.6460 0.0210 0.0150 1.31871  8.98399  10.3027           4       66.1272                | 
|    M64/RESULT/i_0/i_242/A3   NOR3_X2       Fall  1.6460 0.0000 0.0150          3.31987                                                   | 
|    M64/RESULT/i_0/i_242/ZN   NOR3_X2       Rise  1.7020 0.0560 0.0310 0.762021 3.44279  4.20481           1       66.1272                | 
|    M64/RESULT/i_0/i_241/A3   NOR3_X2       Rise  1.7020 0.0000 0.0310          3.44279                                                   | 
|    M64/RESULT/i_0/i_241/ZN   NOR3_X2       Fall  1.7160 0.0140 0.0220 0.42588  1.77921  2.20509           1       66.1272                | 
|    M64/RESULT/i_0/slo__c9/A  BUF_X2        Fall  1.7160 0.0000 0.0220          1.5894                                                    | 
|    M64/RESULT/i_0/slo__c9/Z  BUF_X2        Fall  1.7550 0.0390 0.0100 1.58883  10.2732  11.8621           4       66.1272                | 
|    M64/RESULT/i_0/i_224/A1   NOR2_X2       Fall  1.7550 0.0000 0.0100          2.69887                                                   | 
|    M64/RESULT/i_0/i_224/ZN   NOR2_X2       Rise  1.8390 0.0840 0.0710 23.8729  3.34692  27.2198           1       57.3438                | 
|    M64/RESULT/i_0/i_223/A2   NOR2_X2       Rise  1.8470 0.0080 0.0720          3.34692                                                   | 
|    M64/RESULT/i_0/i_223/ZN   NOR2_X2       Fall  1.8690 0.0220 0.0240 0.976981 7.05278  8.02976           4       58.3147                | 
|    M64/RESULT/i_0/i_134/B2   OAI21_X1      Fall  1.8690 0.0000 0.0240          1.55833                                                   | 
|    M64/RESULT/i_0/i_134/ZN   OAI21_X1      Rise  1.9200 0.0510 0.0320 0.42588  3.84836  4.27424           2       57.3996                | 
|    M64/RESULT/i_0/i_132/B2   OAI22_X1      Rise  1.9200 0.0000 0.0320          1.61561                                                   | 
|    M64/RESULT/i_0/i_132/ZN   OAI22_X1      Fall  1.9530 0.0330 0.0210 0.680042 3.35061  4.03065           2       57.3996                | 
|    M64/RESULT/i_0/i_129/A3   NAND3_X1      Fall  1.9530 0.0000 0.0210          1.48627                                                   | 
|    M64/RESULT/i_0/i_129/ZN   NAND3_X1      Rise  1.9800 0.0270 0.0140 0.42588  1.67072  2.0966            1       57.0647                | 
|    M64/RESULT/i_0/i_128/A    OAI21_X1      Rise  1.9800 0.0000 0.0140          1.67072                                                   | 
|    M64/RESULT/i_0/i_128/ZN   OAI21_X1      Fall  2.0020 0.0220 0.0120 0.42588  2.57361  2.99949           1       57.0647                | 
|    M64/RESULT/i_0/i_127/B    XNOR2_X1      Fall  2.0020 0.0000 0.0120          2.36817                                                   | 
|    M64/RESULT/i_0/i_127/ZN   XNOR2_X1      Rise  2.0330 0.0310 0.0170 0.42588  0.97463  1.40051           1       57.0647                | 
|    M64/RESULT/i_0/sum[53]                  Rise  2.0330 0.0000                                                                           | 
|    M64/RESULT/S[53]                        Rise  2.0330 0.0000                                                                           | 
|    M64/c[53]                               Rise  2.0330 0.0000                                                                           | 
|    outReg/D[53]                            Rise  2.0330 0.0000                                                                           | 
|    outReg/i_0_55/A2          AND2_X1       Rise  2.0330 0.0000 0.0170          0.97463                                                   | 
|    outReg/i_0_55/ZN          AND2_X1       Rise  2.0660 0.0330 0.0080 0.501123 1.14029  1.64141           1       57.0647                | 
|    outReg/Q_reg[53]/D        DFF_X1        Rise  2.0660 0.0000 0.0080          1.14029                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[53]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.2480 4.14718  5.00276  9.14994           3       44.9679  c    K        | 
|    outReg/clk                              Rise  0.0000 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.2480          1.8122                                      A             | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0540 0.0540 0.2980 74.7422  54.8122  129.554           64      44.9679  AL   K        | 
|    outReg/Q_reg[53]/CK       DFF_X1        Rise  0.1330 0.0790 0.2480          0.949653                                    OL            | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock ideal network latency        |  0.1330 2.1330 | 
| library setup check                       | -0.0430 2.0900 | 
| data required time                        |  2.0900        | 
|                                           |                | 
| data required time                        |  2.0900        | 
| data arrival time                         | -2.0660        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0240        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[55]/D 
  
 Path Start Point : inRegA/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.2480 4.14718  5.4366   9.58378           3       44.9679  c    K        | 
|    inRegA/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0050 0.0050 0.2480          1.8122                                      AL            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0590 0.0540 0.2510 78.3368  30.3889  108.726           32      49.1741  AL   K        | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[11]/CK       DFF_X1        Rise  0.0990 0.0400 0.2480          0.949653                                    L             | 
|    inRegA/Q_reg[11]/Q        DFF_X1        Fall  0.2110 0.1120 0.0120 0.811582 6.59781  7.4094            2       54.8772                | 
|    inRegA/Q[11]                            Fall  0.2110 0.0000                                                                           | 
|    M64/a[11]                               Fall  0.2110 0.0000                                                                           | 
|    M64/i_0_0_23/A            INV_X2        Fall  0.2110 0.0000 0.0120          2.94332                                                   | 
|    M64/i_0_0_23/ZN           INV_X2        Rise  0.3150 0.1040 0.0920 26.817   51.1917  78.0087           31      54.8772                | 
|    M64/i_0_0_24/A2           NOR2_X1       Rise  0.3420 0.0270 0.0960          1.65135                                                   | 
|    M64/i_0_0_24/ZN           NOR2_X1       Fall  0.3740 0.0320 0.0280 1.37681  5.8097   7.18651           3       60.7924                | 
|    M64/A1_1/in1[11]                        Fall  0.3740 0.0000                                                                           | 
|    M64/A1_1/i_0_116/B        XNOR2_X1      Fall  0.3740 0.0000 0.0280          2.36817                                                   | 
|    M64/A1_1/i_0_116/ZN       XNOR2_X1      Fall  0.4250 0.0510 0.0180 0.725778 2.57361  3.29939           1       60.7924                | 
|    M64/A1_1/i_0_115/B        XNOR2_X1      Fall  0.4250 0.0000 0.0180          2.36817                                                   | 
|    M64/A1_1/i_0_115/ZN       XNOR2_X1      Rise  0.4860 0.0610 0.0410 0.768866 5.8097   6.57857           3       60.7924                | 
|    M64/A1_1/sum[11]                        Rise  0.4860 0.0000                                                                           | 
|    M64/A2_1/in1[11]                        Rise  0.4860 0.0000                                                                           | 
|    M64/A2_1/i_0_117/B        XNOR2_X1      Rise  0.4860 0.0000 0.0410          2.57361                                                   | 
|    M64/A2_1/i_0_117/ZN       XNOR2_X1      Rise  0.5410 0.0550 0.0360 0.501123 4.83694  5.33806           1       60.7924                | 
|    M64/A2_1/i_0_116/B        XNOR2_X2      Rise  0.5410 0.0000 0.0360          4.83694                                                   | 
|    M64/A2_1/i_0_116/ZN       XNOR2_X2      Rise  0.5890 0.0480 0.0280 1.43613  5.8097   7.24583           3       60.7924                | 
|    M64/A2_1/sum[11]                        Rise  0.5890 0.0000                                                                           | 
|    M64/A3_1/in1[11]                        Rise  0.5890 0.0000                                                                           | 
|    M64/A3_1/i_0_119/B        XNOR2_X1      Rise  0.5890 0.0000 0.0280          2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN       XNOR2_X1      Rise  0.6410 0.0520 0.0350 0.42588  4.83694  5.26282           1       62.3661                | 
|    M64/A3_1/i_0_118/B        XNOR2_X2      Rise  0.6410 0.0000 0.0350          4.83694                                                   | 
|    M64/A3_1/i_0_118/ZN       XNOR2_X2      Rise  0.6880 0.0470 0.0270 0.926289 5.8097   6.73599           3       62.3661                | 
|    M64/A3_1/sum[11]                        Rise  0.6880 0.0000                                                                           | 
|    M64/A4_1/in1[11]                        Rise  0.6880 0.0000                                                                           | 
|    M64/A4_1/i_0_125/B        XNOR2_X1      Rise  0.6880 0.0000 0.0270          2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN       XNOR2_X1      Rise  0.7340 0.0460 0.0250 0.503868 2.57361  3.07748           1       62.3661                | 
|    M64/A4_1/i_0_124/B        XNOR2_X1      Rise  0.7340 0.0000 0.0250          2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN       XNOR2_X1      Rise  0.7890 0.0550 0.0420 1.01679  5.8097   6.82649           3       62.3661                | 
|    M64/A4_1/sum[11]                        Rise  0.7890 0.0000                                                                           | 
|    M64/A5_1/in1[11]                        Rise  0.7890 0.0000                                                                           | 
|    M64/A5_1/i_0_135/B        XNOR2_X1      Rise  0.7890 0.0000 0.0420          2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN       XNOR2_X1      Rise  0.8390 0.0500 0.0250 0.444132 2.57361  3.01774           1       57.9464                | 
|    M64/A5_1/i_0_134/B        XNOR2_X1      Rise  0.8390 0.0000 0.0250          2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN       XNOR2_X1      Rise  0.8870 0.0480 0.0300 0.666523 3.38608  4.05261           2       62.3661                | 
|    M64/A5_1/sum[11]                        Rise  0.8870 0.0000                                                                           | 
|    M64/A6/in1[11]                          Rise  0.8870 0.0000                                                                           | 
|    M64/A6/i_0_146/B          XOR2_X1       Rise  0.8870 0.0000 0.0300          2.36355                                                   | 
|    M64/A6/i_0_146/Z          XOR2_X1       Rise  0.9630 0.0760 0.0460 1.41603  5.47556  6.89159           2       58.7946                | 
|    M64/A6/sum[11]                          Rise  0.9630 0.0000                                                                           | 
|    M64/A7/in1[11]                          Rise  0.9630 0.0000                                                                           | 
|    M64/A7/i_0_142/B          XOR2_X2       Rise  0.9630 0.0000 0.0460          4.39563                                                   | 
|    M64/A7/i_0_142/Z          XOR2_X2       Rise  1.0200 0.0570 0.0250 1.18534  3.38608  4.57142           2       57.0647                | 
|    M64/A7/sum[11]                          Rise  1.0200 0.0000                                                                           | 
|    M64/A8/in1[11]                          Rise  1.0200 0.0000                                                                           | 
|    M64/A8/i_0_122/B          XOR2_X1       Rise  1.0200 0.0000 0.0250          2.36355                                                   | 
|    M64/A8/i_0_122/Z          XOR2_X1       Rise  1.0840 0.0640 0.0350 1.22599  3.38608  4.61207           2       57.9464                | 
|    M64/A8/sum[11]                          Rise  1.0840 0.0000                                                                           | 
|    M64/A9/in1[11]                          Rise  1.0840 0.0000                                                                           | 
|    M64/A9/i_0_58/B           XOR2_X1       Rise  1.0840 0.0000 0.0350          2.36355                                                   | 
|    M64/A9/i_0_58/Z           XOR2_X1       Rise  1.1570 0.0730 0.0420 1.12469  4.88744  6.01213           3       57.9464                | 
|    M64/A9/sum[11]                          Rise  1.1570 0.0000                                                                           | 
|    M64/RESULT/a[11]                        Rise  1.1570 0.0000                                                                           | 
|    M64/RESULT/i_0/a[11]                    Rise  1.1570 0.0000                                                                           | 
|    M64/RESULT/i_0/i_208/A2   NAND2_X1      Rise  1.1570 0.0000 0.0420          1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN   NAND2_X1      Fall  1.1840 0.0270 0.0150 1.12988  3.34757  4.47745           2       57.9464                | 
|    M64/RESULT/i_0/i_207/B2   AOI21_X1      Fall  1.1840 0.0000 0.0150          1.40993                                                   | 
|    M64/RESULT/i_0/i_207/ZN   AOI21_X1      Rise  1.2310 0.0470 0.0340 0.530829 3.90347  4.4343            2       57.9464                | 
|    M64/RESULT/i_0/i_206/A    OAI21_X1      Rise  1.2310 0.0000 0.0340          1.67072                                                   | 
|    M64/RESULT/i_0/i_206/ZN   OAI21_X1      Fall  1.2610 0.0300 0.0190 0.42588  3.45099  3.87687           1       57.9464                | 
|    M64/RESULT/i_0/i_205/A2   NAND2_X2      Fall  1.2610 0.0000 0.0190          3.14281                                                   | 
|    M64/RESULT/i_0/i_205/ZN   NAND2_X2      Rise  1.2900 0.0290 0.0170 0.801567 8.7138   9.51537           2       57.9464                | 
|    M64/RESULT/i_0/i_204/B2   OAI22_X4      Rise  1.2900 0.0000 0.0170          6.48166                                                   | 
|    M64/RESULT/i_0/i_204/ZN   OAI22_X4      Fall  1.3150 0.0250 0.0220 1.59439  7.32194  8.91633           3       57.9464                | 
|    M64/RESULT/i_0/i_196/A3   NOR3_X2       Fall  1.3150 0.0000 0.0220          3.31987                                                   | 
|    M64/RESULT/i_0/i_196/ZN   NOR3_X2       Rise  1.3850 0.0700 0.0410 1.2168   6.02656  7.24336           1       61.875                 | 
|    M64/RESULT/i_0/i_188/A4   NOR4_X4       Rise  1.3850 0.0000 0.0410          6.02656                                                   | 
|    M64/RESULT/i_0/i_188/ZN   NOR4_X4       Fall  1.4050 0.0200 0.0150 1.09968  7.32255  8.42223           3       61.875                 | 
|    M64/RESULT/i_0/i_181/A3   NOR3_X2       Fall  1.4050 0.0000 0.0150          3.31987                                                   | 
|    M64/RESULT/i_0/i_181/ZN   NOR3_X2       Rise  1.5290 0.1240 0.0920 15.5516  6.02656  21.5782           1       61.875                 | 
|    M64/RESULT/i_0/i_256/A4   NOR4_X4       Rise  1.5340 0.0050 0.0920          6.02656                                                   | 
|    M64/RESULT/i_0/i_256/ZN   NOR4_X4       Fall  1.5570 0.0230 0.0250 1.96043  7.32194  9.28236           3       66.1272                | 
|    M64/RESULT/i_0/i_254/A3   NOR3_X2       Fall  1.5570 0.0000 0.0250          3.31987                                                   | 
|    M64/RESULT/i_0/i_254/ZN   NOR3_X2       Rise  1.6250 0.0680 0.0390 0.588627 6.02656  6.61519           1       66.1272                | 
|    M64/RESULT/i_0/i_251/A4   NOR4_X4       Rise  1.6250 0.0000 0.0390          6.02656                                                   | 
|    M64/RESULT/i_0/i_251/ZN   NOR4_X4       Fall  1.6460 0.0210 0.0150 1.31871  8.98399  10.3027           4       66.1272                | 
|    M64/RESULT/i_0/i_242/A3   NOR3_X2       Fall  1.6460 0.0000 0.0150          3.31987                                                   | 
|    M64/RESULT/i_0/i_242/ZN   NOR3_X2       Rise  1.7020 0.0560 0.0310 0.762021 3.44279  4.20481           1       66.1272                | 
|    M64/RESULT/i_0/i_241/A3   NOR3_X2       Rise  1.7020 0.0000 0.0310          3.44279                                                   | 
|    M64/RESULT/i_0/i_241/ZN   NOR3_X2       Fall  1.7160 0.0140 0.0220 0.42588  1.77921  2.20509           1       66.1272                | 
|    M64/RESULT/i_0/slo__c9/A  BUF_X2        Fall  1.7160 0.0000 0.0220          1.5894                                                    | 
|    M64/RESULT/i_0/slo__c9/Z  BUF_X2        Fall  1.7550 0.0390 0.0100 1.58883  10.2732  11.8621           4       66.1272                | 
|    M64/RESULT/i_0/i_224/A1   NOR2_X2       Fall  1.7550 0.0000 0.0100          2.69887                                                   | 
|    M64/RESULT/i_0/i_224/ZN   NOR2_X2       Rise  1.8390 0.0840 0.0710 23.8729  3.34692  27.2198           1       57.3438                | 
|    M64/RESULT/i_0/i_223/A2   NOR2_X2       Rise  1.8470 0.0080 0.0720          3.34692                                                   | 
|    M64/RESULT/i_0/i_223/ZN   NOR2_X2       Fall  1.8690 0.0220 0.0240 0.976981 7.05278  8.02976           4       58.3147                | 
|    M64/RESULT/i_0/i_222/B2   OAI21_X1      Fall  1.8690 0.0000 0.0240          1.55833                                                   | 
|    M64/RESULT/i_0/i_222/ZN   OAI21_X1      Rise  1.9230 0.0540 0.0330 1.03656  3.84836  4.88492           2       57.3996                | 
|    M64/RESULT/i_0/i_220/B2   OAI22_X1      Rise  1.9230 0.0000 0.0330          1.61561                                                   | 
|    M64/RESULT/i_0/i_220/ZN   OAI22_X1      Fall  1.9570 0.0340 0.0210 0.802858 3.36443  4.16729           2       57.3996                | 
|    M64/RESULT/i_0/i_219/A    INV_X1        Fall  1.9570 0.0000 0.0210          1.54936                                                   | 
|    M64/RESULT/i_0/i_219/ZN   INV_X1        Rise  1.9840 0.0270 0.0150 1.19463  3.84775  5.04239           2       57.3996                | 
|    M64/RESULT/i_0/i_215/A    XOR2_X1       Rise  1.9840 0.0000 0.0150          2.23214                                                   | 
|    M64/RESULT/i_0/i_215/Z    XOR2_X1       Rise  2.0310 0.0470 0.0200 0.42588  0.97463  1.40051           1       57.3996                | 
|    M64/RESULT/i_0/sum[55]                  Rise  2.0310 0.0000                                                                           | 
|    M64/RESULT/S[55]                        Rise  2.0310 0.0000                                                                           | 
|    M64/c[55]                               Rise  2.0310 0.0000                                                                           | 
|    outReg/D[55]                            Rise  2.0310 0.0000                                                                           | 
|    outReg/i_0_57/A2          AND2_X1       Rise  2.0310 0.0000 0.0200          0.97463                                                   | 
|    outReg/i_0_57/ZN          AND2_X1       Rise  2.0650 0.0340 0.0080 0.49465  1.14029  1.63494           1       57.3996                | 
|    outReg/Q_reg[55]/D        DFF_X1        Rise  2.0650 0.0000 0.0080          1.14029                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[55]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.2480 4.14718  5.00276  9.14994           3       44.9679  c    K        | 
|    outReg/clk                              Rise  0.0000 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.2480          1.8122                                      A             | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0540 0.0540 0.2980 74.7422  54.8122  129.554           64      44.9679  AL   K        | 
|    outReg/Q_reg[55]/CK       DFF_X1        Rise  0.1330 0.0790 0.2480          0.949653                                    OL            | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock ideal network latency        |  0.1330 2.1330 | 
| library setup check                       | -0.0430 2.0900 | 
| data required time                        |  2.0900        | 
|                                           |                | 
| data required time                        |  2.0900        | 
| data arrival time                         | -2.0650        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0250        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[57]/D 
  
 Path Start Point : inRegA/Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.2480 4.14718  5.4366   9.58378           3       44.9679  c    K        | 
|    inRegA/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0050 0.0050 0.2480          1.8122                                      AL            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0590 0.0540 0.2510 78.3368  30.3889  108.726           32      49.1741  AL   K        | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[28]/CK       DFF_X1        Rise  0.0990 0.0400 0.2480          0.949653                                    L             | 
|    inRegA/Q_reg[28]/Q        DFF_X1        Rise  0.2210 0.1220 0.0200 2.78464  4.90224  7.68688           2       28.5826                | 
|    inRegA/Q[28]                            Rise  0.2210 0.0000                                                                           | 
|    M64/a[28]                               Rise  0.2210 0.0000                                                                           | 
|    M64/i_0_0_57/A            INV_X2        Rise  0.2210 0.0000 0.0200          3.25089                                                   | 
|    M64/i_0_0_57/ZN           INV_X2        Fall  0.2750 0.0540 0.0380 18.5032  51.1917  69.6949           31      51.0714                | 
|    M64/i_0_0_226/A2          NOR2_X1       Fall  0.2800 0.0050 0.0380          1.56385                                                   | 
|    M64/i_0_0_226/ZN          NOR2_X1       Rise  0.3530 0.0730 0.0470 2.85913  5.49384  8.35297           3       62.5781                | 
|    M64/A1_2/in3[33]                        Rise  0.3530 0.0000                                                                           | 
|    M64/A1_2/i_0_154/A        XNOR2_X1      Rise  0.3540 0.0010 0.0470          2.23275                                                   | 
|    M64/A1_2/i_0_154/ZN       XNOR2_X1      Rise  0.4060 0.0520 0.0280 0.86697  2.57361  3.44058           1       59.0737                | 
|    M64/A1_2/i_0_153/B        XNOR2_X1      Rise  0.4060 0.0000 0.0280          2.57361                                                   | 
|    M64/A1_2/i_0_153/ZN       XNOR2_X1      Rise  0.4610 0.0550 0.0400 0.763731 5.49384  6.25757           3       60.6473                | 
|    M64/A1_2/sum[33]                        Rise  0.4610 0.0000                                                                           | 
|    M64/A2_1/in3[33]                        Rise  0.4610 0.0000                                                                           | 
|    M64/A2_1/i_0_161/A        XNOR2_X1      Rise  0.4610 0.0000 0.0400          2.23275                                                   | 
|    M64/A2_1/i_0_161/ZN       XNOR2_X1      Rise  0.5110 0.0500 0.0250 0.42588  2.57361  2.99949           1       60.6473                | 
|    M64/A2_1/i_0_160/B        XNOR2_X1      Rise  0.5110 0.0000 0.0250          2.57361                                                   | 
|    M64/A2_1/i_0_160/ZN       XNOR2_X1      Rise  0.5680 0.0570 0.0450 1.67918  5.8097   7.48888           3       60.6473                | 
|    M64/A2_1/sum[33]                        Rise  0.5680 0.0000                                                                           | 
|    M64/A3_1/in1[33]                        Rise  0.5680 0.0000                                                                           | 
|    M64/A3_1/i_0_163/B        XNOR2_X1      Rise  0.5680 0.0000 0.0450          2.57361                                                   | 
|    M64/A3_1/i_0_163/ZN       XNOR2_X1      Fall  0.5970 0.0290 0.0180 0.42588  2.57361  2.99949           1       56.4174                | 
|    M64/A3_1/i_0_162/B        XNOR2_X1      Fall  0.5970 0.0000 0.0180          2.36817                                                   | 
|    M64/A3_1/i_0_162/ZN       XNOR2_X1      Rise  0.7150 0.1180 0.0940 12.144   5.8097   17.9537           3       56.4174                | 
|    M64/A3_1/sum[33]                        Rise  0.7150 0.0000                                                                           | 
|    M64/A4_1/in1[33]                        Rise  0.7150 0.0000                                                                           | 
|    M64/A4_1/i_0_169/B        XNOR2_X1      Rise  0.7180 0.0030 0.0940          2.57361                                                   | 
|    M64/A4_1/i_0_169/ZN       XNOR2_X1      Fall  0.7520 0.0340 0.0270 0.42588  2.57361  2.99949           1       46.3393                | 
|    M64/A4_1/i_0_168/B        XNOR2_X1      Fall  0.7520 0.0000 0.0270          2.36817                                                   | 
|    M64/A4_1/i_0_168/ZN       XNOR2_X1      Rise  0.8850 0.1330 0.1040 14.294   5.8097   20.1037           3       46.3393                | 
|    M64/A4_1/sum[33]                        Rise  0.8850 0.0000                                                                           | 
|    M64/A5_1/in1[33]                        Rise  0.8850 0.0000                                                                           | 
|    M64/A5_1/i_0_179/B        XNOR2_X1      Rise  0.8900 0.0050 0.1040          2.57361                                                   | 
|    M64/A5_1/i_0_179/ZN       XNOR2_X1      Rise  0.9470 0.0570 0.0260 0.42588  2.57361  2.99949           1       54.8772                | 
|    M64/A5_1/i_0_178/B        XNOR2_X1      Rise  0.9470 0.0000 0.0260          2.57361                                                   | 
|    M64/A5_1/i_0_178/ZN       XNOR2_X1      Rise  1.0080 0.0610 0.0530 3.19293  5.8097   9.00263           3       54.8772                | 
|    M64/A5_1/sum[33]                        Rise  1.0080 0.0000                                                                           | 
|    M64/A6/in1[33]                          Rise  1.0080 0.0000                                                                           | 
|    M64/A6/i_0_187/B          XNOR2_X1      Rise  1.0090 0.0010 0.0530          2.57361                                                   | 
|    M64/A6/i_0_187/ZN         XNOR2_X1      Rise  1.0600 0.0510 0.0250 0.42588  2.57361  2.99949           1       58.4152                | 
|    M64/A6/i_0_186/B          XNOR2_X1      Rise  1.0600 0.0000 0.0250          2.57361                                                   | 
|    M64/A6/i_0_186/ZN         XNOR2_X1      Rise  1.1220 0.0620 0.0550 3.66899  5.8097   9.47869           3       58.4152                | 
|    M64/A6/sum[33]                          Rise  1.1220 0.0000                                                                           | 
|    M64/A7/in1[33]                          Rise  1.1220 0.0000                                                                           | 
|    M64/A7/i_0_176/B          XNOR2_X1      Rise  1.1230 0.0010 0.0550          2.57361                                                   | 
|    M64/A7/i_0_176/ZN         XNOR2_X1      Rise  1.1750 0.0520 0.0260 0.504784 2.57361  3.07839           1       61.8192                | 
|    M64/A7/i_0_175/B          XNOR2_X1      Rise  1.1750 0.0000 0.0260          2.57361                                                   | 
|    M64/A7/i_0_175/ZN         XNOR2_X1      Rise  1.2320 0.0570 0.0440 1.45659  5.8097   7.26629           3       57.8571                | 
|    M64/A7/sum[33]                          Rise  1.2320 0.0000                                                                           | 
|    M64/A8/in1[33]                          Rise  1.2320 0.0000                                                                           | 
|    M64/A8/i_0_147/B          XNOR2_X1      Rise  1.2320 0.0000 0.0440          2.57361                                                   | 
|    M64/A8/i_0_147/ZN         XNOR2_X1      Fall  1.2610 0.0290 0.0180 0.42588  2.57361  2.99949           1       57.8571                | 
|    M64/A8/i_0_146/B          XNOR2_X1      Fall  1.2610 0.0000 0.0180          2.36817                                                   | 
|    M64/A8/i_0_146/ZN         XNOR2_X1      Fall  1.3100 0.0490 0.0160 1.02807  3.38608  4.41415           2       57.8571                | 
|    M64/A8/sum[33]                          Fall  1.3100 0.0000                                                                           | 
|    M64/A9/in1[33]                          Fall  1.3100 0.0000                                                                           | 
|    M64/A9/i_0_81/B           XOR2_X1       Fall  1.3100 0.0000 0.0160          2.41145                                                   | 
|    M64/A9/i_0_81/Z           XOR2_X1       Fall  1.3780 0.0680 0.0190 2.36387  5.03494  7.39882           3       57.8571                | 
|    M64/A9/sum[33]                          Fall  1.3780 0.0000                                                                           | 
|    M64/RESULT/a[33]                        Fall  1.3780 0.0000                                                                           | 
|    M64/RESULT/i_0/a[33]                    Fall  1.3780 0.0000                                                                           | 
|    M64/RESULT/i_0/i_292/A2   NOR2_X1       Fall  1.3780 0.0000 0.0190          1.56385                                                   | 
|    M64/RESULT/i_0/i_292/ZN   NOR2_X1       Rise  1.4210 0.0430 0.0250 0.42588  3.32658  3.75246           2       62.8013                | 
|    M64/RESULT/i_0/i_291/A    INV_X1        Rise  1.4210 0.0000 0.0250          1.70023                                                   | 
|    M64/RESULT/i_0/i_291/ZN   INV_X1        Fall  1.4360 0.0150 0.0100 0.804514 3.20285  4.00736           2       62.8013                | 
|    M64/RESULT/i_0/i_290/A2   NAND3_X1      Fall  1.4360 0.0000 0.0100          1.52898                                                   | 
|    M64/RESULT/i_0/i_290/ZN   NAND3_X1      Rise  1.4580 0.0220 0.0150 0.42588  2.56829  2.99417           2       62.5223                | 
|    M64/RESULT/i_0/i_266/A    AOI21_X1      Rise  1.4580 0.0000 0.0150          1.62635                                                   | 
|    M64/RESULT/i_0/i_266/ZN   AOI21_X1      Fall  1.4730 0.0150 0.0100 0.42588  1.67753  2.10341           1       62.5223                | 
|    M64/RESULT/i_0/i_265/A    AOI221_X1     Fall  1.4730 0.0000 0.0100          1.49739                                                   | 
|    M64/RESULT/i_0/i_265/ZN   AOI221_X1     Rise  1.5720 0.0990 0.0670 0.530829 4.66709  5.19792           2       62.5223                | 
|    M64/RESULT/i_0/i_243/C1   OAI221_X2     Rise  1.5720 0.0000 0.0670          2.99637                                                   | 
|    M64/RESULT/i_0/i_243/ZN   OAI221_X2     Fall  1.6630 0.0910 0.0570 30.7068  3.43046  34.1373           1       62.5223                | 
|    M64/RESULT/i_0/i_241/A2   NOR3_X2       Fall  1.6690 0.0060 0.0570          3.04029                                                   | 
|    M64/RESULT/i_0/i_241/ZN   NOR3_X2       Rise  1.7260 0.0570 0.0270 0.42588  1.77921  2.20509           1       66.1272                | 
|    M64/RESULT/i_0/slo__c9/A  BUF_X2        Rise  1.7260 0.0000 0.0270          1.77921                                                   | 
|    M64/RESULT/i_0/slo__c9/Z  BUF_X2        Rise  1.7630 0.0370 0.0170 1.58883  10.2732  11.8621           4       66.1272                | 
|    M64/RESULT/i_0/i_224/A1   NOR2_X2       Rise  1.7630 0.0000 0.0170          3.29331                                                   | 
|    M64/RESULT/i_0/i_224/ZN   NOR2_X2       Fall  1.7900 0.0270 0.0240 23.8729  3.34692  27.2198           1       57.3438                | 
|    M64/RESULT/i_0/i_223/A2   NOR2_X2       Fall  1.7980 0.0080 0.0250          3.17833                                                   | 
|    M64/RESULT/i_0/i_223/ZN   NOR2_X2       Rise  1.8440 0.0460 0.0300 0.976981 7.05278  8.02976           4       58.3147                | 
|    M64/RESULT/i_0/i_222/B2   OAI21_X1      Rise  1.8440 0.0000 0.0300          1.57189                                                   | 
|    M64/RESULT/i_0/i_222/ZN   OAI21_X1      Fall  1.8740 0.0300 0.0180 1.03656  3.84836  4.88492           2       57.3996                | 
|    M64/RESULT/i_0/i_220/B2   OAI22_X1      Fall  1.8740 0.0000 0.0180          1.55047                                                   | 
|    M64/RESULT/i_0/i_220/ZN   OAI22_X1      Rise  1.9330 0.0590 0.0420 0.802858 3.36443  4.16729           2       57.3996                | 
|    M64/RESULT/i_0/i_332/A2   NAND2_X1      Rise  1.9330 0.0000 0.0420          1.6642                                                    | 
|    M64/RESULT/i_0/i_332/ZN   NAND2_X1      Fall  1.9530 0.0200 0.0120 0.42588  1.67685  2.10273           1       57.3996                | 
|    M64/RESULT/i_0/i_333/B2   AOI21_X1      Fall  1.9530 0.0000 0.0120          1.40993                                                   | 
|    M64/RESULT/i_0/i_333/ZN   AOI21_X1      Rise  1.9900 0.0370 0.0260 0.42588  2.23275  2.65863           1       57.3996                | 
|    M64/RESULT/i_0/i_335/A    XNOR2_X1      Rise  1.9900 0.0000 0.0260          2.23275                                                   | 
|    M64/RESULT/i_0/i_335/ZN   XNOR2_X1      Rise  2.0320 0.0420 0.0170 0.42588  0.97463  1.40051           1       57.3996                | 
|    M64/RESULT/i_0/sum[57]                  Rise  2.0320 0.0000                                                                           | 
|    M64/RESULT/S[57]                        Rise  2.0320 0.0000                                                                           | 
|    M64/c[57]                               Rise  2.0320 0.0000                                                                           | 
|    outReg/D[57]                            Rise  2.0320 0.0000                                                                           | 
|    outReg/i_0_59/A2          AND2_X1       Rise  2.0320 0.0000 0.0170          0.97463                                                   | 
|    outReg/i_0_59/ZN          AND2_X1       Rise  2.0650 0.0330 0.0080 0.42588  1.14029  1.56617           1       57.3996                | 
|    outReg/Q_reg[57]/D        DFF_X1        Rise  2.0650 0.0000 0.0080          1.14029                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[57]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.2480 4.14718  5.00276  9.14994           3       44.9679  c    K        | 
|    outReg/clk                              Rise  0.0000 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.2480          1.8122                                      A             | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0540 0.0540 0.2980 74.7422  54.8122  129.554           64      44.9679  AL   K        | 
|    outReg/Q_reg[57]/CK       DFF_X1        Rise  0.1330 0.0790 0.2480          0.949653                                    OL            | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock ideal network latency        |  0.1330 2.1330 | 
| library setup check                       | -0.0430 2.0900 | 
| data required time                        |  2.0900        | 
|                                           |                | 
| data required time                        |  2.0900        | 
| data arrival time                         | -2.0650        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0250        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 482M, CVMEM - 2194M, PVMEM - 2981M)
