lscpu
Архитектура:               x86_64
  CPU op-mode(s):          32-bit, 64-bit
  Address sizes:           39 bits physical, 48 bits virtual
  Порядок байт:            Little Endian
CPU(s):                    2
  On-line CPU(s) list:     0,1
ID прроизводителя:         GenuineIntel
  Имя модели:              Intel(R) Core(TM) i3-10105 CPU @ 3.70GHz
    Семейство ЦПУ:         6
    Модель:                165
    Потоков на ядро:       2
    Ядер на сокет:         1
    Сокетов:               1
    Степпинг:              3
    BogoMIPS:              7391.99
    Флаги:                 fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge 
                           mca cmov pat pse36 clflush mmx fxsr sse sse2 ss ht sy
                           scall nx pdpe1gb rdtscp lm constant_tsc rep_good nopl
                            xtopology cpuid pni pclmulqdq ssse3 fma cx16 pcid ss
                           e4_1 sse4_2 movbe popcnt aes xsave avx f16c rdrand hy
                           pervisor lahf_lm abm 3dnowprefetch invpcid_single ssb
                           d ibrs ibpb stibp ibrs_enhanced fsgsbase bmi1 avx2 sm
                           ep bmi2 erms invpcid rdseed adx smap clflushopt xsave
                           opt xsavec xgetbv1 xsaves flush_l1d arch_capabilities
Virtualization features:   
  Разработчик гипервизора: Microsoft
  Тип виртуализации:       полный
Caches (sum of all):       
  L1d:                     32 KiB (1 instance)
  L1i:                     32 KiB (1 instance)
  L2:                      256 KiB (1 instance)
  L3:                      6 MiB (1 instance)
NUMA:                      
  NUMA node(s):            1
  NUMA node0 CPU(s):       0,1
Vulnerabilities:           
  Itlb multihit:           KVM: Mitigation: VMX unsupported
  L1tf:                    Not affected
  Mds:                     Not affected
  Meltdown:                Not affected
  Mmio stale data:         Vulnerable: Clear CPU buffers attempted, no microcode
                           ; SMT Host state unknown
  Retbleed:                Mitigation; Enhanced IBRS
  Spec store bypass:       Mitigation; Speculative Store Bypass disabled via prc
                           tl
  Spectre v1:              Mitigation; usercopy/swapgs barriers and __user point
                           er sanitization
  Spectre v2:              Mitigation; Enhanced IBRS, IBPB conditional, RSB fill
                           ing, PBRSB-eIBRS SW sequence
  Srbds:                   Unknown: Dependent on hypervisor status
  Tsx async abort:         Not affected
