// Seed: 92191153
module module_0 (
    input tri1 id_0
    , id_2
);
  module_2 modCall_1 ();
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    output tri1  id_0,
    input  uwire id_1,
    input  tri0  id_2,
    output tri1  id_3,
    input  wand  id_4,
    input  tri   id_5
);
  module_0 modCall_1 (id_2);
endmodule
module module_2 ();
  wire id_1;
  logic [7:0] id_2, id_4, id_5;
  id_6(
      .id_0(id_4[1]), .id_1(id_5), .id_2(), .id_3(id_4), .id_4(1)
  );
  assign module_0.id_0 = 0;
endmodule
