{
  "design": {
    "design_info": {
      "boundary_crc": "0x407E2B1CDC41420B",
      "design_src": "C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/XADC_FIFO/XADC_FIFO.bd",
      "device": "xc7vx485tffg1157-1",
      "name": "XADC_FIFO_inst_0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2",
      "validated": "true",
      "variant": "true"
    },
    "design_tree": {
      "Contador_26_0": "",
      "Contador_52_0": "",
      "FSM_FIFO_Entregable_0": "",
      "fifo_generator_0": "",
      "xadc_wiz_0": ""
    },
    "interface_ports": {
      "Vp_Vn_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "Vp_Vn_0_v_n",
            "direction": "I"
          },
          "V_P": {
            "physical_name": "Vp_Vn_0_v_p",
            "direction": "I"
          }
        }
      },
      "s_drp_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:drp:1.0",
        "vlnv": "xilinx.com:interface:drp_rtl:1.0",
        "port_maps": {
          "DADDR": {
            "physical_name": "s_drp_0_daddr",
            "direction": "I",
            "left": "6",
            "right": "0"
          },
          "DEN": {
            "physical_name": "s_drp_0_den",
            "direction": "I"
          },
          "DI": {
            "physical_name": "s_drp_0_di",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "DO": {
            "physical_name": "s_drp_0_do",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DRDY": {
            "physical_name": "s_drp_0_drdy",
            "direction": "O"
          },
          "DWE": {
            "physical_name": "s_drp_0_dwe",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "alarm_out_0": {
        "direction": "O"
      },
      "busy_out_0": {
        "direction": "O"
      },
      "channel_out_0": {
        "direction": "O",
        "left": "4",
        "right": "0"
      },
      "clk_52MHz": {
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/CLOCKS_0/clk_wiz_0_clk_out1",
            "value_src": "strong"
          },
          "FREQ_HZ": {
            "value": "52000000",
            "value_src": "strong"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "strong"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "strong"
          }
        }
      },
      "clk_out": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/CLOCKS_0/clk_wiz_0_clk_out1",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "52000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "eoc_out_0": {
        "direction": "O"
      },
      "eos_out_0": {
        "direction": "O"
      },
      "fifo_din": {
        "direction": "I",
        "left": "11",
        "right": "0"
      },
      "fifo_dout": {
        "direction": "O",
        "left": "11",
        "right": "0"
      },
      "fifo_full": {
        "direction": "O"
      },
      "locked": {
        "direction": "O"
      },
      "locked_clk": {
        "direction": "I"
      },
      "ot_out_0": {
        "direction": "O"
      },
      "rd_data_count_0": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "rd_en_fifo": {
        "direction": "O"
      },
      "reset_in_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH",
            "value_src": "strong"
          }
        }
      },
      "user_temp_alarm_out_0": {
        "direction": "O"
      },
      "vccaux_alarm_out_0": {
        "direction": "O"
      },
      "vccint_alarm_out_0": {
        "direction": "O"
      },
      "wr_clk": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "XADC_FIFO_inst_0_Contador_52_0_0_wr_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "wr_data_count_0": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "wr_rst_busy_0": {
        "direction": "O"
      }
    },
    "components": {
      "Contador_26_0": {
        "vlnv": "xilinx.com:user:Contador_26:1.0",
        "xci_name": "XADC_FIFO_inst_0_Contador_26_0_0",
        "xci_path": "ip\\XADC_FIFO_inst_0_Contador_26_0_0\\XADC_FIFO_inst_0_Contador_26_0_0.xci",
        "inst_hier_path": "Contador_26_0"
      },
      "Contador_52_0": {
        "vlnv": "xilinx.com:user:Contador_52:1.0",
        "xci_name": "XADC_FIFO_inst_0_Contador_52_0_0",
        "xci_path": "ip\\XADC_FIFO_inst_0_Contador_52_0_0\\XADC_FIFO_inst_0_Contador_52_0_0.xci",
        "inst_hier_path": "Contador_52_0"
      },
      "FSM_FIFO_Entregable_0": {
        "vlnv": "xilinx.com:user:FSM_FIFO_Entregable:1.0",
        "xci_name": "XADC_FIFO_inst_0_FSM_FIFO_Entregable_0_0",
        "xci_path": "ip\\XADC_FIFO_inst_0_FSM_FIFO_Entregable_0_0\\XADC_FIFO_inst_0_FSM_FIFO_Entregable_0_0.xci",
        "inst_hier_path": "FSM_FIFO_Entregable_0"
      },
      "fifo_generator_0": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "xci_name": "XADC_FIFO_inst_0_fifo_generator_0_0",
        "xci_path": "ip\\XADC_FIFO_inst_0_fifo_generator_0_0\\XADC_FIFO_inst_0_fifo_generator_0_0.xci",
        "inst_hier_path": "fifo_generator_0",
        "parameters": {
          "Enable_Safety_Circuit": {
            "value": "true"
          },
          "Fifo_Implementation": {
            "value": "Independent_Clocks_Block_RAM"
          },
          "Full_Flags_Reset_Value": {
            "value": "1"
          },
          "Full_Threshold_Assert_Value": {
            "value": "200"
          },
          "Input_Data_Width": {
            "value": "12"
          },
          "Input_Depth": {
            "value": "256"
          },
          "Output_Data_Width": {
            "value": "12"
          },
          "Programmable_Full_Type": {
            "value": "Single_Programmable_Full_Threshold_Constant"
          },
          "Read_Data_Count": {
            "value": "true"
          },
          "Read_Data_Count_Width": {
            "value": "8"
          },
          "Write_Data_Count": {
            "value": "true"
          },
          "Write_Data_Count_Width": {
            "value": "8"
          }
        }
      },
      "xadc_wiz_0": {
        "vlnv": "xilinx.com:ip:xadc_wiz:3.3",
        "xci_name": "XADC_FIFO_inst_0_xadc_wiz_0_0",
        "xci_path": "ip\\XADC_FIFO_inst_0_xadc_wiz_0_0\\XADC_FIFO_inst_0_xadc_wiz_0_0.xci",
        "inst_hier_path": "xadc_wiz_0",
        "parameters": {
          "ADC_CONVERSION_RATE": {
            "value": "1000"
          },
          "ADC_OFFSET_AND_GAIN_CALIBRATION": {
            "value": "true"
          },
          "DCLK_FREQUENCY": {
            "value": "52"
          },
          "ENABLE_RESET": {
            "value": "true"
          },
          "INTERFACE_SELECTION": {
            "value": "ENABLE_DRP"
          },
          "OT_ALARM": {
            "value": "true"
          },
          "SENSOR_OFFSET_AND_GAIN_CALIBRATION": {
            "value": "true"
          },
          "SINGLE_CHANNEL_SELECTION": {
            "value": "VP_VN"
          },
          "STIMULUS_FREQ": {
            "value": "1.0"
          },
          "TEMPERATURE_ALARM_RESET": {
            "value": "50.0"
          },
          "TEMPERATURE_ALARM_TRIGGER": {
            "value": "60.0"
          },
          "WAVEFORM_TYPE": {
            "value": "TRIANGLE"
          }
        }
      }
    },
    "interface_nets": {
      "Vp_Vn_0_1": {
        "interface_ports": [
          "Vp_Vn_0",
          "xadc_wiz_0/Vp_Vn"
        ]
      },
      "s_drp_0_1": {
        "interface_ports": [
          "s_drp_0",
          "xadc_wiz_0/s_drp"
        ]
      }
    },
    "nets": {
      "Contador_26_0_rd_clk": {
        "ports": [
          "Contador_26_0/rd_clk",
          "FSM_FIFO_Entregable_0/rd_clk_fifo"
        ]
      },
      "Contador_52_0_wr_clk": {
        "ports": [
          "Contador_52_0/wr_clk",
          "fifo_generator_0/wr_en",
          "wr_clk"
        ]
      },
      "FSM_FIFO_Entregable_0_rd_en_fifo": {
        "ports": [
          "FSM_FIFO_Entregable_0/rd_en_fifo",
          "fifo_generator_0/rd_en",
          "rd_en_fifo"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_52MHz",
          "Contador_52_0/CLK",
          "Contador_26_0/CLK",
          "fifo_generator_0/wr_clk",
          "fifo_generator_0/rd_clk",
          "xadc_wiz_0/dclk_in",
          "clk_out",
          "FSM_FIFO_Entregable_0/clk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "locked_clk",
          "locked",
          "FSM_FIFO_Entregable_0/locked"
        ]
      },
      "fifo_din_1": {
        "ports": [
          "fifo_din",
          "fifo_generator_0/din"
        ]
      },
      "fifo_generator_0_dout": {
        "ports": [
          "fifo_generator_0/dout",
          "fifo_dout"
        ]
      },
      "fifo_generator_0_empty": {
        "ports": [
          "fifo_generator_0/empty",
          "FSM_FIFO_Entregable_0/rd_empty"
        ]
      },
      "fifo_generator_0_full": {
        "ports": [
          "fifo_generator_0/full",
          "fifo_full"
        ]
      },
      "fifo_generator_0_prog_full": {
        "ports": [
          "fifo_generator_0/prog_full",
          "FSM_FIFO_Entregable_0/prog_full"
        ]
      },
      "fifo_generator_0_rd_data_count": {
        "ports": [
          "fifo_generator_0/rd_data_count",
          "rd_data_count_0"
        ]
      },
      "fifo_generator_0_rd_rst_busy": {
        "ports": [
          "fifo_generator_0/rd_rst_busy",
          "FSM_FIFO_Entregable_0/rd_rst_busy"
        ]
      },
      "fifo_generator_0_wr_data_count": {
        "ports": [
          "fifo_generator_0/wr_data_count",
          "wr_data_count_0"
        ]
      },
      "fifo_generator_0_wr_rst_busy": {
        "ports": [
          "fifo_generator_0/wr_rst_busy",
          "wr_rst_busy_0"
        ]
      },
      "reset_in_0_1": {
        "ports": [
          "reset_in_0",
          "fifo_generator_0/rst",
          "Contador_26_0/RST",
          "Contador_52_0/RST",
          "xadc_wiz_0/reset_in",
          "FSM_FIFO_Entregable_0/rst_fifo"
        ]
      },
      "xadc_wiz_0_alarm_out": {
        "ports": [
          "xadc_wiz_0/alarm_out",
          "alarm_out_0"
        ]
      },
      "xadc_wiz_0_busy_out": {
        "ports": [
          "xadc_wiz_0/busy_out",
          "busy_out_0"
        ]
      },
      "xadc_wiz_0_channel_out": {
        "ports": [
          "xadc_wiz_0/channel_out",
          "channel_out_0"
        ]
      },
      "xadc_wiz_0_eoc_out": {
        "ports": [
          "xadc_wiz_0/eoc_out",
          "eoc_out_0"
        ]
      },
      "xadc_wiz_0_eos_out": {
        "ports": [
          "xadc_wiz_0/eos_out",
          "eos_out_0"
        ]
      },
      "xadc_wiz_0_ot_out": {
        "ports": [
          "xadc_wiz_0/ot_out",
          "ot_out_0"
        ]
      },
      "xadc_wiz_0_user_temp_alarm_out": {
        "ports": [
          "xadc_wiz_0/user_temp_alarm_out",
          "user_temp_alarm_out_0"
        ]
      },
      "xadc_wiz_0_vccaux_alarm_out": {
        "ports": [
          "xadc_wiz_0/vccaux_alarm_out",
          "vccaux_alarm_out_0"
        ]
      },
      "xadc_wiz_0_vccint_alarm_out": {
        "ports": [
          "xadc_wiz_0/vccint_alarm_out",
          "vccint_alarm_out_0"
        ]
      }
    }
  }
}