// Seed: 410081207
module module_0;
  supply1 id_1 = -1;
  wire id_2;
endmodule
module module_1 (
    output tri0  id_0,
    input  tri0  id_1,
    input  wand  id_2,
    input  tri0  id_3,
    output wor   id_4,
    output logic id_5,
    input  uwire id_6,
    input  wire  id_7,
    input  tri   id_8,
    output wor   id_9
);
  initial begin : LABEL_0
    id_5 <= 1;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_4 = id_3;
  assign id_0 = 1 ? -1 : id_6 ? -1 == 1 : 1 ? id_2 : id_7 ? id_7 : id_8 ? 1 == 1 : id_6;
endmodule
