// Seed: 795391760
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  assign module_1.id_3 = 0;
  output wire id_1;
  logic id_3;
  assign module_2.id_7 = 0;
endmodule
module module_1 (
    output wand id_0
    , id_6,
    input wire id_1,
    output supply0 id_2,
    input tri0 id_3,
    input wire id_4
);
  logic id_7;
  module_0 modCall_1 (
      id_7,
      id_6
  );
  wire id_8;
  ;
endmodule
module module_2 (
    input wire id_0,
    output supply0 id_1,
    output wire id_2,
    output supply0 id_3,
    output wand id_4,
    input wire id_5,
    output supply0 id_6,
    input tri1 id_7,
    output supply0 id_8
);
  logic id_10, id_11;
  assign id_3 = -1;
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_10
  );
endmodule
