// Seed: 1250709005
module module_0 ();
  assign id_1 = 1;
  assign id_1 = 1;
endmodule
module module_1;
  wire id_1;
  assign id_1 = id_1;
  assign id_1 = id_1;
  wire id_2;
  module_0();
  wire id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_12 = ~id_8#(.id_8(1));
  module_0();
  wire id_13;
endmodule
