Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Dec  1 16:07:58 2023
| Host         : haider running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_vga_control_sets_placed.rpt
| Design       : top_level_vga
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            9 |
| Yes          | No                    | No                     |              21 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              40 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------+------------------------+------------------+----------------+--------------+
|  Clock Signal  |     Enable Signal    |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------+------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                      |                        |                1 |              2 |         2.00 |
|  c/CLK         |                      |                        |                3 |              4 |         1.33 |
|  c/CLK         |                      | v/h_count_reg[9]       |                1 |              4 |         4.00 |
|  c/CLK         |                      | pixel/red017_out       |                2 |              4 |         2.00 |
|  clk_d_BUFG    |                      |                        |                3 |              4 |         1.33 |
|  clk_d_BUFG    | h/h_count[7]_i_1_n_0 |                        |                4 |             10 |         2.50 |
|  clk_d_BUFG    | h/E[0]               | h/SR[0]                |                3 |             10 |         3.33 |
|  clk_d_BUFG    | mov/counter0         | mov/pipe1_x[9]_i_1_n_0 |                6 |             10 |         1.67 |
|  clk_d_BUFG    | mov/counter0         | mov/pipe2_x[9]_i_1_n_0 |                6 |             10 |         1.67 |
|  clk_d_BUFG    | mov/counter0         | mov/pipe3_x[9]_i_1_n_0 |                5 |             10 |         2.00 |
|  clk_d_BUFG    | mov/counter0         |                        |                8 |             11 |         1.38 |
|  clk_d_BUFG    |                      | mov/counter0           |                6 |             23 |         3.83 |
+----------------+----------------------+------------------------+------------------+----------------+--------------+


