# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do p5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Board/Lab8/P5 {F:/Work/FPGA/Board/Lab8/P5/ramlpm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:13 on Apr 25,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Board/Lab8/P5" F:/Work/FPGA/Board/Lab8/P5/ramlpm.v 
# -- Compiling module ramlpm
# 
# Top level modules:
# 	ramlpm
# End time: 02:40:13 on Apr 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Board/Lab8/P5 {F:/Work/FPGA/Board/Lab8/P5/p5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:13 on Apr 25,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Board/Lab8/P5" F:/Work/FPGA/Board/Lab8/P5/p5.v 
# -- Compiling module p5
# -- Compiling module testp5
# 
# Top level modules:
# 	testp5
# End time: 02:40:13 on Apr 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Board/Lab8/P5 {F:/Work/FPGA/Board/Lab8/P5/secondsCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:13 on Apr 25,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Board/Lab8/P5" F:/Work/FPGA/Board/Lab8/P5/secondsCounter.v 
# -- Compiling module secondsCounter
# 
# Top level modules:
# 	secondsCounter
# End time: 02:40:13 on Apr 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Board/Lab8/P5 {F:/Work/FPGA/Board/Lab8/P5/HexaBCD.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:13 on Apr 25,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Board/Lab8/P5" F:/Work/FPGA/Board/Lab8/P5/HexaBCD.v 
# -- Compiling module HexaBCD
# 
# Top level modules:
# 	HexaBCD
# End time: 02:40:13 on Apr 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.testp5 -Lf altera_mf_ver
# vsim -gui -l msim_transcript work.testp5 -Lf altera_mf_ver 
# Start time: 02:40:25 on Apr 25,2017
# Loading work.testp5
# Loading work.p5
# Loading work.secondsCounter
# Loading work.ramlpm
# Loading altera_mf_ver.altsyncram
# Loading work.HexaBCD
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position end  sim:/testp5/CLK
add wave -position end  sim:/testp5/DATA
add wave -position end  sim:/testp5/ADDRESS
add wave -position end  sim:/testp5/WE
add wave -position end  sim:/testp5/QD
add wave -position end  sim:/testp5/DISPA
add wave -position end  sim:/testp5/DISPD
add wave -position end  sim:/testp5/RADDRESS
add wave -position end  sim:/testp5/RESET
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testp5.UUT.RAM.altsyncram_component.m_default.altsyncram_inst
# ** Note: $finish    : F:/Work/FPGA/Board/Lab8/P5/p5.v(105)
#    Time: 700 ps  Iteration: 0  Instance: /testp5
# 1
# Break in Module testp5 at F:/Work/FPGA/Board/Lab8/P5/p5.v line 105
# End time: 02:42:41 on Apr 25,2017, Elapsed time: 0:02:16
# Errors: 0, Warnings: 0
