#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Jun 10 18:00:23 2022
# Process ID: 14604
# Current directory: C:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/PalindromeHardware
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9476 C:\Academico\UA\4ano\2semestre\CR\Pratica\Projeto\PalindromeHardware\PalindromeHardware.xpr
# Log file: C:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/PalindromeHardware/vivado.log
# Journal file: C:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/PalindromeHardware\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/PalindromeHardware/PalindromeHardware.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/ip_repo/Check_Palindrome_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 999.562 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/PalindromeHardware/PalindromeHardware.srcs/sources_1/bd/mb_design/mb_design.bd}
Reading block design file <C:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/PalindromeHardware/PalindromeHardware.srcs/sources_1/bd/mb_design/mb_design.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_switches
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_leds
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_buttons
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_displays
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:fit_timer:2.0 - fit_timer_0
Successfully read diagram <mb_design> from block design file <C:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/PalindromeHardware/PalindromeHardware.srcs/sources_1/bd/mb_design/mb_design.bd>
open_bd_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 999.562 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Check_Palindrome:1.0 Check_Palindrome_0
endgroup
delete_bd_objs [get_bd_cells Check_Palindrome_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Check_Palindrome:1.0 Check_Palindrome_0
endgroup
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/ip_repo/Check_Palindrome_1.0/component.xml. It will be created.
delete_bd_objs [get_bd_cells Check_Palindrome_0]
save_bd_design
Wrote  : <C:\Academico\UA\4ano\2semestre\CR\Pratica\Projeto\PalindromeHardware\PalindromeHardware.srcs\sources_1\bd\mb_design\mb_design.bd> 
Wrote  : <C:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/PalindromeHardware/PalindromeHardware.srcs/sources_1/bd/mb_design/ui/bd_db273ea8.ui> 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/ip_repo/Check_Palindrome_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
report_ip_status -name ip_status
create_peripheral xilinx.com user CheckPalindrome 1.0 -dir C:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/PalindromeHardware/../ip_repo
add_peripheral_interface S00_AXIS -interface_mode slave -axi_type stream [ipx::find_open_core xilinx.com:user:CheckPalindrome:1.0]
generate_peripheral [ipx::find_open_core xilinx.com:user:CheckPalindrome:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:CheckPalindrome:1.0]
set_property  ip_repo_paths  {C:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/PalindromeHardware/../ip_repo/CheckPalindrome_1.0 C:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/ip_repo/Check_Palindrome_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/ip_repo/CheckPalindrome_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/ip_repo/Check_Palindrome_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:CheckPalindrome:1.0 CheckPalindrome_0
endgroup
ipx::edit_ip_in_project -upgrade true -name CheckPalindrome_v1_0_project -directory C:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/PalindromeHardware/PalindromeHardware.tmp/CheckPalindrome_v1_0_project c:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/ip_repo/CheckPalindrome_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/academico/ua/4ano/2semestre/cr/pratica/projeto/palindromehardware/palindromehardware.tmp/checkpalindrome_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1048.031 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/ip_repo/CheckPalindrome_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/ip_repo/Check_Palindrome_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1048.031 ; gain = 0.000
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/ip_repo/CheckPalindrome_1.0/src C:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/palindromos/palindromos.srcs/sources_1/new/PalindromoCheck.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/ip_repo/CheckPalindrome_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/ip_repo/CheckPalindrome_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/ip_repo/CheckPalindrome_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/ip_repo/CheckPalindrome_1.0'
report_ip_status -name ip_status 
upgrade_ip [get_ips  mb_design_CheckPalindrome_0_0] -log ip_upgrade.log
Upgrading 'C:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/PalindromeHardware/PalindromeHardware.srcs/sources_1/bd/mb_design/mb_design.bd'
INFO: [IP_Flow 19-3422] Upgraded mb_design_CheckPalindrome_0_0 (CheckPalindrome_v1.0 1.0) from revision 1 to revision 2
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dataIn'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dataOut'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mb_design_CheckPalindrome_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'mb_design_CheckPalindrome_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/PalindromeHardware/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Academico\UA\4ano\2semestre\CR\Pratica\Projeto\PalindromeHardware\PalindromeHardware.srcs\sources_1\bd\mb_design\mb_design.bd> 
Wrote  : <C:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/PalindromeHardware/PalindromeHardware.srcs/sources_1/bd/mb_design/ui/bd_db273ea8.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/PalindromeHardware/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips mb_design_CheckPalindrome_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
set_property location {3.5 836 96} [get_bd_cells CheckPalindrome_0]
set_property location {4 1019 258} [get_bd_cells CheckPalindrome_0]
set_property location {3 1084 322} [get_bd_cells CheckPalindrome_0]
set_property location {6 2007 270} [get_bd_cells CheckPalindrome_0]
set_property location {6 1813 250} [get_bd_cells CheckPalindrome_0]
set_property location {6 1957 288} [get_bd_cells CheckPalindrome_0]
startgroup
set_property -dict [list CONFIG.C_FSL_LINKS {1}] [get_bd_cells microblaze_0]
endgroup
set_property location {6 2061 866} [get_bd_cells CheckPalindrome_0]
connect_bd_intf_net [get_bd_intf_pins CheckPalindrome_0/S00_AXIS] [get_bd_intf_pins microblaze_0/M0_AXIS]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins CheckPalindrome_0/s00_axis_aclk]
ipx::edit_ip_in_project -upgrade true -name CheckPalindrome_v1_0_project -directory C:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/PalindromeHardware/PalindromeHardware.tmp/CheckPalindrome_v1_0_project c:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/ip_repo/CheckPalindrome_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/academico/ua/4ano/2semestre/cr/pratica/projeto/palindromehardware/palindromehardware.tmp/checkpalindrome_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1134.211 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/ip_repo/CheckPalindrome_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/ip_repo/Check_Palindrome_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1138.062 ; gain = 3.852
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/ip_repo/CheckPalindrome_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/ip_repo/CheckPalindrome_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/ip_repo/CheckPalindrome_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:CheckPalindrome:1.0 [get_ips  mb_design_CheckPalindrome_0_0] -log ip_upgrade.log
Upgrading 'C:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/PalindromeHardware/PalindromeHardware.srcs/sources_1/bd/mb_design/mb_design.bd'
INFO: [IP_Flow 19-3422] Upgraded mb_design_CheckPalindrome_0_0 (CheckPalindrome_v1.0 1.0) from revision 2 to revision 3
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'dataIn'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mb_design_CheckPalindrome_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'mb_design_CheckPalindrome_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/PalindromeHardware/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Academico\UA\4ano\2semestre\CR\Pratica\Projeto\PalindromeHardware\PalindromeHardware.srcs\sources_1\bd\mb_design\mb_design.bd> 
Wrote  : <C:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/PalindromeHardware/PalindromeHardware.srcs/sources_1/bd/mb_design/ui/bd_db273ea8.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Academico/UA/4ano/2semestre/CR/Pratica/Projeto/PalindromeHardware/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips mb_design_CheckPalindrome_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
set_property location {6 1887 878} [get_bd_cells CheckPalindrome_0]
set_property location {6 1967 866} [get_bd_cells CheckPalindrome_0]
set_property location {6 1907 876} [get_bd_cells CheckPalindrome_0]
set_property location {6 1964 879} [get_bd_cells CheckPalindrome_0]
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 10 18:52:55 2022...
