# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../zad72.srcs/sources_1/imports/new/delay_block.v" \
"../../../../zad72.srcs/sim_1/new/feed.v" \
"../../../../zad72.srcs/sim_1/new/gen.v" \
"../../../../zad72.srcs/sources_1/new/licz.v" \
"../../../../zad72.srcs/sources_1/imports/new/register.v" \
"../../../../zad72.srcs/sim_1/new/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
