`include "riscv_configs.v"

module riscv_register
#(
	parameter REGISTER_INIT = 0
)
(
	input [`XLEN-1:0]	i_register_d,
	input i_register_en,
	input i_clk,
	input i_rstn,
	output reg [`XLEN-1:0] o_register_q
);

	always @ (posedge i_clk or negedge i_rstn) begin
		if(!rstn)
			o_register_q <= REGISTER_INIT;
		else begin
			if(i_register_en)
				o_register_q <= i_register_d;
			else
				o_register_q <= o_register_q;
		end
	end

endmodule
