0.7
2020.2
May 21 2025
22:59:56
/home/ran/Documents/uni/s9/fpga_lab/task1_2/task1_2.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
/home/ran/Documents/uni/s9/fpga_lab/task1_2/task1_2.srcs/sim_1/imports/new/top_tb.v,1762091690,verilog,,,,top_tb,,,../../../../../../../../../bin/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/ran/Documents/uni/s9/fpga_lab/task1_2/task1_2.srcs/sources_1/new/top.v,1762093658,verilog,,/home/ran/Documents/uni/s9/fpga_lab/task1_2/task1_2.srcs/sim_1/imports/new/top_tb.v,,top,,,../../../../../../../../../bin/Xilinx/2025.1/data/rsb/busdef,,,,,
