#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Apr 29 18:52:33 2016
# Process ID: 15377
# Current directory: /home/jfonseca/thesis/verilog/gate
# Command line: vivado
# Log file: /home/jfonseca/thesis/verilog/gate/vivado.log
# Journal file: /home/jfonseca/thesis/verilog/gate/vivado.jou
#-----------------------------------------------------------
start_gui
create_project gate_synth /home/jfonseca/thesis/verilog/gate/gate_synth -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 5844.305 ; gain = 23.789 ; free physical = 731 ; free virtual = 6471
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property simulator_language Verilog [current_project]
add_files -norecurse {/home/jfonseca/thesis/verilog/gate/gate.v /home/jfonseca/thesis/verilog/gate/dot_prod.v /home/jfonseca/thesis/verilog/gate/weightRAM.v}
import_files -force -norecurse
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v:1]
[Fri Apr 29 18:54:01 2016] Launched synth_1...
Run output will be captured here: /home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v:1]
[Fri Apr 29 18:55:53 2016] Launched synth_1...
Run output will be captured here: /home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v:1]
[Fri Apr 29 18:56:32 2016] Launched synth_1...
Run output will be captured here: /home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v:1]
[Fri Apr 29 18:57:46 2016] Launched synth_1...
Run output will be captured here: /home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v:1]
[Fri Apr 29 19:01:35 2016] Launched synth_1...
Run output will be captured here: /home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v:1]
[Fri Apr 29 19:03:08 2016] Launched synth_1...
Run output will be captured here: /home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v:1]
[Fri Apr 29 19:04:12 2016] Launched synth_1...
Run output will be captured here: /home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.runs/synth_1/runme.log
