Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jan  3 15:42:31 2024
| Host         : supreme running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MiniPiano_timing_summary_routed.rpt -rpx MiniPiano_timing_summary_routed.rpx -warn_on_violation
| Design       : MiniPiano
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11749 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: auto_play/cnt_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: auto_play/cnt_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: auto_play/cnt_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: auto_play/cnt_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: auto_play/div/clk_20ms_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: auto_play/song1/div/clk_20ms_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: auto_play/song2/div/clk_20ms_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: auto_play/song3/div/clk_20ms_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: div/clk_20ms_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: free/cnt_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: free/cnt_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: free/cnt_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: free/cnt_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: free/div/clk_20ms_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: learn/learn/div/clk_20ms_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: record/div/clk_20ms_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 23494 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.135        0.000                      0                  464        0.144        0.000                      0                  464        3.000        0.000                       0                   142  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
dcm_25m/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_dcm_25m    {0.000 20.000}     40.000          25.000          
  clkfbout_dcm_25m    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dcm_25m/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_dcm_25m         33.135        0.000                      0                  464        0.144        0.000                      0                  464       19.500        0.000                       0                   138  
  clkfbout_dcm_25m                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dcm_25m/inst/clk_in1
  To Clock:  dcm_25m/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dcm_25m/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dcm_25m/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  dcm_25m/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  dcm_25m/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dcm_25m/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dcm_25m/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dcm_25m/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dcm_25m/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_dcm_25m
  To Clock:  clk_out1_dcm_25m

Setup :            0  Failing Endpoints,  Worst Slack       33.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.135ns  (required time - arrival time)
  Source:                 vga/v_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/datag_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        6.214ns  (logic 1.794ns (28.871%)  route 4.420ns (71.129%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       1.575     1.575    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         1.544     1.544    vga/clk_out1
    SLICE_X44Y81         FDSE                                         r  vga/v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDSE (Prop_fdse_C_Q)         0.456     2.000 f  vga/v_reg[1]/Q
                         net (fo=15, routed)          1.202     3.202    vga/v_reg_n_0_[1]
    SLICE_X42Y83         LUT2 (Prop_lut2_I0_O)        0.146     3.348 r  vga/addra[15]_i_105/O
                         net (fo=2, routed)           0.468     3.815    vga/addra[15]_i_105_n_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I3_O)        0.328     4.143 r  vga/addra[15]_i_96/O
                         net (fo=1, routed)           0.478     4.621    vga/addra[15]_i_96_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.019 r  vga/addra_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000     5.019    vga/addra_reg[15]_i_81_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.133 r  vga/addra_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000     5.133    vga/addra_reg[15]_i_53_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.247 r  vga/addra_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.247    vga/addra_reg[15]_i_24_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.361 f  vga/addra_reg[15]_i_9/CO[3]
                         net (fo=4, routed)           0.761     6.122    vga/addra3
    SLICE_X39Y87         LUT5 (Prop_lut5_I0_O)        0.124     6.246 r  vga/datag[2]_i_1/O
                         net (fo=8, routed)           1.512     7.758    vga/datag[2]_i_1_n_0
    SLICE_X52Y84         FDSE                                         r  vga/datag_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       1.457    41.457    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         1.436    41.436    vga/clk_out1
    SLICE_X52Y84         FDSE                                         r  vga/datag_reg[3]/C
                         clock pessimism              0.078    41.514    
                         clock uncertainty           -0.098    41.416    
    SLICE_X52Y84         FDSE (Setup_fdse_C_S)       -0.524    40.892    vga/datag_reg[3]
  -------------------------------------------------------------------
                         required time                         40.892    
                         arrival time                          -7.758    
  -------------------------------------------------------------------
                         slack                                 33.135    

Slack (MET) :             33.516ns  (required time - arrival time)
  Source:                 vga/v_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/datab_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        5.828ns  (logic 1.794ns (30.782%)  route 4.034ns (69.218%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 41.432 - 40.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       1.575     1.575    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         1.544     1.544    vga/clk_out1
    SLICE_X44Y81         FDSE                                         r  vga/v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDSE (Prop_fdse_C_Q)         0.456     2.000 f  vga/v_reg[1]/Q
                         net (fo=15, routed)          1.202     3.202    vga/v_reg_n_0_[1]
    SLICE_X42Y83         LUT2 (Prop_lut2_I0_O)        0.146     3.348 r  vga/addra[15]_i_105/O
                         net (fo=2, routed)           0.468     3.815    vga/addra[15]_i_105_n_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I3_O)        0.328     4.143 r  vga/addra[15]_i_96/O
                         net (fo=1, routed)           0.478     4.621    vga/addra[15]_i_96_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.019 r  vga/addra_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000     5.019    vga/addra_reg[15]_i_81_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.133 r  vga/addra_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000     5.133    vga/addra_reg[15]_i_53_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.247 r  vga/addra_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.247    vga/addra_reg[15]_i_24_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.361 f  vga/addra_reg[15]_i_9/CO[3]
                         net (fo=4, routed)           0.761     6.122    vga/addra3
    SLICE_X39Y87         LUT5 (Prop_lut5_I0_O)        0.124     6.246 r  vga/datag[2]_i_1/O
                         net (fo=8, routed)           1.126     7.372    vga/datag[2]_i_1_n_0
    SLICE_X52Y81         FDRE                                         r  vga/datab_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       1.457    41.457    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         1.432    41.432    vga/clk_out1
    SLICE_X52Y81         FDRE                                         r  vga/datab_reg[1]/C
                         clock pessimism              0.078    41.510    
                         clock uncertainty           -0.098    41.412    
    SLICE_X52Y81         FDRE (Setup_fdre_C_R)       -0.524    40.888    vga/datab_reg[1]
  -------------------------------------------------------------------
                         required time                         40.888    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                 33.516    

Slack (MET) :             33.516ns  (required time - arrival time)
  Source:                 vga/v_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/datab_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        5.828ns  (logic 1.794ns (30.782%)  route 4.034ns (69.218%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 41.432 - 40.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       1.575     1.575    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         1.544     1.544    vga/clk_out1
    SLICE_X44Y81         FDSE                                         r  vga/v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDSE (Prop_fdse_C_Q)         0.456     2.000 f  vga/v_reg[1]/Q
                         net (fo=15, routed)          1.202     3.202    vga/v_reg_n_0_[1]
    SLICE_X42Y83         LUT2 (Prop_lut2_I0_O)        0.146     3.348 r  vga/addra[15]_i_105/O
                         net (fo=2, routed)           0.468     3.815    vga/addra[15]_i_105_n_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I3_O)        0.328     4.143 r  vga/addra[15]_i_96/O
                         net (fo=1, routed)           0.478     4.621    vga/addra[15]_i_96_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.019 r  vga/addra_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000     5.019    vga/addra_reg[15]_i_81_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.133 r  vga/addra_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000     5.133    vga/addra_reg[15]_i_53_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.247 r  vga/addra_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.247    vga/addra_reg[15]_i_24_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.361 f  vga/addra_reg[15]_i_9/CO[3]
                         net (fo=4, routed)           0.761     6.122    vga/addra3
    SLICE_X39Y87         LUT5 (Prop_lut5_I0_O)        0.124     6.246 r  vga/datag[2]_i_1/O
                         net (fo=8, routed)           1.126     7.372    vga/datag[2]_i_1_n_0
    SLICE_X52Y81         FDSE                                         r  vga/datab_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       1.457    41.457    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         1.432    41.432    vga/clk_out1
    SLICE_X52Y81         FDSE                                         r  vga/datab_reg[2]/C
                         clock pessimism              0.078    41.510    
                         clock uncertainty           -0.098    41.412    
    SLICE_X52Y81         FDSE (Setup_fdse_C_S)       -0.524    40.888    vga/datab_reg[2]
  -------------------------------------------------------------------
                         required time                         40.888    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                 33.516    

Slack (MET) :             33.516ns  (required time - arrival time)
  Source:                 vga/v_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/datab_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        5.828ns  (logic 1.794ns (30.782%)  route 4.034ns (69.218%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 41.432 - 40.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       1.575     1.575    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         1.544     1.544    vga/clk_out1
    SLICE_X44Y81         FDSE                                         r  vga/v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDSE (Prop_fdse_C_Q)         0.456     2.000 f  vga/v_reg[1]/Q
                         net (fo=15, routed)          1.202     3.202    vga/v_reg_n_0_[1]
    SLICE_X42Y83         LUT2 (Prop_lut2_I0_O)        0.146     3.348 r  vga/addra[15]_i_105/O
                         net (fo=2, routed)           0.468     3.815    vga/addra[15]_i_105_n_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I3_O)        0.328     4.143 r  vga/addra[15]_i_96/O
                         net (fo=1, routed)           0.478     4.621    vga/addra[15]_i_96_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.019 r  vga/addra_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000     5.019    vga/addra_reg[15]_i_81_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.133 r  vga/addra_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000     5.133    vga/addra_reg[15]_i_53_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.247 r  vga/addra_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.247    vga/addra_reg[15]_i_24_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.361 f  vga/addra_reg[15]_i_9/CO[3]
                         net (fo=4, routed)           0.761     6.122    vga/addra3
    SLICE_X39Y87         LUT5 (Prop_lut5_I0_O)        0.124     6.246 r  vga/datag[2]_i_1/O
                         net (fo=8, routed)           1.126     7.372    vga/datag[2]_i_1_n_0
    SLICE_X52Y81         FDRE                                         r  vga/datab_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       1.457    41.457    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         1.432    41.432    vga/clk_out1
    SLICE_X52Y81         FDRE                                         r  vga/datab_reg[3]/C
                         clock pessimism              0.078    41.510    
                         clock uncertainty           -0.098    41.412    
    SLICE_X52Y81         FDRE (Setup_fdre_C_R)       -0.524    40.888    vga/datab_reg[3]
  -------------------------------------------------------------------
                         required time                         40.888    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                 33.516    

Slack (MET) :             33.964ns  (required time - arrival time)
  Source:                 vga/v_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/datab_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        5.470ns  (logic 1.794ns (32.794%)  route 3.676ns (67.206%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 41.427 - 40.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       1.575     1.575    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         1.544     1.544    vga/clk_out1
    SLICE_X44Y81         FDSE                                         r  vga/v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDSE (Prop_fdse_C_Q)         0.456     2.000 f  vga/v_reg[1]/Q
                         net (fo=15, routed)          1.202     3.202    vga/v_reg_n_0_[1]
    SLICE_X42Y83         LUT2 (Prop_lut2_I0_O)        0.146     3.348 r  vga/addra[15]_i_105/O
                         net (fo=2, routed)           0.468     3.815    vga/addra[15]_i_105_n_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I3_O)        0.328     4.143 r  vga/addra[15]_i_96/O
                         net (fo=1, routed)           0.478     4.621    vga/addra[15]_i_96_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.019 r  vga/addra_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000     5.019    vga/addra_reg[15]_i_81_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.133 r  vga/addra_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000     5.133    vga/addra_reg[15]_i_53_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.247 r  vga/addra_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.247    vga/addra_reg[15]_i_24_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.361 f  vga/addra_reg[15]_i_9/CO[3]
                         net (fo=4, routed)           0.761     6.122    vga/addra3
    SLICE_X39Y87         LUT5 (Prop_lut5_I0_O)        0.124     6.246 r  vga/datag[2]_i_1/O
                         net (fo=8, routed)           0.769     7.014    vga/datag[2]_i_1_n_0
    SLICE_X40Y81         FDSE                                         r  vga/datab_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       1.457    41.457    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         1.427    41.427    vga/clk_out1
    SLICE_X40Y81         FDSE                                         r  vga/datab_reg[0]/C
                         clock pessimism              0.078    41.505    
                         clock uncertainty           -0.098    41.407    
    SLICE_X40Y81         FDSE (Setup_fdse_C_S)       -0.429    40.978    vga/datab_reg[0]
  -------------------------------------------------------------------
                         required time                         40.978    
                         arrival time                          -7.014    
  -------------------------------------------------------------------
                         slack                                 33.964    

Slack (MET) :             33.966ns  (required time - arrival time)
  Source:                 vga/v_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/datag_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        5.489ns  (logic 1.794ns (32.684%)  route 3.695ns (67.316%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       1.575     1.575    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         1.544     1.544    vga/clk_out1
    SLICE_X44Y81         FDSE                                         r  vga/v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDSE (Prop_fdse_C_Q)         0.456     2.000 f  vga/v_reg[1]/Q
                         net (fo=15, routed)          1.202     3.202    vga/v_reg_n_0_[1]
    SLICE_X42Y83         LUT2 (Prop_lut2_I0_O)        0.146     3.348 r  vga/addra[15]_i_105/O
                         net (fo=2, routed)           0.468     3.815    vga/addra[15]_i_105_n_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I3_O)        0.328     4.143 r  vga/addra[15]_i_96/O
                         net (fo=1, routed)           0.478     4.621    vga/addra[15]_i_96_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.019 r  vga/addra_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000     5.019    vga/addra_reg[15]_i_81_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.133 r  vga/addra_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000     5.133    vga/addra_reg[15]_i_53_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.247 r  vga/addra_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.247    vga/addra_reg[15]_i_24_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.361 f  vga/addra_reg[15]_i_9/CO[3]
                         net (fo=4, routed)           0.761     6.122    vga/addra3
    SLICE_X39Y87         LUT5 (Prop_lut5_I0_O)        0.124     6.246 r  vga/datag[2]_i_1/O
                         net (fo=8, routed)           0.787     7.033    vga/datag[2]_i_1_n_0
    SLICE_X47Y85         FDSE                                         r  vga/datag_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       1.457    41.457    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         1.433    41.433    vga/clk_out1
    SLICE_X47Y85         FDSE                                         r  vga/datag_reg[0]/C
                         clock pessimism              0.092    41.525    
                         clock uncertainty           -0.098    41.427    
    SLICE_X47Y85         FDSE (Setup_fdse_C_S)       -0.429    40.998    vga/datag_reg[0]
  -------------------------------------------------------------------
                         required time                         40.998    
                         arrival time                          -7.033    
  -------------------------------------------------------------------
                         slack                                 33.966    

Slack (MET) :             33.966ns  (required time - arrival time)
  Source:                 vga/v_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/datag_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        5.489ns  (logic 1.794ns (32.684%)  route 3.695ns (67.316%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       1.575     1.575    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         1.544     1.544    vga/clk_out1
    SLICE_X44Y81         FDSE                                         r  vga/v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDSE (Prop_fdse_C_Q)         0.456     2.000 f  vga/v_reg[1]/Q
                         net (fo=15, routed)          1.202     3.202    vga/v_reg_n_0_[1]
    SLICE_X42Y83         LUT2 (Prop_lut2_I0_O)        0.146     3.348 r  vga/addra[15]_i_105/O
                         net (fo=2, routed)           0.468     3.815    vga/addra[15]_i_105_n_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I3_O)        0.328     4.143 r  vga/addra[15]_i_96/O
                         net (fo=1, routed)           0.478     4.621    vga/addra[15]_i_96_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.019 r  vga/addra_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000     5.019    vga/addra_reg[15]_i_81_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.133 r  vga/addra_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000     5.133    vga/addra_reg[15]_i_53_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.247 r  vga/addra_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.247    vga/addra_reg[15]_i_24_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.361 f  vga/addra_reg[15]_i_9/CO[3]
                         net (fo=4, routed)           0.761     6.122    vga/addra3
    SLICE_X39Y87         LUT5 (Prop_lut5_I0_O)        0.124     6.246 r  vga/datag[2]_i_1/O
                         net (fo=8, routed)           0.787     7.033    vga/datag[2]_i_1_n_0
    SLICE_X47Y85         FDRE                                         r  vga/datag_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       1.457    41.457    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         1.433    41.433    vga/clk_out1
    SLICE_X47Y85         FDRE                                         r  vga/datag_reg[1]/C
                         clock pessimism              0.092    41.525    
                         clock uncertainty           -0.098    41.427    
    SLICE_X47Y85         FDRE (Setup_fdre_C_R)       -0.429    40.998    vga/datag_reg[1]
  -------------------------------------------------------------------
                         required time                         40.998    
                         arrival time                          -7.033    
  -------------------------------------------------------------------
                         slack                                 33.966    

Slack (MET) :             33.966ns  (required time - arrival time)
  Source:                 vga/v_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/datag_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        5.489ns  (logic 1.794ns (32.684%)  route 3.695ns (67.316%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       1.575     1.575    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         1.544     1.544    vga/clk_out1
    SLICE_X44Y81         FDSE                                         r  vga/v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDSE (Prop_fdse_C_Q)         0.456     2.000 f  vga/v_reg[1]/Q
                         net (fo=15, routed)          1.202     3.202    vga/v_reg_n_0_[1]
    SLICE_X42Y83         LUT2 (Prop_lut2_I0_O)        0.146     3.348 r  vga/addra[15]_i_105/O
                         net (fo=2, routed)           0.468     3.815    vga/addra[15]_i_105_n_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I3_O)        0.328     4.143 r  vga/addra[15]_i_96/O
                         net (fo=1, routed)           0.478     4.621    vga/addra[15]_i_96_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.019 r  vga/addra_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000     5.019    vga/addra_reg[15]_i_81_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.133 r  vga/addra_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000     5.133    vga/addra_reg[15]_i_53_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.247 r  vga/addra_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.247    vga/addra_reg[15]_i_24_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.361 f  vga/addra_reg[15]_i_9/CO[3]
                         net (fo=4, routed)           0.761     6.122    vga/addra3
    SLICE_X39Y87         LUT5 (Prop_lut5_I0_O)        0.124     6.246 r  vga/datag[2]_i_1/O
                         net (fo=8, routed)           0.787     7.033    vga/datag[2]_i_1_n_0
    SLICE_X47Y85         FDRE                                         r  vga/datag_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       1.457    41.457    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         1.433    41.433    vga/clk_out1
    SLICE_X47Y85         FDRE                                         r  vga/datag_reg[2]/C
                         clock pessimism              0.092    41.525    
                         clock uncertainty           -0.098    41.427    
    SLICE_X47Y85         FDRE (Setup_fdre_C_R)       -0.429    40.998    vga/datag_reg[2]
  -------------------------------------------------------------------
                         required time                         40.998    
                         arrival time                          -7.033    
  -------------------------------------------------------------------
                         slack                                 33.966    

Slack (MET) :             34.084ns  (required time - arrival time)
  Source:                 vga/v_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/datar_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        5.370ns  (logic 1.794ns (33.405%)  route 3.576ns (66.595%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       1.575     1.575    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         1.544     1.544    vga/clk_out1
    SLICE_X44Y81         FDSE                                         r  vga/v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDSE (Prop_fdse_C_Q)         0.456     2.000 f  vga/v_reg[1]/Q
                         net (fo=15, routed)          1.202     3.202    vga/v_reg_n_0_[1]
    SLICE_X42Y83         LUT2 (Prop_lut2_I0_O)        0.146     3.348 r  vga/addra[15]_i_105/O
                         net (fo=2, routed)           0.468     3.815    vga/addra[15]_i_105_n_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I3_O)        0.328     4.143 r  vga/addra[15]_i_96/O
                         net (fo=1, routed)           0.478     4.621    vga/addra[15]_i_96_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.019 r  vga/addra_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000     5.019    vga/addra_reg[15]_i_81_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.133 r  vga/addra_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000     5.133    vga/addra_reg[15]_i_53_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.247 r  vga/addra_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.247    vga/addra_reg[15]_i_24_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.361 f  vga/addra_reg[15]_i_9/CO[3]
                         net (fo=4, routed)           0.765     6.126    vga/addra3
    SLICE_X39Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.250 r  vga/datar[3]_i_1/O
                         net (fo=4, routed)           0.665     6.914    vga/datar[3]_i_1_n_0
    SLICE_X47Y86         FDSE                                         r  vga/datar_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       1.457    41.457    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         1.433    41.433    vga/clk_out1
    SLICE_X47Y86         FDSE                                         r  vga/datar_reg[0]/C
                         clock pessimism              0.092    41.525    
                         clock uncertainty           -0.098    41.427    
    SLICE_X47Y86         FDSE (Setup_fdse_C_S)       -0.429    40.998    vga/datar_reg[0]
  -------------------------------------------------------------------
                         required time                         40.998    
                         arrival time                          -6.914    
  -------------------------------------------------------------------
                         slack                                 34.084    

Slack (MET) :             34.174ns  (required time - arrival time)
  Source:                 vga/v_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/datar_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 1.794ns (34.064%)  route 3.473ns (65.936%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       1.575     1.575    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         1.544     1.544    vga/clk_out1
    SLICE_X44Y81         FDSE                                         r  vga/v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDSE (Prop_fdse_C_Q)         0.456     2.000 f  vga/v_reg[1]/Q
                         net (fo=15, routed)          1.202     3.202    vga/v_reg_n_0_[1]
    SLICE_X42Y83         LUT2 (Prop_lut2_I0_O)        0.146     3.348 r  vga/addra[15]_i_105/O
                         net (fo=2, routed)           0.468     3.815    vga/addra[15]_i_105_n_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I3_O)        0.328     4.143 r  vga/addra[15]_i_96/O
                         net (fo=1, routed)           0.478     4.621    vga/addra[15]_i_96_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.019 r  vga/addra_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000     5.019    vga/addra_reg[15]_i_81_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.133 r  vga/addra_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000     5.133    vga/addra_reg[15]_i_53_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.247 r  vga/addra_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.247    vga/addra_reg[15]_i_24_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.361 f  vga/addra_reg[15]_i_9/CO[3]
                         net (fo=4, routed)           0.765     6.126    vga/addra3
    SLICE_X39Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.250 r  vga/datar[3]_i_1/O
                         net (fo=4, routed)           0.561     6.811    vga/datar[3]_i_1_n_0
    SLICE_X43Y87         FDSE                                         r  vga/datar_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       1.457    41.457    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         1.433    41.433    vga/clk_out1
    SLICE_X43Y87         FDSE                                         r  vga/datar_reg[2]/C
                         clock pessimism              0.078    41.511    
                         clock uncertainty           -0.098    41.413    
    SLICE_X43Y87         FDSE (Setup_fdse_C_S)       -0.429    40.984    vga/datar_reg[2]
  -------------------------------------------------------------------
                         required time                         40.984    
                         arrival time                          -6.811    
  -------------------------------------------------------------------
                         slack                                 34.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 vga/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       0.549     0.549    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         0.555     0.555    vga/clk_out1
    SLICE_X39Y82         FDRE                                         r  vga/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  vga/vcount_reg[1]/Q
                         net (fo=15, routed)          0.099     0.795    vga/vcount_reg__0[1]
    SLICE_X38Y82         LUT5 (Prop_lut5_I2_O)        0.048     0.843 r  vga/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.843    vga/vcount[4]_i_1_n_0
    SLICE_X38Y82         FDRE                                         r  vga/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       0.817     0.817    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         0.821     0.821    vga/clk_out1
    SLICE_X38Y82         FDRE                                         r  vga/vcount_reg[4]/C
                         clock pessimism             -0.254     0.568    
    SLICE_X38Y82         FDRE (Hold_fdre_C_D)         0.131     0.699    vga/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 vga/addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.141ns (22.267%)  route 0.492ns (77.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       0.549     0.549    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         0.559     0.559    vga/clk_out1
    SLICE_X36Y89         FDRE                                         r  vga/addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  vga/addra_reg[3]/Q
                         net (fo=18, routed)          0.492     1.192    vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y16         RAMB36E1                                     r  vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       0.817     0.817    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         0.869     0.869    vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     0.864    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.047    vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       0.549     0.549    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         0.555     0.555    vga/clk_out1
    SLICE_X39Y82         FDRE                                         r  vga/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  vga/vcount_reg[1]/Q
                         net (fo=15, routed)          0.099     0.795    vga/vcount_reg__0[1]
    SLICE_X38Y82         LUT4 (Prop_lut4_I3_O)        0.045     0.840 r  vga/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.840    vga/vcount[3]_i_1_n_0
    SLICE_X38Y82         FDRE                                         r  vga/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       0.817     0.817    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         0.821     0.821    vga/clk_out1
    SLICE_X38Y82         FDRE                                         r  vga/vcount_reg[3]/C
                         clock pessimism             -0.254     0.568    
    SLICE_X38Y82         FDRE (Hold_fdre_C_D)         0.120     0.688    vga/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 vga/datar_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       0.549     0.549    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         0.558     0.558    vga/clk_out1
    SLICE_X43Y87         FDSE                                         r  vga/datar_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDSE (Prop_fdse_C_Q)         0.141     0.699 r  vga/datar_reg[2]/Q
                         net (fo=1, routed)           0.116     0.815    vga/datar_reg_n_0_[2]
    SLICE_X43Y89         FDRE                                         r  vga/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       0.817     0.817    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         0.829     0.829    vga/clk_out1
    SLICE_X43Y89         FDRE                                         r  vga/red_reg[2]/C
                         clock pessimism             -0.254     0.575    
    SLICE_X43Y89         FDRE (Hold_fdre_C_D)         0.070     0.645    vga/red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.576%)  route 0.142ns (46.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       0.549     0.549    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         0.557     0.557    vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y86         FDRE                                         r  vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=17, routed)          0.142     0.863    vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X41Y87         FDRE                                         r  vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       0.817     0.817    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         0.827     0.827    vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X41Y87         FDRE                                         r  vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.234     0.593    
    SLICE_X41Y87         FDRE (Hold_fdre_C_D)         0.066     0.659    vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 vga/addra_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.141ns (20.349%)  route 0.552ns (79.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       0.549     0.549    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         0.559     0.559    vga/clk_out1
    SLICE_X36Y89         FDRE                                         r  vga/addra_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  vga/addra_reg[4]/Q
                         net (fo=18, routed)          0.552     1.252    vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y16         RAMB36E1                                     r  vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       0.817     0.817    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         0.869     0.869    vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     0.864    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.047    vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 vga/xiaodou_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/xiaodou_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.128ns (59.756%)  route 0.086ns (40.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       0.549     0.549    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         0.551     0.551    vga/clk_out1
    SLICE_X41Y78         FDRE                                         r  vga/xiaodou_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.128     0.679 r  vga/xiaodou_reg[9]/Q
                         net (fo=2, routed)           0.086     0.765    vga/xiaodou_reg_n_0_[9]
    SLICE_X41Y78         FDRE                                         r  vga/xiaodou_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       0.817     0.817    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         0.819     0.819    vga/clk_out1
    SLICE_X41Y78         FDRE                                         r  vga/xiaodou_reg[10]/C
                         clock pessimism             -0.268     0.551    
    SLICE_X41Y78         FDRE (Hold_fdre_C_D)         0.002     0.553    vga/xiaodou_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.765    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 vga/datab_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.390%)  route 0.163ns (53.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       0.549     0.549    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         0.554     0.554    vga/clk_out1
    SLICE_X40Y81         FDSE                                         r  vga/datab_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDSE (Prop_fdse_C_Q)         0.141     0.695 r  vga/datab_reg[0]/Q
                         net (fo=1, routed)           0.163     0.858    vga/datab_reg_n_0_[0]
    SLICE_X43Y84         FDRE                                         r  vga/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       0.817     0.817    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         0.825     0.825    vga/clk_out1
    SLICE_X43Y84         FDRE                                         r  vga/blue_reg[0]/C
                         clock pessimism             -0.254     0.571    
    SLICE_X43Y84         FDRE (Hold_fdre_C_D)         0.070     0.641    vga/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.141ns (19.813%)  route 0.571ns (80.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       0.549     0.549    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         0.559     0.559    vga/clk_out1
    SLICE_X39Y88         FDRE                                         r  vga/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  vga/addra_reg[0]/Q
                         net (fo=19, routed)          0.571     1.270    vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y16         RAMB36E1                                     r  vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       0.817     0.817    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         0.869     0.869    vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     0.864    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.047    vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vga/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.189ns (54.023%)  route 0.161ns (45.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       0.549     0.549    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         0.555     0.555    vga/clk_out1
    SLICE_X39Y82         FDRE                                         r  vga/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  vga/vcount_reg[6]/Q
                         net (fo=12, routed)          0.161     0.857    vga/vcount_reg__0[6]
    SLICE_X37Y83         LUT5 (Prop_lut5_I3_O)        0.048     0.905 r  vga/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.905    vga/p_0_in__1[9]
    SLICE_X37Y83         FDRE                                         r  vga/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=11750, routed)       0.817     0.817    dcm_25m/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    dcm_25m/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  dcm_25m/inst/clkout1_buf/O
                         net (fo=136, routed)         0.822     0.822    vga/clk_out1
    SLICE_X37Y83         FDRE                                         r  vga/vcount_reg[9]/C
                         clock pessimism             -0.253     0.570    
    SLICE_X37Y83         FDRE (Hold_fdre_C_D)         0.107     0.677    vga/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_dcm_25m
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { dcm_25m/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y15     vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y15     vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y16     vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y16     vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y14     vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y14     vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y16     vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y16     vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y14     vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y14     vga/pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  dcm_25m/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y84     vga/blue_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X40Y81     vga/datab_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y89     vga/green_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y89     vga/green_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y81     vga/v_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y84     vga/hcount_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y84     vga/hcount_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y84     vga/hcount_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y84     vga/hcount_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y82     vga/vcount_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X43Y86     vga/datar_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X43Y86     vga/datar_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X40Y85     vga/h_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X40Y85     vga/h_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X40Y85     vga/h_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y85     vga/h_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y86     vga/h_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y86     vga/h_reg[6]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X40Y86     vga/h_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y86     vga/h_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_dcm_25m
  To Clock:  clkfbout_dcm_25m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_dcm_25m
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dcm_25m/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    dcm_25m/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  dcm_25m/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  dcm_25m/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  dcm_25m/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  dcm_25m/inst/mmcm_adv_inst/CLKFBOUT



