// Generated by CIRCT unknown git version
module plic_granu2_arb(	// file.cleaned.mlir:2:3
  input  [27:0] int_in_id,	// file.cleaned.mlir:2:33
  input  [23:0] int_in_prio,	// file.cleaned.mlir:2:54
  input  [3:0]  int_in_req,	// file.cleaned.mlir:2:77
  output [6:0]  int_out_id,	// file.cleaned.mlir:2:99
  output [5:0]  int_out_prio,	// file.cleaned.mlir:2:120
  output        int_out_req	// file.cleaned.mlir:2:143
);

  wire       int_01_sel_0 =
    int_in_req[0] & int_in_req[1] & int_in_prio[5:0] >= int_in_prio[11:6] | int_in_req[0]
    & ~(int_in_req[1]);	// file.cleaned.mlir:4:10, :5:10, :12:10, :13:10, :14:11, :15:11, :16:11, :17:11, :18:11
  wire       int_23_sel_2 =
    int_in_req[2] & int_in_req[3] & int_in_prio[17:12] >= int_in_prio[23:18]
    | int_in_req[2] & ~(int_in_req[3]);	// file.cleaned.mlir:6:10, :7:10, :19:11, :20:11, :21:11, :22:11, :23:11, :24:11, :25:11
  wire       int_01_out = int_in_req[0] | int_in_req[1];	// file.cleaned.mlir:12:10, :13:10, :26:11
  wire [5:0] _GEN = int_01_sel_0 ? int_in_prio[5:0] : int_in_prio[11:6];	// file.cleaned.mlir:4:10, :5:10, :18:11, :27:11
  wire       int_23_out = int_in_req[2] | int_in_req[3];	// file.cleaned.mlir:19:11, :20:11, :29:11
  wire [5:0] _GEN_0 = int_23_sel_2 ? int_in_prio[17:12] : int_in_prio[23:18];	// file.cleaned.mlir:6:10, :7:10, :25:11, :30:11
  wire       int_lst_sel_01 =
    int_01_out & int_23_out & _GEN >= _GEN_0 | int_01_out & ~int_23_out;	// file.cleaned.mlir:26:11, :27:11, :29:11, :30:11, :32:11, :33:11, :34:11, :35:11, :36:11
  assign int_out_id =
    int_lst_sel_01
      ? (int_01_sel_0 ? int_in_id[6:0] : int_in_id[13:7])
      : int_23_sel_2 ? int_in_id[20:14] : int_in_id[27:21];	// file.cleaned.mlir:8:10, :9:10, :10:10, :11:10, :18:11, :25:11, :28:11, :31:11, :36:11, :39:11, :40:5
  assign int_out_prio = int_lst_sel_01 ? _GEN : _GEN_0;	// file.cleaned.mlir:27:11, :30:11, :36:11, :38:11, :40:5
  assign int_out_req = int_01_out | int_23_out;	// file.cleaned.mlir:26:11, :29:11, :37:11, :40:5
endmodule

