$date
	Tue Nov 18 19:44:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fixed_point_adder_tb $end
$var wire 1 ! c_sign $end
$var wire 7 " c_out [6:0] $end
$var wire 8 # c [7:0] $end
$var wire 1 $ b_sign $end
$var wire 7 % b_in [6:0] $end
$var wire 1 & a_sign $end
$var wire 7 ' a_in [6:0] $end
$var parameter 32 ( DELAY $end
$var parameter 32 ) M $end
$var parameter 32 * N $end
$var parameter 32 + SAMPLES $end
$var reg 8 , a [7:0] $end
$var reg 8 - b [7:0] $end
$var integer 32 . i [31:0] $end
$scope module uut $end
$var wire 8 / a [7:0] $end
$var wire 8 0 b [7:0] $end
$var wire 8 1 c [7:0] $end
$var parameter 32 2 N $end
$var parameter 33 3 Q $end
$var reg 8 4 res [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b111 3
b1000 2
b1010 +
b1000 *
b100 )
b1010 (
$end
#0
$dumpvars
b1 4
b1 1
b1 0
b0 /
b0 .
b1 -
b0 ,
b0 '
0&
b1 %
0$
b1 #
b1 "
0!
$end
#10000
b100 "
1$
b101 '
b100 #
b100 1
b100 4
b1 .
b10000001 -
b10000001 0
b101 ,
b101 /
#20000
b1001 "
b1010 '
b1001 #
b1001 1
b1001 4
b10 .
b1010 ,
b1010 /
#30000
b1110 "
b1111 '
b1110 #
b1110 1
b1110 4
b11 .
b1111 ,
b1111 /
#40000
b10011 "
b10100 '
b10011 #
b10011 1
b10011 4
b100 .
b10100 ,
b10100 /
#50000
b11000 "
b11001 '
b11000 #
b11000 1
b11000 4
b101 .
b11001 ,
b11001 /
#60000
b11101 "
b11110 '
b11101 #
b11101 1
b11101 4
b110 .
b11110 ,
b11110 /
#70000
b100010 "
b100011 '
b100010 #
b100010 1
b100010 4
b111 .
b100011 ,
b100011 /
#80000
b100111 "
b101000 '
b100111 #
b100111 1
b100111 4
b1000 .
b101000 ,
b101000 /
#90000
b101100 "
b101101 '
b101100 #
b101100 1
b101100 4
b1001 .
b101101 ,
b101101 /
#100000
b110001 "
b110010 '
b110001 #
b110001 1
b110001 4
b1010 .
b110010 ,
b110010 /
#110000
