# Shared verification/RTL generation configuration
# Slot counts
slots.alu=1
slots.valu=1
slots.load=1
slots.store=1
slots.flow=1

# Scheduler tuning
scheduler.mem_post_gap=8

# Architecture sizing used by assembler/scheduler tests
arch.vlen=8
arch.scratch_size=1536
arch.imem_depth=1024

# Harness defaults
clock.period_ns=10

# Scala generator mains
rtl.generator.core=vliw.gen.GenerateCore
rtl.generator.all=vliw.gen.GenerateAllModules
