
---------- Begin Simulation Statistics ----------
final_tick                               883557616000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  97601                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739560                       # Number of bytes of host memory used
host_op_rate                                    97916                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10435.25                       # Real time elapsed on the host
host_tick_rate                               84670488                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018492383                       # Number of instructions simulated
sim_ops                                    1021773993                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.883558                       # Number of seconds simulated
sim_ticks                                883557616000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.664128                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              117126521                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           135149944                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8630899                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        186718277                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          15770021                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       15873843                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          103822                       # Number of indirect misses.
system.cpu0.branchPred.lookups              237394655                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1666824                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819900                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5769649                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221015050                       # Number of branches committed
system.cpu0.commit.bw_lim_events             23919143                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466229                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       56709785                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892405145                       # Number of instructions committed
system.cpu0.commit.committedOps             893227251                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1597218199                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.559239                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.300300                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1155822793     72.36%     72.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    262578498     16.44%     88.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     66251977      4.15%     92.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     65031308      4.07%     97.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     14527230      0.91%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4476874      0.28%     98.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1068191      0.07%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3542185      0.22%     98.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     23919143      1.50%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1597218199                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341157                       # Number of function calls committed.
system.cpu0.commit.int_insts                863515195                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280412502                       # Number of loads committed
system.cpu0.commit.membars                    1641860                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641866      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491118107     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835016      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281232394     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109761105     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893227251                       # Class of committed instruction
system.cpu0.commit.refs                     390993527                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892405145                       # Number of Instructions Simulated
system.cpu0.committedOps                    893227251                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.949799                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.949799                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            195767092                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2865545                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           115936611                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             964400251                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               733864140                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                670337172                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5780381                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7830077                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2786585                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  237394655                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                171985082                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    877501766                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2634020                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           71                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     983265414                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  93                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          519                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17283422                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.136433                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         722391210                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         132896542                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.565092                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1608535370                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.613028                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.904747                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               914599953     56.86%     56.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               518129826     32.21%     89.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                91867407      5.71%     94.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                67128680      4.17%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8916414      0.55%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3563735      0.22%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  991206      0.06%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3310048      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   28101      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1608535370                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      131475426                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5810351                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               226615491                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.532963                       # Inst execution rate
system.cpu0.iew.exec_refs                   410231805                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 113601192                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              160508893                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            302150594                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2025686                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1761634                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           117992314                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          949931171                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            296630613                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5196014                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            927361326                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1018240                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4686426                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5780381                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6556791                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        69763                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        14421709                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        13851                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        11235                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3720780                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     21738092                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      7411289                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         11235                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       748986                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5061365                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                377538344                       # num instructions consuming a value
system.cpu0.iew.wb_count                    919324640                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.897862                       # average fanout of values written-back
system.cpu0.iew.wb_producers                338977456                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.528344                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     919371759                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1131159636                       # number of integer regfile reads
system.cpu0.int_regfile_writes              586800263                       # number of integer regfile writes
system.cpu0.ipc                              0.512873                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.512873                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643452      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            507649756     54.44%     54.61% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7839302      0.84%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639156      0.18%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           299607424     32.13%     87.76% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          114178201     12.24%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             932557341                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1245700                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001336                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 180574     14.50%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     14.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                903067     72.49%     86.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               162057     13.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             932159537                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3474961167                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    919324590                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1006645144                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 943863471                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                932557341                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6067700                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       56703916                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            65518                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3601471                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     31791281                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1608535370                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.579756                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.805686                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          927788318     57.68%     57.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          485056662     30.16%     87.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          152294173      9.47%     97.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           34041721      2.12%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7517900      0.47%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             785335      0.05%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             655707      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             309779      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              85775      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1608535370                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.535949                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17420538                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2989649                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           302150594                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          117992314                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1531                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1740010796                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    27109736                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              171060457                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569160440                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3223095                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               740650015                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              10931132                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 7975                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1168667816                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             958099041                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          613842360                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                665686016                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              10693762                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5780381                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             25236308                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                44681915                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1168667772                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        122193                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4617                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8723004                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4563                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2523216787                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1911197231                       # The number of ROB writes
system.cpu0.timesIdled                       24952096                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1498                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            87.324752                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                8381131                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9597658                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1546684                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         12336508                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            241566                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         290287                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           48721                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14561793                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        25325                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819646                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1361101                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10300008                       # Number of branches committed
system.cpu1.commit.bw_lim_events               646894                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459615                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        9855239                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41844375                       # Number of instructions committed
system.cpu1.commit.committedOps              42664207                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    233711963                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.182550                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.776407                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    214235944     91.67%     91.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9499058      4.06%     95.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3811172      1.63%     97.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3744173      1.60%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       698941      0.30%     99.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       208616      0.09%     99.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       773865      0.33%     99.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        93300      0.04%     99.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       646894      0.28%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    233711963                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317217                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40178592                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11552230                       # Number of loads committed
system.cpu1.commit.membars                    1639360                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639360      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24987736     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12371876     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3665094      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42664207                       # Class of committed instruction
system.cpu1.commit.refs                      16036982                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41844375                       # Number of Instructions Simulated
system.cpu1.committedOps                     42664207                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.642161                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.642161                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            194188243                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               189830                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8022768                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              57217069                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11251901                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 26764923                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1362169                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               357264                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2156031                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14561793                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  8746907                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    224193257                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               233545                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      59101577                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3095504                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.061678                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           9982247                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           8622697                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.250332                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         235723267                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.254206                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.684286                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               197440442     83.76%     83.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                24026936     10.19%     93.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 9412932      3.99%     97.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3281636      1.39%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  770139      0.33%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  688841      0.29%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   43428      0.02%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   32070      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   26843      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           235723267                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         369453                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1400012                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11428052                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.206449                       # Inst execution rate
system.cpu1.iew.exec_refs                    18129745                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5255572                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              169524482                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             13779085                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            820456                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1022826                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5815063                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           52512783                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12874173                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1657716                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             48741095                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                769828                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2522403                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1362169                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4207679                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        40530                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          192981                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        11995                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2140                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1879                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2226855                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1330311                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2140                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       542719                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        857293                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 24468976                       # num instructions consuming a value
system.cpu1.iew.wb_count                     47834040                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.799451                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 19561737                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.202607                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      47860387                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                62026566                       # number of integer regfile reads
system.cpu1.int_regfile_writes               30548598                       # number of integer regfile writes
system.cpu1.ipc                              0.177237                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.177237                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639573      3.25%      3.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             30034993     59.59%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  56      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     62.85% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14143181     28.06%     90.91% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4580910      9.09%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              50398811                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     927568                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.018405                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 149902     16.16%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                679266     73.23%     89.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                98398     10.61%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              49686792                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         337514857                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     47834028                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         62362419                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  50052867                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 50398811                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2459916                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        9848575                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            66426                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           301                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5182310                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    235723267                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.213805                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.645219                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          203437084     86.30%     86.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           21083670      8.94%     95.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7007936      2.97%     98.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2421650      1.03%     99.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1249448      0.53%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             231026      0.10%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             194066      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              70095      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              28292      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      235723267                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.213470                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6614987                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1235153                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            13779085                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5815063                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    213                       # number of misc regfile reads
system.cpu1.numCycles                       236092720                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1531016176                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              179637652                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27214339                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5465641                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                12880196                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                752431                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 9049                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             71188912                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              55326354                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           34992658                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 26874893                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               8611417                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1362169                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             14946342                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 7778319                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        71188900                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22015                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               786                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 10758734                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           784                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   285583410                       # The number of ROB reads
system.cpu1.rob.rob_writes                  107055813                       # The number of ROB writes
system.cpu1.timesIdled                          23424                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            91.731389                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9396159                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10243123                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2003775                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         14253736                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            253633                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         348103                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           94470                       # Number of indirect misses.
system.cpu2.branchPred.lookups               16684579                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        25269                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819660                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1572838                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10229437                       # Number of branches committed
system.cpu2.commit.bw_lim_events               614970                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459668                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       17083266                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41653491                       # Number of instructions committed
system.cpu2.commit.committedOps              42473351                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    232988109                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.182298                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.772319                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    213487171     91.63%     91.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9530049      4.09%     95.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3860189      1.66%     97.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3726927      1.60%     98.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       685770      0.29%     99.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       213844      0.09%     99.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       774240      0.33%     99.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        94949      0.04%     99.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       614970      0.26%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    232988109                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318126                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39998038                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11490730                       # Number of loads committed
system.cpu2.commit.membars                    1639382                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639382      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24870579     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12310390     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3652859      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42473351                       # Class of committed instruction
system.cpu2.commit.refs                      15963261                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41653491                       # Number of Instructions Simulated
system.cpu2.committedOps                     42473351                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.675969                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.675969                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            188367209                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               435916                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             8706537                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              65457330                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                13265613                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 30796678                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1573903                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               614418                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2048463                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   16684579                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 10678865                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    221762822                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               306517                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      71693704                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4009680                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.070571                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12284177                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           9649792                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.303242                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         236051866                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.310562                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.774554                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               190951810     80.89%     80.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                27420191     11.62%     92.51% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11451284      4.85%     97.36% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 3904831      1.65%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  758896      0.32%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1237264      0.52%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  269807      0.11%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   31429      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   26354      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           236051866                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         372044                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1612400                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12088016                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.211367                       # Inst execution rate
system.cpu2.iew.exec_refs                    18097176                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5235208                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              163686244                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             15983233                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1231134                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1176216                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6605835                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           59549358                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12861968                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1714469                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             49972276                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                765348                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2774896                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1573903                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              4490220                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        41448                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          190157                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        11659                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2177                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1534                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4492503                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2133304                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2177                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       533748                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1078652                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25035015                       # num instructions consuming a value
system.cpu2.iew.wb_count                     49049584                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.793668                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 19869490                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.207465                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      49074651                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                63838688                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31126838                       # number of integer regfile writes
system.cpu2.ipc                              0.176181                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.176181                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639600      3.17%      3.17% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31356712     60.67%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  52      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.84% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14127320     27.33%     91.17% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4562963      8.83%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              51686745                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     919592                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.017792                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 142490     15.49%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                677194     73.64%     89.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                99906     10.86%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              50966723                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         340409355                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     49049572                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         76626399                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  55857370                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 51686745                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3691988                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       17076006                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            64433                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1232320                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     10902131                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    236051866                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.218964                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.647673                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          202550804     85.81%     85.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22268839      9.43%     95.24% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6979256      2.96%     98.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2476522      1.05%     99.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1260464      0.53%     99.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             232880      0.10%     99.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             186306      0.08%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              68624      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              28171      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      236051866                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.218619                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          8786284                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1614111                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            15983233                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6605835                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    218                       # number of misc regfile reads
system.cpu2.numCycles                       236423910                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1530685840                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              173913088                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27106842                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5358792                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                15258082                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                584066                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 8304                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             80325187                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              62956225                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40139256                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 30171657                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               8741685                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1573903                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             15114413                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                13032414                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        80325175                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         20723                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               806                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10394296                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           797                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   291928742                       # The number of ROB reads
system.cpu2.rob.rob_writes                  122183366                       # The number of ROB writes
system.cpu2.timesIdled                          23168                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.686927                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10959555                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11335095                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2454802                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         16030466                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            231904                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         280327                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           48423                       # Number of indirect misses.
system.cpu3.branchPred.lookups               18923367                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        22199                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819636                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1856790                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10571035                       # Number of branches committed
system.cpu3.commit.bw_lim_events               589805                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459591                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       24105878                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42589372                       # Number of instructions committed
system.cpu3.commit.committedOps              43409184                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    234735676                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.184928                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.772171                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    214671382     91.45%     91.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9817464      4.18%     95.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3960078      1.69%     97.32% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3902664      1.66%     98.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       696830      0.30%     99.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       225619      0.10%     99.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       773121      0.33%     99.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        98713      0.04%     99.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       589805      0.25%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    234735676                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292065                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40873490                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11834725                       # Number of loads committed
system.cpu3.commit.membars                    1639321                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639321      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25379713     58.47%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12654361     29.15%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3735648      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43409184                       # Class of committed instruction
system.cpu3.commit.refs                      16390021                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42589372                       # Number of Instructions Simulated
system.cpu3.committedOps                     43409184                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.617930                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.617930                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            183461747                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               601518                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9955566                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              74754805                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                15799592                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 35534620                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1857854                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               759346                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2309938                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   18923367                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 12901338                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    221903582                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               479859                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      82597473                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                4911732                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.079090                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          14604285                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          11191459                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.345215                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         238963751                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.355140                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.839710                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               187728817     78.56%     78.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                30669574     12.83%     91.39% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                13655351      5.71%     97.11% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 3876797      1.62%     98.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  712086      0.30%     99.03% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1603973      0.67%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  659692      0.28%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   31047      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26414      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           238963751                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         300352                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1897906                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                13070470                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.218584                       # Inst execution rate
system.cpu3.iew.exec_refs                    18714945                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5375997                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              159592140                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             18380170                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1647038                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1043967                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             7589542                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           67507309                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13338948                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1798715                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             52299358                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                992316                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2867422                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1857854                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              4809429                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        47600                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          197245                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        15122                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2017                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1600                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      6545445                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      3034246                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2017                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       570433                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1327473                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 26079817                       # num instructions consuming a value
system.cpu3.iew.wb_count                     51289455                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.782192                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20399424                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.214363                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      51319638                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                66979526                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32230270                       # number of integer regfile writes
system.cpu3.ipc                              0.178002                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.178002                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639550      3.03%      3.03% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33089037     61.16%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  48      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14663512     27.11%     91.30% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4705828      8.70%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              54098073                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     923930                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.017079                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 141806     15.35%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                684788     74.12%     89.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                97334     10.53%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              53382439                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         348154451                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     51289443                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         91606461                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  62567762                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 54098073                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            4939547                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       24098124                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            70650                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2479956                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     16534352                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    238963751                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.226386                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.655898                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          203935562     85.34%     85.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           23139597      9.68%     95.02% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7433301      3.11%     98.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2659920      1.11%     99.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1276513      0.53%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             234141      0.10%     99.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             186881      0.08%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              68617      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              29219      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      238963751                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.226102                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         10802113                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2107078                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            18380170                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            7589542                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    229                       # number of misc regfile reads
system.cpu3.numCycles                       239264103                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1527845744                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              169336607                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27605853                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               4563451                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                18012435                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                751275                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 7261                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             90015395                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              70936293                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           45210745                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 35045403                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               9092647                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1857854                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             14689805                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                17604892                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        90015383                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         21647                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               775                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  9034963                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           774                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   301659503                       # The number of ROB reads
system.cpu3.rob.rob_writes                  139263556                       # The number of ROB writes
system.cpu3.timesIdled                          16298                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4491164                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8942674                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       628523                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        64321                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     52962244                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4525737                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    106290617                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4590058                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 883557616000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1590309                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3017438                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1433950                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1115                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            567                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2899189                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2899152                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1590309                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           105                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13432135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13432135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    480441600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               480441600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1482                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4491285                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4491285    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4491285                       # Request fanout histogram
system.membus.respLayer1.occupancy        24205277000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         22566998504                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                279                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          140                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5464208471.428572                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   32420497326.028950                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          136     97.14%     97.14% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.71%     97.86% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.71%     98.57% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.71%     99.29% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.71%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        24000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 271511582500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            140                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   118568430000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 764989186000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 883557616000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     10632326                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10632326                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     10632326                       # number of overall hits
system.cpu2.icache.overall_hits::total       10632326                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        46539                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         46539                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        46539                       # number of overall misses
system.cpu2.icache.overall_misses::total        46539                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    755564499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    755564499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    755564499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    755564499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     10678865                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10678865                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     10678865                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10678865                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004358                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004358                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004358                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004358                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 16235.082383                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16235.082383                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 16235.082383                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16235.082383                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          281                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    23.416667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        38939                       # number of writebacks
system.cpu2.icache.writebacks::total            38939                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         7568                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         7568                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         7568                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         7568                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        38971                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        38971                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        38971                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        38971                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    652061499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    652061499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    652061499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    652061499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003649                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003649                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003649                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003649                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 16731.967335                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 16731.967335                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 16731.967335                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 16731.967335                       # average overall mshr miss latency
system.cpu2.icache.replacements                 38939                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     10632326                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10632326                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        46539                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        46539                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    755564499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    755564499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     10678865                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10678865                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004358                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004358                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 16235.082383                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16235.082383                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         7568                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         7568                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        38971                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        38971                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    652061499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    652061499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003649                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003649                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 16731.967335                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 16731.967335                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 883557616000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.986428                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10561242                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            38939                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           271.225301                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        356618500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.986428                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999576                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999576                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         21396701                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        21396701                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 883557616000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13524508                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13524508                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13524508                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13524508                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2599665                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2599665                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2599665                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2599665                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 339533189777                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 339533189777                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 339533189777                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 339533189777                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16124173                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16124173                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16124173                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16124173                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.161228                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.161228                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.161228                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.161228                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 130606.516523                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 130606.516523                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 130606.516523                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 130606.516523                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2461843                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       401558                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            40132                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4870                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    61.343641                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    82.455441                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1009967                       # number of writebacks
system.cpu2.dcache.writebacks::total          1009967                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1996634                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1996634                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1996634                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1996634                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       603031                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       603031                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       603031                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       603031                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  70327240565                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  70327240565                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  70327240565                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  70327240565                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.037399                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.037399                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.037399                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.037399                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 116622.927453                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 116622.927453                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 116622.927453                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 116622.927453                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1009967                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     10951579                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10951579                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1520131                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1520131                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 157320747500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 157320747500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12471710                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12471710                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.121886                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.121886                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 103491.572437                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 103491.572437                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1225538                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1225538                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       294593                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       294593                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  31013863000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  31013863000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.023621                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.023621                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 105276.985536                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 105276.985536                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2572929                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2572929                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1079534                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1079534                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 182212442277                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 182212442277                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3652463                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3652463                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.295563                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.295563                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 168788.053250                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 168788.053250                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       771096                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       771096                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       308438                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       308438                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  39313377565                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  39313377565                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084447                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084447                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 127459.578797                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 127459.578797                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          354                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          354                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          184                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          184                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4906000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4906000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.342007                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.342007                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 26663.043478                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 26663.043478                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          131                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          131                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           53                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           53                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       642500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       642500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.098513                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.098513                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 12122.641509                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12122.641509                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          211                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          211                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          169                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1041500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1041500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          380                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          380                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.444737                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.444737                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6162.721893                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6162.721893                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          164                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       917500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       917500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.431579                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.431579                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5594.512195                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5594.512195                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       674500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       674500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       634500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       634500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400486                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400486                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419174                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419174                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44534780000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44534780000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819660                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819660                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511400                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511400                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 106244.137280                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 106244.137280                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419174                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419174                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44115606000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44115606000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511400                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511400                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 105244.137280                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 105244.137280                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 883557616000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.774003                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           14947704                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1021987                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.626120                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        356630000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.774003                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.899188                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.899188                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34911517                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34911517                       # Number of data accesses
system.cpu3.numPwrStateTransitions                237                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          119                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6416493781.512605                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   35106019954.927734                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          115     96.64%     96.64% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.84%     97.48% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.84%     98.32% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.84%     99.16% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.84%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        24000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 271511546500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            119                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   119994856000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 763562760000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 883557616000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     12866922                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12866922                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     12866922                       # number of overall hits
system.cpu3.icache.overall_hits::total       12866922                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        34416                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         34416                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        34416                       # number of overall misses
system.cpu3.icache.overall_misses::total        34416                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    587616500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    587616500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    587616500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    587616500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     12901338                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12901338                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     12901338                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12901338                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002668                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002668                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002668                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002668                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 17073.933636                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 17073.933636                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 17073.933636                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 17073.933636                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          670                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    47.857143                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        28626                       # number of writebacks
system.cpu3.icache.writebacks::total            28626                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         5758                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         5758                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         5758                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         5758                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        28658                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        28658                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        28658                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        28658                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    507713500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    507713500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    507713500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    507713500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002221                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002221                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002221                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002221                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 17716.292135                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 17716.292135                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 17716.292135                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 17716.292135                       # average overall mshr miss latency
system.cpu3.icache.replacements                 28626                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     12866922                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12866922                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        34416                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        34416                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    587616500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    587616500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     12901338                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12901338                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002668                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002668                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 17073.933636                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 17073.933636                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         5758                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         5758                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        28658                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        28658                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    507713500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    507713500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002221                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002221                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 17716.292135                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 17716.292135                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 883557616000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.851688                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           12790288                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            28626                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           446.806679                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        362937500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.851688                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.995365                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.995365                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         25831334                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        25831334                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 883557616000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     13987378                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        13987378                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     13987378                       # number of overall hits
system.cpu3.dcache.overall_hits::total       13987378                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2649552                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2649552                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2649552                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2649552                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 345350867807                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 345350867807                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 345350867807                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 345350867807                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16636930                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16636930                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16636930                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16636930                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.159257                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.159257                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.159257                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.159257                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 130343.117556                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 130343.117556                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 130343.117556                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 130343.117556                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2618731                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       553260                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            44402                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6659                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    58.977771                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    83.084547                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1022110                       # number of writebacks
system.cpu3.dcache.writebacks::total          1022110                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2038374                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2038374                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2038374                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2038374                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       611178                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       611178                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       611178                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       611178                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  71081409393                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  71081409393                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  71081409393                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  71081409393                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.036736                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.036736                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.036736                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.036736                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 116302.303736                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 116302.303736                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 116302.303736                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 116302.303736                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1022110                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11340839                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11340839                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1560836                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1560836                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 159444286500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 159444286500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12901675                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12901675                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.120979                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.120979                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 102153.132360                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 102153.132360                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1262414                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1262414                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       298422                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       298422                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  31214310000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  31214310000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.023130                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.023130                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 104597.884874                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 104597.884874                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2646539                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2646539                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1088716                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1088716                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 185906581307                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 185906581307                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3735255                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3735255                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.291470                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.291470                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 170757.645986                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 170757.645986                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       775960                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       775960                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       312756                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       312756                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  39867099393                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  39867099393                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.083731                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.083731                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 127470.294392                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 127470.294392                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          362                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          362                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          174                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          174                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4562500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4562500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.324627                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.324627                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26221.264368                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26221.264368                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          124                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          124                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           50                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           50                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       511500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       511500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.093284                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.093284                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data        10230                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10230                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          203                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          203                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          182                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          182                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1433500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1433500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          385                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          385                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.472727                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.472727                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7876.373626                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7876.373626                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          175                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          175                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1281500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1281500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7322.857143                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7322.857143                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       348500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       348500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       325500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       325500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396674                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396674                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422962                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422962                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  44705622500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  44705622500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819636                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819636                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.516036                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.516036                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 105696.546025                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 105696.546025                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422962                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422962                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44282660500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44282660500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.516036                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.516036                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 104696.546025                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 104696.546025                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 883557616000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           29.109396                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15418771                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1033875                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.913574                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        362949000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    29.109396                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.909669                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.909669                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         35948876                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        35948876                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 28                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           14                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    968205357.142857                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3093451577.905510                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        31500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11669759000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             14                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   870002741000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  13554875000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 883557616000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    143395329                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       143395329                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    143395329                       # number of overall hits
system.cpu0.icache.overall_hits::total      143395329                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28589753                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28589753                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28589753                       # number of overall misses
system.cpu0.icache.overall_misses::total     28589753                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 382582656498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 382582656498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 382582656498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 382582656498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    171985082                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    171985082                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    171985082                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    171985082                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.166234                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.166234                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.166234                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.166234                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13381.810486                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13381.810486                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13381.810486                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13381.810486                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2671                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               50                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.420000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26966816                       # number of writebacks
system.cpu0.icache.writebacks::total         26966816                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1622903                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1622903                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1622903                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1622903                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26966850                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26966850                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26966850                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26966850                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 340174980500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 340174980500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 340174980500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 340174980500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.156798                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.156798                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.156798                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.156798                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12614.561230                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12614.561230                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12614.561230                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12614.561230                       # average overall mshr miss latency
system.cpu0.icache.replacements              26966816                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    143395329                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      143395329                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28589753                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28589753                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 382582656498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 382582656498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    171985082                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    171985082                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.166234                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.166234                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13381.810486                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13381.810486                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1622903                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1622903                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26966850                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26966850                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 340174980500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 340174980500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.156798                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.156798                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12614.561230                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12614.561230                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 883557616000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999933                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          170361915                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26966816                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.317465                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999933                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        370937012                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       370937012                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 883557616000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    358063270                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       358063270                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    358063270                       # number of overall hits
system.cpu0.dcache.overall_hits::total      358063270                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     29918566                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      29918566                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     29918566                       # number of overall misses
system.cpu0.dcache.overall_misses::total     29918566                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 790663404817                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 790663404817                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 790663404817                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 790663404817                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    387981836                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    387981836                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    387981836                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    387981836                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.077113                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.077113                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.077113                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.077113                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26427.182533                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26427.182533                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26427.182533                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26427.182533                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4019429                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       210003                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            72856                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2652                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    55.169499                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    79.186652                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     23008319                       # number of writebacks
system.cpu0.dcache.writebacks::total         23008319                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7317897                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7317897                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7317897                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7317897                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     22600669                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     22600669                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     22600669                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     22600669                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 387036056600                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 387036056600                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 387036056600                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 387036056600                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058252                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058252                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058252                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058252                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17124.982300                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17124.982300                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17124.982300                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17124.982300                       # average overall mshr miss latency
system.cpu0.dcache.replacements              23008319                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    253708666                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      253708666                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     24515010                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     24515010                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 517777294000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 517777294000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    278223676                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    278223676                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.088113                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.088113                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21120.827363                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21120.827363                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5110546                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5110546                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19404464                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19404464                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 300705534500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 300705534500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.069744                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.069744                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15496.719440                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15496.719440                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    104354604                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     104354604                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5403556                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5403556                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 272886110817                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 272886110817                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109758160                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109758160                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.049231                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.049231                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 50501.208985                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50501.208985                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2207351                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2207351                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3196205                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3196205                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  86330522100                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  86330522100                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.029120                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.029120                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27010.320708                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27010.320708                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1748                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1748                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1321                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1321                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11187000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11187000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3069                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3069                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.430433                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.430433                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8468.584406                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8468.584406                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1293                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1293                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2057500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2057500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009123                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009123                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 73482.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73482.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2780                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2780                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          183                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          183                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1468000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1468000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2963                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2963                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.061762                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.061762                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8021.857923                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8021.857923                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          183                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          183                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1287000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1287000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.061762                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.061762                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7032.786885                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7032.786885                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        11500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        11500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       402510                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         402510                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       417390                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       417390                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  44973425000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  44973425000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819900                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819900                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.509074                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.509074                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 107749.167445                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 107749.167445                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       417390                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       417390                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44556035000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44556035000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.509074                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.509074                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 106749.167445                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 106749.167445                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 883557616000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.960829                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          381488181                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         23017752                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.573651                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.960829                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998776                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998776                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        800633320                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       800633320                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 883557616000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26774893                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            21482691                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               35660                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               89273                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               37159                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               91327                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               26910                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               93450                       # number of demand (read+write) hits
system.l2.demand_hits::total                 48631363                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26774893                       # number of overall hits
system.l2.overall_hits::.cpu0.data           21482691                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              35660                       # number of overall hits
system.l2.overall_hits::.cpu1.data              89273                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              37159                       # number of overall hits
system.l2.overall_hits::.cpu2.data              91327                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              26910                       # number of overall hits
system.l2.overall_hits::.cpu3.data              93450                       # number of overall hits
system.l2.overall_hits::total                48631363                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            191956                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1525362                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1789                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            920654                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1812                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            918988                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1748                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            928546                       # number of demand (read+write) misses
system.l2.demand_misses::total                4490855                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           191956                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1525362                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1789                       # number of overall misses
system.l2.overall_misses::.cpu1.data           920654                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1812                       # number of overall misses
system.l2.overall_misses::.cpu2.data           918988                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1748                       # number of overall misses
system.l2.overall_misses::.cpu3.data           928546                       # number of overall misses
system.l2.overall_misses::total               4490855                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  15972677000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 160608217500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    161819000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 111250833500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    167504000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 111421712000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    159043500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 112317819999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     512059626499                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  15972677000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 160608217500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    161819000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 111250833500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    167504000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 111421712000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    159043500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 112317819999                       # number of overall miss cycles
system.l2.overall_miss_latency::total    512059626499                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26966849                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        23008053                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           37449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1009927                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           38971                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1010315                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           28658                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1021996                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             53122218                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26966849                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       23008053                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          37449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1009927                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          38971                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1010315                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          28658                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1021996                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            53122218                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.007118                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.066297                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.047772                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.911605                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.046496                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.909605                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.060995                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.908561                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.084538                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.007118                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.066297                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.047772                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.911605                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.046496                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.909605                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.060995                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.908561                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.084538                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83210.095022                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105291.870061                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90452.207937                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 120838.918312                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 92441.501104                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 121243.924839                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90985.983982                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 120960.964776                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114022.747673                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83210.095022                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105291.870061                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90452.207937                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 120838.918312                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 92441.501104                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 121243.924839                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90985.983982                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 120960.964776                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114022.747673                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3017438                       # number of writebacks
system.l2.writebacks::total                   3017438                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             94                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            325                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            179                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            271                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            145                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            232                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            117                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1391                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            94                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           325                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           179                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           271                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           145                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           232                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           117                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1391                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       191928                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1525268                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1464                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       920475                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1541                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       918843                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1516                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       928429                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4489464                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       191928                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1525268                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1464                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       920475                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1541                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       918843                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1516                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       928429                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4489464                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  14051395002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 145349061500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    123324000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 102032712500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    134846000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 102223059503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    126273502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 103025318000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 467065990007                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  14051395002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 145349061500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    123324000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 102032712500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    134846000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 102223059503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    126273502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 103025318000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 467065990007                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.007117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.066293                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.039093                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.911427                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.039542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.909462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.052900                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.908447                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.084512                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.007117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.066293                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.039093                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.911427                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.039542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.909462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.052900                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.908447                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.084512                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73211.803395                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95294.113231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84237.704918                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 110847.891035                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 87505.515899                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 111251.932597                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 83293.866755                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 110967.363148                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104036.025238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73211.803395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95294.113231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84237.704918                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 110847.891035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 87505.515899                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 111251.932597                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 83293.866755                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 110967.363148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104036.025238                       # average overall mshr miss latency
system.l2.replacements                        9032732                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6184887                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6184887                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6184887                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6184887                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     46675799                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         46675799                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     46675800                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     46675800                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   57                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            75                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                142                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       360500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       360500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           81                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              199                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.925926                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.538462                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.540541                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.619048                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.713568                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4806.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2538.732394                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           75                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           142                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1513500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       421000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       402500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       523000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2860000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.925926                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.538462                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.540541                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.619048                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.713568                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20180                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20047.619048                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20125                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20115.384615                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20140.845070                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           28                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               93                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       110000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        31500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       141500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            120                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.823529                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.772727                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.775000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3928.571429                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  1852.941176                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1521.505376                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           27                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           91                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       488000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       645500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       341500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       481500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1956500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.794118                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.727273                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.758333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 23907.407407                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21343.750000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20062.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        21500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2753831                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            34586                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            36511                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            39047                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2863975                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         853736                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         680442                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         679775                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         685201                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2899154                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  95588237000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  81556314500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  81645021000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  82331188000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  341120760500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3607567                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       715028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       716286                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       724248                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5763129                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.236651                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.951630                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.949027                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.946086                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.503052                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 111964.631924                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 119857.849016                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 120105.948292                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 120156.257799                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117662.173344                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       853736                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       680442                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       679775                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       685201                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2899154                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  87050877000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  74751894500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  74847270002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  75479177501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 312129219003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.236651                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.951630                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.949027                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.946086                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.503052                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 101964.631924                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 109857.849016                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 110105.946824                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 110156.257071                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107662.172828                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26774893                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         35660                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         37159                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         26910                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26874622                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       191956                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1789                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1812                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1748                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           197305                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  15972677000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    161819000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    167504000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    159043500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  16461043500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26966849                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        37449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        38971                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        28658                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       27071927                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.007118                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.047772                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.046496                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.060995                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.007288                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83210.095022                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90452.207937                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 92441.501104                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90985.983982                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83429.429057                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          325                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          271                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          232                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           856                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       191928                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1464                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1541                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1516                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       196449                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  14051395002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    123324000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    134846000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    126273502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  14435838504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.007117                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.039093                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.039542                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.052900                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.007257                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73211.803395                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84237.704918                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 87505.515899                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 83293.866755                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73483.899149                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     18728860                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        54687                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        54816                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        54403                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          18892766                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       671626                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       240212                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       239213                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       243345                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1394396                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  65019980500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  29694519000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  29776691000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  29986631999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 154477822499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19400486                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       294899                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       294029                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       297748                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20287162                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.034619                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.814557                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.813569                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.817285                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068733                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96809.802628                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 123617.966629                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 124477.729053                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 123226.826107                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110784.757342                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           94                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          179                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          145                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          117                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          535                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       671532                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       240033                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       239068                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       243228                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1393861                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  58298184500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  27280818000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  27375789501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  27546140499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 140500932500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.034614                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.813950                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.813076                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.816892                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068707                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86813.710292                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 113654.447513                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 114510.471920                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 113252.341420                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100799.816122                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           34                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           26                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           24                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           21                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             105                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           36                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           26                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           24                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           21                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           107                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.944444                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.981308                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           34                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           26                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           24                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           21                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          105                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       664500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       516000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       466500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       410000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2057000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.944444                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.981308                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19544.117647                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19846.153846                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19437.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19523.809524                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19590.476190                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 883557616000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999893                       # Cycle average of tags in use
system.l2.tags.total_refs                   105973399                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9032734                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.732151                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      37.748663                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.044189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       17.948983                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.025596                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.983039                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.047352                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.021662                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.066256                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.114152                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.589823                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.078815                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.280453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000400                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.015963                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.017409                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 856899446                       # Number of tag accesses
system.l2.tags.data_accesses                856899446                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 883557616000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      12283328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      97617024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         93696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58910400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         98624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      58805952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         97024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      59419456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          287325504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     12283328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        93696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        98624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        97024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      12572672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    193116032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       193116032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         191927                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1525266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1464                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         920475                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         918843                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         928429                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4489461                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3017438                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3017438                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         13902125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        110481787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           106044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         66674090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           111621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         66555877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           109811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         67250234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             325191588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     13902125                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       106044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       111621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       109811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14229601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      218566428                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            218566428                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      218566428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        13902125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       110481787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          106044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        66674090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          111621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        66555877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          109811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        67250234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            543758016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2973815.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    191927.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1474458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1464.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    915279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    913395.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    921310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003488476250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       184146                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       184146                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9771741                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2799119                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4489461                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3017439                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4489461                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3017439                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  68571                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 43624                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            332122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            225234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            213777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            246251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            363591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            404221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            266058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            251808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            249437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            289475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           284313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           279455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           216105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           224794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           224795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           349454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            190376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            170844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            158292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            167569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            165718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            171417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            183330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            195411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            193973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            206790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           226108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           224899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           164042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           171825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           173001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           210192                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 198029277000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                22104450000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            280920964500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44793.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63543.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1598207                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1584136                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 36.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4489461                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3017439                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1539856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1096685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  834890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  451602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  122732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   69698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   68878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   75813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   65932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   52231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  25025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   9200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  61068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 125944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 187035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 210518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 214170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 209003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 205238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 205248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 210809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 203057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 201974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 194551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 186501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 183173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 183675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4212318                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    112.350796                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.922429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   147.194239                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3150367     74.79%     74.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       764196     18.14%     92.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       112573      2.67%     95.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        51073      1.21%     96.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        30581      0.73%     97.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19901      0.47%     98.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12806      0.30%     98.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10768      0.26%     98.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        60053      1.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4212318                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       184146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.007364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    240.007058                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       184145    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        184146                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       184146                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.149072                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.139615                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.578389                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           171659     93.22%     93.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              687      0.37%     93.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9417      5.11%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1765      0.96%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              492      0.27%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               99      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               20      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        184146                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              282936960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4388544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               190322368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               287325504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            193116096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       320.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       215.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    325.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    218.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  883557512000                       # Total gap between requests
system.mem_ctrls.avgGap                     117699.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     12283328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     94365312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        93696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58577856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        98624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     58457280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        97024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     58963840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    190322368                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 13902124.522007402033                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 106801537.659995675087                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 106044.018299764168                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 66297720.645758084953                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 111621.470081923893                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 66161254.163191996515                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 109810.609113690211                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 66734572.745734781027                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 215404592.245628923178                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       191927                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1525266                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1464                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       920475                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1541                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       918843                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1516                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       928429                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3017439                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   6148031250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  82502984000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     61745750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  63709080750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     69917500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  63967147750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     62528250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  64399529250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 21267025256000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32033.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     54090.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42176.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     69213.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     45371.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     69617.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     41245.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     69363.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7048038.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    43.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          15186501540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           8071786635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         15121291920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8199732600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     69746888640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     191224840890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     178254679680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       485805721905                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        549.829137                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 461279113250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  29503760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 392774742750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14889563220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7913960175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16443862680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7323435540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     69746888640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     325851825900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      64884587040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       507054123195                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        573.877825                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 165145158000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  29503760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 688908698000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                255                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          128                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5977824226.562500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   33871303714.856136                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          124     96.88%     96.88% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     97.66% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     98.44% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        25500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 271511873500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            128                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   118396115000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 765161501000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 883557616000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      8703712                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         8703712                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      8703712                       # number of overall hits
system.cpu1.icache.overall_hits::total        8703712                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        43195                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         43195                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        43195                       # number of overall misses
system.cpu1.icache.overall_misses::total        43195                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    713855000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    713855000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    713855000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    713855000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      8746907                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      8746907                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      8746907                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      8746907                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004938                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004938                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004938                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004938                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 16526.334066                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16526.334066                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 16526.334066                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16526.334066                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          339                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    33.900000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        37417                       # number of writebacks
system.cpu1.icache.writebacks::total            37417                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5746                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5746                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5746                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5746                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        37449                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        37449                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        37449                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        37449                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    628259500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    628259500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    628259500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    628259500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004281                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004281                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004281                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004281                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 16776.402574                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16776.402574                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 16776.402574                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16776.402574                       # average overall mshr miss latency
system.cpu1.icache.replacements                 37417                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      8703712                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        8703712                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        43195                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        43195                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    713855000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    713855000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      8746907                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      8746907                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004938                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004938                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 16526.334066                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16526.334066                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5746                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5746                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        37449                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        37449                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    628259500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    628259500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004281                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004281                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 16776.402574                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16776.402574                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 883557616000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.986752                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8630870                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            37417                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           230.667076                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        349920500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.986752                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999586                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999586                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         17531263                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        17531263                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 883557616000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13546065                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13546065                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13546065                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13546065                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2603392                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2603392                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2603392                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2603392                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 335584612510                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 335584612510                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 335584612510                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 335584612510                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16149457                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16149457                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16149457                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16149457                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.161206                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.161206                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.161206                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.161206                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 128902.836188                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 128902.836188                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 128902.836188                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 128902.836188                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2494142                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       293606                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            40741                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3451                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.219460                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    85.078528                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1009959                       # number of writebacks
system.cpu1.dcache.writebacks::total          1009959                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1999428                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1999428                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1999428                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1999428                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       603964                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       603964                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       603964                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       603964                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  70015858530                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  70015858530                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  70015858530                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  70015858530                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.037398                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.037398                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.037398                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.037398                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 115927.205148                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 115927.205148                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 115927.205148                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 115927.205148                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1009959                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     10963886                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10963886                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1520861                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1520861                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 157333640000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 157333640000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12484747                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12484747                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.121818                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.121818                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 103450.374492                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103450.374492                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1225360                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1225360                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       295501                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       295501                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  30935691500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  30935691500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.023669                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.023669                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 104688.957059                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104688.957059                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2582179                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2582179                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1082531                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1082531                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 178250972510                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 178250972510                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3664710                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3664710                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.295393                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.295393                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 164661.309939                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 164661.309939                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       774068                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       774068                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       308463                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       308463                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  39080167030                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  39080167030                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.084171                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.084171                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 126693.208035                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 126693.208035                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          357                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          357                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4595000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4595000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          516                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          516                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.308140                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.308140                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28899.371069                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28899.371069                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          106                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          106                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           53                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           53                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       524500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       524500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.102713                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.102713                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  9896.226415                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9896.226415                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          207                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          207                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          163                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          163                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1498000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1498000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          370                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          370                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.440541                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.440541                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9190.184049                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9190.184049                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          162                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          162                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1361000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1361000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.437838                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.437838                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8401.234568                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8401.234568                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       440500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       440500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       415500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       415500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       402343                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         402343                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       417303                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       417303                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  44651487500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  44651487500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819646                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819646                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.509126                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.509126                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 107000.159357                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 107000.159357                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       417303                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       417303                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44234184500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44234184500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.509126                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.509126                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 106000.159357                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 106000.159357                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 883557616000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.579744                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           14970294                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1021065                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.661451                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        349932000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.579744                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.924367                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.924367                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         34961071                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        34961071                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 883557616000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47361640                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9202325                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     46937244                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6015295                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1170                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           594                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1764                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           90                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           90                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5804883                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5804883                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      27071927                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20289714                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          107                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          107                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     80900513                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     69034786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       112315                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3041466                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       116881                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3042789                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        85942                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3078567                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             159413259                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3451754496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2945047552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4791424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    129272256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4986240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    129297728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3666176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    130822400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6799638272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9078574                       # Total snoops (count)
system.tol2bus.snoopTraffic                 195957376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         62201219                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.088909                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.322059                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               57142677     91.87%     91.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4789721      7.70%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  97797      0.16%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 139140      0.22%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  31884      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           62201219                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       106267448482                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1534081215                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          58642571                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1551813483                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          43129669                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       34543902879                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       40451910712                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1532631317                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          56390994                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               994961983500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 415743                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747752                       # Number of bytes of host memory used
host_op_rate                                   417515                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2766.79                       # Real time elapsed on the host
host_tick_rate                               40264817                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1150273080                       # Number of instructions simulated
sim_ops                                    1155177862                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.111404                       # Number of seconds simulated
sim_ticks                                111404367500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.375847                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               10181115                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            11925053                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1277782                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         17512887                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1197443                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1493379                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          295936                       # Number of indirect misses.
system.cpu0.branchPred.lookups               22688921                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         5970                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          3645                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1039951                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   8975911                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1097182                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         894460                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       33964964                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            37932304                       # Number of instructions committed
system.cpu0.commit.committedOps              38375667                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    211994735                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.181022                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.826355                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    195355683     92.15%     92.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8555984      4.04%     96.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2927449      1.38%     97.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2371929      1.12%     98.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       758474      0.36%     99.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       614795      0.29%     99.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       229002      0.11%     99.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        84237      0.04%     99.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1097182      0.52%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    211994735                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1031                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1045893                       # Number of function calls committed.
system.cpu0.commit.int_insts                 36618381                       # Number of committed integer instructions.
system.cpu0.commit.loads                      8210760                       # Number of loads committed
system.cpu0.commit.membars                     665633                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       665940      1.74%      1.74% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        28162704     73.39%     75.12% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28087      0.07%     75.20% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           69932      0.18%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            32      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           130      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           375      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          147      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.38% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        8214173     21.40%     96.78% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1233800      3.22%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          232      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         38375667                       # Class of committed instruction
system.cpu0.commit.refs                       9448271                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   37932304                       # Number of Instructions Simulated
system.cpu0.committedOps                     38375667                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.844476                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.844476                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            163927586                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               238375                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             7928445                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              77991568                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                15299749                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 35218243                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1041011                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               139108                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1640972                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   22688921                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 13239647                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    197440204                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               203173                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          192                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      93144150                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 606                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          485                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2557838                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.102343                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          18407155                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          11378558                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.420147                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         217127561                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.439699                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.935476                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               160645770     73.99%     73.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                32264751     14.86%     88.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                17648011      8.13%     96.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2664486      1.23%     98.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1128100      0.52%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1726832      0.80%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  580749      0.27%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  465456      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3406      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           217127561                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      984                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     690                       # number of floating regfile writes
system.cpu0.idleCycles                        4566891                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1066885                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                13002657                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.260776                       # Inst execution rate
system.cpu0.iew.exec_refs                    13801037                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1509352                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               47587619                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             15083517                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            435205                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1050953                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2069994                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           72298508                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             12291685                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           692301                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             57812689                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                447206                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3989444                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1041011                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4789340                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        97925                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           28241                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          224                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          456                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         1859                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      6872757                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       832483                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           456                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       470819                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        596066                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 44821974                       # num instructions consuming a value
system.cpu0.iew.wb_count                     56833959                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.720271                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 32283980                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.256362                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      56882698                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                76147122                       # number of integer regfile reads
system.cpu0.int_regfile_writes               42841939                       # number of integer regfile writes
system.cpu0.ipc                              0.171102                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.171102                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           666751      1.14%      1.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             43708179     74.71%     75.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               28199      0.05%     75.90% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                70243      0.12%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 32      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                130      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                397      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                40      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               147      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12519365     21.40%     97.42% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1511135      2.58%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            286      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            68      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              58504989                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1149                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               2266                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1084                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              1299                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     124244                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002124                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  74271     59.78%     59.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    16      0.01%     59.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     45      0.04%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     59.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 43055     34.65%     94.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 6825      5.49%     99.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               16      0.01%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              57961333                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         334280582                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     56832875                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        106220441                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  70839041                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 58504989                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1459467                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       33922844                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            21064                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        565007                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     21602393                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    217127561                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.269450                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.730511                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          181821257     83.74%     83.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           20447221      9.42%     93.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            9737403      4.48%     97.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3029297      1.40%     99.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1458050      0.67%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             295776      0.14%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             224623      0.10%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              75219      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              38715      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      217127561                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.263899                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1191802                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          616409                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            15083517                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2069994                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1918                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   733                       # number of misc regfile writes
system.cpu0.numCycles                       221694452                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1114347                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               57338860                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             28248935                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3073424                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                16432711                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3080588                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                83911                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            101263974                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              74956975                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           55717453                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 35175874                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                896883                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1041011                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              7504344                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                27468523                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1106                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       101262868                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      99634761                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            474922                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8007874                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        474789                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   283229513                       # The number of ROB reads
system.cpu0.rob.rob_writes                  149828293                       # The number of ROB writes
system.cpu0.timesIdled                         164507                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  731                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.235881                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9661829                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10950000                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1181884                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17027785                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1121590                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1161125                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           39535                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21422117                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1332                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           930                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           974404                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8048413                       # Number of branches committed
system.cpu1.commit.bw_lim_events               980355                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         859498                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       31259826                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            33028629                       # Number of instructions committed
system.cpu1.commit.committedOps              33457508                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    190002589                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.176090                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.815814                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    175449234     92.34%     92.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7520984      3.96%     96.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2582535      1.36%     97.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2026971      1.07%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       662422      0.35%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       551239      0.29%     99.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       160125      0.08%     99.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        68724      0.04%     99.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       980355      0.52%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    190002589                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              846058                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31803369                       # Number of committed integer instructions.
system.cpu1.commit.loads                      7116295                       # Number of loads committed
system.cpu1.commit.membars                     643287                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       643287      1.92%      1.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24929344     74.51%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             58      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        7117225     21.27%     97.71% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        767498      2.29%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33457508                       # Class of committed instruction
system.cpu1.commit.refs                       7884723                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   33028629                       # Number of Instructions Simulated
system.cpu1.committedOps                     33457508                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.912964                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.912964                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            150143368                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               207739                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             7169089                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              70607102                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10767981                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 31357516                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                974916                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                14279                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1509735                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21422117                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 11871581                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    180792739                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               157652                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      84967084                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2364792                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.109690                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          12778364                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10783419                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.435066                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         194753516                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.452043                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.972104                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               144142708     74.01%     74.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                28176384     14.47%     88.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16072569      8.25%     96.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2463044      1.26%     98.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  904657      0.46%     98.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1640263      0.84%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  971223      0.50%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  382261      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     407      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           194753516                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         543565                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              997171                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11600619                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.260408                       # Inst execution rate
system.cpu1.iew.exec_refs                    11629913                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    842257                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               46595351                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             13502730                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            403167                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1255880                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1355021                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           64678915                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10787656                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           595744                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             50856898                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                439585                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3503352                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                974916                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4284485                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        79919                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             201                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6386435                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       586593                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            36                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       469865                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        527306                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 40517664                       # num instructions consuming a value
system.cpu1.iew.wb_count                     50001352                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.712375                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 28863791                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.256027                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      50043240                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                67219552                       # number of integer regfile reads
system.cpu1.int_regfile_writes               37925597                       # number of integer regfile writes
system.cpu1.ipc                              0.169120                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.169120                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           643774      1.25%      1.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38986989     75.77%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  94      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     77.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10979103     21.34%     98.36% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             842586      1.64%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              51452642                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                      80517                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.001565                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  60950     75.70%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     75.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 19551     24.28%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   16      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              50889385                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         297747591                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     50001352                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         95900355                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  63257781                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 51452642                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1421134                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       31221407                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued             8274                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        561636                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     20526523                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    194753516                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.264194                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.724200                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          163863832     84.14%     84.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           17693927      9.09%     93.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8598897      4.42%     97.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2722453      1.40%     99.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1362747      0.70%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             256069      0.13%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             158661      0.08%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              65177      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              31753      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      194753516                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.263458                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1141843                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          590396                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            13502730                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1355021                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    487                       # number of misc regfile reads
system.cpu1.numCycles                       195297081                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    27395521                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               55592716                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24636238                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2970839                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11821173                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2798175                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                90354                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             91418568                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              67425178                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           50202012                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 31300354                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                801275                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                974916                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              6988033                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                25565774                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        91418568                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      88076324                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            446868                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  7696660                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        446874                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   253736799                       # The number of ROB reads
system.cpu1.rob.rob_writes                  134200570                       # The number of ROB writes
system.cpu1.timesIdled                           5137                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            89.453886                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9199265                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10283807                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1192340                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         16341126                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits           1006024                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        1054865                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           48841                       # Number of indirect misses.
system.cpu2.branchPred.lookups               20608129                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1380                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1000                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           998923                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7791957                       # Number of branches committed
system.cpu2.commit.bw_lim_events               971534                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         825145                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       30346445                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            31984769                       # Number of instructions committed
system.cpu2.commit.committedOps              32396456                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    179470120                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.180512                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.826176                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    165350408     92.13%     92.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      7298855      4.07%     96.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2541188      1.42%     97.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1989665      1.11%     98.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       598970      0.33%     99.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       510015      0.28%     99.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       138392      0.08%     99.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        71093      0.04%     99.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       971534      0.54%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    179470120                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              782798                       # Number of function calls committed.
system.cpu2.commit.int_insts                 30768326                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6864154                       # Number of loads committed
system.cpu2.commit.membars                     617457                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       617457      1.91%      1.91% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24155810     74.56%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             56      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6865154     21.19%     97.66% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        757883      2.34%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         32396456                       # Class of committed instruction
system.cpu2.commit.refs                       7623037                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   31984769                       # Number of Instructions Simulated
system.cpu2.committedOps                     32396456                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.774156                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.774156                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            140598719                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               193682                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6976314                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              68421423                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                10438891                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 30648266                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                999463                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                14313                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1454447                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   20608129                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 11309736                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    170715788                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               118979                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      82275116                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2385760                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.111585                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12231108                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          10205289                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.445489                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         184139786                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.463220                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.978610                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               134950581     73.29%     73.29% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                27324667     14.84%     88.13% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                15870586      8.62%     96.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 2306450      1.25%     98.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  862329      0.47%     98.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1468831      0.80%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  976300      0.53%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  379653      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     389      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           184139786                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         545269                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1020729                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11300961                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.267387                       # Inst execution rate
system.cpu2.iew.exec_refs                    11215119                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    837888                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               45821637                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             13047373                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            391181                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1087881                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1367201                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           62706234                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10377231                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           624606                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             49382390                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                435095                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3328632                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                999463                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              4097619                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        69536                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             188                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      6183219                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       608318                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            23                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       515101                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        505628                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 38858147                       # num instructions consuming a value
system.cpu2.iew.wb_count                     48507576                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.715673                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 27809731                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.262650                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      48550714                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                65266851                       # number of integer regfile reads
system.cpu2.int_regfile_writes               36723168                       # number of integer regfile writes
system.cpu2.ipc                              0.173185                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.173185                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           617983      1.24%      1.24% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             37980542     75.95%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  82      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     77.19% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10570251     21.14%     98.32% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             838042      1.68%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              50006996                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                      78358                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.001567                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  59750     76.25%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     76.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 18585     23.72%     99.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   23      0.03%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              49467371                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         284239955                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     48507576                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         93016033                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  61353763                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 50006996                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1352471                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       30309778                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued             7819                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        527326                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     19732542                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    184139786                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.271571                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.732986                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          154062978     83.67%     83.67% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           17322654      9.41%     93.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            8311113      4.51%     97.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2600303      1.41%     99.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1322945      0.72%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             271282      0.15%     99.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             157696      0.09%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              59679      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              31136      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      184139786                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.270769                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          1124989                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          606258                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            13047373                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1367201                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    526                       # number of misc regfile reads
system.cpu2.numCycles                       184685055                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    38007566                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               54605443                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             23826825                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2813734                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                11477009                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2575025                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                92695                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             88546107                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              65319986                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           48696298                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 30561806                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                802048                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                999463                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              6639784                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                24869473                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        88546107                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles      79856281                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            438268                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  7456214                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        438261                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   241238705                       # The number of ROB reads
system.cpu2.rob.rob_writes                  130174662                       # The number of ROB writes
system.cpu2.timesIdled                           5231                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            90.569778                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                8439810                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             9318572                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1057427                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13682792                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            801740                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         821348                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           19608                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17747404                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1467                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1003                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           915990                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   7002697                       # Number of branches committed
system.cpu3.commit.bw_lim_events               950707                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         680241                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       27207578                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            28834995                       # Number of instructions committed
system.cpu3.commit.committedOps              29174238                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    148937016                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.195883                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.865507                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    136241166     91.48%     91.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      6605565      4.44%     95.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2275155      1.53%     97.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1826014      1.23%     98.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       508585      0.34%     99.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       354659      0.24%     99.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        99125      0.07%     99.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        76040      0.05%     99.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       950707      0.64%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    148937016                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              616940                       # Number of function calls committed.
system.cpu3.commit.int_insts                 27654381                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6153372                       # Number of loads committed
system.cpu3.commit.membars                     508825                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       508825      1.74%      1.74% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        21788122     74.68%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             62      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     76.43% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6154375     21.10%     97.52% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        722758      2.48%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         29174238                       # Class of committed instruction
system.cpu3.commit.refs                       6877133                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   28834995                       # Number of Instructions Simulated
system.cpu3.committedOps                     29174238                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.329017                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.329017                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            113711205                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               141699                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6693796                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              61581093                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 9080927                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 28074092                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                916497                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                16883                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1338734                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17747404                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10507862                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    140817672                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               132860                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      73201960                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                2115868                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.115496                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          11245849                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           9241550                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.476382                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         153121455                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.486709                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.923796                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               107690809     70.33%     70.33% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                25304397     16.53%     86.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                15741782     10.28%     97.14% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 2219689      1.45%     98.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  585355      0.38%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1041693      0.68%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  235834      0.15%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  301480      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     416      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           153121455                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         540719                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              939069                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10350509                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.292376                       # Inst execution rate
system.cpu3.iew.exec_refs                    10062957                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    816499                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               38934626                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             11616922                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            287397                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1193022                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1314113                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           56345254                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              9246458                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           652588                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             44927073                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                388515                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              3432936                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                916497                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              4099551                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        55141                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             250                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5463550                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       590352                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            27                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       488105                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        450964                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 34237760                       # num instructions consuming a value
system.cpu3.iew.wb_count                     44067248                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.730071                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 24995983                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.286780                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      44107083                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                59317970                       # number of integer regfile reads
system.cpu3.int_regfile_writes               33177493                       # number of integer regfile writes
system.cpu3.ipc                              0.187652                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.187652                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           509310      1.12%      1.12% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             34834124     76.42%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  84      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     77.54% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9418844     20.66%     98.21% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             817203      1.79%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              45579661                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                      92576                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.002031                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  69222     74.77%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     74.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 23340     25.21%     99.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   14      0.02%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              45162927                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         244390431                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     44067248                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         83516296                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  55270186                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 45579661                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1075068                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       27171016                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            17078                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        394827                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     16843984                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    153121455                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.297670                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.771775                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          125974603     82.27%     82.27% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           15553273     10.16%     92.43% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7528217      4.92%     97.35% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2316113      1.51%     98.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1105215      0.72%     99.58% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             378367      0.25%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             181154      0.12%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              54108      0.04%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              30405      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      153121455                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.296623                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          1085509                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          619270                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            11616922                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1314113                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    485                       # number of misc regfile reads
system.cpu3.numCycles                       153662174                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    69030055                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               47354607                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             21418466                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2340237                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                10043564                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2672013                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                77361                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             79574336                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              58948599                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           43735827                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 28004603                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                816381                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                916497                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              6262114                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                22317361                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        79574336                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles      60540070                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts            303623                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6119990                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts        303610                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   204365876                       # The number of ROB reads
system.cpu3.rob.rob_writes                  116971099                       # The number of ROB writes
system.cpu3.timesIdled                           5003                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4834651                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9323237                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1423550                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       327869                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5604214                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4351626                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12213331                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4679495                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 111404367500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4753595                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       651025                       # Transaction distribution
system.membus.trans_dist::WritebackClean           50                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3842687                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7094                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8365                       # Transaction distribution
system.membus.trans_dist::ReadExReq             60420                       # Transaction distribution
system.membus.trans_dist::ReadExResp            60316                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4753595                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14137148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14137148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    349759104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               349759104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             5581                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4829475                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4829475    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4829475                       # Request fanout histogram
system.membus.respLayer1.occupancy        25858179500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             23.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         13277882552                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                624                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          313                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    60900945.686901                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   141314072.083676                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          313    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        74000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    563257000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            313                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    92342371500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  19061996000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 111404367500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     11303684                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11303684                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     11303684                       # number of overall hits
system.cpu2.icache.overall_hits::total       11303684                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6052                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6052                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6052                       # number of overall misses
system.cpu2.icache.overall_misses::total         6052                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    467712500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    467712500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    467712500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    467712500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     11309736                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11309736                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     11309736                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11309736                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000535                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000535                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000535                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000535                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 77282.303371                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 77282.303371                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 77282.303371                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 77282.303371                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          747                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    46.687500                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5645                       # number of writebacks
system.cpu2.icache.writebacks::total             5645                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          407                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          407                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          407                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          407                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5645                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5645                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5645                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5645                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    438332000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    438332000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    438332000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    438332000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000499                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000499                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000499                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000499                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 77649.601417                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 77649.601417                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 77649.601417                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 77649.601417                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5645                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     11303684                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11303684                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6052                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6052                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    467712500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    467712500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     11309736                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11309736                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000535                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000535                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 77282.303371                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 77282.303371                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          407                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          407                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5645                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5645                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    438332000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    438332000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000499                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000499                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 77649.601417                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 77649.601417                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 111404367500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           11419384                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5677                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2011.517351                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         22625117                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        22625117                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 111404367500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8358093                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8358093                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8358093                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8358093                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2172243                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2172243                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2172243                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2172243                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 176406598993                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 176406598993                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 176406598993                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 176406598993                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10530336                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10530336                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10530336                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10530336                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.206284                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.206284                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.206284                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.206284                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 81209.422239                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 81209.422239                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 81209.422239                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 81209.422239                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      6086837                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          881                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           102126                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    59.601247                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    97.888889                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1431334                       # number of writebacks
system.cpu2.dcache.writebacks::total          1431334                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       734480                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       734480                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       734480                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       734480                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1437763                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1437763                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1437763                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1437763                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 123922741997                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 123922741997                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 123922741997                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 123922741997                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.136535                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.136535                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.136535                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.136535                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 86191.355597                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 86191.355597                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 86191.355597                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 86191.355597                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1431334                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8003743                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8003743                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1974872                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1974872                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 157177520000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 157177520000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      9978615                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9978615                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.197910                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.197910                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 79588.712585                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 79588.712585                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       551714                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       551714                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      1423158                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1423158                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 122170349000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 122170349000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.142621                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.142621                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 85844.543614                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 85844.543614                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       354350                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        354350                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       197371                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       197371                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  19229078993                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  19229078993                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       551721                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       551721                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.357737                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.357737                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 97426.060531                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 97426.060531                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       182766                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       182766                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        14605                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        14605                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1752392997                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1752392997                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.026472                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.026472                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 119985.826566                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 119985.826566                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data       205589                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       205589                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          949                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          949                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     28673000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     28673000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data       206538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       206538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.004595                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.004595                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 30213.909378                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 30213.909378                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          152                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          152                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          797                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          797                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     18604000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     18604000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.003859                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.003859                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 23342.534504                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23342.534504                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data       204118                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       204118                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         2003                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2003                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     35396000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     35396000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data       206121                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       206121                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.009718                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.009718                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 17671.492761                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 17671.492761                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1989                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1989                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     33506000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     33506000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.009650                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.009650                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 16845.651081                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 16845.651081                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2577000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2577000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      2478000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2478000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          300                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            300                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          700                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          700                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     10432000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     10432000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1000                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1000                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.700000                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.700000                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 14902.857143                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 14902.857143                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          700                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          700                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      9732000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      9732000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.700000                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.700000                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 13902.857143                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 13902.857143                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 111404367500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.493021                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           10211233                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1437651                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             7.102720                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.493021                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.984157                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.984157                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23325613                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23325613                       # Number of data accesses
system.cpu3.numPwrStateTransitions                624                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          313                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    110458263.578275                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   280161207.361259                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          313    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        31000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   1264353500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            313                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    76830931000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  34573436500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 111404367500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10501853                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10501853                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10501853                       # number of overall hits
system.cpu3.icache.overall_hits::total       10501853                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         6009                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6009                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         6009                       # number of overall misses
system.cpu3.icache.overall_misses::total         6009                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    455747000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    455747000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    455747000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    455747000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10507862                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10507862                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10507862                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10507862                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000572                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000572                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000572                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000572                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 75844.067232                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 75844.067232                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 75844.067232                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 75844.067232                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1117                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    74.466667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5657                       # number of writebacks
system.cpu3.icache.writebacks::total             5657                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          352                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          352                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          352                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          352                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5657                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5657                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5657                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5657                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    431650000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    431650000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    431650000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    431650000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000538                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000538                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000538                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000538                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 76303.694538                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 76303.694538                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 76303.694538                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 76303.694538                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5657                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10501853                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10501853                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         6009                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6009                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    455747000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    455747000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10507862                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10507862                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000572                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000572                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 75844.067232                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 75844.067232                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          352                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          352                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5657                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5657                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    431650000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    431650000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000538                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000538                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 76303.694538                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 76303.694538                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 111404367500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10612802                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5689                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1865.495166                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         21021381                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        21021381                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 111404367500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      7492218                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         7492218                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      7492218                       # number of overall hits
system.cpu3.dcache.overall_hits::total        7492218                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1950351                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1950351                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1950351                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1950351                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 159417260990                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 159417260990                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 159417260990                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 159417260990                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      9442569                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      9442569                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      9442569                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      9442569                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.206549                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.206549                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.206549                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.206549                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 81737.728742                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 81737.728742                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 81737.728742                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 81737.728742                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      4739659                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         3956                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            78114                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             51                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    60.676178                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    77.568627                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1174697                       # number of writebacks
system.cpu3.dcache.writebacks::total          1174697                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       770009                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       770009                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       770009                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       770009                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1180342                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1180342                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1180342                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1180342                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 101964902494                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 101964902494                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 101964902494                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 101964902494                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.125002                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.125002                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.125002                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.125002                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 86385.897048                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 86385.897048                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 86385.897048                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 86385.897048                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1174697                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7137961                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7137961                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1751778                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1751778                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 139771044500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 139771044500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8889739                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8889739                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.197056                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.197056                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 79788.103572                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 79788.103572                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       585581                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       585581                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      1166197                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1166197                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 100191781500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 100191781500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.131185                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.131185                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 85913.256079                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 85913.256079                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       354257                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        354257                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       198573                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       198573                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  19646216490                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  19646216490                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       552830                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       552830                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.359194                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.359194                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 98936.997930                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 98936.997930                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       184428                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       184428                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        14145                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        14145                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1773120994                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1773120994                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.025587                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.025587                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 125353.198586                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 125353.198586                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       169452                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       169452                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          850                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          850                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     29038000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     29038000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       170302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       170302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.004991                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.004991                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 34162.352941                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 34162.352941                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          147                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          147                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          703                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          703                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     16619000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     16619000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.004128                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.004128                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 23640.113798                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23640.113798                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       168361                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       168361                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1528                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1528                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     25020500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     25020500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       169889                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       169889                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.008994                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.008994                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 16374.672775                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 16374.672775                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1514                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1514                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     23595500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     23595500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.008912                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.008912                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 15584.874505                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 15584.874505                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2022500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2022500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1933500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1933500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          332                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            332                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          671                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          671                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     10498000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     10498000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1003                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1003                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.668993                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.668993                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 15645.305514                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 15645.305514                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          671                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          671                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      9827000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      9827000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.668993                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.668993                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 14645.305514                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 14645.305514                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 111404367500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.832232                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9014768                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1180616                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             7.635648                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.832232                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.963507                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.963507                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         20748115                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        20748115                       # Number of data accesses
system.cpu0.numPwrStateTransitions                126                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           63                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    8844523.809524                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   16193160.825223                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           63    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       218500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    118853000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             63                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   110847162500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    557205000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 111404367500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     12984540                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12984540                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     12984540                       # number of overall hits
system.cpu0.icache.overall_hits::total       12984540                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       255100                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        255100                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       255100                       # number of overall misses
system.cpu0.icache.overall_misses::total       255100                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5781594994                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5781594994                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5781594994                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5781594994                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     13239640                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13239640                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     13239640                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13239640                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.019268                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.019268                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.019268                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.019268                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22664.033689                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22664.033689                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22664.033689                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22664.033689                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4487                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               86                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    52.174419                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       222104                       # number of writebacks
system.cpu0.icache.writebacks::total           222104                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        32994                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        32994                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        32994                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        32994                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       222106                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       222106                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       222106                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       222106                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5031708494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5031708494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5031708494                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5031708494                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.016776                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.016776                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.016776                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.016776                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22654.536546                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22654.536546                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22654.536546                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22654.536546                       # average overall mshr miss latency
system.cpu0.icache.replacements                222104                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     12984540                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12984540                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       255100                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       255100                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5781594994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5781594994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     13239640                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13239640                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.019268                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.019268                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22664.033689                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22664.033689                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        32994                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        32994                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       222106                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       222106                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5031708494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5031708494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.016776                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.016776                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22654.536546                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22654.536546                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 111404367500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999612                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           13206909                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           222139                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            59.453356                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999612                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999988                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         26701387                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        26701387                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 111404367500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     10136355                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        10136355                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     10136355                       # number of overall hits
system.cpu0.dcache.overall_hits::total       10136355                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2585754                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2585754                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2585754                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2585754                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 201821206457                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 201821206457                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 201821206457                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 201821206457                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12722109                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12722109                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12722109                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12722109                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.203249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.203249                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.203249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.203249                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 78051.201490                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78051.201490                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 78051.201490                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78051.201490                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7687926                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          915                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           132326                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    58.098378                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    70.384615                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1712101                       # number of writebacks
system.cpu0.dcache.writebacks::total          1712101                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       868016                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       868016                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       868016                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       868016                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1717738                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1717738                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1717738                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1717738                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 143536291127                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 143536291127                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 143536291127                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 143536291127                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.135020                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.135020                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.135020                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.135020                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 83561.224778                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 83561.224778                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 83561.224778                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 83561.224778                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1712101                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9379274                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9379274                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2333113                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2333113                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 179595524000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 179595524000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11712387                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11712387                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.199200                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.199200                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 76976.779093                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 76976.779093                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       645970                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       645970                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1687143                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1687143                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 140961758000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 140961758000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.144048                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.144048                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 83550.569217                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 83550.569217                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       757081                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        757081                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       252641                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       252641                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  22225682457                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  22225682457                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1009722                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1009722                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.250208                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.250208                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 87973.379052                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 87973.379052                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       222046                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       222046                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        30595                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        30595                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2574533127                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2574533127                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.030300                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.030300                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84148.819317                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84148.819317                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       232877                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       232877                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         6689                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         6689                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     61180000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     61180000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       239566                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       239566                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.027921                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.027921                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9146.359695                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9146.359695                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         6008                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         6008                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          681                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          681                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     22031500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     22031500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002843                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002843                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 32351.688693                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32351.688693                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       220610                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       220610                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         3517                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3517                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     83797500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     83797500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       224127                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       224127                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.015692                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.015692                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 23826.414558                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 23826.414558                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         3512                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3512                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     80295500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     80295500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.015670                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.015670                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 22863.183371                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 22863.183371                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       286000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       286000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       276000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       276000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3083                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3083                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          562                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          562                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     10780500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     10780500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         3645                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         3645                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.154184                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.154184                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 19182.384342                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 19182.384342                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          562                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          562                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     10218500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     10218500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.154184                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.154184                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 18182.384342                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 18182.384342                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 111404367500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.970941                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           12322094                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1715335                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.183491                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.970941                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999092                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999092                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         28094197                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        28094197                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 111404367500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              194716                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              322841                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 902                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              264999                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 992                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              249692                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1038                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              203788                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1238968                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             194716                       # number of overall hits
system.l2.overall_hits::.cpu0.data             322841                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                902                       # number of overall hits
system.l2.overall_hits::.cpu1.data             264999                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                992                       # number of overall hits
system.l2.overall_hits::.cpu2.data             249692                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1038                       # number of overall hits
system.l2.overall_hits::.cpu3.data             203788                       # number of overall hits
system.l2.overall_hits::total                 1238968                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             27390                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1385639                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4699                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1261684                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              4653                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1178248                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4619                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            967379                       # number of demand (read+write) misses
system.l2.demand_misses::total                4834311                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            27390                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1385639                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4699                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1261684                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             4653                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1178248                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4619                       # number of overall misses
system.l2.overall_misses::.cpu3.data           967379                       # number of overall misses
system.l2.overall_misses::total               4834311                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2284343500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 136631300000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    415282000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 125668713500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    417167500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 118458046000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    410023500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  97550676500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     481835552500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2284343500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 136631300000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    415282000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 125668713500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    417167500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 118458046000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    410023500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  97550676500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    481835552500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          222106                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1708480                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5601                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1526683                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5645                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1427940                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5657                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1171167                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6073279                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         222106                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1708480                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5601                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1526683                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5645                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1427940                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5657                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1171167                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6073279                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.123319                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.811036                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.838957                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.826422                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.824269                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.825138                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.816511                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.825996                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.795997                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.123319                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.811036                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.838957                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.826422                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.824269                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.825138                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.816511                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.825996                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.795997                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83400.638919                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98605.264430                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88376.675888                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99603.952733                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89655.598539                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 100537.447125                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 88768.889370                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 100840.184147                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99669.953485                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83400.638919                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98605.264430                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88376.675888                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99603.952733                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89655.598539                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 100537.447125                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 88768.889370                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 100840.184147                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99669.953485                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              651022                       # number of writebacks
system.l2.writebacks::total                    651022                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             83                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           4643                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            628                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           4892                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            718                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           4796                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            664                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           3956                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               20380                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            83                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          4643                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           628                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          4892                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           718                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          4796                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           664                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          3956                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              20380                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        27307                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1380996                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4071                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1256792                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         3935                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1173452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3955                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       963423                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4813931                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        27307                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1380996                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4071                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1256792                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         3935                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1173452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3955                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       963423                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4813931                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2006721503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 122561540538                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    331033001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 112818134555                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    329999000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 106445285041                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    324674500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  87684507561                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 432501895699                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2006721503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 122561540538                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    331033001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 112818134555                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    329999000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 106445285041                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    324674500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  87684507561                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 432501895699                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.122946                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.808319                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.726834                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.823217                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.697077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.821780                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.699134                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.822618                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.792641                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.122946                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.808319                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.726834                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.823217                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.697077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.821780                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.699134                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.822618                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.792641                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73487.439228                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88748.657156                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81314.910587                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89766.751026                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83862.515883                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 90711.239182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 82092.161820                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 91013.508668                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89843.808667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73487.439228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88748.657156                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81314.910587                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89766.751026                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83862.515883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 90711.239182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 82092.161820                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 91013.508668                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89843.808667                       # average overall mshr miss latency
system.l2.replacements                        9152756                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       717504                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           717504                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            4                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              4                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       717508                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       717508                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000006                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000006                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000006                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000006                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      4495449                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4495449                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           50                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             50                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      4495499                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4495499                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000011                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000011                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           50                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           50                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000011                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000011                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data             747                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             113                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             119                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              46                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1025                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          2309                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           836                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          1052                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           472                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4669                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     23575000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      4647500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      5648500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      2333000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     36204000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         3056                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          949                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         1171                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          518                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             5694                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.755563                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.880927                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.898377                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.911197                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.819986                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10210.047640                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5559.210526                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  5369.296578                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  4942.796610                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7754.122939                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           26                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           13                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           22                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              68                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         2283                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          823                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         1030                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          465                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4601                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     46679996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     16849999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     21764998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      9651500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     94946493                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.747055                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.867229                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.879590                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.897683                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.808044                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20446.778800                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20473.874848                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 21131.066019                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20755.913978                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20636.055857                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           442                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           181                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            91                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           118                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                832                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         2277                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         1474                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          940                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          633                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             5324                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     12230500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      7623000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      4665500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      2838500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     27357500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         2719                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1655                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data         1031                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          751                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           6156                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.837440                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.890634                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.911736                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.842876                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.864847                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5371.321915                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5171.641791                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  4963.297872                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  4484.202212                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5138.523666                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           11                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           25                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            52                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         2266                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         1449                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          930                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          627                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         5272                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     45726000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     29716500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     18753000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     12624500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    106820000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.833395                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.875529                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.902037                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.834887                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.856400                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20179.170344                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20508.281573                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20164.516129                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20134.768740                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20261.760243                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             6043                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              158                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data              204                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data              296                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6701                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          21080                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          13082                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          13063                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          13080                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               60305                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2374396500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1711848500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1698961500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1739353000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7524559500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        27123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        13240                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        13267                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        13376                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             67006                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.777200                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.988066                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.984624                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.977871                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.899994                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 112637.405123                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 130855.259135                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 130059.059940                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 132978.058104                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124775.051820                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        21080                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        13081                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        13063                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        13080                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          60304                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2163596001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1581028500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1568331500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1608553000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6921509001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.777200                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.987991                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.984624                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.977871                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.899979                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 102637.381452                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 120864.498127                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 120059.059940                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 122978.058104                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114776.946819                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        194716                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           902                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           992                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1038                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             197648                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        27390                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4699                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         4653                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4619                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            41361                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2284343500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    415282000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    417167500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    410023500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3526816500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       222106                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5601                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5645                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5657                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         239009                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.123319                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.838957                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.824269                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.816511                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.173052                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83400.638919                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88376.675888                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89655.598539                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 88768.889370                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85269.130340                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           83                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          628                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          718                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          664                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2093                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        27307                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4071                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         3935                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3955                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        39268                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2006721503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    331033001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    329999000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    324674500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2992428004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.122946                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.726834                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.697077                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.699134                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.164295                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73487.439228                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81314.910587                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83862.515883                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 82092.161820                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76205.256290                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       316798                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       264841                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       249488                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       203492                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1034619                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1364559                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1248602                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      1165185                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       954299                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4732645                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 134256903500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 123956865000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 116759084500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  95811323500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 470784176500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1681357                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1513443                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      1414673                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      1157791                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5767264                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.811582                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.825008                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.823643                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.824241                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.820605                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98388.492912                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99276.522863                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 100206.477512                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 100399.689720                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99475.911779                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         4643                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4891                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         4796                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         3956                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        18286                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1359916                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1243711                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      1160389                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       950343                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4714359                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 120397944537                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 111237106055                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 104876953541                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  86075954561                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 422587958694                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.808820                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.821776                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.820252                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.820824                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.817434                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88533.368632                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89439.673730                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 90380.858092                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 90573.566135                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89638.476555                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu0.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        18500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        18500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        18500                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 111404367500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    11277788                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9152820                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.232165                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.345387                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.496926                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.832773                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.086827                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.997135                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.069351                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        6.171792                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.060647                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        4.939162                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.567897                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.007764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.138012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001357                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.109330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.096434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000948                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.077174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  99537980                       # Number of tag accesses
system.l2.tags.data_accesses                 99537980                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 111404367500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1747648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      88382464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        260544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      80434688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        251840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      75100928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        253120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      61659072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          308090304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1747648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       260544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       251840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       253120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2513152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     41665600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41665600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          27307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1380976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4071                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1256792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           3935                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1173452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3955                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         963423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4813911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       651025                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             651025                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         15687428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        793348286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2338723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        722006595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          2260594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        674129118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          2272083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        553470868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2765513695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     15687428                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2338723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      2260594                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      2272083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22558828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      374003290                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            374003290                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      374003290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        15687428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       793348286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2338723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       722006595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         2260594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       674129118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         2272083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       553470868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3139516985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    645797.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     27306.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1361451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4071.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1246610.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      3935.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1163972.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3955.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    952899.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000407945750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        40186                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        40186                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8656398                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             607360                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4813911                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     651075                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4813911                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   651075                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  49712                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5278                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            218463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            194561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            183458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            174269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            157119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            551731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            551601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            423070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            342774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            383102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           478700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           358266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           186782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           184213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           170945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           205145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             25189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             56447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             55055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             53993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             54950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            77218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            62800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            37233                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.64                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 143985934000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                23820995000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            233314665250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30222.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48972.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2498084                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  556287                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 52.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4813911                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               651075                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  943412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1166904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  980936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  685255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  437882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  263387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  147497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   75101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   35009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   15805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   7832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   4487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  35558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  38819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  40118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  41471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  42400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  42677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  42699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  43032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  44095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  42587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  41752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  41106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  40964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  40657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  40609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2355640                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    146.983546                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   103.729084                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   179.893477                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1408590     59.80%     59.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       615878     26.14%     85.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       147610      6.27%     92.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        60070      2.55%     94.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        32521      1.38%     96.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19963      0.85%     96.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13327      0.57%     97.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9084      0.39%     97.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        48597      2.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2355640                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        40186                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     118.554372                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     73.695074                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    173.351622                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          20055     49.91%     49.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        12314     30.64%     80.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         1814      4.51%     85.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255         1956      4.87%     89.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         1386      3.45%     93.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          461      1.15%     94.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          264      0.66%     95.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          277      0.69%     95.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          259      0.64%     96.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          250      0.62%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          239      0.59%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          173      0.43%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831          132      0.33%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895          135      0.34%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959          106      0.26%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           66      0.16%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           55      0.14%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           39      0.10%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215           25      0.06%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279           35      0.09%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343           41      0.10%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407           29      0.07%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471           19      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535           22      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599           10      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663           11      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         40186                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        40186                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.070472                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.066161                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.390519                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            38673     96.24%     96.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              522      1.30%     97.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              743      1.85%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              185      0.46%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               49      0.12%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         40186                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              304908736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3181568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41331712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               308090304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41668800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2736.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       371.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2765.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    374.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  111404334500                       # Total gap between requests
system.mem_ctrls.avgGap                      20385.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1747584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     87132864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       260544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     79783040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       251840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     74494208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       253120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     60985536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     41331712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15686853.569722030312                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 782131490.491160511971                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2338723.389816830866                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 716157200.928410649300                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 2260593.598361392505                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 668683011.911539316177                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 2272083.273575427942                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 547425001.088938474655                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 371006208.531276822090                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        27307                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1380976                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4071                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1256792                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         3935                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1173452                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3955                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       963423                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       651075                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    876148000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  65494241500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    160077250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  60790248250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    164464750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  57853864000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    158478500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  47817143000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2760209126250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32085.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47426.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39321.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48369.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41795.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     49302.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     40070.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     49632.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4239464.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    56.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9232177080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4907033670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16492878780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1886461020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       8794269120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      50444239620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        299917440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        92056976730                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        826.331847                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    368118500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3720080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 107316169000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7587063960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4032620130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17523502080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1484656740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       8794269120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      50326066080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        399432000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        90147610110                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        809.192782                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    634873500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3720080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 107049414000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                548                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          275                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    50021687.272727                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   105451393.777153                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          275    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       120500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    395540000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            275                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    97648403500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  13755964000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 111404367500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11865506                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11865506                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11865506                       # number of overall hits
system.cpu1.icache.overall_hits::total       11865506                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6075                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6075                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6075                       # number of overall misses
system.cpu1.icache.overall_misses::total         6075                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    467815998                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    467815998                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    467815998                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    467815998                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     11871581                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11871581                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     11871581                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11871581                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000512                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000512                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000512                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000512                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 77006.748642                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 77006.748642                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 77006.748642                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 77006.748642                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          684                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    62.181818                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5601                       # number of writebacks
system.cpu1.icache.writebacks::total             5601                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          474                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          474                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          474                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          474                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5601                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5601                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5601                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5601                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    435196498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    435196498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    435196498                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    435196498                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000472                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000472                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000472                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000472                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 77699.785395                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 77699.785395                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 77699.785395                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 77699.785395                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5601                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11865506                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11865506                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6075                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6075                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    467815998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    467815998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     11871581                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11871581                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000512                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000512                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 77006.748642                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 77006.748642                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          474                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          474                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5601                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5601                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    435196498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    435196498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000472                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000472                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 77699.785395                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 77699.785395                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 111404367500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11981398                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5633                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2127.001243                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         23748763                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        23748763                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 111404367500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8632244                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8632244                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8632244                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8632244                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2280034                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2280034                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2280034                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2280034                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 184104404495                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 184104404495                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 184104404495                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 184104404495                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     10912278                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     10912278                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     10912278                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     10912278                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.208942                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.208942                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.208942                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.208942                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 80746.341719                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80746.341719                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 80746.341719                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80746.341719                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6712119                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          546                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           114837                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    58.449097                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          182                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1530153                       # number of writebacks
system.cpu1.dcache.writebacks::total          1530153                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       743793                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       743793                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       743793                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       743793                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1536241                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1536241                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1536241                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1536241                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 131489083998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 131489083998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 131489083998                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 131489083998                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.140781                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.140781                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.140781                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.140781                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85591.443008                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85591.443008                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85591.443008                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85591.443008                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1530153                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8278867                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8278867                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2080707                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2080707                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 164731444000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 164731444000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10359574                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10359574                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.200849                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.200849                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 79170.899122                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79170.899122                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       558793                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       558793                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1521914                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1521914                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 129730909000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 129730909000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.146909                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.146909                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85241.944683                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85241.944683                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       353377                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        353377                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       199327                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       199327                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  19372960495                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  19372960495                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       552704                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       552704                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.360640                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.360640                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 97191.853061                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 97191.853061                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       185000                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       185000                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        14327                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        14327                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1758174998                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1758174998                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.025922                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.025922                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 122717.596008                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 122717.596008                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       214218                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       214218                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          911                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          911                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     31255000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     31255000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       215129                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       215129                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.004235                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.004235                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 34308.452250                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 34308.452250                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          186                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          186                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          725                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          725                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     17173000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     17173000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003370                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003370                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 23686.896552                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23686.896552                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       212293                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       212293                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2463                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2463                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     54229000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     54229000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       214756                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       214756                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.011469                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.011469                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 22017.458384                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 22017.458384                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2449                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2449                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     51836000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     51836000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.011404                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.011404                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 21166.190282                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 21166.190282                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1310500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1310500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1254500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1254500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          342                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            342                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          588                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          588                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      8826500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      8826500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          930                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          930                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.632258                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.632258                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 15011.054422                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 15011.054422                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          588                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          588                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      8238500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      8238500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.632258                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.632258                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 14011.054422                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 14011.054422                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 111404367500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.612807                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10600661                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1536221                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.900479                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.612807                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.987900                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.987900                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24222379                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24222379                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 111404367500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6040126                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1368530                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      5369778                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8501739                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8117                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9210                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          17327                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          254                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          254                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            68337                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           68337                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        239010                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5801116                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       666317                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5148868                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16803                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4599458                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16935                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4302739                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        16971                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3530370                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              18298461                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     28429440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    218917120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       716928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    195637376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       722560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    182993472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       724096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    150135168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              778276160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9193676                       # Total snoops (count)
system.tol2bus.snoopTraffic                  43933440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15278806                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.456087                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.711251                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9667079     63.27%     63.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4777977     31.27%     94.54% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 400509      2.62%     97.16% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 343488      2.25%     99.41% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  89753      0.59%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15278806                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12194033835                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2163471425                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8832143                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1776697909                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8824672                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2582666192                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         333253784                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2311586586                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8721230                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
