{"auto_keywords": [{"score": 0.05007852962010532, "phrase": "dedicated_hardware_implementations"}, {"score": 0.004721162131188487, "phrase": "gaussian_function"}, {"score": 0.004406994912939125, "phrase": "simple_and_area-efficient_differential_gaussian_circuit"}, {"score": 0.0040334640350288, "phrase": "gaussian_functions"}, {"score": 0.003802135020791801, "phrase": "artificial_neural_networks"}, {"score": 0.0036914757355166966, "phrase": "transfer_function"}, {"score": 0.003584025547693836, "phrase": "support_vector_machines"}, {"score": 0.003479692058963528, "phrase": "kernel_function"}, {"score": 0.003247868216333148, "phrase": "membership_function"}, {"score": 0.0031223774204093713, "phrase": "proposed_gaussian_circuit"}, {"score": 0.002538687900036229, "phrase": "process_variations"}, {"score": 0.0023928819778638055, "phrase": "chip_area"}, {"score": 0.0021049977753042253, "phrase": "elsevier_b.v."}], "paper_keywords": ["Gaussian function", " Gaussian circuit", " Machine learning hardware"], "paper_abstract": "A simple and area-efficient differential Gaussian circuit is presented for machine learning dedicated hardware implementations, where Gaussian functions are needed, e.g. for artificial neural networks (as transfer function), support vector machines (as kernel function) and fuzzy logic (as membership function). The proposed Gaussian circuit consists of only 4 transistors. Simulations in the 0.18-mu m CMOS UMC technology show that the proposed circuit is more accurate, less susceptible to the process variations and requires less on-chip area when compared to state-of-the-art. (C) 2013 Elsevier B.V. All rights reserved.", "paper_title": "Area-efficient differential Gaussian circuit for dedicated hardware implementations of Gaussian function based machine learning algorithms", "paper_id": "WOS:000323693700034"}