/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [10:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  reg [3:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [11:0] celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire [2:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [6:0] celloutsig_0_39z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [6:0] celloutsig_0_42z;
  wire [2:0] celloutsig_0_43z;
  wire [11:0] celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire [2:0] celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [3:0] celloutsig_0_56z;
  wire [6:0] celloutsig_0_57z;
  wire [9:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire [3:0] celloutsig_0_63z;
  wire celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire celloutsig_0_74z;
  wire [2:0] celloutsig_0_77z;
  wire [10:0] celloutsig_0_78z;
  wire celloutsig_0_79z;
  wire [31:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_54z = ~((celloutsig_0_31z | in_data[17]) & (celloutsig_0_21z | celloutsig_0_44z[8]));
  assign celloutsig_0_65z = ~((celloutsig_0_55z | celloutsig_0_57z[6]) & (celloutsig_0_56z[1] | celloutsig_0_39z[3]));
  assign celloutsig_1_3z = ~((celloutsig_1_0z | celloutsig_1_0z) & (in_data[178] | in_data[130]));
  assign celloutsig_1_7z = ~((celloutsig_1_5z | in_data[120]) & (celloutsig_1_3z | celloutsig_1_3z));
  assign celloutsig_0_11z = ~((celloutsig_0_6z | 1'h1) & (celloutsig_0_0z[10] | celloutsig_0_9z));
  assign celloutsig_0_1z = ~((in_data[79] | celloutsig_0_0z[4]) & (in_data[74] | celloutsig_0_0z[0]));
  assign celloutsig_0_12z = ~((celloutsig_0_11z | celloutsig_0_2z) & (celloutsig_0_8z | celloutsig_0_9z));
  assign celloutsig_0_16z = ~((celloutsig_0_15z[0] | celloutsig_0_14z[2]) & (celloutsig_0_1z | celloutsig_0_13z[0]));
  assign celloutsig_0_23z = ~((celloutsig_0_6z | celloutsig_0_8z) & (celloutsig_0_12z | celloutsig_0_2z));
  assign celloutsig_0_29z = celloutsig_0_7z[12] | ~(in_data[92]);
  assign celloutsig_0_5z = in_data[36] | ~(celloutsig_0_2z);
  assign celloutsig_0_62z = celloutsig_0_41z | ~(celloutsig_0_43z[0]);
  assign celloutsig_0_6z = celloutsig_0_5z | ~(in_data[34]);
  assign celloutsig_0_74z = celloutsig_0_25z[11] | ~(celloutsig_0_63z[2]);
  assign celloutsig_0_79z = celloutsig_0_78z[10] | ~(celloutsig_0_55z);
  assign celloutsig_1_4z = celloutsig_1_3z | ~(celloutsig_1_2z[3]);
  assign celloutsig_1_18z = celloutsig_1_4z | ~(in_data[146]);
  assign celloutsig_0_20z = celloutsig_0_0z[6] | ~(celloutsig_0_19z[2]);
  assign celloutsig_0_21z = celloutsig_0_1z | ~(celloutsig_0_0z[3]);
  assign celloutsig_0_2z = celloutsig_0_0z[1] | ~(in_data[80]);
  assign celloutsig_0_34z = celloutsig_0_27z ^ celloutsig_0_9z;
  assign celloutsig_0_38z = celloutsig_0_20z ^ celloutsig_0_18z[1];
  assign celloutsig_0_47z = celloutsig_0_25z[0] ^ celloutsig_0_36z[1];
  assign celloutsig_0_66z = celloutsig_0_3z[0] ^ celloutsig_0_55z;
  assign celloutsig_1_5z = celloutsig_1_1z[0] ^ celloutsig_1_2z[3];
  assign celloutsig_1_19z = celloutsig_1_6z ^ celloutsig_1_7z;
  assign celloutsig_0_3z = in_data[20:13] + celloutsig_0_0z[9:2];
  assign celloutsig_0_51z = { celloutsig_0_26z[2], celloutsig_0_34z, celloutsig_0_11z } + in_data[9:7];
  assign celloutsig_0_57z = celloutsig_0_42z + { in_data[8:5], celloutsig_0_11z, celloutsig_0_38z, celloutsig_0_29z };
  assign celloutsig_0_63z = { celloutsig_0_51z, celloutsig_0_47z } + { celloutsig_0_58z[7:5], celloutsig_0_31z };
  assign celloutsig_0_78z = { celloutsig_0_15z[1], celloutsig_0_34z, celloutsig_0_62z, celloutsig_0_65z, celloutsig_0_57z } + { celloutsig_0_77z[2:1], celloutsig_0_72z, celloutsig_0_62z, celloutsig_0_20z, celloutsig_0_51z, celloutsig_0_19z };
  assign celloutsig_1_2z = in_data[159:150] + { in_data[145:137], celloutsig_1_0z };
  assign celloutsig_0_14z = { in_data[12], celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_6z } + { celloutsig_0_0z[7:4], celloutsig_0_1z };
  assign celloutsig_0_15z = { celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_12z } + celloutsig_0_13z[2:0];
  assign celloutsig_0_18z = { celloutsig_0_0z[7:6], celloutsig_0_9z, celloutsig_0_2z } + celloutsig_0_13z[4:1];
  assign celloutsig_0_19z = { celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_8z } + { in_data[39:38], celloutsig_0_1z };
  assign celloutsig_0_26z = { celloutsig_0_14z, celloutsig_0_11z } + { celloutsig_0_13z[3:0], celloutsig_0_16z, celloutsig_0_8z };
  assign celloutsig_0_30z = { in_data[5], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_14z } || 1'h1;
  assign celloutsig_0_41z = in_data[42:39] || celloutsig_0_22z;
  assign celloutsig_0_53z = { celloutsig_0_7z[1:0], celloutsig_0_47z } || { celloutsig_0_43z[0], celloutsig_0_16z, celloutsig_0_47z };
  assign celloutsig_0_72z = { celloutsig_0_3z[5:3], celloutsig_0_18z } || { celloutsig_0_44z[4:1], celloutsig_0_30z, celloutsig_0_53z };
  assign celloutsig_0_8z = celloutsig_0_0z[10:8] || in_data[2:0];
  assign celloutsig_1_0z = in_data[188:176] || in_data[172:160];
  assign celloutsig_0_9z = { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_6z } || { in_data[38:30], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_10z = celloutsig_0_7z[15:1] || { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[58:48] * in_data[39:29];
  assign celloutsig_0_36z = in_data[9:7] * celloutsig_0_7z[29:27];
  assign celloutsig_0_42z = celloutsig_0_0z[10:4] * { celloutsig_0_0z[6:1], celloutsig_0_16z };
  assign celloutsig_0_44z[11:1] = { in_data[63:55], celloutsig_0_1z, celloutsig_0_29z } * { celloutsig_0_0z[5], celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_30z };
  assign celloutsig_0_56z = { celloutsig_0_7z[7:5], celloutsig_0_21z } * { celloutsig_0_15z[2:1], celloutsig_0_37z, celloutsig_0_8z };
  assign celloutsig_0_77z = { celloutsig_0_2z, celloutsig_0_74z, celloutsig_0_66z } * { celloutsig_0_19z[1:0], celloutsig_0_54z };
  assign celloutsig_0_13z = in_data[10:4] * in_data[29:23];
  assign celloutsig_0_25z = { celloutsig_0_7z[25:15], celloutsig_0_23z } * in_data[31:20];
  assign celloutsig_0_39z = celloutsig_0_0z[10:4] ~^ celloutsig_0_25z[8:2];
  assign celloutsig_0_43z = celloutsig_0_19z ~^ { celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_2z };
  assign celloutsig_0_58z = celloutsig_0_25z[10:1] ~^ { celloutsig_0_43z[0], celloutsig_0_57z, celloutsig_0_1z, celloutsig_0_53z };
  assign celloutsig_0_7z = { in_data[60:38], celloutsig_0_3z, celloutsig_0_5z } ~^ { in_data[40:10], celloutsig_0_1z };
  assign celloutsig_1_1z = { in_data[176], celloutsig_1_0z, celloutsig_1_0z } ~^ in_data[134:132];
  assign celloutsig_0_31z = ~((celloutsig_0_16z & celloutsig_0_5z) | celloutsig_0_14z[2]);
  assign celloutsig_0_37z = ~((celloutsig_0_14z[3] & celloutsig_0_21z) | celloutsig_0_34z);
  assign celloutsig_0_55z = ~((celloutsig_0_20z & celloutsig_0_30z) | celloutsig_0_54z);
  assign celloutsig_1_6z = ~((celloutsig_1_4z & celloutsig_1_2z[1]) | celloutsig_1_4z);
  assign celloutsig_0_27z = ~((celloutsig_0_3z[6] & celloutsig_0_0z[7]) | celloutsig_0_16z);
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_22z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_22z = in_data[10:7];
  assign celloutsig_0_44z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_78z, celloutsig_0_79z };
endmodule
