/**
 * \brief Instance header file for ATSAMC21J18AU
 *
 * Copyright (c) 2021 Microchip Technology Inc. and its subsidiaries.
 *
 * Subject to your compliance with these terms, you may use Microchip software and any derivatives
 * exclusively with Microchip products. It is your responsibility to comply with third party license
 * terms applicable to your use of third party software (including open source software) that may
 * accompany Microchip software.
 *
 * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY,
 * APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND
 * FITNESS FOR A PARTICULAR PURPOSE.
 *
 * IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL
 * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF
 * MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT
 * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THIS SOFTWARE WILL NOT
 * EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.
 *
 */

/* file generated from device description version 2020-12-11T17:47:32Z */
#ifndef _SAMC21_PTC_INSTANCE_
#define _SAMC21_PTC_INSTANCE_


/* ========== Instance Parameter definitions for PTC peripheral ========== */
#define PTC_DMAC_ID_EOC                          _UL_(46)   /* Index of DMA EOC trigger */
#define PTC_DMAC_ID_SEQ                          _UL_(48)   /* Index of DMA SEQ trigger */
#define PTC_DMAC_ID_WCOMP                        _UL_(47)   /* Index of DMA WCOMP trigger */
#define PTC_GCLK_ID                              _UL_(37)   /* Index of Generic Clock */
#define PTC_X_LINES_NUM                          _UL_(16)   /* Number of X lines */
#define PTC_Y_LINES_NUM                          _UL_(32)   /* Number of Y lines */
#define PTC_SELF_CAP_CHANNELS_NUM                _UL_(32)   /* Number of self-capacitance channels */
#define PTC_MUTUAL_CAP_CHANNELS_NUM              _UL_(256)  /* Number of mutual-capacitance channels */
#define PTC_INSTANCE_ID                          _UL_(86)   

#endif /* _SAMC21_PTC_INSTANCE_ */
