Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec  2 11:09:53 2019
| Host         : lenovo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file controller_control_sets_placed.rpt
| Design       : controller
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            4 |
| No           | No                    | Yes                    |              14 |            4 |
| No           | Yes                   | No                     |              47 |           17 |
| Yes          | No                    | No                     |             128 |           43 |
| Yes          | No                    | Yes                    |             141 |           49 |
| Yes          | Yes                   | No                     |              20 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+----------------------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal           |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------+----------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                   |                                  |                4 |              4 |
|  clk_IBUF_BUFG | u/urx/held_bits_0                 | rst_IBUF                         |                1 |              4 |
|  clk_IBUF_BUFG | u/urx/E[0]                        | rst_IBUF                         |                2 |              5 |
|  clk_IBUF_BUFG | u/urx/rx_data_fresh_reg_3[0]      | rst_IBUF                         |                3 |              8 |
|  clk_IBUF_BUFG | u/utx/uart_byte_counter_reg[4][0] | rst_IBUF                         |                2 |              8 |
|  clk_IBUF_BUFG | u/urx/rx_data[7]_i_1_n_0          | rst_IBUF                         |                1 |              8 |
|  clk_IBUF_BUFG | u/urx/rx_shift_1                  | rst_IBUF                         |                2 |              8 |
|  clk_IBUF_BUFG |                                   | u/utx/sample_cntr[15]_i_1_n_0    |                5 |             16 |
|  clk_IBUF_BUFG |                                   | u/urx/sample_cntr[15]_i_1__0_n_0 |                4 |             16 |
|  clk_IBUF_BUFG |                                   | rst_IBUF                         |               12 |             29 |
|  clk_IBUF_BUFG | u/urx/rx_data_fresh_reg_3[1]      | rst_IBUF                         |               42 |            120 |
|  clk_IBUF_BUFG | u/utx/tx_data_ack_reg_1           |                                  |               43 |            128 |
+----------------+-----------------------------------+----------------------------------+------------------+----------------+


