{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730587491271 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730587491272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 18:44:51 2024 " "Processing started: Sat Nov 02 18:44:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730587491272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730587491272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CEG3155Project -c CEG3155Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off CEG3155Project -c CEG3155Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730587491272 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1730587491467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficlighttoplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trafficlighttoplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trafficLighttopLevel-basic " "Found design unit 1: trafficLighttopLevel-basic" {  } { { "trafficLighttopLevel.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/trafficLighttopLevel.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730587491716 ""} { "Info" "ISGN_ENTITY_NAME" "1 trafficLighttopLevel " "Found entity 1: trafficLighttopLevel" {  } { { "trafficLighttopLevel.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/trafficLighttopLevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730587491716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730587491716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4to1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1_1bit-structural " "Found design unit 1: mux_4to1_1bit-structural" {  } { { "mux_4to1_1bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/mux_4to1_1bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730587491718 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1_1bit " "Found entity 1: mux_4to1_1bit" {  } { { "mux_4to1_1bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/mux_4to1_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730587491718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730587491718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2to1_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_4bit-structural " "Found design unit 1: mux_2to1_4bit-structural" {  } { { "mux_2to1_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/mux_2to1_4bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730587491719 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_4bit " "Found entity 1: mux_2to1_4bit" {  } { { "mux_2to1_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/mux_2to1_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730587491719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730587491719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1_2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2to1_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_2bit-structural " "Found design unit 1: mux_2to1_2bit-structural" {  } { { "mux_2to1_2bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/mux_2to1_2bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730587491720 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_2bit " "Found entity 1: mux_2to1_2bit" {  } { { "mux_2to1_2bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/mux_2to1_2bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730587491720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730587491720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2to1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_1bit-structural " "Found design unit 1: mux_2to1_1bit-structural" {  } { { "mux_2to1_1bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/mux_2to1_1bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730587491721 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_1bit " "Found entity 1: mux_2to1_1bit" {  } { { "mux_2to1_1bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/mux_2to1_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730587491721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730587491721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equality_comparator_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file equality_comparator_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 equality_Comparator_4bit-basic " "Found design unit 1: equality_Comparator_4bit-basic" {  } { { "equality_Comparator_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/equality_Comparator_4bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730587491723 ""} { "Info" "ISGN_ENTITY_NAME" "1 equality_Comparator_4bit " "Found entity 1: equality_Comparator_4bit" {  } { { "equality_Comparator_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/equality_Comparator_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730587491723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730587491723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enabledsrlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enabledsrlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enabledSRLatch-rtl " "Found design unit 1: enabledSRLatch-rtl" {  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/enabledsrlatch.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730587491724 ""} { "Info" "ISGN_ENTITY_NAME" "1 enabledSRLatch " "Found entity 1: enabledSRLatch" {  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/enabledsrlatch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730587491724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730587491724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dFF_8bit-rtl " "Found design unit 1: dFF_8bit-rtl" {  } { { "dff_8bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/dff_8bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730587491726 ""} { "Info" "ISGN_ENTITY_NAME" "1 dFF_8bit " "Found entity 1: dFF_8bit" {  } { { "dff_8bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/dff_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730587491726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730587491726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_FF-rtl " "Found design unit 1: d_FF-rtl" {  } { { "d_FF.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/d_FF.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730587491727 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_FF " "Found entity 1: d_FF" {  } { { "d_FF.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/d_FF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730587491727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730587491727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_4bit-Structural " "Found design unit 1: counter_4bit-Structural" {  } { { "counter_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/counter_4bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730587491730 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_4bit " "Found entity 1: counter_4bit" {  } { { "counter_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/counter_4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730587491730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730587491730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_7segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_to_7Segment-Structural " "Found design unit 1: BCD_to_7Segment-Structural" {  } { { "BCD_to_7Segment.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/BCD_to_7Segment.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730587491733 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_7Segment " "Found entity 1: BCD_to_7Segment" {  } { { "BCD_to_7Segment.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/BCD_to_7Segment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730587491733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730587491733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "clk_div.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/clk_div.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730587491734 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/clk_div.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730587491734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730587491734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-rtl " "Found design unit 1: debouncer-rtl" {  } { { "debouncer.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/debouncer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730587491736 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/debouncer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730587491736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730587491736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debuggabletrafficlightcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debuggabletrafficlightcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debuggableTrafficLightController-basic " "Found design unit 1: debuggableTrafficLightController-basic" {  } { { "debuggableTrafficLightController.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/debuggableTrafficLightController.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730587491737 ""} { "Info" "ISGN_ENTITY_NAME" "1 debuggableTrafficLightController " "Found entity 1: debuggableTrafficLightController" {  } { { "debuggableTrafficLightController.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/debuggableTrafficLightController.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730587491737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730587491737 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "debuggableTrafficLightController " "Elaborating entity \"debuggableTrafficLightController\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1730587491759 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TxD debuggableTrafficLightController.vhd(8) " "VHDL Signal Declaration warning at debuggableTrafficLightController.vhd(8): used implicit default value for signal \"TxD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "debuggableTrafficLightController.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/debuggableTrafficLightController.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730587491761 "|debuggableTrafficLightController"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MSTL debuggableTrafficLightController.vhd(9) " "VHDL Signal Declaration warning at debuggableTrafficLightController.vhd(9): used implicit default value for signal \"MSTL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "debuggableTrafficLightController.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/debuggableTrafficLightController.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730587491762 "|debuggableTrafficLightController"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SSTL debuggableTrafficLightController.vhd(9) " "VHDL Signal Declaration warning at debuggableTrafficLightController.vhd(9): used implicit default value for signal \"SSTL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "debuggableTrafficLightController.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/debuggableTrafficLightController.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730587491762 "|debuggableTrafficLightController"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "transitoryMSTL debuggableTrafficLightController.vhd(58) " "Verilog HDL or VHDL warning at debuggableTrafficLightController.vhd(58): object \"transitoryMSTL\" assigned a value but never read" {  } { { "debuggableTrafficLightController.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/debuggableTrafficLightController.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1730587491762 "|debuggableTrafficLightController"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "transitorySSTL debuggableTrafficLightController.vhd(58) " "Verilog HDL or VHDL warning at debuggableTrafficLightController.vhd(58): object \"transitorySSTL\" assigned a value but never read" {  } { { "debuggableTrafficLightController.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/debuggableTrafficLightController.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1730587491762 "|debuggableTrafficLightController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:debouncer_SCSS " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:debouncer_SCSS\"" {  } { { "debuggableTrafficLightController.vhd" "debouncer_SCSS" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/debuggableTrafficLightController.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730587491770 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_q1Output debouncer.vhd(14) " "Verilog HDL or VHDL warning at debouncer.vhd(14): object \"int_q1Output\" assigned a value but never read" {  } { { "debouncer.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/debouncer.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1730587491771 "|debuggableTrafficLightController|debouncer:debouncer_SCSS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_FF debouncer:debouncer_SCSS\|d_FF:first " "Elaborating entity \"d_FF\" for hierarchy \"debouncer:debouncer_SCSS\|d_FF:first\"" {  } { { "debouncer.vhd" "first" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/debouncer.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730587491774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_1bit debouncer:debouncer_SCSS\|d_FF:first\|mux_2to1_1bit:mux_2to1_1bit_decide " "Elaborating entity \"mux_2to1_1bit\" for hierarchy \"debouncer:debouncer_SCSS\|d_FF:first\|mux_2to1_1bit:mux_2to1_1bit_decide\"" {  } { { "d_FF.vhd" "mux_2to1_1bit_decide" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/d_FF.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730587491775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enabledSRLatch debouncer:debouncer_SCSS\|d_FF:first\|enabledSRLatch:masterLatch " "Elaborating entity \"enabledSRLatch\" for hierarchy \"debouncer:debouncer_SCSS\|d_FF:first\|enabledSRLatch:masterLatch\"" {  } { { "d_FF.vhd" "masterLatch" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/d_FF.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730587491776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:clk_div_inst " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:clk_div_inst\"" {  } { { "debuggableTrafficLightController.vhd" "clk_div_inst" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/debuggableTrafficLightController.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730587491807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trafficLighttopLevel trafficLighttopLevel:trafficLighttopLevel_inst " "Elaborating entity \"trafficLighttopLevel\" for hierarchy \"trafficLighttopLevel:trafficLighttopLevel_inst\"" {  } { { "debuggableTrafficLightController.vhd" "trafficLighttopLevel_inst" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/debuggableTrafficLightController.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730587491808 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MSTLIsRed trafficLighttopLevel.vhd(89) " "Verilog HDL or VHDL warning at trafficLighttopLevel.vhd(89): object \"MSTLIsRed\" assigned a value but never read" {  } { { "trafficLighttopLevel.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/trafficLighttopLevel.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1730587491809 "|debuggableTrafficLightController|trafficLighttopLevel:trafficLighttopLevel_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "debouncedSSCS trafficLighttopLevel.vhd(96) " "VHDL Signal Declaration warning at trafficLighttopLevel.vhd(96): used implicit default value for signal \"debouncedSSCS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "trafficLighttopLevel.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/trafficLighttopLevel.vhd" 96 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730587491809 "|debuggableTrafficLightController|trafficLighttopLevel:trafficLighttopLevel_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_4bit trafficLighttopLevel:trafficLighttopLevel_inst\|counter_4bit:counter_4bit_MSLTimer " "Elaborating entity \"counter_4bit\" for hierarchy \"trafficLighttopLevel:trafficLighttopLevel_inst\|counter_4bit:counter_4bit_MSLTimer\"" {  } { { "trafficLighttopLevel.vhd" "counter_4bit_MSLTimer" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/trafficLighttopLevel.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730587491816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_4bit trafficLighttopLevel:trafficLighttopLevel_inst\|counter_4bit:counter_4bit_MSLTimer\|mux_2to1_4bit:mux_2to1_4bit_inst " "Elaborating entity \"mux_2to1_4bit\" for hierarchy \"trafficLighttopLevel:trafficLighttopLevel_inst\|counter_4bit:counter_4bit_MSLTimer\|mux_2to1_4bit:mux_2to1_4bit_inst\"" {  } { { "counter_4bit.vhd" "mux_2to1_4bit_inst" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/counter_4bit.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730587491823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equality_Comparator_4bit trafficLighttopLevel:trafficLighttopLevel_inst\|equality_Comparator_4bit:equality_Comparator_4bit_MSLT_MSC " "Elaborating entity \"equality_Comparator_4bit\" for hierarchy \"trafficLighttopLevel:trafficLighttopLevel_inst\|equality_Comparator_4bit:equality_Comparator_4bit_MSLT_MSC\"" {  } { { "trafficLighttopLevel.vhd" "equality_Comparator_4bit_MSLT_MSC" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/trafficLighttopLevel.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730587491825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_to_7Segment trafficLighttopLevel:trafficLighttopLevel_inst\|BCD_to_7Segment:BCD_to_7Segment_inst " "Elaborating entity \"BCD_to_7Segment\" for hierarchy \"trafficLighttopLevel:trafficLighttopLevel_inst\|BCD_to_7Segment:BCD_to_7Segment_inst\"" {  } { { "trafficLighttopLevel.vhd" "BCD_to_7Segment_inst" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/trafficLighttopLevel.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730587491859 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TxD GND " "Pin \"TxD\" is stuck at GND" {  } { { "debuggableTrafficLightController.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/debuggableTrafficLightController.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730587492310 "|debuggableTrafficLightController|TxD"} { "Warning" "WMLS_MLS_STUCK_PIN" "MSTL\[0\] GND " "Pin \"MSTL\[0\]\" is stuck at GND" {  } { { "debuggableTrafficLightController.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/debuggableTrafficLightController.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730587492310 "|debuggableTrafficLightController|MSTL[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MSTL\[1\] GND " "Pin \"MSTL\[1\]\" is stuck at GND" {  } { { "debuggableTrafficLightController.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/debuggableTrafficLightController.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730587492310 "|debuggableTrafficLightController|MSTL[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MSTL\[2\] GND " "Pin \"MSTL\[2\]\" is stuck at GND" {  } { { "debuggableTrafficLightController.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/debuggableTrafficLightController.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730587492310 "|debuggableTrafficLightController|MSTL[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSTL\[0\] GND " "Pin \"SSTL\[0\]\" is stuck at GND" {  } { { "debuggableTrafficLightController.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/debuggableTrafficLightController.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730587492310 "|debuggableTrafficLightController|SSTL[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSTL\[1\] GND " "Pin \"SSTL\[1\]\" is stuck at GND" {  } { { "debuggableTrafficLightController.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/debuggableTrafficLightController.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730587492310 "|debuggableTrafficLightController|SSTL[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSTL\[2\] GND " "Pin \"SSTL\[2\]\" is stuck at GND" {  } { { "debuggableTrafficLightController.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/debuggableTrafficLightController.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730587492310 "|debuggableTrafficLightController|SSTL[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SegmentOut\[7\] GND " "Pin \"SegmentOut\[7\]\" is stuck at GND" {  } { { "debuggableTrafficLightController.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/debuggableTrafficLightController.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730587492310 "|debuggableTrafficLightController|SegmentOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SegmentOut\[10\] GND " "Pin \"SegmentOut\[10\]\" is stuck at GND" {  } { { "debuggableTrafficLightController.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/debuggableTrafficLightController.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730587492310 "|debuggableTrafficLightController|SegmentOut[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SegmentOut\[11\] GND " "Pin \"SegmentOut\[11\]\" is stuck at GND" {  } { { "debuggableTrafficLightController.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/debuggableTrafficLightController.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730587492310 "|debuggableTrafficLightController|SegmentOut[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SegmentOut\[12\] GND " "Pin \"SegmentOut\[12\]\" is stuck at GND" {  } { { "debuggableTrafficLightController.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/debuggableTrafficLightController.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730587492310 "|debuggableTrafficLightController|SegmentOut[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SegmentOut\[13\] GND " "Pin \"SegmentOut\[13\]\" is stuck at GND" {  } { { "debuggableTrafficLightController.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/debuggableTrafficLightController.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730587492310 "|debuggableTrafficLightController|SegmentOut[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1730587492310 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1730587492389 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1730587492642 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730587492642 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SSCS " "No output dependent on input pin \"SSCS\"" {  } { { "debuggableTrafficLightController.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/debuggableTrafficLightController.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730587492671 "|debuggableTrafficLightController|SSCS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RxD " "No output dependent on input pin \"RxD\"" {  } { { "debuggableTrafficLightController.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/debuggableTrafficLightController.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730587492671 "|debuggableTrafficLightController|RxD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW1\[0\] " "No output dependent on input pin \"SW1\[0\]\"" {  } { { "debuggableTrafficLightController.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/debuggableTrafficLightController.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730587492671 "|debuggableTrafficLightController|SW1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW1\[1\] " "No output dependent on input pin \"SW1\[1\]\"" {  } { { "debuggableTrafficLightController.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/debuggableTrafficLightController.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730587492671 "|debuggableTrafficLightController|SW1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW1\[2\] " "No output dependent on input pin \"SW1\[2\]\"" {  } { { "debuggableTrafficLightController.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/debuggableTrafficLightController.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730587492671 "|debuggableTrafficLightController|SW1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW1\[3\] " "No output dependent on input pin \"SW1\[3\]\"" {  } { { "debuggableTrafficLightController.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/debuggableTrafficLightController.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730587492671 "|debuggableTrafficLightController|SW1[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1730587492671 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "158 " "Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1730587492671 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1730587492671 ""} { "Info" "ICUT_CUT_TM_LCELLS" "124 " "Implemented 124 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1730587492671 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1730587492671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730587492693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 18:44:52 2024 " "Processing ended: Sat Nov 02 18:44:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730587492693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730587492693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730587492693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730587492693 ""}
