// Seed: 3186045976
module module_0 ();
  supply0 id_2;
  assign id_1 = id_2;
  parameter id_3 = id_2 * -1;
  assign module_1.type_18 = 0;
  wire id_4, id_5;
  initial @(posedge -1);
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input uwire id_2,
    output supply1 id_3,
    input tri1 id_4,
    input supply0 id_5,
    input logic id_6,
    input tri0 id_7,
    input supply1 id_8,
    output wor id_9,
    output wand id_10,
    id_15,
    output tri0 id_11,
    output logic id_12,
    input uwire id_13
);
  assign id_10 = id_0;
  assign id_11 = 1;
  genvar id_16;
  wire id_17;
  always id_12 <= id_6;
  module_0 modCall_1 ();
endmodule
