{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info: Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd " "Info: Source file: D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd has changed." {  } {  } 0 0 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 0 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info: Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd " "Info: Source file: D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd has changed." {  } {  } 0 0 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 0 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info: Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd " "Info: Source file: D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd has changed." {  } {  } 0 0 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 0 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 10:08:34 2014 " "Info: Processing started: Mon Jun 30 10:08:34 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Medipix_prj -c Medipix_prj " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Medipix_prj -c Medipix_prj" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Info: Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 0 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "8 4 " "Warning: Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 0 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/vhd/pck_crc32_d4.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file modules/m_medoip/vhd/pck_crc32_d4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCK_CRC32_D4 " "Info: Found design unit 1: PCK_CRC32_D4" {  } { { "Modules/m_MedOIp/VHD/PCK_CRC32_D4.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/PCK_CRC32_D4.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 PCK_CRC32_D4-body " "Info: Found design unit 2: PCK_CRC32_D4-body" {  } { { "Modules/m_MedOIp/VHD/PCK_CRC32_D4.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/PCK_CRC32_D4.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_top_medipix/top_medipix.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file modules/m_top_medipix/top_medipix.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Medipix " "Info: Found entity 1: Top_Medipix" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_adc_bridge/adc_bridge.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_adc_bridge/adc_bridge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_Bridge-ADC_Bridge_arc " "Info: Found design unit 1: ADC_Bridge-ADC_Bridge_arc" {  } { { "Modules/m_ADC_Bridge/ADC_Bridge.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_ADC_Bridge/ADC_Bridge.vhd" 48 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADC_Bridge " "Info: Found entity 1: ADC_Bridge" {  } { { "Modules/m_ADC_Bridge/ADC_Bridge.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_ADC_Bridge/ADC_Bridge.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_dac_bridge/dac_bridge.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_dac_bridge/dac_bridge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DAC_Bridge-DAC_Bridge_arc " "Info: Found design unit 1: DAC_Bridge-DAC_Bridge_arc" {  } { { "Modules/m_DAC_Bridge/DAC_Bridge.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_DAC_Bridge/DAC_Bridge.vhd" 48 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DAC_Bridge " "Info: Found entity 1: DAC_Bridge" {  } { { "Modules/m_DAC_Bridge/DAC_Bridge.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_DAC_Bridge/DAC_Bridge.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_rx_data_medipix/rx_data_medipix.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file modules/m_rx_data_medipix/rx_data_medipix.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rx_Data_Medipix " "Info: Found entity 1: Rx_Data_Medipix" {  } { { "Modules/m_Rx_Data_Medipix/Rx_Data_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Rx_Data_Medipix.v" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_rx_data_medipix/data_discriminate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_rx_data_medipix/data_discriminate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Discriminate-Data_Discriminate_arc " "Info: Found design unit 1: Data_Discriminate-Data_Discriminate_arc" {  } { { "Modules/m_Rx_Data_Medipix/Data_Discriminate.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Data_Discriminate.vhd" 63 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Data_Discriminate " "Info: Found entity 1: Data_Discriminate" {  } { { "Modules/m_Rx_Data_Medipix/Data_Discriminate.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Data_Discriminate.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medipix_bridge/medipix_bridge.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file modules/m_medipix_bridge/medipix_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Medipix_Bridge " "Info: Found entity 1: Medipix_Bridge" {  } { { "Modules/m_Medipix_Bridge/Medipix_Bridge.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Medipix_Bridge.v" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medipix_bridge/select_output.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/select_output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Select_Output-Select_Output_arc " "Info: Found design unit 1: Select_Output-Select_Output_arc" {  } { { "Modules/m_Medipix_Bridge/Select_Output.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Select_Output.vhd" 82 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Select_Output " "Info: Found entity 1: Select_Output" {  } { { "Modules/m_Medipix_Bridge/Select_Output.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Select_Output.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medipix_bridge/gera_rajada_read_dac.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/gera_rajada_read_dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gera_Rajada_Read_DAC-Gera_Rajada_Read_DAC_arc " "Info: Found design unit 1: Gera_Rajada_Read_DAC-Gera_Rajada_Read_DAC_arc" {  } { { "Modules/m_Medipix_Bridge/Gera_Rajada_Read_DAC.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Rajada_Read_DAC.vhd" 73 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Gera_Rajada_Read_DAC " "Info: Found entity 1: Gera_Rajada_Read_DAC" {  } { { "Modules/m_Medipix_Bridge/Gera_Rajada_Read_DAC.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Rajada_Read_DAC.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medipix_bridge/gera_rajada_read_counterh.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/gera_rajada_read_counterh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gera_Rajada_Read_CounterH-Gera_Rajada_Read_CounterH_arc " "Info: Found design unit 1: Gera_Rajada_Read_CounterH-Gera_Rajada_Read_CounterH_arc" {  } { { "Modules/m_Medipix_Bridge/Gera_Rajada_Read_CounterH.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Rajada_Read_CounterH.vhd" 78 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Gera_Rajada_Read_CounterH " "Info: Found entity 1: Gera_Rajada_Read_CounterH" {  } { { "Modules/m_Medipix_Bridge/Gera_Rajada_Read_CounterH.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Rajada_Read_CounterH.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medipix_bridge/gera_rajada_omr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/gera_rajada_omr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gera_Rajada_OMR-Gera_Rajada_OMR_arc " "Info: Found design unit 1: Gera_Rajada_OMR-Gera_Rajada_OMR_arc" {  } { { "Modules/m_Medipix_Bridge/Gera_Rajada_OMR.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Rajada_OMR.vhd" 73 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Gera_Rajada_OMR " "Info: Found entity 1: Gera_Rajada_OMR" {  } { { "Modules/m_Medipix_Bridge/Gera_Rajada_OMR.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Rajada_OMR.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medipix_bridge/gera_rajada_load_dac.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/gera_rajada_load_dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gera_Rajada_Load_DAC-Gera_Rajada_Load_DAC_arc " "Info: Found design unit 1: Gera_Rajada_Load_DAC-Gera_Rajada_Load_DAC_arc" {  } { { "Modules/m_Medipix_Bridge/Gera_Rajada_Load_DAC.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Rajada_Load_DAC.vhd" 102 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Gera_Rajada_Load_DAC " "Info: Found entity 1: Gera_Rajada_Load_DAC" {  } { { "Modules/m_Medipix_Bridge/Gera_Rajada_Load_DAC.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Rajada_Load_DAC.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medipix_bridge/gera_rajada_load_ctpr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/gera_rajada_load_ctpr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gera_Rajada_Load_CTPR-Gera_Rajada_Load_CTPR_arc " "Info: Found design unit 1: Gera_Rajada_Load_CTPR-Gera_Rajada_Load_CTPR_arc" {  } { { "Modules/m_Medipix_Bridge/Gera_Rajada_Load_CTPR.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Rajada_Load_CTPR.vhd" 73 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Gera_Rajada_Load_CTPR " "Info: Found entity 1: Gera_Rajada_Load_CTPR" {  } { { "Modules/m_Medipix_Bridge/Gera_Rajada_Load_CTPR.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Rajada_Load_CTPR.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medipix_bridge/gera_rajada_load_counterh.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/gera_rajada_load_counterh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gera_Rajada_Load_CounterH-Gera_Rajada_Load_CounterH_arc " "Info: Found design unit 1: Gera_Rajada_Load_CounterH-Gera_Rajada_Load_CounterH_arc" {  } { { "Modules/m_Medipix_Bridge/Gera_Rajada_Load_CounterH.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Rajada_Load_CounterH.vhd" 73 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Gera_Rajada_Load_CounterH " "Info: Found entity 1: Gera_Rajada_Load_CounterH" {  } { { "Modules/m_Medipix_Bridge/Gera_Rajada_Load_CounterH.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Rajada_Load_CounterH.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medipix_bridge/gera_m.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/gera_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gera_M-Gera_M_arc " "Info: Found design unit 1: Gera_M-Gera_M_arc" {  } { { "Modules/m_Medipix_Bridge/Gera_M.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_M.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Gera_M " "Info: Found entity 1: Gera_M" {  } { { "Modules/m_Medipix_Bridge/Gera_M.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_M.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medipix_bridge/decoder_parametros.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/decoder_parametros.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_Parametros-Decoder_Parametros_arc " "Info: Found design unit 1: Decoder_Parametros-Decoder_Parametros_arc" {  } { { "Modules/m_Medipix_Bridge/Decoder_Parametros.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Decoder_Parametros.vhd" 81 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_Parametros " "Info: Found entity 1: Decoder_Parametros" {  } { { "Modules/m_Medipix_Bridge/Decoder_Parametros.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Decoder_Parametros.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medipix_bridge/decoder_dacs.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/decoder_dacs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_Dacs-Decoder_Dacs_arc " "Info: Found design unit 1: Decoder_Dacs-Decoder_Dacs_arc" {  } { { "Modules/m_Medipix_Bridge/Decoder_Dacs.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Decoder_Dacs.vhd" 78 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_Dacs " "Info: Found entity 1: Decoder_Dacs" {  } { { "Modules/m_Medipix_Bridge/Decoder_Dacs.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Decoder_Dacs.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_timing_param.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_timing_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_timing_param " "Info: Found entity 1: alt_ddrx_timing_param" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_timing_param.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_bypass.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_bypass.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_bypass " "Info: Found entity 1: alt_ddrx_bypass" {  } { { "alt_ddrx_bypass.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bypass.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_cache.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_cache " "Info: Found entity 1: alt_ddrx_cache" {  } { { "alt_ddrx_cache.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_cache.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_rank_monitor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_rank_monitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_rank_monitor " "Info: Found entity 1: alt_ddrx_rank_monitor" {  } { { "alt_ddrx_rank_monitor.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_rank_monitor.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_bank_timer_info.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_bank_timer_info.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_bank_timer_info " "Info: Found entity 1: alt_ddrx_bank_timer_info" {  } { { "alt_ddrx_bank_timer_info.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_info.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_bank_timer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_bank_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_bank_timer " "Info: Found entity 1: alt_ddrx_bank_timer" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/vhd/top_medoip.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file modules/m_medoip/vhd/top_medoip.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_MEDoIP " "Info: Found entity 1: TOP_MEDoIP" {  } { { "Modules/m_MedOIp/VHD/TOP_MEDoIP.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/TOP_MEDoIP.v" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/vhd/teste_crc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medoip/vhd/teste_crc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teste_crc-teste_crc_arc " "Info: Found design unit 1: teste_crc-teste_crc_arc" {  } { { "Modules/m_MedOIp/VHD/teste_crc.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/teste_crc.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 teste_crc " "Info: Found entity 1: teste_crc" {  } { { "Modules/m_MedOIp/VHD/teste_crc.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/teste_crc.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/ip/ipramheadermac.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medoip/ip/ipramheadermac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ipramheadermac-SYN " "Info: Found design unit 1: ipramheadermac-SYN" {  } { { "Modules/m_MedOIp/IP/IPRamHeadermac.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/IP/IPRamHeadermac.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IPRamHeadermac " "Info: Found entity 1: IPRamHeadermac" {  } { { "Modules/m_MedOIp/IP/IPRamHeadermac.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/IP/IPRamHeadermac.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/ip/ipfifotsoip.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medoip/ip/ipfifotsoip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ipfifotsoip-SYN " "Info: Found design unit 1: ipfifotsoip-SYN" {  } { { "Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" 60 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IpFifoTsOIp " "Info: Found entity 1: IpFifoTsOIp" {  } { { "Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "auk_udpipmac_ethernet_crc.v(54) " "Warning (10268): Verilog HDL information at auk_udpipmac_ethernet_crc.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "Modules/m_MedOIp/VHD/auk_udpipmac_ethernet_crc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/auk_udpipmac_ethernet_crc.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/vhd/auk_udpipmac_ethernet_crc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file modules/m_medoip/vhd/auk_udpipmac_ethernet_crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 auk_udpipmac_ethernet_crc " "Info: Found entity 1: auk_udpipmac_ethernet_crc" {  } { { "Modules/m_MedOIp/VHD/auk_udpipmac_ethernet_crc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/auk_udpipmac_ethernet_crc.v" 40 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/vhd/ctrlrdtxtsoip.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medoip/vhd/ctrlrdtxtsoip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CtrlRdTxTsOIp-CtrlRdTxTsOIp_arc " "Info: Found design unit 1: CtrlRdTxTsOIp-CtrlRdTxTsOIp_arc" {  } { { "Modules/m_MedOIp/VHD/CtrlRdTxTsOIp.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/CtrlRdTxTsOIp.vhd" 67 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CtrlRdTxTsOIp " "Info: Found entity 1: CtrlRdTxTsOIp" {  } { { "Modules/m_MedOIp/VHD/CtrlRdTxTsOIp.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/CtrlRdTxTsOIp.vhd" 38 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/vhd/ctrlwrtxtsoip.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medoip/vhd/ctrlwrtxtsoip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CtrlWrTxTsOIP-CtrlWrTxTsOIP_arc " "Info: Found design unit 1: CtrlWrTxTsOIP-CtrlWrTxTsOIP_arc" {  } { { "Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CtrlWrTxTsOIP " "Info: Found entity 1: CtrlWrTxTsOIP" {  } { { "Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/vhd/mac_header.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medoip/vhd/mac_header.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mac_header-mac_header_arc " "Info: Found design unit 1: mac_header-mac_header_arc" {  } { { "Modules/m_MedOIp/VHD/mac_header.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/mac_header.vhd" 86 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mac_header " "Info: Found entity 1: mac_header" {  } { { "Modules/m_MedOIp/VHD/mac_header.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/mac_header.vhd" 51 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/vhd/mux_crc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medoip/vhd/mux_crc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_crc-mux_crc_arc " "Info: Found design unit 1: mux_crc-mux_crc_arc" {  } { { "Modules/m_MedOIp/VHD/mux_crc.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/mux_crc.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_crc " "Info: Found entity 1: mux_crc" {  } { { "Modules/m_MedOIp/VHD/mux_crc.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/mux_crc.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/vhd/muxhdpactaddcrc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medoip/vhd/muxhdpactaddcrc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxHdPactAddCRC-MuxHdPactAddCRC_arc " "Info: Found design unit 1: MuxHdPactAddCRC-MuxHdPactAddCRC_arc" {  } { { "Modules/m_MedOIp/VHD/MuxHdPactAddCRC.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/MuxHdPactAddCRC.vhd" 66 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MuxHdPactAddCRC " "Info: Found entity 1: MuxHdPactAddCRC" {  } { { "Modules/m_MedOIp/VHD/MuxHdPactAddCRC.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/MuxHdPactAddCRC.vhd" 38 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/vhd/myblkinv2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file modules/m_medoip/vhd/myblkinv2.v" { { "Info" "ISGN_ENTITY_NAME" "1 myblkinv2 " "Info: Found entity 1: myblkinv2" {  } { { "Modules/m_MedOIp/VHD/myblkinv2.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/myblkinv2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/vhd/phyinterface.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medoip/vhd/phyinterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PhyInterface-PhyInterface_arq " "Info: Found design unit 1: PhyInterface-PhyInterface_arq" {  } { { "Modules/m_MedOIp/VHD/PhyInterface.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/PhyInterface.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PhyInterface " "Info: Found entity 1: PhyInterface" {  } { { "Modules/m_MedOIp/VHD/PhyInterface.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/PhyInterface.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_bank_timer_wrapper.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_bank_timer_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_bank_timer_wrapper " "Info: Found entity 1: alt_ddrx_bank_timer_wrapper" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_wrapper.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_avalon_if.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_avalon_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_avalon_if " "Info: Found entity 1: alt_ddrx_avalon_if" {  } { { "alt_ddrx_avalon_if.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_avalon_if.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_cmd_queue.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_cmd_queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_cmd_queue " "Info: Found entity 1: alt_ddrx_cmd_queue" {  } { { "alt_ddrx_cmd_queue.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_cmd_queue.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_cmd_gen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_cmd_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_cmd_gen " "Info: Found entity 1: alt_ddrx_cmd_gen" {  } { { "alt_ddrx_cmd_gen.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_cmd_gen.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_wdata_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_wdata_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_wdata_fifo " "Info: Found entity 1: alt_ddrx_wdata_fifo" {  } { { "alt_ddrx_wdata_fifo.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_wdata_fifo.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_input_if.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_input_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_input_if " "Info: Found entity 1: alt_ddrx_input_if" {  } { { "alt_ddrx_input_if.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_input_if.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_clock_and_reset.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file alt_ddrx_clock_and_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_clock_and_reset " "Info: Found entity 1: alt_ddrx_clock_and_reset" {  } { { "alt_ddrx_clock_and_reset.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_clock_and_reset.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 alt_ddrx_reset_sync " "Info: Found entity 2: alt_ddrx_reset_sync" {  } { { "alt_ddrx_clock_and_reset.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_clock_and_reset.v" 80 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_CAS_WR_LAT mem_cas_wr_lat alt_ddrx_controller.v(69) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(69): object \"MEM_CAS_WR_LAT\" differs only in case from object \"mem_cas_wr_lat\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_controller.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_ADD_LAT mem_add_lat alt_ddrx_controller.v(70) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(70): object \"MEM_ADD_LAT\" differs only in case from object \"mem_add_lat\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_controller.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TCL mem_tcl alt_ddrx_controller.v(71) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(71): object \"MEM_TCL\" differs only in case from object \"mem_tcl\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_controller.v" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRRD mem_trrd alt_ddrx_controller.v(72) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(72): object \"MEM_TRRD\" differs only in case from object \"mem_trrd\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_controller.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TFAW mem_tfaw alt_ddrx_controller.v(73) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(73): object \"MEM_TFAW\" differs only in case from object \"mem_tfaw\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_controller.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRFC mem_trfc alt_ddrx_controller.v(74) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(74): object \"MEM_TRFC\" differs only in case from object \"mem_trfc\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_controller.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TREFI mem_trefi alt_ddrx_controller.v(75) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(75): object \"MEM_TREFI\" differs only in case from object \"mem_trefi\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_controller.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRCD mem_trcd alt_ddrx_controller.v(76) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(76): object \"MEM_TRCD\" differs only in case from object \"mem_trcd\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_controller.v" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRP mem_trp alt_ddrx_controller.v(77) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(77): object \"MEM_TRP\" differs only in case from object \"mem_trp\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_controller.v" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TWR mem_twr alt_ddrx_controller.v(78) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(78): object \"MEM_TWR\" differs only in case from object \"mem_twr\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_controller.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TWTR mem_twtr alt_ddrx_controller.v(79) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(79): object \"MEM_TWTR\" differs only in case from object \"mem_twtr\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_controller.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRTP mem_trtp alt_ddrx_controller.v(80) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(80): object \"MEM_TRTP\" differs only in case from object \"mem_trtp\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_controller.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRAS mem_tras alt_ddrx_controller.v(81) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(81): object \"MEM_TRAS\" differs only in case from object \"mem_tras\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_controller.v" 81 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRC mem_trc alt_ddrx_controller.v(82) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(82): object \"MEM_TRC\" differs only in case from object \"mem_trc\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_controller.v" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_AUTO_PD_CYCLES mem_auto_pd_cycles alt_ddrx_controller.v(83) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(83): object \"MEM_AUTO_PD_CYCLES\" differs only in case from object \"mem_auto_pd_cycles\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_controller.v" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDR_ORDER addr_order alt_ddrx_controller.v(94) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(94): object \"ADDR_ORDER\" differs only in case from object \"addr_order\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_controller.v" 94 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_controller " "Info: Found entity 1: alt_ddrx_controller" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_controller.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_0 " "Info: Found entity 1: spi_0" {  } { { "spi_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/spi_0.v" 41 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_clk_freq.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sys_clk_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_clk_freq " "Info: Found entity 1: sys_clk_freq" {  } { { "sys_clk_freq.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/sys_clk_freq.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_alt_ddrx_controller_wrapper.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram_alt_ddrx_controller_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_alt_ddrx_controller_wrapper " "Info: Found entity 1: ram_alt_ddrx_controller_wrapper" {  } { { "ram_alt_ddrx_controller_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_alt_ddrx_controller_wrapper.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_controller_phy.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram_controller_phy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_controller_phy " "Info: Found entity 1: ram_controller_phy" {  } { { "ram_controller_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_controller_phy.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Info: Found entity 1: ram" {  } { { "ram.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram.v" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_linux.v 28 28 " "Info: Found 28 design units, including 28 entities, in source file cpu_linux.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_linux_ic_data_module " "Info: Found entity 1: cpu_linux_ic_data_module" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 cpu_linux_ic_tag_module " "Info: Found entity 2: cpu_linux_ic_tag_module" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 83 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cpu_linux_bht_module " "Info: Found entity 3: cpu_linux_bht_module" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 146 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 cpu_linux_register_bank_a_module " "Info: Found entity 4: cpu_linux_register_bank_a_module" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 209 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 cpu_linux_register_bank_b_module " "Info: Found entity 5: cpu_linux_register_bank_b_module" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 269 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 cpu_linux_dc_tag_module " "Info: Found entity 6: cpu_linux_dc_tag_module" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 329 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 cpu_linux_dc_data_module " "Info: Found entity 7: cpu_linux_dc_data_module" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 389 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 cpu_linux_dc_victim_module " "Info: Found entity 8: cpu_linux_dc_victim_module" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 452 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 cpu_linux_nios2_oci_debug " "Info: Found entity 9: cpu_linux_nios2_oci_debug" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 514 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 cpu_linux_ociram_lpm_dram_bdp_component_module " "Info: Found entity 10: cpu_linux_ociram_lpm_dram_bdp_component_module" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 639 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 cpu_linux_nios2_ocimem " "Info: Found entity 11: cpu_linux_nios2_ocimem" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 729 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 cpu_linux_nios2_avalon_reg " "Info: Found entity 12: cpu_linux_nios2_avalon_reg" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 872 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 cpu_linux_nios2_oci_break " "Info: Found entity 13: cpu_linux_nios2_oci_break" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 963 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 cpu_linux_nios2_oci_xbrk " "Info: Found entity 14: cpu_linux_nios2_oci_xbrk" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 1254 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 cpu_linux_nios2_oci_dbrk " "Info: Found entity 15: cpu_linux_nios2_oci_dbrk" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 1511 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 cpu_linux_nios2_oci_itrace " "Info: Found entity 16: cpu_linux_nios2_oci_itrace" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 1696 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 cpu_linux_nios2_oci_td_mode " "Info: Found entity 17: cpu_linux_nios2_oci_td_mode" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 1992 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 cpu_linux_nios2_oci_dtrace " "Info: Found entity 18: cpu_linux_nios2_oci_dtrace" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2056 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 cpu_linux_nios2_oci_compute_tm_count " "Info: Found entity 19: cpu_linux_nios2_oci_compute_tm_count" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2147 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 cpu_linux_nios2_oci_fifowp_inc " "Info: Found entity 20: cpu_linux_nios2_oci_fifowp_inc" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2215 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 cpu_linux_nios2_oci_fifocount_inc " "Info: Found entity 21: cpu_linux_nios2_oci_fifocount_inc" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2254 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 cpu_linux_nios2_oci_fifo " "Info: Found entity 22: cpu_linux_nios2_oci_fifo" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2297 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 cpu_linux_nios2_oci_pib " "Info: Found entity 23: cpu_linux_nios2_oci_pib" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2799 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 cpu_linux_traceram_lpm_dram_bdp_component_module " "Info: Found entity 24: cpu_linux_traceram_lpm_dram_bdp_component_module" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2864 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 cpu_linux_nios2_oci_im " "Info: Found entity 25: cpu_linux_nios2_oci_im" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2950 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "26 cpu_linux_nios2_performance_monitors " "Info: Found entity 26: cpu_linux_nios2_performance_monitors" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3084 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "27 cpu_linux_nios2_oci " "Info: Found entity 27: cpu_linux_nios2_oci" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3097 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "28 cpu_linux " "Info: Found entity 28: cpu_linux" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3597 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_uart_0.v 7 7 " "Info: Found 7 design units, including 7 entities, in source file jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_0_log_module " "Info: Found entity 1: jtag_uart_0_log_module" {  } { { "jtag_uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/jtag_uart_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_0_sim_scfifo_w " "Info: Found entity 2: jtag_uart_0_sim_scfifo_w" {  } { { "jtag_uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/jtag_uart_0.v" 65 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_0_scfifo_w " "Info: Found entity 3: jtag_uart_0_scfifo_w" {  } { { "jtag_uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/jtag_uart_0.v" 120 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_0_drom_module " "Info: Found entity 4: jtag_uart_0_drom_module" {  } { { "jtag_uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/jtag_uart_0.v" 202 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_0_sim_scfifo_r " "Info: Found entity 5: jtag_uart_0_sim_scfifo_r" {  } { { "jtag_uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/jtag_uart_0.v" 351 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_0_scfifo_r " "Info: Found entity 6: jtag_uart_0_scfifo_r" {  } { { "jtag_uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/jtag_uart_0.v" 436 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart_0 " "Info: Found entity 7: jtag_uart_0" {  } { { "jtag_uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/jtag_uart_0.v" 520 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "epcs_controller.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file epcs_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 epcs_controller_sub " "Info: Found entity 1: epcs_controller_sub" {  } { { "epcs_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/epcs_controller.v" 41 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 epcs_controller " "Info: Found entity 2: epcs_controller" {  } { { "epcs_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/epcs_controller.v" 421 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_linux_test_bench.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu_linux_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_linux_test_bench " "Info: Found entity 1: cpu_linux_test_bench" {  } { { "cpu_linux_test_bench.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux_test_bench.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_linux_oci_test_bench.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu_linux_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_linux_oci_test_bench " "Info: Found entity 1: cpu_linux_oci_test_bench" {  } { { "cpu_linux_oci_test_bench.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux_oci_test_bench.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_linux_mult_cell.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu_linux_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_linux_mult_cell " "Info: Found entity 1: cpu_linux_mult_cell" {  } { { "cpu_linux_mult_cell.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux_mult_cell.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_linux_jtag_debug_module_wrapper.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu_linux_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_linux_jtag_debug_module_wrapper " "Info: Found entity 1: cpu_linux_jtag_debug_module_wrapper" {  } { { "cpu_linux_jtag_debug_module_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux_jtag_debug_module_wrapper.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_linux_jtag_debug_module_tck.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu_linux_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_linux_jtag_debug_module_tck " "Info: Found entity 1: cpu_linux_jtag_debug_module_tck" {  } { { "cpu_linux_jtag_debug_module_tck.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux_jtag_debug_module_tck.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_linux_jtag_debug_module_sysclk.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu_linux_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_linux_jtag_debug_module_sysclk " "Info: Found entity 1: cpu_linux_jtag_debug_module_sysclk" {  } { { "cpu_linux_jtag_debug_module_sysclk.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux_jtag_debug_module_sysclk.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_crossing.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file clock_crossing.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_crossing_downstream_fifo " "Info: Found entity 1: clock_crossing_downstream_fifo" {  } { { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 clock_crossing_upstream_fifo " "Info: Found entity 2: clock_crossing_upstream_fifo" {  } { { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 84 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 clock_crossing " "Info: Found entity 3: clock_crossing" {  } { { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 147 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medipix_sopc_burst_10.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file medipix_sopc_burst_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 Medipix_sopc_burst_10 " "Info: Found entity 1: Medipix_sopc_burst_10" {  } { { "Medipix_sopc_burst_10.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc_burst_10.v" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medipix_sopc_burst_9.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file medipix_sopc_burst_9.v" { { "Info" "ISGN_ENTITY_NAME" "1 Medipix_sopc_burst_9 " "Info: Found entity 1: Medipix_sopc_burst_9" {  } { { "Medipix_sopc_burst_9.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc_burst_9.v" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medipix_sopc_burst_8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file medipix_sopc_burst_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Medipix_sopc_burst_8 " "Info: Found entity 1: Medipix_sopc_burst_8" {  } { { "Medipix_sopc_burst_8.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc_burst_8.v" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medipix_sopc_burst_7.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file medipix_sopc_burst_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Medipix_sopc_burst_7 " "Info: Found entity 1: Medipix_sopc_burst_7" {  } { { "Medipix_sopc_burst_7.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc_burst_7.v" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medipix_sopc_burst_6.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file medipix_sopc_burst_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 Medipix_sopc_burst_6 " "Info: Found entity 1: Medipix_sopc_burst_6" {  } { { "Medipix_sopc_burst_6.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc_burst_6.v" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medipix_sopc_burst_5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file medipix_sopc_burst_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Medipix_sopc_burst_5 " "Info: Found entity 1: Medipix_sopc_burst_5" {  } { { "Medipix_sopc_burst_5.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc_burst_5.v" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medipix_sopc_burst_4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file medipix_sopc_burst_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Medipix_sopc_burst_4 " "Info: Found entity 1: Medipix_sopc_burst_4" {  } { { "Medipix_sopc_burst_4.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc_burst_4.v" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medipix_sopc_burst_3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file medipix_sopc_burst_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Medipix_sopc_burst_3 " "Info: Found entity 1: Medipix_sopc_burst_3" {  } { { "Medipix_sopc_burst_3.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc_burst_3.v" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medipix_sopc_burst_2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file medipix_sopc_burst_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Medipix_sopc_burst_2 " "Info: Found entity 1: Medipix_sopc_burst_2" {  } { { "Medipix_sopc_burst_2.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc_burst_2.v" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medipix_sopc_burst_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file medipix_sopc_burst_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Medipix_sopc_burst_1 " "Info: Found entity 1: Medipix_sopc_burst_1" {  } { { "Medipix_sopc_burst_1.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc_burst_1.v" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medipix_sopc_burst_0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file medipix_sopc_burst_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Medipix_sopc_burst_0 " "Info: Found entity 1: Medipix_sopc_burst_0" {  } { { "Medipix_sopc_burst_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc_burst_0.v" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medipix_sopc.v 72 72 " "Info: Found 72 design units, including 72 entities, in source file medipix_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 burstcount_fifo_for_Medipix_sopc_burst_0_upstream_module " "Info: Found entity 1: burstcount_fifo_for_Medipix_sopc_burst_0_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream_module " "Info: Found entity 2: rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 184 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 Medipix_sopc_burst_0_upstream_arbitrator " "Info: Found entity 3: Medipix_sopc_burst_0_upstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 342 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 Medipix_sopc_burst_0_downstream_arbitrator " "Info: Found entity 4: Medipix_sopc_burst_0_downstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 738 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 burstcount_fifo_for_Medipix_sopc_burst_1_upstream_module " "Info: Found entity 5: burstcount_fifo_for_Medipix_sopc_burst_1_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 1015 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream_module " "Info: Found entity 6: rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 1173 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 Medipix_sopc_burst_1_upstream_arbitrator " "Info: Found entity 7: Medipix_sopc_burst_1_upstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 1331 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 Medipix_sopc_burst_1_downstream_arbitrator " "Info: Found entity 8: Medipix_sopc_burst_1_downstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 1780 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 burstcount_fifo_for_Medipix_sopc_burst_10_upstream_module " "Info: Found entity 9: burstcount_fifo_for_Medipix_sopc_burst_10_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 2057 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream_module " "Info: Found entity 10: rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 2215 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 Medipix_sopc_burst_10_upstream_arbitrator " "Info: Found entity 11: Medipix_sopc_burst_10_upstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 2373 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 Medipix_sopc_burst_10_downstream_arbitrator " "Info: Found entity 12: Medipix_sopc_burst_10_downstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 2824 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 burstcount_fifo_for_Medipix_sopc_burst_11_upstream_module " "Info: Found entity 13: burstcount_fifo_for_Medipix_sopc_burst_11_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 3069 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream_module " "Info: Found entity 14: rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 3227 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 Medipix_sopc_burst_11_upstream_arbitrator " "Info: Found entity 15: Medipix_sopc_burst_11_upstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 3385 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 Medipix_sopc_burst_11_downstream_arbitrator " "Info: Found entity 16: Medipix_sopc_burst_11_downstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 3836 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 burstcount_fifo_for_Medipix_sopc_burst_2_upstream_module " "Info: Found entity 17: burstcount_fifo_for_Medipix_sopc_burst_2_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 4081 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream_module " "Info: Found entity 18: rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 4239 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 Medipix_sopc_burst_2_upstream_arbitrator " "Info: Found entity 19: Medipix_sopc_burst_2_upstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 4397 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 Medipix_sopc_burst_2_downstream_arbitrator " "Info: Found entity 20: Medipix_sopc_burst_2_downstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 4848 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 burstcount_fifo_for_Medipix_sopc_burst_3_upstream_module " "Info: Found entity 21: burstcount_fifo_for_Medipix_sopc_burst_3_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 5095 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream_module " "Info: Found entity 22: rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 5253 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 Medipix_sopc_burst_3_upstream_arbitrator " "Info: Found entity 23: Medipix_sopc_burst_3_upstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 5411 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 Medipix_sopc_burst_3_downstream_arbitrator " "Info: Found entity 24: Medipix_sopc_burst_3_downstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 5862 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module " "Info: Found entity 25: burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 6107 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "26 rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module " "Info: Found entity 26: rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 9913 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "27 Medipix_sopc_burst_4_upstream_arbitrator " "Info: Found entity 27: Medipix_sopc_burst_4_upstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 13719 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "28 Medipix_sopc_burst_4_downstream_arbitrator " "Info: Found entity 28: Medipix_sopc_burst_4_downstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 14115 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "29 burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module " "Info: Found entity 29: burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 14395 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "30 rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module " "Info: Found entity 30: rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 18201 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "31 Medipix_sopc_burst_5_upstream_arbitrator " "Info: Found entity 31: Medipix_sopc_burst_5_upstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 22007 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "32 Medipix_sopc_burst_5_downstream_arbitrator " "Info: Found entity 32: Medipix_sopc_burst_5_downstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 22456 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "33 burstcount_fifo_for_Medipix_sopc_burst_6_upstream_module " "Info: Found entity 33: burstcount_fifo_for_Medipix_sopc_burst_6_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 22736 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "34 rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream_module " "Info: Found entity 34: rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 22894 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "35 Medipix_sopc_burst_6_upstream_arbitrator " "Info: Found entity 35: Medipix_sopc_burst_6_upstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 23052 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "36 Medipix_sopc_burst_6_downstream_arbitrator " "Info: Found entity 36: Medipix_sopc_burst_6_downstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 23448 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "37 burstcount_fifo_for_Medipix_sopc_burst_7_upstream_module " "Info: Found entity 37: burstcount_fifo_for_Medipix_sopc_burst_7_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 23725 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "38 rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream_module " "Info: Found entity 38: rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 23883 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "39 Medipix_sopc_burst_7_upstream_arbitrator " "Info: Found entity 39: Medipix_sopc_burst_7_upstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 24041 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "40 Medipix_sopc_burst_7_downstream_arbitrator " "Info: Found entity 40: Medipix_sopc_burst_7_downstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 24490 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "41 burstcount_fifo_for_Medipix_sopc_burst_8_upstream_module " "Info: Found entity 41: burstcount_fifo_for_Medipix_sopc_burst_8_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 24767 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "42 rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream_module " "Info: Found entity 42: rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 24925 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "43 Medipix_sopc_burst_8_upstream_arbitrator " "Info: Found entity 43: Medipix_sopc_burst_8_upstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 25083 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "44 Medipix_sopc_burst_8_downstream_arbitrator " "Info: Found entity 44: Medipix_sopc_burst_8_downstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 25532 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "45 burstcount_fifo_for_Medipix_sopc_burst_9_upstream_module " "Info: Found entity 45: burstcount_fifo_for_Medipix_sopc_burst_9_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 25779 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "46 rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream_module " "Info: Found entity 46: rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 25937 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "47 Medipix_sopc_burst_9_upstream_arbitrator " "Info: Found entity 47: Medipix_sopc_burst_9_upstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 26095 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "48 Medipix_sopc_burst_9_downstream_arbitrator " "Info: Found entity 48: Medipix_sopc_burst_9_downstream_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 26544 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "49 rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module " "Info: Found entity 49: rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 26789 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "50 rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module " "Info: Found entity 50: rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 30519 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "51 rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module " "Info: Found entity 51: rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 34249 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "52 clock_crossing_s1_arbitrator " "Info: Found entity 52: clock_crossing_s1_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 37979 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "53 clock_crossing_m1_arbitrator " "Info: Found entity 53: clock_crossing_m1_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 38732 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "54 clock_crossing_bridge_arbitrator " "Info: Found entity 54: clock_crossing_bridge_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 38956 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "55 cpu_linux_jtag_debug_module_arbitrator " "Info: Found entity 55: cpu_linux_jtag_debug_module_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 38969 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "56 cpu_linux_data_master_arbitrator " "Info: Found entity 56: cpu_linux_data_master_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 39475 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "57 cpu_linux_instruction_master_arbitrator " "Info: Found entity 57: cpu_linux_instruction_master_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 39970 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "58 epcs_controller_epcs_control_port_arbitrator " "Info: Found entity 58: epcs_controller_epcs_control_port_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 40218 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "59 igor_mac_control_port_arbitrator " "Info: Found entity 59: igor_mac_control_port_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 40726 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "60 igor_mac_rx_master_arbitrator " "Info: Found entity 60: igor_mac_rx_master_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 41046 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "61 igor_mac_tx_master_arbitrator " "Info: Found entity 61: igor_mac_tx_master_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 41212 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "62 jtag_uart_0_avalon_jtag_slave_arbitrator " "Info: Found entity 62: jtag_uart_0_avalon_jtag_slave_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 41391 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "63 rdv_fifo_for_clock_crossing_m1_to_ram_s1_module " "Info: Found entity 63: rdv_fifo_for_clock_crossing_m1_to_ram_s1_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 41727 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "64 ram_s1_arbitrator " "Info: Found entity 64: ram_s1_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 43025 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "65 Medipix_sopc_reset_clk_125_domain_synch_module " "Info: Found entity 65: Medipix_sopc_reset_clk_125_domain_synch_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 43378 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "66 spi_0_spi_control_port_arbitrator " "Info: Found entity 66: spi_0_spi_control_port_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 43423 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "67 sys_clk_freq_s1_arbitrator " "Info: Found entity 67: sys_clk_freq_s1_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 43759 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "68 tx_table_avalon_slave_0_arbitrator " "Info: Found entity 68: tx_table_avalon_slave_0_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 44065 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "69 uart_0_s1_arbitrator " "Info: Found entity 69: uart_0_s1_arbitrator" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 44369 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "70 Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch_module " "Info: Found entity 70: Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 44701 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "71 Medipix_sopc_reset_ram_phy_clk_out_domain_synch_module " "Info: Found entity 71: Medipix_sopc_reset_ram_phy_clk_out_domain_synch_module" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 44746 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "72 Medipix_sopc " "Info: Found entity 72: Medipix_sopc" {  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 44791 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/timescale.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file eth_ocm/timescale.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/test_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/test_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_fifo " "Info: Found entity 1: test_fifo" {  } { { "eth_ocm/test_fifo.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/test_fifo.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_txstatem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_txstatem.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_txstatem " "Info: Found entity 1: eth_txstatem" {  } { { "eth_ocm/eth_txstatem.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_txstatem.v" 93 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_txethmac.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_txethmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_txethmac " "Info: Found entity 1: eth_txethmac" {  } { { "eth_ocm/eth_txethmac.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_txethmac.v" 100 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_txcounters.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_txcounters.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_txcounters " "Info: Found entity 1: eth_txcounters" {  } { { "eth_ocm/eth_txcounters.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_txcounters.v" 91 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_transmitcontrol.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_transmitcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_transmitcontrol " "Info: Found entity 1: eth_transmitcontrol" {  } { { "eth_ocm/eth_transmitcontrol.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_transmitcontrol.v" 89 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_shiftreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_shiftreg " "Info: Found entity 1: eth_shiftreg" {  } { { "eth_ocm/eth_shiftreg.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_shiftreg.v" 81 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_rxstatem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_rxstatem.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_rxstatem " "Info: Found entity 1: eth_rxstatem" {  } { { "eth_ocm/eth_rxstatem.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_rxstatem.v" 92 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_rxethmac.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_rxethmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_rxethmac " "Info: Found entity 1: eth_rxethmac" {  } { { "eth_ocm/eth_rxethmac.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_rxethmac.v" 114 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_rxcounters.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_rxcounters.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_rxcounters " "Info: Found entity 1: eth_rxcounters" {  } { { "eth_ocm/eth_rxcounters.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_rxcounters.v" 89 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_rxaddrcheck.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_rxaddrcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_rxaddrcheck " "Info: Found entity 1: eth_rxaddrcheck" {  } { { "eth_ocm/eth_rxaddrcheck.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_rxaddrcheck.v" 74 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_registers.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_registers " "Info: Found entity 1: eth_registers" {  } { { "eth_ocm/eth_registers.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_registers.v" 176 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_register " "Info: Found entity 1: eth_register" {  } { { "eth_ocm/eth_register.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_register.v" 80 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_receivecontrol.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_receivecontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_receivecontrol " "Info: Found entity 1: eth_receivecontrol" {  } { { "eth_ocm/eth_receivecontrol.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_receivecontrol.v" 83 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_random.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_random.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_random " "Info: Found entity 1: eth_random" {  } { { "eth_ocm/eth_random.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_random.v" 85 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_outputcontrol.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_outputcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_outputcontrol " "Info: Found entity 1: eth_outputcontrol" {  } { { "eth_ocm/eth_outputcontrol.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_outputcontrol.v" 74 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_miim.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_miim.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_miim " "Info: Found entity 1: eth_miim" {  } { { "eth_ocm/eth_miim.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_miim.v" 89 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_macstatus.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_macstatus.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_macstatus " "Info: Found entity 1: eth_macstatus" {  } { { "eth_ocm/eth_macstatus.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_macstatus.v" 118 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_maccontrol.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_maccontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_maccontrol " "Info: Found entity 1: eth_maccontrol" {  } { { "eth_ocm/eth_maccontrol.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_maccontrol.v" 91 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_defines.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file eth_ocm/eth_defines.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_dc_reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_dc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_dc_reg " "Info: Found entity 1: eth_dc_reg" {  } { { "eth_ocm/eth_dc_reg.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_dc_reg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_crc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_crc " "Info: Found entity 1: eth_crc" {  } { { "eth_ocm/eth_crc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_crc.v" 82 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "eth_cop.v(260) " "Warning (10261): Verilog HDL Event Control warning at eth_cop.v(260): Event Control contains a complex event expression" {  } { { "eth_ocm/eth_cop.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_cop.v" 260 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "eth_cop.v(279) " "Warning (10261): Verilog HDL Event Control warning at eth_cop.v(279): Event Control contains a complex event expression" {  } { { "eth_ocm/eth_cop.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_cop.v" 279 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "eth_cop.v(298) " "Warning (10261): Verilog HDL Event Control warning at eth_cop.v(298): Event Control contains a complex event expression" {  } { { "eth_ocm/eth_cop.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_cop.v" 298 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "eth_cop.v(315) " "Warning (10261): Verilog HDL Event Control warning at eth_cop.v(315): Event Control contains a complex event expression" {  } { { "eth_ocm/eth_cop.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_cop.v" 315 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_cop.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_cop.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_cop " "Info: Found entity 1: eth_cop" {  } { { "eth_ocm/eth_cop.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_cop.v" 71 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_clockgen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_clockgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_clockgen " "Info: Found entity 1: eth_clockgen" {  } { { "eth_ocm/eth_clockgen.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_clockgen.v" 74 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_avalon_txdma.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_avalon_txdma.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_avalon_txdma " "Info: Found entity 1: eth_avalon_txdma" {  } { { "eth_ocm/eth_avalon_txdma.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_txdma.v" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_eop RX_EOP eth_avalon_rxdma.v(52) " "Info (10281): Verilog HDL Declaration information at eth_avalon_rxdma.v(52): object \"rx_eop\" differs only in case from object \"RX_EOP\" in the same scope" {  } { { "eth_ocm/eth_avalon_rxdma.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_rxdma.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_avalon_rxdma.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_avalon_rxdma.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_avalon_rxdma " "Info: Found entity 1: eth_avalon_rxdma" {  } { { "eth_ocm/eth_avalon_rxdma.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_rxdma.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_avalon_dma_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_avalon_dma_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_avalon_dma_fifo " "Info: Found entity 1: eth_avalon_dma_fifo" {  } { { "eth_ocm/eth_avalon_dma_fifo.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_dma_fifo.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_avalon_bd_ram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_avalon_bd_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_avalon_bd_ram " "Info: Found entity 1: eth_avalon_bd_ram" {  } { { "eth_ocm/eth_avalon_bd_ram.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_bd_ram.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_avalon.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_avalon " "Info: Found entity 1: eth_avalon" {  } { { "eth_ocm/eth_avalon.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_txtable/ip_ram_txtable.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_txtable/ip_ram_txtable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ip_ram_txtable-SYN " "Info: Found design unit 1: ip_ram_txtable-SYN" {  } { { "Modules/m_Txtable/IP_ram_txtable.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Txtable/IP_ram_txtable.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IP_ram_txtable " "Info: Found entity 1: IP_ram_txtable" {  } { { "Modules/m_Txtable/IP_ram_txtable.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Txtable/IP_ram_txtable.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_txtable/txdata_tovhdl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_txtable/txdata_tovhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 txdata_tovhdl-txdata_tovhdl_arc " "Info: Found design unit 1: txdata_tovhdl-txdata_tovhdl_arc" {  } { { "Modules/m_Txtable/txdata_tovhdl.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Txtable/txdata_tovhdl.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 txdata_tovhdl " "Info: Found entity 1: txdata_tovhdl" {  } { { "Modules/m_Txtable/txdata_tovhdl.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Txtable/txdata_tovhdl.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_txtable/avalon_wrdata.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_txtable/avalon_wrdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_wrdata-avalon_wrdata_arc " "Info: Found design unit 1: avalon_wrdata-avalon_wrdata_arc" {  } { { "Modules/m_Txtable/avalon_wrdata.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Txtable/avalon_wrdata.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 avalon_wrdata " "Info: Found entity 1: avalon_wrdata" {  } { { "Modules/m_Txtable/avalon_wrdata.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Txtable/avalon_wrdata.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_table.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tx_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_table-rtl " "Info: Found design unit 1: tx_table-rtl" {  } { { "tx_table.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/tx_table.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tx_table " "Info: Found entity 1: tx_table" {  } { { "tx_table.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/tx_table.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "igor_mac.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file igor_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 igor_mac " "Info: Found entity 1: igor_mac" {  } { { "igor_mac.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/igor_mac.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_txtable/txtable.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_txtable/txtable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 txtable-bdf_type " "Info: Found design unit 1: txtable-bdf_type" {  } { { "Modules/m_Txtable/txtable.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Txtable/txtable.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 txtable " "Info: Found entity 1: txtable" {  } { { "Modules/m_Txtable/txtable.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Txtable/txtable.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ocm/eth_ocm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eth_ocm/eth_ocm.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_ocm " "Info: Found entity 1: eth_ocm" {  } { { "eth_ocm/eth_ocm.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_ocm.v" 251 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_ddrx_state_machine.v(1424) " "Warning (10268): Verilog HDL information at alt_ddrx_state_machine.v(1424): always construct contains both blocking and non-blocking assignments" {  } { { "alt_ddrx_state_machine.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_state_machine.v" 1424 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "fetch FETCH alt_ddrx_state_machine.v(240) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_state_machine.v(240): object \"fetch\" differs only in case from object \"FETCH\" in the same scope" {  } { { "alt_ddrx_state_machine.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_state_machine.v" 240 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_state_machine.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_state_machine " "Info: Found entity 1: alt_ddrx_state_machine" {  } { { "alt_ddrx_state_machine.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_state_machine.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_ddrx_odt_gen.v(205) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_odt_gen.v(205): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "alt_ddrx_odt_gen.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_odt_gen.v" 205 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_ddrx_odt_gen.v(384) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_odt_gen.v(384): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "alt_ddrx_odt_gen.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_odt_gen.v" 384 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_odt_gen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_odt_gen " "Info: Found entity 1: alt_ddrx_odt_gen" {  } { { "alt_ddrx_odt_gen.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_odt_gen.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_afi_block.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_afi_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_afi_block " "Info: Found entity 1: alt_ddrx_afi_block" {  } { { "alt_ddrx_afi_block.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_afi_block.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_addr_cmd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_addr_cmd " "Info: Found entity 1: alt_ddrx_addr_cmd" {  } { { "alt_ddrx_addr_cmd.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_addr_cmd.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_ddr2_odt_gen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_ddr2_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_ddr2_odt_gen " "Info: Found entity 1: alt_ddrx_ddr2_odt_gen" {  } { { "alt_ddrx_ddr2_odt_gen.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_ddr2_odt_gen.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_ecc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_ecc.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_ecc " "Info: Found entity 1: alt_ddrx_ecc" {  } { { "alt_ddrx_ecc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_ecc.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_ddrx_csr.v(760) " "Warning (10268): Verilog HDL information at alt_ddrx_csr.v(760): always construct contains both blocking and non-blocking assignments" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 760 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_CAS_WR_LAT mem_cas_wr_lat alt_ddrx_csr.v(61) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(61): object \"MEM_CAS_WR_LAT\" differs only in case from object \"mem_cas_wr_lat\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_ADD_LAT mem_add_lat alt_ddrx_csr.v(62) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(62): object \"MEM_ADD_LAT\" differs only in case from object \"mem_add_lat\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TCL mem_tcl alt_ddrx_csr.v(63) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(63): object \"MEM_TCL\" differs only in case from object \"mem_tcl\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRRD mem_trrd alt_ddrx_csr.v(64) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(64): object \"MEM_TRRD\" differs only in case from object \"mem_trrd\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TFAW mem_tfaw alt_ddrx_csr.v(65) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(65): object \"MEM_TFAW\" differs only in case from object \"mem_tfaw\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRFC mem_trfc alt_ddrx_csr.v(66) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(66): object \"MEM_TRFC\" differs only in case from object \"mem_trfc\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TREFI mem_trefi alt_ddrx_csr.v(67) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(67): object \"MEM_TREFI\" differs only in case from object \"mem_trefi\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRCD mem_trcd alt_ddrx_csr.v(68) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(68): object \"MEM_TRCD\" differs only in case from object \"mem_trcd\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRP mem_trp alt_ddrx_csr.v(69) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(69): object \"MEM_TRP\" differs only in case from object \"mem_trp\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TWR mem_twr alt_ddrx_csr.v(70) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(70): object \"MEM_TWR\" differs only in case from object \"mem_twr\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TWTR mem_twtr alt_ddrx_csr.v(71) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(71): object \"MEM_TWTR\" differs only in case from object \"mem_twtr\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRTP mem_trtp alt_ddrx_csr.v(72) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(72): object \"MEM_TRTP\" differs only in case from object \"mem_trtp\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRAS mem_tras alt_ddrx_csr.v(73) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(73): object \"MEM_TRAS\" differs only in case from object \"mem_tras\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRC mem_trc alt_ddrx_csr.v(74) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(74): object \"MEM_TRC\" differs only in case from object \"mem_trc\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_AUTO_PD_CYCLES mem_auto_pd_cycles alt_ddrx_csr.v(75) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(75): object \"MEM_AUTO_PD_CYCLES\" differs only in case from object \"mem_auto_pd_cycles\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDR_ORDER addr_order alt_ddrx_csr.v(78) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(78): object \"ADDR_ORDER\" differs only in case from object \"addr_order\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_ddrx_csr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alt_ddrx_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_csr " "Info: Found entity 1: alt_ddrx_csr" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_phy_alt_mem_phy.v 12 12 " "Info: Found 12 design units, including 12 entities, in source file ram_phy_alt_mem_phy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_phy_alt_mem_phy " "Info: Found entity 1: ram_phy_alt_mem_phy" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 ram_phy_alt_mem_phy_clk_reset " "Info: Found entity 2: ram_phy_alt_mem_phy_clk_reset" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 1039 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 ram_phy_alt_mem_phy_ac " "Info: Found entity 3: ram_phy_alt_mem_phy_ac" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 1782 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 ram_phy_alt_mem_phy_addr_cmd " "Info: Found entity 4: ram_phy_alt_mem_phy_addr_cmd" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 2164 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 ram_phy_alt_mem_phy_dp_io " "Info: Found entity 5: ram_phy_alt_mem_phy_dp_io" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 2603 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 ram_phy_alt_mem_phy_read_dp " "Info: Found entity 6: ram_phy_alt_mem_phy_read_dp" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 2942 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 ram_phy_alt_mem_phy_write_dp_fr " "Info: Found entity 7: ram_phy_alt_mem_phy_write_dp_fr" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 3409 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 ram_phy_alt_mem_phy_rdata_valid " "Info: Found entity 8: ram_phy_alt_mem_phy_rdata_valid" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 3724 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 ram_phy_alt_mem_phy_mux " "Info: Found entity 9: ram_phy_alt_mem_phy_mux" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 3995 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 ram_phy_alt_mem_phy_mimic " "Info: Found entity 10: ram_phy_alt_mem_phy_mimic" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 4271 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 ram_phy_alt_mem_phy_mimic_debug " "Info: Found entity 11: ram_phy_alt_mem_phy_mimic_debug" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 4526 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 ram_phy_alt_mem_phy_reset_pipe " "Info: Found entity 12: ram_phy_alt_mem_phy_reset_pipe" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 4758 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_phy.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram_phy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_phy " "Info: Found entity 1: ram_phy" {  } { { "ram_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy.v" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_phy_alt_mem_phy_seq.vhd 25 8 " "Info: Found 25 design units, including 8 entities, in source file ram_phy_alt_mem_phy_seq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_phy_alt_mem_phy_constants_pkg " "Info: Found design unit 1: ram_phy_alt_mem_phy_constants_pkg" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ram_phy_alt_mem_phy_record_pkg " "Info: Found design unit 2: ram_phy_alt_mem_phy_record_pkg" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 189 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ram_phy_alt_mem_phy_record_pkg-body " "Info: Found design unit 3: ram_phy_alt_mem_phy_record_pkg-body" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 619 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ram_phy_alt_mem_phy_addr_cmd_pkg " "Info: Found design unit 4: ram_phy_alt_mem_phy_addr_cmd_pkg" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 1677 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 ram_phy_alt_mem_phy_addr_cmd_pkg-body " "Info: Found design unit 5: ram_phy_alt_mem_phy_addr_cmd_pkg-body" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 1984 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 ram_phy_alt_mem_phy_iram_addr_pkg " "Info: Found design unit 6: ram_phy_alt_mem_phy_iram_addr_pkg" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 3437 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 ram_phy_alt_mem_phy_iram_addr_pkg-body " "Info: Found design unit 7: ram_phy_alt_mem_phy_iram_addr_pkg-body" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 3481 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 ram_phy_alt_mem_phy_regs_pkg " "Info: Found design unit 8: ram_phy_alt_mem_phy_regs_pkg" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 3643 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 ram_phy_alt_mem_phy_regs_pkg-body " "Info: Found design unit 9: ram_phy_alt_mem_phy_regs_pkg-body" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 3936 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 ram_phy_alt_mem_phy_mmi-struct " "Info: Found design unit 10: ram_phy_alt_mem_phy_mmi-struct" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 4871 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 ram_phy_alt_mem_phy_admin-struct " "Info: Found design unit 11: ram_phy_alt_mem_phy_admin-struct" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 5420 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 ram_phy_alt_mem_phy_iram_ram-struct " "Info: Found design unit 12: ram_phy_alt_mem_phy_iram_ram-struct" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 6800 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 ram_phy_alt_mem_phy_iram-struct " "Info: Found design unit 13: ram_phy_alt_mem_phy_iram-struct" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 6944 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 ram_phy_alt_mem_phy_dgrb-struct " "Info: Found design unit 14: ram_phy_alt_mem_phy_dgrb-struct" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 7840 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 ram_phy_alt_mem_phy_dgwb-rtl " "Info: Found design unit 15: ram_phy_alt_mem_phy_dgwb-rtl" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 10973 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 ram_phy_alt_mem_phy_ctrl-struct " "Info: Found design unit 16: ram_phy_alt_mem_phy_ctrl-struct" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 11623 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 ram_phy_alt_mem_phy_seq-struct " "Info: Found design unit 17: ram_phy_alt_mem_phy_seq-struct" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 12889 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram_phy_alt_mem_phy_mmi " "Info: Found entity 1: ram_phy_alt_mem_phy_mmi" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 4763 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 ram_phy_alt_mem_phy_admin " "Info: Found entity 2: ram_phy_alt_mem_phy_admin" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 5343 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 ram_phy_alt_mem_phy_iram_ram " "Info: Found entity 3: ram_phy_alt_mem_phy_iram_ram" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 6783 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 ram_phy_alt_mem_phy_iram " "Info: Found entity 4: ram_phy_alt_mem_phy_iram" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 6887 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 ram_phy_alt_mem_phy_dgrb " "Info: Found entity 5: ram_phy_alt_mem_phy_dgrb" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 7734 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 ram_phy_alt_mem_phy_dgwb " "Info: Found entity 6: ram_phy_alt_mem_phy_dgwb" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 10906 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 ram_phy_alt_mem_phy_ctrl " "Info: Found entity 7: ram_phy_alt_mem_phy_ctrl" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 11558 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 ram_phy_alt_mem_phy_seq " "Info: Found entity 8: ram_phy_alt_mem_phy_seq" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 12666 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_phy_alt_mem_phy_seq_wrapper.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram_phy_alt_mem_phy_seq_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_phy_alt_mem_phy_seq_wrapper " "Info: Found entity 1: ram_phy_alt_mem_phy_seq_wrapper" {  } { { "ram_phy_alt_mem_phy_seq_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq_wrapper.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_phy_alt_mem_phy_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram_phy_alt_mem_phy_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_phy_alt_mem_phy_pll " "Info: Found entity 1: ram_phy_alt_mem_phy_pll" {  } { { "ram_phy_alt_mem_phy_pll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_reset_syncronize/rst_syncronizer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file modules/m_reset_syncronize/rst_syncronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rst_Syncronizer " "Info: Found entity 1: Rst_Syncronizer" {  } { { "Modules/m_Reset_Syncronize/Rst_Syncronizer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Reset_Syncronize/Rst_Syncronizer.v" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_eth_share/eth_share.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_eth_share/eth_share.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Eth_Share-Eth_Share_arc " "Info: Found design unit 1: Eth_Share-Eth_Share_arc" {  } { { "Modules/m_Eth_Share/Eth_Share.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Eth_Share/Eth_Share.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Eth_Share " "Info: Found entity 1: Eth_Share" {  } { { "Modules/m_Eth_Share/Eth_Share.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Eth_Share/Eth_Share.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_cpu_pll/cpu_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file modules/m_cpu_pll/cpu_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_pll " "Info: Found entity 1: cpu_pll" {  } { { "Modules/m_Cpu_PLL/cpu_pll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Cpu_PLL/cpu_pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_rx_data_medipix/m_input_fifo/input_fifo_65525.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_rx_data_medipix/m_input_fifo/input_fifo_65525.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_fifo_65525-SYN " "Info: Found design unit 1: input_fifo_65525-SYN" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 60 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Input_Fifo_65525 " "Info: Found entity 1: Input_Fifo_65525" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_rx_data_medipix/read_input_fifo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_rx_data_medipix/read_input_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Read_Input_Fifo-Read_Input_Fifo_arc " "Info: Found design unit 1: Read_Input_Fifo-Read_Input_Fifo_arc" {  } { { "Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Read_Input_Fifo " "Info: Found entity 1: Read_Input_Fifo" {  } { { "Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_rx_data_medipix/input_en.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_rx_data_medipix/input_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Input_En-Input_En_arc " "Info: Found design unit 1: Input_En-Input_En_arc" {  } { { "Modules/m_Rx_Data_Medipix/Input_En.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Input_En.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Input_En " "Info: Found entity 1: Input_En" {  } { { "Modules/m_Rx_Data_Medipix/Input_En.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Input_En.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medipix_bridge/gera_shutter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/gera_shutter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gera_Shutter-Gera_Shutter_arc " "Info: Found design unit 1: Gera_Shutter-Gera_Shutter_arc" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Gera_Shutter " "Info: Found entity 1: Gera_Shutter" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_medoip/vhd/decoder_ip_tx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_medoip/vhd/decoder_ip_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_IP_TX-Decoder_IP_TX_arc " "Info: Found design unit 1: Decoder_IP_TX-Decoder_IP_TX_arc" {  } { { "Modules/m_MedOIp/VHD/Decoder_IP_TX.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/Decoder_IP_TX.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_IP_TX " "Info: Found entity 1: Decoder_IP_TX" {  } { { "Modules/m_MedOIp/VHD/Decoder_IP_TX.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/Decoder_IP_TX.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_linux.v(1963) " "Warning (10037): Verilog HDL or VHDL warning at cpu_linux.v(1963): conditional expression evaluates to a constant" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 1963 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_linux.v(1965) " "Warning (10037): Verilog HDL or VHDL warning at cpu_linux.v(1965): conditional expression evaluates to a constant" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 1965 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_linux.v(2115) " "Warning (10037): Verilog HDL or VHDL warning at cpu_linux.v(2115): conditional expression evaluates to a constant" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2115 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_linux.v(3013) " "Warning (10037): Verilog HDL or VHDL warning at cpu_linux.v(3013): conditional expression evaluates to a constant" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3013 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "epcs_controller.v(401) " "Warning (10037): Verilog HDL or VHDL warning at epcs_controller.v(401): conditional expression evaluates to a constant" {  } { { "epcs_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/epcs_controller.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "spi_0.v(401) " "Warning (10037): Verilog HDL or VHDL warning at spi_0.v(401): conditional expression evaluates to a constant" {  } { { "spi_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/spi_0.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Medipix " "Info: Elaborating entity \"Top_Medipix\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rst_Syncronizer Rst_Syncronizer:u_Rst_Syncronizer " "Info: Elaborating entity \"Rst_Syncronizer\" for hierarchy \"Rst_Syncronizer:u_Rst_Syncronizer\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "u_Rst_Syncronizer" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 170 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_pll cpu_pll:u_cpu_pll " "Info: Elaborating entity \"cpu_pll\" for hierarchy \"cpu_pll:u_cpu_pll\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "u_cpu_pll" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 183 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll cpu_pll:u_cpu_pll\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"cpu_pll:u_cpu_pll\|altpll:altpll_component\"" {  } { { "Modules/m_Cpu_PLL/cpu_pll.v" "altpll_component" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Cpu_PLL/cpu_pll.v" 115 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_pll:u_cpu_pll\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"cpu_pll:u_cpu_pll\|altpll:altpll_component\"" {  } { { "Modules/m_Cpu_PLL/cpu_pll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Cpu_PLL/cpu_pll.v" 115 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_pll:u_cpu_pll\|altpll:altpll_component " "Info: Instantiated megafunction \"cpu_pll:u_cpu_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Info: Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Info: Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Info: Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info: Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 5 " "Info: Parameter \"clk3_divide_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Info: Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 4 " "Info: Parameter \"clk3_multiply_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Info: Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 1 " "Info: Parameter \"clk4_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Info: Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 2 " "Info: Parameter \"clk4_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Info: Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Info: Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=cpu_pll " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=cpu_pll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Info: Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Info: Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Modules/m_Cpu_PLL/cpu_pll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Cpu_PLL/cpu_pll.v" 115 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cpu_pll_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cpu_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_pll_altpll " "Info: Found entity 1: cpu_pll_altpll" {  } { { "db/cpu_pll_altpll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cpu_pll_altpll.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_pll_altpll cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated " "Info: Elaborating entity \"cpu_pll_altpll\" for hierarchy \"cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_Bridge ADC_Bridge:u_ADC_Bridge " "Info: Elaborating entity \"ADC_Bridge\" for hierarchy \"ADC_Bridge:u_ADC_Bridge\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "u_ADC_Bridge" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 193 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC_Bridge DAC_Bridge:u_DAC_Bridge " "Info: Elaborating entity \"DAC_Bridge\" for hierarchy \"DAC_Bridge:u_DAC_Bridge\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "u_DAC_Bridge" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 203 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_Bridge Medipix_Bridge:u_Medipix_Bridge " "Info: Elaborating entity \"Medipix_Bridge\" for hierarchy \"Medipix_Bridge:u_Medipix_Bridge\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "u_Medipix_Bridge" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 224 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_Parametros Medipix_Bridge:u_Medipix_Bridge\|Decoder_Parametros:u_Decoder_Parametros " "Info: Elaborating entity \"Decoder_Parametros\" for hierarchy \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Parametros:u_Decoder_Parametros\"" {  } { { "Modules/m_Medipix_Bridge/Medipix_Bridge.v" "u_Decoder_Parametros" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Medipix_Bridge.v" 197 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_Dacs Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs " "Info: Elaborating entity \"Decoder_Dacs\" for hierarchy \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\"" {  } { { "Modules/m_Medipix_Bridge/Medipix_Bridge.v" "u_Decoder_Dacs" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Medipix_Bridge.v" 237 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gera_M Medipix_Bridge:u_Medipix_Bridge\|Gera_M:u_Gera_M " "Info: Elaborating entity \"Gera_M\" for hierarchy \"Medipix_Bridge:u_Medipix_Bridge\|Gera_M:u_Gera_M\"" {  } { { "Modules/m_Medipix_Bridge/Medipix_Bridge.v" "u_Gera_M" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Medipix_Bridge.v" 256 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gera_Shutter Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter " "Info: Elaborating entity \"Gera_Shutter\" for hierarchy \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\"" {  } { { "Modules/m_Medipix_Bridge/Medipix_Bridge.v" "u_Gera_Shutter" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Medipix_Bridge.v" 270 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Select_Output Medipix_Bridge:u_Medipix_Bridge\|Select_Output:u_Select_Output " "Info: Elaborating entity \"Select_Output\" for hierarchy \"Medipix_Bridge:u_Medipix_Bridge\|Select_Output:u_Select_Output\"" {  } { { "Modules/m_Medipix_Bridge/Medipix_Bridge.v" "u_Select_Output" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Medipix_Bridge.v" 313 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gera_Rajada_OMR Medipix_Bridge:u_Medipix_Bridge\|Gera_Rajada_OMR:u_Gera_Rajada_OMR " "Info: Elaborating entity \"Gera_Rajada_OMR\" for hierarchy \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Rajada_OMR:u_Gera_Rajada_OMR\"" {  } { { "Modules/m_Medipix_Bridge/Medipix_Bridge.v" "u_Gera_Rajada_OMR" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Medipix_Bridge.v" 348 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gera_Rajada_Load_DAC Medipix_Bridge:u_Medipix_Bridge\|Gera_Rajada_Load_DAC:u_Gera_Rajada_Load_DAC " "Info: Elaborating entity \"Gera_Rajada_Load_DAC\" for hierarchy \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Rajada_Load_DAC:u_Gera_Rajada_Load_DAC\"" {  } { { "Modules/m_Medipix_Bridge/Medipix_Bridge.v" "u_Gera_Rajada_Load_DAC" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Medipix_Bridge.v" 411 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gera_Rajada_Read_DAC Medipix_Bridge:u_Medipix_Bridge\|Gera_Rajada_Read_DAC:u_Gera_Rajada_Read_DAC " "Info: Elaborating entity \"Gera_Rajada_Read_DAC\" for hierarchy \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Rajada_Read_DAC:u_Gera_Rajada_Read_DAC\"" {  } { { "Modules/m_Medipix_Bridge/Medipix_Bridge.v" "u_Gera_Rajada_Read_DAC" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Medipix_Bridge.v" 446 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gera_Rajada_Load_CTPR Medipix_Bridge:u_Medipix_Bridge\|Gera_Rajada_Load_CTPR:u_Gera_Rajada_Load_CTPR " "Info: Elaborating entity \"Gera_Rajada_Load_CTPR\" for hierarchy \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Rajada_Load_CTPR:u_Gera_Rajada_Load_CTPR\"" {  } { { "Modules/m_Medipix_Bridge/Medipix_Bridge.v" "u_Gera_Rajada_Load_CTPR" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Medipix_Bridge.v" 481 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gera_Rajada_Load_CounterH Medipix_Bridge:u_Medipix_Bridge\|Gera_Rajada_Load_CounterH:u_Gera_Rajada_Load_CounterH " "Info: Elaborating entity \"Gera_Rajada_Load_CounterH\" for hierarchy \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Rajada_Load_CounterH:u_Gera_Rajada_Load_CounterH\"" {  } { { "Modules/m_Medipix_Bridge/Medipix_Bridge.v" "u_Gera_Rajada_Load_CounterH" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Medipix_Bridge.v" 516 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gera_Rajada_Read_CounterH Medipix_Bridge:u_Medipix_Bridge\|Gera_Rajada_Read_CounterH:u_Gera_Rajada_Read_CounterH " "Info: Elaborating entity \"Gera_Rajada_Read_CounterH\" for hierarchy \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Rajada_Read_CounterH:u_Gera_Rajada_Read_CounterH\"" {  } { { "Modules/m_Medipix_Bridge/Medipix_Bridge.v" "u_Gera_Rajada_Read_CounterH" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Medipix_Bridge.v" 556 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rx_Data_Medipix Rx_Data_Medipix:u_Rx_Data_Medipix " "Info: Elaborating entity \"Rx_Data_Medipix\" for hierarchy \"Rx_Data_Medipix:u_Rx_Data_Medipix\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "u_Rx_Data_Medipix" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 244 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_En Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_En:u_Input_En " "Info: Elaborating entity \"Input_En\" for hierarchy \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_En:u_Input_En\"" {  } { { "Modules/m_Rx_Data_Medipix/Rx_Data_Medipix.v" "u_Input_En" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Rx_Data_Medipix.v" 95 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Discriminate Rx_Data_Medipix:u_Rx_Data_Medipix\|Data_Discriminate:u_Data_Discriminate " "Info: Elaborating entity \"Data_Discriminate\" for hierarchy \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Data_Discriminate:u_Data_Discriminate\"" {  } { { "Modules/m_Rx_Data_Medipix/Rx_Data_Medipix.v" "u_Data_Discriminate" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Rx_Data_Medipix.v" 116 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Fifo_65525 Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525 " "Info: Elaborating entity \"Input_Fifo_65525\" for hierarchy \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\"" {  } { { "Modules/m_Rx_Data_Medipix/Rx_Data_Medipix.v" "u_input_fifo_65525" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Rx_Data_Medipix.v" 135 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\"" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "dcfifo_component" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\"" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 107 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 65536 " "Info: Parameter \"lpm_numwords\" = \"65536\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 16 " "Info: Parameter \"lpm_widthu\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Info: Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Info: Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Info: Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 107 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_2tj1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_2tj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_2tj1 " "Info: Found entity 1: dcfifo_2tj1" {  } { { "db/dcfifo_2tj1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_2tj1.tdf" 42 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_2tj1 Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated " "Info: Elaborating entity \"dcfifo_2tj1\" for hierarchy \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_dib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_dib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_dib " "Info: Found entity 1: a_gray2bin_dib" {  } { { "db/a_gray2bin_dib.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_gray2bin_dib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_dib Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated\|a_gray2bin_dib:rdptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_dib\" for hierarchy \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated\|a_gray2bin_dib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_2tj1.tdf" "rdptr_g_gray2bin" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_2tj1.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_c77.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_c77.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_c77 " "Info: Found entity 1: a_graycounter_c77" {  } { { "db/a_graycounter_c77.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_c77.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_c77 Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated\|a_graycounter_c77:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_c77\" for hierarchy \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated\|a_graycounter_c77:rdptr_g1p\"" {  } { { "db/dcfifo_2tj1.tdf" "rdptr_g1p" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_2tj1.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_8lc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_8lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_8lc " "Info: Found entity 1: a_graycounter_8lc" {  } { { "db/a_graycounter_8lc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_8lc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_8lc Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated\|a_graycounter_8lc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_8lc\" for hierarchy \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated\|a_graycounter_8lc:wrptr_g1p\"" {  } { { "db/dcfifo_2tj1.tdf" "wrptr_g1p" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_2tj1.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_7lc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_7lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_7lc " "Info: Found entity 1: a_graycounter_7lc" {  } { { "db/a_graycounter_7lc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_7lc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_7lc Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated\|a_graycounter_7lc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_7lc\" for hierarchy \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated\|a_graycounter_7lc:wrptr_gp\"" {  } { { "db/dcfifo_2tj1.tdf" "wrptr_gp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_2tj1.tdf" 63 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5j31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5j31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5j31 " "Info: Found entity 1: altsyncram_5j31" {  } { { "db/altsyncram_5j31.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_5j31.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5j31 Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated\|altsyncram_5j31:fifo_ram " "Info: Elaborating entity \"altsyncram_5j31\" for hierarchy \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated\|altsyncram_5j31:fifo_ram\"" {  } { { "db/dcfifo_2tj1.tdf" "fifo_ram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_2tj1.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_i87.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_i87.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_i87 " "Info: Found entity 1: decode_i87" {  } { { "db/decode_i87.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/decode_i87.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_i87 Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated\|altsyncram_5j31:fifo_ram\|decode_i87:decode18 " "Info: Elaborating entity \"decode_i87\" for hierarchy \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated\|altsyncram_5j31:fifo_ram\|decode_i87:decode18\"" {  } { { "db/altsyncram_5j31.tdf" "decode18" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_5j31.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_r28.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_r28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_r28 " "Info: Found entity 1: mux_r28" {  } { { "db/mux_r28.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/mux_r28.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_r28 Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated\|altsyncram_5j31:fifo_ram\|mux_r28:mux19 " "Info: Elaborating entity \"mux_r28\" for hierarchy \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated\|altsyncram_5j31:fifo_ram\|mux_r28:mux19\"" {  } { { "db/altsyncram_5j31.tdf" "mux19" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_5j31.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ve9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ve9 " "Info: Found entity 1: dffpipe_ve9" {  } { { "db/dffpipe_ve9.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dffpipe_ve9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ve9 Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated\|dffpipe_ve9:rs_brp " "Info: Elaborating entity \"dffpipe_ve9\" for hierarchy \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated\|dffpipe_ve9:rs_brp\"" {  } { { "db/dcfifo_2tj1.tdf" "rs_brp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_2tj1.tdf" 67 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1md.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1md.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1md " "Info: Found entity 1: alt_synch_pipe_1md" {  } { { "db/alt_synch_pipe_1md.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/alt_synch_pipe_1md.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1md Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated\|alt_synch_pipe_1md:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_1md\" for hierarchy \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated\|alt_synch_pipe_1md:rs_dgwp\"" {  } { { "db/dcfifo_2tj1.tdf" "rs_dgwp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_2tj1.tdf" 69 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0f9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0f9 " "Info: Found entity 1: dffpipe_0f9" {  } { { "db/dffpipe_0f9.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dffpipe_0f9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0f9 Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated\|alt_synch_pipe_1md:rs_dgwp\|dffpipe_0f9:dffpipe21 " "Info: Elaborating entity \"dffpipe_0f9\" for hierarchy \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated\|alt_synch_pipe_1md:rs_dgwp\|dffpipe_0f9:dffpipe21\"" {  } { { "db/alt_synch_pipe_1md.tdf" "dffpipe21" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/alt_synch_pipe_1md.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2md.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2md.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2md " "Info: Found entity 1: alt_synch_pipe_2md" {  } { { "db/alt_synch_pipe_2md.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/alt_synch_pipe_2md.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2md Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated\|alt_synch_pipe_2md:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_2md\" for hierarchy \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated\|alt_synch_pipe_2md:ws_dgrp\"" {  } { { "db/dcfifo_2tj1.tdf" "ws_dgrp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_2tj1.tdf" 72 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1f9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1f9 " "Info: Found entity 1: dffpipe_1f9" {  } { { "db/dffpipe_1f9.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dffpipe_1f9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1f9 Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated\|alt_synch_pipe_2md:ws_dgrp\|dffpipe_1f9:dffpipe24 " "Info: Elaborating entity \"dffpipe_1f9\" for hierarchy \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated\|alt_synch_pipe_2md:ws_dgrp\|dffpipe_1f9:dffpipe24\"" {  } { { "db/alt_synch_pipe_2md.tdf" "dffpipe24" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/alt_synch_pipe_2md.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_u76.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_u76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_u76 " "Info: Found entity 1: cmpr_u76" {  } { { "db/cmpr_u76.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cmpr_u76.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_u76 Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated\|cmpr_u76:rdempty_eq_comp " "Info: Elaborating entity \"cmpr_u76\" for hierarchy \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated\|cmpr_u76:rdempty_eq_comp\"" {  } { { "db/dcfifo_2tj1.tdf" "rdempty_eq_comp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_2tj1.tdf" 79 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Read_Input_Fifo Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo " "Info: Elaborating entity \"Read_Input_Fifo\" for hierarchy \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\"" {  } { { "Modules/m_Rx_Data_Medipix/Rx_Data_Medipix.v" "u_Read_Input_Fifo" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Rx_Data_Medipix.v" 152 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_MEDoIP TOP_MEDoIP:u_TOP_MEDoIP " "Info: Elaborating entity \"TOP_MEDoIP\" for hierarchy \"TOP_MEDoIP:u_TOP_MEDoIP\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "u_TOP_MEDoIP" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 262 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_IP_TX TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX " "Info: Elaborating entity \"Decoder_IP_TX\" for hierarchy \"TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\"" {  } { { "Modules/m_MedOIp/VHD/TOP_MEDoIP.v" "u_Decoder_IP_TX" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/TOP_MEDoIP.v" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CtrlWrTxTsOIP TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP " "Info: Elaborating entity \"CtrlWrTxTsOIP\" for hierarchy \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\"" {  } { { "Modules/m_MedOIp/VHD/TOP_MEDoIP.v" "u_TOP_CtrlWrTxTsOIP" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/TOP_MEDoIP.v" 118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IpFifoTsOIp TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp " "Info: Elaborating entity \"IpFifoTsOIp\" for hierarchy \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\"" {  } { { "Modules/m_MedOIp/VHD/TOP_MEDoIP.v" "u_IpFifoTsOIp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/TOP_MEDoIP.v" 136 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|dcfifo:dcfifo_component\"" {  } { { "Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" "dcfifo_component" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|dcfifo:dcfifo_component\"" {  } { { "Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" 107 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Info: Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Info: Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Info: Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Info: Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Info: Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" 107 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_2oj1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_2oj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_2oj1 " "Info: Found entity 1: dcfifo_2oj1" {  } { { "db/dcfifo_2oj1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_2oj1.tdf" 42 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_2oj1 TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|dcfifo:dcfifo_component\|dcfifo_2oj1:auto_generated " "Info: Elaborating entity \"dcfifo_2oj1\" for hierarchy \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|dcfifo:dcfifo_component\|dcfifo_2oj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_9ib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_9ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_9ib " "Info: Found entity 1: a_gray2bin_9ib" {  } { { "db/a_gray2bin_9ib.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_gray2bin_9ib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_9ib TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|dcfifo:dcfifo_component\|dcfifo_2oj1:auto_generated\|a_gray2bin_9ib:rdptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_9ib\" for hierarchy \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|dcfifo:dcfifo_component\|dcfifo_2oj1:auto_generated\|a_gray2bin_9ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_2oj1.tdf" "rdptr_g_gray2bin" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_2oj1.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_877.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_877.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_877 " "Info: Found entity 1: a_graycounter_877" {  } { { "db/a_graycounter_877.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_877.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_877 TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|dcfifo:dcfifo_component\|dcfifo_2oj1:auto_generated\|a_graycounter_877:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_877\" for hierarchy \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|dcfifo:dcfifo_component\|dcfifo_2oj1:auto_generated\|a_graycounter_877:rdptr_g1p\"" {  } { { "db/dcfifo_2oj1.tdf" "rdptr_g1p" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_2oj1.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_4lc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_4lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_4lc " "Info: Found entity 1: a_graycounter_4lc" {  } { { "db/a_graycounter_4lc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_4lc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_4lc TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|dcfifo:dcfifo_component\|dcfifo_2oj1:auto_generated\|a_graycounter_4lc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_4lc\" for hierarchy \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|dcfifo:dcfifo_component\|dcfifo_2oj1:auto_generated\|a_graycounter_4lc:wrptr_g1p\"" {  } { { "db/dcfifo_2oj1.tdf" "wrptr_g1p" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_2oj1.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_3lc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_3lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_3lc " "Info: Found entity 1: a_graycounter_3lc" {  } { { "db/a_graycounter_3lc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_3lc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_3lc TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|dcfifo:dcfifo_component\|dcfifo_2oj1:auto_generated\|a_graycounter_3lc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_3lc\" for hierarchy \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|dcfifo:dcfifo_component\|dcfifo_2oj1:auto_generated\|a_graycounter_3lc:wrptr_gp\"" {  } { { "db/dcfifo_2oj1.tdf" "wrptr_gp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_2oj1.tdf" 63 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bj31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bj31 " "Info: Found entity 1: altsyncram_bj31" {  } { { "db/altsyncram_bj31.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_bj31.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bj31 TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|dcfifo:dcfifo_component\|dcfifo_2oj1:auto_generated\|altsyncram_bj31:fifo_ram " "Info: Elaborating entity \"altsyncram_bj31\" for hierarchy \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|dcfifo:dcfifo_component\|dcfifo_2oj1:auto_generated\|altsyncram_bj31:fifo_ram\"" {  } { { "db/dcfifo_2oj1.tdf" "fifo_ram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_2oj1.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Info: Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|dcfifo:dcfifo_component\|dcfifo_2oj1:auto_generated\|dffpipe_re9:rs_brp " "Info: Elaborating entity \"dffpipe_re9\" for hierarchy \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|dcfifo:dcfifo_component\|dcfifo_2oj1:auto_generated\|dffpipe_re9:rs_brp\"" {  } { { "db/dcfifo_2oj1.tdf" "rs_brp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_2oj1.tdf" 67 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tld.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tld " "Info: Found entity 1: alt_synch_pipe_tld" {  } { { "db/alt_synch_pipe_tld.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/alt_synch_pipe_tld.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tld TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|dcfifo:dcfifo_component\|dcfifo_2oj1:auto_generated\|alt_synch_pipe_tld:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_tld\" for hierarchy \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|dcfifo:dcfifo_component\|dcfifo_2oj1:auto_generated\|alt_synch_pipe_tld:rs_dgwp\"" {  } { { "db/dcfifo_2oj1.tdf" "rs_dgwp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_2oj1.tdf" 69 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Info: Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|dcfifo:dcfifo_component\|dcfifo_2oj1:auto_generated\|alt_synch_pipe_tld:rs_dgwp\|dffpipe_se9:dffpipe16 " "Info: Elaborating entity \"dffpipe_se9\" for hierarchy \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|dcfifo:dcfifo_component\|dcfifo_2oj1:auto_generated\|alt_synch_pipe_tld:rs_dgwp\|dffpipe_se9:dffpipe16\"" {  } { { "db/alt_synch_pipe_tld.tdf" "dffpipe16" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/alt_synch_pipe_tld.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_uld.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_uld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_uld " "Info: Found entity 1: alt_synch_pipe_uld" {  } { { "db/alt_synch_pipe_uld.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/alt_synch_pipe_uld.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_uld TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|dcfifo:dcfifo_component\|dcfifo_2oj1:auto_generated\|alt_synch_pipe_uld:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_uld\" for hierarchy \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|dcfifo:dcfifo_component\|dcfifo_2oj1:auto_generated\|alt_synch_pipe_uld:ws_dgrp\"" {  } { { "db/dcfifo_2oj1.tdf" "ws_dgrp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_2oj1.tdf" 72 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Info: Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|dcfifo:dcfifo_component\|dcfifo_2oj1:auto_generated\|alt_synch_pipe_uld:ws_dgrp\|dffpipe_te9:dffpipe19 " "Info: Elaborating entity \"dffpipe_te9\" for hierarchy \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|dcfifo:dcfifo_component\|dcfifo_2oj1:auto_generated\|alt_synch_pipe_uld:ws_dgrp\|dffpipe_te9:dffpipe19\"" {  } { { "db/alt_synch_pipe_uld.tdf" "dffpipe19" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/alt_synch_pipe_uld.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_q76.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_q76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_q76 " "Info: Found entity 1: cmpr_q76" {  } { { "db/cmpr_q76.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cmpr_q76.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_q76 TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|dcfifo:dcfifo_component\|dcfifo_2oj1:auto_generated\|cmpr_q76:rdempty_eq_comp " "Info: Elaborating entity \"cmpr_q76\" for hierarchy \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|dcfifo:dcfifo_component\|dcfifo_2oj1:auto_generated\|cmpr_q76:rdempty_eq_comp\"" {  } { { "db/dcfifo_2oj1.tdf" "rdempty_eq_comp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_2oj1.tdf" 79 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_header TOP_MEDoIP:u_TOP_MEDoIP\|mac_header:u_mac_header " "Info: Elaborating entity \"mac_header\" for hierarchy \"TOP_MEDoIP:u_TOP_MEDoIP\|mac_header:u_mac_header\"" {  } { { "Modules/m_MedOIp/VHD/TOP_MEDoIP.v" "u_mac_header" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/TOP_MEDoIP.v" 157 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IPRamHeadermac TOP_MEDoIP:u_TOP_MEDoIP\|IPRamHeadermac:u_IpRamHeadermac " "Info: Elaborating entity \"IPRamHeadermac\" for hierarchy \"TOP_MEDoIP:u_TOP_MEDoIP\|IPRamHeadermac:u_IpRamHeadermac\"" {  } { { "Modules/m_MedOIp/VHD/TOP_MEDoIP.v" "u_IpRamHeadermac" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/TOP_MEDoIP.v" 171 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TOP_MEDoIP:u_TOP_MEDoIP\|IPRamHeadermac:u_IpRamHeadermac\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"TOP_MEDoIP:u_TOP_MEDoIP\|IPRamHeadermac:u_IpRamHeadermac\|altsyncram:altsyncram_component\"" {  } { { "Modules/m_MedOIp/IP/IPRamHeadermac.vhd" "altsyncram_component" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/IP/IPRamHeadermac.vhd" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP_MEDoIP:u_TOP_MEDoIP\|IPRamHeadermac:u_IpRamHeadermac\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"TOP_MEDoIP:u_TOP_MEDoIP\|IPRamHeadermac:u_IpRamHeadermac\|altsyncram:altsyncram_component\"" {  } { { "Modules/m_MedOIp/IP/IPRamHeadermac.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/IP/IPRamHeadermac.vhd" 100 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP_MEDoIP:u_TOP_MEDoIP\|IPRamHeadermac:u_IpRamHeadermac\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"TOP_MEDoIP:u_TOP_MEDoIP\|IPRamHeadermac:u_IpRamHeadermac\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Info: Parameter \"numwords_a\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Info: Parameter \"numwords_b\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Info: Parameter \"widthad_a\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Info: Parameter \"widthad_b\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info: Parameter \"width_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Modules/m_MedOIp/IP/IPRamHeadermac.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/IP/IPRamHeadermac.vhd" 100 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k7n1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_k7n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k7n1 " "Info: Found entity 1: altsyncram_k7n1" {  } { { "db/altsyncram_k7n1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_k7n1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k7n1 TOP_MEDoIP:u_TOP_MEDoIP\|IPRamHeadermac:u_IpRamHeadermac\|altsyncram:altsyncram_component\|altsyncram_k7n1:auto_generated " "Info: Elaborating entity \"altsyncram_k7n1\" for hierarchy \"TOP_MEDoIP:u_TOP_MEDoIP\|IPRamHeadermac:u_IpRamHeadermac\|altsyncram:altsyncram_component\|altsyncram_k7n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CtrlRdTxTsOIp TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp " "Info: Elaborating entity \"CtrlRdTxTsOIp\" for hierarchy \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\"" {  } { { "Modules/m_MedOIp/VHD/TOP_MEDoIP.v" "u_CtrlRdTxTsOIp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/TOP_MEDoIP.v" 191 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxHdPactAddCRC TOP_MEDoIP:u_TOP_MEDoIP\|MuxHdPactAddCRC:u_MuxHdPactAddCRC " "Info: Elaborating entity \"MuxHdPactAddCRC\" for hierarchy \"TOP_MEDoIP:u_TOP_MEDoIP\|MuxHdPactAddCRC:u_MuxHdPactAddCRC\"" {  } { { "Modules/m_MedOIp/VHD/TOP_MEDoIP.v" "u_MuxHdPactAddCRC" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/TOP_MEDoIP.v" 211 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_crc TOP_MEDoIP:u_TOP_MEDoIP\|mux_crc:u_mux_crc " "Info: Elaborating entity \"mux_crc\" for hierarchy \"TOP_MEDoIP:u_TOP_MEDoIP\|mux_crc:u_mux_crc\"" {  } { { "Modules/m_MedOIp/VHD/TOP_MEDoIP.v" "u_mux_crc" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/TOP_MEDoIP.v" 229 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "teste_crc TOP_MEDoIP:u_TOP_MEDoIP\|teste_crc:u_teste_crc " "Info: Elaborating entity \"teste_crc\" for hierarchy \"TOP_MEDoIP:u_TOP_MEDoIP\|teste_crc:u_teste_crc\"" {  } { { "Modules/m_MedOIp/VHD/TOP_MEDoIP.v" "u_teste_crc" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/TOP_MEDoIP.v" 243 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_udpipmac_ethernet_crc TOP_MEDoIP:u_TOP_MEDoIP\|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc " "Info: Elaborating entity \"auk_udpipmac_ethernet_crc\" for hierarchy \"TOP_MEDoIP:u_TOP_MEDoIP\|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc\"" {  } { { "Modules/m_MedOIp/VHD/TOP_MEDoIP.v" "u_auk_udpipmac_ethernet_crc" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/TOP_MEDoIP.v" 255 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myblkinv2 TOP_MEDoIP:u_TOP_MEDoIP\|myblkinv2:u_myblkinv2 " "Info: Elaborating entity \"myblkinv2\" for hierarchy \"TOP_MEDoIP:u_TOP_MEDoIP\|myblkinv2:u_myblkinv2\"" {  } { { "Modules/m_MedOIp/VHD/TOP_MEDoIP.v" "u_myblkinv2" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/TOP_MEDoIP.v" 261 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PhyInterface TOP_MEDoIP:u_TOP_MEDoIP\|PhyInterface:u_PhyInterface " "Info: Elaborating entity \"PhyInterface\" for hierarchy \"TOP_MEDoIP:u_TOP_MEDoIP\|PhyInterface:u_PhyInterface\"" {  } { { "Modules/m_MedOIp/VHD/TOP_MEDoIP.v" "u_PhyInterface" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/TOP_MEDoIP.v" 276 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_MacTxStart PhyInterface.vhd(63) " "Warning (10036): Verilog HDL or VHDL warning at PhyInterface.vhd(63): object \"reg_MacTxStart\" assigned a value but never read" {  } { { "Modules/m_MedOIp/VHD/PhyInterface.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/PhyInterface.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_Share Eth_Share:u_Eth_Share " "Info: Elaborating entity \"Eth_Share\" for hierarchy \"Eth_Share:u_Eth_Share\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "u_Eth_Share" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 279 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc Medipix_sopc:u_Medipix_sopc " "Info: Elaborating entity \"Medipix_sopc\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "u_Medipix_sopc" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_0_upstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream " "Info: Elaborating entity \"Medipix_sopc_burst_0_upstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_0_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 45646 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burstcount_fifo_for_Medipix_sopc_burst_0_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream\|burstcount_fifo_for_Medipix_sopc_burst_0_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_0_upstream " "Info: Elaborating entity \"burstcount_fifo_for_Medipix_sopc_burst_0_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream\|burstcount_fifo_for_Medipix_sopc_burst_0_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_0_upstream\"" {  } { { "Medipix_sopc.v" "burstcount_fifo_for_Medipix_sopc_burst_0_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 561 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream\|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream " "Info: Elaborating entity \"rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream\|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream\"" {  } { { "Medipix_sopc.v" "rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 614 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_0_downstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_0_downstream_arbitrator:the_Medipix_sopc_burst_0_downstream " "Info: Elaborating entity \"Medipix_sopc_burst_0_downstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_0_downstream_arbitrator:the_Medipix_sopc_burst_0_downstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_0_downstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 45670 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_0 Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0 " "Info: Elaborating entity \"Medipix_sopc_burst_0\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_0" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 45698 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_1_upstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream " "Info: Elaborating entity \"Medipix_sopc_burst_1_upstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_1_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 45739 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burstcount_fifo_for_Medipix_sopc_burst_1_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream\|burstcount_fifo_for_Medipix_sopc_burst_1_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_1_upstream " "Info: Elaborating entity \"burstcount_fifo_for_Medipix_sopc_burst_1_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream\|burstcount_fifo_for_Medipix_sopc_burst_1_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_1_upstream\"" {  } { { "Medipix_sopc.v" "burstcount_fifo_for_Medipix_sopc_burst_1_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 1579 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream " "Info: Elaborating entity \"rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream\"" {  } { { "Medipix_sopc.v" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 1632 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_1_downstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_1_downstream_arbitrator:the_Medipix_sopc_burst_1_downstream " "Info: Elaborating entity \"Medipix_sopc_burst_1_downstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_1_downstream_arbitrator:the_Medipix_sopc_burst_1_downstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_1_downstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 45763 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_1 Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1 " "Info: Elaborating entity \"Medipix_sopc_burst_1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 45792 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_10_upstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream " "Info: Elaborating entity \"Medipix_sopc_burst_10_upstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_10_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 45833 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burstcount_fifo_for_Medipix_sopc_burst_10_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream\|burstcount_fifo_for_Medipix_sopc_burst_10_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_10_upstream " "Info: Elaborating entity \"burstcount_fifo_for_Medipix_sopc_burst_10_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream\|burstcount_fifo_for_Medipix_sopc_burst_10_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_10_upstream\"" {  } { { "Medipix_sopc.v" "burstcount_fifo_for_Medipix_sopc_burst_10_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 2622 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream " "Info: Elaborating entity \"rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream\"" {  } { { "Medipix_sopc.v" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 2675 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_10_downstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_10_downstream_arbitrator:the_Medipix_sopc_burst_10_downstream " "Info: Elaborating entity \"Medipix_sopc_burst_10_downstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_10_downstream_arbitrator:the_Medipix_sopc_burst_10_downstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_10_downstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 45857 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_10 Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10 " "Info: Elaborating entity \"Medipix_sopc_burst_10\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_10" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 45886 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_11_upstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream " "Info: Elaborating entity \"Medipix_sopc_burst_11_upstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_11_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 45927 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burstcount_fifo_for_Medipix_sopc_burst_11_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream\|burstcount_fifo_for_Medipix_sopc_burst_11_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_11_upstream " "Info: Elaborating entity \"burstcount_fifo_for_Medipix_sopc_burst_11_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream\|burstcount_fifo_for_Medipix_sopc_burst_11_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_11_upstream\"" {  } { { "Medipix_sopc.v" "burstcount_fifo_for_Medipix_sopc_burst_11_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 3634 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream " "Info: Elaborating entity \"rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream\"" {  } { { "Medipix_sopc.v" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 3687 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_11_downstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_11_downstream_arbitrator:the_Medipix_sopc_burst_11_downstream " "Info: Elaborating entity \"Medipix_sopc_burst_11_downstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_11_downstream_arbitrator:the_Medipix_sopc_burst_11_downstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_11_downstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 45951 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "medipix_sopc_burst_11.v 1 1 " "Warning: Using design file medipix_sopc_burst_11.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Medipix_sopc_burst_11 " "Info: Found entity 1: Medipix_sopc_burst_11" {  } { { "medipix_sopc_burst_11.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/medipix_sopc_burst_11.v" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_11 Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11 " "Info: Elaborating entity \"Medipix_sopc_burst_11\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_11" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 45980 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_2_upstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream " "Info: Elaborating entity \"Medipix_sopc_burst_2_upstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_2_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46021 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burstcount_fifo_for_Medipix_sopc_burst_2_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream\|burstcount_fifo_for_Medipix_sopc_burst_2_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_2_upstream " "Info: Elaborating entity \"burstcount_fifo_for_Medipix_sopc_burst_2_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream\|burstcount_fifo_for_Medipix_sopc_burst_2_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_2_upstream\"" {  } { { "Medipix_sopc.v" "burstcount_fifo_for_Medipix_sopc_burst_2_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 4646 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream " "Info: Elaborating entity \"rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream\"" {  } { { "Medipix_sopc.v" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 4699 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_2_downstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_2_downstream_arbitrator:the_Medipix_sopc_burst_2_downstream " "Info: Elaborating entity \"Medipix_sopc_burst_2_downstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_2_downstream_arbitrator:the_Medipix_sopc_burst_2_downstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_2_downstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46046 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_2 Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2 " "Info: Elaborating entity \"Medipix_sopc_burst_2\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_2" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46075 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_3_upstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream " "Info: Elaborating entity \"Medipix_sopc_burst_3_upstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_3_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46116 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burstcount_fifo_for_Medipix_sopc_burst_3_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream\|burstcount_fifo_for_Medipix_sopc_burst_3_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_3_upstream " "Info: Elaborating entity \"burstcount_fifo_for_Medipix_sopc_burst_3_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream\|burstcount_fifo_for_Medipix_sopc_burst_3_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_3_upstream\"" {  } { { "Medipix_sopc.v" "burstcount_fifo_for_Medipix_sopc_burst_3_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 5660 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream " "Info: Elaborating entity \"rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream\"" {  } { { "Medipix_sopc.v" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 5713 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_3_downstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_3_downstream_arbitrator:the_Medipix_sopc_burst_3_downstream " "Info: Elaborating entity \"Medipix_sopc_burst_3_downstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_3_downstream_arbitrator:the_Medipix_sopc_burst_3_downstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_3_downstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_3 Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3 " "Info: Elaborating entity \"Medipix_sopc_burst_3\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_3" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46169 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_4_upstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream " "Info: Elaborating entity \"Medipix_sopc_burst_4_upstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_4_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46198 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream\|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream " "Info: Elaborating entity \"burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream\|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream\"" {  } { { "Medipix_sopc.v" "burstcount_fifo_for_Medipix_sopc_burst_4_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 13938 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream\|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream " "Info: Elaborating entity \"rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream\|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream\"" {  } { { "Medipix_sopc.v" "rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 13991 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_4_downstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4_downstream_arbitrator:the_Medipix_sopc_burst_4_downstream " "Info: Elaborating entity \"Medipix_sopc_burst_4_downstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4_downstream_arbitrator:the_Medipix_sopc_burst_4_downstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_4_downstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46224 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_4 Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4 " "Info: Elaborating entity \"Medipix_sopc_burst_4\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_4" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46252 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_5_upstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream " "Info: Elaborating entity \"Medipix_sopc_burst_5_upstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_5_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46293 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream\|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream " "Info: Elaborating entity \"burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream\|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream\"" {  } { { "Medipix_sopc.v" "burstcount_fifo_for_Medipix_sopc_burst_5_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 22255 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream " "Info: Elaborating entity \"rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream\"" {  } { { "Medipix_sopc.v" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 22308 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_5_downstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5_downstream_arbitrator:the_Medipix_sopc_burst_5_downstream " "Info: Elaborating entity \"Medipix_sopc_burst_5_downstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5_downstream_arbitrator:the_Medipix_sopc_burst_5_downstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_5_downstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46319 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_5 Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5 " "Info: Elaborating entity \"Medipix_sopc_burst_5\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_5" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46348 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_6_upstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream " "Info: Elaborating entity \"Medipix_sopc_burst_6_upstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_6_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46377 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burstcount_fifo_for_Medipix_sopc_burst_6_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream\|burstcount_fifo_for_Medipix_sopc_burst_6_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_6_upstream " "Info: Elaborating entity \"burstcount_fifo_for_Medipix_sopc_burst_6_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream\|burstcount_fifo_for_Medipix_sopc_burst_6_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_6_upstream\"" {  } { { "Medipix_sopc.v" "burstcount_fifo_for_Medipix_sopc_burst_6_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 23271 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream\|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream " "Info: Elaborating entity \"rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream\|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream\"" {  } { { "Medipix_sopc.v" "rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 23324 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_6_downstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_6_downstream_arbitrator:the_Medipix_sopc_burst_6_downstream " "Info: Elaborating entity \"Medipix_sopc_burst_6_downstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_6_downstream_arbitrator:the_Medipix_sopc_burst_6_downstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_6_downstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46401 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_6 Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6 " "Info: Elaborating entity \"Medipix_sopc_burst_6\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_6" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46429 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_7_upstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream " "Info: Elaborating entity \"Medipix_sopc_burst_7_upstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_7_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46470 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burstcount_fifo_for_Medipix_sopc_burst_7_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream\|burstcount_fifo_for_Medipix_sopc_burst_7_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_7_upstream " "Info: Elaborating entity \"burstcount_fifo_for_Medipix_sopc_burst_7_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream\|burstcount_fifo_for_Medipix_sopc_burst_7_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_7_upstream\"" {  } { { "Medipix_sopc.v" "burstcount_fifo_for_Medipix_sopc_burst_7_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 24289 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream " "Info: Elaborating entity \"rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream\"" {  } { { "Medipix_sopc.v" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 24342 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_7_downstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_7_downstream_arbitrator:the_Medipix_sopc_burst_7_downstream " "Info: Elaborating entity \"Medipix_sopc_burst_7_downstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_7_downstream_arbitrator:the_Medipix_sopc_burst_7_downstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_7_downstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46494 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_7 Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7 " "Info: Elaborating entity \"Medipix_sopc_burst_7\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_7" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46523 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_8_upstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream " "Info: Elaborating entity \"Medipix_sopc_burst_8_upstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_8_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46564 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burstcount_fifo_for_Medipix_sopc_burst_8_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream\|burstcount_fifo_for_Medipix_sopc_burst_8_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_8_upstream " "Info: Elaborating entity \"burstcount_fifo_for_Medipix_sopc_burst_8_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream\|burstcount_fifo_for_Medipix_sopc_burst_8_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_8_upstream\"" {  } { { "Medipix_sopc.v" "burstcount_fifo_for_Medipix_sopc_burst_8_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 25331 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream " "Info: Elaborating entity \"rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream\"" {  } { { "Medipix_sopc.v" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 25384 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_8_downstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_8_downstream_arbitrator:the_Medipix_sopc_burst_8_downstream " "Info: Elaborating entity \"Medipix_sopc_burst_8_downstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_8_downstream_arbitrator:the_Medipix_sopc_burst_8_downstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_8_downstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46589 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_8 Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8 " "Info: Elaborating entity \"Medipix_sopc_burst_8\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_8" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46618 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_9_upstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream " "Info: Elaborating entity \"Medipix_sopc_burst_9_upstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_9_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46659 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burstcount_fifo_for_Medipix_sopc_burst_9_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream\|burstcount_fifo_for_Medipix_sopc_burst_9_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_9_upstream " "Info: Elaborating entity \"burstcount_fifo_for_Medipix_sopc_burst_9_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream\|burstcount_fifo_for_Medipix_sopc_burst_9_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_9_upstream\"" {  } { { "Medipix_sopc.v" "burstcount_fifo_for_Medipix_sopc_burst_9_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 26343 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream " "Info: Elaborating entity \"rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream\|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream\"" {  } { { "Medipix_sopc.v" "rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 26396 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_9_downstream_arbitrator Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_9_downstream_arbitrator:the_Medipix_sopc_burst_9_downstream " "Info: Elaborating entity \"Medipix_sopc_burst_9_downstream_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_9_downstream_arbitrator:the_Medipix_sopc_burst_9_downstream\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_9_downstream" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46683 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_burst_9 Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9 " "Info: Elaborating entity \"Medipix_sopc_burst_9\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9\"" {  } { { "Medipix_sopc.v" "the_Medipix_sopc_burst_9" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46712 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_s1_arbitrator Medipix_sopc:u_Medipix_sopc\|clock_crossing_s1_arbitrator:the_clock_crossing_s1 " "Info: Elaborating entity \"clock_crossing_s1_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing_s1_arbitrator:the_clock_crossing_s1\"" {  } { { "Medipix_sopc.v" "the_clock_crossing_s1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46776 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module Medipix_sopc:u_Medipix_sopc\|clock_crossing_s1_arbitrator:the_clock_crossing_s1\|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1 " "Info: Elaborating entity \"rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing_s1_arbitrator:the_clock_crossing_s1\|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1\"" {  } { { "Medipix_sopc.v" "rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 38409 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module Medipix_sopc:u_Medipix_sopc\|clock_crossing_s1_arbitrator:the_clock_crossing_s1\|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1 " "Info: Elaborating entity \"rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing_s1_arbitrator:the_clock_crossing_s1\|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1\"" {  } { { "Medipix_sopc.v" "rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 38454 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module Medipix_sopc:u_Medipix_sopc\|clock_crossing_s1_arbitrator:the_clock_crossing_s1\|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1 " "Info: Elaborating entity \"rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing_s1_arbitrator:the_clock_crossing_s1\|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1\"" {  } { { "Medipix_sopc.v" "rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 38478 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_m1_arbitrator Medipix_sopc:u_Medipix_sopc\|clock_crossing_m1_arbitrator:the_clock_crossing_m1 " "Info: Elaborating entity \"clock_crossing_m1_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing_m1_arbitrator:the_clock_crossing_m1\"" {  } { { "Medipix_sopc.v" "the_clock_crossing_m1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46801 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing " "Info: Elaborating entity \"clock_crossing\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\"" {  } { { "Medipix_sopc.v" "the_clock_crossing" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46829 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_downstream_fifo Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo " "Info: Elaborating entity \"clock_crossing_downstream_fifo\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\"" {  } { { "clock_crossing.v" "the_downstream_fifo" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 261 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo " "Info: Elaborating entity \"dcfifo\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\"" {  } { { "clock_crossing.v" "downstream_fifo" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\"" {  } { { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 61 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info: Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Info: Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 88 " "Info: Parameter \"lpm_width\" = \"88\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Info: Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Info: Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Info: Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 61 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_vvf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_vvf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_vvf1 " "Info: Found entity 1: dcfifo_vvf1" {  } { { "db/dcfifo_vvf1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_vvf1.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_vvf1 Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated " "Info: Elaborating entity \"dcfifo_vvf1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_q57.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_q57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_q57 " "Info: Found entity 1: a_graycounter_q57" {  } { { "db/a_graycounter_q57.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_q57.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_q57 Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|a_graycounter_q57:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_q57\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|a_graycounter_q57:rdptr_g1p\"" {  } { { "db/dcfifo_vvf1.tdf" "rdptr_g1p" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_vvf1.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mjc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_mjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mjc " "Info: Found entity 1: a_graycounter_mjc" {  } { { "db/a_graycounter_mjc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_mjc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mjc Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|a_graycounter_mjc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_mjc\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|a_graycounter_mjc:wrptr_g1p\"" {  } { { "db/dcfifo_vvf1.tdf" "wrptr_g1p" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_vvf1.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ljc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_ljc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ljc " "Info: Found entity 1: a_graycounter_ljc" {  } { { "db/a_graycounter_ljc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_ljc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ljc Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|a_graycounter_ljc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_ljc\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|a_graycounter_ljc:wrptr_gp\"" {  } { { "db/dcfifo_vvf1.tdf" "wrptr_gp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_vvf1.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vj31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vj31 " "Info: Found entity 1: altsyncram_vj31" {  } { { "db/altsyncram_vj31.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_vj31.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vj31 Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram " "Info: Elaborating entity \"altsyncram_vj31\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\"" {  } { { "db/dcfifo_vvf1.tdf" "fifo_ram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_vvf1.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_fkd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_fkd " "Info: Found entity 1: alt_synch_pipe_fkd" {  } { { "db/alt_synch_pipe_fkd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/alt_synch_pipe_fkd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_fkd Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_fkd\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp\"" {  } { { "db/dcfifo_vvf1.tdf" "rs_dgwp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_vvf1.tdf" 71 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Info: Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dffpipe_ed9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp\|dffpipe_ed9:dffpipe15 " "Info: Elaborating entity \"dffpipe_ed9\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp\|dffpipe_ed9:dffpipe15\"" {  } { { "db/alt_synch_pipe_fkd.tdf" "dffpipe15" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/alt_synch_pipe_fkd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gkd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gkd " "Info: Found entity 1: alt_synch_pipe_gkd" {  } { { "db/alt_synch_pipe_gkd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/alt_synch_pipe_gkd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gkd Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_gkd\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp\"" {  } { { "db/dcfifo_vvf1.tdf" "ws_dgrp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_vvf1.tdf" 72 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Info: Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dffpipe_fd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp\|dffpipe_fd9:dffpipe18 " "Info: Elaborating entity \"dffpipe_fd9\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp\|dffpipe_fd9:dffpipe18\"" {  } { { "db/alt_synch_pipe_gkd.tdf" "dffpipe18" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/alt_synch_pipe_gkd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_966.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_966.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_966 " "Info: Found entity 1: cmpr_966" {  } { { "db/cmpr_966.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cmpr_966.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_966 Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|cmpr_966:rdempty_eq_comp1_lsb " "Info: Elaborating entity \"cmpr_966\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|cmpr_966:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_vvf1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_vvf1.tdf" 73 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Info: Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/mux_j28.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Info: Elaborating entity \"mux_j28\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_vvf1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_vvf1.tdf" 81 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_upstream_fifo Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo " "Info: Elaborating entity \"clock_crossing_upstream_fifo\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\"" {  } { { "clock_crossing.v" "the_upstream_fifo" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 328 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo " "Info: Elaborating entity \"dcfifo\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\"" {  } { { "clock_crossing.v" "upstream_fifo" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 124 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\"" {  } { { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 124 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info: Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Info: Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 33 " "Info: Parameter \"lpm_width\" = \"33\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Info: Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Info: Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Info: Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 124 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_73g1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_73g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_73g1 " "Info: Found entity 1: dcfifo_73g1" {  } { { "db/dcfifo_73g1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_73g1.tdf" 46 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_73g1 Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated " "Info: Elaborating entity \"dcfifo_73g1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_sgb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_sgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_sgb " "Info: Found entity 1: a_gray2bin_sgb" {  } { { "db/a_gray2bin_sgb.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_gray2bin_sgb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_sgb Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|a_gray2bin_sgb:wrptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_sgb\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|a_gray2bin_sgb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_73g1.tdf" "wrptr_g_gray2bin" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_73g1.tdf" 59 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_r57.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_r57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_r57 " "Info: Found entity 1: a_graycounter_r57" {  } { { "db/a_graycounter_r57.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_r57.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_r57 Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|a_graycounter_r57:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_r57\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|a_graycounter_r57:rdptr_g1p\"" {  } { { "db/dcfifo_73g1.tdf" "rdptr_g1p" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_73g1.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_njc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_njc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_njc " "Info: Found entity 1: a_graycounter_njc" {  } { { "db/a_graycounter_njc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_njc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_njc Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|a_graycounter_njc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_njc\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|a_graycounter_njc:wrptr_g1p\"" {  } { { "db/dcfifo_73g1.tdf" "wrptr_g1p" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_73g1.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ojc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_ojc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ojc " "Info: Found entity 1: a_graycounter_ojc" {  } { { "db/a_graycounter_ojc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_ojc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ojc Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|a_graycounter_ojc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_ojc\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|a_graycounter_ojc:wrptr_gp\"" {  } { { "db/dcfifo_73g1.tdf" "wrptr_gp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_73g1.tdf" 63 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dj31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_dj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dj31 " "Info: Found entity 1: altsyncram_dj31" {  } { { "db/altsyncram_dj31.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_dj31.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dj31 Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|altsyncram_dj31:fifo_ram " "Info: Elaborating entity \"altsyncram_dj31\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|altsyncram_dj31:fifo_ram\"" {  } { { "db/dcfifo_73g1.tdf" "fifo_ram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_73g1.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_hkd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_hkd " "Info: Found entity 1: alt_synch_pipe_hkd" {  } { { "db/alt_synch_pipe_hkd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/alt_synch_pipe_hkd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_hkd Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|alt_synch_pipe_hkd:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_hkd\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|alt_synch_pipe_hkd:rs_dgwp\"" {  } { { "db/dcfifo_73g1.tdf" "rs_dgwp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_73g1.tdf" 79 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Info: Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|alt_synch_pipe_hkd:rs_dgwp\|dffpipe_gd9:dffpipe15 " "Info: Elaborating entity \"dffpipe_gd9\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|alt_synch_pipe_hkd:rs_dgwp\|dffpipe_gd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_hkd.tdf" "dffpipe15" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/alt_synch_pipe_hkd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Info: Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|dffpipe_hd9:ws_brp " "Info: Elaborating entity \"dffpipe_hd9\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|dffpipe_hd9:ws_brp\"" {  } { { "db/dcfifo_73g1.tdf" "ws_brp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_73g1.tdf" 80 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ikd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ikd " "Info: Found entity 1: alt_synch_pipe_ikd" {  } { { "db/alt_synch_pipe_ikd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/alt_synch_pipe_ikd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ikd Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|alt_synch_pipe_ikd:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_ikd\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|alt_synch_pipe_ikd:ws_dgrp\"" {  } { { "db/dcfifo_73g1.tdf" "ws_dgrp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_73g1.tdf" 82 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Info: Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|alt_synch_pipe_ikd:ws_dgrp\|dffpipe_id9:dffpipe19 " "Info: Elaborating entity \"dffpipe_id9\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|alt_synch_pipe_ikd:ws_dgrp\|dffpipe_id9:dffpipe19\"" {  } { { "db/alt_synch_pipe_ikd.tdf" "dffpipe19" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/alt_synch_pipe_ikd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Info: Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cmpr_a66.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb " "Info: Elaborating entity \"cmpr_a66\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_73g1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_73g1.tdf" 86 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_jtag_debug_module_arbitrator Medipix_sopc:u_Medipix_sopc\|cpu_linux_jtag_debug_module_arbitrator:the_cpu_linux_jtag_debug_module " "Info: Elaborating entity \"cpu_linux_jtag_debug_module_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux_jtag_debug_module_arbitrator:the_cpu_linux_jtag_debug_module\"" {  } { { "Medipix_sopc.v" "the_cpu_linux_jtag_debug_module" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46874 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_data_master_arbitrator Medipix_sopc:u_Medipix_sopc\|cpu_linux_data_master_arbitrator:the_cpu_linux_data_master " "Info: Elaborating entity \"cpu_linux_data_master_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux_data_master_arbitrator:the_cpu_linux_data_master\"" {  } { { "Medipix_sopc.v" "the_cpu_linux_data_master" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46970 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_instruction_master_arbitrator Medipix_sopc:u_Medipix_sopc\|cpu_linux_instruction_master_arbitrator:the_cpu_linux_instruction_master " "Info: Elaborating entity \"cpu_linux_instruction_master_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux_instruction_master_arbitrator:the_cpu_linux_instruction_master\"" {  } { { "Medipix_sopc.v" "the_cpu_linux_instruction_master" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47008 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux " "Info: Elaborating entity \"cpu_linux\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\"" {  } { { "Medipix_sopc.v" "the_cpu_linux" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47040 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_test_bench Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_test_bench:the_cpu_linux_test_bench " "Info: Elaborating entity \"cpu_linux_test_bench\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_test_bench:the_cpu_linux_test_bench\"" {  } { { "cpu_linux.v" "the_cpu_linux_test_bench" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 5914 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_ic_data_module Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_data_module:cpu_linux_ic_data " "Info: Elaborating entity \"cpu_linux_ic_data_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_data_module:cpu_linux_ic_data\"" {  } { { "cpu_linux.v" "cpu_linux_ic_data" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 6939 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_data_module:cpu_linux_ic_data\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_data_module:cpu_linux_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "the_altsyncram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_data_module:cpu_linux_ic_data\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_data_module:cpu_linux_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 58 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_data_module:cpu_linux_ic_data\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_data_module:cpu_linux_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Info: Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Info: Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Info: Parameter \"widthad_a\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Info: Parameter \"widthad_b\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 58 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9nd1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9nd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9nd1 " "Info: Found entity 1: altsyncram_9nd1" {  } { { "db/altsyncram_9nd1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_9nd1.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9nd1 Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_data_module:cpu_linux_ic_data\|altsyncram:the_altsyncram\|altsyncram_9nd1:auto_generated " "Info: Elaborating entity \"altsyncram_9nd1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_data_module:cpu_linux_ic_data\|altsyncram:the_altsyncram\|altsyncram_9nd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Info: Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/decode_jsa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_data_module:cpu_linux_ic_data\|altsyncram:the_altsyncram\|altsyncram_9nd1:auto_generated\|decode_jsa:decode2 " "Info: Elaborating entity \"decode_jsa\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_data_module:cpu_linux_ic_data\|altsyncram:the_altsyncram\|altsyncram_9nd1:auto_generated\|decode_jsa:decode2\"" {  } { { "db/altsyncram_9nd1.tdf" "decode2" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_9nd1.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Info: Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/mux_gob.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_data_module:cpu_linux_ic_data\|altsyncram:the_altsyncram\|altsyncram_9nd1:auto_generated\|mux_gob:mux3 " "Info: Elaborating entity \"mux_gob\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_data_module:cpu_linux_ic_data\|altsyncram:the_altsyncram\|altsyncram_9nd1:auto_generated\|mux_gob:mux3\"" {  } { { "db/altsyncram_9nd1.tdf" "mux3" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_9nd1.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_ic_tag_module Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_tag_module:cpu_linux_ic_tag " "Info: Elaborating entity \"cpu_linux_ic_tag_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_tag_module:cpu_linux_ic_tag\"" {  } { { "cpu_linux.v" "cpu_linux_ic_tag" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 7005 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_tag_module:cpu_linux_ic_tag\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_tag_module:cpu_linux_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "the_altsyncram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_tag_module:cpu_linux_ic_tag\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_tag_module:cpu_linux_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 120 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_tag_module:cpu_linux_ic_tag\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_tag_module:cpu_linux_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_linux_ic_tag_ram.mif " "Info: Parameter \"init_file\" = \"cpu_linux_ic_tag_ram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Info: Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Info: Parameter \"width_a\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 20 " "Info: Parameter \"width_b\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Info: Parameter \"widthad_b\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 120 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gvg1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gvg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gvg1 " "Info: Found entity 1: altsyncram_gvg1" {  } { { "db/altsyncram_gvg1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_gvg1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gvg1 Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_tag_module:cpu_linux_ic_tag\|altsyncram:the_altsyncram\|altsyncram_gvg1:auto_generated " "Info: Elaborating entity \"altsyncram_gvg1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_ic_tag_module:cpu_linux_ic_tag\|altsyncram:the_altsyncram\|altsyncram_gvg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_bht_module Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_bht_module:cpu_linux_bht " "Info: Elaborating entity \"cpu_linux_bht_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_bht_module:cpu_linux_bht\"" {  } { { "cpu_linux.v" "cpu_linux_bht" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 7178 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_bht_module:cpu_linux_bht\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_bht_module:cpu_linux_bht\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "the_altsyncram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 183 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_bht_module:cpu_linux_bht\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_bht_module:cpu_linux_bht\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 183 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_bht_module:cpu_linux_bht\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_bht_module:cpu_linux_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_linux_bht_ram.mif " "Info: Parameter \"init_file\" = \"cpu_linux_bht_ram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Info: Parameter \"width_a\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Info: Parameter \"width_b\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 183 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hdg1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hdg1 " "Info: Found entity 1: altsyncram_hdg1" {  } { { "db/altsyncram_hdg1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_hdg1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hdg1 Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_bht_module:cpu_linux_bht\|altsyncram:the_altsyncram\|altsyncram_hdg1:auto_generated " "Info: Elaborating entity \"altsyncram_hdg1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_bht_module:cpu_linux_bht\|altsyncram:the_altsyncram\|altsyncram_hdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_register_bank_a_module Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_a_module:cpu_linux_register_bank_a " "Info: Elaborating entity \"cpu_linux_register_bank_a_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_a_module:cpu_linux_register_bank_a\"" {  } { { "cpu_linux.v" "cpu_linux_register_bank_a" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 7324 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_a_module:cpu_linux_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_a_module:cpu_linux_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "the_altsyncram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 243 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_a_module:cpu_linux_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_a_module:cpu_linux_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 243 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_a_module:cpu_linux_register_bank_a\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_a_module:cpu_linux_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_linux_rf_ram_a.mif " "Info: Parameter \"init_file\" = \"cpu_linux_rf_ram_a.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 243 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hrf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hrf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hrf1 " "Info: Found entity 1: altsyncram_hrf1" {  } { { "db/altsyncram_hrf1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_hrf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hrf1 Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_a_module:cpu_linux_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_hrf1:auto_generated " "Info: Elaborating entity \"altsyncram_hrf1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_a_module:cpu_linux_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_hrf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_register_bank_b_module Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_b_module:cpu_linux_register_bank_b " "Info: Elaborating entity \"cpu_linux_register_bank_b_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_b_module:cpu_linux_register_bank_b\"" {  } { { "cpu_linux.v" "cpu_linux_register_bank_b" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 7345 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_b_module:cpu_linux_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_b_module:cpu_linux_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "the_altsyncram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 303 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_b_module:cpu_linux_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_b_module:cpu_linux_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 303 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_b_module:cpu_linux_register_bank_b\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_b_module:cpu_linux_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_linux_rf_ram_b.mif " "Info: Parameter \"init_file\" = \"cpu_linux_rf_ram_b.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 303 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_irf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_irf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_irf1 " "Info: Found entity 1: altsyncram_irf1" {  } { { "db/altsyncram_irf1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_irf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_irf1 Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_b_module:cpu_linux_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_irf1:auto_generated " "Info: Elaborating entity \"altsyncram_irf1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_register_bank_b_module:cpu_linux_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_irf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_dc_tag_module Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_tag_module:cpu_linux_dc_tag " "Info: Elaborating entity \"cpu_linux_dc_tag_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_tag_module:cpu_linux_dc_tag\"" {  } { { "cpu_linux.v" "cpu_linux_dc_tag" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 7778 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_tag_module:cpu_linux_dc_tag\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_tag_module:cpu_linux_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "the_altsyncram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 363 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_tag_module:cpu_linux_dc_tag\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_tag_module:cpu_linux_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 363 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_tag_module:cpu_linux_dc_tag\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_tag_module:cpu_linux_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_linux_dc_tag_ram.mif " "Info: Parameter \"init_file\" = \"cpu_linux_dc_tag_ram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Info: Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Info: Parameter \"width_a\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 14 " "Info: Parameter \"width_b\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Info: Parameter \"widthad_b\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 363 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7bg1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7bg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7bg1 " "Info: Found entity 1: altsyncram_7bg1" {  } { { "db/altsyncram_7bg1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_7bg1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7bg1 Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_tag_module:cpu_linux_dc_tag\|altsyncram:the_altsyncram\|altsyncram_7bg1:auto_generated " "Info: Elaborating entity \"altsyncram_7bg1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_tag_module:cpu_linux_dc_tag\|altsyncram:the_altsyncram\|altsyncram_7bg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_dc_data_module Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_data_module:cpu_linux_dc_data " "Info: Elaborating entity \"cpu_linux_dc_data_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_data_module:cpu_linux_dc_data\"" {  } { { "cpu_linux.v" "cpu_linux_dc_data" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 7832 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_data_module:cpu_linux_dc_data\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_data_module:cpu_linux_dc_data\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "the_altsyncram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 426 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_data_module:cpu_linux_dc_data\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_data_module:cpu_linux_dc_data\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 426 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_data_module:cpu_linux_dc_data\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_data_module:cpu_linux_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Info: Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Info: Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info: Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Info: Parameter \"widthad_a\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Info: Parameter \"widthad_b\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 426 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vmf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vmf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vmf1 " "Info: Found entity 1: altsyncram_vmf1" {  } { { "db/altsyncram_vmf1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_vmf1.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vmf1 Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_data_module:cpu_linux_dc_data\|altsyncram:the_altsyncram\|altsyncram_vmf1:auto_generated " "Info: Elaborating entity \"altsyncram_vmf1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_data_module:cpu_linux_dc_data\|altsyncram:the_altsyncram\|altsyncram_vmf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_dc_victim_module Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_victim_module:cpu_linux_dc_victim " "Info: Elaborating entity \"cpu_linux_dc_victim_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_victim_module:cpu_linux_dc_victim\"" {  } { { "cpu_linux.v" "cpu_linux_dc_victim" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 7848 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_victim_module:cpu_linux_dc_victim\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_victim_module:cpu_linux_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "the_altsyncram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 489 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_victim_module:cpu_linux_dc_victim\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_victim_module:cpu_linux_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 489 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_victim_module:cpu_linux_dc_victim\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_victim_module:cpu_linux_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Info: Parameter \"numwords_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Info: Parameter \"numwords_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Info: Parameter \"widthad_a\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Info: Parameter \"widthad_b\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 489 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i3d1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i3d1 " "Info: Found entity 1: altsyncram_i3d1" {  } { { "db/altsyncram_i3d1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_i3d1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i3d1 Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_victim_module:cpu_linux_dc_victim\|altsyncram:the_altsyncram\|altsyncram_i3d1:auto_generated " "Info: Elaborating entity \"altsyncram_i3d1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_dc_victim_module:cpu_linux_dc_victim\|altsyncram:the_altsyncram\|altsyncram_i3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_mult_cell Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell " "Info: Elaborating entity \"cpu_linux_mult_cell\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\"" {  } { { "cpu_linux.v" "the_cpu_linux_mult_cell" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9718 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info: Elaborating entity \"altmult_add\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "cpu_linux_mult_cell.v" "the_altmult_add_part_1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux_mult_cell.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "cpu_linux_mult_cell.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux_mult_cell.v" 49 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Info: Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Info: Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Info: Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Info: Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Info: Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Info: Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Info: Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info: Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Info: Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Info: Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Info: Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Info: Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Info: Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Info: Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Info: Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Info: Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Info: Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Info: Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Info: Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Info: Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Info: Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Info: Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Info: Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Info: Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Info: Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Info: Parameter \"width_result\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_linux_mult_cell.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux_mult_cell.v" 49 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_mgr2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_mgr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_mgr2 " "Info: Found entity 1: mult_add_mgr2" {  } { { "db/mult_add_mgr2.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/mult_add_mgr2.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_mgr2 Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated " "Info: Elaborating entity \"mult_add_mgr2\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_ks81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ded_mult_ks81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_ks81 " "Info: Found entity 1: ded_mult_ks81" {  } { { "db/ded_mult_ks81.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ded_mult_ks81.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_ks81 Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1 " "Info: Elaborating entity \"ded_mult_ks81\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1\"" {  } { { "db/mult_add_mgr2.tdf" "ded_mult1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/mult_add_mgr2.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_93c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_93c " "Info: Found entity 1: dffpipe_93c" {  } { { "db/dffpipe_93c.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dffpipe_93c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_93c Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1\|dffpipe_93c:pre_result " "Info: Elaborating entity \"dffpipe_93c\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1\|dffpipe_93c:pre_result\"" {  } { { "db/ded_mult_ks81.tdf" "pre_result" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ded_mult_ks81.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info: Elaborating entity \"altmult_add\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "cpu_linux_mult_cell.v" "the_altmult_add_part_2" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux_mult_cell.v" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "cpu_linux_mult_cell.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux_mult_cell.v" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Info: Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Info: Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Info: Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Info: Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Info: Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Info: Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Info: Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info: Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Info: Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Info: Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Info: Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Info: Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Info: Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Info: Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Info: Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Info: Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Info: Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Info: Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Info: Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Info: Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Info: Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Info: Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Info: Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Info: Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Info: Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Info: Parameter \"width_result\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_linux_mult_cell.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux_mult_cell.v" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_ogr2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_ogr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_ogr2 " "Info: Found entity 1: mult_add_ogr2" {  } { { "db/mult_add_ogr2.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/mult_add_ogr2.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_ogr2 Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_ogr2:auto_generated " "Info: Elaborating entity \"mult_add_ogr2\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_mult_cell:the_cpu_linux_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_ogr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_nios2_oci Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci " "Info: Elaborating entity \"cpu_linux_nios2_oci\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\"" {  } { { "cpu_linux.v" "the_cpu_linux_nios2_oci" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9956 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_nios2_oci_debug Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_debug:the_cpu_linux_nios2_oci_debug " "Info: Elaborating entity \"cpu_linux_nios2_oci_debug\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_debug:the_cpu_linux_nios2_oci_debug\"" {  } { { "cpu_linux.v" "the_cpu_linux_nios2_oci_debug" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3308 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_nios2_ocimem Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem " "Info: Elaborating entity \"cpu_linux_nios2_ocimem\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem\"" {  } { { "cpu_linux.v" "the_cpu_linux_nios2_ocimem" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3328 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_ociram_lpm_dram_bdp_component_module Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem\|cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_linux_ociram_lpm_dram_bdp_component_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem\|cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component\"" {  } { { "cpu_linux.v" "cpu_linux_ociram_lpm_dram_bdp_component" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 842 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem\|cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem\|cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "the_altsyncram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 693 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem\|cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem\|cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 693 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem\|cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem\|cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_linux_ociram_default_contents.mif " "Info: Parameter \"init_file\" = \"cpu_linux_ociram_default_contents.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info: Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info: Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 693 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lp72.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lp72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lp72 " "Info: Found entity 1: altsyncram_lp72" {  } { { "db/altsyncram_lp72.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_lp72.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lp72 Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem\|cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_lp72:auto_generated " "Info: Elaborating entity \"altsyncram_lp72\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem\|cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_lp72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_nios2_avalon_reg Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg " "Info: Elaborating entity \"cpu_linux_nios2_avalon_reg\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg\"" {  } { { "cpu_linux.v" "the_cpu_linux_nios2_avalon_reg" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3348 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_nios2_oci_break Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break " "Info: Elaborating entity \"cpu_linux_nios2_oci_break\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break\"" {  } { { "cpu_linux.v" "the_cpu_linux_nios2_oci_break" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3379 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_nios2_oci_xbrk Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_xbrk:the_cpu_linux_nios2_oci_xbrk " "Info: Elaborating entity \"cpu_linux_nios2_oci_xbrk\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_xbrk:the_cpu_linux_nios2_oci_xbrk\"" {  } { { "cpu_linux.v" "the_cpu_linux_nios2_oci_xbrk" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3402 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_nios2_oci_dbrk Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_dbrk:the_cpu_linux_nios2_oci_dbrk " "Info: Elaborating entity \"cpu_linux_nios2_oci_dbrk\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_dbrk:the_cpu_linux_nios2_oci_dbrk\"" {  } { { "cpu_linux.v" "the_cpu_linux_nios2_oci_dbrk" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3429 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_nios2_oci_itrace Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace " "Info: Elaborating entity \"cpu_linux_nios2_oci_itrace\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\"" {  } { { "cpu_linux.v" "the_cpu_linux_nios2_oci_itrace" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3470 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_nios2_oci_dtrace Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace " "Info: Elaborating entity \"cpu_linux_nios2_oci_dtrace\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace\"" {  } { { "cpu_linux.v" "the_cpu_linux_nios2_oci_dtrace" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3485 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_nios2_oci_td_mode Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace\|cpu_linux_nios2_oci_td_mode:cpu_linux_nios2_oci_trc_ctrl_td_mode " "Info: Elaborating entity \"cpu_linux_nios2_oci_td_mode\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace\|cpu_linux_nios2_oci_td_mode:cpu_linux_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu_linux.v" "cpu_linux_nios2_oci_trc_ctrl_td_mode" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2104 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_nios2_oci_fifo Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_fifo:the_cpu_linux_nios2_oci_fifo " "Info: Elaborating entity \"cpu_linux_nios2_oci_fifo\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_fifo:the_cpu_linux_nios2_oci_fifo\"" {  } { { "cpu_linux.v" "the_cpu_linux_nios2_oci_fifo" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3504 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_nios2_oci_compute_tm_count Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_fifo:the_cpu_linux_nios2_oci_fifo\|cpu_linux_nios2_oci_compute_tm_count:cpu_linux_nios2_oci_compute_tm_count_tm_count " "Info: Elaborating entity \"cpu_linux_nios2_oci_compute_tm_count\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_fifo:the_cpu_linux_nios2_oci_fifo\|cpu_linux_nios2_oci_compute_tm_count:cpu_linux_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu_linux.v" "cpu_linux_nios2_oci_compute_tm_count_tm_count" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2424 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_nios2_oci_fifowp_inc Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_fifo:the_cpu_linux_nios2_oci_fifo\|cpu_linux_nios2_oci_fifowp_inc:cpu_linux_nios2_oci_fifowp_inc_fifowp " "Info: Elaborating entity \"cpu_linux_nios2_oci_fifowp_inc\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_fifo:the_cpu_linux_nios2_oci_fifo\|cpu_linux_nios2_oci_fifowp_inc:cpu_linux_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu_linux.v" "cpu_linux_nios2_oci_fifowp_inc_fifowp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2434 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_nios2_oci_fifocount_inc Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_fifo:the_cpu_linux_nios2_oci_fifo\|cpu_linux_nios2_oci_fifocount_inc:cpu_linux_nios2_oci_fifocount_inc_fifocount " "Info: Elaborating entity \"cpu_linux_nios2_oci_fifocount_inc\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_fifo:the_cpu_linux_nios2_oci_fifo\|cpu_linux_nios2_oci_fifocount_inc:cpu_linux_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu_linux.v" "cpu_linux_nios2_oci_fifocount_inc_fifocount" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2444 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_oci_test_bench Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_fifo:the_cpu_linux_nios2_oci_fifo\|cpu_linux_oci_test_bench:the_cpu_linux_oci_test_bench " "Info: Elaborating entity \"cpu_linux_oci_test_bench\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_fifo:the_cpu_linux_nios2_oci_fifo\|cpu_linux_oci_test_bench:the_cpu_linux_oci_test_bench\"" {  } { { "cpu_linux.v" "the_cpu_linux_oci_test_bench" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2453 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_nios2_oci_pib Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_pib:the_cpu_linux_nios2_oci_pib " "Info: Elaborating entity \"cpu_linux_nios2_oci_pib\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_pib:the_cpu_linux_nios2_oci_pib\"" {  } { { "cpu_linux.v" "the_cpu_linux_nios2_oci_pib" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3514 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_nios2_oci_im Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im " "Info: Elaborating entity \"cpu_linux_nios2_oci_im\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\"" {  } { { "cpu_linux.v" "the_cpu_linux_nios2_oci_im" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3535 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_traceram_lpm_dram_bdp_component_module Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_linux_traceram_lpm_dram_bdp_component_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\"" {  } { { "cpu_linux.v" "cpu_linux_traceram_lpm_dram_bdp_component" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3073 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "the_altsyncram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Info: Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info: Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info: Parameter \"numwords_b\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Info: Parameter \"width_a\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Info: Parameter \"width_b\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n902.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_n902.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n902 " "Info: Found entity 1: altsyncram_n902" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_n902.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n902 Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated " "Info: Elaborating entity \"altsyncram_n902\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_jtag_debug_module_wrapper Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper " "Info: Elaborating entity \"cpu_linux_jtag_debug_module_wrapper\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\"" {  } { { "cpu_linux.v" "the_cpu_linux_jtag_debug_module_wrapper" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3578 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_jtag_debug_module_tck Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck " "Info: Elaborating entity \"cpu_linux_jtag_debug_module_tck\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck\"" {  } { { "cpu_linux_jtag_debug_module_wrapper.v" "the_cpu_linux_jtag_debug_module_tck" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux_jtag_debug_module_wrapper.v" 158 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_linux_jtag_debug_module_tck.v" "the_altera_std_synchronizer" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux_jtag_debug_module_tck.v" 199 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_linux_jtag_debug_module_tck.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux_jtag_debug_module_tck.v" 199 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Info: Parameter \"depth\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_linux_jtag_debug_module_tck.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux_jtag_debug_module_tck.v" 199 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_linux_jtag_debug_module_sysclk Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk " "Info: Elaborating entity \"cpu_linux_jtag_debug_module_sysclk\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk\"" {  } { { "cpu_linux_jtag_debug_module_wrapper.v" "the_cpu_linux_jtag_debug_module_sysclk" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux_jtag_debug_module_wrapper.v" 181 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_linux_jtag_debug_module_phy " "Info: Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_linux_jtag_debug_module_phy\"" {  } { { "cpu_linux_jtag_debug_module_wrapper.v" "cpu_linux_jtag_debug_module_phy" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux_jtag_debug_module_wrapper.v" 211 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_linux_jtag_debug_module_phy " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_linux_jtag_debug_module_phy\"" {  } { { "cpu_linux_jtag_debug_module_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux_jtag_debug_module_wrapper.v" 211 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_linux_jtag_debug_module_phy " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_linux_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Info: Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Info: Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Info: Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Info: Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Info: Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Info: Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Info: Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Info: Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Info: Parameter \"sld_version\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_linux_jtag_debug_module_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux_jtag_debug_module_wrapper.v" 211 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_linux_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Info: Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_linux_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/altera/10.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_linux_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_linux_jtag_debug_module_phy " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_linux_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_linux_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "cpu_linux_jtag_debug_module_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux_jtag_debug_module_wrapper.v" 211 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epcs_controller_epcs_control_port_arbitrator Medipix_sopc:u_Medipix_sopc\|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port " "Info: Elaborating entity \"epcs_controller_epcs_control_port_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port\"" {  } { { "Medipix_sopc.v" "the_epcs_controller_epcs_control_port" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47085 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epcs_controller Medipix_sopc:u_Medipix_sopc\|epcs_controller:the_epcs_controller " "Info: Elaborating entity \"epcs_controller\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|epcs_controller:the_epcs_controller\"" {  } { { "Medipix_sopc.v" "the_epcs_controller" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47105 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epcs_controller_sub Medipix_sopc:u_Medipix_sopc\|epcs_controller:the_epcs_controller\|epcs_controller_sub:the_epcs_controller_sub " "Info: Elaborating entity \"epcs_controller_sub\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|epcs_controller:the_epcs_controller\|epcs_controller_sub:the_epcs_controller_sub\"" {  } { { "epcs_controller.v" "the_epcs_controller_sub" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/epcs_controller.v" 496 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Medipix_sopc:u_Medipix_sopc\|epcs_controller:the_epcs_controller\|altsyncram:the_boot_copier_rom " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|epcs_controller:the_epcs_controller\|altsyncram:the_boot_copier_rom\"" {  } { { "epcs_controller.v" "the_boot_copier_rom" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/epcs_controller.v" 543 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|epcs_controller:the_epcs_controller\|altsyncram:the_boot_copier_rom " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|epcs_controller:the_epcs_controller\|altsyncram:the_boot_copier_rom\"" {  } { { "epcs_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/epcs_controller.v" 543 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|epcs_controller:the_epcs_controller\|altsyncram:the_boot_copier_rom " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|epcs_controller:the_epcs_controller\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file epcs_controller_boot_rom.hex " "Info: Parameter \"init_file\" = \"epcs_controller_boot_rom.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "epcs_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/epcs_controller.v" 543 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1t31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1t31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1t31 " "Info: Found entity 1: altsyncram_1t31" {  } { { "db/altsyncram_1t31.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_1t31.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1t31 Medipix_sopc:u_Medipix_sopc\|epcs_controller:the_epcs_controller\|altsyncram:the_boot_copier_rom\|altsyncram_1t31:auto_generated " "Info: Elaborating entity \"altsyncram_1t31\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|epcs_controller:the_epcs_controller\|altsyncram:the_boot_copier_rom\|altsyncram_1t31:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "igor_mac_control_port_arbitrator Medipix_sopc:u_Medipix_sopc\|igor_mac_control_port_arbitrator:the_igor_mac_control_port " "Info: Elaborating entity \"igor_mac_control_port_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac_control_port_arbitrator:the_igor_mac_control_port\"" {  } { { "Medipix_sopc.v" "the_igor_mac_control_port" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47135 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "igor_mac_rx_master_arbitrator Medipix_sopc:u_Medipix_sopc\|igor_mac_rx_master_arbitrator:the_igor_mac_rx_master " "Info: Elaborating entity \"igor_mac_rx_master_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac_rx_master_arbitrator:the_igor_mac_rx_master\"" {  } { { "Medipix_sopc.v" "the_igor_mac_rx_master" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47152 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "igor_mac_tx_master_arbitrator Medipix_sopc:u_Medipix_sopc\|igor_mac_tx_master_arbitrator:the_igor_mac_tx_master " "Info: Elaborating entity \"igor_mac_tx_master_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac_tx_master_arbitrator:the_igor_mac_tx_master\"" {  } { { "Medipix_sopc.v" "the_igor_mac_tx_master" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47173 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "igor_mac Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac " "Info: Elaborating entity \"igor_mac\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\"" {  } { { "Medipix_sopc.v" "the_igor_mac" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47211 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_ocm Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac " "Info: Elaborating entity \"eth_ocm\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\"" {  } { { "igor_mac.v" "igor_mac" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/igor_mac.v" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_miim Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_miim:miim1 " "Info: Elaborating entity \"eth_miim\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_miim:miim1\"" {  } { { "eth_ocm/eth_ocm.v" "miim1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_ocm.v" 360 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_clockgen Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_miim:miim1\|eth_clockgen:clkgen " "Info: Elaborating entity \"eth_clockgen\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_miim:miim1\|eth_clockgen:clkgen\"" {  } { { "eth_ocm/eth_miim.v" "clkgen" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_miim.v" 437 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_shiftreg Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_miim:miim1\|eth_shiftreg:shftrg " "Info: Elaborating entity \"eth_shiftreg\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_miim:miim1\|eth_shiftreg:shftrg\"" {  } { { "eth_ocm/eth_miim.v" "shftrg" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_miim.v" 443 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "eth_shiftreg.v(124) " "Warning (10208): Verilog HDL Case Statement warning at eth_shiftreg.v(124): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "eth_ocm/eth_shiftreg.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_shiftreg.v" 124 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_outputcontrol Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_miim:miim1\|eth_outputcontrol:outctrl " "Info: Elaborating entity \"eth_outputcontrol\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_miim:miim1\|eth_outputcontrol:outctrl\"" {  } { { "eth_ocm/eth_miim.v" "outctrl" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_miim.v" 449 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_registers Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1 " "Info: Elaborating entity \"eth_registers\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\"" {  } { { "eth_ocm/eth_ocm.v" "ethreg1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_ocm.v" 510 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ResetTxCIrq_sync1 eth_registers.v(291) " "Warning (10036): Verilog HDL or VHDL warning at eth_registers.v(291): object \"ResetTxCIrq_sync1\" assigned a value but never read" {  } { { "eth_ocm/eth_registers.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_registers.v" 291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RXCTRL_Sel eth_registers.v(322) " "Warning (10036): Verilog HDL or VHDL warning at eth_registers.v(322): object \"RXCTRL_Sel\" assigned a value but never read" {  } { { "eth_ocm/eth_registers.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_registers.v" 322 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:MODER_0 " "Info: Elaborating entity \"eth_register\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:MODER_0\"" {  } { { "eth_ocm/eth_registers.v" "MODER_0" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_registers.v" 424 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:MODER_1 " "Info: Elaborating entity \"eth_register\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:MODER_1\"" {  } { { "eth_ocm/eth_registers.v" "MODER_1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_registers.v" 433 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:MODER_2 " "Info: Elaborating entity \"eth_register\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:MODER_2\"" {  } { { "eth_ocm/eth_registers.v" "MODER_2" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_registers.v" 442 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:INT_MASK_0 " "Info: Elaborating entity \"eth_register\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:INT_MASK_0\"" {  } { { "eth_ocm/eth_registers.v" "INT_MASK_0" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_registers.v" 454 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:IPGT_0 " "Info: Elaborating entity \"eth_register\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:IPGT_0\"" {  } { { "eth_ocm/eth_registers.v" "IPGT_0" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_registers.v" 466 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:IPGR1_0 " "Info: Elaborating entity \"eth_register\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:IPGR1_0\"" {  } { { "eth_ocm/eth_registers.v" "IPGR1_0" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_registers.v" 478 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:PACKETLEN_1 " "Info: Elaborating entity \"eth_register\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:PACKETLEN_1\"" {  } { { "eth_ocm/eth_registers.v" "PACKETLEN_1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_registers.v" 511 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:PACKETLEN_2 " "Info: Elaborating entity \"eth_register\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:PACKETLEN_2\"" {  } { { "eth_ocm/eth_registers.v" "PACKETLEN_2" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_registers.v" 520 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:COLLCONF_0 " "Info: Elaborating entity \"eth_register\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:COLLCONF_0\"" {  } { { "eth_ocm/eth_registers.v" "COLLCONF_0" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_registers.v" 540 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:COLLCONF_2 " "Info: Elaborating entity \"eth_register\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:COLLCONF_2\"" {  } { { "eth_ocm/eth_registers.v" "COLLCONF_2" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_registers.v" 549 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:CTRLMODER_0 " "Info: Elaborating entity \"eth_register\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:CTRLMODER_0\"" {  } { { "eth_ocm/eth_registers.v" "CTRLMODER_0" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_registers.v" 574 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:MIIMODER_0 " "Info: Elaborating entity \"eth_register\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:MIIMODER_0\"" {  } { { "eth_ocm/eth_registers.v" "MIIMODER_0" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_registers.v" 586 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:MIIADDRESS_0 " "Info: Elaborating entity \"eth_register\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:MIIADDRESS_0\"" {  } { { "eth_ocm/eth_registers.v" "MIIADDRESS_0" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_registers.v" 637 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:MIIRX_DATA " "Info: Elaborating entity \"eth_register\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_registers:ethreg1\|eth_register:MIIRX_DATA\"" {  } { { "eth_ocm/eth_registers.v" "MIIRX_DATA" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_registers.v" 680 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_maccontrol Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_maccontrol:maccontrol1 " "Info: Elaborating entity \"eth_maccontrol\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_maccontrol:maccontrol1\"" {  } { { "eth_ocm/eth_ocm.v" "maccontrol1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_ocm.v" 562 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_receivecontrol Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_maccontrol:maccontrol1\|eth_receivecontrol:receivecontrol1 " "Info: Elaborating entity \"eth_receivecontrol\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_maccontrol:maccontrol1\|eth_receivecontrol:receivecontrol1\"" {  } { { "eth_ocm/eth_maccontrol.v" "receivecontrol1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_maccontrol.v" 260 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_transmitcontrol Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_maccontrol:maccontrol1\|eth_transmitcontrol:transmitcontrol1 " "Info: Elaborating entity \"eth_transmitcontrol\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_maccontrol:maccontrol1\|eth_transmitcontrol:transmitcontrol1\"" {  } { { "eth_ocm/eth_maccontrol.v" "transmitcontrol1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_maccontrol.v" 270 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_txethmac Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_txethmac:txethmac1 " "Info: Elaborating entity \"eth_txethmac\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_txethmac:txethmac1\"" {  } { { "eth_ocm/eth_ocm.v" "txethmac1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_ocm.v" 607 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_txcounters Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1 " "Info: Elaborating entity \"eth_txcounters\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\"" {  } { { "eth_ocm/eth_txethmac.v" "txcounters1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_txethmac.v" 450 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ExcessiveDeferCnt eth_txcounters.v(134) " "Warning (10036): Verilog HDL or VHDL warning at eth_txcounters.v(134): object \"ExcessiveDeferCnt\" assigned a value but never read" {  } { { "eth_ocm/eth_txcounters.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_txcounters.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_txstatem Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_txethmac:txethmac1\|eth_txstatem:txstatem1 " "Info: Elaborating entity \"eth_txstatem\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_txethmac:txethmac1\|eth_txstatem:txstatem1\"" {  } { { "eth_ocm/eth_txethmac.v" "txstatem1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_txethmac.v" 465 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_crc Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_txethmac:txethmac1\|eth_crc:txcrc " "Info: Elaborating entity \"eth_crc\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_txethmac:txethmac1\|eth_crc:txcrc\"" {  } { { "eth_ocm/eth_txethmac.v" "txcrc" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_txethmac.v" 485 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_random Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_txethmac:txethmac1\|eth_random:random1 " "Info: Elaborating entity \"eth_random\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_txethmac:txethmac1\|eth_random:random1\"" {  } { { "eth_ocm/eth_txethmac.v" "random1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_txethmac.v" 490 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_rxethmac Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_rxethmac:rxethmac1 " "Info: Elaborating entity \"eth_rxethmac\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_rxethmac:rxethmac1\"" {  } { { "eth_ocm/eth_ocm.v" "rxethmac1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_ocm.v" 639 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_rxstatem Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_rxethmac:rxethmac1\|eth_rxstatem:rxstatem1 " "Info: Elaborating entity \"eth_rxstatem\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_rxethmac:rxethmac1\|eth_rxstatem:rxstatem1\"" {  } { { "eth_ocm/eth_rxethmac.v" "rxstatem1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_rxethmac.v" 204 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_rxcounters Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1 " "Info: Elaborating entity \"eth_rxcounters\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1\"" {  } { { "eth_ocm/eth_rxethmac.v" "rxcounters1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_rxethmac.v" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_rxaddrcheck Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_rxethmac:rxethmac1\|eth_rxaddrcheck:rxaddrcheck1 " "Info: Elaborating entity \"eth_rxaddrcheck\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_rxethmac:rxethmac1\|eth_rxaddrcheck:rxaddrcheck1\"" {  } { { "eth_ocm/eth_rxethmac.v" "rxaddrcheck1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_rxethmac.v" 232 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_avalon Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst " "Info: Elaborating entity \"eth_avalon\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\"" {  } { { "eth_ocm/eth_ocm.v" "eth_avalon_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_ocm.v" 916 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 eth_avalon.v(206) " "Warning (10230): Verilog HDL assignment warning at eth_avalon.v(206): truncated value with size 8 to match size of target (7)" {  } { { "eth_ocm/eth_avalon.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 eth_avalon.v(258) " "Warning (10230): Verilog HDL assignment warning at eth_avalon.v(258): truncated value with size 32 to match size of target (8)" {  } { { "eth_ocm/eth_avalon.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_avalon_bd_ram Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_bd_ram:ptr_ram " "Info: Elaborating entity \"eth_avalon_bd_ram\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_bd_ram:ptr_ram\"" {  } { { "eth_ocm/eth_avalon.v" "ptr_ram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon.v" 235 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_bd_ram:ptr_ram\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_bd_ram:ptr_ram\|altsyncram:altsyncram_component\"" {  } { { "eth_ocm/eth_avalon_bd_ram.v" "altsyncram_component" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_bd_ram.v" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_bd_ram:ptr_ram\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_bd_ram:ptr_ram\|altsyncram:altsyncram_component\"" {  } { { "eth_ocm/eth_avalon_bd_ram.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_bd_ram.v" 56 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_bd_ram:ptr_ram\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_bd_ram:ptr_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Info: Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info: Parameter \"numwords_b\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "eth_ocm/eth_avalon_bd_ram.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_bd_ram.v" 56 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6472.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6472.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6472 " "Info: Found entity 1: altsyncram_6472" {  } { { "db/altsyncram_6472.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_6472.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6472 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_bd_ram:ptr_ram\|altsyncram:altsyncram_component\|altsyncram_6472:auto_generated " "Info: Elaborating entity \"altsyncram_6472\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_bd_ram:ptr_ram\|altsyncram:altsyncram_component\|altsyncram_6472:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_avalon_rxdma Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst " "Info: Elaborating entity \"eth_avalon_rxdma\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\"" {  } { { "eth_ocm/eth_avalon.v" "eth_rxdma_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon.v" 306 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "eth_avalon_rxdma.v(211) " "Warning (10763): Verilog HDL warning at eth_avalon_rxdma.v(211): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "eth_ocm/eth_avalon_rxdma.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_rxdma.v" 211 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "eth_avalon_rxdma.v(359) " "Warning (10763): Verilog HDL warning at eth_avalon_rxdma.v(359): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "eth_ocm/eth_avalon_rxdma.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_rxdma.v" 359 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "eth_avalon_rxdma.v(407) " "Warning (10763): Verilog HDL warning at eth_avalon_rxdma.v(407): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "eth_ocm/eth_avalon_rxdma.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_rxdma.v" 407 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_avalon_dma_fifo Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo " "Info: Elaborating entity \"eth_avalon_dma_fifo\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\"" {  } { { "eth_ocm/eth_avalon_rxdma.v" "eth_rxdma_datafifo" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_rxdma.v" 312 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\"" {  } { { "eth_ocm/eth_avalon_dma_fifo.v" "dcfifo_component" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_dma_fifo.v" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\"" {  } { { "eth_ocm/eth_avalon_dma_fifo.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_dma_fifo.v" 52 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Info: Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 36 " "Info: Parameter \"lpm_width\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Info: Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Info: Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Info: Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Info: Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "eth_ocm/eth_avalon_dma_fifo.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_dma_fifo.v" 52 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_fnk1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_fnk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_fnk1 " "Info: Found entity 1: dcfifo_fnk1" {  } { { "db/dcfifo_fnk1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_fnk1.tdf" 46 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_fnk1 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated " "Info: Elaborating entity \"dcfifo_fnk1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Info: Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_gray2bin_7ib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_fnk1.tdf" "rdptr_g_gray2bin" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_fnk1.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Info: Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_677.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|a_graycounter_677:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_677\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_fnk1.tdf" "rdptr_g1p" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_fnk1.tdf" 65 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Info: Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_2lc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_2lc\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_fnk1.tdf" "wrptr_g1p" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_fnk1.tdf" 66 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Info: Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_1lc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|a_graycounter_1lc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_1lc\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|a_graycounter_1lc:wrptr_gp\"" {  } { { "db/dcfifo_fnk1.tdf" "wrptr_gp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_fnk1.tdf" 67 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0f11.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0f11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0f11 " "Info: Found entity 1: altsyncram_0f11" {  } { { "db/altsyncram_0f11.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_0f11.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0f11 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|altsyncram_0f11:fifo_ram " "Info: Elaborating entity \"altsyncram_0f11\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|altsyncram_0f11:fifo_ram\"" {  } { { "db/dcfifo_fnk1.tdf" "fifo_ram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_fnk1.tdf" 68 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Info: Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|dffpipe_pe9:rs_brp " "Info: Elaborating entity \"dffpipe_pe9\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_fnk1.tdf" "rs_brp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_fnk1.tdf" 83 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_rld.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_rld " "Info: Found entity 1: alt_synch_pipe_rld" {  } { { "db/alt_synch_pipe_rld.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/alt_synch_pipe_rld.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_rld Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|alt_synch_pipe_rld:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_rld\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|alt_synch_pipe_rld:rs_dgwp\"" {  } { { "db/dcfifo_fnk1.tdf" "rs_dgwp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_fnk1.tdf" 85 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Info: Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|alt_synch_pipe_rld:rs_dgwp\|dffpipe_qe9:dffpipe16 " "Info: Elaborating entity \"dffpipe_qe9\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|alt_synch_pipe_rld:rs_dgwp\|dffpipe_qe9:dffpipe16\"" {  } { { "db/alt_synch_pipe_rld.tdf" "dffpipe16" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/alt_synch_pipe_rld.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_sld.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_sld " "Info: Found entity 1: alt_synch_pipe_sld" {  } { { "db/alt_synch_pipe_sld.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/alt_synch_pipe_sld.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_sld Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|alt_synch_pipe_sld:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_sld\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|alt_synch_pipe_sld:ws_dgrp\"" {  } { { "db/dcfifo_fnk1.tdf" "ws_dgrp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_fnk1.tdf" 88 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Info: Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dffpipe_ue9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|alt_synch_pipe_sld:ws_dgrp\|dffpipe_ue9:dffpipe19 " "Info: Elaborating entity \"dffpipe_ue9\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|alt_synch_pipe_sld:ws_dgrp\|dffpipe_ue9:dffpipe19\"" {  } { { "db/alt_synch_pipe_sld.tdf" "dffpipe19" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/alt_synch_pipe_sld.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Info: Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cmpr_c66.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb " "Info: Elaborating entity \"cmpr_c66\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_fnk1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_fnk1.tdf" 95 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Info: Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cmpr_b66.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb " "Info: Elaborating entity \"cmpr_b66\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_datafifo\|dcfifo:dcfifo_component\|dcfifo_fnk1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_fnk1.tdf" "rdempty_eq_comp1_msb" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_fnk1.tdf" 96 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_avalon_dma_fifo Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo " "Info: Elaborating entity \"eth_avalon_dma_fifo\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\"" {  } { { "eth_ocm/eth_avalon_rxdma.v" "eth_rxdma_errfifo" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_rxdma.v" 329 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\"" {  } { { "eth_ocm/eth_avalon_dma_fifo.v" "dcfifo_component" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_dma_fifo.v" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\"" {  } { { "eth_ocm/eth_avalon_dma_fifo.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_dma_fifo.v" 52 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Info: Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Info: Parameter \"lpm_width\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Info: Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Info: Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Info: Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Info: Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "eth_ocm/eth_avalon_dma_fifo.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_dma_fifo.v" 52 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_fgk1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_fgk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_fgk1 " "Info: Found entity 1: dcfifo_fgk1" {  } { { "db/dcfifo_fgk1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_fgk1.tdf" 44 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_fgk1 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated " "Info: Elaborating entity \"dcfifo_fgk1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tgb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tgb " "Info: Found entity 1: a_gray2bin_tgb" {  } { { "db/a_gray2bin_tgb.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_gray2bin_tgb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tgb Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|a_gray2bin_tgb:rdptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_tgb\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|a_gray2bin_tgb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_fgk1.tdf" "rdptr_g_gray2bin" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_fgk1.tdf" 59 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_s57.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_s57 " "Info: Found entity 1: a_graycounter_s57" {  } { { "db/a_graycounter_s57.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_s57.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_s57 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|a_graycounter_s57:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_s57\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|a_graycounter_s57:rdptr_g1p\"" {  } { { "db/dcfifo_fgk1.tdf" "rdptr_g1p" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_fgk1.tdf" 63 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Info: Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_pjc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_pjc\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_fgk1.tdf" "wrptr_g1p" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_fgk1.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qjc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_qjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qjc " "Info: Found entity 1: a_graycounter_qjc" {  } { { "db/a_graycounter_qjc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_qjc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qjc Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|a_graycounter_qjc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_qjc\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|a_graycounter_qjc:wrptr_gp\"" {  } { { "db/dcfifo_fgk1.tdf" "wrptr_gp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_fgk1.tdf" 65 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c911.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c911.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c911 " "Info: Found entity 1: altsyncram_c911" {  } { { "db/altsyncram_c911.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_c911.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c911 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|altsyncram_c911:fifo_ram " "Info: Elaborating entity \"altsyncram_c911\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|altsyncram_c911:fifo_ram\"" {  } { { "db/dcfifo_fgk1.tdf" "fifo_ram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_fgk1.tdf" 66 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Info: Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dffpipe_jd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|dffpipe_jd9:rs_brp " "Info: Elaborating entity \"dffpipe_jd9\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|dffpipe_jd9:rs_brp\"" {  } { { "db/dcfifo_fgk1.tdf" "rs_brp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_fgk1.tdf" 81 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_jkd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_jkd " "Info: Found entity 1: alt_synch_pipe_jkd" {  } { { "db/alt_synch_pipe_jkd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/alt_synch_pipe_jkd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_jkd Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|alt_synch_pipe_jkd:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_jkd\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|alt_synch_pipe_jkd:rs_dgwp\"" {  } { { "db/dcfifo_fgk1.tdf" "rs_dgwp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_fgk1.tdf" 83 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kd9 " "Info: Found entity 1: dffpipe_kd9" {  } { { "db/dffpipe_kd9.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dffpipe_kd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kd9 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|alt_synch_pipe_jkd:rs_dgwp\|dffpipe_kd9:dffpipe16 " "Info: Elaborating entity \"dffpipe_kd9\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|alt_synch_pipe_jkd:rs_dgwp\|dffpipe_kd9:dffpipe16\"" {  } { { "db/alt_synch_pipe_jkd.tdf" "dffpipe16" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/alt_synch_pipe_jkd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_kkd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_kkd " "Info: Found entity 1: alt_synch_pipe_kkd" {  } { { "db/alt_synch_pipe_kkd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/alt_synch_pipe_kkd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_kkd Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|alt_synch_pipe_kkd:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_kkd\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|alt_synch_pipe_kkd:ws_dgrp\"" {  } { { "db/dcfifo_fgk1.tdf" "ws_dgrp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_fgk1.tdf" 86 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ld9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ld9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ld9 " "Info: Found entity 1: dffpipe_ld9" {  } { { "db/dffpipe_ld9.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dffpipe_ld9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ld9 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|alt_synch_pipe_kkd:ws_dgrp\|dffpipe_ld9:dffpipe19 " "Info: Elaborating entity \"dffpipe_ld9\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_avalon_dma_fifo:eth_rxdma_errfifo\|dcfifo:dcfifo_component\|dcfifo_fgk1:auto_generated\|alt_synch_pipe_kkd:ws_dgrp\|dffpipe_ld9:dffpipe19\"" {  } { { "db/alt_synch_pipe_kkd.tdf" "dffpipe19" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/alt_synch_pipe_kkd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_dc_reg Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_dc_reg:rx_busy_dc_reg " "Info: Elaborating entity \"eth_dc_reg\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_dc_reg:rx_busy_dc_reg\"" {  } { { "eth_ocm/eth_avalon_rxdma.v" "rx_busy_dc_reg" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_rxdma.v" 341 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_avalon_txdma Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst " "Info: Elaborating entity \"eth_avalon_txdma\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\"" {  } { { "eth_ocm/eth_avalon.v" "eth_txdma_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon.v" 376 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "eth_avalon_txdma.v(209) " "Warning (10763): Verilog HDL warning at eth_avalon_txdma.v(209): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "eth_ocm/eth_avalon_txdma.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_txdma.v" 209 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 6 eth_avalon_txdma.v(251) " "Warning (10230): Verilog HDL assignment warning at eth_avalon_txdma.v(251): truncated value with size 14 to match size of target (6)" {  } { { "eth_ocm/eth_avalon_txdma.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_txdma.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 eth_avalon_txdma.v(273) " "Warning (10230): Verilog HDL assignment warning at eth_avalon_txdma.v(273): truncated value with size 3 to match size of target (2)" {  } { { "eth_ocm/eth_avalon_txdma.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_txdma.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 eth_avalon_txdma.v(274) " "Warning (10230): Verilog HDL assignment warning at eth_avalon_txdma.v(274): truncated value with size 3 to match size of target (2)" {  } { { "eth_ocm/eth_avalon_txdma.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_txdma.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "eth_avalon_txdma.v(254) " "Warning (10763): Verilog HDL warning at eth_avalon_txdma.v(254): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "eth_ocm/eth_avalon_txdma.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_txdma.v" 254 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "eth_avalon_txdma.v(384) " "Warning (10763): Verilog HDL warning at eth_avalon_txdma.v(384): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "eth_ocm/eth_avalon_txdma.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_txdma.v" 384 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "eth_avalon_txdma.v(410) " "Warning (10763): Verilog HDL warning at eth_avalon_txdma.v(410): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "eth_ocm/eth_avalon_txdma.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_txdma.v" 410 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_avalon_dma_fifo Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo " "Info: Elaborating entity \"eth_avalon_dma_fifo\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\"" {  } { { "eth_ocm/eth_avalon_txdma.v" "data_fifo" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_txdma.v" 324 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\"" {  } { { "eth_ocm/eth_avalon_dma_fifo.v" "dcfifo_component" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_dma_fifo.v" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\"" {  } { { "eth_ocm/eth_avalon_dma_fifo.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_dma_fifo.v" 52 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Info: Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 36 " "Info: Parameter \"lpm_width\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Info: Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Info: Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Info: Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Info: Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "eth_ocm/eth_avalon_dma_fifo.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_dma_fifo.v" 52 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_lhk1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_lhk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_lhk1 " "Info: Found entity 1: dcfifo_lhk1" {  } { { "db/dcfifo_lhk1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_lhk1.tdf" 44 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_lhk1 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated " "Info: Elaborating entity \"dcfifo_lhk1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_rgb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_rgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_rgb " "Info: Found entity 1: a_gray2bin_rgb" {  } { { "db/a_gray2bin_rgb.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_gray2bin_rgb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_rgb Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|a_gray2bin_rgb:rdptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_rgb\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|a_gray2bin_rgb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_lhk1.tdf" "rdptr_g_gray2bin" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_lhk1.tdf" 59 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8c11.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8c11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8c11 " "Info: Found entity 1: altsyncram_8c11" {  } { { "db/altsyncram_8c11.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_8c11.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8c11 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|altsyncram_8c11:fifo_ram " "Info: Elaborating entity \"altsyncram_8c11\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|altsyncram_8c11:fifo_ram\"" {  } { { "db/dcfifo_lhk1.tdf" "fifo_ram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_lhk1.tdf" 66 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_dd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_dd9 " "Info: Found entity 1: dffpipe_dd9" {  } { { "db/dffpipe_dd9.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dffpipe_dd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_dd9 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|dffpipe_dd9:rs_brp " "Info: Elaborating entity \"dffpipe_dd9\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|dffpipe_dd9:rs_brp\"" {  } { { "db/dcfifo_lhk1.tdf" "rs_brp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_lhk1.tdf" 81 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_lkd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_lkd " "Info: Found entity 1: alt_synch_pipe_lkd" {  } { { "db/alt_synch_pipe_lkd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/alt_synch_pipe_lkd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_lkd Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|alt_synch_pipe_lkd:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_lkd\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|alt_synch_pipe_lkd:rs_dgwp\"" {  } { { "db/dcfifo_lhk1.tdf" "rs_dgwp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_lhk1.tdf" 83 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_md9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_md9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_md9 " "Info: Found entity 1: dffpipe_md9" {  } { { "db/dffpipe_md9.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dffpipe_md9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_md9 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|alt_synch_pipe_lkd:rs_dgwp\|dffpipe_md9:dffpipe7 " "Info: Elaborating entity \"dffpipe_md9\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|alt_synch_pipe_lkd:rs_dgwp\|dffpipe_md9:dffpipe7\"" {  } { { "db/alt_synch_pipe_lkd.tdf" "dffpipe7" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/alt_synch_pipe_lkd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_mkd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_mkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_mkd " "Info: Found entity 1: alt_synch_pipe_mkd" {  } { { "db/alt_synch_pipe_mkd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/alt_synch_pipe_mkd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_mkd Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|alt_synch_pipe_mkd:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_mkd\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|alt_synch_pipe_mkd:ws_dgrp\"" {  } { { "db/dcfifo_lhk1.tdf" "ws_dgrp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_lhk1.tdf" 86 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_nd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_nd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_nd9 " "Info: Found entity 1: dffpipe_nd9" {  } { { "db/dffpipe_nd9.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dffpipe_nd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_nd9 Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|alt_synch_pipe_mkd:ws_dgrp\|dffpipe_nd9:dffpipe10 " "Info: Elaborating entity \"dffpipe_nd9\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|alt_synch_pipe_mkd:ws_dgrp\|dffpipe_nd9:dffpipe10\"" {  } { { "db/alt_synch_pipe_mkd.tdf" "dffpipe10" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/alt_synch_pipe_mkd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_macstatus Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_macstatus:macstatus1 " "Info: Elaborating entity \"eth_macstatus\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_macstatus:macstatus1\"" {  } { { "eth_ocm/eth_ocm.v" "macstatus1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_ocm.v" 940 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0_avalon_jtag_slave_arbitrator Medipix_sopc:u_Medipix_sopc\|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave " "Info: Elaborating entity \"jtag_uart_0_avalon_jtag_slave_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave\"" {  } { { "Medipix_sopc.v" "the_jtag_uart_0_avalon_jtag_slave" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47246 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0 Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0 " "Info: Elaborating entity \"jtag_uart_0\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\"" {  } { { "Medipix_sopc.v" "the_jtag_uart_0" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47262 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0_scfifo_w Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w " "Info: Elaborating entity \"jtag_uart_0_scfifo_w\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\"" {  } { { "jtag_uart_0.v" "the_jtag_uart_0_scfifo_w" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/jtag_uart_0.v" 608 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart_0.v" "wfifo" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/jtag_uart_0.v" 180 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/jtag_uart_0.v" 180 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Info: Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Info: Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/jtag_uart_0.v" 180 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ar21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_ar21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ar21 " "Info: Found entity 1: scfifo_ar21" {  } { { "db/scfifo_ar21.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/scfifo_ar21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ar21 Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated " "Info: Elaborating entity \"scfifo_ar21\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_h131.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_h131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_h131 " "Info: Found entity 1: a_dpfifo_h131" {  } { { "db/a_dpfifo_h131.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_dpfifo_h131.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_h131 Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\|a_dpfifo_h131:dpfifo " "Info: Elaborating entity \"a_dpfifo_h131\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\|a_dpfifo_h131:dpfifo\"" {  } { { "db/scfifo_ar21.tdf" "dpfifo" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/scfifo_ar21.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Info: Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\|a_dpfifo_h131:dpfifo\|a_fefifo_7cf:fifo_state " "Info: Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\|a_dpfifo_h131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_h131.tdf" "fifo_state" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_dpfifo_h131.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Info: Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cntr_do7.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\|a_dpfifo_h131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Info: Elaborating entity \"cntr_do7\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\|a_dpfifo_h131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_el21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_el21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_el21 " "Info: Found entity 1: dpram_el21" {  } { { "db/dpram_el21.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dpram_el21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_el21 Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\|a_dpfifo_h131:dpfifo\|dpram_el21:FIFOram " "Info: Elaborating entity \"dpram_el21\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\|a_dpfifo_h131:dpfifo\|dpram_el21:FIFOram\"" {  } { { "db/a_dpfifo_h131.tdf" "FIFOram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_dpfifo_h131.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i1m1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i1m1 " "Info: Found entity 1: altsyncram_i1m1" {  } { { "db/altsyncram_i1m1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_i1m1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i1m1 Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\|a_dpfifo_h131:dpfifo\|dpram_el21:FIFOram\|altsyncram_i1m1:altsyncram1 " "Info: Elaborating entity \"altsyncram_i1m1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\|a_dpfifo_h131:dpfifo\|dpram_el21:FIFOram\|altsyncram_i1m1:altsyncram1\"" {  } { { "db/dpram_el21.tdf" "altsyncram1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dpram_el21.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Info: Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cntr_1ob.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\|a_dpfifo_h131:dpfifo\|cntr_1ob:rd_ptr_count " "Info: Elaborating entity \"cntr_1ob\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\|a_dpfifo_h131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_h131.tdf" "rd_ptr_count" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_dpfifo_h131.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0_scfifo_r Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r " "Info: Elaborating entity \"jtag_uart_0_scfifo_r\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r\"" {  } { { "jtag_uart_0.v" "the_jtag_uart_0_scfifo_r" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/jtag_uart_0.v" 622 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic " "Info: Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\"" {  } { { "jtag_uart_0.v" "jtag_uart_0_alt_jtag_atlantic" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/jtag_uart_0.v" 757 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\"" {  } { { "jtag_uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/jtag_uart_0.v" 757 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Info: Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Info: Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Info: Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Info: Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/jtag_uart_0.v" 757 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_s1_arbitrator Medipix_sopc:u_Medipix_sopc\|ram_s1_arbitrator:the_ram_s1 " "Info: Elaborating entity \"ram_s1_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram_s1_arbitrator:the_ram_s1\"" {  } { { "Medipix_sopc.v" "the_ram_s1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47294 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_clock_crossing_m1_to_ram_s1_module Medipix_sopc:u_Medipix_sopc\|ram_s1_arbitrator:the_ram_s1\|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1 " "Info: Elaborating entity \"rdv_fifo_for_clock_crossing_m1_to_ram_s1_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram_s1_arbitrator:the_ram_s1\|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1\"" {  } { { "Medipix_sopc.v" "rdv_fifo_for_clock_crossing_m1_to_ram_s1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 43242 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_reset_clk_125_domain_synch_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_reset_clk_125_domain_synch_module:Medipix_sopc_reset_clk_125_domain_synch " "Info: Elaborating entity \"Medipix_sopc_reset_clk_125_domain_synch_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_reset_clk_125_domain_synch_module:Medipix_sopc_reset_clk_125_domain_synch\"" {  } { { "Medipix_sopc.v" "Medipix_sopc_reset_clk_125_domain_synch" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47312 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram Medipix_sopc:u_Medipix_sopc\|ram:the_ram " "Info: Elaborating entity \"ram\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\"" {  } { { "Medipix_sopc.v" "the_ram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47360 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_controller_phy Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst " "Info: Elaborating entity \"ram_controller_phy\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\"" {  } { { "ram.v" "ram_controller_phy_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram.v" 211 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_alt_ddrx_controller_wrapper Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst " "Info: Elaborating entity \"ram_alt_ddrx_controller_wrapper\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\"" {  } { { "ram_controller_phy.v" "ram_alt_ddrx_controller_wrapper_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_controller_phy.v" 316 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_controller Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst " "Info: Elaborating entity \"alt_ddrx_controller\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\"" {  } { { "ram_alt_ddrx_controller_wrapper.v" "alt_ddrx_controller_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_alt_ddrx_controller_wrapper.v" 338 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bank_information alt_ddrx_controller.v(172) " "Warning (10034): Output port \"bank_information\" at alt_ddrx_controller.v(172) has no driver" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_controller.v" 172 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bank_open alt_ddrx_controller.v(174) " "Warning (10034): Output port \"bank_open\" at alt_ddrx_controller.v(174) has no driver" {  } { { "alt_ddrx_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_controller.v" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_clock_and_reset Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst " "Info: Elaborating entity \"alt_ddrx_clock_and_reset\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\"" {  } { { "alt_ddrx_controller.v" "clock_and_reset_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_controller.v" 461 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_reset_sync Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\|alt_ddrx_reset_sync:reset_sync_inst " "Info: Elaborating entity \"alt_ddrx_reset_sync\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\|alt_ddrx_reset_sync:reset_sync_inst\"" {  } { { "alt_ddrx_clock_and_reset.v" "reset_sync_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_clock_and_reset.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_reset_sync Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\|alt_ddrx_reset_sync:half_reset_sync_inst " "Info: Elaborating entity \"alt_ddrx_reset_sync\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\|alt_ddrx_reset_sync:half_reset_sync_inst\"" {  } { { "alt_ddrx_clock_and_reset.v" "half_reset_sync_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_clock_and_reset.v" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_input_if Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst " "Info: Elaborating entity \"alt_ddrx_input_if\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\"" {  } { { "alt_ddrx_controller.v" "input_if_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_controller.v" 604 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_wdata_fifo Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst " "Info: Elaborating entity \"alt_ddrx_wdata_fifo\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\"" {  } { { "alt_ddrx_input_if.v" "wdata_fifo_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_input_if.v" 340 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\"" {  } { { "alt_ddrx_wdata_fifo.v" "wdata_fifo" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_wdata_fifo.v" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\"" {  } { { "alt_ddrx_wdata_fifo.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_wdata_fifo.v" 107 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Info: Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 36 " "Info: Parameter \"lpm_width\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Info: Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Info: Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 240 " "Info: Parameter \"almost_full_value\" = \"240\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alt_ddrx_wdata_fifo.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_wdata_fifo.v" 107 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_qb61.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_qb61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_qb61 " "Info: Found entity 1: scfifo_qb61" {  } { { "db/scfifo_qb61.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/scfifo_qb61.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_qb61 Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_qb61:auto_generated " "Info: Elaborating entity \"scfifo_qb61\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_qb61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_o231.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_o231.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_o231 " "Info: Found entity 1: a_dpfifo_o231" {  } { { "db/a_dpfifo_o231.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_dpfifo_o231.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_o231 Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_qb61:auto_generated\|a_dpfifo_o231:dpfifo " "Info: Elaborating entity \"a_dpfifo_o231\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_qb61:auto_generated\|a_dpfifo_o231:dpfifo\"" {  } { { "db/scfifo_qb61.tdf" "dpfifo" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/scfifo_qb61.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_62e1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_62e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_62e1 " "Info: Found entity 1: altsyncram_62e1" {  } { { "db/altsyncram_62e1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_62e1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_62e1 Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_qb61:auto_generated\|a_dpfifo_o231:dpfifo\|altsyncram_62e1:FIFOram " "Info: Elaborating entity \"altsyncram_62e1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_qb61:auto_generated\|a_dpfifo_o231:dpfifo\|altsyncram_62e1:FIFOram\"" {  } { { "db/a_dpfifo_o231.tdf" "FIFOram" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_dpfifo_o231.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ls8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_ls8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ls8 " "Info: Found entity 1: cmpr_ls8" {  } { { "db/cmpr_ls8.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cmpr_ls8.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ls8 Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_qb61:auto_generated\|a_dpfifo_o231:dpfifo\|cmpr_ls8:almost_full_comparer " "Info: Elaborating entity \"cmpr_ls8\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_qb61:auto_generated\|a_dpfifo_o231:dpfifo\|cmpr_ls8:almost_full_comparer\"" {  } { { "db/a_dpfifo_o231.tdf" "almost_full_comparer" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_dpfifo_o231.tdf" 52 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ls8 Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_qb61:auto_generated\|a_dpfifo_o231:dpfifo\|cmpr_ls8:two_comparison " "Info: Elaborating entity \"cmpr_ls8\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_qb61:auto_generated\|a_dpfifo_o231:dpfifo\|cmpr_ls8:two_comparison\"" {  } { { "db/a_dpfifo_o231.tdf" "two_comparison" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_dpfifo_o231.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ob.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_2ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ob " "Info: Found entity 1: cntr_2ob" {  } { { "db/cntr_2ob.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cntr_2ob.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ob Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_qb61:auto_generated\|a_dpfifo_o231:dpfifo\|cntr_2ob:rd_ptr_msb " "Info: Elaborating entity \"cntr_2ob\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_qb61:auto_generated\|a_dpfifo_o231:dpfifo\|cntr_2ob:rd_ptr_msb\"" {  } { { "db/a_dpfifo_o231.tdf" "rd_ptr_msb" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_dpfifo_o231.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fo7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_fo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fo7 " "Info: Found entity 1: cntr_fo7" {  } { { "db/cntr_fo7.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cntr_fo7.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fo7 Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_qb61:auto_generated\|a_dpfifo_o231:dpfifo\|cntr_fo7:usedw_counter " "Info: Elaborating entity \"cntr_fo7\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_qb61:auto_generated\|a_dpfifo_o231:dpfifo\|cntr_fo7:usedw_counter\"" {  } { { "db/a_dpfifo_o231.tdf" "usedw_counter" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_dpfifo_o231.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ob.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_3ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ob " "Info: Found entity 1: cntr_3ob" {  } { { "db/cntr_3ob.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cntr_3ob.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3ob Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_qb61:auto_generated\|a_dpfifo_o231:dpfifo\|cntr_3ob:wr_ptr " "Info: Elaborating entity \"cntr_3ob\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_qb61:auto_generated\|a_dpfifo_o231:dpfifo\|cntr_3ob:wr_ptr\"" {  } { { "db/a_dpfifo_o231.tdf" "wr_ptr" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_dpfifo_o231.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_cmd_gen Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst " "Info: Elaborating entity \"alt_ddrx_cmd_gen\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\"" {  } { { "alt_ddrx_input_if.v" "cmd_gen_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_input_if.v" 394 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alt_ddrx_cmd_gen.v(250) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_cmd_gen.v(250): truncated value with size 32 to match size of target (1)" {  } { { "alt_ddrx_cmd_gen.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_cmd_gen.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_ddrx_cmd_gen.v(251) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_cmd_gen.v(251): truncated value with size 32 to match size of target (3)" {  } { { "alt_ddrx_cmd_gen.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_cmd_gen.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 alt_ddrx_cmd_gen.v(252) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_cmd_gen.v(252): truncated value with size 32 to match size of target (13)" {  } { { "alt_ddrx_cmd_gen.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_cmd_gen.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 alt_ddrx_cmd_gen.v(253) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_cmd_gen.v(253): truncated value with size 32 to match size of target (10)" {  } { { "alt_ddrx_cmd_gen.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_cmd_gen.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_cmd_queue Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_queue:cmd_queue_inst " "Info: Elaborating entity \"alt_ddrx_cmd_queue\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_queue:cmd_queue_inst\"" {  } { { "alt_ddrx_input_if.v" "cmd_queue_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_input_if.v" 502 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_ddrx_cmd_queue.v(595) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_cmd_queue.v(595): truncated value with size 32 to match size of target (3)" {  } { { "alt_ddrx_cmd_queue.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_cmd_queue.v" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_ddrx_cmd_queue.v(596) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_cmd_queue.v(596): truncated value with size 32 to match size of target (3)" {  } { { "alt_ddrx_cmd_queue.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_cmd_queue.v" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_ddrx_cmd_queue.v(597) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_cmd_queue.v(597): truncated value with size 32 to match size of target (3)" {  } { { "alt_ddrx_cmd_queue.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_cmd_queue.v" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_ddrx_cmd_queue.v(601) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_cmd_queue.v(601): truncated value with size 32 to match size of target (3)" {  } { { "alt_ddrx_cmd_queue.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_cmd_queue.v" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_ddrx_cmd_queue.v(602) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_cmd_queue.v(602): truncated value with size 32 to match size of target (3)" {  } { { "alt_ddrx_cmd_queue.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_cmd_queue.v" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_ddrx_cmd_queue.v(603) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_cmd_queue.v(603): truncated value with size 32 to match size of target (3)" {  } { { "alt_ddrx_cmd_queue.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_cmd_queue.v" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_ddrx_cmd_queue.v(613) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_cmd_queue.v(613): truncated value with size 32 to match size of target (3)" {  } { { "alt_ddrx_cmd_queue.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_cmd_queue.v" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_ddrx_cmd_queue.v(614) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_cmd_queue.v(614): truncated value with size 32 to match size of target (3)" {  } { { "alt_ddrx_cmd_queue.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_cmd_queue.v" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_ddrx_cmd_queue.v(615) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_cmd_queue.v(615): truncated value with size 32 to match size of target (3)" {  } { { "alt_ddrx_cmd_queue.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_cmd_queue.v" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_ddrx_cmd_queue.v(627) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_cmd_queue.v(627): truncated value with size 32 to match size of target (3)" {  } { { "alt_ddrx_cmd_queue.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_cmd_queue.v" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_ddrx_cmd_queue.v(629) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_cmd_queue.v(629): truncated value with size 32 to match size of target (3)" {  } { { "alt_ddrx_cmd_queue.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_cmd_queue.v" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_ddrx_cmd_queue.v(634) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_cmd_queue.v(634): truncated value with size 32 to match size of target (3)" {  } { { "alt_ddrx_cmd_queue.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_cmd_queue.v" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_ddrx_cmd_queue.v(635) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_cmd_queue.v(635): truncated value with size 32 to match size of target (3)" {  } { { "alt_ddrx_cmd_queue.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_cmd_queue.v" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_ddrx_cmd_queue.v(636) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_cmd_queue.v(636): truncated value with size 32 to match size of target (3)" {  } { { "alt_ddrx_cmd_queue.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_cmd_queue.v" 636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_avalon_if Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_avalon_if:avalon_if_inst " "Info: Elaborating entity \"alt_ddrx_avalon_if\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_avalon_if:avalon_if_inst\"" {  } { { "alt_ddrx_input_if.v" "avalon_if_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_input_if.v" 599 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_bank_timer_wrapper Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst " "Info: Elaborating entity \"alt_ddrx_bank_timer_wrapper\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\"" {  } { { "alt_ddrx_controller.v" "bank_timer_wrapper_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_controller.v" 755 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "more_than_x3_act_to_rdwr alt_ddrx_bank_timer_wrapper.v(558) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(558): object \"more_than_x3_act_to_rdwr\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_wrapper.v" 558 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "more_than_x3_act_to_pch alt_ddrx_bank_timer_wrapper.v(559) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(559): object \"more_than_x3_act_to_pch\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_wrapper.v" 559 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "more_than_x3_act_to_act alt_ddrx_bank_timer_wrapper.v(560) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(560): object \"more_than_x3_act_to_act\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_wrapper.v" 560 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "more_than_x3_rd_to_rd alt_ddrx_bank_timer_wrapper.v(561) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(561): object \"more_than_x3_rd_to_rd\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_wrapper.v" 561 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "more_than_x3_rd_to_wr alt_ddrx_bank_timer_wrapper.v(562) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(562): object \"more_than_x3_rd_to_wr\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_wrapper.v" 562 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "more_than_x3_rd_to_wr_bc alt_ddrx_bank_timer_wrapper.v(563) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(563): object \"more_than_x3_rd_to_wr_bc\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_wrapper.v" 563 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "more_than_x3_rd_to_pch alt_ddrx_bank_timer_wrapper.v(564) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(564): object \"more_than_x3_rd_to_pch\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_wrapper.v" 564 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "more_than_x3_wr_to_wr alt_ddrx_bank_timer_wrapper.v(565) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(565): object \"more_than_x3_wr_to_wr\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_wrapper.v" 565 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "more_than_x3_wr_to_rd alt_ddrx_bank_timer_wrapper.v(566) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(566): object \"more_than_x3_wr_to_rd\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_wrapper.v" 566 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "more_than_x3_wr_to_pch alt_ddrx_bank_timer_wrapper.v(567) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(567): object \"more_than_x3_wr_to_pch\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_wrapper.v" 567 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "more_than_x3_rd_ap_to_act alt_ddrx_bank_timer_wrapper.v(568) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(568): object \"more_than_x3_rd_ap_to_act\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_wrapper.v" 568 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "more_than_x3_wr_ap_to_act alt_ddrx_bank_timer_wrapper.v(569) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(569): object \"more_than_x3_wr_ap_to_act\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_wrapper.v" 569 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "more_than_x3_pch_to_act alt_ddrx_bank_timer_wrapper.v(570) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(570): object \"more_than_x3_pch_to_act\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_wrapper.v" 570 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "more_than_x3_act_to_act_diff_bank alt_ddrx_bank_timer_wrapper.v(571) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(571): object \"more_than_x3_act_to_act_diff_bank\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_wrapper.v" 571 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "more_than_x3_four_act_to_act alt_ddrx_bank_timer_wrapper.v(572) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(572): object \"more_than_x3_four_act_to_act\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_wrapper.v" 572 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "less_than_x3_act_to_rdwr alt_ddrx_bank_timer_wrapper.v(573) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(573): object \"less_than_x3_act_to_rdwr\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_wrapper.v" 573 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "less_than_x3_act_to_pch alt_ddrx_bank_timer_wrapper.v(574) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(574): object \"less_than_x3_act_to_pch\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_wrapper.v" 574 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "less_than_x3_act_to_act alt_ddrx_bank_timer_wrapper.v(575) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(575): object \"less_than_x3_act_to_act\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_wrapper.v" 575 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "less_than_x3_rd_to_rd alt_ddrx_bank_timer_wrapper.v(576) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(576): object \"less_than_x3_rd_to_rd\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_wrapper.v" 576 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "less_than_x3_rd_to_wr alt_ddrx_bank_timer_wrapper.v(577) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(577): object \"less_than_x3_rd_to_wr\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_wrapper.v" 577 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "less_than_x3_rd_to_wr_bc alt_ddrx_bank_timer_wrapper.v(578) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(578): object \"less_than_x3_rd_to_wr_bc\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_wrapper.v" 578 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "less_than_x3_rd_to_pch alt_ddrx_bank_timer_wrapper.v(579) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(579): object \"less_than_x3_rd_to_pch\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_wrapper.v" 579 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "less_than_x3_wr_to_wr alt_ddrx_bank_timer_wrapper.v(580) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(580): object \"less_than_x3_wr_to_wr\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_wrapper.v" 580 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "less_than_x3_wr_to_rd alt_ddrx_bank_timer_wrapper.v(581) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(581): object \"less_than_x3_wr_to_rd\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_wrapper.v" 581 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "less_than_x3_wr_to_rd_diff_chips alt_ddrx_bank_timer_wrapper.v(582) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(582): object \"less_than_x3_wr_to_rd_diff_chips\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_wrapper.v" 582 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "less_than_x3_wr_to_pch alt_ddrx_bank_timer_wrapper.v(583) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(583): object \"less_than_x3_wr_to_pch\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_wrapper.v" 583 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "less_than_x3_rd_ap_to_act alt_ddrx_bank_timer_wrapper.v(584) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(584): object \"less_than_x3_rd_ap_to_act\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_wrapper.v" 584 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "less_than_x3_wr_ap_to_act alt_ddrx_bank_timer_wrapper.v(585) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(585): object \"less_than_x3_wr_ap_to_act\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_wrapper.v" 585 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "less_than_x3_pch_to_act alt_ddrx_bank_timer_wrapper.v(586) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(586): object \"less_than_x3_pch_to_act\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_wrapper.v" 586 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "less_than_x3_act_to_act_diff_bank alt_ddrx_bank_timer_wrapper.v(587) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(587): object \"less_than_x3_act_to_act_diff_bank\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_wrapper.v" 587 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "less_than_x3_four_act_to_act alt_ddrx_bank_timer_wrapper.v(588) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer_wrapper.v(588): object \"less_than_x3_four_act_to_act\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_wrapper.v" 588 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_bank_timer Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst " "Info: Elaborating entity \"alt_ddrx_bank_timer\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\"" {  } { { "alt_ddrx_bank_timer_wrapper.v" "bank_timer_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_wrapper.v" 1244 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cam_handle_cs_partial_match alt_ddrx_bank_timer.v(432) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer.v(432): object \"cam_handle_cs_partial_match\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 432 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cam_v alt_ddrx_bank_timer.v(453) " "Warning (10858): Verilog HDL warning at alt_ddrx_bank_timer.v(453): object cam_v used but never assigned" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 453 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cam_cs alt_ddrx_bank_timer.v(456) " "Warning (10858): Verilog HDL warning at alt_ddrx_bank_timer.v(456): object cam_cs used but never assigned" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 456 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cam_bank alt_ddrx_bank_timer.v(457) " "Warning (10858): Verilog HDL warning at alt_ddrx_bank_timer.v(457): object cam_bank used but never assigned" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 457 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cam_current_free_entry_r alt_ddrx_bank_timer.v(465) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer.v(465): object \"cam_current_free_entry_r\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 465 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "to_chip_addr alt_ddrx_bank_timer.v(469) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer.v(469): object \"to_chip_addr\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 469 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "current_state_cam alt_ddrx_bank_timer.v(471) " "Warning (10858): Verilog HDL warning at alt_ddrx_bank_timer.v(471): object current_state_cam used but never assigned" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 471 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rdwr_ready_cam alt_ddrx_bank_timer.v(472) " "Warning (10858): Verilog HDL warning at alt_ddrx_bank_timer.v(472): object rdwr_ready_cam used but never assigned" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 472 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "act_ready_cam alt_ddrx_bank_timer.v(473) " "Warning (10858): Verilog HDL warning at alt_ddrx_bank_timer.v(473): object act_ready_cam used but never assigned" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 473 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pch_ready_cam alt_ddrx_bank_timer.v(474) " "Warning (10858): Verilog HDL warning at alt_ddrx_bank_timer.v(474): object pch_ready_cam used but never assigned" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 474 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "act_ready_per_chip_cam alt_ddrx_bank_timer.v(477) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer.v(477): object \"act_ready_per_chip_cam\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 477 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_state_per_chip_cam alt_ddrx_bank_timer.v(478) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer.v(478): object \"current_state_per_chip_cam\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 478 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_state_per_lookahead_cam alt_ddrx_bank_timer.v(481) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer.v(481): object \"current_state_per_lookahead_cam\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 481 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdwr_ready_per_lookahead_cam alt_ddrx_bank_timer.v(482) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer.v(482): object \"rdwr_ready_per_lookahead_cam\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 482 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "act_ready_per_lookahead_cam alt_ddrx_bank_timer.v(483) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer.v(483): object \"act_ready_per_lookahead_cam\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 483 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pch_ready_per_lookahead_cam alt_ddrx_bank_timer.v(484) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer.v(484): object \"pch_ready_per_lookahead_cam\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 484 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_state_per_lhead_mcast_cam alt_ddrx_bank_timer.v(486) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer.v(486): object \"current_state_per_lhead_mcast_cam\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 486 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdwr_ready_per_lookahead_mcast_cam alt_ddrx_bank_timer.v(487) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer.v(487): object \"rdwr_ready_per_lookahead_mcast_cam\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 487 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "act_ready_per_lookahead_mcast_cam alt_ddrx_bank_timer.v(488) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer.v(488): object \"act_ready_per_lookahead_mcast_cam\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 488 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pch_ready_per_lookahead_mcast_cam alt_ddrx_bank_timer.v(489) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer.v(489): object \"pch_ready_per_lookahead_mcast_cam\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 489 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "row_addr alt_ddrx_bank_timer.v(563) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer.v(563): object \"row_addr\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 563 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "multicast_cmd_row_is_open alt_ddrx_bank_timer.v(567) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer.v(567): object \"multicast_cmd_row_is_open\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 567 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero alt_ddrx_bank_timer.v(680) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer.v(680): object \"zero\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 680 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "row_addr alt_ddrx_bank_timer.v(1335) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bank_timer.v(1335): object \"row_addr\" assigned a value but never read" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 1335 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alt_ddrx_bank_timer.v(575) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_bank_timer.v(575): truncated value with size 32 to match size of target (1)" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alt_ddrx_bank_timer.v(684) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_bank_timer.v(684): truncated value with size 32 to match size of target (1)" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_ddrx_bank_timer.v(1125) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_bank_timer.v(1125): truncated value with size 32 to match size of target (4)" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 1125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alt_ddrx_bank_timer.v(1144) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_bank_timer.v(1144): truncated value with size 32 to match size of target (1)" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 1144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "current_row " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"current_row\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_bank_timer_info Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|alt_ddrx_bank_timer_info:bank_timer_info_per_chip\[0\].bank_timer_info_per_bank\[0\].bank_timer_info_inst " "Info: Elaborating entity \"alt_ddrx_bank_timer_info\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|alt_ddrx_bank_timer_info:bank_timer_info_per_chip\[0\].bank_timer_info_per_bank\[0\].bank_timer_info_inst\"" {  } { { "alt_ddrx_bank_timer.v" "bank_timer_info_per_chip\[0\].bank_timer_info_per_bank\[0\].bank_timer_info_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 1035 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 alt_ddrx_bank_timer_info.v(145) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_bank_timer_info.v(145): truncated value with size 32 to match size of target (6)" {  } { { "alt_ddrx_bank_timer_info.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_info.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 alt_ddrx_bank_timer_info.v(161) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_bank_timer_info.v(161): truncated value with size 32 to match size of target (6)" {  } { { "alt_ddrx_bank_timer_info.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_info.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "current_row alt_ddrx_bank_timer_info.v(92) " "Warning (10034): Output port \"current_row\" at alt_ddrx_bank_timer_info.v(92) has no driver" {  } { { "alt_ddrx_bank_timer_info.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_info.v" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_rank_monitor Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst " "Info: Elaborating entity \"alt_ddrx_rank_monitor\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\"" {  } { { "alt_ddrx_bank_timer_wrapper.v" "rank_monitor_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_wrapper.v" 1396 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 alt_ddrx_rank_monitor.v(502) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_rank_monitor.v(502): truncated value with size 32 to match size of target (6)" {  } { { "alt_ddrx_rank_monitor.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_rank_monitor.v" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 alt_ddrx_rank_monitor.v(558) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_rank_monitor.v(558): truncated value with size 32 to match size of target (7)" {  } { { "alt_ddrx_rank_monitor.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_rank_monitor.v" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 alt_ddrx_rank_monitor.v(801) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_rank_monitor.v(801): truncated value with size 32 to match size of target (5)" {  } { { "alt_ddrx_rank_monitor.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_rank_monitor.v" 801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 alt_ddrx_rank_monitor.v(869) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_rank_monitor.v(869): truncated value with size 32 to match size of target (10)" {  } { { "alt_ddrx_rank_monitor.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_rank_monitor.v" 869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "alt_ddrx_rank_monitor.v(933) " "Warning (10762): Verilog HDL Case Statement warning at alt_ddrx_rank_monitor.v(933): can't check case statement for completeness because the case expression has too many possible states" {  } { { "alt_ddrx_rank_monitor.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_rank_monitor.v" 933 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_cache Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_cache:cache_inst " "Info: Elaborating entity \"alt_ddrx_cache\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_cache:cache_inst\"" {  } { { "alt_ddrx_bank_timer_wrapper.v" "cache_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_wrapper.v" 1448 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_bypass Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bypass:bypass_inst " "Info: Elaborating entity \"alt_ddrx_bypass\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bypass:bypass_inst\"" {  } { { "alt_ddrx_bank_timer_wrapper.v" "bypass_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_wrapper.v" 1610 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "to_bank_addr_r1 alt_ddrx_bypass.v(391) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bypass.v(391): object \"to_bank_addr_r1\" assigned a value but never read" {  } { { "alt_ddrx_bypass.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bypass.v" 391 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "to_row_addr_r1 alt_ddrx_bypass.v(392) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bypass.v(392): object \"to_row_addr_r1\" assigned a value but never read" {  } { { "alt_ddrx_bypass.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bypass.v" 392 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_open_row alt_ddrx_bypass.v(405) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bypass.v(405): object \"cmd_open_row\" assigned a value but never read" {  } { { "alt_ddrx_bypass.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bypass.v" 405 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_open_row_r1 alt_ddrx_bypass.v(410) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bypass.v(410): object \"cmd_open_row_r1\" assigned a value but never read" {  } { { "alt_ddrx_bypass.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bypass.v" 410 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "int_cmd_same_row alt_ddrx_bypass.v(503) " "Warning (10858): Verilog HDL warning at alt_ddrx_bypass.v(503): object int_cmd_same_row used but never assigned" {  } { { "alt_ddrx_bypass.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bypass.v" 503 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "row_addr alt_ddrx_bypass.v(507) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bypass.v(507): object \"row_addr\" assigned a value but never read" {  } { { "alt_ddrx_bypass.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bypass.v" 507 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero alt_ddrx_bypass.v(760) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_bypass.v(760): object \"zero\" assigned a value but never read" {  } { { "alt_ddrx_bypass.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bypass.v" 760 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_timing_param Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_timing_param:timing_param_inst " "Info: Elaborating entity \"alt_ddrx_timing_param\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_timing_param:timing_param_inst\"" {  } { { "alt_ddrx_bank_timer_wrapper.v" "timing_param_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_wrapper.v" 1830 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_ddrx_timing_param.v(436) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(436): truncated value with size 32 to match size of target (4)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_timing_param.v" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 alt_ddrx_timing_param.v(437) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(437): truncated value with size 32 to match size of target (10)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_timing_param.v" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 alt_ddrx_timing_param.v(439) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(439): truncated value with size 32 to match size of target (5)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_timing_param.v" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 alt_ddrx_timing_param.v(440) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(440): truncated value with size 32 to match size of target (5)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_timing_param.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 alt_ddrx_timing_param.v(441) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(441): truncated value with size 32 to match size of target (5)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_timing_param.v" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_ddrx_timing_param.v(514) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(514): truncated value with size 32 to match size of target (4)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_timing_param.v" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 alt_ddrx_timing_param.v(517) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(517): truncated value with size 32 to match size of target (5)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_timing_param.v" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 alt_ddrx_timing_param.v(518) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(518): truncated value with size 32 to match size of target (6)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_timing_param.v" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_ddrx_timing_param.v(520) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(520): truncated value with size 32 to match size of target (4)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_timing_param.v" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alt_ddrx_timing_param.v(522) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(522): truncated value with size 32 to match size of target (8)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_timing_param.v" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_ddrx_timing_param.v(523) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(523): truncated value with size 32 to match size of target (2)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_timing_param.v" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 alt_ddrx_timing_param.v(524) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(524): truncated value with size 32 to match size of target (10)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_timing_param.v" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 alt_ddrx_timing_param.v(526) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(526): truncated value with size 32 to match size of target (13)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_timing_param.v" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alt_ddrx_timing_param.v(527) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(527): truncated value with size 32 to match size of target (16)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_timing_param.v" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_ddrx_timing_param.v(528) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(528): truncated value with size 32 to match size of target (4)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_timing_param.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 alt_ddrx_timing_param.v(530) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(530): truncated value with size 32 to match size of target (6)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_timing_param.v" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 alt_ddrx_timing_param.v(534) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(534): truncated value with size 32 to match size of target (6)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_timing_param.v" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_ddrx_timing_param.v(597) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(597): truncated value with size 32 to match size of target (3)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_timing_param.v" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 alt_ddrx_timing_param.v(598) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(598): truncated value with size 32 to match size of target (5)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_timing_param.v" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_ddrx_timing_param.v(599) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(599): truncated value with size 32 to match size of target (4)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_timing_param.v" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 alt_ddrx_timing_param.v(600) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(600): truncated value with size 32 to match size of target (5)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_timing_param.v" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_ddrx_timing_param.v(602) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(602): truncated value with size 32 to match size of target (3)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_timing_param.v" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 alt_ddrx_timing_param.v(603) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(603): truncated value with size 32 to match size of target (5)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_timing_param.v" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 alt_ddrx_timing_param.v(604) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(604): truncated value with size 32 to match size of target (5)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_timing_param.v" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 alt_ddrx_timing_param.v(605) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(605): truncated value with size 32 to match size of target (6)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_timing_param.v" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 alt_ddrx_timing_param.v(607) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(607): truncated value with size 32 to match size of target (5)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_timing_param.v" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_ddrx_timing_param.v(609) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_timing_param.v(609): truncated value with size 32 to match size of target (4)" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_timing_param.v" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rd_to_wr_bc 0 alt_ddrx_timing_param.v(282) " "Warning (10030): Net \"rd_to_wr_bc\" at alt_ddrx_timing_param.v(282) has no driver or initial value, using a default initial value '0'" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_timing_param.v" 282 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "srf_to_zq alt_ddrx_timing_param.v(295) " "Warning (10034): Output port \"srf_to_zq\" at alt_ddrx_timing_param.v(295) has no driver" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_timing_param.v" 295 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_state_machine Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst " "Info: Elaborating entity \"alt_ddrx_state_machine\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\"" {  } { { "alt_ddrx_controller.v" "state_machine_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_controller.v" 925 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd4_bank_index alt_ddrx_state_machine.v(568) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_state_machine.v(568): object \"cmd4_bank_index\" assigned a value but never read" {  } { { "alt_ddrx_state_machine.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_state_machine.v" 568 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd5_bank_index alt_ddrx_state_machine.v(569) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_state_machine.v(569): object \"cmd5_bank_index\" assigned a value but never read" {  } { { "alt_ddrx_state_machine.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_state_machine.v" 569 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd6_bank_index alt_ddrx_state_machine.v(570) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_state_machine.v(570): object \"cmd6_bank_index\" assigned a value but never read" {  } { { "alt_ddrx_state_machine.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_state_machine.v" 570 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd7_bank_index alt_ddrx_state_machine.v(571) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_state_machine.v(571): object \"cmd7_bank_index\" assigned a value but never read" {  } { { "alt_ddrx_state_machine.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_state_machine.v" 571 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "proper_multicast_cmd4 alt_ddrx_state_machine.v(629) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_state_machine.v(629): object \"proper_multicast_cmd4\" assigned a value but never read" {  } { { "alt_ddrx_state_machine.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_state_machine.v" 629 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "proper_multicast_cmd5 alt_ddrx_state_machine.v(630) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_state_machine.v(630): object \"proper_multicast_cmd5\" assigned a value but never read" {  } { { "alt_ddrx_state_machine.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_state_machine.v" 630 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "proper_multicast_cmd6 alt_ddrx_state_machine.v(631) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_state_machine.v(631): object \"proper_multicast_cmd6\" assigned a value but never read" {  } { { "alt_ddrx_state_machine.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_state_machine.v" 631 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "proper_multicast_cmd7 alt_ddrx_state_machine.v(632) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_state_machine.v(632): object \"proper_multicast_cmd7\" assigned a value but never read" {  } { { "alt_ddrx_state_machine.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_state_machine.v" 632 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "alt_ddrx_state_machine.v(2261) " "Info (10264): Verilog HDL Case Statement information at alt_ddrx_state_machine.v(2261): all case item expressions in this case statement are onehot" {  } { { "alt_ddrx_state_machine.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_state_machine.v" 2261 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_addr_cmd Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_addr_cmd:addr_cmd_inst " "Info: Elaborating entity \"alt_ddrx_addr_cmd\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_addr_cmd:addr_cmd_inst\"" {  } { { "alt_ddrx_controller.v" "addr_cmd_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_controller.v" 976 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_cke_r alt_ddrx_addr_cmd.v(129) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_addr_cmd.v(129): object \"int_cke_r\" assigned a value but never read" {  } { { "alt_ddrx_addr_cmd.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_addr_cmd.v" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_afi_block Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_afi_block:afi_block_inst " "Info: Elaborating entity \"alt_ddrx_afi_block\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_afi_block:afi_block_inst\"" {  } { { "alt_ddrx_controller.v" "afi_block_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_controller.v" 1002 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_dqs_burst_hr alt_ddrx_afi_block.v(100) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_afi_block.v(100): object \"int_dqs_burst_hr\" assigned a value but never read" {  } { { "alt_ddrx_afi_block.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_afi_block.v" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_odt_gen Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst " "Info: Elaborating entity \"alt_ddrx_odt_gen\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\"" {  } { { "alt_ddrx_controller.v" "odt_gen_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_controller.v" 1027 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "correct_odt_h alt_ddrx_odt_gen.v(79) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_odt_gen.v(79): object \"correct_odt_h\" assigned a value but never read" {  } { { "alt_ddrx_odt_gen.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_odt_gen.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "do_write_r alt_ddrx_odt_gen.v(85) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_odt_gen.v(85): object \"do_write_r\" assigned a value but never read" {  } { { "alt_ddrx_odt_gen.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_odt_gen.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "do_read_r alt_ddrx_odt_gen.v(86) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_odt_gen.v(86): object \"do_read_r\" assigned a value but never read" {  } { { "alt_ddrx_odt_gen.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_odt_gen.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "to_chip_r alt_ddrx_odt_gen.v(87) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_odt_gen.v(87): object \"to_chip_r\" assigned a value but never read" {  } { { "alt_ddrx_odt_gen.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_odt_gen.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_ddr2_odt_gen Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst " "Info: Elaborating entity \"alt_ddrx_ddr2_odt_gen\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\"" {  } { { "alt_ddrx_odt_gen.v" "F\[0\].odt_gen_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_odt_gen.v" 474 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "combi_odt_h 0 alt_ddrx_ddr2_odt_gen.v(70) " "Warning (10030): Net \"combi_odt_h\" at alt_ddrx_ddr2_odt_gen.v(70) has no driver or initial value, using a default initial value '0'" {  } { { "alt_ddrx_ddr2_odt_gen.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_ddr2_odt_gen.v" 70 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_ecc Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_ecc:ecc_inst " "Info: Elaborating entity \"alt_ddrx_ecc\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_ecc:ecc_inst\"" {  } { { "alt_ddrx_controller.v" "ecc_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_controller.v" 1098 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_DIVIDE_BY_ZERO" "alt_ddrx_ecc.v(117) " "Warning (10216): Verilog HDL warning at alt_ddrx_ecc.v(117): expression attempts to divide or modulo by zero. Treated expression value as Don't Care (X) during synthesis." {  } { { "alt_ddrx_ecc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_ecc.v" 117 0 0 } }  } 0 10216 "Verilog HDL warning at %1!s!: expression attempts to divide or modulo by zero. Treated expression value as Don't Care (X) during synthesis." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_DIVIDE_BY_ZERO" "alt_ddrx_ecc.v(118) " "Warning (10216): Verilog HDL warning at alt_ddrx_ecc.v(118): expression attempts to divide or modulo by zero. Treated expression value as Don't Care (X) during synthesis." {  } { { "alt_ddrx_ecc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_ecc.v" 118 0 0 } }  } 0 10216 "Verilog HDL warning at %1!s!: expression attempts to divide or modulo by zero. Treated expression value as Don't Care (X) during synthesis." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_DIVIDE_BY_ZERO" "alt_ddrx_ecc.v(119) " "Warning (10216): Verilog HDL warning at alt_ddrx_ecc.v(119): expression attempts to divide or modulo by zero. Treated expression value as Don't Care (X) during synthesis." {  } { { "alt_ddrx_ecc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_ecc.v" 119 0 0 } }  } 0 10216 "Verilog HDL warning at %1!s!: expression attempts to divide or modulo by zero. Treated expression value as Don't Care (X) during synthesis." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_DIVIDE_BY_ZERO" "alt_ddrx_ecc.v(120) " "Warning (10216): Verilog HDL warning at alt_ddrx_ecc.v(120): expression attempts to divide or modulo by zero. Treated expression value as Don't Care (X) during synthesis." {  } { { "alt_ddrx_ecc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_ecc.v" 120 0 0 } }  } 0 10216 "Verilog HDL warning at %1!s!: expression attempts to divide or modulo by zero. Treated expression value as Don't Care (X) during synthesis." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "do_ecc_r1 alt_ddrx_ecc.v(1498) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_ecc.v(1498): object \"do_ecc_r1\" assigned a value but never read" {  } { { "alt_ddrx_ecc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_ecc.v" 1498 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "do_partial_r1 alt_ddrx_ecc.v(1499) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_ecc.v(1499): object \"do_partial_r1\" assigned a value but never read" {  } { { "alt_ddrx_ecc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_ecc.v" 1499 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_csr Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_csr:csr_inst " "Info: Elaborating entity \"alt_ddrx_csr\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_csr:csr_inst\"" {  } { { "alt_ddrx_controller.v" "csr_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_controller.v" 1209 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_ddrx_csr.v(406) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(406): truncated value with size 32 to match size of target (4)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_ddrx_csr.v(407) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(407): truncated value with size 32 to match size of target (3)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_ddrx_csr.v(408) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(408): truncated value with size 32 to match size of target (4)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_ddrx_csr.v(409) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(409): truncated value with size 32 to match size of target (4)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 alt_ddrx_csr.v(410) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(410): truncated value with size 32 to match size of target (6)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alt_ddrx_csr.v(411) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(411): truncated value with size 32 to match size of target (8)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 alt_ddrx_csr.v(412) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(412): truncated value with size 32 to match size of target (13)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_ddrx_csr.v(413) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(413): truncated value with size 32 to match size of target (4)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_ddrx_csr.v(414) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(414): truncated value with size 32 to match size of target (4)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_ddrx_csr.v(415) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(415): truncated value with size 32 to match size of target (4)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_ddrx_csr.v(416) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(416): truncated value with size 32 to match size of target (4)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_ddrx_csr.v(417) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(417): truncated value with size 32 to match size of target (4)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 alt_ddrx_csr.v(418) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(418): truncated value with size 32 to match size of target (5)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 alt_ddrx_csr.v(419) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(419): truncated value with size 32 to match size of target (6)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alt_ddrx_csr.v(420) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(420): truncated value with size 32 to match size of target (16)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_ddrx_csr.v(422) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(422): truncated value with size 32 to match size of target (2)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_ddrx_csr.v(423) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(423): truncated value with size 32 to match size of target (2)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_ddrx_csr.v(424) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(424): truncated value with size 32 to match size of target (2)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 alt_ddrx_csr.v(425) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(425): truncated value with size 32 to match size of target (5)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_ddrx_csr.v(426) " "Warning (10230): Verilog HDL assignment warning at alt_ddrx_csr.v(426): truncated value with size 32 to match size of target (4)" {  } { { "alt_ddrx_csr.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_csr.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst " "Info: Elaborating entity \"ram_phy\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\"" {  } { { "ram_controller_phy.v" "ram_phy_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_controller_phy.v" 376 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst " "Info: Elaborating entity \"ram_phy_alt_mem_phy\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\"" {  } { { "ram_phy.v" "ram_phy_alt_mem_phy_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy.v" 206 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctl_mem_dqs ram_phy_alt_mem_phy.v(462) " "Warning (10036): Verilog HDL or VHDL warning at ram_phy_alt_mem_phy.v(462): object \"ctl_mem_dqs\" assigned a value but never read" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 462 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy_dp_io Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio " "Info: Elaborating entity \"ram_phy_alt_mem_phy_dp_io\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\"" {  } { { "ram_phy_alt_mem_phy.v" "dpio" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 552 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi " "Info: Elaborating entity \"altddio_in\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\"" {  } { { "ram_phy_alt_mem_phy.v" "dqs_group\[0\].dq\[0\].dqi" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 2803 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\"" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 2803 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Info: Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Info: Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Info: Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Info: Parameter \"width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 2803 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_9gd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ddio_in_9gd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_9gd " "Info: Found entity 1: ddio_in_9gd" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_9gd Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated " "Info: Elaborating entity \"ddio_in_9gd\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altddio_in.tdf" 84 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy_read_dp Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_read_dp:rdp " "Info: Elaborating entity \"ram_phy_alt_mem_phy_read_dp\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_read_dp:rdp\"" {  } { { "ram_phy_alt_mem_phy.v" "rdp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 581 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\"" {  } { { "ram_phy_alt_mem_phy.v" "full_rate_ram_gen.altsyncram_component" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 3256 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\"" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 3256 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Info: Parameter \"numwords_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Info: Parameter \"numwords_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Info: Parameter \"widthad_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Info: Parameter \"widthad_b\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 3256 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ieh1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ieh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ieh1 " "Info: Found entity 1: altsyncram_ieh1" {  } { { "db/altsyncram_ieh1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_ieh1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ieh1 Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\|altsyncram_ieh1:auto_generated " "Info: Elaborating entity \"altsyncram_ieh1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\|altsyncram_ieh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy_write_dp_fr Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp " "Info: Elaborating entity \"ram_phy_alt_mem_phy_write_dp_fr\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp\"" {  } { { "ram_phy_alt_mem_phy.v" "full_rate_wdp_gen.wdp" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 670 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ram_phy_alt_mem_phy.v(3585) " "Warning (10230): Verilog HDL assignment warning at ram_phy_alt_mem_phy.v(3585): truncated value with size 2 to match size of target (1)" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 3585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy_addr_cmd Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc " "Info: Elaborating entity \"ram_phy_alt_mem_phy_addr_cmd\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\"" {  } { { "ram_phy_alt_mem_phy.v" "full_rate_adc_gen.adc" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 812 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy_ac Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[0\].addr_struct " "Info: Elaborating entity \"ram_phy_alt_mem_phy_ac\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\"" {  } { { "ram_phy_alt_mem_phy.v" "addr\[0\].addr_struct" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 2360 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_r ram_phy_alt_mem_phy.v(1818) " "Warning (10036): Verilog HDL or VHDL warning at ram_phy_alt_mem_phy.v(1818): object \"ac_h_r\" assigned a value but never read" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 1818 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_r ram_phy_alt_mem_phy.v(1819) " "Warning (10036): Verilog HDL or VHDL warning at ram_phy_alt_mem_phy.v(1819): object \"ac_l_r\" assigned a value but never read" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 1819 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_2r ram_phy_alt_mem_phy.v(1820) " "Warning (10036): Verilog HDL or VHDL warning at ram_phy_alt_mem_phy.v(1820): object \"ac_h_2r\" assigned a value but never read" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 1820 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_2r ram_phy_alt_mem_phy.v(1821) " "Warning (10036): Verilog HDL or VHDL warning at ram_phy_alt_mem_phy.v(1821): object \"ac_l_2r\" assigned a value but never read" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 1821 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime ram_phy_alt_mem_phy.v(1828) " "Warning (10036): Verilog HDL or VHDL warning at ram_phy_alt_mem_phy.v(1828): object \"ac_2x_retime\" assigned a value but never read" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 1828 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime_r ram_phy_alt_mem_phy.v(1829) " "Warning (10036): Verilog HDL or VHDL warning at ram_phy_alt_mem_phy.v(1829): object \"ac_2x_retime_r\" assigned a value but never read" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 1829 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin " "Info: Elaborating entity \"altddio_out\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "ram_phy_alt_mem_phy.v" "full_rate.addr_pin" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 2115 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 2115 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Info: Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Info: Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Info: Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Info: Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high ON " "Info: Parameter \"power_up_high\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Info: Parameter \"width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 2115 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_nhd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ddio_out_nhd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_nhd " "Info: Found entity 1: ddio_out_nhd" {  } { { "db/ddio_out_nhd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_out_nhd.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_nhd Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\|ddio_out_nhd:auto_generated " "Info: Elaborating entity \"ddio_out_nhd\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\|ddio_out_nhd:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy_ac Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:ba\[0\].ba_struct " "Info: Elaborating entity \"ram_phy_alt_mem_phy_ac\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\"" {  } { { "ram_phy_alt_mem_phy.v" "ba\[0\].ba_struct" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 2391 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_r ram_phy_alt_mem_phy.v(1818) " "Warning (10036): Verilog HDL or VHDL warning at ram_phy_alt_mem_phy.v(1818): object \"ac_h_r\" assigned a value but never read" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 1818 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_r ram_phy_alt_mem_phy.v(1819) " "Warning (10036): Verilog HDL or VHDL warning at ram_phy_alt_mem_phy.v(1819): object \"ac_l_r\" assigned a value but never read" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 1819 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_2r ram_phy_alt_mem_phy.v(1820) " "Warning (10036): Verilog HDL or VHDL warning at ram_phy_alt_mem_phy.v(1820): object \"ac_h_2r\" assigned a value but never read" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 1820 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_2r ram_phy_alt_mem_phy.v(1821) " "Warning (10036): Verilog HDL or VHDL warning at ram_phy_alt_mem_phy.v(1821): object \"ac_l_2r\" assigned a value but never read" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 1821 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime ram_phy_alt_mem_phy.v(1828) " "Warning (10036): Verilog HDL or VHDL warning at ram_phy_alt_mem_phy.v(1828): object \"ac_2x_retime\" assigned a value but never read" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 1828 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime_r ram_phy_alt_mem_phy.v(1829) " "Warning (10036): Verilog HDL or VHDL warning at ram_phy_alt_mem_phy.v(1829): object \"ac_2x_retime_r\" assigned a value but never read" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 1829 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin " "Info: Elaborating entity \"altddio_out\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "ram_phy_alt_mem_phy.v" "full_rate.addr_pin" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 2142 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 2142 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Info: Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Info: Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Info: Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Info: Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Info: Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Info: Parameter \"width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 2142 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_akd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ddio_out_akd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_akd " "Info: Found entity 1: ddio_out_akd" {  } { { "db/ddio_out_akd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_out_akd.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_akd Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\|ddio_out_akd:auto_generated " "Info: Elaborating entity \"ddio_out_akd\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\|ddio_out_akd:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy_seq_wrapper Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper " "Info: Elaborating entity \"ram_phy_alt_mem_phy_seq_wrapper\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\"" {  } { { "ram_phy_alt_mem_phy.v" "seq_wrapper" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 900 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy_seq Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst " "Info: Elaborating entity \"ram_phy_alt_mem_phy_seq\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\"" {  } { { "ram_phy_alt_mem_phy_seq_wrapper.v" "seq_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq_wrapper.v" 365 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "static_rst_offset ram_phy_alt_mem_phy_seq.vhd(14099) " "Warning (10631): VHDL Process Statement warning at ram_phy_alt_mem_phy_seq.vhd(14099): inferring latch(es) for signal or variable \"static_rst_offset\", which holds its previous value in one or more paths through the process" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 14099 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "phs_shft_busy_1r ram_phy_alt_mem_phy_seq.vhd(14099) " "Warning (10631): VHDL Process Statement warning at ram_phy_alt_mem_phy_seq.vhd(14099): inferring latch(es) for signal or variable \"phs_shft_busy_1r\", which holds its previous value in one or more paths through the process" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 14099 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy_admin Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_admin:admin " "Info: Elaborating entity \"ram_phy_alt_mem_phy_admin\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_admin:admin\"" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "admin" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 13078 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy_dgrb Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb " "Info: Elaborating entity \"ram_phy_alt_mem_phy_dgrb\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\"" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "dgrb" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 13374 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig_iram_wds_req ram_phy_alt_mem_phy_seq.vhd(9403) " "Warning (10631): VHDL Process Statement warning at ram_phy_alt_mem_phy_seq.vhd(9403): inferring latch(es) for signal or variable \"sig_iram_wds_req\", which holds its previous value in one or more paths through the process" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 9403 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy_dgwb Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb " "Info: Elaborating entity \"ram_phy_alt_mem_phy_dgwb\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\"" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "dgwb" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 13436 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy_ctrl Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl " "Info: Elaborating entity \"ram_phy_alt_mem_phy_ctrl\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\"" {  } { { "ram_phy_alt_mem_phy_seq.vhd" "ctrl" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 13474 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy_rdata_valid Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe " "Info: Elaborating entity \"ram_phy_alt_mem_phy_rdata_valid\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe\"" {  } { { "ram_phy_alt_mem_phy.v" "rdv_pipe" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 920 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdv_pipe_ip_beat2_r ram_phy_alt_mem_phy.v(3772) " "Warning (10036): Verilog HDL or VHDL warning at ram_phy_alt_mem_phy.v(3772): object \"rdv_pipe_ip_beat2_r\" assigned a value but never read" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 3772 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\"" {  } { { "ram_phy_alt_mem_phy.v" "altsyncram_component" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 3963 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\"" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 3963 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Info: Parameter \"width_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Info: Parameter \"width_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 3963 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2oi1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2oi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2oi1 " "Info: Found entity 1: altsyncram_2oi1" {  } { { "db/altsyncram_2oi1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_2oi1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2oi1 Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\|altsyncram_2oi1:auto_generated " "Info: Elaborating entity \"altsyncram_2oi1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\|altsyncram_2oi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy_clk_reset Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk " "Info: Elaborating entity \"ram_phy_alt_mem_phy_clk_reset\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\"" {  } { { "ram_phy_alt_mem_phy.v" "clk" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 987 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "global_reset_ams_n ram_phy_alt_mem_phy.v(1222) " "Warning (10036): Verilog HDL or VHDL warning at ram_phy_alt_mem_phy.v(1222): object \"global_reset_ams_n\" assigned a value but never read" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 1222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "global_reset_ams_n_r ram_phy_alt_mem_phy.v(1223) " "Warning (10036): Verilog HDL or VHDL warning at ram_phy_alt_mem_phy.v(1223): object \"global_reset_ams_n_r\" assigned a value but never read" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 1223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy_pll Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll " "Info: Elaborating entity \"ram_phy_alt_mem_phy_pll\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\"" {  } { { "ram_phy_alt_mem_phy.v" "pll" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 1536 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\"" {  } { { "ram_phy_alt_mem_phy_pll.v" "altpll_component" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_pll.v" 134 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\"" {  } { { "ram_phy_alt_mem_phy_pll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_pll.v" 134 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info: Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Info: Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Info: Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -2333 " "Info: Parameter \"clk2_phase_shift\" = \"-2333\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Info: Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Info: Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Info: Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Info: Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 1 " "Info: Parameter \"clk4_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Info: Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 1 " "Info: Parameter \"clk4_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Info: Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK1 " "Info: Parameter \"compensate_clock\" = \"CLK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 8000 " "Info: Parameter \"inclk0_input_frequency\" = \"8000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_USED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_USED " "Info: Parameter \"port_phasedone\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_USED " "Info: Parameter \"port_phasestep\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_USED " "Info: Parameter \"port_phaseupdown\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_USED " "Info: Parameter \"port_scanclk\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Info: Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Info: Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Info: Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_frequency_control MANUAL_PHASE " "Info: Parameter \"vco_frequency_control\" = \"MANUAL_PHASE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_phase_shift_step 100 " "Info: Parameter \"vco_phase_shift_step\" = \"100\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_phasecounterselect 3 " "Info: Parameter \"width_phasecounterselect\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram_phy_alt_mem_phy_pll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_pll.v" 134 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_86k3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_86k3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_86k3 " "Info: Found entity 1: altpll_86k3" {  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_86k3.tdf" 35 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_86k3 Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated " "Info: Elaborating entity \"altpll_86k3\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_4ho.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_4ho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_4ho " "Info: Found entity 1: altpll_dyn_phase_le_4ho" {  } { { "db/altpll_dyn_phase_le_4ho.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_dyn_phase_le_4ho.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_4ho Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2 " "Info: Elaborating entity \"altpll_dyn_phase_le_4ho\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2\"" {  } { { "db/altpll_86k3.tdf" "altpll_dyn_phase_le2" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_86k3.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datad " "Warning: Variable or input pin \"datad\" is defined but never used" {  } { { "db/altpll_dyn_phase_le_4ho.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_dyn_phase_le_4ho.tdf" 33 2 0 } } { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_86k3.tdf" 48 2 0 } } { "altpll.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } } { "ram_phy_alt_mem_phy_pll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_pll.v" 134 0 0 } } { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 1536 0 0 } } { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 987 0 0 } } { "ram_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy.v" 206 0 0 } } { "ram_controller_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_controller_phy.v" 376 0 0 } } { "ram.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram.v" 211 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47360 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_5ho.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_5ho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_5ho " "Info: Found entity 1: altpll_dyn_phase_le_5ho" {  } { { "db/altpll_dyn_phase_le_5ho.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_dyn_phase_le_5ho.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_5ho Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4 " "Info: Elaborating entity \"altpll_dyn_phase_le_5ho\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4\"" {  } { { "db/altpll_86k3.tdf" "altpll_dyn_phase_le4" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_86k3.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datad " "Warning: Variable or input pin \"datad\" is defined but never used" {  } { { "db/altpll_dyn_phase_le_5ho.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_dyn_phase_le_5ho.tdf" 33 2 0 } } { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_86k3.tdf" 49 2 0 } } { "altpll.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } } { "ram_phy_alt_mem_phy_pll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_pll.v" 134 0 0 } } { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 1536 0 0 } } { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 987 0 0 } } { "ram_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy.v" 206 0 0 } } { "ram_controller_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_controller_phy.v" 376 0 0 } } { "ram.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram.v" 211 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47360 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_6ho.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_6ho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_6ho " "Info: Found entity 1: altpll_dyn_phase_le_6ho" {  } { { "db/altpll_dyn_phase_le_6ho.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_dyn_phase_le_6ho.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_6ho Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5 " "Info: Elaborating entity \"altpll_dyn_phase_le_6ho\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5\"" {  } { { "db/altpll_86k3.tdf" "altpll_dyn_phase_le5" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_86k3.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datad " "Warning: Variable or input pin \"datad\" is defined but never used" {  } { { "db/altpll_dyn_phase_le_6ho.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_dyn_phase_le_6ho.tdf" 33 2 0 } } { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_86k3.tdf" 50 2 0 } } { "altpll.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } } { "ram_phy_alt_mem_phy_pll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_pll.v" 134 0 0 } } { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 1536 0 0 } } { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 987 0 0 } } { "ram_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy.v" 206 0 0 } } { "ram_controller_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_controller_phy.v" 376 0 0 } } { "ram.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram.v" 211 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47360 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_bidir Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p " "Info: Elaborating entity \"altddio_bidir\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\"" {  } { { "ram_phy_alt_mem_phy.v" "DDR_CLK_OUT\[0\].ddr_clk_out_p" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 1611 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "oe input port is not connected " "Warning: Assertion warning: oe input port is not connected" {  } { { "altddio_bidir.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altddio_bidir.tdf" 227 2 0 } } { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 1611 0 0 } } { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 987 0 0 } } { "ram_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy.v" 206 0 0 } } { "ram_controller_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_controller_phy.v" 376 0 0 } } { "ram.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram.v" 211 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47360 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\"" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 1611 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Info: Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_input_in_lcell UNUSED " "Info: Parameter \"implement_input_in_lcell\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Info: Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_bidir " "Info: Parameter \"lpm_type\" = \"altddio_bidir\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Info: Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Info: Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Info: Parameter \"width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 1611 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_bidir_n5h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ddio_bidir_n5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_bidir_n5h " "Info: Found entity 1: ddio_bidir_n5h" {  } { { "db/ddio_bidir_n5h.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_bidir_n5h.tdf" 29 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_bidir_n5h Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated " "Info: Elaborating entity \"ddio_bidir_n5h\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\"" {  } { { "altddio_bidir.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altddio_bidir.tdf" 115 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_bidir Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n " "Info: Elaborating entity \"altddio_bidir\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\"" {  } { { "ram_phy_alt_mem_phy.v" "DDR_CLK_OUT\[0\].ddr_clk_out_n" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 1642 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "oe input port is not connected " "Warning: Assertion warning: oe input port is not connected" {  } { { "altddio_bidir.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altddio_bidir.tdf" 227 2 0 } } { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 1642 0 0 } } { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 987 0 0 } } { "ram_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy.v" 206 0 0 } } { "ram_controller_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_controller_phy.v" 376 0 0 } } { "ram.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram.v" 211 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47360 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\"" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 1642 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Info: Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_input_in_lcell UNUSED " "Info: Parameter \"implement_input_in_lcell\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Info: Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_bidir " "Info: Parameter \"lpm_type\" = \"altddio_bidir\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Info: Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Info: Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Info: Parameter \"width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 1642 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_bidir_ref.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ddio_bidir_ref.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_bidir_ref " "Info: Found entity 1: ddio_bidir_ref" {  } { { "db/ddio_bidir_ref.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_bidir_ref.tdf" 29 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_bidir_ref Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_ref:auto_generated " "Info: Elaborating entity \"ddio_bidir_ref\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_ref:auto_generated\"" {  } { { "altddio_bidir.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altddio_bidir.tdf" 115 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy_reset_pipe Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe " "Info: Elaborating entity \"ram_phy_alt_mem_phy_reset_pipe\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe\"" {  } { { "ram_phy_alt_mem_phy.v" "reset_rdp_phy_clk_pipe" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 1707 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy_reset_pipe Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe " "Info: Elaborating entity \"ram_phy_alt_mem_phy_reset_pipe\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe\"" {  } { { "ram_phy_alt_mem_phy.v" "mem_clk_pipe" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 1741 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_phy_alt_mem_phy_mimic Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_mimic:mmc " "Info: Elaborating entity \"ram_phy_alt_mem_phy_mimic\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_mimic:mmc\"" {  } { { "ram_phy_alt_mem_phy.v" "mmc" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 1001 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_0_spi_control_port_arbitrator Medipix_sopc:u_Medipix_sopc\|spi_0_spi_control_port_arbitrator:the_spi_0_spi_control_port " "Info: Elaborating entity \"spi_0_spi_control_port_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|spi_0_spi_control_port_arbitrator:the_spi_0_spi_control_port\"" {  } { { "Medipix_sopc.v" "the_spi_0_spi_control_port" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47395 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_0 Medipix_sopc:u_Medipix_sopc\|spi_0:the_spi_0 " "Info: Elaborating entity \"spi_0\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|spi_0:the_spi_0\"" {  } { { "Medipix_sopc.v" "the_spi_0" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47415 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_clk_freq_s1_arbitrator Medipix_sopc:u_Medipix_sopc\|sys_clk_freq_s1_arbitrator:the_sys_clk_freq_s1 " "Info: Elaborating entity \"sys_clk_freq_s1_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|sys_clk_freq_s1_arbitrator:the_sys_clk_freq_s1\"" {  } { { "Medipix_sopc.v" "the_sys_clk_freq_s1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47443 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_clk_freq Medipix_sopc:u_Medipix_sopc\|sys_clk_freq:the_sys_clk_freq " "Info: Elaborating entity \"sys_clk_freq\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|sys_clk_freq:the_sys_clk_freq\"" {  } { { "Medipix_sopc.v" "the_sys_clk_freq" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47455 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_table_avalon_slave_0_arbitrator Medipix_sopc:u_Medipix_sopc\|tx_table_avalon_slave_0_arbitrator:the_tx_table_avalon_slave_0 " "Info: Elaborating entity \"tx_table_avalon_slave_0_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|tx_table_avalon_slave_0_arbitrator:the_tx_table_avalon_slave_0\"" {  } { { "Medipix_sopc.v" "the_tx_table_avalon_slave_0" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47481 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_table Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table " "Info: Elaborating entity \"tx_table\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\"" {  } { { "Medipix_sopc.v" "the_tx_table" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47500 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txtable Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table " "Info: Elaborating entity \"txtable\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\"" {  } { { "tx_table.vhd" "tx_table" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/tx_table.vhd" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_wrdata Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|avalon_wrdata:b2v_inst " "Info: Elaborating entity \"avalon_wrdata\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|avalon_wrdata:b2v_inst\"" {  } { { "Modules/m_Txtable/txtable.vhd" "b2v_inst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Txtable/txtable.vhd" 119 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_ram_txtable Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|IP_ram_txtable:b2v_inst1 " "Info: Elaborating entity \"IP_ram_txtable\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|IP_ram_txtable:b2v_inst1\"" {  } { { "Modules/m_Txtable/txtable.vhd" "b2v_inst1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Txtable/txtable.vhd" 139 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|IP_ram_txtable:b2v_inst1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|IP_ram_txtable:b2v_inst1\|altsyncram:altsyncram_component\"" {  } { { "Modules/m_Txtable/IP_ram_txtable.vhd" "altsyncram_component" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Txtable/IP_ram_txtable.vhd" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|IP_ram_txtable:b2v_inst1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|IP_ram_txtable:b2v_inst1\|altsyncram:altsyncram_component\"" {  } { { "Modules/m_Txtable/IP_ram_txtable.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Txtable/IP_ram_txtable.vhd" 100 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|IP_ram_txtable:b2v_inst1\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|IP_ram_txtable:b2v_inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Info: Parameter \"numwords_b\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Info: Parameter \"widthad_b\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info: Parameter \"width_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Modules/m_Txtable/IP_ram_txtable.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Txtable/IP_ram_txtable.vhd" 100 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4cn1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4cn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4cn1 " "Info: Found entity 1: altsyncram_4cn1" {  } { { "db/altsyncram_4cn1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_4cn1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4cn1 Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|IP_ram_txtable:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_4cn1:auto_generated " "Info: Elaborating entity \"altsyncram_4cn1\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|IP_ram_txtable:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_4cn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txdata_tovhdl Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|txdata_tovhdl:b2v_inst4 " "Info: Elaborating entity \"txdata_tovhdl\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|txdata_tovhdl:b2v_inst4\"" {  } { { "Modules/m_Txtable/txtable.vhd" "b2v_inst4" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Txtable/txtable.vhd" 222 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_0_s1_arbitrator Medipix_sopc:u_Medipix_sopc\|uart_0_s1_arbitrator:the_uart_0_s1 " "Info: Elaborating entity \"uart_0_s1_arbitrator\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|uart_0_s1_arbitrator:the_uart_0_s1\"" {  } { { "Medipix_sopc.v" "the_uart_0_s1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47534 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "uart_0.v 7 7 " "Warning: Using design file uart_0.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uart_0_log_module " "Info: Found entity 1: uart_0_log_module" {  } { { "uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/uart_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 uart_0_tx " "Info: Found entity 2: uart_0_tx" {  } { { "uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/uart_0.v" 63 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 uart_0_rx_stimulus_source_character_source_rom_module " "Info: Found entity 3: uart_0_rx_stimulus_source_character_source_rom_module" {  } { { "uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/uart_0.v" 232 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 uart_0_rx_stimulus_source " "Info: Found entity 4: uart_0_rx_stimulus_source" {  } { { "uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/uart_0.v" 376 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 uart_0_rx " "Info: Found entity 5: uart_0_rx" {  } { { "uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/uart_0.v" 478 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 uart_0_regs " "Info: Found entity 6: uart_0_regs" {  } { { "uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/uart_0.v" 733 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 uart_0 " "Info: Found entity 7: uart_0" {  } { { "uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/uart_0.v" 975 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_0 Medipix_sopc:u_Medipix_sopc\|uart_0:the_uart_0 " "Info: Elaborating entity \"uart_0\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|uart_0:the_uart_0\"" {  } { { "Medipix_sopc.v" "the_uart_0" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47552 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_0_tx Medipix_sopc:u_Medipix_sopc\|uart_0:the_uart_0\|uart_0_tx:the_uart_0_tx " "Info: Elaborating entity \"uart_0_tx\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|uart_0:the_uart_0\|uart_0_tx:the_uart_0_tx\"" {  } { { "uart_0.v" "the_uart_0_tx" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/uart_0.v" 1048 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_0_rx Medipix_sopc:u_Medipix_sopc\|uart_0:the_uart_0\|uart_0_rx:the_uart_0_rx " "Info: Elaborating entity \"uart_0_rx\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|uart_0:the_uart_0\|uart_0_rx:the_uart_0_rx\"" {  } { { "uart_0.v" "the_uart_0_rx" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/uart_0.v" 1066 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_0_rx_stimulus_source Medipix_sopc:u_Medipix_sopc\|uart_0:the_uart_0\|uart_0_rx:the_uart_0_rx\|uart_0_rx_stimulus_source:the_uart_0_rx_stimulus_source " "Info: Elaborating entity \"uart_0_rx_stimulus_source\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|uart_0:the_uart_0\|uart_0_rx:the_uart_0_rx\|uart_0_rx_stimulus_source:the_uart_0_rx_stimulus_source\"" {  } { { "uart_0.v" "the_uart_0_rx_stimulus_source" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/uart_0.v" 555 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_0_regs Medipix_sopc:u_Medipix_sopc\|uart_0:the_uart_0\|uart_0_regs:the_uart_0_regs " "Info: Elaborating entity \"uart_0_regs\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|uart_0:the_uart_0\|uart_0_regs:the_uart_0_regs\"" {  } { { "uart_0.v" "the_uart_0_regs" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/uart_0.v" 1097 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch_module:Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch " "Info: Elaborating entity \"Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch_module:Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch\"" {  } { { "Medipix_sopc.v" "Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47561 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medipix_sopc_reset_ram_phy_clk_out_domain_synch_module Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_reset_ram_phy_clk_out_domain_synch_module:Medipix_sopc_reset_ram_phy_clk_out_domain_synch " "Info: Elaborating entity \"Medipix_sopc_reset_ram_phy_clk_out_domain_synch_module\" for hierarchy \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_reset_ram_phy_clk_out_domain_synch_module:Medipix_sopc_reset_ram_phy_clk_out_domain_synch\"" {  } { { "Medipix_sopc.v" "Medipix_sopc_reset_ram_phy_clk_out_domain_synch" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47570 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[12\] " "Warning (12110): Net \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[12\]\" is missing source, defaulting to GND" {  } { { "alt_ddrx_bank_timer.v" "row_addr\[12\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 416 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[11\] " "Warning (12110): Net \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[11\]\" is missing source, defaulting to GND" {  } { { "alt_ddrx_bank_timer.v" "row_addr\[11\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 416 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[10\] " "Warning (12110): Net \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[10\]\" is missing source, defaulting to GND" {  } { { "alt_ddrx_bank_timer.v" "row_addr\[10\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 416 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[9\] " "Warning (12110): Net \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[9\]\" is missing source, defaulting to GND" {  } { { "alt_ddrx_bank_timer.v" "row_addr\[9\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 416 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[8\] " "Warning (12110): Net \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[8\]\" is missing source, defaulting to GND" {  } { { "alt_ddrx_bank_timer.v" "row_addr\[8\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 416 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[7\] " "Warning (12110): Net \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[7\]\" is missing source, defaulting to GND" {  } { { "alt_ddrx_bank_timer.v" "row_addr\[7\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 416 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[6\] " "Warning (12110): Net \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[6\]\" is missing source, defaulting to GND" {  } { { "alt_ddrx_bank_timer.v" "row_addr\[6\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 416 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[5\] " "Warning (12110): Net \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[5\]\" is missing source, defaulting to GND" {  } { { "alt_ddrx_bank_timer.v" "row_addr\[5\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 416 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[4\] " "Warning (12110): Net \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[4\]\" is missing source, defaulting to GND" {  } { { "alt_ddrx_bank_timer.v" "row_addr\[4\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 416 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[3\] " "Warning (12110): Net \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[3\]\" is missing source, defaulting to GND" {  } { { "alt_ddrx_bank_timer.v" "row_addr\[3\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 416 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[2\] " "Warning (12110): Net \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[2\]\" is missing source, defaulting to GND" {  } { { "alt_ddrx_bank_timer.v" "row_addr\[2\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 416 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[1\] " "Warning (12110): Net \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[1\]\" is missing source, defaulting to GND" {  } { { "alt_ddrx_bank_timer.v" "row_addr\[1\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 416 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[0\] " "Warning (12110): Net \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|row_addr\[0\]\" is missing source, defaulting to GND" {  } { { "alt_ddrx_bank_timer.v" "row_addr\[0\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer.v" 416 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_a altsyncram_component 8 7 " "Warning (12020): Port \"address_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "eth_ocm/eth_avalon_bd_ram.v" "altsyncram_component" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_bd_ram.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b altsyncram_component 8 7 " "Warning (12020): Port \"address_b\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "eth_ocm/eth_avalon_bd_ram.v" "altsyncram_component" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_bd_ram.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_a altsyncram_component 8 7 " "Warning (12020): Port \"address_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "eth_ocm/eth_avalon_bd_ram.v" "altsyncram_component" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_bd_ram.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b altsyncram_component 8 7 " "Warning (12020): Port \"address_b\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "eth_ocm/eth_avalon_bd_ram.v" "altsyncram_component" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_bd_ram.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Medipix_Bridge:u_Medipix_Bridge\|w_FUSE_SEL\[5\] " "Warning (12110): Net \"Medipix_Bridge:u_Medipix_Bridge\|w_FUSE_SEL\[5\]\" is missing source, defaulting to GND" {  } { { "Modules/m_Medipix_Bridge/Medipix_Bridge.v" "w_FUSE_SEL\[5\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Medipix_Bridge.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5a04.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5a04.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5a04 " "Info: Found entity 1: altsyncram_5a04" {  } { { "db/altsyncram_5a04.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_5a04.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Info: Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/mux_tsc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Info: Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/decode_dvf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lgi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_lgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lgi " "Info: Found entity 1: cntr_lgi" {  } { { "db/cntr_lgi.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cntr_lgi.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Info: Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Info: Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cntr_m9j.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Info: Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cntr_ggi.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Info: Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Info: Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cntr_23j.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Info: Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t904.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_t904.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t904 " "Info: Found entity 1: altsyncram_t904" {  } { { "db/altsyncram_t904.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_t904.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Info: Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/mux_psc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgi " "Info: Found entity 1: cntr_hgi" {  } { { "db/cntr_hgi.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cntr_hgi.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Info: Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cntr_89j.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Info: Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cntr_cgi.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_3 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_3\"" { { "Info" "ISGN_AE_CONNECT_TO_PORT" "Clk_in_Mdpx acq_trigger_in\[0\] " "Info: Source node \"Clk_in_Mdpx\" connects to port \"acq_trigger_in\[0\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "Clk_in_Mdpx" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Clk_in_Mdpx acq_data_in\[0\] " "Info: Source node \"Clk_in_Mdpx\" connects to port \"acq_data_in\[0\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "Clk_in_Mdpx" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Clk_out_Mdpx acq_trigger_in\[1\] " "Info: Source node \"Clk_out_Mdpx\" connects to port \"acq_trigger_in\[1\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "Clk_out_Mdpx" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 97 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Clk_out_Mdpx acq_data_in\[1\] " "Info: Source node \"Clk_out_Mdpx\" connects to port \"acq_data_in\[1\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "Clk_out_Mdpx" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 97 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Cont_sel_out_Mdpx acq_trigger_in\[2\] " "Info: Source node \"Cont_sel_out_Mdpx\" connects to port \"acq_trigger_in\[2\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "Cont_sel_out_Mdpx" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 101 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Cont_sel_out_Mdpx acq_data_in\[2\] " "Info: Source node \"Cont_sel_out_Mdpx\" connects to port \"acq_data_in\[2\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "Cont_sel_out_Mdpx" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 101 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Data_in_Mdpx\[0\] acq_trigger_in\[3\] " "Info: Source node \"Data_in_Mdpx\[0\]\" connects to port \"acq_trigger_in\[3\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "Data_in_Mdpx\[0\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 113 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Data_in_Mdpx\[0\] acq_data_in\[3\] " "Info: Source node \"Data_in_Mdpx\[0\]\" connects to port \"acq_data_in\[3\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "Data_in_Mdpx\[0\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 113 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Data_out_Mdpx acq_trigger_in\[4\] " "Info: Source node \"Data_out_Mdpx\" connects to port \"acq_trigger_in\[4\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "Data_out_Mdpx" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 98 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Data_out_Mdpx acq_data_in\[4\] " "Info: Source node \"Data_out_Mdpx\" connects to port \"acq_data_in\[4\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "Data_out_Mdpx" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 98 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "En_in_Mdpx acq_trigger_in\[5\] " "Info: Source node \"En_in_Mdpx\" connects to port \"acq_trigger_in\[5\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "En_in_Mdpx" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 110 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "En_in_Mdpx acq_data_in\[5\] " "Info: Source node \"En_in_Mdpx\" connects to port \"acq_data_in\[5\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "En_in_Mdpx" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 110 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "En_out_Mdpx acq_trigger_in\[6\] " "Info: Source node \"En_out_Mdpx\" connects to port \"acq_trigger_in\[6\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "En_out_Mdpx" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 99 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "En_out_Mdpx acq_data_in\[6\] " "Info: Source node \"En_out_Mdpx\" connects to port \"acq_data_in\[6\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "En_out_Mdpx" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 99 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|Out_Clk_Shutter acq_trigger_in\[7\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|Out_Clk_Shutter\" connects to port \"acq_trigger_in\[7\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "Out_Clk_Shutter" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 47 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|Out_Clk_Shutter acq_data_in\[7\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|Out_Clk_Shutter\" connects to port \"acq_data_in\[7\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "Out_Clk_Shutter" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 47 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|Out_Shutter acq_trigger_in\[8\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|Out_Shutter\" connects to port \"acq_trigger_in\[8\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "Out_Shutter" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 46 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|Out_Shutter acq_data_in\[8\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|Out_Shutter\" connects to port \"acq_data_in\[8\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "Out_Shutter" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 46 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[0\] acq_trigger_in\[9\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[0\]\" connects to port \"acq_trigger_in\[9\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[0\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[0\] acq_data_in\[9\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[0\]\" connects to port \"acq_data_in\[9\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[0\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[10\] acq_trigger_in\[10\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[10\]\" connects to port \"acq_trigger_in\[10\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[10\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[10\] acq_data_in\[10\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[10\]\" connects to port \"acq_data_in\[10\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[10\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[11\] acq_trigger_in\[11\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[11\]\" connects to port \"acq_trigger_in\[11\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[11\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[11\] acq_data_in\[11\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[11\]\" connects to port \"acq_data_in\[11\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[11\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[12\] acq_trigger_in\[12\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[12\]\" connects to port \"acq_trigger_in\[12\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[12\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[12\] acq_data_in\[12\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[12\]\" connects to port \"acq_data_in\[12\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[12\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[13\] acq_trigger_in\[13\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[13\]\" connects to port \"acq_trigger_in\[13\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[13\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[13\] acq_data_in\[13\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[13\]\" connects to port \"acq_data_in\[13\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[13\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[14\] acq_trigger_in\[14\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[14\]\" connects to port \"acq_trigger_in\[14\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[14\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[14\] acq_data_in\[14\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[14\]\" connects to port \"acq_data_in\[14\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[14\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[15\] acq_trigger_in\[15\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[15\]\" connects to port \"acq_trigger_in\[15\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[15\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[15\] acq_data_in\[15\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[15\]\" connects to port \"acq_data_in\[15\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[15\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[16\] acq_trigger_in\[16\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[16\]\" connects to port \"acq_trigger_in\[16\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[16\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[16\] acq_data_in\[16\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[16\]\" connects to port \"acq_data_in\[16\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[16\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[17\] acq_trigger_in\[17\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[17\]\" connects to port \"acq_trigger_in\[17\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[17\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[17\] acq_data_in\[17\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[17\]\" connects to port \"acq_data_in\[17\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[17\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[18\] acq_trigger_in\[18\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[18\]\" connects to port \"acq_trigger_in\[18\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[18\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[18\] acq_data_in\[18\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[18\]\" connects to port \"acq_data_in\[18\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[18\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[19\] acq_trigger_in\[19\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[19\]\" connects to port \"acq_trigger_in\[19\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[19\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[19\] acq_data_in\[19\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[19\]\" connects to port \"acq_data_in\[19\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[19\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[1\] acq_trigger_in\[20\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[1\]\" connects to port \"acq_trigger_in\[20\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[1\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[1\] acq_data_in\[20\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[1\]\" connects to port \"acq_data_in\[20\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[1\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[20\] acq_trigger_in\[21\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[20\]\" connects to port \"acq_trigger_in\[21\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[20\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[20\] acq_data_in\[21\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[20\]\" connects to port \"acq_data_in\[21\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[20\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[21\] acq_trigger_in\[22\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[21\]\" connects to port \"acq_trigger_in\[22\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[21\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[21\] acq_data_in\[22\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[21\]\" connects to port \"acq_data_in\[22\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[21\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[22\] acq_trigger_in\[23\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[22\]\" connects to port \"acq_trigger_in\[23\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[22\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[22\] acq_data_in\[23\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[22\]\" connects to port \"acq_data_in\[23\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[22\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[23\] acq_trigger_in\[24\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[23\]\" connects to port \"acq_trigger_in\[24\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[23\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[23\] acq_data_in\[24\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[23\]\" connects to port \"acq_data_in\[24\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[23\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[24\] acq_trigger_in\[25\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[24\]\" connects to port \"acq_trigger_in\[25\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[24\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[24\] acq_data_in\[25\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[24\]\" connects to port \"acq_data_in\[25\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[24\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[25\] acq_trigger_in\[26\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[25\]\" connects to port \"acq_trigger_in\[26\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[25\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[25\] acq_data_in\[26\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[25\]\" connects to port \"acq_data_in\[26\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[25\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[26\] acq_trigger_in\[27\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[26\]\" connects to port \"acq_trigger_in\[27\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[26\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[26\] acq_data_in\[27\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[26\]\" connects to port \"acq_data_in\[27\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[26\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[27\] acq_trigger_in\[28\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[27\]\" connects to port \"acq_trigger_in\[28\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[27\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[27\] acq_data_in\[28\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[27\]\" connects to port \"acq_data_in\[28\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[27\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[28\] acq_trigger_in\[29\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[28\]\" connects to port \"acq_trigger_in\[29\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[28\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[28\] acq_data_in\[29\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[28\]\" connects to port \"acq_data_in\[29\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[28\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[29\] acq_trigger_in\[30\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[29\]\" connects to port \"acq_trigger_in\[30\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[29\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[29\] acq_data_in\[30\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[29\]\" connects to port \"acq_data_in\[30\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[29\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[2\] acq_trigger_in\[31\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[2\]\" connects to port \"acq_trigger_in\[31\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[2\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[2\] acq_data_in\[31\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[2\]\" connects to port \"acq_data_in\[31\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[2\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[30\] acq_trigger_in\[32\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[30\]\" connects to port \"acq_trigger_in\[32\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[30\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[30\] acq_data_in\[32\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[30\]\" connects to port \"acq_data_in\[32\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[30\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[3\] acq_trigger_in\[33\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[3\]\" connects to port \"acq_trigger_in\[33\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[3\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[3\] acq_data_in\[33\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[3\]\" connects to port \"acq_data_in\[33\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[3\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[4\] acq_trigger_in\[34\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[4\]\" connects to port \"acq_trigger_in\[34\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[4\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[4\] acq_data_in\[34\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[4\]\" connects to port \"acq_data_in\[34\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[4\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[5\] acq_trigger_in\[35\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[5\]\" connects to port \"acq_trigger_in\[35\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[5\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[5\] acq_data_in\[35\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[5\]\" connects to port \"acq_data_in\[35\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[5\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[6\] acq_trigger_in\[36\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[6\]\" connects to port \"acq_trigger_in\[36\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[6\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[6\] acq_data_in\[36\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[6\]\" connects to port \"acq_data_in\[36\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[6\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[7\] acq_trigger_in\[37\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[7\]\" connects to port \"acq_trigger_in\[37\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[7\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[7\] acq_data_in\[37\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[7\]\" connects to port \"acq_data_in\[37\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[7\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[8\] acq_trigger_in\[38\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[8\]\" connects to port \"acq_trigger_in\[38\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[8\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[8\] acq_data_in\[38\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[8\]\" connects to port \"acq_data_in\[38\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[8\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[9\] acq_trigger_in\[39\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[9\]\" connects to port \"acq_trigger_in\[39\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[9\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[9\] acq_data_in\[39\] " "Info: Source node \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|var_cont\[9\]\" connects to port \"acq_data_in\[39\]\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "var_cont\[9\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 73 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "MtxClr_out_Mdpx acq_trigger_in\[40\] " "Info: Source node \"MtxClr_out_Mdpx\" connects to port \"acq_trigger_in\[40\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "MtxClr_out_Mdpx" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 102 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "MtxClr_out_Mdpx acq_data_in\[40\] " "Info: Source node \"MtxClr_out_Mdpx\" connects to port \"acq_data_in\[40\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "MtxClr_out_Mdpx" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 102 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Reset_out_Mdpx acq_trigger_in\[41\] " "Info: Source node \"Reset_out_Mdpx\" connects to port \"acq_trigger_in\[41\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "Reset_out_Mdpx" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 96 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Reset_out_Mdpx acq_data_in\[41\] " "Info: Source node \"Reset_out_Mdpx\" connects to port \"acq_data_in\[41\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "Reset_out_Mdpx" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 96 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[0\] acq_trigger_in\[42\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[0\]\" connects to port \"acq_trigger_in\[42\]\"" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "rdusedw\[0\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[0\] acq_data_in\[42\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[0\]\" connects to port \"acq_data_in\[42\]\"" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "rdusedw\[0\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[10\] acq_trigger_in\[43\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[10\]\" connects to port \"acq_trigger_in\[43\]\"" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "rdusedw\[10\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[10\] acq_data_in\[43\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[10\]\" connects to port \"acq_data_in\[43\]\"" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "rdusedw\[10\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[11\] acq_trigger_in\[44\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[11\]\" connects to port \"acq_trigger_in\[44\]\"" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "rdusedw\[11\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[11\] acq_data_in\[44\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[11\]\" connects to port \"acq_data_in\[44\]\"" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "rdusedw\[11\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[12\] acq_trigger_in\[45\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[12\]\" connects to port \"acq_trigger_in\[45\]\"" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "rdusedw\[12\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[12\] acq_data_in\[45\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[12\]\" connects to port \"acq_data_in\[45\]\"" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "rdusedw\[12\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[13\] acq_trigger_in\[46\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[13\]\" connects to port \"acq_trigger_in\[46\]\"" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "rdusedw\[13\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[13\] acq_data_in\[46\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[13\]\" connects to port \"acq_data_in\[46\]\"" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "rdusedw\[13\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[14\] acq_trigger_in\[47\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[14\]\" connects to port \"acq_trigger_in\[47\]\"" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "rdusedw\[14\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[14\] acq_data_in\[47\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[14\]\" connects to port \"acq_data_in\[47\]\"" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "rdusedw\[14\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[15\] acq_trigger_in\[48\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[15\]\" connects to port \"acq_trigger_in\[48\]\"" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "rdusedw\[15\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[15\] acq_data_in\[48\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[15\]\" connects to port \"acq_data_in\[48\]\"" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "rdusedw\[15\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[1\] acq_trigger_in\[49\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[1\]\" connects to port \"acq_trigger_in\[49\]\"" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "rdusedw\[1\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[1\] acq_data_in\[49\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[1\]\" connects to port \"acq_data_in\[49\]\"" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "rdusedw\[1\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[2\] acq_trigger_in\[50\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[2\]\" connects to port \"acq_trigger_in\[50\]\"" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "rdusedw\[2\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[2\] acq_data_in\[50\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[2\]\" connects to port \"acq_data_in\[50\]\"" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "rdusedw\[2\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[3\] acq_trigger_in\[51\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[3\]\" connects to port \"acq_trigger_in\[51\]\"" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "rdusedw\[3\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[3\] acq_data_in\[51\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[3\]\" connects to port \"acq_data_in\[51\]\"" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "rdusedw\[3\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[4\] acq_trigger_in\[52\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[4\]\" connects to port \"acq_trigger_in\[52\]\"" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "rdusedw\[4\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[4\] acq_data_in\[52\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[4\]\" connects to port \"acq_data_in\[52\]\"" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "rdusedw\[4\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[5\] acq_trigger_in\[53\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[5\]\" connects to port \"acq_trigger_in\[53\]\"" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "rdusedw\[5\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[5\] acq_data_in\[53\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[5\]\" connects to port \"acq_data_in\[53\]\"" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "rdusedw\[5\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[6\] acq_trigger_in\[54\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[6\]\" connects to port \"acq_trigger_in\[54\]\"" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "rdusedw\[6\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[6\] acq_data_in\[54\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[6\]\" connects to port \"acq_data_in\[54\]\"" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "rdusedw\[6\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[7\] acq_trigger_in\[55\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[7\]\" connects to port \"acq_trigger_in\[55\]\"" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "rdusedw\[7\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[7\] acq_data_in\[55\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[7\]\" connects to port \"acq_data_in\[55\]\"" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "rdusedw\[7\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[8\] acq_trigger_in\[56\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[8\]\" connects to port \"acq_trigger_in\[56\]\"" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "rdusedw\[8\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[8\] acq_data_in\[56\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[8\]\" connects to port \"acq_data_in\[56\]\"" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "rdusedw\[8\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[9\] acq_trigger_in\[57\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[9\]\" connects to port \"acq_trigger_in\[57\]\"" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "rdusedw\[9\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[9\] acq_data_in\[57\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|rdusedw\[9\]\" connects to port \"acq_data_in\[57\]\"" {  } { { "Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" "rdusedw\[9\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/m_Input_Fifo/Input_Fifo_65525.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|Out_Fifo_Read_En acq_trigger_in\[58\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|Out_Fifo_Read_En\" connects to port \"acq_trigger_in\[58\]\"" {  } { { "Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" "Out_Fifo_Read_En" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" 47 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|Out_Fifo_Read_En acq_data_in\[58\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|Out_Fifo_Read_En\" connects to port \"acq_data_in\[58\]\"" {  } { { "Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" "Out_Fifo_Read_En" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" 47 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[0\] acq_trigger_in\[59\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[0\]\" connects to port \"acq_trigger_in\[59\]\"" {  } { { "Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" "conta_pkt\[0\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" 82 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[0\] acq_data_in\[59\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[0\]\" connects to port \"acq_data_in\[59\]\"" {  } { { "Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" "conta_pkt\[0\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" 82 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[10\] acq_trigger_in\[60\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[10\]\" connects to port \"acq_trigger_in\[60\]\"" {  } { { "Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" "conta_pkt\[10\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" 82 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[10\] acq_data_in\[60\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[10\]\" connects to port \"acq_data_in\[60\]\"" {  } { { "Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" "conta_pkt\[10\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" 82 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[1\] acq_trigger_in\[61\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[1\]\" connects to port \"acq_trigger_in\[61\]\"" {  } { { "Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" "conta_pkt\[1\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" 82 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[1\] acq_data_in\[61\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[1\]\" connects to port \"acq_data_in\[61\]\"" {  } { { "Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" "conta_pkt\[1\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" 82 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[2\] acq_trigger_in\[62\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[2\]\" connects to port \"acq_trigger_in\[62\]\"" {  } { { "Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" "conta_pkt\[2\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" 82 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[2\] acq_data_in\[62\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[2\]\" connects to port \"acq_data_in\[62\]\"" {  } { { "Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" "conta_pkt\[2\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" 82 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[3\] acq_trigger_in\[63\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[3\]\" connects to port \"acq_trigger_in\[63\]\"" {  } { { "Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" "conta_pkt\[3\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" 82 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[3\] acq_data_in\[63\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[3\]\" connects to port \"acq_data_in\[63\]\"" {  } { { "Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" "conta_pkt\[3\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" 82 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[4\] acq_trigger_in\[64\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[4\]\" connects to port \"acq_trigger_in\[64\]\"" {  } { { "Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" "conta_pkt\[4\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" 82 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[4\] acq_data_in\[64\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[4\]\" connects to port \"acq_data_in\[64\]\"" {  } { { "Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" "conta_pkt\[4\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" 82 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[5\] acq_trigger_in\[65\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[5\]\" connects to port \"acq_trigger_in\[65\]\"" {  } { { "Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" "conta_pkt\[5\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" 82 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[5\] acq_data_in\[65\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[5\]\" connects to port \"acq_data_in\[65\]\"" {  } { { "Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" "conta_pkt\[5\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" 82 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[6\] acq_trigger_in\[66\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[6\]\" connects to port \"acq_trigger_in\[66\]\"" {  } { { "Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" "conta_pkt\[6\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" 82 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[6\] acq_data_in\[66\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[6\]\" connects to port \"acq_data_in\[66\]\"" {  } { { "Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" "conta_pkt\[6\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" 82 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[7\] acq_trigger_in\[67\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[7\]\" connects to port \"acq_trigger_in\[67\]\"" {  } { { "Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" "conta_pkt\[7\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" 82 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[7\] acq_data_in\[67\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[7\]\" connects to port \"acq_data_in\[67\]\"" {  } { { "Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" "conta_pkt\[7\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" 82 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[8\] acq_trigger_in\[68\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[8\]\" connects to port \"acq_trigger_in\[68\]\"" {  } { { "Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" "conta_pkt\[8\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" 82 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[8\] acq_data_in\[68\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[8\]\" connects to port \"acq_data_in\[68\]\"" {  } { { "Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" "conta_pkt\[8\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" 82 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[9\] acq_trigger_in\[69\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[9\]\" connects to port \"acq_trigger_in\[69\]\"" {  } { { "Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" "conta_pkt\[9\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" 82 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[9\] acq_data_in\[69\] " "Info: Source node \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|conta_pkt\[9\]\" connects to port \"acq_data_in\[69\]\"" {  } { { "Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" "conta_pkt\[9\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" 82 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Shutter_out_Mdpx acq_trigger_in\[70\] " "Info: Source node \"Shutter_out_Mdpx\" connects to port \"acq_trigger_in\[70\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "Shutter_out_Mdpx" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 100 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Shutter_out_Mdpx acq_data_in\[70\] " "Info: Source node \"Shutter_out_Mdpx\" connects to port \"acq_data_in\[70\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "Shutter_out_Mdpx" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 100 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Data\[0\] acq_trigger_in\[71\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Data\[0\]\" connects to port \"acq_trigger_in\[71\]\"" {  } { { "Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" "o_Data\[0\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" 72 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Data\[0\] acq_data_in\[71\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Data\[0\]\" connects to port \"acq_data_in\[71\]\"" {  } { { "Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" "o_Data\[0\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" 72 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Data\[1\] acq_trigger_in\[72\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Data\[1\]\" connects to port \"acq_trigger_in\[72\]\"" {  } { { "Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" "o_Data\[1\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" 72 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Data\[1\] acq_data_in\[72\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Data\[1\]\" connects to port \"acq_data_in\[72\]\"" {  } { { "Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" "o_Data\[1\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" 72 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Data\[2\] acq_trigger_in\[73\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Data\[2\]\" connects to port \"acq_trigger_in\[73\]\"" {  } { { "Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" "o_Data\[2\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" 72 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Data\[2\] acq_data_in\[73\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Data\[2\]\" connects to port \"acq_data_in\[73\]\"" {  } { { "Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" "o_Data\[2\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" 72 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Data\[3\] acq_trigger_in\[74\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Data\[3\]\" connects to port \"acq_trigger_in\[74\]\"" {  } { { "Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" "o_Data\[3\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" 72 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Data\[3\] acq_data_in\[74\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Data\[3\]\" connects to port \"acq_data_in\[74\]\"" {  } { { "Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" "o_Data\[3\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" 72 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Data\[4\] acq_trigger_in\[75\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Data\[4\]\" connects to port \"acq_trigger_in\[75\]\"" {  } { { "Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" "o_Data\[4\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" 72 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Data\[4\] acq_data_in\[75\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Data\[4\]\" connects to port \"acq_data_in\[75\]\"" {  } { { "Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" "o_Data\[4\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" 72 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Data\[5\] acq_trigger_in\[76\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Data\[5\]\" connects to port \"acq_trigger_in\[76\]\"" {  } { { "Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" "o_Data\[5\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" 72 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Data\[5\] acq_data_in\[76\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Data\[5\]\" connects to port \"acq_data_in\[76\]\"" {  } { { "Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" "o_Data\[5\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" 72 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Data\[6\] acq_trigger_in\[77\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Data\[6\]\" connects to port \"acq_trigger_in\[77\]\"" {  } { { "Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" "o_Data\[6\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" 72 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Data\[6\] acq_data_in\[77\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Data\[6\]\" connects to port \"acq_data_in\[77\]\"" {  } { { "Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" "o_Data\[6\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" 72 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Data\[7\] acq_trigger_in\[78\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Data\[7\]\" connects to port \"acq_trigger_in\[78\]\"" {  } { { "Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" "o_Data\[7\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" 72 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Data\[7\] acq_data_in\[78\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Data\[7\]\" connects to port \"acq_data_in\[78\]\"" {  } { { "Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" "o_Data\[7\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" 72 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Sync acq_trigger_in\[79\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Sync\" connects to port \"acq_trigger_in\[79\]\"" {  } { { "Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" "o_Sync" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" 50 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Sync acq_data_in\[79\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Sync\" connects to port \"acq_data_in\[79\]\"" {  } { { "Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" "o_Sync" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" 50 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Valid acq_trigger_in\[80\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Valid\" connects to port \"acq_trigger_in\[80\]\"" {  } { { "Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" "o_Valid" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Valid acq_data_in\[80\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP\|o_Valid\" connects to port \"acq_data_in\[80\]\"" {  } { { "Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" "o_Valid" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd" 49 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TPSWT_out_Mdpx acq_trigger_in\[81\] " "Info: Source node \"TPSWT_out_Mdpx\" connects to port \"acq_trigger_in\[81\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "TPSWT_out_Mdpx" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 103 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TPSWT_out_Mdpx acq_data_in\[81\] " "Info: Source node \"TPSWT_out_Mdpx\" connects to port \"acq_data_in\[81\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "TPSWT_out_Mdpx" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 103 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "cpu_pll:u_cpu_pll\|c3 acq_clk " "Info: Source node \"cpu_pll:u_cpu_pll\|c3\" connects to port \"acq_clk\"" {  } { { "Modules/m_Cpu_PLL/cpu_pll.v" "c3" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Cpu_PLL/cpu_pll.v" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_4 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_4\"" { { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|\\Process_CtrlRdTxTsOIp:conta_pkt\[0\] acq_trigger_in\[0\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|\\Process_CtrlRdTxTsOIp:conta_pkt\[0\]\" connects to port \"acq_trigger_in\[0\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|\\Process_CtrlRdTxTsOIp:conta_pkt\[0\] acq_data_in\[0\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|\\Process_CtrlRdTxTsOIp:conta_pkt\[0\]\" connects to port \"acq_data_in\[0\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|\\Process_CtrlRdTxTsOIp:conta_pkt\[1\] acq_trigger_in\[1\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|\\Process_CtrlRdTxTsOIp:conta_pkt\[1\]\" connects to port \"acq_trigger_in\[1\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|\\Process_CtrlRdTxTsOIp:conta_pkt\[1\] acq_data_in\[1\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|\\Process_CtrlRdTxTsOIp:conta_pkt\[1\]\" connects to port \"acq_data_in\[1\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|\\Process_CtrlRdTxTsOIp:conta_pkt\[2\] acq_trigger_in\[2\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|\\Process_CtrlRdTxTsOIp:conta_pkt\[2\]\" connects to port \"acq_trigger_in\[2\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|\\Process_CtrlRdTxTsOIp:conta_pkt\[2\] acq_data_in\[2\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|\\Process_CtrlRdTxTsOIp:conta_pkt\[2\]\" connects to port \"acq_data_in\[2\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|\\Process_CtrlRdTxTsOIp:conta_pkt\[3\] acq_trigger_in\[3\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|\\Process_CtrlRdTxTsOIp:conta_pkt\[3\]\" connects to port \"acq_trigger_in\[3\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|\\Process_CtrlRdTxTsOIp:conta_pkt\[3\] acq_data_in\[3\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|\\Process_CtrlRdTxTsOIp:conta_pkt\[3\]\" connects to port \"acq_data_in\[3\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|\\Process_CtrlRdTxTsOIp:conta_pkt\[4\] acq_trigger_in\[4\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|\\Process_CtrlRdTxTsOIp:conta_pkt\[4\]\" connects to port \"acq_trigger_in\[4\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|\\Process_CtrlRdTxTsOIp:conta_pkt\[4\] acq_data_in\[4\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|\\Process_CtrlRdTxTsOIp:conta_pkt\[4\]\" connects to port \"acq_data_in\[4\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|\\Process_CtrlRdTxTsOIp:conta_pkt\[5\] acq_trigger_in\[5\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|\\Process_CtrlRdTxTsOIp:conta_pkt\[5\]\" connects to port \"acq_trigger_in\[5\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|\\Process_CtrlRdTxTsOIp:conta_pkt\[5\] acq_data_in\[5\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|\\Process_CtrlRdTxTsOIp:conta_pkt\[5\]\" connects to port \"acq_data_in\[5\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|\\Process_CtrlRdTxTsOIp:conta_pkt\[6\] acq_trigger_in\[6\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|\\Process_CtrlRdTxTsOIp:conta_pkt\[6\]\" connects to port \"acq_trigger_in\[6\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|\\Process_CtrlRdTxTsOIp:conta_pkt\[6\] acq_data_in\[6\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|\\Process_CtrlRdTxTsOIp:conta_pkt\[6\]\" connects to port \"acq_data_in\[6\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|\\Process_CtrlRdTxTsOIp:conta_pkt\[7\] acq_trigger_in\[7\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|\\Process_CtrlRdTxTsOIp:conta_pkt\[7\]\" connects to port \"acq_trigger_in\[7\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|\\Process_CtrlRdTxTsOIp:conta_pkt\[7\] acq_data_in\[7\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|\\Process_CtrlRdTxTsOIp:conta_pkt\[7\]\" connects to port \"acq_data_in\[7\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|\\Process_CtrlRdTxTsOIp:conta_pkt\[8\] acq_trigger_in\[8\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|\\Process_CtrlRdTxTsOIp:conta_pkt\[8\]\" connects to port \"acq_trigger_in\[8\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|\\Process_CtrlRdTxTsOIp:conta_pkt\[8\] acq_data_in\[8\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|\\Process_CtrlRdTxTsOIp:conta_pkt\[8\]\" connects to port \"acq_data_in\[8\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[0\] acq_trigger_in\[9\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[0\]\" connects to port \"acq_trigger_in\[9\]\"" {  } { { "Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" "rdusedw\[0\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[0\] acq_data_in\[9\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[0\]\" connects to port \"acq_data_in\[9\]\"" {  } { { "Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" "rdusedw\[0\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[10\] acq_trigger_in\[10\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[10\]\" connects to port \"acq_trigger_in\[10\]\"" {  } { { "Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" "rdusedw\[10\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[10\] acq_data_in\[10\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[10\]\" connects to port \"acq_data_in\[10\]\"" {  } { { "Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" "rdusedw\[10\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[11\] acq_trigger_in\[11\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[11\]\" connects to port \"acq_trigger_in\[11\]\"" {  } { { "Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" "rdusedw\[11\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[11\] acq_data_in\[11\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[11\]\" connects to port \"acq_data_in\[11\]\"" {  } { { "Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" "rdusedw\[11\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[1\] acq_trigger_in\[12\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[1\]\" connects to port \"acq_trigger_in\[12\]\"" {  } { { "Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" "rdusedw\[1\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[1\] acq_data_in\[12\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[1\]\" connects to port \"acq_data_in\[12\]\"" {  } { { "Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" "rdusedw\[1\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[2\] acq_trigger_in\[13\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[2\]\" connects to port \"acq_trigger_in\[13\]\"" {  } { { "Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" "rdusedw\[2\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[2\] acq_data_in\[13\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[2\]\" connects to port \"acq_data_in\[13\]\"" {  } { { "Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" "rdusedw\[2\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[3\] acq_trigger_in\[14\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[3\]\" connects to port \"acq_trigger_in\[14\]\"" {  } { { "Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" "rdusedw\[3\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[3\] acq_data_in\[14\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[3\]\" connects to port \"acq_data_in\[14\]\"" {  } { { "Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" "rdusedw\[3\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[4\] acq_trigger_in\[15\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[4\]\" connects to port \"acq_trigger_in\[15\]\"" {  } { { "Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" "rdusedw\[4\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[4\] acq_data_in\[15\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[4\]\" connects to port \"acq_data_in\[15\]\"" {  } { { "Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" "rdusedw\[4\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[5\] acq_trigger_in\[16\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[5\]\" connects to port \"acq_trigger_in\[16\]\"" {  } { { "Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" "rdusedw\[5\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[5\] acq_data_in\[16\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[5\]\" connects to port \"acq_data_in\[16\]\"" {  } { { "Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" "rdusedw\[5\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[6\] acq_trigger_in\[17\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[6\]\" connects to port \"acq_trigger_in\[17\]\"" {  } { { "Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" "rdusedw\[6\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[6\] acq_data_in\[17\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[6\]\" connects to port \"acq_data_in\[17\]\"" {  } { { "Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" "rdusedw\[6\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[7\] acq_trigger_in\[18\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[7\]\" connects to port \"acq_trigger_in\[18\]\"" {  } { { "Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" "rdusedw\[7\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[7\] acq_data_in\[18\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[7\]\" connects to port \"acq_data_in\[18\]\"" {  } { { "Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" "rdusedw\[7\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[8\] acq_trigger_in\[19\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[8\]\" connects to port \"acq_trigger_in\[19\]\"" {  } { { "Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" "rdusedw\[8\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[8\] acq_data_in\[19\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[8\]\" connects to port \"acq_data_in\[19\]\"" {  } { { "Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" "rdusedw\[8\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[9\] acq_trigger_in\[20\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[9\]\" connects to port \"acq_trigger_in\[20\]\"" {  } { { "Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" "rdusedw\[9\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[9\] acq_data_in\[20\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|rdusedw\[9\]\" connects to port \"acq_data_in\[20\]\"" {  } { { "Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" "rdusedw\[9\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/IP/IpFifoTsOIp.vhd" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|Out_PhytxData\[0\] acq_trigger_in\[21\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|Out_PhytxData\[0\]\" connects to port \"acq_trigger_in\[21\]\"" {  } { { "Modules/m_MedOIp/VHD/TOP_MEDoIP.v" "Out_PhytxData\[0\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/TOP_MEDoIP.v" 42 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|Out_PhytxData\[0\] acq_data_in\[21\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|Out_PhytxData\[0\]\" connects to port \"acq_data_in\[21\]\"" {  } { { "Modules/m_MedOIp/VHD/TOP_MEDoIP.v" "Out_PhytxData\[0\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/TOP_MEDoIP.v" 42 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|Out_PhytxData\[1\] acq_trigger_in\[22\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|Out_PhytxData\[1\]\" connects to port \"acq_trigger_in\[22\]\"" {  } { { "Modules/m_MedOIp/VHD/TOP_MEDoIP.v" "Out_PhytxData\[1\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/TOP_MEDoIP.v" 42 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|Out_PhytxData\[1\] acq_data_in\[22\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|Out_PhytxData\[1\]\" connects to port \"acq_data_in\[22\]\"" {  } { { "Modules/m_MedOIp/VHD/TOP_MEDoIP.v" "Out_PhytxData\[1\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/TOP_MEDoIP.v" 42 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|Out_PhytxData\[2\] acq_trigger_in\[23\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|Out_PhytxData\[2\]\" connects to port \"acq_trigger_in\[23\]\"" {  } { { "Modules/m_MedOIp/VHD/TOP_MEDoIP.v" "Out_PhytxData\[2\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/TOP_MEDoIP.v" 42 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|Out_PhytxData\[2\] acq_data_in\[23\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|Out_PhytxData\[2\]\" connects to port \"acq_data_in\[23\]\"" {  } { { "Modules/m_MedOIp/VHD/TOP_MEDoIP.v" "Out_PhytxData\[2\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/TOP_MEDoIP.v" 42 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|Out_PhytxData\[3\] acq_trigger_in\[24\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|Out_PhytxData\[3\]\" connects to port \"acq_trigger_in\[24\]\"" {  } { { "Modules/m_MedOIp/VHD/TOP_MEDoIP.v" "Out_PhytxData\[3\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/TOP_MEDoIP.v" 42 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|Out_PhytxData\[3\] acq_data_in\[24\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|Out_PhytxData\[3\]\" connects to port \"acq_data_in\[24\]\"" {  } { { "Modules/m_MedOIp/VHD/TOP_MEDoIP.v" "Out_PhytxData\[3\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/TOP_MEDoIP.v" 42 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|Out_PhytxEna acq_trigger_in\[25\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|Out_PhytxEna\" connects to port \"acq_trigger_in\[25\]\"" {  } { { "Modules/m_MedOIp/VHD/TOP_MEDoIP.v" "Out_PhytxEna" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/TOP_MEDoIP.v" 39 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "TOP_MEDoIP:u_TOP_MEDoIP\|Out_PhytxEna acq_data_in\[25\] " "Info: Source node \"TOP_MEDoIP:u_TOP_MEDoIP\|Out_PhytxEna\" connects to port \"acq_data_in\[25\]\"" {  } { { "Modules/m_MedOIp/VHD/TOP_MEDoIP.v" "Out_PhytxEna" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/TOP_MEDoIP.v" 39 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "cpu_pll:u_cpu_pll\|c1 acq_clk " "Info: Source node \"cpu_pll:u_cpu_pll\|c1\" connects to port \"acq_clk\"" {  } { { "Modules/m_Cpu_PLL/cpu_pll.v" "c1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Cpu_PLL/cpu_pll.v" 51 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_n902.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3073 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3535 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9956 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47040 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_n902.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3073 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3535 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9956 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47040 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_n902.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3073 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3535 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9956 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47040 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_n902.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3073 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3535 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9956 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47040 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_n902.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3073 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3535 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9956 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47040 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_n902.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3073 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3535 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9956 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47040 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_n902.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3073 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3535 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9956 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47040 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_n902.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3073 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3535 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9956 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47040 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[8\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_n902.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3073 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3535 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9956 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47040 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[9\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_n902.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3073 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3535 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9956 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47040 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[10\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_n902.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3073 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3535 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9956 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47040 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_n902.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3073 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3535 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9956 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47040 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[12\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_n902.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3073 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3535 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9956 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47040 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[13\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_n902.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3073 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3535 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9956 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47040 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[14\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_n902.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3073 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3535 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9956 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47040 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[15\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_n902.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3073 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3535 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9956 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47040 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[16\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_n902.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3073 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3535 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9956 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47040 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[17\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_n902.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3073 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3535 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9956 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47040 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[18\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_n902.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3073 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3535 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9956 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47040 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[19\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_n902.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3073 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3535 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9956 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47040 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[20\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_n902.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3073 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3535 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9956 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47040 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[21\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_n902.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3073 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3535 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9956 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47040 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[22\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_n902.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3073 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3535 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9956 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47040 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[23\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_n902.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3073 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3535 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9956 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47040 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[24\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_n902.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3073 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3535 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9956 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47040 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[25\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_n902.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3073 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3535 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9956 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47040 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[26\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_n902.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3073 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3535 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9956 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47040 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[27\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_n902.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3073 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3535 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9956 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47040 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[28\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_n902.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3073 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3535 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9956 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47040 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[29\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_n902.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3073 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3535 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9956 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47040 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[30\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_n902.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3073 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3535 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9956 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47040 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[31\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_n902.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3073 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3535 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9956 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47040 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[32\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_n902.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3073 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3535 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9956 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47040 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[33\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_n902.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3073 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3535 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9956 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47040 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[34\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_n902.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3073 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3535 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9956 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47040 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[35\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n902:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_n902.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_n902.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 2915 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3073 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 3535 0 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9956 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47040 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|altsyncram_dj31:fifo_ram\|q_b\[0\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|altsyncram_dj31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_dj31.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_dj31.tdf" 41 2 0 } } { "db/dcfifo_73g1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_73g1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 124 0 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 328 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46829 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[4\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_vj31.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_vj31.tdf" 169 2 0 } } { "db/dcfifo_vvf1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_vvf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 61 0 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 261 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46829 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[5\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_vj31.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_vj31.tdf" 201 2 0 } } { "db/dcfifo_vvf1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_vvf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 61 0 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 261 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46829 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[6\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_vj31.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_vj31.tdf" 233 2 0 } } { "db/dcfifo_vvf1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_vvf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 61 0 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 261 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46829 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[7\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_vj31.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_vj31.tdf" 265 2 0 } } { "db/dcfifo_vvf1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_vvf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 61 0 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 261 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46829 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[8\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_vj31.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_vj31.tdf" 297 2 0 } } { "db/dcfifo_vvf1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_vvf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 61 0 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 261 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46829 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[9\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_vj31.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_vj31.tdf" 329 2 0 } } { "db/dcfifo_vvf1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_vvf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 61 0 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 261 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46829 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[10\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_vj31.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_vj31.tdf" 361 2 0 } } { "db/dcfifo_vvf1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_vvf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 61 0 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 261 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46829 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[11\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_vj31.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_vj31.tdf" 393 2 0 } } { "db/dcfifo_vvf1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_vvf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 61 0 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 261 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46829 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[12\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_vj31.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_vj31.tdf" 425 2 0 } } { "db/dcfifo_vvf1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_vvf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 61 0 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 261 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46829 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[13\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_vj31.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_vj31.tdf" 457 2 0 } } { "db/dcfifo_vvf1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_vvf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 61 0 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 261 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46829 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[14\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_vj31.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_vj31.tdf" 489 2 0 } } { "db/dcfifo_vvf1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_vvf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 61 0 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 261 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46829 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[15\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_vj31.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_vj31.tdf" 521 2 0 } } { "db/dcfifo_vvf1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_vvf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 61 0 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 261 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46829 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[16\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_vj31.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_vj31.tdf" 553 2 0 } } { "db/dcfifo_vvf1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_vvf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 61 0 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 261 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46829 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[17\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_vj31.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_vj31.tdf" 585 2 0 } } { "db/dcfifo_vvf1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_vvf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 61 0 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 261 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46829 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[18\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_vj31.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_vj31.tdf" 617 2 0 } } { "db/dcfifo_vvf1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_vvf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 61 0 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 261 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46829 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[19\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_vj31.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_vj31.tdf" 649 2 0 } } { "db/dcfifo_vvf1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_vvf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 61 0 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 261 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46829 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[20\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_vj31.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_vj31.tdf" 681 2 0 } } { "db/dcfifo_vvf1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_vvf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 61 0 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 261 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46829 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[21\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_vj31.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_vj31.tdf" 713 2 0 } } { "db/dcfifo_vvf1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_vvf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 61 0 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 261 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46829 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[22\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_vj31.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_vj31.tdf" 745 2 0 } } { "db/dcfifo_vvf1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_vvf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 61 0 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 261 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46829 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[23\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_vj31.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_vj31.tdf" 777 2 0 } } { "db/dcfifo_vvf1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_vvf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 61 0 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 261 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46829 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[24\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_vj31.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_vj31.tdf" 809 2 0 } } { "db/dcfifo_vvf1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_vvf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 61 0 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 261 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46829 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[25\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_vj31.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_vj31.tdf" 841 2 0 } } { "db/dcfifo_vvf1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_vvf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 61 0 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 261 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46829 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[26\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_vj31.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_vj31.tdf" 873 2 0 } } { "db/dcfifo_vvf1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_vvf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 61 0 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 261 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46829 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[27\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_vj31.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_vj31.tdf" 905 2 0 } } { "db/dcfifo_vvf1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_vvf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 61 0 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 261 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46829 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[28\] " "Warning (14320): Synthesized away node \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_vvf1:auto_generated\|altsyncram_vj31:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_vj31.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_vj31.tdf" 937 2 0 } } { "db/dcfifo_vvf1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_vvf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 61 0 0 } } { "clock_crossing.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/clock_crossing.v" 261 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 46829 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSHIFT_TAPS_INFERRED" "TOP_MEDoIP:u_TOP_MEDoIP\|mux_crc:u_mux_crc\|o_Data\[0\]~0 " "Info: Inferred altshift_taps megafunction from the following design logic: \"TOP_MEDoIP:u_TOP_MEDoIP\|mux_crc:u_mux_crc\|o_Data\[0\]~0\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Info: Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 18 " "Info: Parameter TAP_DISTANCE set to 18" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 5 " "Info: Parameter WIDTH set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "Modules/m_MedOIp/VHD/mux_crc.vhd" "o_Data\[0\]~0" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/mux_crc.vhd" 77 -1 0 } }  } 0 0 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Info: Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|Mult0\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "Mult0" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 88 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Parametros:u_Decoder_Parametros\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Parametros:u_Decoder_Parametros\|Mult0\"" {  } { { "Modules/m_Medipix_Bridge/Decoder_Parametros.vhd" "Mult0" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Decoder_Parametros.vhd" 228 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\|Mult0\"" {  } { { "Modules/m_MedOIp/VHD/Decoder_IP_TX.vhd" "Mult0" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/Decoder_IP_TX.vhd" 155 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\|Mult1\"" {  } { { "Modules/m_MedOIp/VHD/Decoder_IP_TX.vhd" "Mult1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/Decoder_IP_TX.vhd" 157 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|Mult1\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "Mult1" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 88 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP_MEDoIP:u_TOP_MEDoIP\|mux_crc:u_mux_crc\|altshift_taps:o_Data_rtl_0 " "Info: Elaborated megafunction instantiation \"TOP_MEDoIP:u_TOP_MEDoIP\|mux_crc:u_mux_crc\|altshift_taps:o_Data_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP_MEDoIP:u_TOP_MEDoIP\|mux_crc:u_mux_crc\|altshift_taps:o_Data_rtl_0 " "Info: Instantiated megafunction \"TOP_MEDoIP:u_TOP_MEDoIP\|mux_crc:u_mux_crc\|altshift_taps:o_Data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Info: Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 18 " "Info: Parameter \"TAP_DISTANCE\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Info: Parameter \"WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_9km.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/shift_taps_9km.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_9km " "Info: Found entity 1: shift_taps_9km" {  } { { "db/shift_taps_9km.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/shift_taps_9km.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v1b1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_v1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v1b1 " "Info: Found entity 1: altsyncram_v1b1" {  } { { "db/altsyncram_v1b1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_v1b1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sqf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_sqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sqf " "Info: Found entity 1: cntr_sqf" {  } { { "db/cntr_sqf.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cntr_sqf.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jah.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_jah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jah " "Info: Found entity 1: cntr_jah" {  } { { "db/cntr_jah.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cntr_jah.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult0\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 88 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Info: Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Info: Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Info: Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Info: Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 88 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult0\|multcore:mult_core Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 88 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 88 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 88 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_sgh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_sgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sgh " "Info: Found entity 1: add_sub_sgh" {  } { { "db/add_sub_sgh.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/add_sub_sgh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult0\|altshift:external_latency_ffs Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 88 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Parametros:u_Decoder_Parametros\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Parametros:u_Decoder_Parametros\|lpm_mult:Mult0\"" {  } { { "Modules/m_Medipix_Bridge/Decoder_Parametros.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Decoder_Parametros.vhd" 228 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Parametros:u_Decoder_Parametros\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Parametros:u_Decoder_Parametros\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Info: Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Info: Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Info: Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Info: Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Modules/m_Medipix_Bridge/Decoder_Parametros.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Decoder_Parametros.vhd" 228 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Parametros:u_Decoder_Parametros\|lpm_mult:Mult0\|multcore:mult_core Medipix_Bridge:u_Medipix_Bridge\|Decoder_Parametros:u_Decoder_Parametros\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Parametros:u_Decoder_Parametros\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Parametros:u_Decoder_Parametros\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "Modules/m_Medipix_Bridge/Decoder_Parametros.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Decoder_Parametros.vhd" 228 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Parametros:u_Decoder_Parametros\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Medipix_Bridge:u_Medipix_Bridge\|Decoder_Parametros:u_Decoder_Parametros\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Parametros:u_Decoder_Parametros\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Parametros:u_Decoder_Parametros\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Modules/m_Medipix_Bridge/Decoder_Parametros.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Decoder_Parametros.vhd" 228 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Parametros:u_Decoder_Parametros\|lpm_mult:Mult0\|altshift:external_latency_ffs Medipix_Bridge:u_Medipix_Bridge\|Decoder_Parametros:u_Decoder_Parametros\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Parametros:u_Decoder_Parametros\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Parametros:u_Decoder_Parametros\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "Modules/m_Medipix_Bridge/Decoder_Parametros.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Decoder_Parametros.vhd" 228 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\|lpm_mult:Mult0\"" {  } { { "Modules/m_MedOIp/VHD/Decoder_IP_TX.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/Decoder_IP_TX.vhd" 155 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Info: Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Info: Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Info: Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Info: Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Modules/m_MedOIp/VHD/Decoder_IP_TX.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/Decoder_IP_TX.vhd" 155 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\|lpm_mult:Mult0\|multcore:mult_core TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "Modules/m_MedOIp/VHD/Decoder_IP_TX.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/Decoder_IP_TX.vhd" 155 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Modules/m_MedOIp/VHD/Decoder_IP_TX.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/Decoder_IP_TX.vhd" 155 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\|lpm_mult:Mult0\|altshift:external_latency_ffs TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "Modules/m_MedOIp/VHD/Decoder_IP_TX.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/Decoder_IP_TX.vhd" 155 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\|lpm_mult:Mult1\"" {  } { { "Modules/m_MedOIp/VHD/Decoder_IP_TX.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/Decoder_IP_TX.vhd" 157 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\|lpm_mult:Mult1 " "Info: Instantiated megafunction \"TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Info: Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Info: Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Info: Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Info: Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Modules/m_MedOIp/VHD/Decoder_IP_TX.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/Decoder_IP_TX.vhd" 157 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\|lpm_mult:Mult1\|multcore:mult_core TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "Modules/m_MedOIp/VHD/Decoder_IP_TX.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/Decoder_IP_TX.vhd" 157 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Modules/m_MedOIp/VHD/Decoder_IP_TX.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/Decoder_IP_TX.vhd" 157 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\|lpm_mult:Mult1\|altshift:external_latency_ffs TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "Modules/m_MedOIp/VHD/Decoder_IP_TX.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/Decoder_IP_TX.vhd" 157 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult1\"" {  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 88 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult1 " "Info: Instantiated megafunction \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Info: Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Info: Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Info: Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Info: Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 88 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult1\|multcore:mult_core Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 88 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 88 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 88 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Info: Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/add_sub_rgh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 88 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 88 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Info: Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/add_sub_mgh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult1\|altshift:external_latency_ffs Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Shutter:u_Gera_Shutter\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "Modules/m_Medipix_Bridge/Gera_Shutter.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Medipix_Bridge/Gera_Shutter.vhd" 88 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "17 " "Warning: 17 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "epcs_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/epcs_controller.v" 242 -1 0 } } { "epcs_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/epcs_controller.v" 131 -1 0 } } { "spi_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/spi_0.v" 131 -1 0 } } { "spi_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/spi_0.v" 242 -1 0 } } { "epcs_controller.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/epcs_controller.v" 252 -1 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 40559 -1 0 } } { "spi_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/spi_0.v" 252 -1 0 } } { "sld_hub.vhd" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } } { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 5383 -1 0 } } { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 13701 -1 0 } } { "eth_ocm/eth_register.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_register.v" 102 -1 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 1193 -1 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 2235 -1 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 3247 -1 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 4259 -1 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 5273 -1 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 18221 -1 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 24945 -1 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 25957 -1 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 40358 -1 0 } } { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 11164 -1 0 } } { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 5917 -1 0 } } { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 10551 -1 0 } } { "eth_ocm/eth_crc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_crc.v" 140 -1 0 } } { "Medipix_sopc_burst_7.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc_burst_7.v" 162 -1 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 23903 -1 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 39300 -1 0 } } { "Medipix_sopc_burst_1.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc_burst_1.v" 162 -1 0 } } { "jtag_uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/jtag_uart_0.v" 541 -1 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 38553 -1 0 } } { "Medipix_sopc_burst_5.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc_burst_5.v" 162 -1 0 } } { "Medipix_sopc_burst_8.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc_burst_8.v" 162 -1 0 } } { "Medipix_sopc_burst_9.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc_burst_9.v" 162 -1 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 30539 -1 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 204 -1 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 9933 -1 0 } } { "Medipix_sopc_burst_6.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc_burst_6.v" 161 -1 0 } } { "jtag_uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/jtag_uart_0.v" 586 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 284 -1 0 } } { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 12782 -1 0 } } { "alt_ddrx_bank_timer_info.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_bank_timer_info.v" 116 -1 0 } } { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 5506 -1 0 } } { "db/dcfifo_lhk1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_lhk1.tdf" 68 2 0 } } { "db/dcfifo_lhk1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_lhk1.tdf" 72 2 0 } } { "eth_ocm/eth_txethmac.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_txethmac.v" 161 -1 0 } } { "eth_ocm/eth_avalon_txdma.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_txdma.v" 207 -1 0 } } { "db/a_graycounter_q57.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_q57.tdf" 32 2 0 } } { "eth_ocm/eth_avalon_txdma.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_txdma.v" 383 -1 0 } } { "db/shift_taps_9km.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/shift_taps_9km.tdf" 38 2 0 } } { "Modules/m_MedOIp/VHD/auk_udpipmac_ethernet_crc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/auk_udpipmac_ethernet_crc.v" 59 -1 0 } } { "eth_ocm/eth_txstatem.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_txstatem.v" 142 -1 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 5810 -1 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 5410 -1 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 39103 -1 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 38159 -1 0 } } { "db/dcfifo_fnk1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_fnk1.tdf" 70 2 0 } } { "db/dcfifo_fnk1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_fnk1.tdf" 74 2 0 } } { "db/dcfifo_fgk1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_fgk1.tdf" 68 2 0 } } { "db/dcfifo_fgk1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_fgk1.tdf" 72 2 0 } } { "db/a_graycounter_mjc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_mjc.tdf" 32 2 0 } } { "db/dcfifo_73g1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_73g1.tdf" 66 2 0 } } { "db/dcfifo_73g1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_73g1.tdf" 70 2 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 22914 -1 0 } } { "Medipix_sopc_burst_4.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc_burst_4.v" 161 -1 0 } } { "Medipix_sopc_burst_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc_burst_0.v" 161 -1 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 26809 -1 0 } } { "sld_buffer_manager.vhd" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } } { "db/dcfifo_vvf1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_vvf1.tdf" 58 2 0 } } { "db/dcfifo_vvf1.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/dcfifo_vvf1.tdf" 62 2 0 } } { "alt_ddrx_rank_monitor.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/alt_ddrx_rank_monitor.v" 933 -1 0 } } { "eth_ocm/eth_receivecontrol.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_receivecontrol.v" 132 -1 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 34269 -1 0 } } { "db/a_graycounter_q57.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_q57.tdf" 41 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_677.tdf" 32 2 0 } } { "db/a_graycounter_s57.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_s57.tdf" 32 2 0 } } { "db/a_graycounter_mjc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_mjc.tdf" 41 2 0 } } { "db/a_graycounter_r57.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_r57.tdf" 32 2 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 11822 -1 0 } } { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 8393 -1 0 } } { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 8378 -1 0 } } { "eth_ocm/eth_receivecontrol.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_receivecontrol.v" 131 -1 0 } } { "db/a_graycounter_ljc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_ljc.tdf" 37 2 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9295 -1 0 } } { "eth_ocm/eth_avalon_rxdma.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_rxdma.v" 210 -1 0 } } { "db/a_graycounter_677.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_677.tdf" 46 2 0 } } { "db/a_graycounter_s57.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_s57.tdf" 43 2 0 } } { "db/a_graycounter_r57.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_r57.tdf" 42 2 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 9146 -1 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 5837 -1 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 6990 -1 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 5771 -1 0 } } { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 8507 -1 0 } } { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 8343 -1 0 } } { "db/a_graycounter_njc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_njc.tdf" 32 2 0 } } { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 3048 -1 0 } } { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 949 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_2lc.tdf" 32 2 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_pjc.tdf" 32 2 0 } } { "eth_ocm/eth_avalon_rxdma.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_rxdma.v" 358 -1 0 } } { "Medipix_sopc_burst_1.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc_burst_1.v" 369 -1 0 } } { "Medipix_sopc_burst_5.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc_burst_5.v" 369 -1 0 } } { "db/a_graycounter_ojc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_ojc.tdf" 37 2 0 } } { "db/a_graycounter_njc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_njc.tdf" 42 2 0 } } { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 3898 -1 0 } } { "db/a_graycounter_877.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_877.tdf" 32 2 0 } } { "uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/uart_0.v" 85 -1 0 } } { "uart_0.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/uart_0.v" 84 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_2lc.tdf" 46 2 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_pjc.tdf" 43 2 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_1lc.tdf" 37 2 0 } } { "ram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_seq.vhd" 8338 -1 0 } } { "eth_ocm/eth_receivecontrol.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_receivecontrol.v" 123 -1 0 } } { "db/a_graycounter_877.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_877.tdf" 48 2 0 } } { "sys_clk_freq.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/sys_clk_freq.v" 166 -1 0 } } { "sys_clk_freq.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/sys_clk_freq.v" 175 -1 0 } } { "db/a_graycounter_qjc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_qjc.tdf" 37 2 0 } } { "eth_ocm/eth_rxstatem.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_rxstatem.v" 112 -1 0 } } { "db/a_graycounter_c77.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_c77.tdf" 32 2 0 } } { "db/a_graycounter_3lc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_3lc.tdf" 37 2 0 } } { "db/a_graycounter_c77.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_c77.tdf" 57 2 0 } } { "db/a_graycounter_c77.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_c77.tdf" 52 2 0 } } { "db/a_graycounter_7lc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/a_graycounter_7lc.tdf" 38 2 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\|tri_buf1a\[0\] " "Warning: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\|tri_buf1a\[0\]\"" {  } { { "db/ddio_bidir_n5h.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_bidir_n5h.tdf" 51 11 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_ref:auto_generated\|tri_buf1a\[0\] " "Warning: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_ref:auto_generated\|tri_buf1a\[0\]\"" {  } { { "db/ddio_bidir_ref.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_bidir_ref.tdf" 45 11 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "Ddr2_A\[13\] GND " "Warning (13410): Pin \"Ddr2_A\[13\]\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Eth_Rst_N VCC " "Warning (13410): Pin \"Eth_Rst_N\" is stuck at VCC" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Led_N\[0\] GND " "Warning (13410): Pin \"Led_N\[0\]\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Led_N\[1\] GND " "Warning (13410): Pin \"Led_N\[1\]\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Led_N\[2\] GND " "Warning (13410): Pin \"Led_N\[2\]\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1226 1226 " "Info: 1226 registers lost all their fanouts during netlist optimizations. The first 1226 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[0\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[1\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[2\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[3\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[4\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[5\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[6\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[7\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[8\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[9\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[10\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[11\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[12\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[13\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[14\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[15\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[16\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[17\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[18\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[19\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[20\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[21\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[22\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[23\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[24\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[25\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[26\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[27\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[28\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[29\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[30\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[31\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[34\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[33\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[32\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[35\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace\|itm\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[0\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[2\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[0\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[2\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[1\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[3\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[1\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[3\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[2\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[4\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[2\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[4\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[3\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[5\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[3\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[5\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[4\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[6\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[4\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[6\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[5\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[7\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[5\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[7\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[6\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[8\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[6\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[8\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[7\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[9\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[7\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[9\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[8\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[10\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[8\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[10\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[9\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[11\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[9\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[11\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[10\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[12\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[10\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[12\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[11\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[13\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[11\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[13\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[12\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[14\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[12\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[14\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[13\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[15\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[13\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[15\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[14\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[16\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[14\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[16\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[15\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[17\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[15\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[17\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[16\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[18\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[16\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[18\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[17\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[19\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[17\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[19\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[18\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[20\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[18\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[20\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[19\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[21\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[19\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[21\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[20\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[22\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[20\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[22\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[21\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[23\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[21\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[23\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[22\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[24\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[22\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[24\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[23\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[25\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[23\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[25\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[24\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|reg_downstream_nativeaddress\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[26\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_nativeaddress\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[24\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|reg_downstream_nativeaddress\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[26\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|registered_upstream_nativeaddress\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:we_n_struct\|ac_2x_deg_choice " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:we_n_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:ras_n_struct\|ac_2x_deg_choice " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:ras_n_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:gen_odt.odt\[0\].odt_struct\|ac_2x_deg_choice " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:gen_odt.odt\[0\].odt_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:cs_n\[0\].cs_n_struct\|ac_2x_deg_choice " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:cs_n\[0\].cs_n_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:cke\[0\].cke_struct\|ac_2x_deg_choice " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:cke\[0\].cke_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:cas_n_struct\|ac_2x_deg_choice " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:cas_n_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:ba\[2\].ba_struct\|ac_2x_deg_choice " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:ba\[2\].ba_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:ba\[1\].ba_struct\|ac_2x_deg_choice " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:ba\[1\].ba_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|ac_2x_deg_choice " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[12\].addr_struct\|ac_2x_deg_choice " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[12\].addr_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[11\].addr_struct\|ac_2x_deg_choice " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[11\].addr_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[10\].addr_struct\|ac_2x_deg_choice " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[10\].addr_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[9\].addr_struct\|ac_2x_deg_choice " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[9\].addr_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[8\].addr_struct\|ac_2x_deg_choice " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[8\].addr_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[7\].addr_struct\|ac_2x_deg_choice " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[7\].addr_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[6\].addr_struct\|ac_2x_deg_choice " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[6\].addr_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[5\].addr_struct\|ac_2x_deg_choice " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[5\].addr_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[4\].addr_struct\|ac_2x_deg_choice " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[4\].addr_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[3\].addr_struct\|ac_2x_deg_choice " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[3\].addr_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[2\].addr_struct\|ac_2x_deg_choice " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[2\].addr_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[1\].addr_struct\|ac_2x_deg_choice " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[1\].addr_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|ac_2x_deg_choice " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_read_dp:rdp\|dec_read_lat_sync_r " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_read_dp:rdp\|dec_read_lat_sync_r\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|self_rfsh_chip\[0\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|self_rfsh_chip\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_timing_param:timing_param_inst\|more_than_4_rd_to_wr_bc " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_timing_param:timing_param_inst\|more_than_4_rd_to_wr_bc\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_timing_param:timing_param_inst\|less_than_4_rd_to_wr_bc " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_timing_param:timing_param_inst\|less_than_4_rd_to_wr_bc\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe\|seq_rdata_valid_lat_inc_1t " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe\|seq_rdata_valid_lat_inc_1t\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_macstatus:macstatus1\|RxColWindow " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_macstatus:macstatus1\|RxColWindow\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|trc_jtag_addr\[0\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|trc_jtag_addr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|trc_jtag_addr\[16\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|trc_jtag_addr\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|trc_jtag_addr\[15\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|trc_jtag_addr\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|trc_jtag_addr\[14\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|trc_jtag_addr\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|trc_jtag_addr\[13\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|trc_jtag_addr\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|trc_jtag_addr\[12\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|trc_jtag_addr\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|trc_jtag_addr\[11\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|trc_jtag_addr\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|trc_jtag_addr\[10\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|trc_jtag_addr\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|trc_jtag_addr\[9\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|trc_jtag_addr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|trc_jtag_addr\[8\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|trc_jtag_addr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|trc_jtag_addr\[7\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|trc_jtag_addr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|trc_jtag_addr\[6\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|trc_jtag_addr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|trc_jtag_addr\[5\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|trc_jtag_addr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|trc_jtag_addr\[4\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|trc_jtag_addr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|trc_jtag_addr\[3\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|trc_jtag_addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|trc_jtag_addr\[2\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|trc_jtag_addr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|trc_jtag_addr\[1\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im\|trc_jtag_addr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6\|atomic_counter " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6\|atomic_counter\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6\|downstream_write_reg " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6\|downstream_write_reg\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|atomic_counter " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|atomic_counter\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|downstream_write_reg " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4\|downstream_write_reg\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0\|atomic_counter " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0\|atomic_counter\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0\|downstream_write_reg " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0\|downstream_write_reg\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ac_nt_almts_checked " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ac_nt_almts_checked\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|rd_pending\[6\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|rd_pending\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|rd_pending\[7\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|rd_pending\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|rd_pending\[8\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|rd_pending\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|rd_pending\[9\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|rd_pending\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|rd_pending\[10\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|rd_pending\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|rd_pending\[11\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|rd_pending\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|rd_pending\[12\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|rd_pending\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|rd_pending\[13\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|rd_pending\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|dffpipe_dd9:ws_bwp\|dffe6a\[5\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|dffpipe_dd9:ws_bwp\|dffe6a\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|dffpipe_dd9:ws_brp\|dffe6a\[5\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_avalon_dma_fifo:data_fifo\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|dffpipe_dd9:ws_brp\|dffe6a\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|dffpipe_hd9:ws_bwp\|dffe18a\[6\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|dffpipe_hd9:ws_bwp\|dffe18a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|dffpipe_hd9:ws_brp\|dffe18a\[6\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|clock_crossing:the_clock_crossing\|clock_crossing_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_73g1:auto_generated\|dffpipe_hd9:ws_brp\|dffe18a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9\|registered_upstream_address\[5\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9\|registered_upstream_address\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9\|registered_upstream_address\[4\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9\|registered_upstream_address\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8\|registered_upstream_address\[13\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8\|registered_upstream_address\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8\|registered_upstream_address\[12\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8\|registered_upstream_address\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7\|registered_upstream_address\[12\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7\|registered_upstream_address\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7\|registered_upstream_address\[11\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7\|registered_upstream_address\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_address\[27\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5\|registered_upstream_address\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1\|registered_upstream_address\[12\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1\|registered_upstream_address\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1\|registered_upstream_address\[11\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1\|registered_upstream_address\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|dcfifo:dcfifo_component\|dcfifo_2oj1:auto_generated\|dffpipe_re9:rs_bwp\|dffe15a\[12\] " "Info: Register \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|dcfifo:dcfifo_component\|dcfifo_2oj1:auto_generated\|dffpipe_re9:rs_bwp\|dffe15a\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|dcfifo:dcfifo_component\|dcfifo_2oj1:auto_generated\|dffpipe_re9:rs_brp\|dffe15a\[12\] " "Info: Register \"TOP_MEDoIP:u_TOP_MEDoIP\|IpFifoTsOIp:u_IpFifoTsOIp\|dcfifo:dcfifo_component\|dcfifo_2oj1:auto_generated\|dffpipe_re9:rs_brp\|dffe15a\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated\|dffpipe_ve9:rs_bwp\|dffe20a\[16\] " "Info: Register \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated\|dffpipe_ve9:rs_bwp\|dffe20a\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated\|dffpipe_ve9:rs_brp\|dffe20a\[16\] " "Info: Register \"Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated\|dffpipe_ve9:rs_brp\|dffe20a\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[15\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[14\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[13\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[4\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[5\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[6\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[7\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[8\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[9\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[10\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[11\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[12\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[13\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[14\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[15\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[16\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[17\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[18\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[19\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[20\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[21\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[22\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[23\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[24\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[25\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[26\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[27\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[28\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[29\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[30\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[31\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[15\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[14\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|dff_used_la\[0\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|dff_used_la\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|dff_used_la\[1\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|dff_used_la\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|dff_dout_r\[0\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|dff_dout_r\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|dff_dout_r\[1\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|dff_dout_r\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|dff_dout_r\[2\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|dff_dout_r\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|dff_dout_r\[3\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|dff_dout_r\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|dff_dout_r\[4\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|dff_dout_r\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|dff_dout_r\[5\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|dff_dout_r\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|dff_dout_r\[7\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|dff_dout_r\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|dff_dout_r\[6\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|dff_dout_r\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[12\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[11\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[10\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[9\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[8\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[7\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[6\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[5\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[4\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[3\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[2\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[1\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[13\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[12\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[11\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[10\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[9\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[8\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[7\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[6\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[5\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[4\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[3\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[2\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_bank_addr\[2\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_bank_addr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_bank_addr\[1\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_bank_addr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_bank_addr\[0\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_bank_addr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_col_addr\[7\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_col_addr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_col_addr\[8\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_col_addr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_col_addr\[9\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_col_addr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_col_addr\[3\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_col_addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_col_addr\[2\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_col_addr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_col_addr\[4\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_col_addr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_col_addr\[5\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_col_addr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_col_addr\[6\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_col_addr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[12\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[11\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[10\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[9\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[8\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[7\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[6\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[5\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[4\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[3\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[2\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[1\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[0\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_idle " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_idle\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_phy_initialise " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_phy_initialise\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_prog_cal_mr " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_prog_cal_mr\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_write_ihi " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_write_ihi\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_write_btp " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_write_btp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_write_mtp " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_write_mtp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_read_mtp " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_read_mtp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_rrp_reset " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_rrp_reset\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_rrp_sweep " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_rrp_sweep\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_rrp_seek " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_rrp_seek\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_rdv " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_rdv\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_poa " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_poa\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_was " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_was\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_prep_adv_rd_lat " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_prep_adv_rd_lat\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_prep_adv_wr_lat " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_prep_adv_wr_lat\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_prep_customer_mr_setup " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_prep_customer_mr_setup\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_tr_due " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_tr_due\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_idle " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_idle\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_idle " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_idle\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_phy_initialise " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_phy_initialise\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_phy_initialise " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_phy_initialise\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_init_dram " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_init_dram\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_init_dram " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_init_dram\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_prog_cal_mr " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_prog_cal_mr\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_prog_cal_mr " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_prog_cal_mr\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_write_ihi " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_write_ihi\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_write_ihi " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_write_ihi\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_write_btp " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_write_btp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_write_btp " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_write_btp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_write_mtp " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_write_mtp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_write_mtp " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_write_mtp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_read_mtp " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_read_mtp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_read_mtp " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_read_mtp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_rrp_reset " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_rrp_reset\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_rrp_reset " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_rrp_reset\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_rrp_sweep " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_rrp_sweep\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_rrp_sweep " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_rrp_sweep\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_rrp_seek " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_rrp_seek\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_rrp_seek " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_rrp_seek\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_rdv " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_rdv\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_rdv " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_rdv\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_poa " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_poa\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_poa " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_poa\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_was " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_was\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_was " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_was\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_prep_adv_rd_lat " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_prep_adv_rd_lat\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_prep_adv_rd_lat " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_prep_adv_rd_lat\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_prep_adv_wr_lat " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_prep_adv_wr_lat\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_prep_adv_wr_lat " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_prep_adv_wr_lat\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_prep_customer_mr_setup " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_prep_customer_mr_setup\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_prep_customer_mr_setup " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_prep_customer_mr_setup\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_tr_due " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_tr_due\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_tr_due " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_tr_due\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_active_block.idle~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_active_block.idle~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_active_block.admin~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_active_block.admin~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_active_block.dgwb~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_active_block.dgwb~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_active_block.dgrb~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_active_block.dgrb~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_active_block.proc~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_active_block.proc~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_active_block.setup~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_active_block.setup~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_active_block.iram~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_active_block.iram~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_idle~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_idle~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_phy_initialise~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_phy_initialise~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_init_dram~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_init_dram~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_prog_cal_mr~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_prog_cal_mr~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_write_ihi~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_write_ihi~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_write_btp~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_write_btp~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_write_mtp~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_write_mtp~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_read_mtp~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_read_mtp~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_rrp_reset~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_rrp_reset~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_rrp_sweep~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_rrp_sweep~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_rrp_seek~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_rrp_seek~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_rdv~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_rdv~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_poa~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_poa~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_was~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_was~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_prep_adv_rd_lat~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_prep_adv_rd_lat~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_prep_adv_wr_lat~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_prep_adv_wr_lat~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_prep_customer_mr_setup~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_prep_customer_mr_setup~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_tr_due~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_tr_due~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_reset~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_reset~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_reset " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_reset\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_phy_initialise~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_phy_initialise~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_phy_initialise " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_phy_initialise\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_init_dram~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_init_dram~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_init_dram " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_init_dram\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_prog_cal_mr~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_prog_cal_mr~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_prog_cal_mr " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_prog_cal_mr\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_write_ihi~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_write_ihi~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_write_ihi " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_write_ihi\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_cal~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_cal~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_cal " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_cal\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_write_btp~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_write_btp~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_write_btp " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_write_btp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_write_mtp~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_write_mtp~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_write_mtp " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_write_mtp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_read_mtp~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_read_mtp~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_read_mtp " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_read_mtp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_rrp_reset~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_rrp_reset~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_rrp_reset " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_rrp_reset\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_rrp_sweep~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_rrp_sweep~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_rrp_sweep " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_rrp_sweep\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_rrp_seek~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_rrp_seek~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_rrp_seek " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_rrp_seek\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_rdv~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_rdv~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_rdv " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_rdv\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_was~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_was~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_was " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_was\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_adv_rd_lat~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_adv_rd_lat~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_adv_rd_lat " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_adv_rd_lat\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_adv_wr_lat~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_adv_wr_lat~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_adv_wr_lat " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_adv_wr_lat\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_poa~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_poa~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_poa " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_poa\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_tracking_setup~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_tracking_setup~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_tracking_setup " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_tracking_setup\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_prep_customer_mr_setup~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_prep_customer_mr_setup~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_prep_customer_mr_setup " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_prep_customer_mr_setup\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_tracking~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_tracking~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_tracking " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_tracking\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_operational~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_operational~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_operational " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_operational\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_non_operational~reg0 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_non_operational~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_non_operational " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_non_operational\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_read_mtp " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_read_mtp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_rrp_reset " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_rrp_reset\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_rrp_sweep " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_rrp_sweep\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_rrp_seek " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_rrp_seek\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_rdv " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_rdv\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_poa " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_poa\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_prep_adv_rd_lat " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_prep_adv_rd_lat\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_prep_adv_wr_lat " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_prep_adv_wr_lat\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_tr_due " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_tr_due\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_idle " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_idle\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_phy_initialise " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_phy_initialise\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_init_dram " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_init_dram\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prog_cal_mr " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prog_cal_mr\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_ihi " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_ihi\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_read_mtp " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_read_mtp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_reset " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_reset\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_sweep " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_sweep\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_seek " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_seek\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rdv " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rdv\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_poa " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_poa\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_adv_rd_lat " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_adv_rd_lat\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_adv_wr_lat " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_adv_wr_lat\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_customer_mr_setup " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_customer_mr_setup\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_tr_due " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_tr_due\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\|sig_dgwb_last_state.s_wait_admin " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\|sig_dgwb_last_state.s_wait_admin\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\|sig_dgwb_last_state.s_write_btp " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\|sig_dgwb_last_state.s_write_btp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\|sig_dgwb_last_state.s_write_mtp " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgwb:dgwb\|sig_dgwb_last_state.s_write_mtp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\ac_block:sig_addr_cmd_last_state.s_ac_idle " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\ac_block:sig_addr_cmd_last_state.s_ac_idle\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:sig_trk_last_state.s_trk_init " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:sig_trk_last_state.s_trk_init\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:sig_trk_last_state.s_trk_idle " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:sig_trk_last_state.s_trk_idle\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:sig_trk_last_state.s_trk_next_phase " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:sig_trk_last_state.s_trk_next_phase\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:sig_trk_last_state.s_trk_cdvw_wait " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:sig_trk_last_state.s_trk_cdvw_wait\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:sig_trk_last_state.s_trk_complete " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:sig_trk_last_state.s_trk_complete\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\rsc_block:sig_rsc_last_state.s_rsc_next_phase " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\rsc_block:sig_rsc_last_state.s_rsc_next_phase\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\rsc_block:sig_rsc_last_state.s_rsc_test_phase " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\rsc_block:sig_rsc_last_state.s_rsc_test_phase\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\rsc_block:sig_rsc_last_state.s_rsc_wait_for_idle_dimm " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\rsc_block:sig_rsc_last_state.s_rsc_wait_for_idle_dimm\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\rsc_block:sig_rsc_last_state.s_rsc_reset_cdvw " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\rsc_block:sig_rsc_last_state.s_rsc_reset_cdvw\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\rsc_block:sig_rsc_last_state.s_rsc_rewind_phase " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\rsc_block:sig_rsc_last_state.s_rsc_rewind_phase\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\rsc_block:sig_rsc_last_state.s_rsc_cdvw_wait " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\rsc_block:sig_rsc_last_state.s_rsc_cdvw_wait\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\rsc_block:sig_rsc_last_state.s_rsc_wait_iram " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\rsc_block:sig_rsc_last_state.s_rsc_wait_iram\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|sig_rsc_req.s_rsc_idle " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|sig_rsc_req.s_rsc_idle\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|sig_rsc_req.s_rsc_next_phase " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|sig_rsc_req.s_rsc_next_phase\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|sig_rsc_req.s_rsc_wait_for_idle_dimm " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|sig_rsc_req.s_rsc_wait_for_idle_dimm\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|sig_rsc_req.s_rsc_flush_datapath " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|sig_rsc_req.s_rsc_flush_datapath\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|sig_rsc_req.s_rsc_test_dq " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|sig_rsc_req.s_rsc_test_dq\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|sig_rsc_req.s_rsc_rewind_phase " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|sig_rsc_req.s_rsc_rewind_phase\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|sig_rsc_req.s_rsc_cdvw_wait " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|sig_rsc_req.s_rsc_cdvw_wait\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|sig_rsc_req.s_rsc_wait_iram " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|sig_rsc_req.s_rsc_wait_iram\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|sig_dgrb_last_state.s_wait_admin " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|sig_dgrb_last_state.s_wait_admin\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|sig_dgrb_last_state.s_reset_cdvw " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|sig_dgrb_last_state.s_reset_cdvw\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|sig_dgrb_last_state.s_test_phases " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|sig_dgrb_last_state.s_test_phases\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|sig_dgrb_last_state.s_read_mtp " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|sig_dgrb_last_state.s_read_mtp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|sig_dgrb_last_state.s_seek_cdvw " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|sig_dgrb_last_state.s_seek_cdvw\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|sig_dgrb_last_state.s_rdata_valid_align " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|sig_dgrb_last_state.s_rdata_valid_align\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|sig_dgrb_last_state.s_adv_rd_lat " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|sig_dgrb_last_state.s_adv_rd_lat\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|sig_dgrb_last_state.s_poa_cal " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|sig_dgrb_last_state.s_poa_cal\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_idle " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_idle\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_phy_initialise " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_phy_initialise\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_write_ihi " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_write_ihi\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_write_btp " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_write_btp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_write_mtp " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_write_mtp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_read_mtp " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_read_mtp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_rrp_reset " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_rrp_reset\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_rrp_sweep " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_rrp_sweep\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_rrp_seek " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_rrp_seek\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_rdv " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_rdv\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_poa " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_poa\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_was " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_was\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_prep_adv_rd_lat " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_prep_adv_rd_lat\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_prep_adv_wr_lat " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_prep_adv_wr_lat\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_tr_due " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_tr_due\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|sig_rsc_req.s_rsc_seek_cdvw " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|sig_rsc_req.s_rsc_seek_cdvw\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_phy_initialise " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_phy_initialise\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|ctrl_dgrb_r.command.cmd_phy_initialise " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|ctrl_dgrb_r.command.cmd_phy_initialise\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TOP_MEDoIP:u_TOP_MEDoIP\|PhyInterface:u_PhyInterface\|StateTx.S_TESTE " "Info: Register \"TOP_MEDoIP:u_TOP_MEDoIP\|PhyInterface:u_PhyInterface\|StateTx.S_TESTE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_mimic:mmc\|mimic_state~9 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_mimic:mmc\|mimic_state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_mimic:mmc\|mimic_state~10 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_mimic:mmc\|mimic_state~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|offset_code~8 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|offset_code~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|offset_code~9 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|offset_code~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~13 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~14 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~15 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~16 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~17 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~17\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~18 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~18\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~20 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~20\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~21 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~21\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~22 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~22\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~23 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~23\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~24 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~24\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~25 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~25\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~26 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~26\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~27 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~27\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~28 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~28\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~29 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~29\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~30 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~30\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~31 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~31\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~32 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~32\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~33 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~33\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~34 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~34\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~35 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~35\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~36 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~36\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~37 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~37\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~38 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~38\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~39 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~39\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~40 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~40\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~41 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~41\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~42 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~42\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~43 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~43\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~44 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~44\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~9 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~10 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~11 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~12 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~13 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~14 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~15 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~16 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~18 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~18\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~19 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~19\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~20 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~20\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~21 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~21\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~22 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~22\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~23 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~23\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~24 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~24\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~25 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~25\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~26 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~26\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~27 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~27\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~28 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~28\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~29 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~29\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~30 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~30\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~31 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~31\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~32 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~32\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~33 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~33\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~34 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~34\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~35 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~35\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~36 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~36\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~37 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~37\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~38 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~38\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck\|DRsize~3 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck\|DRsize~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck\|DRsize~4 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck\|DRsize~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck\|DRsize~5 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck\|DRsize~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_active_block.idle " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_active_block.idle\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_active_block.admin " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_active_block.admin\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_active_block.dgwb " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_active_block.dgwb\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_active_block.dgrb " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_active_block.dgrb\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_active_block.proc " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_active_block.proc\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_active_block.setup " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_active_block.setup\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_active_block.iram " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_active_block.iram\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_idle " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_idle\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_phy_initialise " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_phy_initialise\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_init_dram " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_init_dram\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_prog_cal_mr " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_prog_cal_mr\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_write_ihi " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_write_ihi\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_write_btp " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_write_btp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_write_mtp " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_write_mtp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_read_mtp " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_read_mtp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_rrp_reset " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_rrp_reset\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_rrp_sweep " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_rrp_sweep\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_rrp_seek " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_rrp_seek\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_rdv " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_rdv\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_poa " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_poa\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_was " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_was\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_prep_adv_rd_lat " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_prep_adv_rd_lat\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_prep_adv_wr_lat " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_prep_adv_wr_lat\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_prep_customer_mr_setup " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_prep_customer_mr_setup\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_tr_due " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_tr_due\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\cdvw_block:cdvw_proc:v_cdvw_state.status.calculating " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\cdvw_block:cdvw_proc:v_cdvw_state.status.calculating\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\cdvw_block:cdvw_proc:v_cdvw_state.status.valid_result " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\cdvw_block:cdvw_proc:v_cdvw_state.status.valid_result\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\cdvw_block:cdvw_proc:v_cdvw_state.status.no_invalid_phases " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\cdvw_block:cdvw_proc:v_cdvw_state.status.no_invalid_phases\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\cdvw_block:cdvw_proc:v_cdvw_state.status.multiple_equal_windows " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\cdvw_block:cdvw_proc:v_cdvw_state.status.multiple_equal_windows\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\cdvw_block:cdvw_proc:v_cdvw_state.status.no_valid_phases " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\cdvw_block:cdvw_proc:v_cdvw_state.status.no_valid_phases\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|offset_code.00 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|offset_code.00\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|offset_code.01 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|offset_code.01\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state.WR " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state.WR\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck\|DRsize.101 " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck\|DRsize.101\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9\|write_address_offset\[2\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9\|write_address_offset\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9\|read_address_offset\[2\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9\|read_address_offset\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[30\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[29\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[28\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[27\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[26\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[25\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[24\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[23\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[22\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[21\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[20\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[19\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[18\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[17\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[16\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[15\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[14\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[13\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[12\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[11\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[10\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[9\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[8\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|ikrum\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[30\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[29\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[28\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[27\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[26\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[25\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[24\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[23\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[22\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[21\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[20\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[19\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[18\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[17\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[16\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[15\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[14\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[13\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[12\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[11\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[10\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[9\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refA\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[30\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[29\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[28\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[27\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[26\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[25\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[24\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[23\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[22\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[21\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[20\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[19\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[18\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[17\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[16\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[15\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[14\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[13\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[12\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[11\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[10\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[9\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold2\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[30\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[29\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[28\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[27\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[26\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[25\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[24\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[23\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[22\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[21\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[20\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[19\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[18\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[17\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[16\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[15\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[14\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[13\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[12\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[11\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[10\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[9\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[8\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|delay\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[30\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[29\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[28\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[27\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[26\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[25\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[24\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[23\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[22\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[21\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[20\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[19\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[18\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[17\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[16\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[15\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[14\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[13\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[12\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[11\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[10\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[9\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold5\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[30\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[29\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[28\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[27\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[26\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[25\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[24\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[23\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[22\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[21\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[20\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[19\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[18\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[17\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[16\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[15\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[14\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[13\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[12\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[11\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[10\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[9\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[8\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|gnd\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[30\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[29\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[28\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[27\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[26\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[25\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[24\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[23\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[22\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[21\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[20\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[19\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[18\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[17\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[16\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[15\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[14\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[13\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[12\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[11\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[10\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[9\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[8\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper_test\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[30\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[29\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[28\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[27\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[26\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[25\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[24\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[23\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[22\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[21\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[20\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[19\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[18\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[17\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[16\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[15\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[14\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[13\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[12\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[11\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[10\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[9\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold7\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[30\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[29\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[28\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[27\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[26\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[25\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[24\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[23\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[22\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[21\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[20\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[19\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[18\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[17\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[16\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[15\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[14\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[13\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[12\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[11\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[10\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[9\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[8\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|fbk\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[30\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[29\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[28\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[27\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[26\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[25\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[24\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[23\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[22\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[21\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[20\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[19\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[18\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[17\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[16\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[15\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[14\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[13\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[12\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[11\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[10\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[9\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold0\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[30\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[29\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[28\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[27\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[26\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[25\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[24\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[23\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[22\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[21\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[20\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[19\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[18\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[17\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[16\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[15\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[14\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[13\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[12\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[11\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[10\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[9\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[8\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_test\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[30\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[29\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[28\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[27\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[26\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[25\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[24\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[23\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[22\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[21\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[20\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[19\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[18\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[17\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[16\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[15\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[14\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[13\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[12\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[11\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[10\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[9\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold4\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[30\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[29\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[28\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[27\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[26\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[25\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[24\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[23\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[22\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[21\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[20\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[19\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[18\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[17\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[16\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[15\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[14\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[13\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[12\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[11\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[10\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[9\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[8\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_Out\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[30\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[29\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[28\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[27\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[26\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[25\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[24\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[23\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[22\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[21\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[20\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[19\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[18\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[17\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[16\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[15\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[14\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[13\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[12\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[11\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[10\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[9\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[8\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|disc\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[30\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[29\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[28\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[27\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[26\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[25\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[24\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[23\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[22\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[21\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[20\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[19\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[18\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[17\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[16\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[15\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[14\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[13\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[12\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[11\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[10\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[9\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[8\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|preamp\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[30\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[29\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[28\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[27\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[26\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[25\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[24\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[23\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[22\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[21\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[20\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[19\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[18\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[17\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[16\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[15\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[14\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[13\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[12\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[11\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[10\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[9\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[8\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|cas\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[30\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[29\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[28\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[27\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[26\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[25\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[24\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[23\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[22\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[21\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[20\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[19\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[18\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[17\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[16\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[15\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[14\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[13\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[12\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[11\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[10\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[9\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold1\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[30\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[29\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[28\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[27\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[26\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[25\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[24\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[23\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[22\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[21\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[20\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[19\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[18\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[17\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[16\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[15\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[14\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[13\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[12\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[11\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[10\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[9\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[8\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discH\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[30\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[29\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[28\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[27\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[26\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[25\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[24\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[23\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[22\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[21\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[20\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[19\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[18\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[17\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[16\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[15\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[14\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[13\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[12\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[11\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[10\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[9\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[8\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|rpz\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[30\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[29\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[28\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[27\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[26\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[25\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[24\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[23\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[22\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[21\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[20\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[19\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[18\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[17\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[16\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[15\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[14\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[13\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[12\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[11\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[10\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[9\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[8\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|discLS\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[30\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[29\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[28\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[27\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[26\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[25\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[24\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[23\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[22\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[21\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[20\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[19\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[18\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[17\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[16\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[15\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[14\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[13\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[12\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[11\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[10\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[9\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold6\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[30\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[29\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[28\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[27\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[26\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[25\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[24\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[23\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[22\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[21\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[20\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[19\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[18\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[17\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[16\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[15\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[14\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[13\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[12\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[11\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[10\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[9\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[8\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_ref\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[30\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[29\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[28\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[27\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[26\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[25\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[24\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[23\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[22\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[21\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[20\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[19\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[18\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[17\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[16\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[15\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[14\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[13\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[12\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[11\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[10\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[9\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[8\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|dac_discL\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[30\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[29\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[28\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[27\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[26\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[25\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[24\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[23\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[22\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[21\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[20\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[19\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[18\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[17\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[16\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[15\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[14\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[13\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[12\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[11\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[10\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[9\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|threshold3\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[30\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[29\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[28\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[27\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[26\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[25\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[24\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[23\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[22\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[21\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[20\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[19\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[18\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[17\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[16\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[15\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[14\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[13\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[12\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[11\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[10\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[9\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[8\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_buffer_In\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[30\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[29\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[28\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[27\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[26\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[25\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[24\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[23\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[22\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[21\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[20\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[19\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[18\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[17\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[16\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[15\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[14\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[13\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[12\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[11\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[10\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[9\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|tp_refB\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[30\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[29\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[28\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[27\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[26\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[25\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[24\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[23\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[22\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[21\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[20\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[19\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[18\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[17\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[16\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[15\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[14\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[13\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[12\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[11\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[10\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[9\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[8\] " "Info: Register \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\|shaper\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_maccontrol:maccontrol1\|eth_transmitcontrol:transmitcontrol1\|DlyCrcCnt\[3\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_maccontrol:maccontrol1\|eth_transmitcontrol:transmitcontrol1\|DlyCrcCnt\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|ptr\[27\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|ptr\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|ptr\[28\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|ptr\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|ptr\[29\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|ptr\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|ptr\[30\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|ptr\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|ptr\[31\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|ptr\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|ptr\[27\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|ptr\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|ptr\[28\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|ptr\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|ptr\[29\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|ptr\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|ptr\[30\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|ptr\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|ptr\[31\] " "Info: Register \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|ptr\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2\|combout " "Info (17048): Logic cell \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2\|combout\"" {  } { { "db/altpll_dyn_phase_le_4ho.tdf" "le_comb6" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_dyn_phase_le_4ho.tdf" 36 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4\|combout " "Info (17048): Logic cell \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4\|combout\"" {  } { { "db/altpll_dyn_phase_le_5ho.tdf" "le_comb7" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_dyn_phase_le_5ho.tdf" 36 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5\|combout " "Info (17048): Logic cell \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5\|combout\"" {  } { { "db/altpll_dyn_phase_le_6ho.tdf" "le_comb8" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_dyn_phase_le_6ho.tdf" 36 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|remap_decoy_le3a\[0\] " "Info (17048): Logic cell \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|remap_decoy_le3a\[0\]\"" {  } { { "db/altpll_86k3.tdf" "remap_decoy_le3a\[0\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_86k3.tdf" 52 18 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|remap_decoy_le3a\[1\] " "Info (17048): Logic cell \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|remap_decoy_le3a\[1\]\"" {  } { { "db/altpll_86k3.tdf" "remap_decoy_le3a\[1\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_86k3.tdf" 52 18 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|remap_decoy_le3a\[2\] " "Info (17048): Logic cell \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|remap_decoy_le3a\[2\]\"" {  } { { "db/altpll_86k3.tdf" "remap_decoy_le3a\[2\]" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_86k3.tdf" 52 18 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Warning: Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clk125 " "Warning (15610): No output dependent on input pin \"Clk125\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 29 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_Dout " "Warning (15610): No output dependent on input pin \"ADC_Dout\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 85 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in_Mdpx\[1\] " "Warning (15610): No output dependent on input pin \"Data_in_Mdpx\[1\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 113 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in_Mdpx\[2\] " "Warning (15610): No output dependent on input pin \"Data_in_Mdpx\[2\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 113 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in_Mdpx\[3\] " "Warning (15610): No output dependent on input pin \"Data_in_Mdpx\[3\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 113 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in_Mdpx\[4\] " "Warning (15610): No output dependent on input pin \"Data_in_Mdpx\[4\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 113 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in_Mdpx\[5\] " "Warning (15610): No output dependent on input pin \"Data_in_Mdpx\[5\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 113 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in_Mdpx\[6\] " "Warning (15610): No output dependent on input pin \"Data_in_Mdpx\[6\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 113 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in_Mdpx\[7\] " "Warning (15610): No output dependent on input pin \"Data_in_Mdpx\[7\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 113 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23618 " "Info: Implemented 23618 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info: Implemented 23 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Info: Implemented 52 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "23 " "Info: Implemented 23 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "22673 " "Info: Implemented 22673 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "794 " "Info: Implemented 794 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Info: Implemented 2 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Info: Implemented 4 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|pll1 CLK\[4\] clk4_multiply_by clk4_divide_by " "Warning: PLL \"cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|pll1\" has parameters clk4_multiply_by and clk4_divide_by specified but port CLK\[4\] is not connected" {  } { { "db/cpu_pll_altpll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cpu_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } } { "Modules/m_Cpu_PLL/cpu_pll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Cpu_PLL/cpu_pll.v" 115 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 183 0 0 } }  } 0 0 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_prj.map.smsg " "Info: Generated suppressed messages file D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_prj.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 324 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 324 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "921 " "Info: Peak virtual memory: 921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 10:11:47 2014 " "Info: Processing ended: Mon Jun 30 10:11:47 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:03:13 " "Info: Elapsed time: 00:03:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:13 " "Info: Total CPU time (on all processors): 00:03:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 10:11:48 2014 " "Info: Processing started: Mon Jun 30 10:11:48 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Medipix_prj -c Medipix_prj " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Medipix_prj -c Medipix_prj" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Info: Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 0 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "8 4 " "Warning: Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 0 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Medipix_prj EP4CE75F23C8 " "Info: Selected device EP4CE75F23C8 for design \"Medipix_prj\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Info: Implemented PLL \"cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 5 1 0 0 " "Info: Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/cpu_pll_altpll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cpu_pll_altpll.v" 46 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/cpu_pll_altpll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cpu_pll_altpll.v" 46 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 2 5 0 0 " "Info: Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/cpu_pll_altpll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cpu_pll_altpll.v" 46 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 4 5 0 0 " "Info: Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/cpu_pll_altpll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cpu_pll_altpll.v" 46 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/cpu_pll_altpll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cpu_pll_altpll.v" 80 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|pll1 Cyclone IV E PLL " "Warning: Implemented PLL \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[2\] -105.0 degrees -103.5 degrees " "Warning: Can't achieve requested value -105.0 degrees for clock output Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[2\] of parameter phase shift -- achieved value of -103.5 degrees" {  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_86k3.tdf" 38 2 0 } }  } 0 0 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[0\] 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[0\] port" {  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_86k3.tdf" 38 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[1\] 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[1\] port" {  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_86k3.tdf" 38 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[2\] 1 1 -104 -2300 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of -104 degrees (-2300 ps) for Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[2\] port" {  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_86k3.tdf" 38 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[3\] 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[3\] port" {  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_86k3.tdf" 38 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[4\] 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[4\] port" {  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_86k3.tdf" 38 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_86k3.tdf" 53 2 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_WARNING_DANGEROUS_HOLD_TIMING_SCENARIO" "" "Warning: Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" {  } {  } 0 0 "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Info: Device EP4CE15F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Info: Device EP4CE40F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Info: Device EP4CE30F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Info: Device EP4CE55F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Info: Device EP4CE115F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "Info: DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 0 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "18 " "Warning: Following 18 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Reset_out_Mdpx Reset_out_Mdpx(n) " "Warning: Pin \"Reset_out_Mdpx\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Reset_out_Mdpx(n)\"" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Reset_out_Mdpx } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Reset_out_Mdpx" } { 0 "Reset_out_Mdpx(n)" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 96 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_out_Mdpx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82096 4858 5830 0} { 0 { 0 ""} 0 107428 4858 5830 0}  }  } } { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Reset_out_Mdpx(n) } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_out_Mdpx(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Clk_out_Mdpx Clk_out_Mdpx(n) " "Warning: Pin \"Clk_out_Mdpx\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Clk_out_Mdpx(n)\"" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Clk_out_Mdpx } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk_out_Mdpx" } { 0 "Clk_out_Mdpx(n)" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 97 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk_out_Mdpx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82097 4858 5830 0} { 0 { 0 ""} 0 107412 4858 5830 0}  }  } } { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Clk_out_Mdpx(n) } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk_out_Mdpx(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Data_out_Mdpx Data_out_Mdpx(n) " "Warning: Pin \"Data_out_Mdpx\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Data_out_Mdpx(n)\"" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Data_out_Mdpx } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_out_Mdpx" } { 0 "Data_out_Mdpx(n)" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 98 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_out_Mdpx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82098 4858 5830 0} { 0 { 0 ""} 0 107423 4858 5830 0}  }  } } { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Data_out_Mdpx(n) } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_out_Mdpx(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "En_out_Mdpx En_out_Mdpx(n) " "Warning: Pin \"En_out_Mdpx\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"En_out_Mdpx(n)\"" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { En_out_Mdpx } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "En_out_Mdpx" } { 0 "En_out_Mdpx(n)" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 99 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { En_out_Mdpx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82099 4858 5830 0} { 0 { 0 ""} 0 107425 4858 5830 0}  }  } } { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { En_out_Mdpx(n) } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { En_out_Mdpx(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Shutter_out_Mdpx Shutter_out_Mdpx(n) " "Warning: Pin \"Shutter_out_Mdpx\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Shutter_out_Mdpx(n)\"" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Shutter_out_Mdpx } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Shutter_out_Mdpx" } { 0 "Shutter_out_Mdpx(n)" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 100 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shutter_out_Mdpx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82100 4858 5830 0} { 0 { 0 ""} 0 107429 4858 5830 0}  }  } } { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Shutter_out_Mdpx(n) } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shutter_out_Mdpx(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Cont_sel_out_Mdpx Cont_sel_out_Mdpx(n) " "Warning: Pin \"Cont_sel_out_Mdpx\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Cont_sel_out_Mdpx(n)\"" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Cont_sel_out_Mdpx } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Cont_sel_out_Mdpx" } { 0 "Cont_sel_out_Mdpx(n)" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 101 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Cont_sel_out_Mdpx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82101 4858 5830 0} { 0 { 0 ""} 0 107413 4858 5830 0}  }  } } { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Cont_sel_out_Mdpx(n) } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Cont_sel_out_Mdpx(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "MtxClr_out_Mdpx MtxClr_out_Mdpx(n) " "Warning: Pin \"MtxClr_out_Mdpx\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"MtxClr_out_Mdpx(n)\"" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { MtxClr_out_Mdpx } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MtxClr_out_Mdpx" } { 0 "MtxClr_out_Mdpx(n)" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 102 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MtxClr_out_Mdpx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82102 4858 5830 0} { 0 { 0 ""} 0 107427 4858 5830 0}  }  } } { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { MtxClr_out_Mdpx(n) } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MtxClr_out_Mdpx(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "TPSWT_out_Mdpx TPSWT_out_Mdpx(n) " "Warning: Pin \"TPSWT_out_Mdpx\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"TPSWT_out_Mdpx(n)\"" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { TPSWT_out_Mdpx } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TPSWT_out_Mdpx" } { 0 "TPSWT_out_Mdpx(n)" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 103 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TPSWT_out_Mdpx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82103 4858 5830 0} { 0 { 0 ""} 0 107430 4858 5830 0}  }  } } { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { TPSWT_out_Mdpx(n) } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TPSWT_out_Mdpx(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Data_in_Mdpx\[1\] Data_in_Mdpx\[1\](n) " "Warning: Pin \"Data_in_Mdpx\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Data_in_Mdpx\[1\](n)\"" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Data_in_Mdpx[1] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[1\]" } { 0 "Data_in_Mdpx\[1\](n)" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 113 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in_Mdpx[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82033 4858 5830 0} { 0 { 0 ""} 0 107416 4858 5830 0}  }  } } { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Data_in_Mdpx[1](n) } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in_Mdpx[1](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Data_in_Mdpx\[2\] Data_in_Mdpx\[2\](n) " "Warning: Pin \"Data_in_Mdpx\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Data_in_Mdpx\[2\](n)\"" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Data_in_Mdpx[2] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[2\]" } { 0 "Data_in_Mdpx\[2\](n)" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 113 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in_Mdpx[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82034 4858 5830 0} { 0 { 0 ""} 0 107417 4858 5830 0}  }  } } { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Data_in_Mdpx[2](n) } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in_Mdpx[2](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Data_in_Mdpx\[3\] Data_in_Mdpx\[3\](n) " "Warning: Pin \"Data_in_Mdpx\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Data_in_Mdpx\[3\](n)\"" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Data_in_Mdpx[3] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[3\]" } { 0 "Data_in_Mdpx\[3\](n)" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 113 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in_Mdpx[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82035 4858 5830 0} { 0 { 0 ""} 0 107418 4858 5830 0}  }  } } { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Data_in_Mdpx[3](n) } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in_Mdpx[3](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Data_in_Mdpx\[4\] Data_in_Mdpx\[4\](n) " "Warning: Pin \"Data_in_Mdpx\[4\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Data_in_Mdpx\[4\](n)\"" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Data_in_Mdpx[4] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[4\]" } { 0 "Data_in_Mdpx\[4\](n)" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 113 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in_Mdpx[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82036 4858 5830 0} { 0 { 0 ""} 0 107419 4858 5830 0}  }  } } { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Data_in_Mdpx[4](n) } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in_Mdpx[4](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Data_in_Mdpx\[5\] Data_in_Mdpx\[5\](n) " "Warning: Pin \"Data_in_Mdpx\[5\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Data_in_Mdpx\[5\](n)\"" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Data_in_Mdpx[5] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[5\]" } { 0 "Data_in_Mdpx\[5\](n)" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 113 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in_Mdpx[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82037 4858 5830 0} { 0 { 0 ""} 0 107420 4858 5830 0}  }  } } { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Data_in_Mdpx[5](n) } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in_Mdpx[5](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Data_in_Mdpx\[6\] Data_in_Mdpx\[6\](n) " "Warning: Pin \"Data_in_Mdpx\[6\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Data_in_Mdpx\[6\](n)\"" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Data_in_Mdpx[6] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[6\]" } { 0 "Data_in_Mdpx\[6\](n)" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 113 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in_Mdpx[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82038 4858 5830 0} { 0 { 0 ""} 0 107421 4858 5830 0}  }  } } { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Data_in_Mdpx[6](n) } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in_Mdpx[6](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Data_in_Mdpx\[7\] Data_in_Mdpx\[7\](n) " "Warning: Pin \"Data_in_Mdpx\[7\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Data_in_Mdpx\[7\](n)\"" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Data_in_Mdpx[7] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[7\]" } { 0 "Data_in_Mdpx\[7\](n)" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 113 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in_Mdpx[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82039 4858 5830 0} { 0 { 0 ""} 0 107422 4858 5830 0}  }  } } { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Data_in_Mdpx[7](n) } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in_Mdpx[7](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Clk_in_Mdpx Clk_in_Mdpx(n) " "Warning: Pin \"Clk_in_Mdpx\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Clk_in_Mdpx(n)\"" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Clk_in_Mdpx } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk_in_Mdpx" } { 0 "Clk_in_Mdpx(n)" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 109 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk_in_Mdpx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82104 4858 5830 0} { 0 { 0 ""} 0 107411 4858 5830 0}  }  } } { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Clk_in_Mdpx(n) } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk_in_Mdpx(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "En_in_Mdpx En_in_Mdpx(n) " "Warning: Pin \"En_in_Mdpx\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"En_in_Mdpx(n)\"" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { En_in_Mdpx } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "En_in_Mdpx" } { 0 "En_in_Mdpx(n)" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 110 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { En_in_Mdpx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82105 4858 5830 0} { 0 { 0 ""} 0 107424 4858 5830 0}  }  } } { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { En_in_Mdpx(n) } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { En_in_Mdpx(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Data_in_Mdpx\[0\] Data_in_Mdpx\[0\](n) " "Warning: Pin \"Data_in_Mdpx\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Data_in_Mdpx\[0\](n)\"" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Data_in_Mdpx[0] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[0\]" } { 0 "Data_in_Mdpx\[0\](n)" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 113 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in_Mdpx[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82032 4858 5830 0} { 0 { 0 ""} 0 107415 4858 5830 0}  }  } } { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Data_in_Mdpx[0](n) } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in_Mdpx[0](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 94 " "Critical Warning: No exact pin location assignment(s) for 1 pins of 94 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC_Sclk " "Info: Pin DAC_Sclk not assigned to an exact location on the device" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { DAC_Sclk } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 88 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC_Sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82093 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Info: Implemented PLL \"cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 5 1 0 0 " "Info: Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/cpu_pll_altpll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cpu_pll_altpll.v" 46 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/cpu_pll_altpll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cpu_pll_altpll.v" 46 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 2 5 0 0 " "Info: Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/cpu_pll_altpll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cpu_pll_altpll.v" 46 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 4 5 0 0 " "Info: Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/cpu_pll_altpll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cpu_pll_altpll.v" 46 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/cpu_pll_altpll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cpu_pll_altpll.v" 80 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|pll1 Cyclone IV E PLL " "Warning: Implemented PLL \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[2\] -105.0 degrees -103.5 degrees " "Warning: Can't achieve requested value -105.0 degrees for clock output Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[2\] of parameter phase shift -- achieved value of -103.5 degrees" {  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_86k3.tdf" 38 2 0 } }  } 0 0 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[0\] 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[0\] port" {  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_86k3.tdf" 38 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[1\] 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[1\] port" {  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_86k3.tdf" 38 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[2\] 1 1 -104 -2300 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of -104 degrees (-2300 ps) for Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[2\] port" {  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_86k3.tdf" 38 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[3\] 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[3\] port" {  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_86k3.tdf" 38 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[4\] 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[4\] port" {  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_86k3.tdf" 38 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_86k3.tdf" 53 2 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Info: Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\]  " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info: Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info: set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_2oj1 " "Info: Entity dcfifo_2oj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe19\|dffe20a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe19\|dffe20a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe16\|dffe17a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe16\|dffe17a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_2tj1 " "Info: Entity dcfifo_2tj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe24\|dffe25a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe24\|dffe25a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe21\|dffe22a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe21\|dffe22a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_73g1 " "Info: Entity dcfifo_73g1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe15\|dffe16a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe15\|dffe16a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_fgk1 " "Info: Entity dcfifo_fgk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ld9:dffpipe19\|dffe20a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ld9:dffpipe19\|dffe20a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_kd9:dffpipe16\|dffe17a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_kd9:dffpipe16\|dffe17a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_fnk1 " "Info: Entity dcfifo_fnk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe19\|dffe20a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe19\|dffe20a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_lhk1 " "Info: Entity dcfifo_lhk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_nd9:dffpipe10\|dffe11a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_nd9:dffpipe10\|dffe11a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_md9:dffpipe7\|dffe8a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_md9:dffpipe7\|dffe8a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_vvf1 " "Info: Entity dcfifo_vvf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe18\|dffe19a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe18\|dffe19a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe15\|dffe16a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe15\|dffe16a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "ram_phy_ddr_timing.sdc " "Info: Reading SDC File: 'ram_phy_ddr_timing.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Critical Warning" "0" "" "Critical Warning: PLL clock u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] driven through clock routing.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated clock pin on the same side." {  } {  } 1 0 "PLL clock u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] driven through clock routing.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated clock pin on the same side." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "Info: create_generated_clock -source \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -103.50 -duty_cycle 50.00 -name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "Info: create_generated_clock -source \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -103.50 -duty_cycle 50.00 -name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "Info: create_generated_clock -source \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "Info: create_generated_clock -source \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 5 -duty_cycle 50.00 -name \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 5 -duty_cycle 50.00 -name \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "Info: create_generated_clock -source \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "Info: create_generated_clock -source \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "Info: create_generated_clock -source \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 0 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Critical Warning" "0" "" "Critical Warning: PLL clock u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] driven through clock routing.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated clock pin on the same side." {  } {  } 1 0 "PLL clock u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] driven through clock routing.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated clock pin on the same side." 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "ram_example_top.sdc " "Info: Reading SDC File: 'ram_example_top.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ram_example_top.sdc 1 pnf port " "Warning: Ignored filter at ram_example_top.sdc(1): pnf could not be matched with a port" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_example_top.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_example_top.sdc" 1 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ram_example_top.sdc 1 Argument <to> is an empty collection " "Warning: Ignored set_false_path at ram_example_top.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf\"\] " "Info: set_false_path -from * -to \[get_ports \"pnf\"\]" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_example_top.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_example_top.sdc" 1 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_example_top.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_example_top.sdc" 1 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ram_example_top.sdc 2 test_complete port " "Warning: Ignored filter at ram_example_top.sdc(2): test_complete could not be matched with a port" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_example_top.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_example_top.sdc" 2 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ram_example_top.sdc 2 Argument <to> is an empty collection " "Warning: Ignored set_false_path at ram_example_top.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"test_complete\"\] " "Info: set_false_path -from * -to \[get_ports \"test_complete\"\]" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_example_top.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_example_top.sdc" 2 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_example_top.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_example_top.sdc" 2 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ram_example_top.sdc 3 pnf_per_byte\[*\] port " "Warning: Ignored filter at ram_example_top.sdc(3): pnf_per_byte\[*\] could not be matched with a port" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_example_top.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_example_top.sdc" 3 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ram_example_top.sdc 3 Argument <to> is an empty collection " "Warning: Ignored set_false_path at ram_example_top.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\] " "Info: set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\]" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_example_top.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_example_top.sdc" 3 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_example_top.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_example_top.sdc" 3 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "medipix.sdc " "Info: Reading SDC File: 'medipix.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "Clk25 " "Warning: Overwriting existing clock: Clk25" {  } {  } 0 0 "Overwriting existing clock: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_DERIVE_PLL_CLOCKS_WAS_CALLED_AGAIN" "" "Warning: derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." {  } {  } 0 0 "derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 0 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "altera_avalon_half_rate_bridge_constraints.sdc " "Info: Reading SDC File: 'altera_avalon_half_rate_bridge_constraints.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 36 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_read register " "Warning: Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(36): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_read could not be matched with a register" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 36 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 36 Argument <to> is an empty collection " "Warning: Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_read\]                -setup  -end 2 " "Info: set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_read\]                -setup  -end 2" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 36 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 36 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 37 Argument <to> is an empty collection " "Warning: Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(37): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_read\]                -hold   -end 1 " "Info: set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_read\]                -hold   -end 1" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 37 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 37 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 38 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_write register " "Warning: Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(38): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_write could not be matched with a register" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 38 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 38 Argument <to> is an empty collection " "Warning: Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_write\]               -setup  -end 2 " "Info: set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_write\]               -setup  -end 2" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 38 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 38 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 39 Argument <to> is an empty collection " "Warning: Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(39): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_write\]               -hold   -end 1 " "Info: set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_write\]               -hold   -end 1" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 39 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 39 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 40 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_state* register " "Warning: Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(40): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_state* could not be matched with a register" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 40 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 40 Argument <to> is an empty collection " "Warning: Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_state*\]              -setup  -end 2 " "Info: set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_state*\]              -setup  -end 2" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 40 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 40 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 41 Argument <to> is an empty collection " "Warning: Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(41): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_state*\]              -hold   -end 1 " "Info: set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_state*\]              -hold   -end 1" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 41 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 41 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 42 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_rd_txfers* register " "Warning: Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(42): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_rd_txfers* could not be matched with a register" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 42 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 42 Argument <to> is an empty collection " "Warning: Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_txfers*\]          -setup  -end 2 " "Info: set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_txfers*\]          -setup  -end 2" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 42 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 42 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 43 Argument <to> is an empty collection " "Warning: Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(43): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_txfers*\]          -hold   -end 1 " "Info: set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_txfers*\]          -hold   -end 1" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 43 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 43 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 44 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_wr_txfers* register " "Warning: Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(44): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_wr_txfers* could not be matched with a register" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 44 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 44 Argument <to> is an empty collection " "Warning: Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_wr_txfers*\]          -setup  -end 2 " "Info: set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_wr_txfers*\]          -setup  -end 2" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 44 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 44 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 45 Argument <to> is an empty collection " "Warning: Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(45): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_wr_txfers*\]          -hold   -end 1 " "Info: set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_wr_txfers*\]          -hold   -end 1" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 45 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 45 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 46 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_rd_data_txfers* register " "Warning: Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(46): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_rd_data_txfers* could not be matched with a register" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 46 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 46 Argument <to> is an empty collection " "Warning: Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_data_txfers*\]     -setup  -end 2 " "Info: set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_data_txfers*\]     -setup  -end 2" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 46 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 46 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 47 Argument <to> is an empty collection " "Warning: Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(47): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_data_txfers*\]     -hold   -end 1 " "Info: set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_data_txfers*\]     -hold   -end 1" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 47 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 47 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 48 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_readdata_r* register " "Warning: Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(48): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_readdata_r* could not be matched with a register" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 48 Argument <to> is an empty collection " "Warning: Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_readdata_r*\]         -setup  -end 2 " "Info: set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_readdata_r*\]         -setup  -end 2" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 48 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 48 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 49 Argument <to> is an empty collection " "Warning: Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(49): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_readdata_r*\]         -hold   -end 1 " "Info: set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_readdata_r*\]         -hold   -end 1" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 49 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 49 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 50 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_skid* register " "Warning: Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(50): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_skid* could not be matched with a register" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 50 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 50 Argument <to> is an empty collection " "Warning: Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_skid*\]               -setup  -end 2 " "Info: set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_skid*\]               -setup  -end 2" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 50 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 50 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 51 Argument <to> is an empty collection " "Warning: Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(51): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_skid*\]               -hold   -end 1 " "Info: set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_skid*\]               -hold   -end 1" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 51 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 51 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "cpu_linux.sdc " "Info: Reading SDC File: 'cpu_linux.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_dc_reg:stat_ready_dc_reg\|q1 " "Warning: Node: Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_dc_reg:stat_ready_dc_reg\|q1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_dc_reg:stat_ack_dc_reg\|q1 " "Warning: Node: Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_dc_reg:stat_ack_dc_reg\|q1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_dc_reg:tx_start_dc_reg\|q1 " "Warning: Node: Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_dc_reg:tx_start_dc_reg\|q1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_dc_reg:rx_busy_dc_reg\|q1 " "Warning: Node: Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_dc_reg:rx_busy_dc_reg\|q1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_En:u_Input_En\|Out_Clk " "Warning: Node: Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_En:u_Input_En\|Out_Clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout " "Info: Cell: u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout " "Info: Cell: u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.200 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.200" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.200 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.200" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.200 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.200" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.200 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.200" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.200 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.200" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.200 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.200" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.200 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.200" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.200 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.200" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.170 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.170 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.170 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.170 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -hold 0.170 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -hold 0.170 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -hold 0.170 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -hold 0.170 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -hold 0.170 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -hold 0.170 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -hold 0.170 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -hold 0.170 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -hold 0.170 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -hold 0.170 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -hold 0.170 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -hold 0.170 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -hold 0.170 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -hold 0.170 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -hold 0.170 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -hold 0.170 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -hold 0.170 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -hold 0.170 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -hold 0.170 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -hold 0.170 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -hold 0.170 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -hold 0.170 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -hold 0.170 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -hold 0.170 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.170 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.170 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.170 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.170 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "Info: The following assignments are ignored by the derive_clock_uncertainty command" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -setup 0.160 " "Info: Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -setup 0.160 " "Info: Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -setup 0.160 " "Info: Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -setup 0.160 " "Info: Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -hold 0.170 " "Info: Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -hold 0.170 " "Info: Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -hold 0.170 " "Info: Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -hold 0.170 " "Info: Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -setup 0.160 " "Info: Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -setup 0.160 " "Info: Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -setup 0.160 " "Info: Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -setup 0.160 " "Info: Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -hold 0.170 " "Info: Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -hold 0.170 " "Info: Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -hold 0.170 " "Info: Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -hold 0.170 " "Info: Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "" 0 -1}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "Info: The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Rise) 0.000 0.160 " "Info: Setup clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Rise) 0.000 0.170 " "Info: Hold clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Rise) 0.000 0.160 " "Info: Setup clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Rise) 0.000 0.170 " "Info: Hold clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Fall) 0.000 0.160 " "Info: Setup clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Fall) 0.000 0.170 " "Info: Hold clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Fall) 0.000 0.160 " "Info: Setup clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Fall) 0.000 0.170 " "Info: Hold clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Rise) 0.000 0.160 " "Info: Setup clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Rise) 0.000 0.170 " "Info: Hold clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Rise) 0.000 0.160 " "Info: Setup clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Rise) 0.000 0.170 " "Info: Hold clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Fall) 0.000 0.160 " "Info: Setup clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Fall) 0.000 0.170 " "Info: Hold clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Fall) 0.000 0.160 " "Info: Setup clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Fall) 0.000 0.170 " "Info: Hold clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 61 clocks " "Info: Found 61 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info:  100.000 altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000        Clk25 " "Info:   40.000        Clk25" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000       Clk125 " "Info:    8.000       Clk125" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000  Clk_in_Mdpx " "Info:   16.000  Clk_in_Mdpx" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 Clk_out_Mdpx " "Info:   16.000 Clk_out_Mdpx" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000      Eth_Rxc " "Info:   40.000      Eth_Rxc" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info:    8.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info:   40.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info:  100.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info:   50.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info:   16.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " "Info:   16.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_rise " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_rise" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_rise " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_rise" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_Ddr2_Clk_P_mimic_launch_clock " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_Ddr2_Clk_P_mimic_launch_clock" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1 " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2 " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3 " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4 " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5 " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6 " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7 " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8 " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9 " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10 " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11 " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12 " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13 " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14 " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15 " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16 " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17 " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18 " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19 " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20 " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21 " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22 " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23 " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24 " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25 " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26 " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27 " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28 " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29 " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30 " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31 " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32 " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_3) " "Info: Automatically promoted node cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/cpu_pll_altpll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cpu_pll_altpll.v" 80 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 81859 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_3) " "Info: Automatically promoted node cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL3E0 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL3E0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/cpu_pll_altpll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cpu_pll_altpll.v" 80 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 81859 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_3) " "Info: Automatically promoted node cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/cpu_pll_altpll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cpu_pll_altpll.v" 80 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 81859 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_3) " "Info: Automatically promoted node cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/cpu_pll_altpll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cpu_pll_altpll.v" 80 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 81859 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[0\] (placed in counter C1 of PLL_1) " "Info: Automatically promoted node Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_86k3.tdf" 53 2 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 4376 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[1\] (placed in counter C0 of PLL_1) " "Info: Automatically promoted node Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_86k3.tdf" 53 2 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 4376 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[2\] (placed in counter C4 of PLL_1) " "Info: Automatically promoted node Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[2\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_86k3.tdf" 53 2 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 4376 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[3\] (placed in counter C3 of PLL_1) " "Info: Automatically promoted node Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[3\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_86k3.tdf" 53 2 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 4376 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[4\] (placed in counter C2 of PLL_1) " "Info: Automatically promoted node Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[4\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_86k3.tdf" 53 2 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 4376 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Eth_Rxc~input (placed in PIN B11 (CLK11, DIFFCLK_4p)) " "Info: Automatically promoted node Eth_Rxc~input (placed in PIN B11 (CLK11, DIFFCLK_4p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_dc_reg:rx_busy_dc_reg\|q1 " "Info: Destination node Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_dc_reg:rx_busy_dc_reg\|q1" {  } { { "eth_ocm/eth_dc_reg.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_dc_reg.v" 8 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_dc_reg:rx_busy_dc_reg|q1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 25476 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 56 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Eth_Rxc~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 126762 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_linux_jtag_debug_module_phy\|tck  " "Info: Automatically promoted node Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_linux_jtag_debug_module_phy\|tck " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 99150 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_En:u_Input_En\|Out_Clk  " "Info: Automatically promoted node Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_En:u_Input_En\|Out_Clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Modules/m_Rx_Data_Medipix/Input_En.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Input_En.vhd" 47 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rx_Data_Medipix:u_Rx_Data_Medipix|Input_En:u_Input_En|Out_Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 77021 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|scan_clk  " "Info: Automatically promoted node Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|scan_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|scan_clk~0 " "Info: Destination node Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|scan_clk~0" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 1219 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|scan_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 109589 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 1219 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|scan_clk" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|scan_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 4547 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch_module:Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch\|data_out  " "Info: Automatically promoted node Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch_module:Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_maccontrol:maccontrol1\|eth_transmitcontrol:transmitcontrol1\|ResetByteCnt~0 " "Info: Destination node Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_maccontrol:maccontrol1\|eth_transmitcontrol:transmitcontrol1\|ResetByteCnt~0" {  } { { "eth_ocm/eth_transmitcontrol.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_transmitcontrol.v" 135 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|ResetByteCnt~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 113527 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|tx_reset~0 " "Info: Destination node Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|tx_reset~0" {  } { { "eth_ocm/eth_avalon.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon.v" 176 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|tx_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 113533 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|rx_reset~0 " "Info: Destination node Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|rx_reset~0" {  } { { "eth_ocm/eth_avalon.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon.v" 171 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|rx_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 113936 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_debug:the_cpu_linux_nios2_oci_debug\|jtag_break~1 " "Info: Destination node Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_debug:the_cpu_linux_nios2_oci_debug\|jtag_break~1" {  } { { "cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/cpu_linux.v" 563 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_debug:the_cpu_linux_nios2_oci_debug|jtag_break~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 114478 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|avalon_wrdata:b2v_inst\|en_wr~0 " "Info: Destination node Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|avalon_wrdata:b2v_inst\|en_wr~0" {  } { { "Modules/m_Txtable/avalon_wrdata.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Txtable/avalon_wrdata.vhd" 31 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|en_wr~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 115810 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|avalon_wrdata:b2v_inst\|data_wr~32 " "Info: Destination node Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|avalon_wrdata:b2v_inst\|data_wr~32" {  } { { "Modules/m_Txtable/avalon_wrdata.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Txtable/avalon_wrdata.vhd" 33 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr~32 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 115813 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|avalon_wrdata:b2v_inst\|data_wr\[13\]~33 " "Info: Destination node Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|avalon_wrdata:b2v_inst\|data_wr\[13\]~33" {  } { { "Modules/m_Txtable/avalon_wrdata.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Txtable/avalon_wrdata.vhd" 63 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr[13]~33 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 115814 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|avalon_wrdata:b2v_inst\|data_wr~34 " "Info: Destination node Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|avalon_wrdata:b2v_inst\|data_wr~34" {  } { { "Modules/m_Txtable/avalon_wrdata.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Txtable/avalon_wrdata.vhd" 33 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr~34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 115815 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|avalon_wrdata:b2v_inst\|data_wr~35 " "Info: Destination node Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|avalon_wrdata:b2v_inst\|data_wr~35" {  } { { "Modules/m_Txtable/avalon_wrdata.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Txtable/avalon_wrdata.vhd" 33 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr~35 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 115816 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|avalon_wrdata:b2v_inst\|data_wr~36 " "Info: Destination node Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|avalon_wrdata:b2v_inst\|data_wr~36" {  } { { "Modules/m_Txtable/avalon_wrdata.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Txtable/avalon_wrdata.vhd" 33 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr~36 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 115817 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 44712 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch_module:Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch\|data_out" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch_module:Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 1643 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|reset_phy_clk_1x_n  " "Info: Automatically promoted node Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|reset_phy_clk_1x_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:mmc_seq_value_r " "Info: Destination node Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:mmc_seq_value_r" {  } { { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:mmc_seq_value_r } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 7502 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 1130 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 4565 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_3\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_3\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_3\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_read_pointer_counter\|cntr_23j:auto_generated\|counter_reg_bit\[0\]~1 " "Info: Destination node sld_signaltap:auto_signaltap_3\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_read_pointer_counter\|cntr_23j:auto_generated\|counter_reg_bit\[0\]~1" {  } { { "db/cntr_23j.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cntr_23j.tdf" 40 17 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 118024 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_3\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Info: Destination node sld_signaltap:auto_signaltap_3\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 93259 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_signaltap.vhd" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 97100 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|rx_reset  " "Info: Automatically promoted node Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|rx_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_dc_reg:rx_busy_dc_reg\|q1_reset " "Info: Destination node Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_dc_reg:rx_busy_dc_reg\|q1_reset" {  } { { "eth_ocm/eth_dc_reg.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_dc_reg.v" 9 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_dc_reg:rx_busy_dc_reg|q1_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 25475 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "eth_ocm/eth_avalon.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon.v" 171 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|rx_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 28803 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_4\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_4\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_4\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_read_pointer_counter\|cntr_23j:auto_generated\|counter_reg_bit\[0\]~1 " "Info: Destination node sld_signaltap:auto_signaltap_4\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_read_pointer_counter\|cntr_23j:auto_generated\|counter_reg_bit\[0\]~1" {  } { { "db/cntr_23j.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cntr_23j.tdf" 40 17 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 117986 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_4\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Info: Destination node sld_signaltap:auto_signaltap_4\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 90108 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_signaltap.vhd" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 91897 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|Out_Fifo_rst  " "Info: Automatically promoted node Rx_Data_Medipix:u_Rx_Data_Medipix\|Read_Input_Fifo:u_Read_Input_Fifo\|Out_Fifo_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated\|altsyncram_5j31:fifo_ram\|address_reg_b\[1\] " "Info: Destination node Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated\|altsyncram_5j31:fifo_ram\|address_reg_b\[1\]" {  } { { "db/altsyncram_5j31.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_5j31.tdf" 46 15 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rx_Data_Medipix:u_Rx_Data_Medipix|Input_Fifo_65525:u_input_fifo_65525|dcfifo:dcfifo_component|dcfifo_2tj1:auto_generated|altsyncram_5j31:fifo_ram|address_reg_b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 76355 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated\|altsyncram_5j31:fifo_ram\|address_reg_b\[0\] " "Info: Destination node Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated\|altsyncram_5j31:fifo_ram\|address_reg_b\[0\]" {  } { { "db/altsyncram_5j31.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_5j31.tdf" 46 15 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rx_Data_Medipix:u_Rx_Data_Medipix|Input_Fifo_65525:u_input_fifo_65525|dcfifo:dcfifo_component|dcfifo_2tj1:auto_generated|altsyncram_5j31:fifo_ram|address_reg_b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 76356 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated\|altsyncram_5j31:fifo_ram\|address_reg_b\[2\] " "Info: Destination node Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_Fifo_65525:u_input_fifo_65525\|dcfifo:dcfifo_component\|dcfifo_2tj1:auto_generated\|altsyncram_5j31:fifo_ram\|address_reg_b\[2\]" {  } { { "db/altsyncram_5j31.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altsyncram_5j31.tdf" 46 15 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rx_Data_Medipix:u_Rx_Data_Medipix|Input_Fifo_65525:u_input_fifo_65525|dcfifo:dcfifo_component|dcfifo_2tj1:auto_generated|altsyncram_5j31:fifo_ram|address_reg_b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 76354 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Rx_Data_Medipix/Read_Input_Fifo.vhd" 48 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Input_Fifo:u_Read_Input_Fifo|Out_Fifo_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 75881 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TOP_MEDoIP:u_TOP_MEDoIP\|mac_header:u_mac_header\|o_HeaderReady  " "Info: Automatically promoted node TOP_MEDoIP:u_TOP_MEDoIP\|mac_header:u_mac_header\|o_HeaderReady " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP_MEDoIP:u_TOP_MEDoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_data\[0\] " "Info: Destination node TOP_MEDoIP:u_TOP_MEDoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_data\[0\]" {  } { { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_MEDoIP:u_TOP_MEDoIP|mux_crc:u_mux_crc|\Process_Main:v_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 72985 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP_MEDoIP:u_TOP_MEDoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_valid " "Info: Destination node TOP_MEDoIP:u_TOP_MEDoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_valid" {  } { { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_MEDoIP:u_TOP_MEDoIP|mux_crc:u_mux_crc|\Process_Main:v_valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 73073 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP_MEDoIP:u_TOP_MEDoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_data\[1\] " "Info: Destination node TOP_MEDoIP:u_TOP_MEDoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_data\[1\]" {  } { { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_MEDoIP:u_TOP_MEDoIP|mux_crc:u_mux_crc|\Process_Main:v_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 72984 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP_MEDoIP:u_TOP_MEDoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_data\[2\] " "Info: Destination node TOP_MEDoIP:u_TOP_MEDoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_data\[2\]" {  } { { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_MEDoIP:u_TOP_MEDoIP|mux_crc:u_mux_crc|\Process_Main:v_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 72983 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP_MEDoIP:u_TOP_MEDoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_data\[3\] " "Info: Destination node TOP_MEDoIP:u_TOP_MEDoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_data\[3\]" {  } { { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_MEDoIP:u_TOP_MEDoIP|mux_crc:u_mux_crc|\Process_Main:v_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 72982 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP_MEDoIP:u_TOP_MEDoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_sync " "Info: Destination node TOP_MEDoIP:u_TOP_MEDoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_sync" {  } { { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_MEDoIP:u_TOP_MEDoIP|mux_crc:u_mux_crc|\Process_Main:v_sync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 73071 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP_MEDoIP:u_TOP_MEDoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_data_aux\[0\] " "Info: Destination node TOP_MEDoIP:u_TOP_MEDoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_data_aux\[0\]" {  } { { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_MEDoIP:u_TOP_MEDoIP|mux_crc:u_mux_crc|\Process_Main:v_data_aux[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 72993 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP_MEDoIP:u_TOP_MEDoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_valid_aux " "Info: Destination node TOP_MEDoIP:u_TOP_MEDoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_valid_aux" {  } { { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_MEDoIP:u_TOP_MEDoIP|mux_crc:u_mux_crc|\Process_Main:v_valid_aux } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 73074 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP_MEDoIP:u_TOP_MEDoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_data_aux\[1\] " "Info: Destination node TOP_MEDoIP:u_TOP_MEDoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_data_aux\[1\]" {  } { { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_MEDoIP:u_TOP_MEDoIP|mux_crc:u_mux_crc|\Process_Main:v_data_aux[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 72992 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP_MEDoIP:u_TOP_MEDoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_data_aux\[2\] " "Info: Destination node TOP_MEDoIP:u_TOP_MEDoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_data_aux\[2\]" {  } { { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_MEDoIP:u_TOP_MEDoIP|mux_crc:u_mux_crc|\Process_Main:v_data_aux[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 72991 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Modules/m_MedOIp/VHD/mac_header.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_MedOIp/VHD/mac_header.vhd" 79 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_MEDoIP:u_TOP_MEDoIP|mac_header:u_mac_header|o_HeaderReady } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 74074 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_TOP" "Input " "Info: Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing" { { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\|input_cell_h\[0\] LAB_X73_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X73_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_n5h.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_bidir_n5h.tdf" 41 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_n5h:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 4312 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Ddr2_Clk_P~input IOIBUF_X73_Y62_N15 " "Info: Node \"Ddr2_Clk_P~input\" is constrained to location IOIBUF_X73_Y62_N15 to improve DDIO timing" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 39 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Clk_P~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 126749 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Ddr2_Clk_P PIN B18 " "Info: Node \"Ddr2_Clk_P\" is constrained to location PIN B18 to improve DDIO timing" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Clk_P } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Clk_P" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 39 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Clk_P } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82073 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X23_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X23_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 10695 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X23_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X23_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 10696 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X23_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X23_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 10697 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[0\].dq_ibuf IOIBUF_X23_Y62_N1 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[0\].dq_ibuf\" is constrained to location IOIBUF_X23_Y62_N1 to improve DDIO timing" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[0\]" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dq_datain[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 10940 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Ddr2_Dq\[0\] PIN C6 " "Info: Node \"Ddr2_Dq\[0\]\" is constrained to location PIN C6 to improve DDIO timing" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Dq[0] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Dq\[0\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 43 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82003 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X18_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X18_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83631 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X18_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X18_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83633 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X18_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X18_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83635 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[1\].dq_ibuf IOIBUF_X18_Y62_N1 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[1\].dq_ibuf\" is constrained to location IOIBUF_X18_Y62_N1 to improve DDIO timing" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[1\]" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dq_datain[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 10939 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Ddr2_Dq\[1\] PIN A3 " "Info: Node \"Ddr2_Dq\[1\]\" is constrained to location PIN A3 to improve DDIO timing" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Dq[1] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Dq\[1\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 43 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82004 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X18_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X18_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83605 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X18_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X18_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83607 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X18_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X18_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83609 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[2\].dq_ibuf IOIBUF_X18_Y62_N8 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[2\].dq_ibuf\" is constrained to location IOIBUF_X18_Y62_N8 to improve DDIO timing" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[2\]" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dq_datain[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 10938 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Ddr2_Dq\[2\] PIN B3 " "Info: Node \"Ddr2_Dq\[2\]\" is constrained to location PIN B3 to improve DDIO timing" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Dq[2] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Dq\[2\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 43 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82005 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X23_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X23_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83579 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X23_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X23_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83581 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X23_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X23_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83583 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[3\].dq_ibuf IOIBUF_X23_Y62_N15 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[3\].dq_ibuf\" is constrained to location IOIBUF_X23_Y62_N15 to improve DDIO timing" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[3\]" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dq_datain[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 10937 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Ddr2_Dq\[3\] PIN A4 " "Info: Node \"Ddr2_Dq\[3\]\" is constrained to location PIN A4 to improve DDIO timing" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Dq[3] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Dq\[3\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 43 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82006 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X23_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X23_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83553 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X23_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X23_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83555 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X23_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X23_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83557 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[4\].dq_ibuf IOIBUF_X23_Y62_N22 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[4\].dq_ibuf\" is constrained to location IOIBUF_X23_Y62_N22 to improve DDIO timing" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[4\]" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dq_datain[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 10936 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Ddr2_Dq\[4\] PIN B4 " "Info: Node \"Ddr2_Dq\[4\]\" is constrained to location PIN B4 to improve DDIO timing" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Dq[4] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Dq\[4\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 43 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82007 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X27_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X27_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83527 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X27_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X27_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83529 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X27_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X27_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83531 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[5\].dq_ibuf IOIBUF_X27_Y62_N22 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[5\].dq_ibuf\" is constrained to location IOIBUF_X27_Y62_N22 to improve DDIO timing" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[5\]" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dq_datain[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 10935 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Ddr2_Dq\[5\] PIN A5 " "Info: Node \"Ddr2_Dq\[5\]\" is constrained to location PIN A5 to improve DDIO timing" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Dq[5] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Dq\[5\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 43 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82008 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X25_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X25_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83501 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X25_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X25_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83503 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X25_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X25_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83505 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[6\].dq_ibuf IOIBUF_X25_Y62_N22 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[6\].dq_ibuf\" is constrained to location IOIBUF_X25_Y62_N22 to improve DDIO timing" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[6\]" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dq_datain[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 10934 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Ddr2_Dq\[6\] PIN F10 " "Info: Node \"Ddr2_Dq\[6\]\" is constrained to location PIN F10 to improve DDIO timing" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Dq[6] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Dq\[6\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 43 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82009 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X20_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X20_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83475 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X20_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X20_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83477 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X20_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X20_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83479 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[7\].dq_ibuf IOIBUF_X20_Y62_N1 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[7\].dq_ibuf\" is constrained to location IOIBUF_X20_Y62_N1 to improve DDIO timing" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[7\]" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dq_datain[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 10933 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Ddr2_Dq\[7\] PIN F8 " "Info: Node \"Ddr2_Dq\[7\]\" is constrained to location PIN F8 to improve DDIO timing" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Dq[7] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Dq\[7\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 43 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82010 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X51_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X51_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83449 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X51_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X51_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83451 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X51_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X51_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83453 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[0\].dq_ibuf IOIBUF_X51_Y62_N1 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[0\].dq_ibuf\" is constrained to location IOIBUF_X51_Y62_N1 to improve DDIO timing" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[8\]" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dq_datain[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 10932 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Ddr2_Dq\[8\] PIN A13 " "Info: Node \"Ddr2_Dq\[8\]\" is constrained to location PIN A13 to improve DDIO timing" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Dq[8] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Dq\[8\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 43 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82011 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X53_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X53_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83423 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X53_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X53_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83425 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X53_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X53_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83427 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[1\].dq_ibuf IOIBUF_X53_Y62_N15 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[1\].dq_ibuf\" is constrained to location IOIBUF_X53_Y62_N15 to improve DDIO timing" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[9\]" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dq_datain[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 10931 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Ddr2_Dq\[9\] PIN A14 " "Info: Node \"Ddr2_Dq\[9\]\" is constrained to location PIN A14 to improve DDIO timing" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Dq[9] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Dq\[9\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 43 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82012 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X53_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X53_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83397 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X53_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X53_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83399 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X53_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X53_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83401 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[2\].dq_ibuf IOIBUF_X53_Y62_N22 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[2\].dq_ibuf\" is constrained to location IOIBUF_X53_Y62_N22 to improve DDIO timing" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[10\]" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dq_datain[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 10930 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Ddr2_Dq\[10\] PIN B14 " "Info: Node \"Ddr2_Dq\[10\]\" is constrained to location PIN B14 to improve DDIO timing" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Dq[10] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Dq\[10\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 43 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82013 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X60_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X60_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83371 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X60_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X60_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83373 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X60_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X60_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83375 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[3\].dq_ibuf IOIBUF_X60_Y62_N1 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[3\].dq_ibuf\" is constrained to location IOIBUF_X60_Y62_N1 to improve DDIO timing" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[11\]" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dq_datain[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 10929 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Ddr2_Dq\[11\] PIN A15 " "Info: Node \"Ddr2_Dq\[11\]\" is constrained to location PIN A15 to improve DDIO timing" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Dq[11] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Dq\[11\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 43 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82014 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X60_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X60_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83345 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X60_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X60_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83347 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X60_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X60_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83349 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[4\].dq_ibuf IOIBUF_X60_Y62_N8 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[4\].dq_ibuf\" is constrained to location IOIBUF_X60_Y62_N8 to improve DDIO timing" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[12\]" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dq_datain[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 10928 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Ddr2_Dq\[12\] PIN B15 " "Info: Node \"Ddr2_Dq\[12\]\" is constrained to location PIN B15 to improve DDIO timing" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Dq[12] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Dq\[12\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 43 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82015 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X67_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X67_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83319 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X67_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X67_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83321 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X67_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X67_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83323 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[5\].dq_ibuf IOIBUF_X67_Y62_N15 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[5\].dq_ibuf\" is constrained to location IOIBUF_X67_Y62_N15 to improve DDIO timing" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[13\]" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dq_datain[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 10927 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Ddr2_Dq\[13\] PIN B16 " "Info: Node \"Ddr2_Dq\[13\]\" is constrained to location PIN B16 to improve DDIO timing" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Dq[13] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Dq\[13\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 43 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82016 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X62_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X62_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83293 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X62_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X62_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83295 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X62_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X62_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83297 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[6\].dq_ibuf IOIBUF_X62_Y62_N15 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[6\].dq_ibuf\" is constrained to location IOIBUF_X62_Y62_N15 to improve DDIO timing" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[14\]" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dq_datain[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 10926 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Ddr2_Dq\[14\] PIN E14 " "Info: Node \"Ddr2_Dq\[14\]\" is constrained to location PIN E14 to improve DDIO timing" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Dq[14] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Dq\[14\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 43 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82017 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X60_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X60_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83267 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X60_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X60_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83269 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X60_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X60_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 83271 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[7\].dq_ibuf IOIBUF_X60_Y62_N22 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[7\].dq_ibuf\" is constrained to location IOIBUF_X60_Y62_N22 to improve DDIO timing" {  } { { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[15\]" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dq_datain[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 10925 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Ddr2_Dq\[15\] PIN D13 " "Info: Node \"Ddr2_Dq\[15\]\" is constrained to location PIN D13 to improve DDIO timing" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Dq[15] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Dq\[15\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 43 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82018 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1}  } {  } 0 0 "Following DDIO %1!s! nodes are constrained by the Fitter to improve DDIO timing" 0 0 "" 0 -1}
{ "Critical Warning" "0" "" "Critical Warning: PLL clock u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ram_phy_ddr_timing.sdc: Could not find PLL clocks for u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" {  } {  } 0 0 "ram_phy_ddr_timing.sdc: Could not find PLL clocks for u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" 0 0 "" 0 -1}
{ "Critical Warning" "0" "" "Critical Warning: PLL clock u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "" 0 -1}
{ "Warning" "0" "" "Warning: ram_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 0 "ram_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Critical Warning" "0" "" "Critical Warning: PLL clock u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ram_phy_ddr_timing.sdc: Could not find PLL clocks for u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" {  } {  } 0 0 "ram_phy_ddr_timing.sdc: Could not find PLL clocks for u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" 0 0 "" 0 -1}
{ "Critical Warning" "0" "" "Critical Warning: PLL clock u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "" 0 -1}
{ "Warning" "0" "" "Warning: ram_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 0 "ram_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Critical Warning" "0" "" "Critical Warning: PLL clock u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ram_phy_ddr_timing.sdc: Could not find PLL clocks for u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" {  } {  } 0 0 "ram_phy_ddr_timing.sdc: Could not find PLL clocks for u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" 0 0 "" 0 -1}
{ "Critical Warning" "0" "" "Critical Warning: PLL clock u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "" 0 -1}
{ "Warning" "0" "" "Warning: ram_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 0 "ram_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Critical Warning" "0" "" "Critical Warning: PLL clock u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ram_phy_ddr_timing.sdc: Could not find PLL clocks for u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" {  } {  } 0 0 "ram_phy_ddr_timing.sdc: Could not find PLL clocks for u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" 0 0 "" 0 -1}
{ "Critical Warning" "0" "" "Critical Warning: PLL clock u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "" 0 -1}
{ "Warning" "0" "" "Warning: ram_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 0 "ram_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 EC " "Extra Info: Packed 10 registers into blocks of type EC" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Extra Info: Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Output Buffer " "Extra Info: Packed 16 registers into blocks of type I/O Output Buffer" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "32 " "Extra Info: Created 32 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 13 22 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 16 21 " "Info: I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  21 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 10 26 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 10 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 10 30 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 10 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 38 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  38 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 6 29 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 uses 0.9V 1.8V 30 8 " "Info: I/O bank number 7 uses 0.9V VREF pins and has 1.8V VCCIO pins. 30 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 uses 0.9V 1.8V 30 8 " "Info: I/O bank number 8 uses 0.9V VREF pins and has 1.8V VCCIO pins. 30 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFCUDA_DQ_PLACEMENT_OP_INFO" "" "Info: altmemphy pin placement was successful" {  } {  } 0 0 "altmemphy pin placement was successful" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|pll1 0 " "Warning: PLL \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|pll1 driven by cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Info: Input port INCLK\[0\] of node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|pll1\" is driven by cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl" {  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_86k3.tdf" 38 2 0 } } { "altpll.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } } { "ram_phy_alt_mem_phy_pll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_pll.v" 134 0 0 } } { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 1536 0 0 } } { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 987 0 0 } } { "ram_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy.v" 206 0 0 } } { "ram_controller_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_controller_phy.v" 376 0 0 } } { "ram.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram.v" 211 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47360 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } } { "db/cpu_pll_altpll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/cpu_pll_altpll.v" 46 -1 0 } } { "Modules/m_Cpu_PLL/cpu_pll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Cpu_PLL/cpu_pll.v" 115 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 183 0 0 } }  } 0 0 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "" 0 -1}  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/db/altpll_86k3.tdf" 38 2 0 } } { "altpll.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } } { "ram_phy_alt_mem_phy_pll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy_pll.v" 134 0 0 } } { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 1536 0 0 } } { "ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy_alt_mem_phy.v" 987 0 0 } } { "ram_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_phy.v" 206 0 0 } } { "ram_controller_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_controller_phy.v" 376 0 0 } } { "ram.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram.v" 211 0 0 } } { "Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_sopc.v" 47360 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 359 0 0 } }  } 0 0 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning: Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DAC_Sck " "Warning: Ignored I/O standard assignment to node \"DAC_Sck\"" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_Sck" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "Eth_Int_N " "Warning: Ignored I/O standard assignment to node \"Eth_Int_N\"" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Eth_Int_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "rxd_uart " "Warning: Ignored I/O standard assignment to node \"rxd_uart\"" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rxd_uart" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "txd_uart " "Warning: Ignored I/O standard assignment to node \"txd_uart\"" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "txd_uart" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_Sck " "Warning: Node \"DAC_Sck\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_Sck" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Eth_Int_N " "Warning: Node \"Eth_Int_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Eth_Int_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rxd_uart " "Warning: Node \"rxd_uart\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rxd_uart" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "txd_uart " "Warning: Node \"txd_uart\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "txd_uart" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:38 " "Info: Fitter preparation operations ending: elapsed time is 00:00:38" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "0" "" "Critical Warning: PLL clock u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ram_phy_ddr_timing.sdc: Could not find PLL clocks for u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" {  } {  } 0 0 "ram_phy_ddr_timing.sdc: Could not find PLL clocks for u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" 0 0 "" 0 -1}
{ "Critical Warning" "0" "" "Critical Warning: PLL clock u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "" 0 -1}
{ "Warning" "0" "" "Warning: ram_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 0 "ram_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:11 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:54 " "Info: Fitter placement operations ending: elapsed time is 00:00:54" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Info: Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X71_Y25 X82_Y36 " "Info: Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X71_Y25 to location X82_Y36" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:29 " "Info: Fitter routing operations ending: elapsed time is 00:00:29" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Info: Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" { { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_UNROUTED_SIGNALS" "1 " "Info: Failed to route the following 1 signal(s)" { { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|av_writedata\[7\] " "Info: Signal \"Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|av_writedata\[7\]\"" {  } { { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_writedata[7] } "NODE_NAME" } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|av_writedata\[7\]" } } } } { "eth_ocm/eth_avalon_rxdma.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/eth_ocm/eth_avalon_rxdma.v" 169 -1 0 } }  } 0 0 "Signal \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Failed to route the following %1!d! signal(s)" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_OVERUSED_ROUTING_RESOURCES" "1 " "Info: Cannot fit design in device -- following 1 routing resource(s) needed by more than one signal during the last fitting attempt" { { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Input (X54_Y41, I13) " "Info: Routing resource LAB Input (X54_Y41, I13)" {  } {  } 0 0 "Routing resource %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Cannot fit design in device -- following %1!d! routing resource(s) needed by more than one signal during the last fitting attempt" 0 0 "" 0 -1}  } { { "d:/altera/10.0/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" "ROUTE" } }  } 0 0 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Info: Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Info: Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X71_Y25 X82_Y36 " "Info: Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X71_Y25 to location X82_Y36" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:42 " "Info: Fitter routing operations ending: elapsed time is 00:00:42" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "0" "" "Critical Warning: PLL clock u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ram_phy_ddr_timing.sdc: Could not find PLL clocks for u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" {  } {  } 0 0 "ram_phy_ddr_timing.sdc: Could not find PLL clocks for u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" 0 0 "" 0 -1}
{ "Critical Warning" "0" "" "Critical Warning: PLL clock u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "" 0 -1}
{ "Warning" "0" "" "Warning: ram_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 0 "ram_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Warning: Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Flash_Do 3.3-V LVCMOS K1 " "Info: Pin Flash_Do uses I/O standard 3.3-V LVCMOS at K1" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Flash_Do } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Flash_Do" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 68 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Flash_Do } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82085 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins must use external clamping diodes." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 " "Warning: 1 pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_Dout 3.3-V LVCMOS L22 " "Info: Pin ADC_Dout uses I/O standard 3.3-V LVCMOS at L22" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { ADC_Dout } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_Dout" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 85 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_Dout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82091 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "Warning: PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Flash_Do 3.3-V LVCMOS K1 " "Info: Pin Flash_Do uses I/O standard 3.3-V LVCMOS at K1" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Flash_Do } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Flash_Do" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 68 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Flash_Do } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82085 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "4 " "Warning: Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Ddr2_Clk_P a permanently enabled " "Info: Pin Ddr2_Clk_P has a permanently enabled output enable" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Clk_P } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Clk_P" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 39 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Clk_P } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82073 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Ddr2_Clk_N a permanently enabled " "Info: Pin Ddr2_Clk_N has a permanently enabled output enable" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Clk_N } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Clk_N" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 40 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Clk_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82074 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Ddr2_Dm\[0\] a permanently enabled " "Info: Pin Ddr2_Dm\[0\] has a permanently enabled output enable" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Dm[0] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Dm\[0\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 42 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Dm[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82001 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Ddr2_Dm\[1\] a permanently enabled " "Info: Pin Ddr2_Dm\[1\] has a permanently enabled output enable" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Dm[1] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Dm\[1\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 42 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Dm[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 82002 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Ddr2_A\[13\] GND " "Info: Pin Ddr2_A\[13\] has GND driving its datain port" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_A[13] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_A\[13\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Modules/m_Top_Medipix/Top_Medipix.v" 35 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_A[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/" 0 { } { { 0 { 0 ""} 0 81997 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_prj.fit.smsg " "Info: Generated suppressed messages file D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/Medipix_prj.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 101 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "919 " "Info: Peak virtual memory: 919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 10:15:18 2014 " "Info: Processing ended: Mon Jun 30 10:15:18 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:03:30 " "Info: Elapsed time: 00:03:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:46 " "Info: Total CPU time (on all processors): 00:04:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 10:15:19 2014 " "Info: Processing started: Mon Jun 30 10:15:19 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Medipix_prj -c Medipix_prj " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Medipix_prj -c Medipix_prj" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 10:15:19 2014 " "Info: Processing started: Mon Jun 30 10:15:19 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Medipix_prj -c Medipix_prj " "Info: Command: quartus_sta Medipix_prj -c Medipix_prj" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Info: Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 0 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "8 4 " "Warning: Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 0 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Info: Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\]  " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info: Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info: set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_2oj1 " "Info: Entity dcfifo_2oj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe19\|dffe20a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe19\|dffe20a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe16\|dffe17a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe16\|dffe17a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_2tj1 " "Info: Entity dcfifo_2tj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe24\|dffe25a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe24\|dffe25a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe21\|dffe22a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe21\|dffe22a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_73g1 " "Info: Entity dcfifo_73g1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe15\|dffe16a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe15\|dffe16a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_fgk1 " "Info: Entity dcfifo_fgk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ld9:dffpipe19\|dffe20a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ld9:dffpipe19\|dffe20a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_kd9:dffpipe16\|dffe17a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_kd9:dffpipe16\|dffe17a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_fnk1 " "Info: Entity dcfifo_fnk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe19\|dffe20a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe19\|dffe20a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_lhk1 " "Info: Entity dcfifo_lhk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_nd9:dffpipe10\|dffe11a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_nd9:dffpipe10\|dffe11a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_md9:dffpipe7\|dffe8a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_md9:dffpipe7\|dffe8a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_vvf1 " "Info: Entity dcfifo_vvf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe18\|dffe19a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe18\|dffe19a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe15\|dffe16a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe15\|dffe16a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "ram_phy_ddr_timing.sdc " "Info: Reading SDC File: 'ram_phy_ddr_timing.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Adding SDC requirements for ram_phy instance u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst" {  } {  } 0 0 "Adding SDC requirements for ram_phy instance u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "556 " "Info: Peak virtual memory: 556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 10:15:24 2014 " "Info: Processing ended: Mon Jun 30 10:15:24 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Critical Warning" "0" "" "Critical Warning: PLL clock u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ram_phy_ddr_timing.sdc: Could not find PLL clocks for u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" {  } {  } 0 0 "ram_phy_ddr_timing.sdc: Could not find PLL clocks for u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 40.000 -waveform \{0.000 20.000\} -name Clk25 Clk25 " "Info: create_clock -period 40.000 -waveform \{0.000 20.000\} -name Clk25 Clk25" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "Info: create_generated_clock -source \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -103.50 -duty_cycle 50.00 -name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "Info: create_generated_clock -source \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -103.50 -duty_cycle 50.00 -name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "Info: create_generated_clock -source \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "Info: create_generated_clock -source \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 5 -duty_cycle 50.00 -name \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 5 -duty_cycle 50.00 -name \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "Info: create_generated_clock -source \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "Info: create_generated_clock -source \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "Info: create_generated_clock -source \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 0 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Critical Warning" "0" "" "Critical Warning: PLL clock u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "" 0 -1}
{ "Warning" "0" "" "Warning: ram_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 0 "ram_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Creating scan clock u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock driven by u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] divided by 2" {  } {  } 0 0 "Creating scan clock u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock driven by u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] divided by 2" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "ram_example_top.sdc " "Info: Reading SDC File: 'ram_example_top.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ram_example_top.sdc 1 pnf port " "Warning: Ignored filter at ram_example_top.sdc(1): pnf could not be matched with a port" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_example_top.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_example_top.sdc" 1 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ram_example_top.sdc 1 Argument <to> is an empty collection " "Warning: Ignored set_false_path at ram_example_top.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf\"\] " "Info: set_false_path -from * -to \[get_ports \"pnf\"\]" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_example_top.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_example_top.sdc" 1 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_example_top.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_example_top.sdc" 1 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ram_example_top.sdc 2 test_complete port " "Warning: Ignored filter at ram_example_top.sdc(2): test_complete could not be matched with a port" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_example_top.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_example_top.sdc" 2 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ram_example_top.sdc 2 Argument <to> is an empty collection " "Warning: Ignored set_false_path at ram_example_top.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"test_complete\"\] " "Info: set_false_path -from * -to \[get_ports \"test_complete\"\]" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_example_top.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_example_top.sdc" 2 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_example_top.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_example_top.sdc" 2 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ram_example_top.sdc 3 pnf_per_byte\[*\] port " "Warning: Ignored filter at ram_example_top.sdc(3): pnf_per_byte\[*\] could not be matched with a port" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_example_top.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_example_top.sdc" 3 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ram_example_top.sdc 3 Argument <to> is an empty collection " "Warning: Ignored set_false_path at ram_example_top.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\] " "Info: set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\]" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_example_top.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_example_top.sdc" 3 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_example_top.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/ram_example_top.sdc" 3 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "medipix.sdc " "Info: Reading SDC File: 'medipix.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "Clk25 " "Warning: Overwriting existing clock: Clk25" {  } {  } 0 0 "Overwriting existing clock: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 0 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "altera_avalon_half_rate_bridge_constraints.sdc " "Info: Reading SDC File: 'altera_avalon_half_rate_bridge_constraints.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_DERIVE_PLL_CLOCKS_WAS_CALLED_AGAIN" "" "Warning: derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." {  } {  } 0 0 "derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 36 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_read register " "Warning: Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(36): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_read could not be matched with a register" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 36 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 36 Argument <to> is an empty collection " "Warning: Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_read\]                -setup  -end 2 " "Info: set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_read\]                -setup  -end 2" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 36 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 36 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 37 Argument <to> is an empty collection " "Warning: Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(37): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_read\]                -hold   -end 1 " "Info: set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_read\]                -hold   -end 1" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 37 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 37 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 38 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_write register " "Warning: Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(38): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_write could not be matched with a register" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 38 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 38 Argument <to> is an empty collection " "Warning: Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_write\]               -setup  -end 2 " "Info: set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_write\]               -setup  -end 2" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 38 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 38 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 39 Argument <to> is an empty collection " "Warning: Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(39): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_write\]               -hold   -end 1 " "Info: set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_write\]               -hold   -end 1" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 39 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 39 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 40 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_state* register " "Warning: Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(40): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_state* could not be matched with a register" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 40 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 40 Argument <to> is an empty collection " "Warning: Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_state*\]              -setup  -end 2 " "Info: set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_state*\]              -setup  -end 2" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 40 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 40 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 41 Argument <to> is an empty collection " "Warning: Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(41): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_state*\]              -hold   -end 1 " "Info: set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_state*\]              -hold   -end 1" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 41 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 41 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 42 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_rd_txfers* register " "Warning: Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(42): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_rd_txfers* could not be matched with a register" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 42 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 42 Argument <to> is an empty collection " "Warning: Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_txfers*\]          -setup  -end 2 " "Info: set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_txfers*\]          -setup  -end 2" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 42 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 42 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 43 Argument <to> is an empty collection " "Warning: Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(43): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_txfers*\]          -hold   -end 1 " "Info: set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_txfers*\]          -hold   -end 1" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 43 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 43 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 44 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_wr_txfers* register " "Warning: Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(44): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_wr_txfers* could not be matched with a register" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 44 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 44 Argument <to> is an empty collection " "Warning: Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_wr_txfers*\]          -setup  -end 2 " "Info: set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_wr_txfers*\]          -setup  -end 2" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 44 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 44 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 45 Argument <to> is an empty collection " "Warning: Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(45): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_wr_txfers*\]          -hold   -end 1 " "Info: set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_wr_txfers*\]          -hold   -end 1" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 45 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 45 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 46 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_rd_data_txfers* register " "Warning: Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(46): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_rd_data_txfers* could not be matched with a register" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 46 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 46 Argument <to> is an empty collection " "Warning: Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_data_txfers*\]     -setup  -end 2 " "Info: set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_data_txfers*\]     -setup  -end 2" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 46 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 46 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 47 Argument <to> is an empty collection " "Warning: Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(47): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_data_txfers*\]     -hold   -end 1 " "Info: set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_data_txfers*\]     -hold   -end 1" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 47 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 47 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 48 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_readdata_r* register " "Warning: Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(48): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_readdata_r* could not be matched with a register" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 48 Argument <to> is an empty collection " "Warning: Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_readdata_r*\]         -setup  -end 2 " "Info: set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_readdata_r*\]         -setup  -end 2" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 48 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 48 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 49 Argument <to> is an empty collection " "Warning: Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(49): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_readdata_r*\]         -hold   -end 1 " "Info: set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_readdata_r*\]         -hold   -end 1" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 49 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 49 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 50 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_skid* register " "Warning: Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(50): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_skid* could not be matched with a register" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 50 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 50 Argument <to> is an empty collection " "Warning: Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_skid*\]               -setup  -end 2 " "Info: set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_skid*\]               -setup  -end 2" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 50 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 50 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 51 Argument <to> is an empty collection " "Warning: Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(51): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_skid*\]               -hold   -end 1 " "Info: set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_skid*\]               -hold   -end 1" {  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 51 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/3_Terceira_fase_IMG/Medipix_0/altera_avalon_half_rate_bridge_constraints.sdc" 51 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "cpu_linux.sdc " "Info: Reading SDC File: 'cpu_linux.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_dc_reg:stat_ready_dc_reg\|q1 " "Warning: Node: Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_dc_reg:stat_ready_dc_reg\|q1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_dc_reg:stat_ack_dc_reg\|q1 " "Warning: Node: Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_dc_reg:stat_ack_dc_reg\|q1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_dc_reg:tx_start_dc_reg\|q1 " "Warning: Node: Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_dc_reg:tx_start_dc_reg\|q1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_dc_reg:rx_busy_dc_reg\|q1 " "Warning: Node: Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_dc_reg:rx_busy_dc_reg\|q1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_En:u_Input_En\|Out_Clk " "Warning: Node: Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_En:u_Input_En\|Out_Clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout " "Info: Cell: u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout " "Info: Cell: u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -setup 0.130 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -setup 0.130" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -setup 0.130 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -setup 0.130" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -setup 0.130 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -setup 0.130" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -setup 0.130 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -setup 0.130" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -setup 0.130 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -setup 0.130" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -setup 0.130 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -setup 0.130" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -setup 0.130 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -setup 0.130" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -setup 0.130 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -setup 0.130" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Eth_Rxc\}\] -rise_to \[get_clocks \{Eth_Rxc\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Eth_Rxc\}\] -rise_to \[get_clocks \{Eth_Rxc\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Eth_Rxc\}\] -fall_to \[get_clocks \{Eth_Rxc\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Eth_Rxc\}\] -fall_to \[get_clocks \{Eth_Rxc\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Eth_Rxc\}\] -rise_to \[get_clocks \{Eth_Rxc\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Eth_Rxc\}\] -rise_to \[get_clocks \{Eth_Rxc\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Eth_Rxc\}\] -fall_to \[get_clocks \{Eth_Rxc\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Eth_Rxc\}\] -fall_to \[get_clocks \{Eth_Rxc\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Eth_Rxc\}\] -rise_to \[get_clocks \{Eth_Rxc\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Eth_Rxc\}\] -rise_to \[get_clocks \{Eth_Rxc\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Eth_Rxc\}\] -fall_to \[get_clocks \{Eth_Rxc\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Eth_Rxc\}\] -fall_to \[get_clocks \{Eth_Rxc\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Eth_Rxc\}\] -rise_to \[get_clocks \{Eth_Rxc\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Eth_Rxc\}\] -rise_to \[get_clocks \{Eth_Rxc\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Eth_Rxc\}\] -fall_to \[get_clocks \{Eth_Rxc\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Eth_Rxc\}\] -fall_to \[get_clocks \{Eth_Rxc\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "Info: The following assignments are ignored by the derive_clock_uncertainty command" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -setup 0.110 " "Info: Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -setup 0.110 " "Info: Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -setup 0.110 " "Info: Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -setup 0.110 " "Info: Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -hold 0.110 " "Info: Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -hold 0.110 " "Info: Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -hold 0.110 " "Info: Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -hold 0.110 " "Info: Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -setup 0.110 " "Info: Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -setup 0.110 " "Info: Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -setup 0.110 " "Info: Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -setup 0.110 " "Info: Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -hold 0.110 " "Info: Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -hold 0.110 " "Info: Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -hold 0.110 " "Info: Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -hold 0.110 " "Info: Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "" 0 -1}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "Info: The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Rise) 0.000 0.110 " "Info: Setup clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Rise) 0.000 0.110 " "Info: Hold clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Rise) 0.000 0.110 " "Info: Setup clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Rise) 0.000 0.110 " "Info: Hold clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Fall) 0.000 0.110 " "Info: Setup clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Fall) 0.000 0.110 " "Info: Hold clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Fall) 0.000 0.110 " "Info: Setup clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Fall) 0.000 0.110 " "Info: Hold clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Rise) 0.000 0.110 " "Info: Setup clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Rise) 0.000 0.110 " "Info: Hold clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Rise) 0.000 0.110 " "Info: Setup clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Rise) 0.000 0.110 " "Info: Hold clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Fall) 0.000 0.110 " "Info: Setup clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Fall) 0.000 0.110 " "Info: Hold clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Fall) 0.000 0.110 " "Info: Setup clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Fall) 0.000 0.110 " "Info: Hold clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.547 " "Info: Worst-case setup slack is 0.547" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.547         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic  " "Info:     0.547         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.539         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     1.539         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.595         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS  " "Info:     1.595         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.663         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS  " "Info:     1.663         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.911         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     1.911         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.980         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture  " "Info:     1.980         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.071         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS  " "Info:     2.071         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.139         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS  " "Info:     2.139         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.901         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:     2.901         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.205         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     3.205         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.650         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall  " "Info:     4.650         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.677         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "Info:     4.677         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.718         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall  " "Info:     4.718         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.994         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "Info:     4.994         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.823         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     6.823         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.798         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:    21.798         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.650         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:    28.650         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.540         0.000 Eth_Rxc  " "Info:    29.540         0.000 Eth_Rxc " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.314         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:    38.314         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.346         0.000 altera_reserved_tck  " "Info:    40.346         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.058 " "Info: Worst-case hold slack is -0.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.058        -0.210 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.058        -0.210 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.014        -0.028 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:    -0.014        -0.028 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     0.115         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     0.246         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:     0.288         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365         0.000 Eth_Rxc  " "Info:     0.365         0.000 Eth_Rxc " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:     0.373         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426         0.000 altera_reserved_tck  " "Info:     0.426         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "Info:     0.426         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "Info:     0.448         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     0.479         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.671         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.671         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.421         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture  " "Info:     1.421         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.555         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall  " "Info:     1.555         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.627         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall  " "Info:     1.627         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.628         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic  " "Info:     1.628         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.630         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS  " "Info:     1.630         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.702         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS  " "Info:     1.702         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.957         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS  " "Info:     1.957         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.029         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS  " "Info:     2.029         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.017 " "Info: Worst-case recovery slack is 2.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.017         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     2.017         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.370         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     2.370         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.966         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     2.966         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.888         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "Info:     4.888         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.288         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:     6.288         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.252         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "Info:    12.252         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.885         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:    36.885         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.524         0.000 altera_reserved_tck  " "Info:    47.524         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   92.682         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:    92.682         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.101 " "Info: Worst-case removal slack is 1.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.101         0.000 altera_reserved_tck  " "Info:     1.101         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.109         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     1.109         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.130         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     1.130         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.157         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:     1.157         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.320         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     1.320         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.475         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "Info:     2.475         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.727         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "Info:     2.727         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.738         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     2.738         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.860         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     2.860         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.652 " "Info: Worst-case minimum pulse width slack is 3.652" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.652         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     3.652         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.676         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     3.676         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.678         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:     3.678         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.679         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     3.679         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.680         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "Info:     3.680         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.680         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10  " "Info:     3.680         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.680         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11  " "Info:     3.680         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.680         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12  " "Info:     3.680         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.680         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13  " "Info:     3.680         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.680         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14  " "Info:     3.680         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.680         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15  " "Info:     3.680         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.680         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16  " "Info:     3.680         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.680         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9  " "Info:     3.680         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.683         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6  " "Info:     3.683         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.683         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7  " "Info:     3.683         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.684         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1  " "Info:     3.684         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.684         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2  " "Info:     3.684         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.684         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3  " "Info:     3.684         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.684         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4  " "Info:     3.684         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.684         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5  " "Info:     3.684         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.684         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8  " "Info:     3.684         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.731         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture  " "Info:     3.731         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.731         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic  " "Info:     3.731         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.740         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25  " "Info:     3.740         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.740         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26  " "Info:     3.740         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.740         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27  " "Info:     3.740         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.740         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28  " "Info:     3.740         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.740         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29  " "Info:     3.740         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.740         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30  " "Info:     3.740         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.740         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31  " "Info:     3.740         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.740         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32  " "Info:     3.740         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.743         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22  " "Info:     3.743         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.743         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23  " "Info:     3.743         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.744         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17  " "Info:     3.744         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.744         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18  " "Info:     3.744         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.744         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19  " "Info:     3.744         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.744         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20  " "Info:     3.744         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.744         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21  " "Info:     3.744         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.744         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24  " "Info:     3.744         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000         0.000 Clk125  " "Info:     4.000         0.000 Clk125 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.236         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_Ddr2_Clk_P_mimic_launch_clock  " "Info:     4.236         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_Ddr2_Clk_P_mimic_launch_clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.236         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall  " "Info:     4.236         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.236         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_rise  " "Info:     4.236         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_rise " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.236         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS  " "Info:     4.236         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.236         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS  " "Info:     4.236         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.236         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall  " "Info:     4.236         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.236         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_rise  " "Info:     4.236         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_rise " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.236         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS  " "Info:     4.236         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.236         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS  " "Info:     4.236         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.881         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "Info:     6.881         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.554         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     7.554         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.875         0.000 Clk_in_Mdpx  " "Info:    12.875         0.000 Clk_in_Mdpx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.875         0.000 Clk_out_Mdpx  " "Info:    12.875         0.000 Clk_out_Mdpx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.570         0.000 Eth_Rxc  " "Info:    19.570         0.000 Eth_Rxc " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.650         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:    19.650         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.803         0.000 Clk25  " "Info:    19.803         0.000 Clk25 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.674         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:    24.674         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.647         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:    49.647         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.692         0.000 altera_reserved_tck  " "Info:    49.692         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 124 synchronizer chains. " "Info: Report Metastability: Found 124 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 124 " "Info: Number of Synchronizer Chains Found: 124" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info: Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.657 ns " "Info: Worst Case Available Settling Time: 12.657 ns" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "0" "" "Critical Warning: The ALTMEMPHY PLL, Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[1\], when fed by another PLL, must have the bandwidth mode set to High instead of Medium" {  } {  } 1 0 "The ALTMEMPHY PLL, Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[1\], when fed by another PLL, must have the bandwidth mode set to High instead of Medium" 0 0 "" 0 -1}
{ "Critical Warning" "0" "" "Critical Warning: The ALTMEMPHY PLL, Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[2\], when fed by another PLL, must have the bandwidth mode set to High instead of Medium" {  } {  } 1 0 "The ALTMEMPHY PLL, Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[2\], when fed by another PLL, must have the bandwidth mode set to High instead of Medium" 0 0 "" 0 -1}
{ "Critical Warning" "0" "" "Critical Warning: Read Capture and Write timing analyses may not be valid due to violated timing model assumptions" {  } {  } 1 0 "Read Capture and Write timing analyses may not be valid due to violated timing model assumptions" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 1.584 " "Info: Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 1.584" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*\}\] \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*input_cell_h\[*\]\}\]\] " "Info: -to \[remove_from_collection \[remove_from_collection \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*\}\] \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "Info: -npaths 100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "Info: -detail full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Phy (setup)\} " "Info: -panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Phy (setup)\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.373 " "Info: Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.373" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*\}\] \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*input_cell_h\[*\]\}\]\] " "Info: -to \[remove_from_collection \[remove_from_collection \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*\}\] \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "Info: -npaths 100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "Info: -detail full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Phy (hold)\} " "Info: -panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Phy (hold)\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.547 " "Info: Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.547" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{Ddr2_Clk_P\}\] " "Info: -from \[get_keepers \{Ddr2_Clk_P\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*input_cell_h\[*\]\}\] " "Info: -to \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "Info: -npaths 100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "Info: -detail full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Phy (setup 2)\} " "Info: -panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Phy (setup 2)\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 1.628 " "Info: Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 1.628" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{Ddr2_Clk_P\}\] " "Info: -from \[get_keepers \{Ddr2_Clk_P\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*input_cell_h\[*\]\}\] " "Info: -to \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "Info: -npaths 100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "Info: -detail full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Phy (hold 2)\} " "Info: -panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Phy (hold 2)\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 2.966 " "Info: Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 2.966" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*\}\] " "Info: -to \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info: -recovery" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "Info: -npaths 100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "Info: -detail full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Phy Reset (recovery)\} " "Info: -panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Phy Reset (recovery)\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 1.130 " "Info: Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 1.130" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*\}\] " "Info: -to \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info: -removal" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "Info: -npaths 100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "Info: -detail full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Phy Reset (removal)\} " "Info: -panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Phy Reset (removal)\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.547 " "Info: Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.547" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{Ddr2_Clk_P\}\] " "Info: -from \[get_keepers \{Ddr2_Clk_P\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-to * " "Info: -to *" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "Info: -npaths 100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "Info: -detail full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Mimic (setup)\} " "Info: -panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Mimic (setup)\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 44 setup paths (0 violated).  Worst case slack is 4.650 " "Info: Report Timing: Found 44 setup paths (0 violated).  Worst case slack is 4.650" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{Ddr2_A\[0\]\} \{Ddr2_A\[10\]\} \{Ddr2_A\[11\]\} \{Ddr2_A\[12\]\} \{Ddr2_A\[1\]\} \{Ddr2_A\[2\]\} \{Ddr2_A\[3\]\} \{Ddr2_A\[4\]\} \{Ddr2_A\[5\]\} \{Ddr2_A\[6\]\} \{Ddr2_A\[7\]\} \{Ddr2_A\[8\]\} \{Ddr2_A\[9\]\} \{Ddr2_Ba\[0\]\} \{Ddr2_Ba\[1\]\} \{Ddr2_Ba\[2\]\} Ddr2_Cas_N Ddr2_Ras_N Ddr2_We_N Ddr2_Cke Ddr2_Odt Ddr2_Cs_N\}\] " "Info: -to \[get_keepers \{\{Ddr2_A\[0\]\} \{Ddr2_A\[10\]\} \{Ddr2_A\[11\]\} \{Ddr2_A\[12\]\} \{Ddr2_A\[1\]\} \{Ddr2_A\[2\]\} \{Ddr2_A\[3\]\} \{Ddr2_A\[4\]\} \{Ddr2_A\[5\]\} \{Ddr2_A\[6\]\} \{Ddr2_A\[7\]\} \{Ddr2_A\[8\]\} \{Ddr2_A\[9\]\} \{Ddr2_Ba\[0\]\} \{Ddr2_Ba\[1\]\} \{Ddr2_Ba\[2\]\} Ddr2_Cas_N Ddr2_Ras_N Ddr2_We_N Ddr2_Cke Ddr2_Odt Ddr2_Cs_N\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "Info: -npaths 100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "Info: -detail full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Address Command (setup)\} " "Info: -panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Address Command (setup)\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 44 hold paths (0 violated).  Worst case slack is 1.555 " "Info: Report Timing: Found 44 hold paths (0 violated).  Worst case slack is 1.555" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{Ddr2_A\[0\]\} \{Ddr2_A\[10\]\} \{Ddr2_A\[11\]\} \{Ddr2_A\[12\]\} \{Ddr2_A\[1\]\} \{Ddr2_A\[2\]\} \{Ddr2_A\[3\]\} \{Ddr2_A\[4\]\} \{Ddr2_A\[5\]\} \{Ddr2_A\[6\]\} \{Ddr2_A\[7\]\} \{Ddr2_A\[8\]\} \{Ddr2_A\[9\]\} \{Ddr2_Ba\[0\]\} \{Ddr2_Ba\[1\]\} \{Ddr2_Ba\[2\]\} Ddr2_Cas_N Ddr2_Ras_N Ddr2_We_N Ddr2_Cke Ddr2_Odt Ddr2_Cs_N\}\] " "Info: -to \[get_keepers \{\{Ddr2_A\[0\]\} \{Ddr2_A\[10\]\} \{Ddr2_A\[11\]\} \{Ddr2_A\[12\]\} \{Ddr2_A\[1\]\} \{Ddr2_A\[2\]\} \{Ddr2_A\[3\]\} \{Ddr2_A\[4\]\} \{Ddr2_A\[5\]\} \{Ddr2_A\[6\]\} \{Ddr2_A\[7\]\} \{Ddr2_A\[8\]\} \{Ddr2_A\[9\]\} \{Ddr2_Ba\[0\]\} \{Ddr2_Ba\[1\]\} \{Ddr2_Ba\[2\]\} Ddr2_Cas_N Ddr2_Ras_N Ddr2_We_N Ddr2_Cke Ddr2_Odt Ddr2_Cs_N\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "Info: -npaths 100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "Info: -detail full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Address Command (hold)\} " "Info: -panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Address Command (hold)\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.595 " "Info: Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.595" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{Ddr2_Dqs\[0\]\} \{Ddr2_Dqs\[1\]\}\}\] " "Info: -to \[get_ports \{\{Ddr2_Dqs\[0\]\} \{Ddr2_Dqs\[1\]\}\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "Info: -npaths 100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "Info: -detail full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy DQS vs CK (setup)\} " "Info: -panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy DQS vs CK (setup)\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.630 " "Info: Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.630" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{Ddr2_Dqs\[0\]\} \{Ddr2_Dqs\[1\]\}\}\] " "Info: -to \[get_ports \{\{Ddr2_Dqs\[0\]\} \{Ddr2_Dqs\[1\]\}\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "Info: -npaths 100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "Info: -detail full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy DQS vs CK (hold)\} " "Info: -panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy DQS vs CK (hold)\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info:                                                          setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Address Command (Slow 1200mV 85C Model)               \|  4.650  1.555" {  } {  } 0 0 "Address Command (Slow 1200mV 85C Model)               \|  4.650  1.555" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: DQS vs CK (Slow 1200mV 85C Model)                     \|  1.595  1.630" {  } {  } 0 0 "DQS vs CK (Slow 1200mV 85C Model)                     \|  1.595  1.630" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Mimic (Slow 1200mV 85C Model)                         \|  0.547       " {  } {  } 0 0 "Mimic (Slow 1200mV 85C Model)                         \|  0.547       " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Phy (Slow 1200mV 85C Model)                           \|  0.547  0.373" {  } {  } 0 0 "Phy (Slow 1200mV 85C Model)                           \|  0.547  0.373" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Phy Reset (Slow 1200mV 85C Model)                     \|  2.966  1.130" {  } {  } 0 0 "Phy Reset (Slow 1200mV 85C Model)                     \|  2.966  1.130" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Read Capture (Slow 1200mV 85C Model)                  \|  0.636  0.651" {  } {  } 0 0 "Read Capture (Slow 1200mV 85C Model)                  \|  0.636  0.651" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Write (Slow 1200mV 85C Model)                         \|  1.070  0.727" {  } {  } 0 0 "Write (Slow 1200mV 85C Model)                         \|  1.070  0.727" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_dc_reg:stat_ready_dc_reg\|q1 " "Warning: Node: Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_dc_reg:stat_ready_dc_reg\|q1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_dc_reg:stat_ack_dc_reg\|q1 " "Warning: Node: Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_dc_reg:stat_ack_dc_reg\|q1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_dc_reg:tx_start_dc_reg\|q1 " "Warning: Node: Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_dc_reg:tx_start_dc_reg\|q1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_dc_reg:rx_busy_dc_reg\|q1 " "Warning: Node: Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_dc_reg:rx_busy_dc_reg\|q1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_En:u_Input_En\|Out_Clk " "Warning: Node: Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_En:u_Input_En\|Out_Clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout " "Info: Cell: u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout " "Info: Cell: u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -setup 0.130 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -setup 0.130" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -setup 0.130 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -setup 0.130" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -setup 0.130 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -setup 0.130" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -setup 0.130 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -setup 0.130" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -setup 0.130 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -setup 0.130" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -setup 0.130 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -setup 0.130" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -setup 0.130 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -setup 0.130" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -setup 0.130 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -setup 0.130" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Eth_Rxc\}\] -rise_to \[get_clocks \{Eth_Rxc\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Eth_Rxc\}\] -rise_to \[get_clocks \{Eth_Rxc\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Eth_Rxc\}\] -fall_to \[get_clocks \{Eth_Rxc\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Eth_Rxc\}\] -fall_to \[get_clocks \{Eth_Rxc\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Eth_Rxc\}\] -rise_to \[get_clocks \{Eth_Rxc\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Eth_Rxc\}\] -rise_to \[get_clocks \{Eth_Rxc\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Eth_Rxc\}\] -fall_to \[get_clocks \{Eth_Rxc\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Eth_Rxc\}\] -fall_to \[get_clocks \{Eth_Rxc\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Eth_Rxc\}\] -rise_to \[get_clocks \{Eth_Rxc\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Eth_Rxc\}\] -rise_to \[get_clocks \{Eth_Rxc\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Eth_Rxc\}\] -fall_to \[get_clocks \{Eth_Rxc\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Eth_Rxc\}\] -fall_to \[get_clocks \{Eth_Rxc\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Eth_Rxc\}\] -rise_to \[get_clocks \{Eth_Rxc\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Eth_Rxc\}\] -rise_to \[get_clocks \{Eth_Rxc\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Eth_Rxc\}\] -fall_to \[get_clocks \{Eth_Rxc\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Eth_Rxc\}\] -fall_to \[get_clocks \{Eth_Rxc\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "Info: The following assignments are ignored by the derive_clock_uncertainty command" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -setup 0.110 " "Info: Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -setup 0.110 " "Info: Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -setup 0.110 " "Info: Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -setup 0.110 " "Info: Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -hold 0.110 " "Info: Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -hold 0.110 " "Info: Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -hold 0.110 " "Info: Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -hold 0.110 " "Info: Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -setup 0.110 " "Info: Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -setup 0.110 " "Info: Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -setup 0.110 " "Info: Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -setup 0.110 " "Info: Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -hold 0.110 " "Info: Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -hold 0.110 " "Info: Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -hold 0.110 " "Info: Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -hold 0.110 " "Info: Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "" 0 -1}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "Info: The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Rise) 0.000 0.110 " "Info: Setup clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Rise) 0.000 0.110 " "Info: Hold clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Rise) 0.000 0.110 " "Info: Setup clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Rise) 0.000 0.110 " "Info: Hold clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Fall) 0.000 0.110 " "Info: Setup clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Fall) 0.000 0.110 " "Info: Hold clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Fall) 0.000 0.110 " "Info: Setup clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Fall) 0.000 0.110 " "Info: Hold clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Rise) 0.000 0.110 " "Info: Setup clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Rise) 0.000 0.110 " "Info: Hold clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Rise) 0.000 0.110 " "Info: Setup clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Rise) 0.000 0.110 " "Info: Hold clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Fall) 0.000 0.110 " "Info: Setup clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Fall) 0.000 0.110 " "Info: Hold clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Fall) 0.000 0.110 " "Info: Setup clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Fall) 0.000 0.110 " "Info: Hold clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.518 " "Info: Worst-case setup slack is 0.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.518         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic  " "Info:     0.518         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.633         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS  " "Info:     1.633         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.681         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS  " "Info:     1.681         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.909         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     1.909         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.940         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture  " "Info:     1.940         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.094         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS  " "Info:     2.094         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.120         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     2.120         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.142         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS  " "Info:     2.142         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.020         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:     3.020         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.072         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     4.072         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.798         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "Info:     4.798         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.813         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall  " "Info:     4.813         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.861         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall  " "Info:     4.861         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.218         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "Info:     5.218         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.921         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     6.921         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.952         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:    21.952         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.326         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:    29.326         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.116         0.000 Eth_Rxc  " "Info:    30.116         0.000 Eth_Rxc " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.183         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:    39.183         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.931         0.000 altera_reserved_tck  " "Info:    40.931         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.065 " "Info: Worst-case hold slack is -0.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.065        -0.238 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.065        -0.238 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.022        -0.044 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:    -0.022        -0.044 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     0.099         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     0.201         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:     0.278         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341         0.000 Eth_Rxc  " "Info:     0.341         0.000 Eth_Rxc " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:     0.360         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376         0.000 altera_reserved_tck  " "Info:     0.376         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "Info:     0.376         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "Info:     0.412         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     0.448         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.619         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.619         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.365         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture  " "Info:     1.365         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.501         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall  " "Info:     1.501         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.552         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall  " "Info:     1.552         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.655         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS  " "Info:     1.655         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.684         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic  " "Info:     1.684         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.706         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS  " "Info:     1.706         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.994         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS  " "Info:     1.994         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.045         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS  " "Info:     2.045         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.488 " "Info: Worst-case recovery slack is 2.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.488         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     2.488         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.790         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     2.790         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.140         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     3.140         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.108         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "Info:     5.108         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.462         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:     6.462         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.435         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "Info:    12.435         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.081         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:    37.081         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.876         0.000 altera_reserved_tck  " "Info:    47.876         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   93.260         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:    93.260         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.004 " "Info: Worst-case removal slack is 1.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.004         0.000 altera_reserved_tck  " "Info:     1.004         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.012         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     1.012         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.042         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     1.042         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.063         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:     1.063         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.219         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     1.219         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.239         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "Info:     2.239         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.437         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "Info:     2.437         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.462         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     2.462         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.539         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     2.539         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.641 " "Info: Worst-case minimum pulse width slack is 3.641" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.641         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     3.641         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.684         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     3.684         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.684         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "Info:     3.684         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.685         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:     3.685         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.685         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     3.685         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.687         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10  " "Info:     3.687         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.687         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11  " "Info:     3.687         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.687         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14  " "Info:     3.687         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.688         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12  " "Info:     3.688         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.688         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13  " "Info:     3.688         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.688         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15  " "Info:     3.688         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.688         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16  " "Info:     3.688         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.688         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9  " "Info:     3.688         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.690         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1  " "Info:     3.690         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.690         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2  " "Info:     3.690         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.690         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3  " "Info:     3.690         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.690         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4  " "Info:     3.690         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.690         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5  " "Info:     3.690         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.690         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7  " "Info:     3.690         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.690         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8  " "Info:     3.690         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.692         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6  " "Info:     3.692         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.730         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture  " "Info:     3.730         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.730         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic  " "Info:     3.730         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.733         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26  " "Info:     3.733         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.733         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27  " "Info:     3.733         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.733         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30  " "Info:     3.733         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.734         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25  " "Info:     3.734         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.734         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28  " "Info:     3.734         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.734         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29  " "Info:     3.734         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.734         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31  " "Info:     3.734         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.734         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32  " "Info:     3.734         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.736         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17  " "Info:     3.736         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.736         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18  " "Info:     3.736         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.736         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19  " "Info:     3.736         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.736         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20  " "Info:     3.736         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.736         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21  " "Info:     3.736         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.736         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23  " "Info:     3.736         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.736         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24  " "Info:     3.736         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.738         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22  " "Info:     3.738         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000         0.000 Clk125  " "Info:     4.000         0.000 Clk125 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.236         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_Ddr2_Clk_P_mimic_launch_clock  " "Info:     4.236         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_Ddr2_Clk_P_mimic_launch_clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.236         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall  " "Info:     4.236         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.236         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_rise  " "Info:     4.236         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_rise " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.236         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS  " "Info:     4.236         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.236         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS  " "Info:     4.236         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.236         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall  " "Info:     4.236         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.236         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_rise  " "Info:     4.236         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_rise " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.236         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS  " "Info:     4.236         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.236         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS  " "Info:     4.236         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.856         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "Info:     6.856         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.589         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     7.589         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.875         0.000 Clk_in_Mdpx  " "Info:    12.875         0.000 Clk_in_Mdpx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.875         0.000 Clk_out_Mdpx  " "Info:    12.875         0.000 Clk_out_Mdpx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.539         0.000 Eth_Rxc  " "Info:    19.539         0.000 Eth_Rxc " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.630         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:    19.630         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.807         0.000 Clk25  " "Info:    19.807         0.000 Clk25 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.678         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:    24.678         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.493         0.000 altera_reserved_tck  " "Info:    49.493         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.632         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:    49.632         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 124 synchronizer chains. " "Info: Report Metastability: Found 124 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 124 " "Info: Number of Synchronizer Chains Found: 124" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info: Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.882 ns " "Info: Worst Case Available Settling Time: 12.882 ns" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "0" "" "Critical Warning: Read Capture and Write timing analyses may not be valid due to violated timing model assumptions" {  } {  } 1 0 "Read Capture and Write timing analyses may not be valid due to violated timing model assumptions" 0 0 "" 0 -1}
{ "Critical Warning" "0" "" "Critical Warning: See violated timing model assumptions in previous timing analysis above" {  } {  } 1 0 "See violated timing model assumptions in previous timing analysis above" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 1.968 " "Info: Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 1.968" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*\}\] \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*input_cell_h\[*\]\}\]\] " "Info: -to \[remove_from_collection \[remove_from_collection \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*\}\] \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "Info: -npaths 100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "Info: -detail full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Phy (setup)\} " "Info: -panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Phy (setup)\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.360 " "Info: Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.360" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*\}\] \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*input_cell_h\[*\]\}\]\] " "Info: -to \[remove_from_collection \[remove_from_collection \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*\}\] \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "Info: -npaths 100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "Info: -detail full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Phy (hold)\} " "Info: -panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Phy (hold)\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.518 " "Info: Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.518" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{Ddr2_Clk_P\}\] " "Info: -from \[get_keepers \{Ddr2_Clk_P\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*input_cell_h\[*\]\}\] " "Info: -to \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "Info: -npaths 100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "Info: -detail full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Phy (setup 2)\} " "Info: -panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Phy (setup 2)\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 1.684 " "Info: Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 1.684" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{Ddr2_Clk_P\}\] " "Info: -from \[get_keepers \{Ddr2_Clk_P\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*input_cell_h\[*\]\}\] " "Info: -to \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "Info: -npaths 100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "Info: -detail full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Phy (hold 2)\} " "Info: -panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Phy (hold 2)\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 3.140 " "Info: Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 3.140" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*\}\] " "Info: -to \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info: -recovery" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "Info: -npaths 100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "Info: -detail full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Phy Reset (recovery)\} " "Info: -panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Phy Reset (recovery)\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 1.043 " "Info: Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 1.043" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*\}\] " "Info: -to \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info: -removal" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "Info: -npaths 100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "Info: -detail full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Phy Reset (removal)\} " "Info: -panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Phy Reset (removal)\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.518 " "Info: Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.518" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{Ddr2_Clk_P\}\] " "Info: -from \[get_keepers \{Ddr2_Clk_P\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-to * " "Info: -to *" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "Info: -npaths 100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "Info: -detail full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Mimic (setup)\} " "Info: -panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Mimic (setup)\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 44 setup paths (0 violated).  Worst case slack is 4.813 " "Info: Report Timing: Found 44 setup paths (0 violated).  Worst case slack is 4.813" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{Ddr2_A\[0\]\} \{Ddr2_A\[10\]\} \{Ddr2_A\[11\]\} \{Ddr2_A\[12\]\} \{Ddr2_A\[1\]\} \{Ddr2_A\[2\]\} \{Ddr2_A\[3\]\} \{Ddr2_A\[4\]\} \{Ddr2_A\[5\]\} \{Ddr2_A\[6\]\} \{Ddr2_A\[7\]\} \{Ddr2_A\[8\]\} \{Ddr2_A\[9\]\} \{Ddr2_Ba\[0\]\} \{Ddr2_Ba\[1\]\} \{Ddr2_Ba\[2\]\} Ddr2_Cas_N Ddr2_Ras_N Ddr2_We_N Ddr2_Cke Ddr2_Odt Ddr2_Cs_N\}\] " "Info: -to \[get_keepers \{\{Ddr2_A\[0\]\} \{Ddr2_A\[10\]\} \{Ddr2_A\[11\]\} \{Ddr2_A\[12\]\} \{Ddr2_A\[1\]\} \{Ddr2_A\[2\]\} \{Ddr2_A\[3\]\} \{Ddr2_A\[4\]\} \{Ddr2_A\[5\]\} \{Ddr2_A\[6\]\} \{Ddr2_A\[7\]\} \{Ddr2_A\[8\]\} \{Ddr2_A\[9\]\} \{Ddr2_Ba\[0\]\} \{Ddr2_Ba\[1\]\} \{Ddr2_Ba\[2\]\} Ddr2_Cas_N Ddr2_Ras_N Ddr2_We_N Ddr2_Cke Ddr2_Odt Ddr2_Cs_N\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "Info: -npaths 100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "Info: -detail full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Address Command (setup)\} " "Info: -panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Address Command (setup)\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 44 hold paths (0 violated).  Worst case slack is 1.501 " "Info: Report Timing: Found 44 hold paths (0 violated).  Worst case slack is 1.501" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{Ddr2_A\[0\]\} \{Ddr2_A\[10\]\} \{Ddr2_A\[11\]\} \{Ddr2_A\[12\]\} \{Ddr2_A\[1\]\} \{Ddr2_A\[2\]\} \{Ddr2_A\[3\]\} \{Ddr2_A\[4\]\} \{Ddr2_A\[5\]\} \{Ddr2_A\[6\]\} \{Ddr2_A\[7\]\} \{Ddr2_A\[8\]\} \{Ddr2_A\[9\]\} \{Ddr2_Ba\[0\]\} \{Ddr2_Ba\[1\]\} \{Ddr2_Ba\[2\]\} Ddr2_Cas_N Ddr2_Ras_N Ddr2_We_N Ddr2_Cke Ddr2_Odt Ddr2_Cs_N\}\] " "Info: -to \[get_keepers \{\{Ddr2_A\[0\]\} \{Ddr2_A\[10\]\} \{Ddr2_A\[11\]\} \{Ddr2_A\[12\]\} \{Ddr2_A\[1\]\} \{Ddr2_A\[2\]\} \{Ddr2_A\[3\]\} \{Ddr2_A\[4\]\} \{Ddr2_A\[5\]\} \{Ddr2_A\[6\]\} \{Ddr2_A\[7\]\} \{Ddr2_A\[8\]\} \{Ddr2_A\[9\]\} \{Ddr2_Ba\[0\]\} \{Ddr2_Ba\[1\]\} \{Ddr2_Ba\[2\]\} Ddr2_Cas_N Ddr2_Ras_N Ddr2_We_N Ddr2_Cke Ddr2_Odt Ddr2_Cs_N\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "Info: -npaths 100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "Info: -detail full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Address Command (hold)\} " "Info: -panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Address Command (hold)\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.633 " "Info: Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.633" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{Ddr2_Dqs\[0\]\} \{Ddr2_Dqs\[1\]\}\}\] " "Info: -to \[get_ports \{\{Ddr2_Dqs\[0\]\} \{Ddr2_Dqs\[1\]\}\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "Info: -npaths 100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "Info: -detail full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy DQS vs CK (setup)\} " "Info: -panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy DQS vs CK (setup)\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.655 " "Info: Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.655" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{Ddr2_Dqs\[0\]\} \{Ddr2_Dqs\[1\]\}\}\] " "Info: -to \[get_ports \{\{Ddr2_Dqs\[0\]\} \{Ddr2_Dqs\[1\]\}\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "Info: -npaths 100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "Info: -detail full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy DQS vs CK (hold)\} " "Info: -panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy DQS vs CK (hold)\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info:                                                          setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Address Command (Slow 1200mV 0C Model)                \|  4.813  1.501" {  } {  } 0 0 "Address Command (Slow 1200mV 0C Model)                \|  4.813  1.501" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: DQS vs CK (Slow 1200mV 0C Model)                      \|  1.633  1.655" {  } {  } 0 0 "DQS vs CK (Slow 1200mV 0C Model)                      \|  1.633  1.655" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Mimic (Slow 1200mV 0C Model)                          \|  0.518       " {  } {  } 0 0 "Mimic (Slow 1200mV 0C Model)                          \|  0.518       " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Phy (Slow 1200mV 0C Model)                            \|  0.518  0.360" {  } {  } 0 0 "Phy (Slow 1200mV 0C Model)                            \|  0.518  0.360" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Phy Reset (Slow 1200mV 0C Model)                      \|  3.140  1.043" {  } {  } 0 0 "Phy Reset (Slow 1200mV 0C Model)                      \|  3.140  1.043" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Read Capture (Slow 1200mV 0C Model)                   \|  0.593  0.608" {  } {  } 0 0 "Read Capture (Slow 1200mV 0C Model)                   \|  0.593  0.608" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Write (Slow 1200mV 0C Model)                          \|  1.084  0.753" {  } {  } 0 0 "Write (Slow 1200mV 0C Model)                          \|  1.084  0.753" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_dc_reg:stat_ready_dc_reg\|q1 " "Warning: Node: Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_dc_reg:stat_ready_dc_reg\|q1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_dc_reg:stat_ack_dc_reg\|q1 " "Warning: Node: Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_dc_reg:stat_ack_dc_reg\|q1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_dc_reg:tx_start_dc_reg\|q1 " "Warning: Node: Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_dc_reg:tx_start_dc_reg\|q1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_dc_reg:rx_busy_dc_reg\|q1 " "Warning: Node: Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_dc_reg:rx_busy_dc_reg\|q1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_En:u_Input_En\|Out_Clk " "Warning: Node: Rx_Data_Medipix:u_Rx_Data_Medipix\|Input_En:u_Input_En\|Out_Clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout " "Info: Cell: u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout " "Info: Cell: u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -setup 0.130 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -setup 0.130" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -setup 0.130 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -setup 0.130" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -setup 0.130 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -setup 0.130" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -setup 0.130 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -setup 0.130" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -setup 0.130 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -setup 0.130" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -setup 0.130 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -setup 0.130" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -setup 0.130 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -setup 0.130" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -setup 0.130 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -setup 0.130" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Eth_Rxc\}\] -rise_to \[get_clocks \{Eth_Rxc\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Eth_Rxc\}\] -rise_to \[get_clocks \{Eth_Rxc\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Eth_Rxc\}\] -fall_to \[get_clocks \{Eth_Rxc\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Eth_Rxc\}\] -fall_to \[get_clocks \{Eth_Rxc\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Eth_Rxc\}\] -rise_to \[get_clocks \{Eth_Rxc\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Eth_Rxc\}\] -rise_to \[get_clocks \{Eth_Rxc\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Eth_Rxc\}\] -fall_to \[get_clocks \{Eth_Rxc\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Eth_Rxc\}\] -fall_to \[get_clocks \{Eth_Rxc\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Eth_Rxc\}\] -rise_to \[get_clocks \{Eth_Rxc\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Eth_Rxc\}\] -rise_to \[get_clocks \{Eth_Rxc\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Eth_Rxc\}\] -fall_to \[get_clocks \{Eth_Rxc\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Eth_Rxc\}\] -fall_to \[get_clocks \{Eth_Rxc\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Eth_Rxc\}\] -rise_to \[get_clocks \{Eth_Rxc\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Eth_Rxc\}\] -rise_to \[get_clocks \{Eth_Rxc\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Eth_Rxc\}\] -fall_to \[get_clocks \{Eth_Rxc\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Eth_Rxc\}\] -fall_to \[get_clocks \{Eth_Rxc\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "Info: The following assignments are ignored by the derive_clock_uncertainty command" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -setup 0.110 " "Info: Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -setup 0.110 " "Info: Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -setup 0.110 " "Info: Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -setup 0.110 " "Info: Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -hold 0.110 " "Info: Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -hold 0.110 " "Info: Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -hold 0.110 " "Info: Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -hold 0.110 " "Info: Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -setup 0.110 " "Info: Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -setup 0.110 " "Info: Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -setup 0.110 " "Info: Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -setup 0.110 " "Info: Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -hold 0.110 " "Info: Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -hold 0.110 " "Info: Ignored: set_clock_uncertainty -rise_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -hold 0.110 " "Info: Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -hold 0.110 " "Info: Ignored: set_clock_uncertainty -fall_from \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "" 0 -1}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "Info: The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Rise) 0.000 0.110 " "Info: Setup clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Rise) 0.000 0.110 " "Info: Hold clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Rise) 0.000 0.110 " "Info: Setup clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Rise) 0.000 0.110 " "Info: Hold clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Fall) 0.000 0.110 " "Info: Setup clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Fall) 0.000 0.110 " "Info: Hold clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Fall) 0.000 0.110 " "Info: Setup clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Fall) 0.000 0.110 " "Info: Hold clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Rise) 0.000 0.110 " "Info: Setup clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Rise) 0.000 0.110 " "Info: Hold clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Rise) 0.000 0.110 " "Info: Setup clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Rise) 0.000 0.110 " "Info: Hold clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Fall) 0.000 0.110 " "Info: Setup clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Fall) 0.000 0.110 " "Info: Hold clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Fall) 0.000 0.110 " "Info: Setup clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Fall) 0.000 0.110 " "Info: Hold clock transfer from u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_dqsout_Ddr2_Dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 0 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.521 " "Info: Worst-case setup slack is 1.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.521         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic  " "Info:     1.521         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.775         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS  " "Info:     1.775         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.779         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS  " "Info:     1.779         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.173         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS  " "Info:     2.173         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.177         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS  " "Info:     2.177         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.002         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture  " "Info:     3.002         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.483         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:     3.483         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.894         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     3.894         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.097         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     5.097         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.200         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall  " "Info:     5.200         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.204         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall  " "Info:     5.204         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.383         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     6.383         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.601         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "Info:     6.601         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.657         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "Info:     6.657         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.508         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     7.508         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.358         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:    23.358         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.047         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:    35.047         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.428         0.000 Eth_Rxc  " "Info:    35.428         0.000 Eth_Rxc " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.035         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:    45.035         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.051         0.000 altera_reserved_tck  " "Info:    46.051         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.034 " "Info: Worst-case hold slack is -0.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.034        -0.196 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.034        -0.196 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.017        -0.033 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:    -0.017        -0.033 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.034         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     0.034         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.068         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:     0.068         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.075         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     0.075         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.109         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:     0.109         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123         0.000 Eth_Rxc  " "Info:     0.123         0.000 Eth_Rxc " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "Info:     0.160         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161         0.000 altera_reserved_tck  " "Info:     0.161         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "Info:     0.163         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     0.173         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.242         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.744         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture  " "Info:     0.744         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.774         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic  " "Info:     0.774         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.376         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall  " "Info:     1.376         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.379         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall  " "Info:     1.379         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.738         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS  " "Info:     1.738         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.741         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS  " "Info:     1.741         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.138         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS  " "Info:     2.138         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.141         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS  " "Info:     2.141         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.445 " "Info: Worst-case recovery slack is 4.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.445         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     4.445         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.175         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     5.175         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.329         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     5.329         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.455         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "Info:     6.455         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.221         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:     7.221         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.194         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "Info:    14.194         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.578         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:    38.578         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.177         0.000 altera_reserved_tck  " "Info:    49.177         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.340         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:    96.340         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.466 " "Info: Worst-case removal slack is 0.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     0.466         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468         0.000 altera_reserved_tck  " "Info:     0.468         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.474         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:     0.477         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.541         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     0.541         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.078         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "Info:     1.078         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.148         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "Info:     1.148         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.166         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     1.166         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.355         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     1.355         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.753 " "Info: Worst-case minimum pulse width slack is 3.753" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.753         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     3.753         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.753         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:     3.753         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.773         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17  " "Info:     3.773         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_17 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.773         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18  " "Info:     3.773         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_18 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.773         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19  " "Info:     3.773         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_19 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.773         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20  " "Info:     3.773         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_20 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.773         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21  " "Info:     3.773         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_21 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.773         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22  " "Info:     3.773         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_22 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.773         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24  " "Info:     3.773         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_24 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.774         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23  " "Info:     3.774         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_23 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.774         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30  " "Info:     3.774         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_30 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.775         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25  " "Info:     3.775         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_25 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.775         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26  " "Info:     3.775         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_26 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.775         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27  " "Info:     3.775         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_27 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.775         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28  " "Info:     3.775         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_28 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.775         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29  " "Info:     3.775         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_29 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.775         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31  " "Info:     3.775         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.775         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32  " "Info:     3.775         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_32 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.777         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     3.777         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.778         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture  " "Info:     3.778         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_capture " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.778         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic  " "Info:     3.778         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ddr_mimic " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.780         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "Info:     3.780         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.781         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     3.781         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.781         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10  " "Info:     3.781         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_10 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.781         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11  " "Info:     3.781         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_11 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.781         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12  " "Info:     3.781         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_12 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.781         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13  " "Info:     3.781         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_13 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.781         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15  " "Info:     3.781         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_15 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.781         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16  " "Info:     3.781         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_16 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.781         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9  " "Info:     3.781         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_9 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.782         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14  " "Info:     3.782         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_14 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.782         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7  " "Info:     3.782         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_7 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.783         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1  " "Info:     3.783         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.783         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2  " "Info:     3.783         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.783         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3  " "Info:     3.783         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_3 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.783         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4  " "Info:     3.783         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_4 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.783         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5  " "Info:     3.783         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_5 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.783         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6  " "Info:     3.783         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_6 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.783         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8  " "Info:     3.783         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_dq_8 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000         0.000 Clk125  " "Info:     4.000         0.000 Clk125 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.667         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_Ddr2_Clk_P_mimic_launch_clock  " "Info:     4.667         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_Ddr2_Clk_P_mimic_launch_clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.667         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall  " "Info:     4.667         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_fall " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.667         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_rise  " "Info:     4.667         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_ac_rise " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.667         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS  " "Info:     4.667         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDQSS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.667         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS  " "Info:     4.667         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_n_Ddr2_Clk_N_tDSS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.667         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall  " "Info:     4.667         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_fall " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.667         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_rise  " "Info:     4.667         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_ac_rise " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.667         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS  " "Info:     4.667         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDQSS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.667         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS  " "Info:     4.667         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_ck_p_Ddr2_Clk_P_tDSS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.951         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "Info:     6.951         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.748         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     7.748         0.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.620         0.000 Clk_out_Mdpx  " "Info:    13.620         0.000 Clk_out_Mdpx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.717         0.000 Clk_in_Mdpx  " "Info:    13.717         0.000 Clk_in_Mdpx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.741         0.000 Eth_Rxc  " "Info:    19.741         0.000 Eth_Rxc " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.754         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:    19.754         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.951         0.000 Clk25  " "Info:    19.951         0.000 Clk25 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.756         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:    24.756         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.429         0.000 altera_reserved_tck  " "Info:    49.429         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.757         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:    49.757         0.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 124 synchronizer chains. " "Info: Report Metastability: Found 124 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 124 " "Info: Number of Synchronizer Chains Found: 124" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info: Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.561 ns " "Info: Worst Case Available Settling Time: 14.561 ns" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "0" "" "Critical Warning: Read Capture and Write timing analyses may not be valid due to violated timing model assumptions" {  } {  } 1 0 "Read Capture and Write timing analyses may not be valid due to violated timing model assumptions" 0 0 "" 0 -1}
{ "Critical Warning" "0" "" "Critical Warning: See violated timing model assumptions in previous timing analysis above" {  } {  } 1 0 "See violated timing model assumptions in previous timing analysis above" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 3.483 " "Info: Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 3.483" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*\}\] \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*input_cell_h\[*\]\}\]\] " "Info: -to \[remove_from_collection \[remove_from_collection \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*\}\] \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "Info: -npaths 100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "Info: -detail full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Phy (setup)\} " "Info: -panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Phy (setup)\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.109 " "Info: Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.109" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*\}\] \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*input_cell_h\[*\]\}\]\] " "Info: -to \[remove_from_collection \[remove_from_collection \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*\}\] \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "Info: -npaths 100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "Info: -detail full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Phy (hold)\} " "Info: -panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Phy (hold)\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.521 " "Info: Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.521" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{Ddr2_Clk_P\}\] " "Info: -from \[get_keepers \{Ddr2_Clk_P\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*input_cell_h\[*\]\}\] " "Info: -to \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "Info: -npaths 100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "Info: -detail full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Phy (setup 2)\} " "Info: -panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Phy (setup 2)\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 0.774 " "Info: Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 0.774" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{Ddr2_Clk_P\}\] " "Info: -from \[get_keepers \{Ddr2_Clk_P\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*input_cell_h\[*\]\}\] " "Info: -to \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "Info: -npaths 100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "Info: -detail full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Phy (hold 2)\} " "Info: -panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Phy (hold 2)\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 4.445 " "Info: Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 4.445" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*\}\] " "Info: -to \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info: -recovery" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "Info: -npaths 100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "Info: -detail full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Phy Reset (recovery)\} " "Info: -panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Phy Reset (recovery)\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.466 " "Info: Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.466" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*\}\] " "Info: -to \[get_registers \{Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info: -removal" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "Info: -npaths 100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "Info: -detail full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Phy Reset (removal)\} " "Info: -panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Phy Reset (removal)\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.521 " "Info: Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.521" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{Ddr2_Clk_P\}\] " "Info: -from \[get_keepers \{Ddr2_Clk_P\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-to * " "Info: -to *" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "Info: -npaths 100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "Info: -detail full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Mimic (setup)\} " "Info: -panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Mimic (setup)\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 44 setup paths (0 violated).  Worst case slack is 5.200 " "Info: Report Timing: Found 44 setup paths (0 violated).  Worst case slack is 5.200" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{Ddr2_A\[0\]\} \{Ddr2_A\[10\]\} \{Ddr2_A\[11\]\} \{Ddr2_A\[12\]\} \{Ddr2_A\[1\]\} \{Ddr2_A\[2\]\} \{Ddr2_A\[3\]\} \{Ddr2_A\[4\]\} \{Ddr2_A\[5\]\} \{Ddr2_A\[6\]\} \{Ddr2_A\[7\]\} \{Ddr2_A\[8\]\} \{Ddr2_A\[9\]\} \{Ddr2_Ba\[0\]\} \{Ddr2_Ba\[1\]\} \{Ddr2_Ba\[2\]\} Ddr2_Cas_N Ddr2_Ras_N Ddr2_We_N Ddr2_Cke Ddr2_Odt Ddr2_Cs_N\}\] " "Info: -to \[get_keepers \{\{Ddr2_A\[0\]\} \{Ddr2_A\[10\]\} \{Ddr2_A\[11\]\} \{Ddr2_A\[12\]\} \{Ddr2_A\[1\]\} \{Ddr2_A\[2\]\} \{Ddr2_A\[3\]\} \{Ddr2_A\[4\]\} \{Ddr2_A\[5\]\} \{Ddr2_A\[6\]\} \{Ddr2_A\[7\]\} \{Ddr2_A\[8\]\} \{Ddr2_A\[9\]\} \{Ddr2_Ba\[0\]\} \{Ddr2_Ba\[1\]\} \{Ddr2_Ba\[2\]\} Ddr2_Cas_N Ddr2_Ras_N Ddr2_We_N Ddr2_Cke Ddr2_Odt Ddr2_Cs_N\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "Info: -npaths 100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "Info: -detail full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Address Command (setup)\} " "Info: -panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Address Command (setup)\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 44 hold paths (0 violated).  Worst case slack is 1.376 " "Info: Report Timing: Found 44 hold paths (0 violated).  Worst case slack is 1.376" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{Ddr2_A\[0\]\} \{Ddr2_A\[10\]\} \{Ddr2_A\[11\]\} \{Ddr2_A\[12\]\} \{Ddr2_A\[1\]\} \{Ddr2_A\[2\]\} \{Ddr2_A\[3\]\} \{Ddr2_A\[4\]\} \{Ddr2_A\[5\]\} \{Ddr2_A\[6\]\} \{Ddr2_A\[7\]\} \{Ddr2_A\[8\]\} \{Ddr2_A\[9\]\} \{Ddr2_Ba\[0\]\} \{Ddr2_Ba\[1\]\} \{Ddr2_Ba\[2\]\} Ddr2_Cas_N Ddr2_Ras_N Ddr2_We_N Ddr2_Cke Ddr2_Odt Ddr2_Cs_N\}\] " "Info: -to \[get_keepers \{\{Ddr2_A\[0\]\} \{Ddr2_A\[10\]\} \{Ddr2_A\[11\]\} \{Ddr2_A\[12\]\} \{Ddr2_A\[1\]\} \{Ddr2_A\[2\]\} \{Ddr2_A\[3\]\} \{Ddr2_A\[4\]\} \{Ddr2_A\[5\]\} \{Ddr2_A\[6\]\} \{Ddr2_A\[7\]\} \{Ddr2_A\[8\]\} \{Ddr2_A\[9\]\} \{Ddr2_Ba\[0\]\} \{Ddr2_Ba\[1\]\} \{Ddr2_Ba\[2\]\} Ddr2_Cas_N Ddr2_Ras_N Ddr2_We_N Ddr2_Cke Ddr2_Odt Ddr2_Cs_N\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "Info: -npaths 100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "Info: -detail full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Address Command (hold)\} " "Info: -panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy Address Command (hold)\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.775 " "Info: Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.775" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{Ddr2_Dqs\[0\]\} \{Ddr2_Dqs\[1\]\}\}\] " "Info: -to \[get_ports \{\{Ddr2_Dqs\[0\]\} \{Ddr2_Dqs\[1\]\}\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "Info: -npaths 100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "Info: -detail full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy DQS vs CK (setup)\} " "Info: -panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy DQS vs CK (setup)\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.738 " "Info: Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.738" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{Ddr2_Dqs\[0\]\} \{Ddr2_Dqs\[1\]\}\}\] " "Info: -to \[get_ports \{\{Ddr2_Dqs\[0\]\} \{Ddr2_Dqs\[1\]\}\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "Info: -npaths 100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "Info: -detail full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy DQS vs CK (hold)\} " "Info: -panel_name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy DQS vs CK (hold)\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info:                                                          setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Address Command (Fast 1200mV 0C Model)                \|  5.200  1.376" {  } {  } 0 0 "Address Command (Fast 1200mV 0C Model)                \|  5.200  1.376" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: DQS vs CK (Fast 1200mV 0C Model)                      \|  1.775  1.738" {  } {  } 0 0 "DQS vs CK (Fast 1200mV 0C Model)                      \|  1.775  1.738" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Mimic (Fast 1200mV 0C Model)                          \|  1.521       " {  } {  } 0 0 "Mimic (Fast 1200mV 0C Model)                          \|  1.521       " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Phy (Fast 1200mV 0C Model)                            \|  1.521  0.109" {  } {  } 0 0 "Phy (Fast 1200mV 0C Model)                            \|  1.521  0.109" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Phy Reset (Fast 1200mV 0C Model)                      \|  4.445  0.466" {  } {  } 0 0 "Phy Reset (Fast 1200mV 0C Model)                      \|  4.445  0.466" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Read Capture (Fast 1200mV 0C Model)                   \|  0.824  0.839" {  } {  } 0 0 "Read Capture (Fast 1200mV 0C Model)                   \|  0.824  0.839" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Write (Fast 1200mV 0C Model)                          \|  1.154  0.817" {  } {  } 0 0 "Write (Fast 1200mV 0C Model)                          \|  1.154  0.817" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 61 s Quartus II 64-Bit " "Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "812 " "Info: Peak virtual memory: 812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 10:17:13 2014 " "Info: Processing ended: Mon Jun 30 10:17:13 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:54 " "Info: Elapsed time: 00:01:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:04 " "Info: Total CPU time (on all processors): 00:02:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 486 s " "Info: Quartus II Full Compilation was successful. 0 errors, 486 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
