-- Quartus II VHDL Template
-- Basic Shift Register

library ieee;
use ieee.std_logic_1164.all;

entity shiftregl is

	port 
	(
		sl_in	    : in unsigned std_logic_vector(7 Downto 0);
		sl_out	: out unsigned std_logic_vector(7 downto 0);
	);

end entity;

architecture rtl of shiftreg1 is
begin

	sl_out <= shift_left(sl_in, 1);

end rtl;
