{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741381445700 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741381445711 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 07 16:04:05 2025 " "Processing started: Fri Mar 07 16:04:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741381445711 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741381445711 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sls_8bit_alu_struc_v -c sls_8bit_alu_struc_v " "Command: quartus_map --read_settings_files=on --write_settings_files=off sls_8bit_alu_struc_v -c sls_8bit_alu_struc_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741381445711 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741381446214 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741381446214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_alu_struc_v.v 1 1 " "Found 1 design units, including 1 entities, in source file sls_8bit_alu_struc_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_alu_struc_v " "Found entity 1: sls_8bit_alu_struc_v" {  } { { "sls_8bit_alu_struc_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_v_restored/sls_8bit_alu_struc_v/sls_8bit_alu_struc_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741381453425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741381453425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_mux2to1_v.v 1 1 " "Found 1 design units, including 1 entities, in source file sls_nbit_mux2to1_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_mux2to1_v " "Found entity 1: sls_nbit_mux2to1_v" {  } { { "sls_nbit_mux2to1_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_v_restored/sls_8bit_alu_struc_v/sls_nbit_mux2to1_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741381453429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741381453429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_mux4to1_v.v 1 1 " "Found 1 design units, including 1 entities, in source file sls_nbit_mux4to1_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_mux4to1_v " "Found entity 1: sls_nbit_mux4to1_v" {  } { { "sls_nbit_mux4to1_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_v_restored/sls_8bit_alu_struc_v/sls_nbit_mux4to1_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741381453434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741381453434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_add_sub_v.v 1 1 " "Found 1 design units, including 1 entities, in source file sls_nbit_add_sub_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_add_sub_v " "Found entity 1: sls_nbit_add_sub_v" {  } { { "sls_nbit_add_sub_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_v_restored/sls_8bit_alu_struc_v/sls_nbit_add_sub_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741381453439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741381453439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_arith_unit_v.v 1 1 " "Found 1 design units, including 1 entities, in source file sls_8bit_arith_unit_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_arith_unit_v " "Found entity 1: sls_8bit_arith_unit_v" {  } { { "sls_8bit_arith_unit_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_v_restored/sls_8bit_alu_struc_v/sls_8bit_arith_unit_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741381453446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741381453446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_logic_unit_v.v 1 1 " "Found 1 design units, including 1 entities, in source file sls_8bit_logic_unit_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_logic_unit_v " "Found entity 1: sls_8bit_logic_unit_v" {  } { { "sls_8bit_logic_unit_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_v_restored/sls_8bit_alu_struc_v/sls_8bit_logic_unit_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741381453451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741381453451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_sr_unit_v.v 1 1 " "Found 1 design units, including 1 entities, in source file sls_8bit_sr_unit_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_sr_unit_v " "Found entity 1: sls_8bit_sr_unit_v" {  } { { "sls_8bit_sr_unit_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_v_restored/sls_8bit_alu_struc_v/sls_8bit_sr_unit_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741381453456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741381453456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_const_unit_v.v 1 1 " "Found 1 design units, including 1 entities, in source file sls_8bit_const_unit_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_const_unit_v " "Found entity 1: sls_8bit_const_unit_v" {  } { { "sls_8bit_const_unit_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_v_restored/sls_8bit_alu_struc_v/sls_8bit_const_unit_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741381453461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741381453461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_alu_struc_v_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sls_8bit_alu_struc_v_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_alu_struc_v_tb " "Found entity 1: sls_8bit_alu_struc_v_tb" {  } { { "sls_8bit_alu_struc_v_tb.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_v_restored/sls_8bit_alu_struc_v/sls_8bit_alu_struc_v_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741381453467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741381453467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_alu_fpga_emulation.v 1 1 " "Found 1 design units, including 1 entities, in source file sls_alu_fpga_emulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 sls_alu_fpga_emulation " "Found entity 1: sls_alu_fpga_emulation" {  } { { "sls_alu_fpga_emulation.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_v_restored/sls_8bit_alu_struc_v/sls_alu_fpga_emulation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741381453472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741381453472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rlc3 sls_8bit_sr_unit_v.v(24) " "Verilog HDL Implicit Net warning at sls_8bit_sr_unit_v.v(24): created implicit net for \"rlc3\"" {  } { { "sls_8bit_sr_unit_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_v_restored/sls_8bit_alu_struc_v/sls_8bit_sr_unit_v.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741381453472 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sls_alu_fpga_emulation " "Elaborating entity \"sls_alu_fpga_emulation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741381453502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_8bit_alu_struc_v sls_8bit_alu_struc_v:mut " "Elaborating entity \"sls_8bit_alu_struc_v\" for hierarchy \"sls_8bit_alu_struc_v:mut\"" {  } { { "sls_alu_fpga_emulation.v" "mut" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_v_restored/sls_8bit_alu_struc_v/sls_alu_fpga_emulation.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741381453505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nbit_mux4to1_v sls_8bit_alu_struc_v:mut\|sls_nbit_mux4to1_v:result_mux " "Elaborating entity \"sls_nbit_mux4to1_v\" for hierarchy \"sls_8bit_alu_struc_v:mut\|sls_nbit_mux4to1_v:result_mux\"" {  } { { "sls_8bit_alu_struc_v.v" "result_mux" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_v_restored/sls_8bit_alu_struc_v/sls_8bit_alu_struc_v.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741381453508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nbit_mux2to1_v sls_8bit_alu_struc_v:mut\|sls_nbit_mux4to1_v:result_mux\|sls_nbit_mux2to1_v:lower_bits_mux " "Elaborating entity \"sls_nbit_mux2to1_v\" for hierarchy \"sls_8bit_alu_struc_v:mut\|sls_nbit_mux4to1_v:result_mux\|sls_nbit_mux2to1_v:lower_bits_mux\"" {  } { { "sls_nbit_mux4to1_v.v" "lower_bits_mux" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_v_restored/sls_8bit_alu_struc_v/sls_nbit_mux4to1_v.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741381453510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_8bit_arith_unit_v sls_8bit_alu_struc_v:mut\|sls_8bit_arith_unit_v:arith_unit " "Elaborating entity \"sls_8bit_arith_unit_v\" for hierarchy \"sls_8bit_alu_struc_v:mut\|sls_8bit_arith_unit_v:arith_unit\"" {  } { { "sls_8bit_alu_struc_v.v" "arith_unit" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_v_restored/sls_8bit_alu_struc_v/sls_8bit_alu_struc_v.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741381453514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nbit_add_sub_v sls_8bit_alu_struc_v:mut\|sls_8bit_arith_unit_v:arith_unit\|sls_nbit_add_sub_v:addersub " "Elaborating entity \"sls_nbit_add_sub_v\" for hierarchy \"sls_8bit_alu_struc_v:mut\|sls_8bit_arith_unit_v:arith_unit\|sls_nbit_add_sub_v:addersub\"" {  } { { "sls_8bit_arith_unit_v.v" "addersub" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_v_restored/sls_8bit_alu_struc_v/sls_8bit_arith_unit_v.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741381453518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_8bit_logic_unit_v sls_8bit_alu_struc_v:mut\|sls_8bit_logic_unit_v:logic_unit " "Elaborating entity \"sls_8bit_logic_unit_v\" for hierarchy \"sls_8bit_alu_struc_v:mut\|sls_8bit_logic_unit_v:logic_unit\"" {  } { { "sls_8bit_alu_struc_v.v" "logic_unit" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_v_restored/sls_8bit_alu_struc_v/sls_8bit_alu_struc_v.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741381453522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_8bit_sr_unit_v sls_8bit_alu_struc_v:mut\|sls_8bit_sr_unit_v:sr_unit " "Elaborating entity \"sls_8bit_sr_unit_v\" for hierarchy \"sls_8bit_alu_struc_v:mut\|sls_8bit_sr_unit_v:sr_unit\"" {  } { { "sls_8bit_alu_struc_v.v" "sr_unit" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_v_restored/sls_8bit_alu_struc_v/sls_8bit_alu_struc_v.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741381453527 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 sls_8bit_sr_unit_v.v(20) " "Verilog HDL assignment warning at sls_8bit_sr_unit_v.v(20): truncated value with size 9 to match size of target (8)" {  } { { "sls_8bit_sr_unit_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_v_restored/sls_8bit_alu_struc_v/sls_8bit_sr_unit_v.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741381453528 "|sls_alu_fpga_emulation|sls_8bit_alu_struc_v:mut|sls_8bit_sr_unit_v:sr_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 sls_8bit_sr_unit_v.v(21) " "Verilog HDL assignment warning at sls_8bit_sr_unit_v.v(21): truncated value with size 10 to match size of target (8)" {  } { { "sls_8bit_sr_unit_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_v_restored/sls_8bit_alu_struc_v/sls_8bit_sr_unit_v.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741381453528 "|sls_alu_fpga_emulation|sls_8bit_alu_struc_v:mut|sls_8bit_sr_unit_v:sr_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 sls_8bit_sr_unit_v.v(25) " "Verilog HDL assignment warning at sls_8bit_sr_unit_v.v(25): truncated value with size 8 to match size of target (1)" {  } { { "sls_8bit_sr_unit_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_v_restored/sls_8bit_alu_struc_v/sls_8bit_sr_unit_v.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741381453528 "|sls_alu_fpga_emulation|sls_8bit_alu_struc_v:mut|sls_8bit_sr_unit_v:sr_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_8bit_const_unit_v sls_8bit_alu_struc_v:mut\|sls_8bit_const_unit_v:const_unit " "Elaborating entity \"sls_8bit_const_unit_v\" for hierarchy \"sls_8bit_alu_struc_v:mut\|sls_8bit_const_unit_v:const_unit\"" {  } { { "sls_8bit_alu_struc_v.v" "const_unit" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_v_restored/sls_8bit_alu_struc_v/sls_8bit_alu_struc_v.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741381453539 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1741381453882 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741381453964 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741381454356 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741381454356 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741381454388 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741381454388 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741381454388 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741381454388 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741381454399 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 07 16:04:14 2025 " "Processing ended: Fri Mar 07 16:04:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741381454399 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741381454399 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741381454399 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741381454399 ""}
