<stg><name>receive4AIE.1_Pipeline_VITIS_LOOP_76_2</name>


<trans_list>

<trans id="74" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_02 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_02"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="128" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %data_temp = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_temp"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
newFuncRoot:2 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %sweep_rx0_0_V_data_V, i16 %sweep_rx0_0_V_keep_V, i16 %sweep_rx0_0_V_strb_V, i1 0, i1 %sweep_rx0_0_V_last_V, i1 0, i1 0, void @empty_14

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %receive_fifo_0, i64 666, i64 11, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %sweep_rx0_0_V_data_V, i16 %sweep_rx0_0_V_keep_V, i16 %sweep_rx0_0_V_strb_V, i1 %sweep_rx0_0_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %receive_fifo_0, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="128">
<![CDATA[
newFuncRoot:6 %muxLogicCE_to_data_temp_10_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_data_temp_10_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="1">
<![CDATA[
newFuncRoot:7 %data_temp_10_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %data_temp_10

]]></Node>
<StgValue><ssdm name="data_temp_10_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="128">
<![CDATA[
newFuncRoot:8 %muxLogicCE_to_data_temp_9_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_data_temp_9_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="1">
<![CDATA[
newFuncRoot:9 %data_temp_9_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %data_temp_9

]]></Node>
<StgValue><ssdm name="data_temp_9_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="128">
<![CDATA[
newFuncRoot:10 %muxLogicData_to_store_ln65 = muxlogic i128 %data_temp_9_read

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln65"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="128">
<![CDATA[
newFuncRoot:11 %muxLogicAddr_to_store_ln65 = muxlogic i128 %data_temp

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln65"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:12 %store_ln65 = store i128 %data_temp_9_read, i128 %data_temp

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="128">
<![CDATA[
newFuncRoot:13 %muxLogicData_to_store_ln65 = muxlogic i128 %data_temp_10_read

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln65"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="128">
<![CDATA[
newFuncRoot:14 %muxLogicAddr_to_store_ln65 = muxlogic i128 %data_temp_12_out

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln65"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:15 %store_ln65 = store i128 %data_temp_10_read, i128 %data_temp_12_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="6">
<![CDATA[
newFuncRoot:16 %muxLogicData_to_store_ln76 = muxlogic i6 1

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln76"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="6">
<![CDATA[
newFuncRoot:17 %muxLogicAddr_to_store_ln76 = muxlogic i6 %j_02

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln76"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:18 %store_ln76 = store i6 1, i6 %j_02

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:19 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="6">
<![CDATA[
for.inc:0 %MuxLogicAddr_to_j = muxlogic i6 %j_02

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_j"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc:1 %j = load i6 %j_02

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc:2 %icmp_ln76 = icmp_eq  i6 %j, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln76 = br i1 %icmp_ln76, void %for.inc.split, void %for.inc70.exitStub

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.split:4 %j_9 = add i6 %j, i6 1

]]></Node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="6">
<![CDATA[
for.inc.split:5 %trunc_ln76 = trunc i6 %j

]]></Node>
<StgValue><ssdm name="trunc_ln76"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0">
<![CDATA[
for.inc.split:9 %muxLogicCE_to_empty = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_empty"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="161" op_0_bw="161" op_1_bw="128" op_2_bw="1" op_3_bw="16" op_4_bw="16" op_5_bw="1">
<![CDATA[
for.inc.split:10 %empty = read i161 @_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %sweep_rx0_0_V_data_V, i16 %sweep_rx0_0_V_keep_V, i16 %sweep_rx0_0_V_strb_V, i1 %sweep_rx0_0_V_last_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="128" op_0_bw="161">
<![CDATA[
for.inc.split:11 %tmp_data = extractvalue i161 %empty

]]></Node>
<StgValue><ssdm name="tmp_data"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="128">
<![CDATA[
for.inc.split:12 %trunc_ln79 = trunc i128 %tmp_data

]]></Node>
<StgValue><ssdm name="trunc_ln79"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="96" op_0_bw="96" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:16 %tmp_5 = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %tmp_data, i32 32, i32 127

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="6">
<![CDATA[
for.inc.split:28 %muxLogicData_to_store_ln76 = muxlogic i6 %j_9

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln76"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="6">
<![CDATA[
for.inc.split:29 %muxLogicAddr_to_store_ln76 = muxlogic i6 %j_02

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln76"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:30 %store_ln76 = store i6 %j_9, i6 %j_02

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="128" op_0_bw="128">
<![CDATA[
for.inc70.exitStub:0 %MuxLogicAddr_to_data_temp_load = muxlogic i128 %data_temp

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_data_temp_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.inc70.exitStub:1 %data_temp_load = load i128 %data_temp

]]></Node>
<StgValue><ssdm name="data_temp_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="128">
<![CDATA[
for.inc70.exitStub:2 %muxLogicData_to_write_ln0 = muxlogic i128 %data_temp_load

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc70.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %data_temp_13_out, i128 %data_temp_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0">
<![CDATA[
for.inc70.exitStub:4 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="128" op_0_bw="128">
<![CDATA[
for.inc.split:0 %MuxLogicAddr_to_data_temp_12_out_load = muxlogic i128 %data_temp_12_out

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_data_temp_12_out_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.inc.split:1 %data_temp_12_out_load = load i128 %data_temp_12_out

]]></Node>
<StgValue><ssdm name="data_temp_12_out_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="128" op_0_bw="128">
<![CDATA[
for.inc.split:2 %MuxLogicAddr_to_data_temp_load_3 = muxlogic i128 %data_temp

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_data_temp_load_3"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.inc.split:3 %data_temp_load_3 = load i128 %data_temp

]]></Node>
<StgValue><ssdm name="data_temp_load_3"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:6 %specpipeline_ln77 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_26

]]></Node>
<StgValue><ssdm name="specpipeline_ln77"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:7 %speclooptripcount_ln65 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 31, i64 31, i64 31

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln65"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:8 %specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27

]]></Node>
<StgValue><ssdm name="specloopname_ln76"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc.split:13 %select_ln79 = select i1 %trunc_ln76, i128 %data_temp_12_out_load, i128 %data_temp_load_3

]]></Node>
<StgValue><ssdm name="select_ln79"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc.split:14 %data_temp_11 = partset i128 @_ssdm_op_PartSet.i128.i128.i32.i32.i32, i128 %select_ln79, i32 %trunc_ln79, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="data_temp_11"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc.split:15 %select_ln80 = select i1 %trunc_ln76, i128 %data_temp_load_3, i128 %data_temp_12_out_load

]]></Node>
<StgValue><ssdm name="select_ln80"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="96" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc.split:17 %tmp_4 = partset i128 @_ssdm_op_PartSet.i128.i128.i96.i32.i32, i128 %select_ln80, i96 %tmp_5, i32 0, i32 95

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc.split:18 %data_temp_13 = select i1 %trunc_ln76, i128 %tmp_4, i128 %data_temp_11

]]></Node>
<StgValue><ssdm name="data_temp_13"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc.split:19 %data_temp_12 = select i1 %trunc_ln76, i128 %data_temp_11, i128 %tmp_4

]]></Node>
<StgValue><ssdm name="data_temp_12"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="128">
<![CDATA[
for.inc.split:20 %muxLogicData_to_write_ln83 = muxlogic i128 %data_temp_11

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln83"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>FIFO_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc.split:21 %write_ln83 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %receive_fifo_0, i128 %data_temp_11

]]></Node>
<StgValue><ssdm name="write_ln83"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="128">
<![CDATA[
for.inc.split:22 %muxLogicData_to_store_ln65 = muxlogic i128 %data_temp_13

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln65"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="128">
<![CDATA[
for.inc.split:23 %muxLogicAddr_to_store_ln65 = muxlogic i128 %data_temp

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln65"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:24 %store_ln65 = store i128 %data_temp_13, i128 %data_temp

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="128">
<![CDATA[
for.inc.split:25 %muxLogicData_to_store_ln65 = muxlogic i128 %data_temp_12

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln65"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="128">
<![CDATA[
for.inc.split:26 %muxLogicAddr_to_store_ln65 = muxlogic i128 %data_temp_12_out

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln65"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:27 %store_ln65 = store i128 %data_temp_12, i128 %data_temp_12_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:31 %br_ln76 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="75" name="data_temp_9" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_temp_9"/></StgValue>
</port>
<port id="76" name="data_temp_10" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_temp_10"/></StgValue>
</port>
<port id="77" name="sweep_rx0_0_V_data_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sweep_rx0_0_V_data_V"/></StgValue>
</port>
<port id="78" name="sweep_rx0_0_V_keep_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sweep_rx0_0_V_keep_V"/></StgValue>
</port>
<port id="79" name="sweep_rx0_0_V_strb_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sweep_rx0_0_V_strb_V"/></StgValue>
</port>
<port id="80" name="sweep_rx0_0_V_last_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sweep_rx0_0_V_last_V"/></StgValue>
</port>
<port id="81" name="receive_fifo_0" dir="1" iftype="3">
<core>FIFO_URAM</core><StgValue><ssdm name="receive_fifo_0"/></StgValue>
</port>
<port id="82" name="data_temp_13_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_temp_13_out"/></StgValue>
</port>
<port id="83" name="data_temp_12_out" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_temp_12_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="85" from="StgValue_84" to="j_02" fromId="84" toId="5">
</dataflow>
<dataflow id="86" from="StgValue_84" to="data_temp" fromId="84" toId="6">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecAXISSideChannel" to="specaxissidechannel_ln0" fromId="87" toId="7">
</dataflow>
<dataflow id="89" from="sweep_rx0_0_V_data_V" to="specaxissidechannel_ln0" fromId="77" toId="7">
</dataflow>
<dataflow id="90" from="sweep_rx0_0_V_keep_V" to="specaxissidechannel_ln0" fromId="78" toId="7">
</dataflow>
<dataflow id="91" from="sweep_rx0_0_V_strb_V" to="specaxissidechannel_ln0" fromId="79" toId="7">
</dataflow>
<dataflow id="93" from="StgValue_92" to="specaxissidechannel_ln0" fromId="92" toId="7">
</dataflow>
<dataflow id="94" from="sweep_rx0_0_V_last_V" to="specaxissidechannel_ln0" fromId="80" toId="7">
</dataflow>
<dataflow id="95" from="StgValue_92" to="specaxissidechannel_ln0" fromId="92" toId="7">
</dataflow>
<dataflow id="96" from="StgValue_92" to="specaxissidechannel_ln0" fromId="92" toId="7">
</dataflow>
<dataflow id="98" from="empty_14" to="specaxissidechannel_ln0" fromId="97" toId="7">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="99" toId="8">
</dataflow>
<dataflow id="101" from="receive_fifo_0" to="specmemcore_ln0" fromId="81" toId="8">
</dataflow>
<dataflow id="103" from="StgValue_102" to="specmemcore_ln0" fromId="102" toId="8">
</dataflow>
<dataflow id="105" from="StgValue_104" to="specmemcore_ln0" fromId="104" toId="8">
</dataflow>
<dataflow id="107" from="StgValue_106" to="specmemcore_ln0" fromId="106" toId="8">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="108" toId="9">
</dataflow>
<dataflow id="110" from="sweep_rx0_0_V_data_V" to="specinterface_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="111" from="sweep_rx0_0_V_keep_V" to="specinterface_ln0" fromId="78" toId="9">
</dataflow>
<dataflow id="112" from="sweep_rx0_0_V_strb_V" to="specinterface_ln0" fromId="79" toId="9">
</dataflow>
<dataflow id="113" from="sweep_rx0_0_V_last_V" to="specinterface_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="115" from="empty" to="specinterface_ln0" fromId="114" toId="9">
</dataflow>
<dataflow id="117" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="9">
</dataflow>
<dataflow id="118" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="9">
</dataflow>
<dataflow id="120" from="empty_0" to="specinterface_ln0" fromId="119" toId="9">
</dataflow>
<dataflow id="121" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="9">
</dataflow>
<dataflow id="122" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="9">
</dataflow>
<dataflow id="124" from="empty_26" to="specinterface_ln0" fromId="123" toId="9">
</dataflow>
<dataflow id="125" from="empty_26" to="specinterface_ln0" fromId="123" toId="9">
</dataflow>
<dataflow id="126" from="empty_26" to="specinterface_ln0" fromId="123" toId="9">
</dataflow>
<dataflow id="127" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="9">
</dataflow>
<dataflow id="128" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="9">
</dataflow>
<dataflow id="129" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="9">
</dataflow>
<dataflow id="130" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="9">
</dataflow>
<dataflow id="131" from="empty_26" to="specinterface_ln0" fromId="123" toId="9">
</dataflow>
<dataflow id="132" from="empty_26" to="specinterface_ln0" fromId="123" toId="9">
</dataflow>
<dataflow id="134" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="9">
</dataflow>
<dataflow id="135" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="9">
</dataflow>
<dataflow id="136" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="108" toId="10">
</dataflow>
<dataflow id="137" from="receive_fifo_0" to="specinterface_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="139" from="empty_1" to="specinterface_ln0" fromId="138" toId="10">
</dataflow>
<dataflow id="140" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="10">
</dataflow>
<dataflow id="141" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="10">
</dataflow>
<dataflow id="142" from="empty_26" to="specinterface_ln0" fromId="123" toId="10">
</dataflow>
<dataflow id="143" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="10">
</dataflow>
<dataflow id="144" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="10">
</dataflow>
<dataflow id="145" from="empty_26" to="specinterface_ln0" fromId="123" toId="10">
</dataflow>
<dataflow id="146" from="empty_26" to="specinterface_ln0" fromId="123" toId="10">
</dataflow>
<dataflow id="147" from="empty_26" to="specinterface_ln0" fromId="123" toId="10">
</dataflow>
<dataflow id="148" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="10">
</dataflow>
<dataflow id="149" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="10">
</dataflow>
<dataflow id="150" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="10">
</dataflow>
<dataflow id="151" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="10">
</dataflow>
<dataflow id="152" from="empty_26" to="specinterface_ln0" fromId="123" toId="10">
</dataflow>
<dataflow id="153" from="empty_26" to="specinterface_ln0" fromId="123" toId="10">
</dataflow>
<dataflow id="154" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="10">
</dataflow>
<dataflow id="155" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="10">
</dataflow>
<dataflow id="157" from="_ssdm_op_Read.ap_auto.i128" to="data_temp_10_read" fromId="156" toId="12">
</dataflow>
<dataflow id="158" from="data_temp_10" to="data_temp_10_read" fromId="76" toId="12">
</dataflow>
<dataflow id="159" from="_ssdm_op_Read.ap_auto.i128" to="data_temp_9_read" fromId="156" toId="14">
</dataflow>
<dataflow id="160" from="data_temp_9" to="data_temp_9_read" fromId="75" toId="14">
</dataflow>
<dataflow id="161" from="data_temp_9_read" to="muxLogicData_to_store_ln65" fromId="14" toId="15">
</dataflow>
<dataflow id="162" from="data_temp" to="muxLogicAddr_to_store_ln65" fromId="6" toId="16">
</dataflow>
<dataflow id="163" from="data_temp_9_read" to="store_ln65" fromId="14" toId="17">
</dataflow>
<dataflow id="164" from="data_temp" to="store_ln65" fromId="6" toId="17">
</dataflow>
<dataflow id="165" from="data_temp_10_read" to="muxLogicData_to_store_ln65" fromId="12" toId="18">
</dataflow>
<dataflow id="166" from="data_temp_12_out" to="muxLogicAddr_to_store_ln65" fromId="83" toId="19">
</dataflow>
<dataflow id="167" from="data_temp_10_read" to="store_ln65" fromId="12" toId="20">
</dataflow>
<dataflow id="168" from="data_temp_12_out" to="store_ln65" fromId="83" toId="20">
</dataflow>
<dataflow id="170" from="StgValue_169" to="muxLogicData_to_store_ln76" fromId="169" toId="21">
</dataflow>
<dataflow id="171" from="j_02" to="muxLogicAddr_to_store_ln76" fromId="5" toId="22">
</dataflow>
<dataflow id="172" from="StgValue_169" to="store_ln76" fromId="169" toId="23">
</dataflow>
<dataflow id="173" from="j_02" to="store_ln76" fromId="5" toId="23">
</dataflow>
<dataflow id="174" from="j_02" to="MuxLogicAddr_to_j" fromId="5" toId="25">
</dataflow>
<dataflow id="175" from="j_02" to="j" fromId="5" toId="26">
</dataflow>
<dataflow id="176" from="j" to="icmp_ln76" fromId="26" toId="27">
</dataflow>
<dataflow id="178" from="StgValue_177" to="icmp_ln76" fromId="177" toId="27">
</dataflow>
<dataflow id="179" from="icmp_ln76" to="br_ln76" fromId="27" toId="28">
</dataflow>
<dataflow id="180" from="j" to="j_9" fromId="26" toId="29">
</dataflow>
<dataflow id="181" from="StgValue_169" to="j_9" fromId="169" toId="29">
</dataflow>
<dataflow id="182" from="j" to="trunc_ln76" fromId="26" toId="30">
</dataflow>
<dataflow id="184" from="_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A" to="empty" fromId="183" toId="32">
</dataflow>
<dataflow id="185" from="sweep_rx0_0_V_data_V" to="empty" fromId="77" toId="32">
</dataflow>
<dataflow id="186" from="sweep_rx0_0_V_keep_V" to="empty" fromId="78" toId="32">
</dataflow>
<dataflow id="187" from="sweep_rx0_0_V_strb_V" to="empty" fromId="79" toId="32">
</dataflow>
<dataflow id="188" from="sweep_rx0_0_V_last_V" to="empty" fromId="80" toId="32">
</dataflow>
<dataflow id="189" from="empty" to="tmp_data" fromId="32" toId="33">
</dataflow>
<dataflow id="190" from="tmp_data" to="trunc_ln79" fromId="33" toId="34">
</dataflow>
<dataflow id="192" from="_ssdm_op_PartSelect.i96.i128.i32.i32" to="tmp_5" fromId="191" toId="35">
</dataflow>
<dataflow id="193" from="tmp_data" to="tmp_5" fromId="33" toId="35">
</dataflow>
<dataflow id="195" from="StgValue_194" to="tmp_5" fromId="194" toId="35">
</dataflow>
<dataflow id="197" from="StgValue_196" to="tmp_5" fromId="196" toId="35">
</dataflow>
<dataflow id="198" from="j_9" to="muxLogicData_to_store_ln76" fromId="29" toId="36">
</dataflow>
<dataflow id="199" from="j_02" to="muxLogicAddr_to_store_ln76" fromId="5" toId="37">
</dataflow>
<dataflow id="200" from="j_9" to="store_ln76" fromId="29" toId="38">
</dataflow>
<dataflow id="201" from="j_02" to="store_ln76" fromId="5" toId="38">
</dataflow>
<dataflow id="202" from="data_temp_12_out" to="MuxLogicAddr_to_data_temp_12_out_load" fromId="83" toId="39">
</dataflow>
<dataflow id="203" from="data_temp_12_out" to="data_temp_12_out_load" fromId="83" toId="40">
</dataflow>
<dataflow id="204" from="data_temp" to="MuxLogicAddr_to_data_temp_load_3" fromId="6" toId="41">
</dataflow>
<dataflow id="205" from="data_temp" to="data_temp_load_3" fromId="6" toId="42">
</dataflow>
<dataflow id="207" from="_ssdm_op_SpecPipeline" to="specpipeline_ln77" fromId="206" toId="43">
</dataflow>
<dataflow id="208" from="StgValue_84" to="specpipeline_ln77" fromId="84" toId="43">
</dataflow>
<dataflow id="209" from="StgValue_116" to="specpipeline_ln77" fromId="116" toId="43">
</dataflow>
<dataflow id="210" from="StgValue_116" to="specpipeline_ln77" fromId="116" toId="43">
</dataflow>
<dataflow id="211" from="StgValue_116" to="specpipeline_ln77" fromId="116" toId="43">
</dataflow>
<dataflow id="212" from="empty_26" to="specpipeline_ln77" fromId="123" toId="43">
</dataflow>
<dataflow id="214" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln65" fromId="213" toId="44">
</dataflow>
<dataflow id="216" from="StgValue_215" to="speclooptripcount_ln65" fromId="215" toId="44">
</dataflow>
<dataflow id="217" from="StgValue_215" to="speclooptripcount_ln65" fromId="215" toId="44">
</dataflow>
<dataflow id="218" from="StgValue_215" to="speclooptripcount_ln65" fromId="215" toId="44">
</dataflow>
<dataflow id="220" from="_ssdm_op_SpecLoopName" to="specloopname_ln76" fromId="219" toId="45">
</dataflow>
<dataflow id="222" from="empty_27" to="specloopname_ln76" fromId="221" toId="45">
</dataflow>
<dataflow id="223" from="trunc_ln76" to="select_ln79" fromId="30" toId="46">
</dataflow>
<dataflow id="224" from="data_temp_12_out_load" to="select_ln79" fromId="40" toId="46">
</dataflow>
<dataflow id="225" from="data_temp_load_3" to="select_ln79" fromId="42" toId="46">
</dataflow>
<dataflow id="227" from="_ssdm_op_PartSet.i128.i128.i32.i32.i32" to="data_temp_11" fromId="226" toId="47">
</dataflow>
<dataflow id="228" from="select_ln79" to="data_temp_11" fromId="46" toId="47">
</dataflow>
<dataflow id="229" from="trunc_ln79" to="data_temp_11" fromId="34" toId="47">
</dataflow>
<dataflow id="231" from="StgValue_230" to="data_temp_11" fromId="230" toId="47">
</dataflow>
<dataflow id="232" from="StgValue_196" to="data_temp_11" fromId="196" toId="47">
</dataflow>
<dataflow id="233" from="trunc_ln76" to="select_ln80" fromId="30" toId="48">
</dataflow>
<dataflow id="234" from="data_temp_load_3" to="select_ln80" fromId="42" toId="48">
</dataflow>
<dataflow id="235" from="data_temp_12_out_load" to="select_ln80" fromId="40" toId="48">
</dataflow>
<dataflow id="237" from="_ssdm_op_PartSet.i128.i128.i96.i32.i32" to="tmp_4" fromId="236" toId="49">
</dataflow>
<dataflow id="238" from="select_ln80" to="tmp_4" fromId="48" toId="49">
</dataflow>
<dataflow id="239" from="tmp_5" to="tmp_4" fromId="35" toId="49">
</dataflow>
<dataflow id="240" from="StgValue_116" to="tmp_4" fromId="116" toId="49">
</dataflow>
<dataflow id="242" from="StgValue_241" to="tmp_4" fromId="241" toId="49">
</dataflow>
<dataflow id="243" from="trunc_ln76" to="data_temp_13" fromId="30" toId="50">
</dataflow>
<dataflow id="244" from="tmp_4" to="data_temp_13" fromId="49" toId="50">
</dataflow>
<dataflow id="245" from="data_temp_11" to="data_temp_13" fromId="47" toId="50">
</dataflow>
<dataflow id="246" from="trunc_ln76" to="data_temp_12" fromId="30" toId="51">
</dataflow>
<dataflow id="247" from="data_temp_11" to="data_temp_12" fromId="47" toId="51">
</dataflow>
<dataflow id="248" from="tmp_4" to="data_temp_12" fromId="49" toId="51">
</dataflow>
<dataflow id="249" from="data_temp_11" to="muxLogicData_to_write_ln83" fromId="47" toId="52">
</dataflow>
<dataflow id="251" from="_ssdm_op_Write.ap_fifo.volatile.i128P0A" to="write_ln83" fromId="250" toId="53">
</dataflow>
<dataflow id="252" from="receive_fifo_0" to="write_ln83" fromId="81" toId="53">
</dataflow>
<dataflow id="253" from="data_temp_11" to="write_ln83" fromId="47" toId="53">
</dataflow>
<dataflow id="254" from="data_temp_13" to="muxLogicData_to_store_ln65" fromId="50" toId="54">
</dataflow>
<dataflow id="255" from="data_temp" to="muxLogicAddr_to_store_ln65" fromId="6" toId="55">
</dataflow>
<dataflow id="256" from="data_temp_13" to="store_ln65" fromId="50" toId="56">
</dataflow>
<dataflow id="257" from="data_temp" to="store_ln65" fromId="6" toId="56">
</dataflow>
<dataflow id="258" from="data_temp_12" to="muxLogicData_to_store_ln65" fromId="51" toId="57">
</dataflow>
<dataflow id="259" from="data_temp_12_out" to="muxLogicAddr_to_store_ln65" fromId="83" toId="58">
</dataflow>
<dataflow id="260" from="data_temp_12" to="store_ln65" fromId="51" toId="59">
</dataflow>
<dataflow id="261" from="data_temp_12_out" to="store_ln65" fromId="83" toId="59">
</dataflow>
<dataflow id="262" from="data_temp" to="MuxLogicAddr_to_data_temp_load" fromId="6" toId="61">
</dataflow>
<dataflow id="263" from="data_temp" to="data_temp_load" fromId="6" toId="62">
</dataflow>
<dataflow id="264" from="data_temp_load" to="muxLogicData_to_write_ln0" fromId="62" toId="63">
</dataflow>
<dataflow id="266" from="_ssdm_op_Write.ap_auto.i128P0A" to="write_ln0" fromId="265" toId="64">
</dataflow>
<dataflow id="267" from="data_temp_13_out" to="write_ln0" fromId="82" toId="64">
</dataflow>
<dataflow id="268" from="data_temp_load" to="write_ln0" fromId="62" toId="64">
</dataflow>
<dataflow id="269" from="icmp_ln76" to="StgValue_2" fromId="27" toId="2">
</dataflow>
</dataflows>


</stg>
