PASS:IMP-8-0-0-06:Confirm the switch power pin is not in lef . (for non-PSO, please fill N/A)
Info Occurrence: 2
1: Info: Explanation: This check is informational only for early design stages where switch power pin exposure in LEF is acceptable: Explanation: This check is informational only for early design stages where switch power pin exposure in LEF is acceptable[WAIVED_INFO]
2: Info: Design: gddr36_ew_cdn_ghs_phy_top | Switch Power: VDDG. In line 1, C:\Users\chenweif\Checker_dev\CHECKLIST\CHECKLIST\IP_project_folder\reports\8.0\switch_power_layer.rpt: No overlap detected between LEF PG pin layers and switch power layers
