{"vcs1":{"timestamp_begin":1753340703.595408679, "rt":0.22, "ut":0.11, "st":0.13}}
{"vcselab":{"timestamp_begin":1753340703.879751396, "rt":0.14, "ut":0.11, "st":0.02}}
{"link":{"timestamp_begin":1753340704.074706478, "rt":0.21, "ut":0.14, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1753340703.102158708}
{"VCS_COMP_START_TIME": 1753340703.102158708}
{"VCS_COMP_END_TIME": 1753340704.399066025}
{"VCS_USER_OPTIONS": "-l mux2to1_d_comp.log -sverilog -debug_access+all -kdb -debug_report -top mux2to1_d_tb -o mux2to1_d_simv /home/user16/work/klngan/hdl_labs/lab7/design/mux2to1_d.sv /home/user16/work/klngan/hdl_labs/lab7/design/mux2to1_d_tb.sv"}
{"vcs1": {"peak_mem": 477616}}
{"vcselab": {"peak_mem": 162428}}
