// Seed: 3560590773
module module_0 (
    input tri0 id_0,
    output wand id_1,
    input uwire id_2,
    input supply1 id_3,
    input wand id_4,
    input uwire id_5,
    output wand id_6
);
  assign id_1 = -1;
  uwire id_8 = -1, id_9;
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    output uwire id_2,
    output supply1 id_3,
    output wand id_4,
    input wire id_5,
    input uwire id_6,
    output tri1 id_7,
    output supply1 id_8,
    input uwire id_9,
    input wand id_10,
    input tri1 id_11,
    input tri1 id_12,
    input supply0 id_13,
    input uwire id_14,
    output wand id_15,
    input tri1 id_16,
    output supply0 id_17,
    input supply1 id_18,
    input wire id_19,
    input supply1 id_20,
    input supply0 id_21,
    output logic id_22,
    input wor id_23,
    output tri1 id_24,
    output logic id_25,
    output supply0 id_26,
    input wand id_27,
    input wand id_28
);
  always @(id_16 or posedge (id_6))
    if (1)
      if (-1)
        if (-1 - 1 & -1) begin : LABEL_0
          id_25 <= #1 1;
        end else id_22 = id_27;
  module_0 modCall_1 (
      id_19,
      id_8,
      id_5,
      id_20,
      id_14,
      id_23,
      id_3
  );
  assign modCall_1.id_3 = 0;
endmodule
