
Tarea_3_Taller_5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009e10  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000940  08009fb0  08009fb0  00019fb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a8f0  0800a8f0  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a8f0  0800a8f0  0001a8f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a8f8  0800a8f8  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a8f8  0800a8f8  0001a8f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a8fc  0800a8fc  0001a8fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800a900  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003c0  200001d4  0800aad4  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000594  0800aad4  00020594  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ecba  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002166  00000000  00000000  0002ef01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e70  00000000  00000000  00031068  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b4a  00000000  00000000  00031ed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000186a9  00000000  00000000  00032a22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000faf1  00000000  00000000  0004b0cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009be64  00000000  00000000  0005abbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000053cc  00000000  00000000  000f6a20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000fbdec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009f98 	.word	0x08009f98

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	08009f98 	.word	0x08009f98

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000ccc:	f000 b9a6 	b.w	800101c <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f83c 	bl	8000d54 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_d2lz>:
 8000ce8:	b538      	push	{r3, r4, r5, lr}
 8000cea:	2200      	movs	r2, #0
 8000cec:	2300      	movs	r3, #0
 8000cee:	4604      	mov	r4, r0
 8000cf0:	460d      	mov	r5, r1
 8000cf2:	f7ff ff0b 	bl	8000b0c <__aeabi_dcmplt>
 8000cf6:	b928      	cbnz	r0, 8000d04 <__aeabi_d2lz+0x1c>
 8000cf8:	4620      	mov	r0, r4
 8000cfa:	4629      	mov	r1, r5
 8000cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d00:	f000 b80a 	b.w	8000d18 <__aeabi_d2ulz>
 8000d04:	4620      	mov	r0, r4
 8000d06:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d0a:	f000 f805 	bl	8000d18 <__aeabi_d2ulz>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	bd38      	pop	{r3, r4, r5, pc}
 8000d16:	bf00      	nop

08000d18 <__aeabi_d2ulz>:
 8000d18:	b5d0      	push	{r4, r6, r7, lr}
 8000d1a:	4b0c      	ldr	r3, [pc, #48]	; (8000d4c <__aeabi_d2ulz+0x34>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	4606      	mov	r6, r0
 8000d20:	460f      	mov	r7, r1
 8000d22:	f7ff fc81 	bl	8000628 <__aeabi_dmul>
 8000d26:	f7ff ff57 	bl	8000bd8 <__aeabi_d2uiz>
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	f7ff fc02 	bl	8000534 <__aeabi_ui2d>
 8000d30:	4b07      	ldr	r3, [pc, #28]	; (8000d50 <__aeabi_d2ulz+0x38>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	f7ff fc78 	bl	8000628 <__aeabi_dmul>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	4630      	mov	r0, r6
 8000d3e:	4639      	mov	r1, r7
 8000d40:	f7ff faba 	bl	80002b8 <__aeabi_dsub>
 8000d44:	f7ff ff48 	bl	8000bd8 <__aeabi_d2uiz>
 8000d48:	4621      	mov	r1, r4
 8000d4a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d4c:	3df00000 	.word	0x3df00000
 8000d50:	41f00000 	.word	0x41f00000

08000d54 <__udivmoddi4>:
 8000d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d58:	9e08      	ldr	r6, [sp, #32]
 8000d5a:	460d      	mov	r5, r1
 8000d5c:	4604      	mov	r4, r0
 8000d5e:	460f      	mov	r7, r1
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d14a      	bne.n	8000dfa <__udivmoddi4+0xa6>
 8000d64:	428a      	cmp	r2, r1
 8000d66:	4694      	mov	ip, r2
 8000d68:	d965      	bls.n	8000e36 <__udivmoddi4+0xe2>
 8000d6a:	fab2 f382 	clz	r3, r2
 8000d6e:	b143      	cbz	r3, 8000d82 <__udivmoddi4+0x2e>
 8000d70:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d74:	f1c3 0220 	rsb	r2, r3, #32
 8000d78:	409f      	lsls	r7, r3
 8000d7a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d7e:	4317      	orrs	r7, r2
 8000d80:	409c      	lsls	r4, r3
 8000d82:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d86:	fa1f f58c 	uxth.w	r5, ip
 8000d8a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d8e:	0c22      	lsrs	r2, r4, #16
 8000d90:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d94:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d98:	fb01 f005 	mul.w	r0, r1, r5
 8000d9c:	4290      	cmp	r0, r2
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x62>
 8000da0:	eb1c 0202 	adds.w	r2, ip, r2
 8000da4:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000da8:	f080 811c 	bcs.w	8000fe4 <__udivmoddi4+0x290>
 8000dac:	4290      	cmp	r0, r2
 8000dae:	f240 8119 	bls.w	8000fe4 <__udivmoddi4+0x290>
 8000db2:	3902      	subs	r1, #2
 8000db4:	4462      	add	r2, ip
 8000db6:	1a12      	subs	r2, r2, r0
 8000db8:	b2a4      	uxth	r4, r4
 8000dba:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dbe:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dc2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dc6:	fb00 f505 	mul.w	r5, r0, r5
 8000dca:	42a5      	cmp	r5, r4
 8000dcc:	d90a      	bls.n	8000de4 <__udivmoddi4+0x90>
 8000dce:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd2:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000dd6:	f080 8107 	bcs.w	8000fe8 <__udivmoddi4+0x294>
 8000dda:	42a5      	cmp	r5, r4
 8000ddc:	f240 8104 	bls.w	8000fe8 <__udivmoddi4+0x294>
 8000de0:	4464      	add	r4, ip
 8000de2:	3802      	subs	r0, #2
 8000de4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000de8:	1b64      	subs	r4, r4, r5
 8000dea:	2100      	movs	r1, #0
 8000dec:	b11e      	cbz	r6, 8000df6 <__udivmoddi4+0xa2>
 8000dee:	40dc      	lsrs	r4, r3
 8000df0:	2300      	movs	r3, #0
 8000df2:	e9c6 4300 	strd	r4, r3, [r6]
 8000df6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfa:	428b      	cmp	r3, r1
 8000dfc:	d908      	bls.n	8000e10 <__udivmoddi4+0xbc>
 8000dfe:	2e00      	cmp	r6, #0
 8000e00:	f000 80ed 	beq.w	8000fde <__udivmoddi4+0x28a>
 8000e04:	2100      	movs	r1, #0
 8000e06:	e9c6 0500 	strd	r0, r5, [r6]
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e10:	fab3 f183 	clz	r1, r3
 8000e14:	2900      	cmp	r1, #0
 8000e16:	d149      	bne.n	8000eac <__udivmoddi4+0x158>
 8000e18:	42ab      	cmp	r3, r5
 8000e1a:	d302      	bcc.n	8000e22 <__udivmoddi4+0xce>
 8000e1c:	4282      	cmp	r2, r0
 8000e1e:	f200 80f8 	bhi.w	8001012 <__udivmoddi4+0x2be>
 8000e22:	1a84      	subs	r4, r0, r2
 8000e24:	eb65 0203 	sbc.w	r2, r5, r3
 8000e28:	2001      	movs	r0, #1
 8000e2a:	4617      	mov	r7, r2
 8000e2c:	2e00      	cmp	r6, #0
 8000e2e:	d0e2      	beq.n	8000df6 <__udivmoddi4+0xa2>
 8000e30:	e9c6 4700 	strd	r4, r7, [r6]
 8000e34:	e7df      	b.n	8000df6 <__udivmoddi4+0xa2>
 8000e36:	b902      	cbnz	r2, 8000e3a <__udivmoddi4+0xe6>
 8000e38:	deff      	udf	#255	; 0xff
 8000e3a:	fab2 f382 	clz	r3, r2
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	f040 8090 	bne.w	8000f64 <__udivmoddi4+0x210>
 8000e44:	1a8a      	subs	r2, r1, r2
 8000e46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e4a:	fa1f fe8c 	uxth.w	lr, ip
 8000e4e:	2101      	movs	r1, #1
 8000e50:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e54:	fb07 2015 	mls	r0, r7, r5, r2
 8000e58:	0c22      	lsrs	r2, r4, #16
 8000e5a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e5e:	fb0e f005 	mul.w	r0, lr, r5
 8000e62:	4290      	cmp	r0, r2
 8000e64:	d908      	bls.n	8000e78 <__udivmoddi4+0x124>
 8000e66:	eb1c 0202 	adds.w	r2, ip, r2
 8000e6a:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x122>
 8000e70:	4290      	cmp	r0, r2
 8000e72:	f200 80cb 	bhi.w	800100c <__udivmoddi4+0x2b8>
 8000e76:	4645      	mov	r5, r8
 8000e78:	1a12      	subs	r2, r2, r0
 8000e7a:	b2a4      	uxth	r4, r4
 8000e7c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e80:	fb07 2210 	mls	r2, r7, r0, r2
 8000e84:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e88:	fb0e fe00 	mul.w	lr, lr, r0
 8000e8c:	45a6      	cmp	lr, r4
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x14e>
 8000e90:	eb1c 0404 	adds.w	r4, ip, r4
 8000e94:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000e98:	d202      	bcs.n	8000ea0 <__udivmoddi4+0x14c>
 8000e9a:	45a6      	cmp	lr, r4
 8000e9c:	f200 80bb 	bhi.w	8001016 <__udivmoddi4+0x2c2>
 8000ea0:	4610      	mov	r0, r2
 8000ea2:	eba4 040e 	sub.w	r4, r4, lr
 8000ea6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000eaa:	e79f      	b.n	8000dec <__udivmoddi4+0x98>
 8000eac:	f1c1 0720 	rsb	r7, r1, #32
 8000eb0:	408b      	lsls	r3, r1
 8000eb2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000eb6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eba:	fa05 f401 	lsl.w	r4, r5, r1
 8000ebe:	fa20 f307 	lsr.w	r3, r0, r7
 8000ec2:	40fd      	lsrs	r5, r7
 8000ec4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ec8:	4323      	orrs	r3, r4
 8000eca:	fbb5 f8f9 	udiv	r8, r5, r9
 8000ece:	fa1f fe8c 	uxth.w	lr, ip
 8000ed2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ed6:	0c1c      	lsrs	r4, r3, #16
 8000ed8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000edc:	fb08 f50e 	mul.w	r5, r8, lr
 8000ee0:	42a5      	cmp	r5, r4
 8000ee2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ee6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eea:	d90b      	bls.n	8000f04 <__udivmoddi4+0x1b0>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000ef4:	f080 8088 	bcs.w	8001008 <__udivmoddi4+0x2b4>
 8000ef8:	42a5      	cmp	r5, r4
 8000efa:	f240 8085 	bls.w	8001008 <__udivmoddi4+0x2b4>
 8000efe:	f1a8 0802 	sub.w	r8, r8, #2
 8000f02:	4464      	add	r4, ip
 8000f04:	1b64      	subs	r4, r4, r5
 8000f06:	b29d      	uxth	r5, r3
 8000f08:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f0c:	fb09 4413 	mls	r4, r9, r3, r4
 8000f10:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f14:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f18:	45a6      	cmp	lr, r4
 8000f1a:	d908      	bls.n	8000f2e <__udivmoddi4+0x1da>
 8000f1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f20:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000f24:	d26c      	bcs.n	8001000 <__udivmoddi4+0x2ac>
 8000f26:	45a6      	cmp	lr, r4
 8000f28:	d96a      	bls.n	8001000 <__udivmoddi4+0x2ac>
 8000f2a:	3b02      	subs	r3, #2
 8000f2c:	4464      	add	r4, ip
 8000f2e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f32:	fba3 9502 	umull	r9, r5, r3, r2
 8000f36:	eba4 040e 	sub.w	r4, r4, lr
 8000f3a:	42ac      	cmp	r4, r5
 8000f3c:	46c8      	mov	r8, r9
 8000f3e:	46ae      	mov	lr, r5
 8000f40:	d356      	bcc.n	8000ff0 <__udivmoddi4+0x29c>
 8000f42:	d053      	beq.n	8000fec <__udivmoddi4+0x298>
 8000f44:	b156      	cbz	r6, 8000f5c <__udivmoddi4+0x208>
 8000f46:	ebb0 0208 	subs.w	r2, r0, r8
 8000f4a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f4e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f52:	40ca      	lsrs	r2, r1
 8000f54:	40cc      	lsrs	r4, r1
 8000f56:	4317      	orrs	r7, r2
 8000f58:	e9c6 7400 	strd	r7, r4, [r6]
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	2100      	movs	r1, #0
 8000f60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f64:	f1c3 0120 	rsb	r1, r3, #32
 8000f68:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f6c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f70:	fa25 f101 	lsr.w	r1, r5, r1
 8000f74:	409d      	lsls	r5, r3
 8000f76:	432a      	orrs	r2, r5
 8000f78:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f7c:	fa1f fe8c 	uxth.w	lr, ip
 8000f80:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f84:	fb07 1510 	mls	r5, r7, r0, r1
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f8e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f92:	428d      	cmp	r5, r1
 8000f94:	fa04 f403 	lsl.w	r4, r4, r3
 8000f98:	d908      	bls.n	8000fac <__udivmoddi4+0x258>
 8000f9a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f9e:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000fa2:	d22f      	bcs.n	8001004 <__udivmoddi4+0x2b0>
 8000fa4:	428d      	cmp	r5, r1
 8000fa6:	d92d      	bls.n	8001004 <__udivmoddi4+0x2b0>
 8000fa8:	3802      	subs	r0, #2
 8000faa:	4461      	add	r1, ip
 8000fac:	1b49      	subs	r1, r1, r5
 8000fae:	b292      	uxth	r2, r2
 8000fb0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000fb4:	fb07 1115 	mls	r1, r7, r5, r1
 8000fb8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fbc:	fb05 f10e 	mul.w	r1, r5, lr
 8000fc0:	4291      	cmp	r1, r2
 8000fc2:	d908      	bls.n	8000fd6 <__udivmoddi4+0x282>
 8000fc4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fc8:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000fcc:	d216      	bcs.n	8000ffc <__udivmoddi4+0x2a8>
 8000fce:	4291      	cmp	r1, r2
 8000fd0:	d914      	bls.n	8000ffc <__udivmoddi4+0x2a8>
 8000fd2:	3d02      	subs	r5, #2
 8000fd4:	4462      	add	r2, ip
 8000fd6:	1a52      	subs	r2, r2, r1
 8000fd8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fdc:	e738      	b.n	8000e50 <__udivmoddi4+0xfc>
 8000fde:	4631      	mov	r1, r6
 8000fe0:	4630      	mov	r0, r6
 8000fe2:	e708      	b.n	8000df6 <__udivmoddi4+0xa2>
 8000fe4:	4639      	mov	r1, r7
 8000fe6:	e6e6      	b.n	8000db6 <__udivmoddi4+0x62>
 8000fe8:	4610      	mov	r0, r2
 8000fea:	e6fb      	b.n	8000de4 <__udivmoddi4+0x90>
 8000fec:	4548      	cmp	r0, r9
 8000fee:	d2a9      	bcs.n	8000f44 <__udivmoddi4+0x1f0>
 8000ff0:	ebb9 0802 	subs.w	r8, r9, r2
 8000ff4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ff8:	3b01      	subs	r3, #1
 8000ffa:	e7a3      	b.n	8000f44 <__udivmoddi4+0x1f0>
 8000ffc:	4645      	mov	r5, r8
 8000ffe:	e7ea      	b.n	8000fd6 <__udivmoddi4+0x282>
 8001000:	462b      	mov	r3, r5
 8001002:	e794      	b.n	8000f2e <__udivmoddi4+0x1da>
 8001004:	4640      	mov	r0, r8
 8001006:	e7d1      	b.n	8000fac <__udivmoddi4+0x258>
 8001008:	46d0      	mov	r8, sl
 800100a:	e77b      	b.n	8000f04 <__udivmoddi4+0x1b0>
 800100c:	3d02      	subs	r5, #2
 800100e:	4462      	add	r2, ip
 8001010:	e732      	b.n	8000e78 <__udivmoddi4+0x124>
 8001012:	4608      	mov	r0, r1
 8001014:	e70a      	b.n	8000e2c <__udivmoddi4+0xd8>
 8001016:	4464      	add	r4, ip
 8001018:	3802      	subs	r0, #2
 800101a:	e742      	b.n	8000ea2 <__udivmoddi4+0x14e>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif
PUTCHAR_PROTOTYPE
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001028:	1d39      	adds	r1, r7, #4
 800102a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800102e:	2201      	movs	r2, #1
 8001030:	4803      	ldr	r0, [pc, #12]	; (8001040 <__io_putchar+0x20>)
 8001032:	f003 fc5a 	bl	80048ea <HAL_UART_Transmit>
  return ch;
 8001036:	687b      	ldr	r3, [r7, #4]
}
 8001038:	4618      	mov	r0, r3
 800103a:	3708      	adds	r7, #8
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	200002c8 	.word	0x200002c8

08001044 <mostrar_menu_principal>:
// TODO: estudiar r que las cosas estan asi


void mostrar_menu_principal(void) {
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
	const char* menu =
 800104a:	4b04      	ldr	r3, [pc, #16]	; (800105c <mostrar_menu_principal+0x18>)
 800104c:	607b      	str	r3, [r7, #4]
			"\r\n=== Analizador BJT ===\r\n"
			"Comandos disponibles:\r\n"
			"1. bjt - Entrar al men de configuracin BJT\r\n"
			"2. ayuda - Mostrar este men\r\n"
			"\r\n> ";
	printf(menu);
 800104e:	6878      	ldr	r0, [r7, #4]
 8001050:	f006 f8d2 	bl	80071f8 <iprintf>
}
 8001054:	bf00      	nop
 8001056:	3708      	adds	r7, #8
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	08009fec 	.word	0x08009fec

08001060 <mostrar_config_bjt>:

void mostrar_config_bjt(void) {
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
	printf("\r\n--- CONFIGURACIN BJT ---\r\n");
 8001064:	482c      	ldr	r0, [pc, #176]	; (8001118 <mostrar_config_bjt+0xb8>)
 8001066:	f006 f92d 	bl	80072c4 <puts>
	printf("Modo      : %s\r\n", (g_config.modo == BJT_MODO_ICVB) ? "Ic vs Vb" : "Ic vs Vc");
 800106a:	4b2c      	ldr	r3, [pc, #176]	; (800111c <mostrar_config_bjt+0xbc>)
 800106c:	781b      	ldrb	r3, [r3, #0]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d101      	bne.n	8001076 <mostrar_config_bjt+0x16>
 8001072:	4b2b      	ldr	r3, [pc, #172]	; (8001120 <mostrar_config_bjt+0xc0>)
 8001074:	e000      	b.n	8001078 <mostrar_config_bjt+0x18>
 8001076:	4b2b      	ldr	r3, [pc, #172]	; (8001124 <mostrar_config_bjt+0xc4>)
 8001078:	4619      	mov	r1, r3
 800107a:	482b      	ldr	r0, [pc, #172]	; (8001128 <mostrar_config_bjt+0xc8>)
 800107c:	f006 f8bc 	bl	80071f8 <iprintf>
	printf("Vb fijo   : %.1f mV\r\n", g_config.vb_fijo_mv);
 8001080:	4b26      	ldr	r3, [pc, #152]	; (800111c <mostrar_config_bjt+0xbc>)
 8001082:	685b      	ldr	r3, [r3, #4]
 8001084:	4618      	mov	r0, r3
 8001086:	f7ff fa77 	bl	8000578 <__aeabi_f2d>
 800108a:	4602      	mov	r2, r0
 800108c:	460b      	mov	r3, r1
 800108e:	4827      	ldr	r0, [pc, #156]	; (800112c <mostrar_config_bjt+0xcc>)
 8001090:	f006 f8b2 	bl	80071f8 <iprintf>
	printf("Vc fijo   : %.1f mV\r\n", g_config.vc_fijo_mv);
 8001094:	4b21      	ldr	r3, [pc, #132]	; (800111c <mostrar_config_bjt+0xbc>)
 8001096:	689b      	ldr	r3, [r3, #8]
 8001098:	4618      	mov	r0, r3
 800109a:	f7ff fa6d 	bl	8000578 <__aeabi_f2d>
 800109e:	4602      	mov	r2, r0
 80010a0:	460b      	mov	r3, r1
 80010a2:	4823      	ldr	r0, [pc, #140]	; (8001130 <mostrar_config_bjt+0xd0>)
 80010a4:	f006 f8a8 	bl	80071f8 <iprintf>
	printf("Inicio    : %.1f mV\r\n", g_config.v_inicio_mv);
 80010a8:	4b1c      	ldr	r3, [pc, #112]	; (800111c <mostrar_config_bjt+0xbc>)
 80010aa:	68db      	ldr	r3, [r3, #12]
 80010ac:	4618      	mov	r0, r3
 80010ae:	f7ff fa63 	bl	8000578 <__aeabi_f2d>
 80010b2:	4602      	mov	r2, r0
 80010b4:	460b      	mov	r3, r1
 80010b6:	481f      	ldr	r0, [pc, #124]	; (8001134 <mostrar_config_bjt+0xd4>)
 80010b8:	f006 f89e 	bl	80071f8 <iprintf>
	printf("Fin       : %.1f mV\r\n", g_config.v_fin_mv);
 80010bc:	4b17      	ldr	r3, [pc, #92]	; (800111c <mostrar_config_bjt+0xbc>)
 80010be:	691b      	ldr	r3, [r3, #16]
 80010c0:	4618      	mov	r0, r3
 80010c2:	f7ff fa59 	bl	8000578 <__aeabi_f2d>
 80010c6:	4602      	mov	r2, r0
 80010c8:	460b      	mov	r3, r1
 80010ca:	481b      	ldr	r0, [pc, #108]	; (8001138 <mostrar_config_bjt+0xd8>)
 80010cc:	f006 f894 	bl	80071f8 <iprintf>
	printf("Paso      : %.1f mV\r\n", g_config.v_paso_mv);
 80010d0:	4b12      	ldr	r3, [pc, #72]	; (800111c <mostrar_config_bjt+0xbc>)
 80010d2:	695b      	ldr	r3, [r3, #20]
 80010d4:	4618      	mov	r0, r3
 80010d6:	f7ff fa4f 	bl	8000578 <__aeabi_f2d>
 80010da:	4602      	mov	r2, r0
 80010dc:	460b      	mov	r3, r1
 80010de:	4817      	ldr	r0, [pc, #92]	; (800113c <mostrar_config_bjt+0xdc>)
 80010e0:	f006 f88a 	bl	80071f8 <iprintf>
	printf("Puntos    : %u\r\n",    g_config.puntos);
 80010e4:	4b0d      	ldr	r3, [pc, #52]	; (800111c <mostrar_config_bjt+0xbc>)
 80010e6:	8b1b      	ldrh	r3, [r3, #24]
 80010e8:	4619      	mov	r1, r3
 80010ea:	4815      	ldr	r0, [pc, #84]	; (8001140 <mostrar_config_bjt+0xe0>)
 80010ec:	f006 f884 	bl	80071f8 <iprintf>
	printf("Comandos:\r\n");
 80010f0:	4814      	ldr	r0, [pc, #80]	; (8001144 <mostrar_config_bjt+0xe4>)
 80010f2:	f006 f8e7 	bl	80072c4 <puts>
	printf("  modo icvb | modo icvc\r\n");
 80010f6:	4814      	ldr	r0, [pc, #80]	; (8001148 <mostrar_config_bjt+0xe8>)
 80010f8:	f006 f8e4 	bl	80072c4 <puts>
	printf("  establecer [vb|vc|inicio|fin|paso|puntos] <valor>\r\n");
 80010fc:	4813      	ldr	r0, [pc, #76]	; (800114c <mostrar_config_bjt+0xec>)
 80010fe:	f006 f8e1 	bl	80072c4 <puts>
	printf("  mostrar | ayuda\r\n");
 8001102:	4813      	ldr	r0, [pc, #76]	; (8001150 <mostrar_config_bjt+0xf0>)
 8001104:	f006 f8de 	bl	80072c4 <puts>
	printf("  ejecutar\r\n");
 8001108:	4812      	ldr	r0, [pc, #72]	; (8001154 <mostrar_config_bjt+0xf4>)
 800110a:	f006 f8db 	bl	80072c4 <puts>
	printf("  volver\r\n\r\n> ");
 800110e:	4812      	ldr	r0, [pc, #72]	; (8001158 <mostrar_config_bjt+0xf8>)
 8001110:	f006 f872 	bl	80071f8 <iprintf>
}
 8001114:	bf00      	nop
 8001116:	bd80      	pop	{r7, pc}
 8001118:	0800a074 	.word	0x0800a074
 800111c:	2000041c 	.word	0x2000041c
 8001120:	0800a094 	.word	0x0800a094
 8001124:	0800a0a0 	.word	0x0800a0a0
 8001128:	0800a0ac 	.word	0x0800a0ac
 800112c:	0800a0c0 	.word	0x0800a0c0
 8001130:	0800a0d8 	.word	0x0800a0d8
 8001134:	0800a0f0 	.word	0x0800a0f0
 8001138:	0800a108 	.word	0x0800a108
 800113c:	0800a120 	.word	0x0800a120
 8001140:	0800a138 	.word	0x0800a138
 8001144:	0800a14c 	.word	0x0800a14c
 8001148:	0800a158 	.word	0x0800a158
 800114c:	0800a174 	.word	0x0800a174
 8001150:	0800a1ac 	.word	0x0800a1ac
 8001154:	0800a1c0 	.word	0x0800a1c0
 8001158:	0800a1cc 	.word	0x0800a1cc

0800115c <buscar_comando>:

static Comando_ID_t buscar_comando(const char* texto) {
 800115c:	b580      	push	{r7, lr}
 800115e:	b084      	sub	sp, #16
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
	for (size_t i = 0; i < NUM_COMANDOS; i++) {
 8001164:	2300      	movs	r3, #0
 8001166:	60fb      	str	r3, [r7, #12]
 8001168:	e013      	b.n	8001192 <buscar_comando+0x36>
		if (strcmp(texto, COMANDOS[i].texto) == 0) {
 800116a:	4a0e      	ldr	r2, [pc, #56]	; (80011a4 <buscar_comando+0x48>)
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001172:	4619      	mov	r1, r3
 8001174:	6878      	ldr	r0, [r7, #4]
 8001176:	f7ff f833 	bl	80001e0 <strcmp>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d105      	bne.n	800118c <buscar_comando+0x30>
			return COMANDOS[i].id;
 8001180:	4a08      	ldr	r2, [pc, #32]	; (80011a4 <buscar_comando+0x48>)
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	00db      	lsls	r3, r3, #3
 8001186:	4413      	add	r3, r2
 8001188:	791b      	ldrb	r3, [r3, #4]
 800118a:	e006      	b.n	800119a <buscar_comando+0x3e>
	for (size_t i = 0; i < NUM_COMANDOS; i++) {
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	3301      	adds	r3, #1
 8001190:	60fb      	str	r3, [r7, #12]
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	2b06      	cmp	r3, #6
 8001196:	d9e8      	bls.n	800116a <buscar_comando+0xe>
		}
	}
	return CMD_DESCONOCIDO;
 8001198:	2307      	movs	r3, #7
}
 800119a:	4618      	mov	r0, r3
 800119c:	3710      	adds	r7, #16
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	0800a41c 	.word	0x0800a41c

080011a8 <analizar_y_ejecutar_comando>:

static void analizar_y_ejecutar_comando(uint8_t* buffer, uint16_t tamao)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b086      	sub	sp, #24
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
 80011b0:	460b      	mov	r3, r1
 80011b2:	807b      	strh	r3, [r7, #2]


	char* texto_comando = strtok((char*)buffer, " \r\n");
 80011b4:	490e      	ldr	r1, [pc, #56]	; (80011f0 <analizar_y_ejecutar_comando+0x48>)
 80011b6:	6878      	ldr	r0, [r7, #4]
 80011b8:	f006 f99e 	bl	80074f8 <strtok>
 80011bc:	6178      	str	r0, [r7, #20]
	char* parametros    = strtok(NULL, ""); // El resto de la lnea
 80011be:	490d      	ldr	r1, [pc, #52]	; (80011f4 <analizar_y_ejecutar_comando+0x4c>)
 80011c0:	2000      	movs	r0, #0
 80011c2:	f006 f999 	bl	80074f8 <strtok>
 80011c6:	6138      	str	r0, [r7, #16]

	if (texto_comando == NULL) {
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d103      	bne.n	80011d6 <analizar_y_ejecutar_comando+0x2e>
		printf("> ");
 80011ce:	480a      	ldr	r0, [pc, #40]	; (80011f8 <analizar_y_ejecutar_comando+0x50>)
 80011d0:	f006 f812 	bl	80071f8 <iprintf>
		return; // Buffer vaco o solo espacios
 80011d4:	e009      	b.n	80011ea <analizar_y_ejecutar_comando+0x42>
	}

	Comando_ID_t id = buscar_comando(texto_comando);
 80011d6:	6978      	ldr	r0, [r7, #20]
 80011d8:	f7ff ffc0 	bl	800115c <buscar_comando>
 80011dc:	4603      	mov	r3, r0
 80011de:	73fb      	strb	r3, [r7, #15]
	despachar_comando(id, parametros);
 80011e0:	7bfb      	ldrb	r3, [r7, #15]
 80011e2:	6939      	ldr	r1, [r7, #16]
 80011e4:	4618      	mov	r0, r3
 80011e6:	f000 f809 	bl	80011fc <despachar_comando>
}
 80011ea:	3718      	adds	r7, #24
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	0800a1dc 	.word	0x0800a1dc
 80011f4:	0800a1e0 	.word	0x0800a1e0
 80011f8:	0800a1e4 	.word	0x0800a1e4

080011fc <despachar_comando>:

static void despachar_comando(Comando_ID_t id, char* params) {
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b082      	sub	sp, #8
 8001200:	af00      	add	r7, sp, #0
 8001202:	4603      	mov	r3, r0
 8001204:	6039      	str	r1, [r7, #0]
 8001206:	71fb      	strb	r3, [r7, #7]
	switch (g_estado) {
 8001208:	4b0f      	ldr	r3, [pc, #60]	; (8001248 <despachar_comando+0x4c>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	2b02      	cmp	r3, #2
 800120e:	d012      	beq.n	8001236 <despachar_comando+0x3a>
 8001210:	2b02      	cmp	r3, #2
 8001212:	dc15      	bgt.n	8001240 <despachar_comando+0x44>
 8001214:	2b00      	cmp	r3, #0
 8001216:	d002      	beq.n	800121e <despachar_comando+0x22>
 8001218:	2b01      	cmp	r3, #1
 800121a:	d006      	beq.n	800122a <despachar_comando+0x2e>
		break;
	case ESTADO_EJECUTANDO_BJT:
		manejar_ejecucion_bjt(id);
		break;
	}
}
 800121c:	e010      	b.n	8001240 <despachar_comando+0x44>
		manejar_menu(id, params);
 800121e:	79fb      	ldrb	r3, [r7, #7]
 8001220:	6839      	ldr	r1, [r7, #0]
 8001222:	4618      	mov	r0, r3
 8001224:	f000 f812 	bl	800124c <manejar_menu>
		break;
 8001228:	e00a      	b.n	8001240 <despachar_comando+0x44>
		manejar_config_bjt(id, params);
 800122a:	79fb      	ldrb	r3, [r7, #7]
 800122c:	6839      	ldr	r1, [r7, #0]
 800122e:	4618      	mov	r0, r3
 8001230:	f000 f82e 	bl	8001290 <manejar_config_bjt>
		break;
 8001234:	e004      	b.n	8001240 <despachar_comando+0x44>
		manejar_ejecucion_bjt(id);
 8001236:	79fb      	ldrb	r3, [r7, #7]
 8001238:	4618      	mov	r0, r3
 800123a:	f000 f92d 	bl	8001498 <manejar_ejecucion_bjt>
		break;
 800123e:	bf00      	nop
}
 8001240:	bf00      	nop
 8001242:	3708      	adds	r7, #8
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	2000041b 	.word	0x2000041b

0800124c <manejar_menu>:

static void manejar_menu(Comando_ID_t id, char* params) {
 800124c:	b580      	push	{r7, lr}
 800124e:	b082      	sub	sp, #8
 8001250:	af00      	add	r7, sp, #0
 8001252:	4603      	mov	r3, r0
 8001254:	6039      	str	r1, [r7, #0]
 8001256:	71fb      	strb	r3, [r7, #7]
	switch (id) {
 8001258:	79fb      	ldrb	r3, [r7, #7]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d002      	beq.n	8001264 <manejar_menu+0x18>
 800125e:	2b01      	cmp	r3, #1
 8001260:	d003      	beq.n	800126a <manejar_menu+0x1e>
 8001262:	e008      	b.n	8001276 <manejar_menu+0x2a>
	case CMD_AYUDA:
		mostrar_menu_principal();
 8001264:	f7ff feee 	bl	8001044 <mostrar_menu_principal>
		break;
 8001268:	e009      	b.n	800127e <manejar_menu+0x32>
	case CMD_BJT:
		g_estado = ESTADO_CONFIG_BJT;
 800126a:	4b07      	ldr	r3, [pc, #28]	; (8001288 <manejar_menu+0x3c>)
 800126c:	2201      	movs	r2, #1
 800126e:	701a      	strb	r2, [r3, #0]
		mostrar_config_bjt();
 8001270:	f7ff fef6 	bl	8001060 <mostrar_config_bjt>
		break;
 8001274:	e003      	b.n	800127e <manejar_menu+0x32>
	default:
		printf("Comando invlido. Use 'ayuda'.\r\n> ");
 8001276:	4805      	ldr	r0, [pc, #20]	; (800128c <manejar_menu+0x40>)
 8001278:	f005 ffbe 	bl	80071f8 <iprintf>
		break;
 800127c:	bf00      	nop
	}
}
 800127e:	bf00      	nop
 8001280:	3708      	adds	r7, #8
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	2000041b 	.word	0x2000041b
 800128c:	0800a1e8 	.word	0x0800a1e8

08001290 <manejar_config_bjt>:

static void manejar_config_bjt(Comando_ID_t id, char* params) {
 8001290:	b580      	push	{r7, lr}
 8001292:	b086      	sub	sp, #24
 8001294:	af00      	add	r7, sp, #0
 8001296:	4603      	mov	r3, r0
 8001298:	6039      	str	r1, [r7, #0]
 800129a:	71fb      	strb	r3, [r7, #7]
	switch (id) {
 800129c:	79fb      	ldrb	r3, [r7, #7]
 800129e:	2b06      	cmp	r3, #6
 80012a0:	f200 80c3 	bhi.w	800142a <manejar_config_bjt+0x19a>
 80012a4:	a201      	add	r2, pc, #4	; (adr r2, 80012ac <manejar_config_bjt+0x1c>)
 80012a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012aa:	bf00      	nop
 80012ac:	080012c9 	.word	0x080012c9
 80012b0:	0800142b 	.word	0x0800142b
 80012b4:	080012cf 	.word	0x080012cf
 80012b8:	0800131d 	.word	0x0800131d
 80012bc:	080012c9 	.word	0x080012c9
 80012c0:	0800140b 	.word	0x0800140b
 80012c4:	0800141f 	.word	0x0800141f
	case CMD_AYUDA:
	case CMD_MOSTRAR:
		mostrar_config_bjt();
 80012c8:	f7ff feca 	bl	8001060 <mostrar_config_bjt>
		break;
 80012cc:	e0b1      	b.n	8001432 <manejar_config_bjt+0x1a2>

	case CMD_MODO:
		if (!params) {
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d103      	bne.n	80012dc <manejar_config_bjt+0x4c>
			printf("Uso: modo [icvb|icvc]\r\n> ");
 80012d4:	4859      	ldr	r0, [pc, #356]	; (800143c <manejar_config_bjt+0x1ac>)
 80012d6:	f005 ff8f 	bl	80071f8 <iprintf>
			g_config.modo = BJT_MODO_ICVC;
			printf("Modo: Ic vs Vc\r\n> ");
		} else {
			printf("Modo invlido. Use 'icvb' o 'icvc'.\r\n> ");
		}
		break;
 80012da:	e0aa      	b.n	8001432 <manejar_config_bjt+0x1a2>
		} else if (strcmp(params, "icvb") == 0) {
 80012dc:	4958      	ldr	r1, [pc, #352]	; (8001440 <manejar_config_bjt+0x1b0>)
 80012de:	6838      	ldr	r0, [r7, #0]
 80012e0:	f7fe ff7e 	bl	80001e0 <strcmp>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d106      	bne.n	80012f8 <manejar_config_bjt+0x68>
			g_config.modo = BJT_MODO_ICVB;
 80012ea:	4b56      	ldr	r3, [pc, #344]	; (8001444 <manejar_config_bjt+0x1b4>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	701a      	strb	r2, [r3, #0]
			printf("Modo: Ic vs Vb\r\n> ");
 80012f0:	4855      	ldr	r0, [pc, #340]	; (8001448 <manejar_config_bjt+0x1b8>)
 80012f2:	f005 ff81 	bl	80071f8 <iprintf>
		break;
 80012f6:	e09c      	b.n	8001432 <manejar_config_bjt+0x1a2>
		} else if (strcmp(params, "icvc") == 0) {
 80012f8:	4954      	ldr	r1, [pc, #336]	; (800144c <manejar_config_bjt+0x1bc>)
 80012fa:	6838      	ldr	r0, [r7, #0]
 80012fc:	f7fe ff70 	bl	80001e0 <strcmp>
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	d106      	bne.n	8001314 <manejar_config_bjt+0x84>
			g_config.modo = BJT_MODO_ICVC;
 8001306:	4b4f      	ldr	r3, [pc, #316]	; (8001444 <manejar_config_bjt+0x1b4>)
 8001308:	2201      	movs	r2, #1
 800130a:	701a      	strb	r2, [r3, #0]
			printf("Modo: Ic vs Vc\r\n> ");
 800130c:	4850      	ldr	r0, [pc, #320]	; (8001450 <manejar_config_bjt+0x1c0>)
 800130e:	f005 ff73 	bl	80071f8 <iprintf>
		break;
 8001312:	e08e      	b.n	8001432 <manejar_config_bjt+0x1a2>
			printf("Modo invlido. Use 'icvb' o 'icvc'.\r\n> ");
 8001314:	484f      	ldr	r0, [pc, #316]	; (8001454 <manejar_config_bjt+0x1c4>)
 8001316:	f005 ff6f 	bl	80071f8 <iprintf>
		break;
 800131a:	e08a      	b.n	8001432 <manejar_config_bjt+0x1a2>

	case CMD_ESTABLECER: {
		if (!params) {
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d103      	bne.n	800132a <manejar_config_bjt+0x9a>
			printf("Uso: establecer [param] <valor>\r\n> ");
 8001322:	484d      	ldr	r0, [pc, #308]	; (8001458 <manejar_config_bjt+0x1c8>)
 8001324:	f005 ff68 	bl	80071f8 <iprintf>
			break;
 8001328:	e083      	b.n	8001432 <manejar_config_bjt+0x1a2>
		}

		char* param = strtok(params, " ");
 800132a:	494c      	ldr	r1, [pc, #304]	; (800145c <manejar_config_bjt+0x1cc>)
 800132c:	6838      	ldr	r0, [r7, #0]
 800132e:	f006 f8e3 	bl	80074f8 <strtok>
 8001332:	6178      	str	r0, [r7, #20]
		char* valor = strtok(NULL, " \r\n");
 8001334:	494a      	ldr	r1, [pc, #296]	; (8001460 <manejar_config_bjt+0x1d0>)
 8001336:	2000      	movs	r0, #0
 8001338:	f006 f8de 	bl	80074f8 <strtok>
 800133c:	6138      	str	r0, [r7, #16]

		if (!param || !valor) {
 800133e:	697b      	ldr	r3, [r7, #20]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d002      	beq.n	800134a <manejar_config_bjt+0xba>
 8001344:	693b      	ldr	r3, [r7, #16]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d103      	bne.n	8001352 <manejar_config_bjt+0xc2>
			printf("Parmetros incompletos.\r\n> ");
 800134a:	4846      	ldr	r0, [pc, #280]	; (8001464 <manejar_config_bjt+0x1d4>)
 800134c:	f005 ff54 	bl	80071f8 <iprintf>
			break;
 8001350:	e06f      	b.n	8001432 <manejar_config_bjt+0x1a2>
		}

		if (strcmp(param, "puntos") == 0) {
 8001352:	4945      	ldr	r1, [pc, #276]	; (8001468 <manejar_config_bjt+0x1d8>)
 8001354:	6978      	ldr	r0, [r7, #20]
 8001356:	f7fe ff43 	bl	80001e0 <strcmp>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d107      	bne.n	8001370 <manejar_config_bjt+0xe0>
			g_config.puntos = (uint16_t)atoi(valor);
 8001360:	6938      	ldr	r0, [r7, #16]
 8001362:	f004 f95e 	bl	8005622 <atoi>
 8001366:	4603      	mov	r3, r0
 8001368:	b29a      	uxth	r2, r3
 800136a:	4b36      	ldr	r3, [pc, #216]	; (8001444 <manejar_config_bjt+0x1b4>)
 800136c:	831a      	strh	r2, [r3, #24]
 800136e:	e046      	b.n	80013fe <manejar_config_bjt+0x16e>
		} else {
			float v = atof(valor);
 8001370:	6938      	ldr	r0, [r7, #16]
 8001372:	f004 f953 	bl	800561c <atof>
 8001376:	ec53 2b10 	vmov	r2, r3, d0
 800137a:	4610      	mov	r0, r2
 800137c:	4619      	mov	r1, r3
 800137e:	f7ff fc4b 	bl	8000c18 <__aeabi_d2f>
 8001382:	4603      	mov	r3, r0
 8001384:	60fb      	str	r3, [r7, #12]
			if (strcmp(param, "vb") == 0)         g_config.vb_fijo_mv = v;
 8001386:	4939      	ldr	r1, [pc, #228]	; (800146c <manejar_config_bjt+0x1dc>)
 8001388:	6978      	ldr	r0, [r7, #20]
 800138a:	f7fe ff29 	bl	80001e0 <strcmp>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d103      	bne.n	800139c <manejar_config_bjt+0x10c>
 8001394:	4a2b      	ldr	r2, [pc, #172]	; (8001444 <manejar_config_bjt+0x1b4>)
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	6053      	str	r3, [r2, #4]
 800139a:	e030      	b.n	80013fe <manejar_config_bjt+0x16e>
			else if (strcmp(param, "vc") == 0)    g_config.vc_fijo_mv = v;
 800139c:	4934      	ldr	r1, [pc, #208]	; (8001470 <manejar_config_bjt+0x1e0>)
 800139e:	6978      	ldr	r0, [r7, #20]
 80013a0:	f7fe ff1e 	bl	80001e0 <strcmp>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d103      	bne.n	80013b2 <manejar_config_bjt+0x122>
 80013aa:	4a26      	ldr	r2, [pc, #152]	; (8001444 <manejar_config_bjt+0x1b4>)
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	6093      	str	r3, [r2, #8]
 80013b0:	e025      	b.n	80013fe <manejar_config_bjt+0x16e>
			else if (strcmp(param, "inicio") == 0) g_config.v_inicio_mv = v;
 80013b2:	4930      	ldr	r1, [pc, #192]	; (8001474 <manejar_config_bjt+0x1e4>)
 80013b4:	6978      	ldr	r0, [r7, #20]
 80013b6:	f7fe ff13 	bl	80001e0 <strcmp>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d103      	bne.n	80013c8 <manejar_config_bjt+0x138>
 80013c0:	4a20      	ldr	r2, [pc, #128]	; (8001444 <manejar_config_bjt+0x1b4>)
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	60d3      	str	r3, [r2, #12]
 80013c6:	e01a      	b.n	80013fe <manejar_config_bjt+0x16e>
			else if (strcmp(param, "fin") == 0)    g_config.v_fin_mv = v;
 80013c8:	492b      	ldr	r1, [pc, #172]	; (8001478 <manejar_config_bjt+0x1e8>)
 80013ca:	6978      	ldr	r0, [r7, #20]
 80013cc:	f7fe ff08 	bl	80001e0 <strcmp>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d103      	bne.n	80013de <manejar_config_bjt+0x14e>
 80013d6:	4a1b      	ldr	r2, [pc, #108]	; (8001444 <manejar_config_bjt+0x1b4>)
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	6113      	str	r3, [r2, #16]
 80013dc:	e00f      	b.n	80013fe <manejar_config_bjt+0x16e>
			else if (strcmp(param, "paso") == 0)   g_config.v_paso_mv = v;
 80013de:	4927      	ldr	r1, [pc, #156]	; (800147c <manejar_config_bjt+0x1ec>)
 80013e0:	6978      	ldr	r0, [r7, #20]
 80013e2:	f7fe fefd 	bl	80001e0 <strcmp>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d103      	bne.n	80013f4 <manejar_config_bjt+0x164>
 80013ec:	4a15      	ldr	r2, [pc, #84]	; (8001444 <manejar_config_bjt+0x1b4>)
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	6153      	str	r3, [r2, #20]
 80013f2:	e004      	b.n	80013fe <manejar_config_bjt+0x16e>
			else {
				printf("Parmetro '%s' invlido.\r\n> ", param);
 80013f4:	6979      	ldr	r1, [r7, #20]
 80013f6:	4822      	ldr	r0, [pc, #136]	; (8001480 <manejar_config_bjt+0x1f0>)
 80013f8:	f005 fefe 	bl	80071f8 <iprintf>
				break;
 80013fc:	e019      	b.n	8001432 <manejar_config_bjt+0x1a2>
			}
		}
		printf("Actualizado: %s = %s\r\n> ", param, valor);
 80013fe:	693a      	ldr	r2, [r7, #16]
 8001400:	6979      	ldr	r1, [r7, #20]
 8001402:	4820      	ldr	r0, [pc, #128]	; (8001484 <manejar_config_bjt+0x1f4>)
 8001404:	f005 fef8 	bl	80071f8 <iprintf>
		break;
 8001408:	e013      	b.n	8001432 <manejar_config_bjt+0x1a2>
	}

	case CMD_EJECUTAR:
		printf("Iniciando barrido...\r\n");
 800140a:	481f      	ldr	r0, [pc, #124]	; (8001488 <manejar_config_bjt+0x1f8>)
 800140c:	f005 ff5a 	bl	80072c4 <puts>
		// Encabezados de la tabla CSV
		printf("Indice,Vb_mV,Vc_mV,Ic_mA\r\n");
 8001410:	481e      	ldr	r0, [pc, #120]	; (800148c <manejar_config_bjt+0x1fc>)
 8001412:	f005 ff57 	bl	80072c4 <puts>
		g_estado = ESTADO_EJECUTANDO_BJT;
 8001416:	4b1e      	ldr	r3, [pc, #120]	; (8001490 <manejar_config_bjt+0x200>)
 8001418:	2202      	movs	r2, #2
 800141a:	701a      	strb	r2, [r3, #0]
		// El barrido se ejecuta en tick_barrido_bjt()
		break;
 800141c:	e009      	b.n	8001432 <manejar_config_bjt+0x1a2>

	case CMD_VOLVER:
		g_estado = ESTADO_MENU;
 800141e:	4b1c      	ldr	r3, [pc, #112]	; (8001490 <manejar_config_bjt+0x200>)
 8001420:	2200      	movs	r2, #0
 8001422:	701a      	strb	r2, [r3, #0]
		mostrar_menu_principal();
 8001424:	f7ff fe0e 	bl	8001044 <mostrar_menu_principal>
		break;
 8001428:	e003      	b.n	8001432 <manejar_config_bjt+0x1a2>

	default:
		printf("Comando invlido. Use 'mostrar' o 'ayuda'.\r\n> ");
 800142a:	481a      	ldr	r0, [pc, #104]	; (8001494 <manejar_config_bjt+0x204>)
 800142c:	f005 fee4 	bl	80071f8 <iprintf>
		break;
 8001430:	bf00      	nop
	}
}
 8001432:	bf00      	nop
 8001434:	3718      	adds	r7, #24
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	0800a20c 	.word	0x0800a20c
 8001440:	0800a228 	.word	0x0800a228
 8001444:	2000041c 	.word	0x2000041c
 8001448:	0800a230 	.word	0x0800a230
 800144c:	0800a244 	.word	0x0800a244
 8001450:	0800a24c 	.word	0x0800a24c
 8001454:	0800a260 	.word	0x0800a260
 8001458:	0800a28c 	.word	0x0800a28c
 800145c:	0800a2b0 	.word	0x0800a2b0
 8001460:	0800a1dc 	.word	0x0800a1dc
 8001464:	0800a2b4 	.word	0x0800a2b4
 8001468:	0800a2d4 	.word	0x0800a2d4
 800146c:	0800a2dc 	.word	0x0800a2dc
 8001470:	0800a2e0 	.word	0x0800a2e0
 8001474:	0800a2e4 	.word	0x0800a2e4
 8001478:	0800a2ec 	.word	0x0800a2ec
 800147c:	0800a2f0 	.word	0x0800a2f0
 8001480:	0800a2f8 	.word	0x0800a2f8
 8001484:	0800a318 	.word	0x0800a318
 8001488:	0800a334 	.word	0x0800a334
 800148c:	0800a34c 	.word	0x0800a34c
 8001490:	2000041b 	.word	0x2000041b
 8001494:	0800a368 	.word	0x0800a368

08001498 <manejar_ejecucion_bjt>:


static void manejar_ejecucion_bjt(Comando_ID_t id) {
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0
 800149e:	4603      	mov	r3, r0
 80014a0:	71fb      	strb	r3, [r7, #7]
   // Durante la ejecucin, cualquier comando detiene el barrido
   printf("\r\nBarrido abortado por el usuario!\r\n");
 80014a2:	4806      	ldr	r0, [pc, #24]	; (80014bc <manejar_ejecucion_bjt+0x24>)
 80014a4:	f005 ff0e 	bl	80072c4 <puts>
   g_estado = ESTADO_CONFIG_BJT;
 80014a8:	4b05      	ldr	r3, [pc, #20]	; (80014c0 <manejar_ejecucion_bjt+0x28>)
 80014aa:	2201      	movs	r2, #1
 80014ac:	701a      	strb	r2, [r3, #0]
   mostrar_config_bjt();
 80014ae:	f7ff fdd7 	bl	8001060 <mostrar_config_bjt>
}
 80014b2:	bf00      	nop
 80014b4:	3708      	adds	r7, #8
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	0800a398 	.word	0x0800a398
 80014c0:	2000041b 	.word	0x2000041b

080014c4 <tick_barrido_bjt>:


static void tick_barrido_bjt(void) {
 80014c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80014c8:	b08b      	sub	sp, #44	; 0x2c
 80014ca:	af04      	add	r7, sp, #16
   static uint16_t indice = 0;
   static uint8_t activo = 0;

   // Solo operar en estado de ejecucin
   if (g_estado != ESTADO_EJECUTANDO_BJT) {
 80014cc:	4b4b      	ldr	r3, [pc, #300]	; (80015fc <tick_barrido_bjt+0x138>)
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	2b02      	cmp	r3, #2
 80014d2:	d003      	beq.n	80014dc <tick_barrido_bjt+0x18>
       activo = 0; // Resetea el estado si salimos de ejecucin
 80014d4:	4b4a      	ldr	r3, [pc, #296]	; (8001600 <tick_barrido_bjt+0x13c>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	701a      	strb	r2, [r3, #0]
       return;
 80014da:	e08b      	b.n	80015f4 <tick_barrido_bjt+0x130>
   }

   // Inicializar al entrar
   if (!activo) {
 80014dc:	4b48      	ldr	r3, [pc, #288]	; (8001600 <tick_barrido_bjt+0x13c>)
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d105      	bne.n	80014f0 <tick_barrido_bjt+0x2c>
       indice = 0;
 80014e4:	4b47      	ldr	r3, [pc, #284]	; (8001604 <tick_barrido_bjt+0x140>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	801a      	strh	r2, [r3, #0]
       activo = 1;
 80014ea:	4b45      	ldr	r3, [pc, #276]	; (8001600 <tick_barrido_bjt+0x13c>)
 80014ec:	2201      	movs	r2, #1
 80014ee:	701a      	strb	r2, [r3, #0]
       // TODO: Inicializar hardware (DAC, ADC, etc.) si es necesario
   }

   // Verificar fin del barrido
   if (g_config.puntos == 0 || (g_config.v_paso_mv == 0 && g_config.puntos > 1)) {
 80014f0:	4b45      	ldr	r3, [pc, #276]	; (8001608 <tick_barrido_bjt+0x144>)
 80014f2:	8b1b      	ldrh	r3, [r3, #24]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d00b      	beq.n	8001510 <tick_barrido_bjt+0x4c>
 80014f8:	4b43      	ldr	r3, [pc, #268]	; (8001608 <tick_barrido_bjt+0x144>)
 80014fa:	edd3 7a05 	vldr	s15, [r3, #20]
 80014fe:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001502:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001506:	d10c      	bne.n	8001522 <tick_barrido_bjt+0x5e>
 8001508:	4b3f      	ldr	r3, [pc, #252]	; (8001608 <tick_barrido_bjt+0x144>)
 800150a:	8b1b      	ldrh	r3, [r3, #24]
 800150c:	2b01      	cmp	r3, #1
 800150e:	d908      	bls.n	8001522 <tick_barrido_bjt+0x5e>
       printf("Error: 'puntos' o 'paso' no configurados.\r\n");
 8001510:	483e      	ldr	r0, [pc, #248]	; (800160c <tick_barrido_bjt+0x148>)
 8001512:	f005 fed7 	bl	80072c4 <puts>
       g_estado = ESTADO_CONFIG_BJT;
 8001516:	4b39      	ldr	r3, [pc, #228]	; (80015fc <tick_barrido_bjt+0x138>)
 8001518:	2201      	movs	r2, #1
 800151a:	701a      	strb	r2, [r3, #0]
       mostrar_config_bjt();
 800151c:	f7ff fda0 	bl	8001060 <mostrar_config_bjt>
       return;
 8001520:	e068      	b.n	80015f4 <tick_barrido_bjt+0x130>
   }

   if (indice >= g_config.puntos) {
 8001522:	4b39      	ldr	r3, [pc, #228]	; (8001608 <tick_barrido_bjt+0x144>)
 8001524:	8b1a      	ldrh	r2, [r3, #24]
 8001526:	4b37      	ldr	r3, [pc, #220]	; (8001604 <tick_barrido_bjt+0x140>)
 8001528:	881b      	ldrh	r3, [r3, #0]
 800152a:	429a      	cmp	r2, r3
 800152c:	d808      	bhi.n	8001540 <tick_barrido_bjt+0x7c>
       printf("Barrido completado.\r\n");
 800152e:	4838      	ldr	r0, [pc, #224]	; (8001610 <tick_barrido_bjt+0x14c>)
 8001530:	f005 fec8 	bl	80072c4 <puts>
       g_estado = ESTADO_CONFIG_BJT;
 8001534:	4b31      	ldr	r3, [pc, #196]	; (80015fc <tick_barrido_bjt+0x138>)
 8001536:	2201      	movs	r2, #1
 8001538:	701a      	strb	r2, [r3, #0]
       mostrar_config_bjt();
 800153a:	f7ff fd91 	bl	8001060 <mostrar_config_bjt>
       return;
 800153e:	e059      	b.n	80015f4 <tick_barrido_bjt+0x130>
   }

   // Calcular voltaje de barrido
   float v_barrido = g_config.v_inicio_mv + (float)indice * g_config.v_paso_mv;
 8001540:	4b31      	ldr	r3, [pc, #196]	; (8001608 <tick_barrido_bjt+0x144>)
 8001542:	ed93 7a03 	vldr	s14, [r3, #12]
 8001546:	4b2f      	ldr	r3, [pc, #188]	; (8001604 <tick_barrido_bjt+0x140>)
 8001548:	881b      	ldrh	r3, [r3, #0]
 800154a:	ee07 3a90 	vmov	s15, r3
 800154e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001552:	4b2d      	ldr	r3, [pc, #180]	; (8001608 <tick_barrido_bjt+0x144>)
 8001554:	edd3 7a05 	vldr	s15, [r3, #20]
 8001558:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800155c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001560:	edc7 7a03 	vstr	s15, [r7, #12]

   // Aplicar voltajes segn modo
   float vb_aplicado, vc_aplicado;
   if (g_config.modo == BJT_MODO_ICVB) {
 8001564:	4b28      	ldr	r3, [pc, #160]	; (8001608 <tick_barrido_bjt+0x144>)
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d105      	bne.n	8001578 <tick_barrido_bjt+0xb4>
       vb_aplicado = v_barrido;
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	617b      	str	r3, [r7, #20]
       vc_aplicado = g_config.vc_fijo_mv;
 8001570:	4b25      	ldr	r3, [pc, #148]	; (8001608 <tick_barrido_bjt+0x144>)
 8001572:	689b      	ldr	r3, [r3, #8]
 8001574:	613b      	str	r3, [r7, #16]
 8001576:	e004      	b.n	8001582 <tick_barrido_bjt+0xbe>
   } else { // BJT_MODO_ICVC
       vb_aplicado = g_config.vb_fijo_mv;
 8001578:	4b23      	ldr	r3, [pc, #140]	; (8001608 <tick_barrido_bjt+0x144>)
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	617b      	str	r3, [r7, #20]
       vc_aplicado = v_barrido;
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	613b      	str	r3, [r7, #16]
   }

   setear_voltaje_base_mv(vb_aplicado);
 8001582:	ed97 0a05 	vldr	s0, [r7, #20]
 8001586:	f000 f847 	bl	8001618 <setear_voltaje_base_mv>
   setear_voltaje_colector_mv(vc_aplicado);
 800158a:	ed97 0a04 	vldr	s0, [r7, #16]
 800158e:	f000 f84e 	bl	800162e <setear_voltaje_colector_mv>

   // TODO: Implementar delay de asentamiento apropiado
   // Un simple HAL_Delay() aqu es aceptable si no es muy largo.
   HAL_Delay(4); // Ejemplo: 5ms de asentamiento. Ajustar segn tu filtro RC.
 8001592:	2004      	movs	r0, #4
 8001594:	f001 f9f8 	bl	8002988 <HAL_Delay>

   // Medir valores
   float vb_medido = leer_voltaje_base_mv();
 8001598:	f000 f854 	bl	8001644 <leer_voltaje_base_mv>
 800159c:	ed87 0a02 	vstr	s0, [r7, #8]
   float vc_medido = leer_voltaje_colector_mv();
 80015a0:	f000 f85c 	bl	800165c <leer_voltaje_colector_mv>
 80015a4:	ed87 0a01 	vstr	s0, [r7, #4]
   float ic_medido = leer_corriente_colector_ma();
 80015a8:	f000 f864 	bl	8001674 <leer_corriente_colector_ma>
 80015ac:	ed87 0a00 	vstr	s0, [r7]

   // Transmitir datos en formato CSV
   printf("%u,%.2f,%.2f,%.3f\r\n", indice, vb_medido, vc_medido, ic_medido);
 80015b0:	4b14      	ldr	r3, [pc, #80]	; (8001604 <tick_barrido_bjt+0x140>)
 80015b2:	881b      	ldrh	r3, [r3, #0]
 80015b4:	461e      	mov	r6, r3
 80015b6:	68b8      	ldr	r0, [r7, #8]
 80015b8:	f7fe ffde 	bl	8000578 <__aeabi_f2d>
 80015bc:	4680      	mov	r8, r0
 80015be:	4689      	mov	r9, r1
 80015c0:	6878      	ldr	r0, [r7, #4]
 80015c2:	f7fe ffd9 	bl	8000578 <__aeabi_f2d>
 80015c6:	4604      	mov	r4, r0
 80015c8:	460d      	mov	r5, r1
 80015ca:	6838      	ldr	r0, [r7, #0]
 80015cc:	f7fe ffd4 	bl	8000578 <__aeabi_f2d>
 80015d0:	4602      	mov	r2, r0
 80015d2:	460b      	mov	r3, r1
 80015d4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80015d8:	e9cd 4500 	strd	r4, r5, [sp]
 80015dc:	4642      	mov	r2, r8
 80015de:	464b      	mov	r3, r9
 80015e0:	4631      	mov	r1, r6
 80015e2:	480c      	ldr	r0, [pc, #48]	; (8001614 <tick_barrido_bjt+0x150>)
 80015e4:	f005 fe08 	bl	80071f8 <iprintf>

   indice++;
 80015e8:	4b06      	ldr	r3, [pc, #24]	; (8001604 <tick_barrido_bjt+0x140>)
 80015ea:	881b      	ldrh	r3, [r3, #0]
 80015ec:	3301      	adds	r3, #1
 80015ee:	b29a      	uxth	r2, r3
 80015f0:	4b04      	ldr	r3, [pc, #16]	; (8001604 <tick_barrido_bjt+0x140>)
 80015f2:	801a      	strh	r2, [r3, #0]
}
 80015f4:	371c      	adds	r7, #28
 80015f6:	46bd      	mov	sp, r7
 80015f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80015fc:	2000041b 	.word	0x2000041b
 8001600:	20000438 	.word	0x20000438
 8001604:	2000043a 	.word	0x2000043a
 8001608:	2000041c 	.word	0x2000041c
 800160c:	0800a3c0 	.word	0x0800a3c0
 8001610:	0800a3ec 	.word	0x0800a3ec
 8001614:	0800a404 	.word	0x0800a404

08001618 <setear_voltaje_base_mv>:




void setear_voltaje_base_mv(float v_mv) {
 8001618:	b480      	push	{r7}
 800161a:	b083      	sub	sp, #12
 800161c:	af00      	add	r7, sp, #0
 800161e:	ed87 0a01 	vstr	s0, [r7, #4]
    // TODO: Implementar PWM para Vb
}
 8001622:	bf00      	nop
 8001624:	370c      	adds	r7, #12
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr

0800162e <setear_voltaje_colector_mv>:
void setear_voltaje_colector_mv(float v_mv) {
 800162e:	b480      	push	{r7}
 8001630:	b083      	sub	sp, #12
 8001632:	af00      	add	r7, sp, #0
 8001634:	ed87 0a01 	vstr	s0, [r7, #4]
    // TODO: Implementar PWM para Vc
}
 8001638:	bf00      	nop
 800163a:	370c      	adds	r7, #12
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr

08001644 <leer_voltaje_base_mv>:
float leer_voltaje_base_mv(void) {
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0
    // TODO: Implementar ADC para Vb
    return 0.0f; // Placeholder
 8001648:	f04f 0300 	mov.w	r3, #0
 800164c:	ee07 3a90 	vmov	s15, r3
}
 8001650:	eeb0 0a67 	vmov.f32	s0, s15
 8001654:	46bd      	mov	sp, r7
 8001656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165a:	4770      	bx	lr

0800165c <leer_voltaje_colector_mv>:


float leer_voltaje_colector_mv(void){
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
	//TODO
	return 0.0f;
 8001660:	f04f 0300 	mov.w	r3, #0
 8001664:	ee07 3a90 	vmov	s15, r3
}
 8001668:	eeb0 0a67 	vmov.f32	s0, s15
 800166c:	46bd      	mov	sp, r7
 800166e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001672:	4770      	bx	lr

08001674 <leer_corriente_colector_ma>:

float leer_corriente_colector_ma(void){
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
	//TODO
	return 0.0f;
 8001678:	f04f 0300 	mov.w	r3, #0
 800167c:	ee07 3a90 	vmov	s15, r3
}
 8001680:	eeb0 0a67 	vmov.f32	s0, s15
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr

0800168c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001692:	f001 f907 	bl	80028a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001696:	f000 f9b5 	bl	8001a04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800169a:	f000 fb33 	bl	8001d04 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800169e:	f000 fb07 	bl	8001cb0 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80016a2:	f000 fa69 	bl	8001b78 <MX_TIM2_Init>
  MX_TIM3_Init();
 80016a6:	f000 fab5 	bl	8001c14 <MX_TIM3_Init>
  MX_ADC1_Init();
 80016aa:	f000 fa13 	bl	8001ad4 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim2); // Iniciar TIM2 (Blinky)
 80016ae:	4877      	ldr	r0, [pc, #476]	; (800188c <main+0x200>)
 80016b0:	f002 fcd8 	bl	8004064 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim3); // Iniciar TIM3 (Refresco Display)
 80016b4:	4876      	ldr	r0, [pc, #472]	; (8001890 <main+0x204>)
 80016b6:	f002 fcd5 	bl	8004064 <HAL_TIM_Base_Start_IT>

	// Calcular digitos iniciales (para Tarifa = 0)
	Unidad_mil = Tarifa / 1000;
 80016ba:	4b76      	ldr	r3, [pc, #472]	; (8001894 <main+0x208>)
 80016bc:	881b      	ldrh	r3, [r3, #0]
 80016be:	4a76      	ldr	r2, [pc, #472]	; (8001898 <main+0x20c>)
 80016c0:	fba2 2303 	umull	r2, r3, r2, r3
 80016c4:	099b      	lsrs	r3, r3, #6
 80016c6:	b29b      	uxth	r3, r3
 80016c8:	b2da      	uxtb	r2, r3
 80016ca:	4b74      	ldr	r3, [pc, #464]	; (800189c <main+0x210>)
 80016cc:	701a      	strb	r2, [r3, #0]
	Centenas = (Tarifa % 1000) / 100;
 80016ce:	4b71      	ldr	r3, [pc, #452]	; (8001894 <main+0x208>)
 80016d0:	881b      	ldrh	r3, [r3, #0]
 80016d2:	4a71      	ldr	r2, [pc, #452]	; (8001898 <main+0x20c>)
 80016d4:	fba2 1203 	umull	r1, r2, r2, r3
 80016d8:	0992      	lsrs	r2, r2, #6
 80016da:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80016de:	fb01 f202 	mul.w	r2, r1, r2
 80016e2:	1a9b      	subs	r3, r3, r2
 80016e4:	b29b      	uxth	r3, r3
 80016e6:	4a6e      	ldr	r2, [pc, #440]	; (80018a0 <main+0x214>)
 80016e8:	fba2 2303 	umull	r2, r3, r2, r3
 80016ec:	095b      	lsrs	r3, r3, #5
 80016ee:	b29b      	uxth	r3, r3
 80016f0:	b2da      	uxtb	r2, r3
 80016f2:	4b6c      	ldr	r3, [pc, #432]	; (80018a4 <main+0x218>)
 80016f4:	701a      	strb	r2, [r3, #0]
	Decenas = (Tarifa % 100) / 10;
 80016f6:	4b67      	ldr	r3, [pc, #412]	; (8001894 <main+0x208>)
 80016f8:	881b      	ldrh	r3, [r3, #0]
 80016fa:	4a69      	ldr	r2, [pc, #420]	; (80018a0 <main+0x214>)
 80016fc:	fba2 1203 	umull	r1, r2, r2, r3
 8001700:	0952      	lsrs	r2, r2, #5
 8001702:	2164      	movs	r1, #100	; 0x64
 8001704:	fb01 f202 	mul.w	r2, r1, r2
 8001708:	1a9b      	subs	r3, r3, r2
 800170a:	b29b      	uxth	r3, r3
 800170c:	4a66      	ldr	r2, [pc, #408]	; (80018a8 <main+0x21c>)
 800170e:	fba2 2303 	umull	r2, r3, r2, r3
 8001712:	08db      	lsrs	r3, r3, #3
 8001714:	b29b      	uxth	r3, r3
 8001716:	b2da      	uxtb	r2, r3
 8001718:	4b64      	ldr	r3, [pc, #400]	; (80018ac <main+0x220>)
 800171a:	701a      	strb	r2, [r3, #0]
	Unidades = Tarifa % 10;
 800171c:	4b5d      	ldr	r3, [pc, #372]	; (8001894 <main+0x208>)
 800171e:	881a      	ldrh	r2, [r3, #0]
 8001720:	4b61      	ldr	r3, [pc, #388]	; (80018a8 <main+0x21c>)
 8001722:	fba3 1302 	umull	r1, r3, r3, r2
 8001726:	08d9      	lsrs	r1, r3, #3
 8001728:	460b      	mov	r3, r1
 800172a:	009b      	lsls	r3, r3, #2
 800172c:	440b      	add	r3, r1
 800172e:	005b      	lsls	r3, r3, #1
 8001730:	1ad3      	subs	r3, r2, r3
 8001732:	b29b      	uxth	r3, r3
 8001734:	b2da      	uxtb	r2, r3
 8001736:	4b5e      	ldr	r3, [pc, #376]	; (80018b0 <main+0x224>)
 8001738:	701a      	strb	r2, [r3, #0]



	mostrar_menu_principal(); // Mostrar men al inicio
 800173a:	f7ff fc83 	bl	8001044 <mostrar_menu_principal>
  /* USER CODE BEGIN WHILE */
	while (1)
	{


		if (TIMER_ADVISORY_FLAG) //trabajo del timer dentro del while
 800173e:	4b5d      	ldr	r3, [pc, #372]	; (80018b4 <main+0x228>)
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d061      	beq.n	800180a <main+0x17e>
		{
			static uint8_t contador = 0;
			contador++;
 8001746:	4b5c      	ldr	r3, [pc, #368]	; (80018b8 <main+0x22c>)
 8001748:	781b      	ldrb	r3, [r3, #0]
 800174a:	3301      	adds	r3, #1
 800174c:	b2da      	uxtb	r2, r3
 800174e:	4b5a      	ldr	r3, [pc, #360]	; (80018b8 <main+0x22c>)
 8001750:	701a      	strb	r2, [r3, #0]
			if (contador > 3) contador = 0; // reiniciar el contador cada 3 interrupciones
 8001752:	4b59      	ldr	r3, [pc, #356]	; (80018b8 <main+0x22c>)
 8001754:	781b      	ldrb	r3, [r3, #0]
 8001756:	2b03      	cmp	r3, #3
 8001758:	d902      	bls.n	8001760 <main+0xd4>
 800175a:	4b57      	ldr	r3, [pc, #348]	; (80018b8 <main+0x22c>)
 800175c:	2200      	movs	r2, #0
 800175e:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(UNIDADES_GPIO_Port, UNIDADES_Pin, GPIO_PIN_SET);
 8001760:	2201      	movs	r2, #1
 8001762:	2180      	movs	r1, #128	; 0x80
 8001764:	4855      	ldr	r0, [pc, #340]	; (80018bc <main+0x230>)
 8001766:	f001 ff49 	bl	80035fc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(DECENAS_GPIO_Port, DECENAS_Pin, GPIO_PIN_SET);
 800176a:	2201      	movs	r2, #1
 800176c:	2140      	movs	r1, #64	; 0x40
 800176e:	4854      	ldr	r0, [pc, #336]	; (80018c0 <main+0x234>)
 8001770:	f001 ff44 	bl	80035fc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CENTENAS_GPIO_Port, CENTENAS_Pin, GPIO_PIN_SET);
 8001774:	2201      	movs	r2, #1
 8001776:	2120      	movs	r1, #32
 8001778:	4851      	ldr	r0, [pc, #324]	; (80018c0 <main+0x234>)
 800177a:	f001 ff3f 	bl	80035fc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(UNIDADES_MIL_GPIO_Port, UNIDADES_MIL_Pin, GPIO_PIN_SET);
 800177e:	2201      	movs	r2, #1
 8001780:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001784:	484e      	ldr	r0, [pc, #312]	; (80018c0 <main+0x234>)
 8001786:	f001 ff39 	bl	80035fc <HAL_GPIO_WritePin>

			switch(contador){
 800178a:	4b4b      	ldr	r3, [pc, #300]	; (80018b8 <main+0x22c>)
 800178c:	781b      	ldrb	r3, [r3, #0]
 800178e:	2b03      	cmp	r3, #3
 8001790:	d837      	bhi.n	8001802 <main+0x176>
 8001792:	a201      	add	r2, pc, #4	; (adr r2, 8001798 <main+0x10c>)
 8001794:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001798:	080017a9 	.word	0x080017a9
 800179c:	080017bf 	.word	0x080017bf
 80017a0:	080017d5 	.word	0x080017d5
 80017a4:	080017eb 	.word	0x080017eb
			case 0:
				// encender unidades
				lightNumber(Unidades); // llamar a la funcin para encender el nmero
 80017a8:	4b41      	ldr	r3, [pc, #260]	; (80018b0 <main+0x224>)
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	4618      	mov	r0, r3
 80017ae:	f000 fba9 	bl	8001f04 <lightNumber>
				HAL_GPIO_WritePin(UNIDADES_GPIO_Port, UNIDADES_Pin, GPIO_PIN_RESET);
 80017b2:	2200      	movs	r2, #0
 80017b4:	2180      	movs	r1, #128	; 0x80
 80017b6:	4841      	ldr	r0, [pc, #260]	; (80018bc <main+0x230>)
 80017b8:	f001 ff20 	bl	80035fc <HAL_GPIO_WritePin>

				break;
 80017bc:	e022      	b.n	8001804 <main+0x178>
			case 1:
				// encender decenas
				lightNumber(Decenas); // llamar a la funcin para encender el nmero
 80017be:	4b3b      	ldr	r3, [pc, #236]	; (80018ac <main+0x220>)
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	4618      	mov	r0, r3
 80017c4:	f000 fb9e 	bl	8001f04 <lightNumber>
				HAL_GPIO_WritePin(DECENAS_GPIO_Port, DECENAS_Pin, GPIO_PIN_RESET);
 80017c8:	2200      	movs	r2, #0
 80017ca:	2140      	movs	r1, #64	; 0x40
 80017cc:	483c      	ldr	r0, [pc, #240]	; (80018c0 <main+0x234>)
 80017ce:	f001 ff15 	bl	80035fc <HAL_GPIO_WritePin>
				break;
 80017d2:	e017      	b.n	8001804 <main+0x178>
			case 2:
				// encender centenas
				lightNumber(Centenas); // llamar a la funcin para encender el nmero
 80017d4:	4b33      	ldr	r3, [pc, #204]	; (80018a4 <main+0x218>)
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	4618      	mov	r0, r3
 80017da:	f000 fb93 	bl	8001f04 <lightNumber>
				HAL_GPIO_WritePin(CENTENAS_GPIO_Port, CENTENAS_Pin, GPIO_PIN_RESET);
 80017de:	2200      	movs	r2, #0
 80017e0:	2120      	movs	r1, #32
 80017e2:	4837      	ldr	r0, [pc, #220]	; (80018c0 <main+0x234>)
 80017e4:	f001 ff0a 	bl	80035fc <HAL_GPIO_WritePin>
				break;
 80017e8:	e00c      	b.n	8001804 <main+0x178>
			case 3:
				// encender unidades de mil
				lightNumber(Unidad_mil); // llamar a la funcin para encender el nmero
 80017ea:	4b2c      	ldr	r3, [pc, #176]	; (800189c <main+0x210>)
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	4618      	mov	r0, r3
 80017f0:	f000 fb88 	bl	8001f04 <lightNumber>
				HAL_GPIO_WritePin(UNIDADES_MIL_GPIO_Port, UNIDADES_MIL_Pin, GPIO_PIN_RESET);
 80017f4:	2200      	movs	r2, #0
 80017f6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017fa:	4831      	ldr	r0, [pc, #196]	; (80018c0 <main+0x234>)
 80017fc:	f001 fefe 	bl	80035fc <HAL_GPIO_WritePin>
				break;
 8001800:	e000      	b.n	8001804 <main+0x178>
			default:
				break;
 8001802:	bf00      	nop
			}
			TIMER_ADVISORY_FLAG = 0; // bajar la bandera de interrupcin
 8001804:	4b2b      	ldr	r3, [pc, #172]	; (80018b4 <main+0x228>)
 8001806:	2200      	movs	r2, #0
 8001808:	701a      	strb	r2, [r3, #0]
		}

		if (EXTI_AVISORY_LED_FLAG)
 800180a:	4b2e      	ldr	r3, [pc, #184]	; (80018c4 <main+0x238>)
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d013      	beq.n	800183a <main+0x1ae>
		{

			// El incremento es 50 (equivale a 5ms con tick de 10kHz)
			htim3.Instance->ARR += 50;
 8001812:	4b1f      	ldr	r3, [pc, #124]	; (8001890 <main+0x204>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001818:	4b1d      	ldr	r3, [pc, #116]	; (8001890 <main+0x204>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	3232      	adds	r2, #50	; 0x32
 800181e:	62da      	str	r2, [r3, #44]	; 0x2c

			// El valor de reseteo es 509 (59 + 9 * 50)
			if (htim3.Instance->ARR > 509) // Usar '>' por seguridad
 8001820:	4b1b      	ldr	r3, [pc, #108]	; (8001890 <main+0x204>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001826:	f5b3 7fff 	cmp.w	r3, #510	; 0x1fe
 800182a:	d303      	bcc.n	8001834 <main+0x1a8>
			{
				// El valor base es 59 (equivale a 6ms)
				htim3.Instance->ARR = 59;
 800182c:	4b18      	ldr	r3, [pc, #96]	; (8001890 <main+0x204>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	223b      	movs	r2, #59	; 0x3b
 8001832:	62da      	str	r2, [r3, #44]	; 0x2c
			}
			EXTI_AVISORY_LED_FLAG = 0;
 8001834:	4b23      	ldr	r3, [pc, #140]	; (80018c4 <main+0x238>)
 8001836:	2200      	movs	r2, #0
 8001838:	701a      	strb	r2, [r3, #0]
		}

		if (EXTI_AVISORY_FLAG) //trabajo del EXTI dentro del while
 800183a:	4b23      	ldr	r3, [pc, #140]	; (80018c8 <main+0x23c>)
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	2b00      	cmp	r3, #0
 8001840:	f000 808c 	beq.w	800195c <main+0x2d0>
		{
			EXTI_AVISORY_FLAG = 0; // bajar la bandera de interrupcin
 8001844:	4b20      	ldr	r3, [pc, #128]	; (80018c8 <main+0x23c>)
 8001846:	2200      	movs	r2, #0
 8001848:	701a      	strb	r2, [r3, #0]

			//Revisar el estado del pin DT para determinar la direccin del giro
			if (HAL_GPIO_ReadPin(ENCODER_DATA_GPIO_Port, ENCODER_DATA_Pin) == GPIO_PIN_SET){
 800184a:	2102      	movs	r1, #2
 800184c:	481b      	ldr	r0, [pc, #108]	; (80018bc <main+0x230>)
 800184e:	f001 febd 	bl	80035cc <HAL_GPIO_ReadPin>
 8001852:	4603      	mov	r3, r0
 8001854:	2b01      	cmp	r3, #1
 8001856:	d10e      	bne.n	8001876 <main+0x1ea>
				Tarifa++; // incrementar la tarifa
 8001858:	4b0e      	ldr	r3, [pc, #56]	; (8001894 <main+0x208>)
 800185a:	881b      	ldrh	r3, [r3, #0]
 800185c:	3301      	adds	r3, #1
 800185e:	b29a      	uxth	r2, r3
 8001860:	4b0c      	ldr	r3, [pc, #48]	; (8001894 <main+0x208>)
 8001862:	801a      	strh	r2, [r3, #0]
				if (Tarifa > 4095) Tarifa = 0; // reiniciar la tarifa si supera 4095
 8001864:	4b0b      	ldr	r3, [pc, #44]	; (8001894 <main+0x208>)
 8001866:	881b      	ldrh	r3, [r3, #0]
 8001868:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800186c:	d336      	bcc.n	80018dc <main+0x250>
 800186e:	4b09      	ldr	r3, [pc, #36]	; (8001894 <main+0x208>)
 8001870:	2200      	movs	r2, #0
 8001872:	801a      	strh	r2, [r3, #0]
 8001874:	e032      	b.n	80018dc <main+0x250>
			} else {
				if (Tarifa > 0) Tarifa--; // decrementar la tarifa
 8001876:	4b07      	ldr	r3, [pc, #28]	; (8001894 <main+0x208>)
 8001878:	881b      	ldrh	r3, [r3, #0]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d026      	beq.n	80018cc <main+0x240>
 800187e:	4b05      	ldr	r3, [pc, #20]	; (8001894 <main+0x208>)
 8001880:	881b      	ldrh	r3, [r3, #0]
 8001882:	3b01      	subs	r3, #1
 8001884:	b29a      	uxth	r2, r3
 8001886:	4b03      	ldr	r3, [pc, #12]	; (8001894 <main+0x208>)
 8001888:	801a      	strh	r2, [r3, #0]
 800188a:	e027      	b.n	80018dc <main+0x250>
 800188c:	20000238 	.word	0x20000238
 8001890:	20000280 	.word	0x20000280
 8001894:	20000310 	.word	0x20000310
 8001898:	10624dd3 	.word	0x10624dd3
 800189c:	20000312 	.word	0x20000312
 80018a0:	51eb851f 	.word	0x51eb851f
 80018a4:	20000313 	.word	0x20000313
 80018a8:	cccccccd 	.word	0xcccccccd
 80018ac:	20000314 	.word	0x20000314
 80018b0:	20000315 	.word	0x20000315
 80018b4:	2000030c 	.word	0x2000030c
 80018b8:	2000043c 	.word	0x2000043c
 80018bc:	40020400 	.word	0x40020400
 80018c0:	40020800 	.word	0x40020800
 80018c4:	2000030e 	.word	0x2000030e
 80018c8:	2000030d 	.word	0x2000030d
				else if (Tarifa == 0) Tarifa = 4095; // reiniciar si la tarifa es igual a 0
 80018cc:	4b3f      	ldr	r3, [pc, #252]	; (80019cc <main+0x340>)
 80018ce:	881b      	ldrh	r3, [r3, #0]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d103      	bne.n	80018dc <main+0x250>
 80018d4:	4b3d      	ldr	r3, [pc, #244]	; (80019cc <main+0x340>)
 80018d6:	f640 72ff 	movw	r2, #4095	; 0xfff
 80018da:	801a      	strh	r2, [r3, #0]
			}
			// actualizar las variables de las cifras de la tarifa
			Unidad_mil = Tarifa / 1000;
 80018dc:	4b3b      	ldr	r3, [pc, #236]	; (80019cc <main+0x340>)
 80018de:	881b      	ldrh	r3, [r3, #0]
 80018e0:	4a3b      	ldr	r2, [pc, #236]	; (80019d0 <main+0x344>)
 80018e2:	fba2 2303 	umull	r2, r3, r2, r3
 80018e6:	099b      	lsrs	r3, r3, #6
 80018e8:	b29b      	uxth	r3, r3
 80018ea:	b2da      	uxtb	r2, r3
 80018ec:	4b39      	ldr	r3, [pc, #228]	; (80019d4 <main+0x348>)
 80018ee:	701a      	strb	r2, [r3, #0]
			Centenas = (Tarifa % 1000) / 100;
 80018f0:	4b36      	ldr	r3, [pc, #216]	; (80019cc <main+0x340>)
 80018f2:	881b      	ldrh	r3, [r3, #0]
 80018f4:	4a36      	ldr	r2, [pc, #216]	; (80019d0 <main+0x344>)
 80018f6:	fba2 1203 	umull	r1, r2, r2, r3
 80018fa:	0992      	lsrs	r2, r2, #6
 80018fc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001900:	fb01 f202 	mul.w	r2, r1, r2
 8001904:	1a9b      	subs	r3, r3, r2
 8001906:	b29b      	uxth	r3, r3
 8001908:	4a33      	ldr	r2, [pc, #204]	; (80019d8 <main+0x34c>)
 800190a:	fba2 2303 	umull	r2, r3, r2, r3
 800190e:	095b      	lsrs	r3, r3, #5
 8001910:	b29b      	uxth	r3, r3
 8001912:	b2da      	uxtb	r2, r3
 8001914:	4b31      	ldr	r3, [pc, #196]	; (80019dc <main+0x350>)
 8001916:	701a      	strb	r2, [r3, #0]
			Decenas = (Tarifa % 100) / 10;
 8001918:	4b2c      	ldr	r3, [pc, #176]	; (80019cc <main+0x340>)
 800191a:	881b      	ldrh	r3, [r3, #0]
 800191c:	4a2e      	ldr	r2, [pc, #184]	; (80019d8 <main+0x34c>)
 800191e:	fba2 1203 	umull	r1, r2, r2, r3
 8001922:	0952      	lsrs	r2, r2, #5
 8001924:	2164      	movs	r1, #100	; 0x64
 8001926:	fb01 f202 	mul.w	r2, r1, r2
 800192a:	1a9b      	subs	r3, r3, r2
 800192c:	b29b      	uxth	r3, r3
 800192e:	4a2c      	ldr	r2, [pc, #176]	; (80019e0 <main+0x354>)
 8001930:	fba2 2303 	umull	r2, r3, r2, r3
 8001934:	08db      	lsrs	r3, r3, #3
 8001936:	b29b      	uxth	r3, r3
 8001938:	b2da      	uxtb	r2, r3
 800193a:	4b2a      	ldr	r3, [pc, #168]	; (80019e4 <main+0x358>)
 800193c:	701a      	strb	r2, [r3, #0]
			Unidades = Tarifa % 10;
 800193e:	4b23      	ldr	r3, [pc, #140]	; (80019cc <main+0x340>)
 8001940:	881a      	ldrh	r2, [r3, #0]
 8001942:	4b27      	ldr	r3, [pc, #156]	; (80019e0 <main+0x354>)
 8001944:	fba3 1302 	umull	r1, r3, r3, r2
 8001948:	08d9      	lsrs	r1, r3, #3
 800194a:	460b      	mov	r3, r1
 800194c:	009b      	lsls	r3, r3, #2
 800194e:	440b      	add	r3, r1
 8001950:	005b      	lsls	r3, r3, #1
 8001952:	1ad3      	subs	r3, r2, r3
 8001954:	b29b      	uxth	r3, r3
 8001956:	b2da      	uxtb	r2, r3
 8001958:	4b23      	ldr	r3, [pc, #140]	; (80019e8 <main+0x35c>)
 800195a:	701a      	strb	r2, [r3, #0]
			//Dentro de la rutina de servicio de interrupcin del EXTI no se debe hacer nada ms que subir una bandera
			//y hacer el trabajo pesado en el while principal

		}

		if (g_uart_cmd_ready)
 800195c:	4b23      	ldr	r3, [pc, #140]	; (80019ec <main+0x360>)
 800195e:	781b      	ldrb	r3, [r3, #0]
 8001960:	b2db      	uxtb	r3, r3
 8001962:	2b00      	cmp	r3, #0
 8001964:	d02e      	beq.n	80019c4 <main+0x338>
		{
		    uint16_t len = g_uart_cmd_len;
 8001966:	4b22      	ldr	r3, [pc, #136]	; (80019f0 <main+0x364>)
 8001968:	881b      	ldrh	r3, [r3, #0]
 800196a:	80fb      	strh	r3, [r7, #6]

		    if (len >= UART_RX_BUFFER_SIZE) {
 800196c:	88fb      	ldrh	r3, [r7, #6]
 800196e:	2b7f      	cmp	r3, #127	; 0x7f
 8001970:	d901      	bls.n	8001976 <main+0x2ea>
		        len = UART_RX_BUFFER_SIZE - 1;
 8001972:	237f      	movs	r3, #127	; 0x7f
 8001974:	80fb      	strh	r3, [r7, #6]
		    }

		    memcpy(g_uart_cmd_buffer, (uint8_t*)g_uart_rx_buffer, len);
 8001976:	88fb      	ldrh	r3, [r7, #6]
 8001978:	461a      	mov	r2, r3
 800197a:	491e      	ldr	r1, [pc, #120]	; (80019f4 <main+0x368>)
 800197c:	481e      	ldr	r0, [pc, #120]	; (80019f8 <main+0x36c>)
 800197e:	f005 fe8e 	bl	800769e <memcpy>
		    g_uart_cmd_buffer[len] = '\0';
 8001982:	88fb      	ldrh	r3, [r7, #6]
 8001984:	4a1c      	ldr	r2, [pc, #112]	; (80019f8 <main+0x36c>)
 8001986:	2100      	movs	r1, #0
 8001988:	54d1      	strb	r1, [r2, r3]

		    g_uart_cmd_ready = 0;
 800198a:	4b18      	ldr	r3, [pc, #96]	; (80019ec <main+0x360>)
 800198c:	2200      	movs	r2, #0
 800198e:	701a      	strb	r2, [r3, #0]
		    g_uart_cmd_len = 0;
 8001990:	4b17      	ldr	r3, [pc, #92]	; (80019f0 <main+0x364>)
 8001992:	2200      	movs	r2, #0
 8001994:	801a      	strh	r2, [r3, #0]

		    HAL_UARTEx_ReceiveToIdle_DMA(&huart2, g_uart_rx_buffer, UART_RX_BUFFER_SIZE);
 8001996:	2280      	movs	r2, #128	; 0x80
 8001998:	4916      	ldr	r1, [pc, #88]	; (80019f4 <main+0x368>)
 800199a:	4818      	ldr	r0, [pc, #96]	; (80019fc <main+0x370>)
 800199c:	f003 f8b6 	bl	8004b0c <HAL_UARTEx_ReceiveToIdle_DMA>
		    __HAL_DMA_DISABLE_IT(huart2.hdmarx, DMA_IT_HT);
 80019a0:	4b16      	ldr	r3, [pc, #88]	; (80019fc <main+0x370>)
 80019a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	681a      	ldr	r2, [r3, #0]
 80019a8:	4b14      	ldr	r3, [pc, #80]	; (80019fc <main+0x370>)
 80019aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f022 0208 	bic.w	r2, r2, #8
 80019b2:	601a      	str	r2, [r3, #0]

		    printf("\r\n");
 80019b4:	4812      	ldr	r0, [pc, #72]	; (8001a00 <main+0x374>)
 80019b6:	f005 fc85 	bl	80072c4 <puts>
		    analizar_y_ejecutar_comando(g_uart_cmd_buffer, len);
 80019ba:	88fb      	ldrh	r3, [r7, #6]
 80019bc:	4619      	mov	r1, r3
 80019be:	480e      	ldr	r0, [pc, #56]	; (80019f8 <main+0x36c>)
 80019c0:	f7ff fbf2 	bl	80011a8 <analizar_y_ejecutar_comando>
		}

		/* --- Tarea 3: Mquina de Estados BJT (No bloqueante) --- */
		// Esta funcin solo hace trabajo si g_estado == ESTADO_EJECUTANDO_BJT
		tick_barrido_bjt();
 80019c4:	f7ff fd7e 	bl	80014c4 <tick_barrido_bjt>
		if (TIMER_ADVISORY_FLAG) //trabajo del timer dentro del while
 80019c8:	e6b9      	b.n	800173e <main+0xb2>
 80019ca:	bf00      	nop
 80019cc:	20000310 	.word	0x20000310
 80019d0:	10624dd3 	.word	0x10624dd3
 80019d4:	20000312 	.word	0x20000312
 80019d8:	51eb851f 	.word	0x51eb851f
 80019dc:	20000313 	.word	0x20000313
 80019e0:	cccccccd 	.word	0xcccccccd
 80019e4:	20000314 	.word	0x20000314
 80019e8:	20000315 	.word	0x20000315
 80019ec:	2000041a 	.word	0x2000041a
 80019f0:	20000418 	.word	0x20000418
 80019f4:	20000318 	.word	0x20000318
 80019f8:	20000398 	.word	0x20000398
 80019fc:	200002c8 	.word	0x200002c8
 8001a00:	0800a418 	.word	0x0800a418

08001a04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b094      	sub	sp, #80	; 0x50
 8001a08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a0a:	f107 0320 	add.w	r3, r7, #32
 8001a0e:	2230      	movs	r2, #48	; 0x30
 8001a10:	2100      	movs	r1, #0
 8001a12:	4618      	mov	r0, r3
 8001a14:	f005 fd56 	bl	80074c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a18:	f107 030c 	add.w	r3, r7, #12
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	601a      	str	r2, [r3, #0]
 8001a20:	605a      	str	r2, [r3, #4]
 8001a22:	609a      	str	r2, [r3, #8]
 8001a24:	60da      	str	r2, [r3, #12]
 8001a26:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a28:	2300      	movs	r3, #0
 8001a2a:	60bb      	str	r3, [r7, #8]
 8001a2c:	4b27      	ldr	r3, [pc, #156]	; (8001acc <SystemClock_Config+0xc8>)
 8001a2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a30:	4a26      	ldr	r2, [pc, #152]	; (8001acc <SystemClock_Config+0xc8>)
 8001a32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a36:	6413      	str	r3, [r2, #64]	; 0x40
 8001a38:	4b24      	ldr	r3, [pc, #144]	; (8001acc <SystemClock_Config+0xc8>)
 8001a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a40:	60bb      	str	r3, [r7, #8]
 8001a42:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a44:	2300      	movs	r3, #0
 8001a46:	607b      	str	r3, [r7, #4]
 8001a48:	4b21      	ldr	r3, [pc, #132]	; (8001ad0 <SystemClock_Config+0xcc>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a20      	ldr	r2, [pc, #128]	; (8001ad0 <SystemClock_Config+0xcc>)
 8001a4e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001a52:	6013      	str	r3, [r2, #0]
 8001a54:	4b1e      	ldr	r3, [pc, #120]	; (8001ad0 <SystemClock_Config+0xcc>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001a5c:	607b      	str	r3, [r7, #4]
 8001a5e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a60:	2302      	movs	r3, #2
 8001a62:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a64:	2301      	movs	r3, #1
 8001a66:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a68:	2310      	movs	r3, #16
 8001a6a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a6c:	2302      	movs	r3, #2
 8001a6e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a70:	2300      	movs	r3, #0
 8001a72:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001a74:	2308      	movs	r3, #8
 8001a76:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001a78:	2364      	movs	r3, #100	; 0x64
 8001a7a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a7c:	2302      	movs	r3, #2
 8001a7e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001a80:	2304      	movs	r3, #4
 8001a82:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a84:	f107 0320 	add.w	r3, r7, #32
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f001 fe03 	bl	8003694 <HAL_RCC_OscConfig>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d001      	beq.n	8001a98 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001a94:	f000 fc9c 	bl	80023d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a98:	230f      	movs	r3, #15
 8001a9a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a9c:	2302      	movs	r3, #2
 8001a9e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001aa4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001aa8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001aae:	f107 030c 	add.w	r3, r7, #12
 8001ab2:	2103      	movs	r1, #3
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f002 f865 	bl	8003b84 <HAL_RCC_ClockConfig>
 8001aba:	4603      	mov	r3, r0
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d001      	beq.n	8001ac4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001ac0:	f000 fc86 	bl	80023d0 <Error_Handler>
  }
}
 8001ac4:	bf00      	nop
 8001ac6:	3750      	adds	r7, #80	; 0x50
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	40023800 	.word	0x40023800
 8001ad0:	40007000 	.word	0x40007000

08001ad4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b084      	sub	sp, #16
 8001ad8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001ada:	463b      	mov	r3, r7
 8001adc:	2200      	movs	r2, #0
 8001ade:	601a      	str	r2, [r3, #0]
 8001ae0:	605a      	str	r2, [r3, #4]
 8001ae2:	609a      	str	r2, [r3, #8]
 8001ae4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001ae6:	4b21      	ldr	r3, [pc, #132]	; (8001b6c <MX_ADC1_Init+0x98>)
 8001ae8:	4a21      	ldr	r2, [pc, #132]	; (8001b70 <MX_ADC1_Init+0x9c>)
 8001aea:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001aec:	4b1f      	ldr	r3, [pc, #124]	; (8001b6c <MX_ADC1_Init+0x98>)
 8001aee:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001af2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001af4:	4b1d      	ldr	r3, [pc, #116]	; (8001b6c <MX_ADC1_Init+0x98>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001afa:	4b1c      	ldr	r3, [pc, #112]	; (8001b6c <MX_ADC1_Init+0x98>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001b00:	4b1a      	ldr	r3, [pc, #104]	; (8001b6c <MX_ADC1_Init+0x98>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001b06:	4b19      	ldr	r3, [pc, #100]	; (8001b6c <MX_ADC1_Init+0x98>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001b0e:	4b17      	ldr	r3, [pc, #92]	; (8001b6c <MX_ADC1_Init+0x98>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b14:	4b15      	ldr	r3, [pc, #84]	; (8001b6c <MX_ADC1_Init+0x98>)
 8001b16:	4a17      	ldr	r2, [pc, #92]	; (8001b74 <MX_ADC1_Init+0xa0>)
 8001b18:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b1a:	4b14      	ldr	r3, [pc, #80]	; (8001b6c <MX_ADC1_Init+0x98>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001b20:	4b12      	ldr	r3, [pc, #72]	; (8001b6c <MX_ADC1_Init+0x98>)
 8001b22:	2201      	movs	r2, #1
 8001b24:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001b26:	4b11      	ldr	r3, [pc, #68]	; (8001b6c <MX_ADC1_Init+0x98>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001b2e:	4b0f      	ldr	r3, [pc, #60]	; (8001b6c <MX_ADC1_Init+0x98>)
 8001b30:	2201      	movs	r2, #1
 8001b32:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001b34:	480d      	ldr	r0, [pc, #52]	; (8001b6c <MX_ADC1_Init+0x98>)
 8001b36:	f000 ff4b 	bl	80029d0 <HAL_ADC_Init>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d001      	beq.n	8001b44 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001b40:	f000 fc46 	bl	80023d0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001b44:	2304      	movs	r3, #4
 8001b46:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b50:	463b      	mov	r3, r7
 8001b52:	4619      	mov	r1, r3
 8001b54:	4805      	ldr	r0, [pc, #20]	; (8001b6c <MX_ADC1_Init+0x98>)
 8001b56:	f000 ff7f 	bl	8002a58 <HAL_ADC_ConfigChannel>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d001      	beq.n	8001b64 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001b60:	f000 fc36 	bl	80023d0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001b64:	bf00      	nop
 8001b66:	3710      	adds	r7, #16
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	200001f0 	.word	0x200001f0
 8001b70:	40012000 	.word	0x40012000
 8001b74:	0f000001 	.word	0x0f000001

08001b78 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b086      	sub	sp, #24
 8001b7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b7e:	f107 0308 	add.w	r3, r7, #8
 8001b82:	2200      	movs	r2, #0
 8001b84:	601a      	str	r2, [r3, #0]
 8001b86:	605a      	str	r2, [r3, #4]
 8001b88:	609a      	str	r2, [r3, #8]
 8001b8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b8c:	463b      	mov	r3, r7
 8001b8e:	2200      	movs	r2, #0
 8001b90:	601a      	str	r2, [r3, #0]
 8001b92:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b94:	4b1e      	ldr	r3, [pc, #120]	; (8001c10 <MX_TIM2_Init+0x98>)
 8001b96:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b9a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 9999;
 8001b9c:	4b1c      	ldr	r3, [pc, #112]	; (8001c10 <MX_TIM2_Init+0x98>)
 8001b9e:	f242 720f 	movw	r2, #9999	; 0x270f
 8001ba2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ba4:	4b1a      	ldr	r3, [pc, #104]	; (8001c10 <MX_TIM2_Init+0x98>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 8001baa:	4b19      	ldr	r3, [pc, #100]	; (8001c10 <MX_TIM2_Init+0x98>)
 8001bac:	f242 720f 	movw	r2, #9999	; 0x270f
 8001bb0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bb2:	4b17      	ldr	r3, [pc, #92]	; (8001c10 <MX_TIM2_Init+0x98>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bb8:	4b15      	ldr	r3, [pc, #84]	; (8001c10 <MX_TIM2_Init+0x98>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001bbe:	4814      	ldr	r0, [pc, #80]	; (8001c10 <MX_TIM2_Init+0x98>)
 8001bc0:	f002 fa00 	bl	8003fc4 <HAL_TIM_Base_Init>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d001      	beq.n	8001bce <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001bca:	f000 fc01 	bl	80023d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bd2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001bd4:	f107 0308 	add.w	r3, r7, #8
 8001bd8:	4619      	mov	r1, r3
 8001bda:	480d      	ldr	r0, [pc, #52]	; (8001c10 <MX_TIM2_Init+0x98>)
 8001bdc:	f002 fbac 	bl	8004338 <HAL_TIM_ConfigClockSource>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d001      	beq.n	8001bea <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001be6:	f000 fbf3 	bl	80023d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bea:	2300      	movs	r3, #0
 8001bec:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001bf2:	463b      	mov	r3, r7
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	4806      	ldr	r0, [pc, #24]	; (8001c10 <MX_TIM2_Init+0x98>)
 8001bf8:	f002 fda8 	bl	800474c <HAL_TIMEx_MasterConfigSynchronization>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d001      	beq.n	8001c06 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001c02:	f000 fbe5 	bl	80023d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001c06:	bf00      	nop
 8001c08:	3718      	adds	r7, #24
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	20000238 	.word	0x20000238

08001c14 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b086      	sub	sp, #24
 8001c18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c1a:	f107 0308 	add.w	r3, r7, #8
 8001c1e:	2200      	movs	r2, #0
 8001c20:	601a      	str	r2, [r3, #0]
 8001c22:	605a      	str	r2, [r3, #4]
 8001c24:	609a      	str	r2, [r3, #8]
 8001c26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c28:	463b      	mov	r3, r7
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	601a      	str	r2, [r3, #0]
 8001c2e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c30:	4b1d      	ldr	r3, [pc, #116]	; (8001ca8 <MX_TIM3_Init+0x94>)
 8001c32:	4a1e      	ldr	r2, [pc, #120]	; (8001cac <MX_TIM3_Init+0x98>)
 8001c34:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 9999;
 8001c36:	4b1c      	ldr	r3, [pc, #112]	; (8001ca8 <MX_TIM3_Init+0x94>)
 8001c38:	f242 720f 	movw	r2, #9999	; 0x270f
 8001c3c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c3e:	4b1a      	ldr	r3, [pc, #104]	; (8001ca8 <MX_TIM3_Init+0x94>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 59;
 8001c44:	4b18      	ldr	r3, [pc, #96]	; (8001ca8 <MX_TIM3_Init+0x94>)
 8001c46:	223b      	movs	r2, #59	; 0x3b
 8001c48:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c4a:	4b17      	ldr	r3, [pc, #92]	; (8001ca8 <MX_TIM3_Init+0x94>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c50:	4b15      	ldr	r3, [pc, #84]	; (8001ca8 <MX_TIM3_Init+0x94>)
 8001c52:	2280      	movs	r2, #128	; 0x80
 8001c54:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001c56:	4814      	ldr	r0, [pc, #80]	; (8001ca8 <MX_TIM3_Init+0x94>)
 8001c58:	f002 f9b4 	bl	8003fc4 <HAL_TIM_Base_Init>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d001      	beq.n	8001c66 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001c62:	f000 fbb5 	bl	80023d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c6a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001c6c:	f107 0308 	add.w	r3, r7, #8
 8001c70:	4619      	mov	r1, r3
 8001c72:	480d      	ldr	r0, [pc, #52]	; (8001ca8 <MX_TIM3_Init+0x94>)
 8001c74:	f002 fb60 	bl	8004338 <HAL_TIM_ConfigClockSource>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d001      	beq.n	8001c82 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001c7e:	f000 fba7 	bl	80023d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c82:	2300      	movs	r3, #0
 8001c84:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c86:	2300      	movs	r3, #0
 8001c88:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c8a:	463b      	mov	r3, r7
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	4806      	ldr	r0, [pc, #24]	; (8001ca8 <MX_TIM3_Init+0x94>)
 8001c90:	f002 fd5c 	bl	800474c <HAL_TIMEx_MasterConfigSynchronization>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d001      	beq.n	8001c9e <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001c9a:	f000 fb99 	bl	80023d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001c9e:	bf00      	nop
 8001ca0:	3718      	adds	r7, #24
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	20000280 	.word	0x20000280
 8001cac:	40000400 	.word	0x40000400

08001cb0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001cb4:	4b11      	ldr	r3, [pc, #68]	; (8001cfc <MX_USART2_UART_Init+0x4c>)
 8001cb6:	4a12      	ldr	r2, [pc, #72]	; (8001d00 <MX_USART2_UART_Init+0x50>)
 8001cb8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001cba:	4b10      	ldr	r3, [pc, #64]	; (8001cfc <MX_USART2_UART_Init+0x4c>)
 8001cbc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001cc0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001cc2:	4b0e      	ldr	r3, [pc, #56]	; (8001cfc <MX_USART2_UART_Init+0x4c>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001cc8:	4b0c      	ldr	r3, [pc, #48]	; (8001cfc <MX_USART2_UART_Init+0x4c>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001cce:	4b0b      	ldr	r3, [pc, #44]	; (8001cfc <MX_USART2_UART_Init+0x4c>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001cd4:	4b09      	ldr	r3, [pc, #36]	; (8001cfc <MX_USART2_UART_Init+0x4c>)
 8001cd6:	220c      	movs	r2, #12
 8001cd8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cda:	4b08      	ldr	r3, [pc, #32]	; (8001cfc <MX_USART2_UART_Init+0x4c>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ce0:	4b06      	ldr	r3, [pc, #24]	; (8001cfc <MX_USART2_UART_Init+0x4c>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ce6:	4805      	ldr	r0, [pc, #20]	; (8001cfc <MX_USART2_UART_Init+0x4c>)
 8001ce8:	f002 fdb2 	bl	8004850 <HAL_UART_Init>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d001      	beq.n	8001cf6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001cf2:	f000 fb6d 	bl	80023d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001cf6:	bf00      	nop
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	200002c8 	.word	0x200002c8
 8001d00:	40004400 	.word	0x40004400

08001d04 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b08a      	sub	sp, #40	; 0x28
 8001d08:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d0a:	f107 0314 	add.w	r3, r7, #20
 8001d0e:	2200      	movs	r2, #0
 8001d10:	601a      	str	r2, [r3, #0]
 8001d12:	605a      	str	r2, [r3, #4]
 8001d14:	609a      	str	r2, [r3, #8]
 8001d16:	60da      	str	r2, [r3, #12]
 8001d18:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	613b      	str	r3, [r7, #16]
 8001d1e:	4b73      	ldr	r3, [pc, #460]	; (8001eec <MX_GPIO_Init+0x1e8>)
 8001d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d22:	4a72      	ldr	r2, [pc, #456]	; (8001eec <MX_GPIO_Init+0x1e8>)
 8001d24:	f043 0304 	orr.w	r3, r3, #4
 8001d28:	6313      	str	r3, [r2, #48]	; 0x30
 8001d2a:	4b70      	ldr	r3, [pc, #448]	; (8001eec <MX_GPIO_Init+0x1e8>)
 8001d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2e:	f003 0304 	and.w	r3, r3, #4
 8001d32:	613b      	str	r3, [r7, #16]
 8001d34:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d36:	2300      	movs	r3, #0
 8001d38:	60fb      	str	r3, [r7, #12]
 8001d3a:	4b6c      	ldr	r3, [pc, #432]	; (8001eec <MX_GPIO_Init+0x1e8>)
 8001d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d3e:	4a6b      	ldr	r2, [pc, #428]	; (8001eec <MX_GPIO_Init+0x1e8>)
 8001d40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d44:	6313      	str	r3, [r2, #48]	; 0x30
 8001d46:	4b69      	ldr	r3, [pc, #420]	; (8001eec <MX_GPIO_Init+0x1e8>)
 8001d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d4e:	60fb      	str	r3, [r7, #12]
 8001d50:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d52:	2300      	movs	r3, #0
 8001d54:	60bb      	str	r3, [r7, #8]
 8001d56:	4b65      	ldr	r3, [pc, #404]	; (8001eec <MX_GPIO_Init+0x1e8>)
 8001d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5a:	4a64      	ldr	r2, [pc, #400]	; (8001eec <MX_GPIO_Init+0x1e8>)
 8001d5c:	f043 0301 	orr.w	r3, r3, #1
 8001d60:	6313      	str	r3, [r2, #48]	; 0x30
 8001d62:	4b62      	ldr	r3, [pc, #392]	; (8001eec <MX_GPIO_Init+0x1e8>)
 8001d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d66:	f003 0301 	and.w	r3, r3, #1
 8001d6a:	60bb      	str	r3, [r7, #8]
 8001d6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d6e:	2300      	movs	r3, #0
 8001d70:	607b      	str	r3, [r7, #4]
 8001d72:	4b5e      	ldr	r3, [pc, #376]	; (8001eec <MX_GPIO_Init+0x1e8>)
 8001d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d76:	4a5d      	ldr	r2, [pc, #372]	; (8001eec <MX_GPIO_Init+0x1e8>)
 8001d78:	f043 0302 	orr.w	r3, r3, #2
 8001d7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d7e:	4b5b      	ldr	r3, [pc, #364]	; (8001eec <MX_GPIO_Init+0x1e8>)
 8001d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d82:	f003 0302 	and.w	r3, r3, #2
 8001d86:	607b      	str	r3, [r7, #4]
 8001d88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	603b      	str	r3, [r7, #0]
 8001d8e:	4b57      	ldr	r3, [pc, #348]	; (8001eec <MX_GPIO_Init+0x1e8>)
 8001d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d92:	4a56      	ldr	r2, [pc, #344]	; (8001eec <MX_GPIO_Init+0x1e8>)
 8001d94:	f043 0308 	orr.w	r3, r3, #8
 8001d98:	6313      	str	r3, [r2, #48]	; 0x30
 8001d9a:	4b54      	ldr	r3, [pc, #336]	; (8001eec <MX_GPIO_Init+0x1e8>)
 8001d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d9e:	f003 0308 	and.w	r3, r3, #8
 8001da2:	603b      	str	r3, [r7, #0]
 8001da4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, UNIDADES_MIL_Pin|CENTENAS_Pin|DECENAS_Pin|SEG_D_Pin
 8001da6:	2200      	movs	r2, #0
 8001da8:	f643 4160 	movw	r1, #15456	; 0x3c60
 8001dac:	4850      	ldr	r0, [pc, #320]	; (8001ef0 <MX_GPIO_Init+0x1ec>)
 8001dae:	f001 fc25 	bl	80035fc <HAL_GPIO_WritePin>
                          |SEG_C_Pin|SEG_E_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_BLINKY_GPIO_Port, LED_BLINKY_Pin, GPIO_PIN_RESET);
 8001db2:	2200      	movs	r2, #0
 8001db4:	2102      	movs	r1, #2
 8001db6:	484f      	ldr	r0, [pc, #316]	; (8001ef4 <MX_GPIO_Init+0x1f0>)
 8001db8:	f001 fc20 	bl	80035fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG_A_Pin|UNIDADES_Pin, GPIO_PIN_RESET);
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	f44f 5184 	mov.w	r1, #4224	; 0x1080
 8001dc2:	484d      	ldr	r0, [pc, #308]	; (8001ef8 <MX_GPIO_Init+0x1f4>)
 8001dc4:	f001 fc1a 	bl	80035fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SEG_F_Pin|SEG_B_Pin, GPIO_PIN_RESET);
 8001dc8:	2200      	movs	r2, #0
 8001dca:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8001dce:	484b      	ldr	r0, [pc, #300]	; (8001efc <MX_GPIO_Init+0x1f8>)
 8001dd0:	f001 fc14 	bl	80035fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_RESET);
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	2104      	movs	r1, #4
 8001dd8:	4849      	ldr	r0, [pc, #292]	; (8001f00 <MX_GPIO_Init+0x1fc>)
 8001dda:	f001 fc0f 	bl	80035fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : UNIDADES_MIL_Pin */
  GPIO_InitStruct.Pin = UNIDADES_MIL_Pin;
 8001dde:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001de2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001de4:	2301      	movs	r3, #1
 8001de6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de8:	2300      	movs	r3, #0
 8001dea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dec:	2300      	movs	r3, #0
 8001dee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(UNIDADES_MIL_GPIO_Port, &GPIO_InitStruct);
 8001df0:	f107 0314 	add.w	r3, r7, #20
 8001df4:	4619      	mov	r1, r3
 8001df6:	483e      	ldr	r0, [pc, #248]	; (8001ef0 <MX_GPIO_Init+0x1ec>)
 8001df8:	f001 fa64 	bl	80032c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_BLINKY_Pin */
  GPIO_InitStruct.Pin = LED_BLINKY_Pin;
 8001dfc:	2302      	movs	r3, #2
 8001dfe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e00:	2301      	movs	r3, #1
 8001e02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e04:	2300      	movs	r3, #0
 8001e06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e08:	2302      	movs	r3, #2
 8001e0a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_BLINKY_GPIO_Port, &GPIO_InitStruct);
 8001e0c:	f107 0314 	add.w	r3, r7, #20
 8001e10:	4619      	mov	r1, r3
 8001e12:	4838      	ldr	r0, [pc, #224]	; (8001ef4 <MX_GPIO_Init+0x1f0>)
 8001e14:	f001 fa56 	bl	80032c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : CENTENAS_Pin DECENAS_Pin SEG_D_Pin SEG_C_Pin
                           SEG_E_Pin */
  GPIO_InitStruct.Pin = CENTENAS_Pin|DECENAS_Pin|SEG_D_Pin|SEG_C_Pin
 8001e18:	f44f 53e3 	mov.w	r3, #7264	; 0x1c60
 8001e1c:	617b      	str	r3, [r7, #20]
                          |SEG_E_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e22:	2300      	movs	r3, #0
 8001e24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e26:	2302      	movs	r3, #2
 8001e28:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e2a:	f107 0314 	add.w	r3, r7, #20
 8001e2e:	4619      	mov	r1, r3
 8001e30:	482f      	ldr	r0, [pc, #188]	; (8001ef0 <MX_GPIO_Init+0x1ec>)
 8001e32:	f001 fa47 	bl	80032c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENCODER_DATA_Pin */
  GPIO_InitStruct.Pin = ENCODER_DATA_Pin;
 8001e36:	2302      	movs	r3, #2
 8001e38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ENCODER_DATA_GPIO_Port, &GPIO_InitStruct);
 8001e42:	f107 0314 	add.w	r3, r7, #20
 8001e46:	4619      	mov	r1, r3
 8001e48:	482b      	ldr	r0, [pc, #172]	; (8001ef8 <MX_GPIO_Init+0x1f4>)
 8001e4a:	f001 fa3b 	bl	80032c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENCODER_CLK_Pin ENCODER_SW_Pin */
  GPIO_InitStruct.Pin = ENCODER_CLK_Pin|ENCODER_SW_Pin;
 8001e4e:	f248 0304 	movw	r3, #32772	; 0x8004
 8001e52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001e54:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001e58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e5e:	f107 0314 	add.w	r3, r7, #20
 8001e62:	4619      	mov	r1, r3
 8001e64:	4824      	ldr	r0, [pc, #144]	; (8001ef8 <MX_GPIO_Init+0x1f4>)
 8001e66:	f001 fa2d 	bl	80032c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG_A_Pin UNIDADES_Pin */
  GPIO_InitStruct.Pin = SEG_A_Pin|UNIDADES_Pin;
 8001e6a:	f44f 5384 	mov.w	r3, #4224	; 0x1080
 8001e6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e70:	2301      	movs	r3, #1
 8001e72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e74:	2300      	movs	r3, #0
 8001e76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e78:	2302      	movs	r3, #2
 8001e7a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e7c:	f107 0314 	add.w	r3, r7, #20
 8001e80:	4619      	mov	r1, r3
 8001e82:	481d      	ldr	r0, [pc, #116]	; (8001ef8 <MX_GPIO_Init+0x1f4>)
 8001e84:	f001 fa1e 	bl	80032c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG_F_Pin SEG_B_Pin */
  GPIO_InitStruct.Pin = SEG_F_Pin|SEG_B_Pin;
 8001e88:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001e8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e8e:	2301      	movs	r3, #1
 8001e90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e92:	2300      	movs	r3, #0
 8001e94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e96:	2302      	movs	r3, #2
 8001e98:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e9a:	f107 0314 	add.w	r3, r7, #20
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	4816      	ldr	r0, [pc, #88]	; (8001efc <MX_GPIO_Init+0x1f8>)
 8001ea2:	f001 fa0f 	bl	80032c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SEG_G_Pin */
  GPIO_InitStruct.Pin = SEG_G_Pin;
 8001ea6:	2304      	movs	r3, #4
 8001ea8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001eb2:	2302      	movs	r3, #2
 8001eb4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SEG_G_GPIO_Port, &GPIO_InitStruct);
 8001eb6:	f107 0314 	add.w	r3, r7, #20
 8001eba:	4619      	mov	r1, r3
 8001ebc:	4810      	ldr	r0, [pc, #64]	; (8001f00 <MX_GPIO_Init+0x1fc>)
 8001ebe:	f001 fa01 	bl	80032c4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	2100      	movs	r1, #0
 8001ec6:	2008      	movs	r0, #8
 8001ec8:	f001 f8cf 	bl	800306a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001ecc:	2008      	movs	r0, #8
 8001ece:	f001 f8e8 	bl	80030a2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	2100      	movs	r1, #0
 8001ed6:	2028      	movs	r0, #40	; 0x28
 8001ed8:	f001 f8c7 	bl	800306a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001edc:	2028      	movs	r0, #40	; 0x28
 8001ede:	f001 f8e0 	bl	80030a2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001ee2:	bf00      	nop
 8001ee4:	3728      	adds	r7, #40	; 0x28
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	40023800 	.word	0x40023800
 8001ef0:	40020800 	.word	0x40020800
 8001ef4:	40021c00 	.word	0x40021c00
 8001ef8:	40020400 	.word	0x40020400
 8001efc:	40020000 	.word	0x40020000
 8001f00:	40020c00 	.word	0x40020c00

08001f04 <lightNumber>:

/* USER CODE BEGIN 4 */

void lightNumber(uint8_t number) {
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b082      	sub	sp, #8
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	71fb      	strb	r3, [r7, #7]
	// Definiciones de pines para un display de 7 segmentos (a-g)
	// se puede reducir el codigo apagando todos los segmentos primero y luego encendiendo unicamente
	// los necesarios pero se hizo as por claridad

	switch (number) {
 8001f0e:	79fb      	ldrb	r3, [r7, #7]
 8001f10:	2b09      	cmp	r3, #9
 8001f12:	f200 81c3 	bhi.w	800229c <lightNumber+0x398>
 8001f16:	a201      	add	r2, pc, #4	; (adr r2, 8001f1c <lightNumber+0x18>)
 8001f18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f1c:	08001f45 	.word	0x08001f45
 8001f20:	08001f99 	.word	0x08001f99
 8001f24:	08001fed 	.word	0x08001fed
 8001f28:	08002041 	.word	0x08002041
 8001f2c:	08002095 	.word	0x08002095
 8001f30:	080020e9 	.word	0x080020e9
 8001f34:	0800213d 	.word	0x0800213d
 8001f38:	08002191 	.word	0x08002191
 8001f3c:	080021e5 	.word	0x080021e5
 8001f40:	08002239 	.word	0x08002239
	case 0: // Muestra el nmero 0
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_RESET); // a
 8001f44:	2200      	movs	r2, #0
 8001f46:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f4a:	48d0      	ldr	r0, [pc, #832]	; (800228c <lightNumber+0x388>)
 8001f4c:	f001 fb56 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_RESET); // b
 8001f50:	2200      	movs	r2, #0
 8001f52:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f56:	48ce      	ldr	r0, [pc, #824]	; (8002290 <lightNumber+0x38c>)
 8001f58:	f001 fb50 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_RESET); // c
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f62:	48cc      	ldr	r0, [pc, #816]	; (8002294 <lightNumber+0x390>)
 8001f64:	f001 fb4a 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_RESET); // d
 8001f68:	2200      	movs	r2, #0
 8001f6a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f6e:	48c9      	ldr	r0, [pc, #804]	; (8002294 <lightNumber+0x390>)
 8001f70:	f001 fb44 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_RESET); // e
 8001f74:	2200      	movs	r2, #0
 8001f76:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f7a:	48c6      	ldr	r0, [pc, #792]	; (8002294 <lightNumber+0x390>)
 8001f7c:	f001 fb3e 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_RESET); // f
 8001f80:	2200      	movs	r2, #0
 8001f82:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f86:	48c2      	ldr	r0, [pc, #776]	; (8002290 <lightNumber+0x38c>)
 8001f88:	f001 fb38 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_SET); // g (apagado)
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	2104      	movs	r1, #4
 8001f90:	48c1      	ldr	r0, [pc, #772]	; (8002298 <lightNumber+0x394>)
 8001f92:	f001 fb33 	bl	80035fc <HAL_GPIO_WritePin>
		break;
 8001f96:	e1ab      	b.n	80022f0 <lightNumber+0x3ec>

	case 1: // Muestra el nmero 1
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_SET); // a (apagado)
 8001f98:	2201      	movs	r2, #1
 8001f9a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f9e:	48bb      	ldr	r0, [pc, #748]	; (800228c <lightNumber+0x388>)
 8001fa0:	f001 fb2c 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_RESET); // b
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001faa:	48b9      	ldr	r0, [pc, #740]	; (8002290 <lightNumber+0x38c>)
 8001fac:	f001 fb26 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_RESET); // c
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001fb6:	48b7      	ldr	r0, [pc, #732]	; (8002294 <lightNumber+0x390>)
 8001fb8:	f001 fb20 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_SET); // d (apagado)
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001fc2:	48b4      	ldr	r0, [pc, #720]	; (8002294 <lightNumber+0x390>)
 8001fc4:	f001 fb1a 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_SET); // e (apagado)
 8001fc8:	2201      	movs	r2, #1
 8001fca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fce:	48b1      	ldr	r0, [pc, #708]	; (8002294 <lightNumber+0x390>)
 8001fd0:	f001 fb14 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_SET); // f (apagado)
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001fda:	48ad      	ldr	r0, [pc, #692]	; (8002290 <lightNumber+0x38c>)
 8001fdc:	f001 fb0e 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_SET); // g (apagado)
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	2104      	movs	r1, #4
 8001fe4:	48ac      	ldr	r0, [pc, #688]	; (8002298 <lightNumber+0x394>)
 8001fe6:	f001 fb09 	bl	80035fc <HAL_GPIO_WritePin>
		break;
 8001fea:	e181      	b.n	80022f0 <lightNumber+0x3ec>

	case 2: // Muestra el nmero 2
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_RESET); // a
 8001fec:	2200      	movs	r2, #0
 8001fee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ff2:	48a6      	ldr	r0, [pc, #664]	; (800228c <lightNumber+0x388>)
 8001ff4:	f001 fb02 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_RESET); // b
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ffe:	48a4      	ldr	r0, [pc, #656]	; (8002290 <lightNumber+0x38c>)
 8002000:	f001 fafc 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_SET); // c (apagado)
 8002004:	2201      	movs	r2, #1
 8002006:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800200a:	48a2      	ldr	r0, [pc, #648]	; (8002294 <lightNumber+0x390>)
 800200c:	f001 faf6 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_RESET); // d
 8002010:	2200      	movs	r2, #0
 8002012:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002016:	489f      	ldr	r0, [pc, #636]	; (8002294 <lightNumber+0x390>)
 8002018:	f001 faf0 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_RESET); // e
 800201c:	2200      	movs	r2, #0
 800201e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002022:	489c      	ldr	r0, [pc, #624]	; (8002294 <lightNumber+0x390>)
 8002024:	f001 faea 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_SET); // f (apagado)
 8002028:	2201      	movs	r2, #1
 800202a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800202e:	4898      	ldr	r0, [pc, #608]	; (8002290 <lightNumber+0x38c>)
 8002030:	f001 fae4 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_RESET); // g
 8002034:	2200      	movs	r2, #0
 8002036:	2104      	movs	r1, #4
 8002038:	4897      	ldr	r0, [pc, #604]	; (8002298 <lightNumber+0x394>)
 800203a:	f001 fadf 	bl	80035fc <HAL_GPIO_WritePin>
		break;
 800203e:	e157      	b.n	80022f0 <lightNumber+0x3ec>

	case 3: // Muestra el nmero 3
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_RESET); // a
 8002040:	2200      	movs	r2, #0
 8002042:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002046:	4891      	ldr	r0, [pc, #580]	; (800228c <lightNumber+0x388>)
 8002048:	f001 fad8 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_RESET); // b
 800204c:	2200      	movs	r2, #0
 800204e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002052:	488f      	ldr	r0, [pc, #572]	; (8002290 <lightNumber+0x38c>)
 8002054:	f001 fad2 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_RESET); // c
 8002058:	2200      	movs	r2, #0
 800205a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800205e:	488d      	ldr	r0, [pc, #564]	; (8002294 <lightNumber+0x390>)
 8002060:	f001 facc 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_RESET); // d
 8002064:	2200      	movs	r2, #0
 8002066:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800206a:	488a      	ldr	r0, [pc, #552]	; (8002294 <lightNumber+0x390>)
 800206c:	f001 fac6 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_SET); // e (apagado)
 8002070:	2201      	movs	r2, #1
 8002072:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002076:	4887      	ldr	r0, [pc, #540]	; (8002294 <lightNumber+0x390>)
 8002078:	f001 fac0 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_SET); // f (apagado)
 800207c:	2201      	movs	r2, #1
 800207e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002082:	4883      	ldr	r0, [pc, #524]	; (8002290 <lightNumber+0x38c>)
 8002084:	f001 faba 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_RESET); // g
 8002088:	2200      	movs	r2, #0
 800208a:	2104      	movs	r1, #4
 800208c:	4882      	ldr	r0, [pc, #520]	; (8002298 <lightNumber+0x394>)
 800208e:	f001 fab5 	bl	80035fc <HAL_GPIO_WritePin>
		break;
 8002092:	e12d      	b.n	80022f0 <lightNumber+0x3ec>

	case 4: // Muestra el nmero 4
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_SET); // a (apagado)
 8002094:	2201      	movs	r2, #1
 8002096:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800209a:	487c      	ldr	r0, [pc, #496]	; (800228c <lightNumber+0x388>)
 800209c:	f001 faae 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_RESET); // b
 80020a0:	2200      	movs	r2, #0
 80020a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80020a6:	487a      	ldr	r0, [pc, #488]	; (8002290 <lightNumber+0x38c>)
 80020a8:	f001 faa8 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_RESET); // c
 80020ac:	2200      	movs	r2, #0
 80020ae:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80020b2:	4878      	ldr	r0, [pc, #480]	; (8002294 <lightNumber+0x390>)
 80020b4:	f001 faa2 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_SET); // d (apagado)
 80020b8:	2201      	movs	r2, #1
 80020ba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80020be:	4875      	ldr	r0, [pc, #468]	; (8002294 <lightNumber+0x390>)
 80020c0:	f001 fa9c 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_SET); // e (apagado)
 80020c4:	2201      	movs	r2, #1
 80020c6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80020ca:	4872      	ldr	r0, [pc, #456]	; (8002294 <lightNumber+0x390>)
 80020cc:	f001 fa96 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_RESET); // f
 80020d0:	2200      	movs	r2, #0
 80020d2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80020d6:	486e      	ldr	r0, [pc, #440]	; (8002290 <lightNumber+0x38c>)
 80020d8:	f001 fa90 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_RESET); // g
 80020dc:	2200      	movs	r2, #0
 80020de:	2104      	movs	r1, #4
 80020e0:	486d      	ldr	r0, [pc, #436]	; (8002298 <lightNumber+0x394>)
 80020e2:	f001 fa8b 	bl	80035fc <HAL_GPIO_WritePin>
		break;
 80020e6:	e103      	b.n	80022f0 <lightNumber+0x3ec>

	case 5: // Muestra el nmero 5
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_RESET); // a
 80020e8:	2200      	movs	r2, #0
 80020ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80020ee:	4867      	ldr	r0, [pc, #412]	; (800228c <lightNumber+0x388>)
 80020f0:	f001 fa84 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_SET); // b (apagado)
 80020f4:	2201      	movs	r2, #1
 80020f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80020fa:	4865      	ldr	r0, [pc, #404]	; (8002290 <lightNumber+0x38c>)
 80020fc:	f001 fa7e 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_RESET); // c
 8002100:	2200      	movs	r2, #0
 8002102:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002106:	4863      	ldr	r0, [pc, #396]	; (8002294 <lightNumber+0x390>)
 8002108:	f001 fa78 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_RESET); // d
 800210c:	2200      	movs	r2, #0
 800210e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002112:	4860      	ldr	r0, [pc, #384]	; (8002294 <lightNumber+0x390>)
 8002114:	f001 fa72 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_SET); // e (apagado)
 8002118:	2201      	movs	r2, #1
 800211a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800211e:	485d      	ldr	r0, [pc, #372]	; (8002294 <lightNumber+0x390>)
 8002120:	f001 fa6c 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_RESET); // f
 8002124:	2200      	movs	r2, #0
 8002126:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800212a:	4859      	ldr	r0, [pc, #356]	; (8002290 <lightNumber+0x38c>)
 800212c:	f001 fa66 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_RESET); // g
 8002130:	2200      	movs	r2, #0
 8002132:	2104      	movs	r1, #4
 8002134:	4858      	ldr	r0, [pc, #352]	; (8002298 <lightNumber+0x394>)
 8002136:	f001 fa61 	bl	80035fc <HAL_GPIO_WritePin>
		break;
 800213a:	e0d9      	b.n	80022f0 <lightNumber+0x3ec>

	case 6: // Muestra el nmero 6
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_RESET); // a
 800213c:	2200      	movs	r2, #0
 800213e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002142:	4852      	ldr	r0, [pc, #328]	; (800228c <lightNumber+0x388>)
 8002144:	f001 fa5a 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_SET); // b (apagado)
 8002148:	2201      	movs	r2, #1
 800214a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800214e:	4850      	ldr	r0, [pc, #320]	; (8002290 <lightNumber+0x38c>)
 8002150:	f001 fa54 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_RESET); // c
 8002154:	2200      	movs	r2, #0
 8002156:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800215a:	484e      	ldr	r0, [pc, #312]	; (8002294 <lightNumber+0x390>)
 800215c:	f001 fa4e 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_RESET); // d
 8002160:	2200      	movs	r2, #0
 8002162:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002166:	484b      	ldr	r0, [pc, #300]	; (8002294 <lightNumber+0x390>)
 8002168:	f001 fa48 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_RESET); // e
 800216c:	2200      	movs	r2, #0
 800216e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002172:	4848      	ldr	r0, [pc, #288]	; (8002294 <lightNumber+0x390>)
 8002174:	f001 fa42 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_RESET); // f
 8002178:	2200      	movs	r2, #0
 800217a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800217e:	4844      	ldr	r0, [pc, #272]	; (8002290 <lightNumber+0x38c>)
 8002180:	f001 fa3c 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_RESET); // g
 8002184:	2200      	movs	r2, #0
 8002186:	2104      	movs	r1, #4
 8002188:	4843      	ldr	r0, [pc, #268]	; (8002298 <lightNumber+0x394>)
 800218a:	f001 fa37 	bl	80035fc <HAL_GPIO_WritePin>
		break;
 800218e:	e0af      	b.n	80022f0 <lightNumber+0x3ec>

	case 7: // Muestra el nmero 7
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_RESET); // a
 8002190:	2200      	movs	r2, #0
 8002192:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002196:	483d      	ldr	r0, [pc, #244]	; (800228c <lightNumber+0x388>)
 8002198:	f001 fa30 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_RESET); // b
 800219c:	2200      	movs	r2, #0
 800219e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80021a2:	483b      	ldr	r0, [pc, #236]	; (8002290 <lightNumber+0x38c>)
 80021a4:	f001 fa2a 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_RESET); // c
 80021a8:	2200      	movs	r2, #0
 80021aa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021ae:	4839      	ldr	r0, [pc, #228]	; (8002294 <lightNumber+0x390>)
 80021b0:	f001 fa24 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_SET); // d (apagado)
 80021b4:	2201      	movs	r2, #1
 80021b6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80021ba:	4836      	ldr	r0, [pc, #216]	; (8002294 <lightNumber+0x390>)
 80021bc:	f001 fa1e 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_SET); // e (apagado)
 80021c0:	2201      	movs	r2, #1
 80021c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80021c6:	4833      	ldr	r0, [pc, #204]	; (8002294 <lightNumber+0x390>)
 80021c8:	f001 fa18 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_SET); // f (apagado)
 80021cc:	2201      	movs	r2, #1
 80021ce:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021d2:	482f      	ldr	r0, [pc, #188]	; (8002290 <lightNumber+0x38c>)
 80021d4:	f001 fa12 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_SET); // g (apagado)
 80021d8:	2201      	movs	r2, #1
 80021da:	2104      	movs	r1, #4
 80021dc:	482e      	ldr	r0, [pc, #184]	; (8002298 <lightNumber+0x394>)
 80021de:	f001 fa0d 	bl	80035fc <HAL_GPIO_WritePin>
		break;
 80021e2:	e085      	b.n	80022f0 <lightNumber+0x3ec>

	case 8: // Muestra el nmero 8
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_RESET); // a
 80021e4:	2200      	movs	r2, #0
 80021e6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80021ea:	4828      	ldr	r0, [pc, #160]	; (800228c <lightNumber+0x388>)
 80021ec:	f001 fa06 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_RESET); // b
 80021f0:	2200      	movs	r2, #0
 80021f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80021f6:	4826      	ldr	r0, [pc, #152]	; (8002290 <lightNumber+0x38c>)
 80021f8:	f001 fa00 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_RESET); // c
 80021fc:	2200      	movs	r2, #0
 80021fe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002202:	4824      	ldr	r0, [pc, #144]	; (8002294 <lightNumber+0x390>)
 8002204:	f001 f9fa 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_RESET); // d
 8002208:	2200      	movs	r2, #0
 800220a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800220e:	4821      	ldr	r0, [pc, #132]	; (8002294 <lightNumber+0x390>)
 8002210:	f001 f9f4 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_RESET); // e
 8002214:	2200      	movs	r2, #0
 8002216:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800221a:	481e      	ldr	r0, [pc, #120]	; (8002294 <lightNumber+0x390>)
 800221c:	f001 f9ee 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_RESET); // f
 8002220:	2200      	movs	r2, #0
 8002222:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002226:	481a      	ldr	r0, [pc, #104]	; (8002290 <lightNumber+0x38c>)
 8002228:	f001 f9e8 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_RESET); // g
 800222c:	2200      	movs	r2, #0
 800222e:	2104      	movs	r1, #4
 8002230:	4819      	ldr	r0, [pc, #100]	; (8002298 <lightNumber+0x394>)
 8002232:	f001 f9e3 	bl	80035fc <HAL_GPIO_WritePin>
		break;
 8002236:	e05b      	b.n	80022f0 <lightNumber+0x3ec>

	case 9: // Muestra el nmero 9
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_RESET); // a
 8002238:	2200      	movs	r2, #0
 800223a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800223e:	4813      	ldr	r0, [pc, #76]	; (800228c <lightNumber+0x388>)
 8002240:	f001 f9dc 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_RESET); // b
 8002244:	2200      	movs	r2, #0
 8002246:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800224a:	4811      	ldr	r0, [pc, #68]	; (8002290 <lightNumber+0x38c>)
 800224c:	f001 f9d6 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_RESET); // c
 8002250:	2200      	movs	r2, #0
 8002252:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002256:	480f      	ldr	r0, [pc, #60]	; (8002294 <lightNumber+0x390>)
 8002258:	f001 f9d0 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_RESET); // d
 800225c:	2200      	movs	r2, #0
 800225e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002262:	480c      	ldr	r0, [pc, #48]	; (8002294 <lightNumber+0x390>)
 8002264:	f001 f9ca 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_SET); // e (apagado)
 8002268:	2201      	movs	r2, #1
 800226a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800226e:	4809      	ldr	r0, [pc, #36]	; (8002294 <lightNumber+0x390>)
 8002270:	f001 f9c4 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_RESET); // f
 8002274:	2200      	movs	r2, #0
 8002276:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800227a:	4805      	ldr	r0, [pc, #20]	; (8002290 <lightNumber+0x38c>)
 800227c:	f001 f9be 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_RESET); // g
 8002280:	2200      	movs	r2, #0
 8002282:	2104      	movs	r1, #4
 8002284:	4804      	ldr	r0, [pc, #16]	; (8002298 <lightNumber+0x394>)
 8002286:	f001 f9b9 	bl	80035fc <HAL_GPIO_WritePin>
		break;
 800228a:	e031      	b.n	80022f0 <lightNumber+0x3ec>
 800228c:	40020400 	.word	0x40020400
 8002290:	40020000 	.word	0x40020000
 8002294:	40020800 	.word	0x40020800
 8002298:	40020c00 	.word	0x40020c00

	default: // Apaga todos los segmentos excepto el g (para indicar error)
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_SET); // a (apagado)
 800229c:	2201      	movs	r2, #1
 800229e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022a2:	4815      	ldr	r0, [pc, #84]	; (80022f8 <lightNumber+0x3f4>)
 80022a4:	f001 f9aa 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_SET); // b (apagado)
 80022a8:	2201      	movs	r2, #1
 80022aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022ae:	4813      	ldr	r0, [pc, #76]	; (80022fc <lightNumber+0x3f8>)
 80022b0:	f001 f9a4 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_SET); // c (apagado)
 80022b4:	2201      	movs	r2, #1
 80022b6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80022ba:	4811      	ldr	r0, [pc, #68]	; (8002300 <lightNumber+0x3fc>)
 80022bc:	f001 f99e 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_SET); // d (apagado)
 80022c0:	2201      	movs	r2, #1
 80022c2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80022c6:	480e      	ldr	r0, [pc, #56]	; (8002300 <lightNumber+0x3fc>)
 80022c8:	f001 f998 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_SET); // e (apagado)
 80022cc:	2201      	movs	r2, #1
 80022ce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022d2:	480b      	ldr	r0, [pc, #44]	; (8002300 <lightNumber+0x3fc>)
 80022d4:	f001 f992 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_SET); // f (apagado)
 80022d8:	2201      	movs	r2, #1
 80022da:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80022de:	4807      	ldr	r0, [pc, #28]	; (80022fc <lightNumber+0x3f8>)
 80022e0:	f001 f98c 	bl	80035fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_RESET); //g
 80022e4:	2200      	movs	r2, #0
 80022e6:	2104      	movs	r1, #4
 80022e8:	4806      	ldr	r0, [pc, #24]	; (8002304 <lightNumber+0x400>)
 80022ea:	f001 f987 	bl	80035fc <HAL_GPIO_WritePin>
		break;
 80022ee:	bf00      	nop
	}
}
 80022f0:	bf00      	nop
 80022f2:	3708      	adds	r7, #8
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}
 80022f8:	40020400 	.word	0x40020400
 80022fc:	40020000 	.word	0x40020000
 8002300:	40020800 	.word	0x40020800
 8002304:	40020c00 	.word	0x40020c00

08002308 <HAL_UARTEx_RxEventCallback>:




void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b082      	sub	sp, #8
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
 8002310:	460b      	mov	r3, r1
 8002312:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART2)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a0a      	ldr	r2, [pc, #40]	; (8002344 <HAL_UARTEx_RxEventCallback+0x3c>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d10d      	bne.n	800233a <HAL_UARTEx_RxEventCallback+0x32>
	{
		if (g_uart_cmd_ready == 0) // Si no hay un comando procesndose
 800231e:	4b0a      	ldr	r3, [pc, #40]	; (8002348 <HAL_UARTEx_RxEventCallback+0x40>)
 8002320:	781b      	ldrb	r3, [r3, #0]
 8002322:	b2db      	uxtb	r3, r3
 8002324:	2b00      	cmp	r3, #0
 8002326:	d108      	bne.n	800233a <HAL_UARTEx_RxEventCallback+0x32>
		{
			g_uart_cmd_len = Size;
 8002328:	4a08      	ldr	r2, [pc, #32]	; (800234c <HAL_UARTEx_RxEventCallback+0x44>)
 800232a:	887b      	ldrh	r3, [r7, #2]
 800232c:	8013      	strh	r3, [r2, #0]
			g_uart_cmd_ready = 1;
 800232e:	4b06      	ldr	r3, [pc, #24]	; (8002348 <HAL_UARTEx_RxEventCallback+0x40>)
 8002330:	2201      	movs	r2, #1
 8002332:	701a      	strb	r2, [r3, #0]

			// Detener DMA para evitar sobreescritura
			HAL_UART_DMAStop(&huart2);
 8002334:	4806      	ldr	r0, [pc, #24]	; (8002350 <HAL_UARTEx_RxEventCallback+0x48>)
 8002336:	f002 fb6a 	bl	8004a0e <HAL_UART_DMAStop>
		}
		// Si ya hay un comando (g_uart_cmd_ready = 1), este nuevo se ignora
		// y se reiniciar en el while(1) despus de procesar el anterior.
	}
}
 800233a:	bf00      	nop
 800233c:	3708      	adds	r7, #8
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	40004400 	.word	0x40004400
 8002348:	2000041a 	.word	0x2000041a
 800234c:	20000418 	.word	0x20000418
 8002350:	200002c8 	.word	0x200002c8

08002354 <HAL_TIM_PeriodElapsedCallback>:
 * */


// Callback de TIM: se llama cada vez que vence el periodo (UIF)
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b082      	sub	sp, #8
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3) // Interrupcin del display
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a09      	ldr	r2, [pc, #36]	; (8002388 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d103      	bne.n	800236e <HAL_TIM_PeriodElapsedCallback+0x1a>
	{
		TIMER_ADVISORY_FLAG = 1; // Subir la bandera para el while(1)
 8002366:	4b09      	ldr	r3, [pc, #36]	; (800238c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8002368:	2201      	movs	r2, #1
 800236a:	701a      	strb	r2, [r3, #0]
	}
	else if(htim->Instance == TIM2) // Interrupcin del blinky
	{
		HAL_GPIO_TogglePin(LED_BLINKY_GPIO_Port, LED_BLINKY_Pin);
	}
}
 800236c:	e008      	b.n	8002380 <HAL_TIM_PeriodElapsedCallback+0x2c>
	else if(htim->Instance == TIM2) // Interrupcin del blinky
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002376:	d103      	bne.n	8002380 <HAL_TIM_PeriodElapsedCallback+0x2c>
		HAL_GPIO_TogglePin(LED_BLINKY_GPIO_Port, LED_BLINKY_Pin);
 8002378:	2102      	movs	r1, #2
 800237a:	4805      	ldr	r0, [pc, #20]	; (8002390 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800237c:	f001 f957 	bl	800362e <HAL_GPIO_TogglePin>
}
 8002380:	bf00      	nop
 8002382:	3708      	adds	r7, #8
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	40000400 	.word	0x40000400
 800238c:	2000030c 	.word	0x2000030c
 8002390:	40021c00 	.word	0x40021c00

08002394 <HAL_GPIO_EXTI_Callback>:

// Callback general del EXTI: se llama cuando ocurre una interrupcin externa
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002394:	b480      	push	{r7}
 8002396:	b083      	sub	sp, #12
 8002398:	af00      	add	r7, sp, #0
 800239a:	4603      	mov	r3, r0
 800239c:	80fb      	strh	r3, [r7, #6]
	// Interrupcin del giro del encoder
	if(GPIO_Pin == ENCODER_CLK_Pin) // Usar el nombre de CubeMX
 800239e:	88fb      	ldrh	r3, [r7, #6]
 80023a0:	2b04      	cmp	r3, #4
 80023a2:	d103      	bne.n	80023ac <HAL_GPIO_EXTI_Callback+0x18>
	{
		EXTI_AVISORY_FLAG = 1; // Subir la bandera para el while(1)
 80023a4:	4b08      	ldr	r3, [pc, #32]	; (80023c8 <HAL_GPIO_EXTI_Callback+0x34>)
 80023a6:	2201      	movs	r2, #1
 80023a8:	701a      	strb	r2, [r3, #0]
	// Interrupcin del switch (botn) del encoder
	else if (GPIO_Pin == ENCODER_SW_Pin) // Usar el nombre de CubeMX
	{
		EXTI_AVISORY_LED_FLAG = 1;
	}
}
 80023aa:	e006      	b.n	80023ba <HAL_GPIO_EXTI_Callback+0x26>
	else if (GPIO_Pin == ENCODER_SW_Pin) // Usar el nombre de CubeMX
 80023ac:	88fb      	ldrh	r3, [r7, #6]
 80023ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80023b2:	d102      	bne.n	80023ba <HAL_GPIO_EXTI_Callback+0x26>
		EXTI_AVISORY_LED_FLAG = 1;
 80023b4:	4b05      	ldr	r3, [pc, #20]	; (80023cc <HAL_GPIO_EXTI_Callback+0x38>)
 80023b6:	2201      	movs	r2, #1
 80023b8:	701a      	strb	r2, [r3, #0]
}
 80023ba:	bf00      	nop
 80023bc:	370c      	adds	r7, #12
 80023be:	46bd      	mov	sp, r7
 80023c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c4:	4770      	bx	lr
 80023c6:	bf00      	nop
 80023c8:	2000030d 	.word	0x2000030d
 80023cc:	2000030e 	.word	0x2000030e

080023d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80023d0:	b480      	push	{r7}
 80023d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80023d4:	b672      	cpsid	i
}
 80023d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80023d8:	e7fe      	b.n	80023d8 <Error_Handler+0x8>
	...

080023dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b082      	sub	sp, #8
 80023e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023e2:	2300      	movs	r3, #0
 80023e4:	607b      	str	r3, [r7, #4]
 80023e6:	4b10      	ldr	r3, [pc, #64]	; (8002428 <HAL_MspInit+0x4c>)
 80023e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ea:	4a0f      	ldr	r2, [pc, #60]	; (8002428 <HAL_MspInit+0x4c>)
 80023ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023f0:	6453      	str	r3, [r2, #68]	; 0x44
 80023f2:	4b0d      	ldr	r3, [pc, #52]	; (8002428 <HAL_MspInit+0x4c>)
 80023f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023fa:	607b      	str	r3, [r7, #4]
 80023fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80023fe:	2300      	movs	r3, #0
 8002400:	603b      	str	r3, [r7, #0]
 8002402:	4b09      	ldr	r3, [pc, #36]	; (8002428 <HAL_MspInit+0x4c>)
 8002404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002406:	4a08      	ldr	r2, [pc, #32]	; (8002428 <HAL_MspInit+0x4c>)
 8002408:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800240c:	6413      	str	r3, [r2, #64]	; 0x40
 800240e:	4b06      	ldr	r3, [pc, #24]	; (8002428 <HAL_MspInit+0x4c>)
 8002410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002412:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002416:	603b      	str	r3, [r7, #0]
 8002418:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800241a:	2007      	movs	r0, #7
 800241c:	f000 fe1a 	bl	8003054 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002420:	bf00      	nop
 8002422:	3708      	adds	r7, #8
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}
 8002428:	40023800 	.word	0x40023800

0800242c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b08a      	sub	sp, #40	; 0x28
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002434:	f107 0314 	add.w	r3, r7, #20
 8002438:	2200      	movs	r2, #0
 800243a:	601a      	str	r2, [r3, #0]
 800243c:	605a      	str	r2, [r3, #4]
 800243e:	609a      	str	r2, [r3, #8]
 8002440:	60da      	str	r2, [r3, #12]
 8002442:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a24      	ldr	r2, [pc, #144]	; (80024dc <HAL_ADC_MspInit+0xb0>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d141      	bne.n	80024d2 <HAL_ADC_MspInit+0xa6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800244e:	2300      	movs	r3, #0
 8002450:	613b      	str	r3, [r7, #16]
 8002452:	4b23      	ldr	r3, [pc, #140]	; (80024e0 <HAL_ADC_MspInit+0xb4>)
 8002454:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002456:	4a22      	ldr	r2, [pc, #136]	; (80024e0 <HAL_ADC_MspInit+0xb4>)
 8002458:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800245c:	6453      	str	r3, [r2, #68]	; 0x44
 800245e:	4b20      	ldr	r3, [pc, #128]	; (80024e0 <HAL_ADC_MspInit+0xb4>)
 8002460:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002462:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002466:	613b      	str	r3, [r7, #16]
 8002468:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800246a:	2300      	movs	r3, #0
 800246c:	60fb      	str	r3, [r7, #12]
 800246e:	4b1c      	ldr	r3, [pc, #112]	; (80024e0 <HAL_ADC_MspInit+0xb4>)
 8002470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002472:	4a1b      	ldr	r2, [pc, #108]	; (80024e0 <HAL_ADC_MspInit+0xb4>)
 8002474:	f043 0301 	orr.w	r3, r3, #1
 8002478:	6313      	str	r3, [r2, #48]	; 0x30
 800247a:	4b19      	ldr	r3, [pc, #100]	; (80024e0 <HAL_ADC_MspInit+0xb4>)
 800247c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800247e:	f003 0301 	and.w	r3, r3, #1
 8002482:	60fb      	str	r3, [r7, #12]
 8002484:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002486:	2300      	movs	r3, #0
 8002488:	60bb      	str	r3, [r7, #8]
 800248a:	4b15      	ldr	r3, [pc, #84]	; (80024e0 <HAL_ADC_MspInit+0xb4>)
 800248c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800248e:	4a14      	ldr	r2, [pc, #80]	; (80024e0 <HAL_ADC_MspInit+0xb4>)
 8002490:	f043 0304 	orr.w	r3, r3, #4
 8002494:	6313      	str	r3, [r2, #48]	; 0x30
 8002496:	4b12      	ldr	r3, [pc, #72]	; (80024e0 <HAL_ADC_MspInit+0xb4>)
 8002498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800249a:	f003 0304 	and.w	r3, r3, #4
 800249e:	60bb      	str	r3, [r7, #8]
 80024a0:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    PC4     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80024a2:	2310      	movs	r3, #16
 80024a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024a6:	2303      	movs	r3, #3
 80024a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024aa:	2300      	movs	r3, #0
 80024ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024ae:	f107 0314 	add.w	r3, r7, #20
 80024b2:	4619      	mov	r1, r3
 80024b4:	480b      	ldr	r0, [pc, #44]	; (80024e4 <HAL_ADC_MspInit+0xb8>)
 80024b6:	f000 ff05 	bl	80032c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80024ba:	2310      	movs	r3, #16
 80024bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024be:	2303      	movs	r3, #3
 80024c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c2:	2300      	movs	r3, #0
 80024c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024c6:	f107 0314 	add.w	r3, r7, #20
 80024ca:	4619      	mov	r1, r3
 80024cc:	4806      	ldr	r0, [pc, #24]	; (80024e8 <HAL_ADC_MspInit+0xbc>)
 80024ce:	f000 fef9 	bl	80032c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80024d2:	bf00      	nop
 80024d4:	3728      	adds	r7, #40	; 0x28
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	40012000 	.word	0x40012000
 80024e0:	40023800 	.word	0x40023800
 80024e4:	40020000 	.word	0x40020000
 80024e8:	40020800 	.word	0x40020800

080024ec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b084      	sub	sp, #16
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024fc:	d116      	bne.n	800252c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80024fe:	2300      	movs	r3, #0
 8002500:	60fb      	str	r3, [r7, #12]
 8002502:	4b1a      	ldr	r3, [pc, #104]	; (800256c <HAL_TIM_Base_MspInit+0x80>)
 8002504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002506:	4a19      	ldr	r2, [pc, #100]	; (800256c <HAL_TIM_Base_MspInit+0x80>)
 8002508:	f043 0301 	orr.w	r3, r3, #1
 800250c:	6413      	str	r3, [r2, #64]	; 0x40
 800250e:	4b17      	ldr	r3, [pc, #92]	; (800256c <HAL_TIM_Base_MspInit+0x80>)
 8002510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002512:	f003 0301 	and.w	r3, r3, #1
 8002516:	60fb      	str	r3, [r7, #12]
 8002518:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800251a:	2200      	movs	r2, #0
 800251c:	2100      	movs	r1, #0
 800251e:	201c      	movs	r0, #28
 8002520:	f000 fda3 	bl	800306a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002524:	201c      	movs	r0, #28
 8002526:	f000 fdbc 	bl	80030a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800252a:	e01a      	b.n	8002562 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM3)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a0f      	ldr	r2, [pc, #60]	; (8002570 <HAL_TIM_Base_MspInit+0x84>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d115      	bne.n	8002562 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002536:	2300      	movs	r3, #0
 8002538:	60bb      	str	r3, [r7, #8]
 800253a:	4b0c      	ldr	r3, [pc, #48]	; (800256c <HAL_TIM_Base_MspInit+0x80>)
 800253c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800253e:	4a0b      	ldr	r2, [pc, #44]	; (800256c <HAL_TIM_Base_MspInit+0x80>)
 8002540:	f043 0302 	orr.w	r3, r3, #2
 8002544:	6413      	str	r3, [r2, #64]	; 0x40
 8002546:	4b09      	ldr	r3, [pc, #36]	; (800256c <HAL_TIM_Base_MspInit+0x80>)
 8002548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800254a:	f003 0302 	and.w	r3, r3, #2
 800254e:	60bb      	str	r3, [r7, #8]
 8002550:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002552:	2200      	movs	r2, #0
 8002554:	2100      	movs	r1, #0
 8002556:	201d      	movs	r0, #29
 8002558:	f000 fd87 	bl	800306a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800255c:	201d      	movs	r0, #29
 800255e:	f000 fda0 	bl	80030a2 <HAL_NVIC_EnableIRQ>
}
 8002562:	bf00      	nop
 8002564:	3710      	adds	r7, #16
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	40023800 	.word	0x40023800
 8002570:	40000400 	.word	0x40000400

08002574 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b08a      	sub	sp, #40	; 0x28
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800257c:	f107 0314 	add.w	r3, r7, #20
 8002580:	2200      	movs	r2, #0
 8002582:	601a      	str	r2, [r3, #0]
 8002584:	605a      	str	r2, [r3, #4]
 8002586:	609a      	str	r2, [r3, #8]
 8002588:	60da      	str	r2, [r3, #12]
 800258a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a19      	ldr	r2, [pc, #100]	; (80025f8 <HAL_UART_MspInit+0x84>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d12b      	bne.n	80025ee <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002596:	2300      	movs	r3, #0
 8002598:	613b      	str	r3, [r7, #16]
 800259a:	4b18      	ldr	r3, [pc, #96]	; (80025fc <HAL_UART_MspInit+0x88>)
 800259c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800259e:	4a17      	ldr	r2, [pc, #92]	; (80025fc <HAL_UART_MspInit+0x88>)
 80025a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025a4:	6413      	str	r3, [r2, #64]	; 0x40
 80025a6:	4b15      	ldr	r3, [pc, #84]	; (80025fc <HAL_UART_MspInit+0x88>)
 80025a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025ae:	613b      	str	r3, [r7, #16]
 80025b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025b2:	2300      	movs	r3, #0
 80025b4:	60fb      	str	r3, [r7, #12]
 80025b6:	4b11      	ldr	r3, [pc, #68]	; (80025fc <HAL_UART_MspInit+0x88>)
 80025b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ba:	4a10      	ldr	r2, [pc, #64]	; (80025fc <HAL_UART_MspInit+0x88>)
 80025bc:	f043 0301 	orr.w	r3, r3, #1
 80025c0:	6313      	str	r3, [r2, #48]	; 0x30
 80025c2:	4b0e      	ldr	r3, [pc, #56]	; (80025fc <HAL_UART_MspInit+0x88>)
 80025c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025c6:	f003 0301 	and.w	r3, r3, #1
 80025ca:	60fb      	str	r3, [r7, #12]
 80025cc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80025ce:	230c      	movs	r3, #12
 80025d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025d2:	2302      	movs	r3, #2
 80025d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d6:	2300      	movs	r3, #0
 80025d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025da:	2303      	movs	r3, #3
 80025dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80025de:	2307      	movs	r3, #7
 80025e0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025e2:	f107 0314 	add.w	r3, r7, #20
 80025e6:	4619      	mov	r1, r3
 80025e8:	4805      	ldr	r0, [pc, #20]	; (8002600 <HAL_UART_MspInit+0x8c>)
 80025ea:	f000 fe6b 	bl	80032c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80025ee:	bf00      	nop
 80025f0:	3728      	adds	r7, #40	; 0x28
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}
 80025f6:	bf00      	nop
 80025f8:	40004400 	.word	0x40004400
 80025fc:	40023800 	.word	0x40023800
 8002600:	40020000 	.word	0x40020000

08002604 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002604:	b480      	push	{r7}
 8002606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002608:	e7fe      	b.n	8002608 <NMI_Handler+0x4>

0800260a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800260a:	b480      	push	{r7}
 800260c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800260e:	e7fe      	b.n	800260e <HardFault_Handler+0x4>

08002610 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002610:	b480      	push	{r7}
 8002612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002614:	e7fe      	b.n	8002614 <MemManage_Handler+0x4>

08002616 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002616:	b480      	push	{r7}
 8002618:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800261a:	e7fe      	b.n	800261a <BusFault_Handler+0x4>

0800261c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800261c:	b480      	push	{r7}
 800261e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002620:	e7fe      	b.n	8002620 <UsageFault_Handler+0x4>

08002622 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002622:	b480      	push	{r7}
 8002624:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002626:	bf00      	nop
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr

08002630 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002630:	b480      	push	{r7}
 8002632:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002634:	bf00      	nop
 8002636:	46bd      	mov	sp, r7
 8002638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263c:	4770      	bx	lr

0800263e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800263e:	b480      	push	{r7}
 8002640:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002642:	bf00      	nop
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr

0800264c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002650:	f000 f97a 	bl	8002948 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002654:	bf00      	nop
 8002656:	bd80      	pop	{r7, pc}

08002658 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENCODER_CLK_Pin);
 800265c:	2004      	movs	r0, #4
 800265e:	f001 f801 	bl	8003664 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002662:	bf00      	nop
 8002664:	bd80      	pop	{r7, pc}
	...

08002668 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800266c:	4802      	ldr	r0, [pc, #8]	; (8002678 <TIM2_IRQHandler+0x10>)
 800266e:	f001 fd5b 	bl	8004128 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002672:	bf00      	nop
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	20000238 	.word	0x20000238

0800267c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002680:	4802      	ldr	r0, [pc, #8]	; (800268c <TIM3_IRQHandler+0x10>)
 8002682:	f001 fd51 	bl	8004128 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002686:	bf00      	nop
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	20000280 	.word	0x20000280

08002690 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENCODER_SW_Pin);
 8002694:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002698:	f000 ffe4 	bl	8003664 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800269c:	bf00      	nop
 800269e:	bd80      	pop	{r7, pc}

080026a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80026a0:	b480      	push	{r7}
 80026a2:	af00      	add	r7, sp, #0
  return 1;
 80026a4:	2301      	movs	r3, #1
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	46bd      	mov	sp, r7
 80026aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ae:	4770      	bx	lr

080026b0 <_kill>:

int _kill(int pid, int sig)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b082      	sub	sp, #8
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
 80026b8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80026ba:	f004 ffc3 	bl	8007644 <__errno>
 80026be:	4603      	mov	r3, r0
 80026c0:	2216      	movs	r2, #22
 80026c2:	601a      	str	r2, [r3, #0]
  return -1;
 80026c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	3708      	adds	r7, #8
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}

080026d0 <_exit>:

void _exit (int status)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b082      	sub	sp, #8
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80026d8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80026dc:	6878      	ldr	r0, [r7, #4]
 80026de:	f7ff ffe7 	bl	80026b0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80026e2:	e7fe      	b.n	80026e2 <_exit+0x12>

080026e4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b086      	sub	sp, #24
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	60f8      	str	r0, [r7, #12]
 80026ec:	60b9      	str	r1, [r7, #8]
 80026ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026f0:	2300      	movs	r3, #0
 80026f2:	617b      	str	r3, [r7, #20]
 80026f4:	e00a      	b.n	800270c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80026f6:	f3af 8000 	nop.w
 80026fa:	4601      	mov	r1, r0
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	1c5a      	adds	r2, r3, #1
 8002700:	60ba      	str	r2, [r7, #8]
 8002702:	b2ca      	uxtb	r2, r1
 8002704:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002706:	697b      	ldr	r3, [r7, #20]
 8002708:	3301      	adds	r3, #1
 800270a:	617b      	str	r3, [r7, #20]
 800270c:	697a      	ldr	r2, [r7, #20]
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	429a      	cmp	r2, r3
 8002712:	dbf0      	blt.n	80026f6 <_read+0x12>
  }

  return len;
 8002714:	687b      	ldr	r3, [r7, #4]
}
 8002716:	4618      	mov	r0, r3
 8002718:	3718      	adds	r7, #24
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}

0800271e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800271e:	b580      	push	{r7, lr}
 8002720:	b086      	sub	sp, #24
 8002722:	af00      	add	r7, sp, #0
 8002724:	60f8      	str	r0, [r7, #12]
 8002726:	60b9      	str	r1, [r7, #8]
 8002728:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800272a:	2300      	movs	r3, #0
 800272c:	617b      	str	r3, [r7, #20]
 800272e:	e009      	b.n	8002744 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002730:	68bb      	ldr	r3, [r7, #8]
 8002732:	1c5a      	adds	r2, r3, #1
 8002734:	60ba      	str	r2, [r7, #8]
 8002736:	781b      	ldrb	r3, [r3, #0]
 8002738:	4618      	mov	r0, r3
 800273a:	f7fe fc71 	bl	8001020 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800273e:	697b      	ldr	r3, [r7, #20]
 8002740:	3301      	adds	r3, #1
 8002742:	617b      	str	r3, [r7, #20]
 8002744:	697a      	ldr	r2, [r7, #20]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	429a      	cmp	r2, r3
 800274a:	dbf1      	blt.n	8002730 <_write+0x12>
  }
  return len;
 800274c:	687b      	ldr	r3, [r7, #4]
}
 800274e:	4618      	mov	r0, r3
 8002750:	3718      	adds	r7, #24
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}

08002756 <_close>:

int _close(int file)
{
 8002756:	b480      	push	{r7}
 8002758:	b083      	sub	sp, #12
 800275a:	af00      	add	r7, sp, #0
 800275c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800275e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002762:	4618      	mov	r0, r3
 8002764:	370c      	adds	r7, #12
 8002766:	46bd      	mov	sp, r7
 8002768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276c:	4770      	bx	lr

0800276e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800276e:	b480      	push	{r7}
 8002770:	b083      	sub	sp, #12
 8002772:	af00      	add	r7, sp, #0
 8002774:	6078      	str	r0, [r7, #4]
 8002776:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800277e:	605a      	str	r2, [r3, #4]
  return 0;
 8002780:	2300      	movs	r3, #0
}
 8002782:	4618      	mov	r0, r3
 8002784:	370c      	adds	r7, #12
 8002786:	46bd      	mov	sp, r7
 8002788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278c:	4770      	bx	lr

0800278e <_isatty>:

int _isatty(int file)
{
 800278e:	b480      	push	{r7}
 8002790:	b083      	sub	sp, #12
 8002792:	af00      	add	r7, sp, #0
 8002794:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002796:	2301      	movs	r3, #1
}
 8002798:	4618      	mov	r0, r3
 800279a:	370c      	adds	r7, #12
 800279c:	46bd      	mov	sp, r7
 800279e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a2:	4770      	bx	lr

080027a4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b085      	sub	sp, #20
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	60f8      	str	r0, [r7, #12]
 80027ac:	60b9      	str	r1, [r7, #8]
 80027ae:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80027b0:	2300      	movs	r3, #0
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	3714      	adds	r7, #20
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr
	...

080027c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b086      	sub	sp, #24
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027c8:	4a14      	ldr	r2, [pc, #80]	; (800281c <_sbrk+0x5c>)
 80027ca:	4b15      	ldr	r3, [pc, #84]	; (8002820 <_sbrk+0x60>)
 80027cc:	1ad3      	subs	r3, r2, r3
 80027ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027d4:	4b13      	ldr	r3, [pc, #76]	; (8002824 <_sbrk+0x64>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d102      	bne.n	80027e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80027dc:	4b11      	ldr	r3, [pc, #68]	; (8002824 <_sbrk+0x64>)
 80027de:	4a12      	ldr	r2, [pc, #72]	; (8002828 <_sbrk+0x68>)
 80027e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80027e2:	4b10      	ldr	r3, [pc, #64]	; (8002824 <_sbrk+0x64>)
 80027e4:	681a      	ldr	r2, [r3, #0]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	4413      	add	r3, r2
 80027ea:	693a      	ldr	r2, [r7, #16]
 80027ec:	429a      	cmp	r2, r3
 80027ee:	d207      	bcs.n	8002800 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80027f0:	f004 ff28 	bl	8007644 <__errno>
 80027f4:	4603      	mov	r3, r0
 80027f6:	220c      	movs	r2, #12
 80027f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80027fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80027fe:	e009      	b.n	8002814 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002800:	4b08      	ldr	r3, [pc, #32]	; (8002824 <_sbrk+0x64>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002806:	4b07      	ldr	r3, [pc, #28]	; (8002824 <_sbrk+0x64>)
 8002808:	681a      	ldr	r2, [r3, #0]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	4413      	add	r3, r2
 800280e:	4a05      	ldr	r2, [pc, #20]	; (8002824 <_sbrk+0x64>)
 8002810:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002812:	68fb      	ldr	r3, [r7, #12]
}
 8002814:	4618      	mov	r0, r3
 8002816:	3718      	adds	r7, #24
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}
 800281c:	20020000 	.word	0x20020000
 8002820:	00000400 	.word	0x00000400
 8002824:	20000440 	.word	0x20000440
 8002828:	20000598 	.word	0x20000598

0800282c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800282c:	b480      	push	{r7}
 800282e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002830:	4b06      	ldr	r3, [pc, #24]	; (800284c <SystemInit+0x20>)
 8002832:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002836:	4a05      	ldr	r2, [pc, #20]	; (800284c <SystemInit+0x20>)
 8002838:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800283c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002840:	bf00      	nop
 8002842:	46bd      	mov	sp, r7
 8002844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002848:	4770      	bx	lr
 800284a:	bf00      	nop
 800284c:	e000ed00 	.word	0xe000ed00

08002850 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002850:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002888 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002854:	480d      	ldr	r0, [pc, #52]	; (800288c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002856:	490e      	ldr	r1, [pc, #56]	; (8002890 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002858:	4a0e      	ldr	r2, [pc, #56]	; (8002894 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800285a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800285c:	e002      	b.n	8002864 <LoopCopyDataInit>

0800285e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800285e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002860:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002862:	3304      	adds	r3, #4

08002864 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002864:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002866:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002868:	d3f9      	bcc.n	800285e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800286a:	4a0b      	ldr	r2, [pc, #44]	; (8002898 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800286c:	4c0b      	ldr	r4, [pc, #44]	; (800289c <LoopFillZerobss+0x26>)
  movs r3, #0
 800286e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002870:	e001      	b.n	8002876 <LoopFillZerobss>

08002872 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002872:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002874:	3204      	adds	r2, #4

08002876 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002876:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002878:	d3fb      	bcc.n	8002872 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800287a:	f7ff ffd7 	bl	800282c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800287e:	f004 fee7 	bl	8007650 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002882:	f7fe ff03 	bl	800168c <main>
  bx  lr    
 8002886:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002888:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800288c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002890:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002894:	0800a900 	.word	0x0800a900
  ldr r2, =_sbss
 8002898:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800289c:	20000594 	.word	0x20000594

080028a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80028a0:	e7fe      	b.n	80028a0 <ADC_IRQHandler>
	...

080028a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80028a8:	4b0e      	ldr	r3, [pc, #56]	; (80028e4 <HAL_Init+0x40>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a0d      	ldr	r2, [pc, #52]	; (80028e4 <HAL_Init+0x40>)
 80028ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80028b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80028b4:	4b0b      	ldr	r3, [pc, #44]	; (80028e4 <HAL_Init+0x40>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a0a      	ldr	r2, [pc, #40]	; (80028e4 <HAL_Init+0x40>)
 80028ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80028be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028c0:	4b08      	ldr	r3, [pc, #32]	; (80028e4 <HAL_Init+0x40>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a07      	ldr	r2, [pc, #28]	; (80028e4 <HAL_Init+0x40>)
 80028c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028cc:	2003      	movs	r0, #3
 80028ce:	f000 fbc1 	bl	8003054 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028d2:	2000      	movs	r0, #0
 80028d4:	f000 f808 	bl	80028e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028d8:	f7ff fd80 	bl	80023dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028dc:	2300      	movs	r3, #0
}
 80028de:	4618      	mov	r0, r3
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	40023c00 	.word	0x40023c00

080028e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b082      	sub	sp, #8
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80028f0:	4b12      	ldr	r3, [pc, #72]	; (800293c <HAL_InitTick+0x54>)
 80028f2:	681a      	ldr	r2, [r3, #0]
 80028f4:	4b12      	ldr	r3, [pc, #72]	; (8002940 <HAL_InitTick+0x58>)
 80028f6:	781b      	ldrb	r3, [r3, #0]
 80028f8:	4619      	mov	r1, r3
 80028fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80028fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8002902:	fbb2 f3f3 	udiv	r3, r2, r3
 8002906:	4618      	mov	r0, r3
 8002908:	f000 fbd9 	bl	80030be <HAL_SYSTICK_Config>
 800290c:	4603      	mov	r3, r0
 800290e:	2b00      	cmp	r3, #0
 8002910:	d001      	beq.n	8002916 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	e00e      	b.n	8002934 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2b0f      	cmp	r3, #15
 800291a:	d80a      	bhi.n	8002932 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800291c:	2200      	movs	r2, #0
 800291e:	6879      	ldr	r1, [r7, #4]
 8002920:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002924:	f000 fba1 	bl	800306a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002928:	4a06      	ldr	r2, [pc, #24]	; (8002944 <HAL_InitTick+0x5c>)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800292e:	2300      	movs	r3, #0
 8002930:	e000      	b.n	8002934 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002932:	2301      	movs	r3, #1
}
 8002934:	4618      	mov	r0, r3
 8002936:	3708      	adds	r7, #8
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}
 800293c:	20000000 	.word	0x20000000
 8002940:	20000008 	.word	0x20000008
 8002944:	20000004 	.word	0x20000004

08002948 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002948:	b480      	push	{r7}
 800294a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800294c:	4b06      	ldr	r3, [pc, #24]	; (8002968 <HAL_IncTick+0x20>)
 800294e:	781b      	ldrb	r3, [r3, #0]
 8002950:	461a      	mov	r2, r3
 8002952:	4b06      	ldr	r3, [pc, #24]	; (800296c <HAL_IncTick+0x24>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4413      	add	r3, r2
 8002958:	4a04      	ldr	r2, [pc, #16]	; (800296c <HAL_IncTick+0x24>)
 800295a:	6013      	str	r3, [r2, #0]
}
 800295c:	bf00      	nop
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr
 8002966:	bf00      	nop
 8002968:	20000008 	.word	0x20000008
 800296c:	20000444 	.word	0x20000444

08002970 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002970:	b480      	push	{r7}
 8002972:	af00      	add	r7, sp, #0
  return uwTick;
 8002974:	4b03      	ldr	r3, [pc, #12]	; (8002984 <HAL_GetTick+0x14>)
 8002976:	681b      	ldr	r3, [r3, #0]
}
 8002978:	4618      	mov	r0, r3
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr
 8002982:	bf00      	nop
 8002984:	20000444 	.word	0x20000444

08002988 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b084      	sub	sp, #16
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002990:	f7ff ffee 	bl	8002970 <HAL_GetTick>
 8002994:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80029a0:	d005      	beq.n	80029ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029a2:	4b0a      	ldr	r3, [pc, #40]	; (80029cc <HAL_Delay+0x44>)
 80029a4:	781b      	ldrb	r3, [r3, #0]
 80029a6:	461a      	mov	r2, r3
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	4413      	add	r3, r2
 80029ac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80029ae:	bf00      	nop
 80029b0:	f7ff ffde 	bl	8002970 <HAL_GetTick>
 80029b4:	4602      	mov	r2, r0
 80029b6:	68bb      	ldr	r3, [r7, #8]
 80029b8:	1ad3      	subs	r3, r2, r3
 80029ba:	68fa      	ldr	r2, [r7, #12]
 80029bc:	429a      	cmp	r2, r3
 80029be:	d8f7      	bhi.n	80029b0 <HAL_Delay+0x28>
  {
  }
}
 80029c0:	bf00      	nop
 80029c2:	bf00      	nop
 80029c4:	3710      	adds	r7, #16
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	bf00      	nop
 80029cc:	20000008 	.word	0x20000008

080029d0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b084      	sub	sp, #16
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029d8:	2300      	movs	r3, #0
 80029da:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d101      	bne.n	80029e6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	e033      	b.n	8002a4e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d109      	bne.n	8002a02 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80029ee:	6878      	ldr	r0, [r7, #4]
 80029f0:	f7ff fd1c 	bl	800242c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2200      	movs	r2, #0
 80029f8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2200      	movs	r2, #0
 80029fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a06:	f003 0310 	and.w	r3, r3, #16
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d118      	bne.n	8002a40 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a12:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002a16:	f023 0302 	bic.w	r3, r3, #2
 8002a1a:	f043 0202 	orr.w	r2, r3, #2
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002a22:	6878      	ldr	r0, [r7, #4]
 8002a24:	f000 f94a 	bl	8002cbc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a32:	f023 0303 	bic.w	r3, r3, #3
 8002a36:	f043 0201 	orr.w	r2, r3, #1
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	641a      	str	r2, [r3, #64]	; 0x40
 8002a3e:	e001      	b.n	8002a44 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002a40:	2301      	movs	r3, #1
 8002a42:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2200      	movs	r2, #0
 8002a48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002a4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	3710      	adds	r7, #16
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
	...

08002a58 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b085      	sub	sp, #20
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
 8002a60:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002a62:	2300      	movs	r3, #0
 8002a64:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a6c:	2b01      	cmp	r3, #1
 8002a6e:	d101      	bne.n	8002a74 <HAL_ADC_ConfigChannel+0x1c>
 8002a70:	2302      	movs	r3, #2
 8002a72:	e113      	b.n	8002c9c <HAL_ADC_ConfigChannel+0x244>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2201      	movs	r2, #1
 8002a78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	2b09      	cmp	r3, #9
 8002a82:	d925      	bls.n	8002ad0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	68d9      	ldr	r1, [r3, #12]
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	b29b      	uxth	r3, r3
 8002a90:	461a      	mov	r2, r3
 8002a92:	4613      	mov	r3, r2
 8002a94:	005b      	lsls	r3, r3, #1
 8002a96:	4413      	add	r3, r2
 8002a98:	3b1e      	subs	r3, #30
 8002a9a:	2207      	movs	r2, #7
 8002a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa0:	43da      	mvns	r2, r3
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	400a      	ands	r2, r1
 8002aa8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	68d9      	ldr	r1, [r3, #12]
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	689a      	ldr	r2, [r3, #8]
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	b29b      	uxth	r3, r3
 8002aba:	4618      	mov	r0, r3
 8002abc:	4603      	mov	r3, r0
 8002abe:	005b      	lsls	r3, r3, #1
 8002ac0:	4403      	add	r3, r0
 8002ac2:	3b1e      	subs	r3, #30
 8002ac4:	409a      	lsls	r2, r3
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	430a      	orrs	r2, r1
 8002acc:	60da      	str	r2, [r3, #12]
 8002ace:	e022      	b.n	8002b16 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	6919      	ldr	r1, [r3, #16]
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	b29b      	uxth	r3, r3
 8002adc:	461a      	mov	r2, r3
 8002ade:	4613      	mov	r3, r2
 8002ae0:	005b      	lsls	r3, r3, #1
 8002ae2:	4413      	add	r3, r2
 8002ae4:	2207      	movs	r2, #7
 8002ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aea:	43da      	mvns	r2, r3
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	400a      	ands	r2, r1
 8002af2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	6919      	ldr	r1, [r3, #16]
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	689a      	ldr	r2, [r3, #8]
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	b29b      	uxth	r3, r3
 8002b04:	4618      	mov	r0, r3
 8002b06:	4603      	mov	r3, r0
 8002b08:	005b      	lsls	r3, r3, #1
 8002b0a:	4403      	add	r3, r0
 8002b0c:	409a      	lsls	r2, r3
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	430a      	orrs	r2, r1
 8002b14:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	2b06      	cmp	r3, #6
 8002b1c:	d824      	bhi.n	8002b68 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	685a      	ldr	r2, [r3, #4]
 8002b28:	4613      	mov	r3, r2
 8002b2a:	009b      	lsls	r3, r3, #2
 8002b2c:	4413      	add	r3, r2
 8002b2e:	3b05      	subs	r3, #5
 8002b30:	221f      	movs	r2, #31
 8002b32:	fa02 f303 	lsl.w	r3, r2, r3
 8002b36:	43da      	mvns	r2, r3
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	400a      	ands	r2, r1
 8002b3e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	b29b      	uxth	r3, r3
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	685a      	ldr	r2, [r3, #4]
 8002b52:	4613      	mov	r3, r2
 8002b54:	009b      	lsls	r3, r3, #2
 8002b56:	4413      	add	r3, r2
 8002b58:	3b05      	subs	r3, #5
 8002b5a:	fa00 f203 	lsl.w	r2, r0, r3
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	430a      	orrs	r2, r1
 8002b64:	635a      	str	r2, [r3, #52]	; 0x34
 8002b66:	e04c      	b.n	8002c02 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	2b0c      	cmp	r3, #12
 8002b6e:	d824      	bhi.n	8002bba <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	685a      	ldr	r2, [r3, #4]
 8002b7a:	4613      	mov	r3, r2
 8002b7c:	009b      	lsls	r3, r3, #2
 8002b7e:	4413      	add	r3, r2
 8002b80:	3b23      	subs	r3, #35	; 0x23
 8002b82:	221f      	movs	r2, #31
 8002b84:	fa02 f303 	lsl.w	r3, r2, r3
 8002b88:	43da      	mvns	r2, r3
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	400a      	ands	r2, r1
 8002b90:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	b29b      	uxth	r3, r3
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	685a      	ldr	r2, [r3, #4]
 8002ba4:	4613      	mov	r3, r2
 8002ba6:	009b      	lsls	r3, r3, #2
 8002ba8:	4413      	add	r3, r2
 8002baa:	3b23      	subs	r3, #35	; 0x23
 8002bac:	fa00 f203 	lsl.w	r2, r0, r3
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	430a      	orrs	r2, r1
 8002bb6:	631a      	str	r2, [r3, #48]	; 0x30
 8002bb8:	e023      	b.n	8002c02 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	685a      	ldr	r2, [r3, #4]
 8002bc4:	4613      	mov	r3, r2
 8002bc6:	009b      	lsls	r3, r3, #2
 8002bc8:	4413      	add	r3, r2
 8002bca:	3b41      	subs	r3, #65	; 0x41
 8002bcc:	221f      	movs	r2, #31
 8002bce:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd2:	43da      	mvns	r2, r3
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	400a      	ands	r2, r1
 8002bda:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	b29b      	uxth	r3, r3
 8002be8:	4618      	mov	r0, r3
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	685a      	ldr	r2, [r3, #4]
 8002bee:	4613      	mov	r3, r2
 8002bf0:	009b      	lsls	r3, r3, #2
 8002bf2:	4413      	add	r3, r2
 8002bf4:	3b41      	subs	r3, #65	; 0x41
 8002bf6:	fa00 f203 	lsl.w	r2, r0, r3
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	430a      	orrs	r2, r1
 8002c00:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c02:	4b29      	ldr	r3, [pc, #164]	; (8002ca8 <HAL_ADC_ConfigChannel+0x250>)
 8002c04:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4a28      	ldr	r2, [pc, #160]	; (8002cac <HAL_ADC_ConfigChannel+0x254>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d10f      	bne.n	8002c30 <HAL_ADC_ConfigChannel+0x1d8>
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	2b12      	cmp	r3, #18
 8002c16:	d10b      	bne.n	8002c30 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a1d      	ldr	r2, [pc, #116]	; (8002cac <HAL_ADC_ConfigChannel+0x254>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d12b      	bne.n	8002c92 <HAL_ADC_ConfigChannel+0x23a>
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4a1c      	ldr	r2, [pc, #112]	; (8002cb0 <HAL_ADC_ConfigChannel+0x258>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d003      	beq.n	8002c4c <HAL_ADC_ConfigChannel+0x1f4>
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	2b11      	cmp	r3, #17
 8002c4a:	d122      	bne.n	8002c92 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a11      	ldr	r2, [pc, #68]	; (8002cb0 <HAL_ADC_ConfigChannel+0x258>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d111      	bne.n	8002c92 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002c6e:	4b11      	ldr	r3, [pc, #68]	; (8002cb4 <HAL_ADC_ConfigChannel+0x25c>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a11      	ldr	r2, [pc, #68]	; (8002cb8 <HAL_ADC_ConfigChannel+0x260>)
 8002c74:	fba2 2303 	umull	r2, r3, r2, r3
 8002c78:	0c9a      	lsrs	r2, r3, #18
 8002c7a:	4613      	mov	r3, r2
 8002c7c:	009b      	lsls	r3, r3, #2
 8002c7e:	4413      	add	r3, r2
 8002c80:	005b      	lsls	r3, r3, #1
 8002c82:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002c84:	e002      	b.n	8002c8c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	3b01      	subs	r3, #1
 8002c8a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d1f9      	bne.n	8002c86 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2200      	movs	r2, #0
 8002c96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002c9a:	2300      	movs	r3, #0
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	3714      	adds	r7, #20
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca6:	4770      	bx	lr
 8002ca8:	40012300 	.word	0x40012300
 8002cac:	40012000 	.word	0x40012000
 8002cb0:	10000012 	.word	0x10000012
 8002cb4:	20000000 	.word	0x20000000
 8002cb8:	431bde83 	.word	0x431bde83

08002cbc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b085      	sub	sp, #20
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002cc4:	4b79      	ldr	r3, [pc, #484]	; (8002eac <ADC_Init+0x1f0>)
 8002cc6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	685a      	ldr	r2, [r3, #4]
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	431a      	orrs	r2, r3
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	685a      	ldr	r2, [r3, #4]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002cf0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	6859      	ldr	r1, [r3, #4]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	691b      	ldr	r3, [r3, #16]
 8002cfc:	021a      	lsls	r2, r3, #8
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	430a      	orrs	r2, r1
 8002d04:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	685a      	ldr	r2, [r3, #4]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002d14:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	6859      	ldr	r1, [r3, #4]
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	689a      	ldr	r2, [r3, #8]
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	430a      	orrs	r2, r1
 8002d26:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	689a      	ldr	r2, [r3, #8]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d36:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	6899      	ldr	r1, [r3, #8]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	68da      	ldr	r2, [r3, #12]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	430a      	orrs	r2, r1
 8002d48:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d4e:	4a58      	ldr	r2, [pc, #352]	; (8002eb0 <ADC_Init+0x1f4>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d022      	beq.n	8002d9a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	689a      	ldr	r2, [r3, #8]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002d62:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	6899      	ldr	r1, [r3, #8]
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	430a      	orrs	r2, r1
 8002d74:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	689a      	ldr	r2, [r3, #8]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002d84:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	6899      	ldr	r1, [r3, #8]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	430a      	orrs	r2, r1
 8002d96:	609a      	str	r2, [r3, #8]
 8002d98:	e00f      	b.n	8002dba <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	689a      	ldr	r2, [r3, #8]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002da8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	689a      	ldr	r2, [r3, #8]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002db8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	689a      	ldr	r2, [r3, #8]
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f022 0202 	bic.w	r2, r2, #2
 8002dc8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	6899      	ldr	r1, [r3, #8]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	7e1b      	ldrb	r3, [r3, #24]
 8002dd4:	005a      	lsls	r2, r3, #1
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	430a      	orrs	r2, r1
 8002ddc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d01b      	beq.n	8002e20 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	685a      	ldr	r2, [r3, #4]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002df6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	685a      	ldr	r2, [r3, #4]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002e06:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	6859      	ldr	r1, [r3, #4]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e12:	3b01      	subs	r3, #1
 8002e14:	035a      	lsls	r2, r3, #13
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	430a      	orrs	r2, r1
 8002e1c:	605a      	str	r2, [r3, #4]
 8002e1e:	e007      	b.n	8002e30 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	685a      	ldr	r2, [r3, #4]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e2e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002e3e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	69db      	ldr	r3, [r3, #28]
 8002e4a:	3b01      	subs	r3, #1
 8002e4c:	051a      	lsls	r2, r3, #20
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	430a      	orrs	r2, r1
 8002e54:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	689a      	ldr	r2, [r3, #8]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002e64:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	6899      	ldr	r1, [r3, #8]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002e72:	025a      	lsls	r2, r3, #9
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	430a      	orrs	r2, r1
 8002e7a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	689a      	ldr	r2, [r3, #8]
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e8a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	6899      	ldr	r1, [r3, #8]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	695b      	ldr	r3, [r3, #20]
 8002e96:	029a      	lsls	r2, r3, #10
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	430a      	orrs	r2, r1
 8002e9e:	609a      	str	r2, [r3, #8]
}
 8002ea0:	bf00      	nop
 8002ea2:	3714      	adds	r7, #20
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eaa:	4770      	bx	lr
 8002eac:	40012300 	.word	0x40012300
 8002eb0:	0f000001 	.word	0x0f000001

08002eb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b085      	sub	sp, #20
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	f003 0307 	and.w	r3, r3, #7
 8002ec2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ec4:	4b0c      	ldr	r3, [pc, #48]	; (8002ef8 <__NVIC_SetPriorityGrouping+0x44>)
 8002ec6:	68db      	ldr	r3, [r3, #12]
 8002ec8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002eca:	68ba      	ldr	r2, [r7, #8]
 8002ecc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ed8:	68bb      	ldr	r3, [r7, #8]
 8002eda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002edc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ee0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ee4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ee6:	4a04      	ldr	r2, [pc, #16]	; (8002ef8 <__NVIC_SetPriorityGrouping+0x44>)
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	60d3      	str	r3, [r2, #12]
}
 8002eec:	bf00      	nop
 8002eee:	3714      	adds	r7, #20
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef6:	4770      	bx	lr
 8002ef8:	e000ed00 	.word	0xe000ed00

08002efc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002efc:	b480      	push	{r7}
 8002efe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f00:	4b04      	ldr	r3, [pc, #16]	; (8002f14 <__NVIC_GetPriorityGrouping+0x18>)
 8002f02:	68db      	ldr	r3, [r3, #12]
 8002f04:	0a1b      	lsrs	r3, r3, #8
 8002f06:	f003 0307 	and.w	r3, r3, #7
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f12:	4770      	bx	lr
 8002f14:	e000ed00 	.word	0xe000ed00

08002f18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b083      	sub	sp, #12
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	4603      	mov	r3, r0
 8002f20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	db0b      	blt.n	8002f42 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f2a:	79fb      	ldrb	r3, [r7, #7]
 8002f2c:	f003 021f 	and.w	r2, r3, #31
 8002f30:	4907      	ldr	r1, [pc, #28]	; (8002f50 <__NVIC_EnableIRQ+0x38>)
 8002f32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f36:	095b      	lsrs	r3, r3, #5
 8002f38:	2001      	movs	r0, #1
 8002f3a:	fa00 f202 	lsl.w	r2, r0, r2
 8002f3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002f42:	bf00      	nop
 8002f44:	370c      	adds	r7, #12
 8002f46:	46bd      	mov	sp, r7
 8002f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4c:	4770      	bx	lr
 8002f4e:	bf00      	nop
 8002f50:	e000e100 	.word	0xe000e100

08002f54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b083      	sub	sp, #12
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	6039      	str	r1, [r7, #0]
 8002f5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	db0a      	blt.n	8002f7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	b2da      	uxtb	r2, r3
 8002f6c:	490c      	ldr	r1, [pc, #48]	; (8002fa0 <__NVIC_SetPriority+0x4c>)
 8002f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f72:	0112      	lsls	r2, r2, #4
 8002f74:	b2d2      	uxtb	r2, r2
 8002f76:	440b      	add	r3, r1
 8002f78:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f7c:	e00a      	b.n	8002f94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	b2da      	uxtb	r2, r3
 8002f82:	4908      	ldr	r1, [pc, #32]	; (8002fa4 <__NVIC_SetPriority+0x50>)
 8002f84:	79fb      	ldrb	r3, [r7, #7]
 8002f86:	f003 030f 	and.w	r3, r3, #15
 8002f8a:	3b04      	subs	r3, #4
 8002f8c:	0112      	lsls	r2, r2, #4
 8002f8e:	b2d2      	uxtb	r2, r2
 8002f90:	440b      	add	r3, r1
 8002f92:	761a      	strb	r2, [r3, #24]
}
 8002f94:	bf00      	nop
 8002f96:	370c      	adds	r7, #12
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9e:	4770      	bx	lr
 8002fa0:	e000e100 	.word	0xe000e100
 8002fa4:	e000ed00 	.word	0xe000ed00

08002fa8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b089      	sub	sp, #36	; 0x24
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	60f8      	str	r0, [r7, #12]
 8002fb0:	60b9      	str	r1, [r7, #8]
 8002fb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	f003 0307 	and.w	r3, r3, #7
 8002fba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002fbc:	69fb      	ldr	r3, [r7, #28]
 8002fbe:	f1c3 0307 	rsb	r3, r3, #7
 8002fc2:	2b04      	cmp	r3, #4
 8002fc4:	bf28      	it	cs
 8002fc6:	2304      	movcs	r3, #4
 8002fc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002fca:	69fb      	ldr	r3, [r7, #28]
 8002fcc:	3304      	adds	r3, #4
 8002fce:	2b06      	cmp	r3, #6
 8002fd0:	d902      	bls.n	8002fd8 <NVIC_EncodePriority+0x30>
 8002fd2:	69fb      	ldr	r3, [r7, #28]
 8002fd4:	3b03      	subs	r3, #3
 8002fd6:	e000      	b.n	8002fda <NVIC_EncodePriority+0x32>
 8002fd8:	2300      	movs	r3, #0
 8002fda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fdc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002fe0:	69bb      	ldr	r3, [r7, #24]
 8002fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe6:	43da      	mvns	r2, r3
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	401a      	ands	r2, r3
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ff0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	fa01 f303 	lsl.w	r3, r1, r3
 8002ffa:	43d9      	mvns	r1, r3
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003000:	4313      	orrs	r3, r2
         );
}
 8003002:	4618      	mov	r0, r3
 8003004:	3724      	adds	r7, #36	; 0x24
 8003006:	46bd      	mov	sp, r7
 8003008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300c:	4770      	bx	lr
	...

08003010 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	3b01      	subs	r3, #1
 800301c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003020:	d301      	bcc.n	8003026 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003022:	2301      	movs	r3, #1
 8003024:	e00f      	b.n	8003046 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003026:	4a0a      	ldr	r2, [pc, #40]	; (8003050 <SysTick_Config+0x40>)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	3b01      	subs	r3, #1
 800302c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800302e:	210f      	movs	r1, #15
 8003030:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003034:	f7ff ff8e 	bl	8002f54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003038:	4b05      	ldr	r3, [pc, #20]	; (8003050 <SysTick_Config+0x40>)
 800303a:	2200      	movs	r2, #0
 800303c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800303e:	4b04      	ldr	r3, [pc, #16]	; (8003050 <SysTick_Config+0x40>)
 8003040:	2207      	movs	r2, #7
 8003042:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003044:	2300      	movs	r3, #0
}
 8003046:	4618      	mov	r0, r3
 8003048:	3708      	adds	r7, #8
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}
 800304e:	bf00      	nop
 8003050:	e000e010 	.word	0xe000e010

08003054 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b082      	sub	sp, #8
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800305c:	6878      	ldr	r0, [r7, #4]
 800305e:	f7ff ff29 	bl	8002eb4 <__NVIC_SetPriorityGrouping>
}
 8003062:	bf00      	nop
 8003064:	3708      	adds	r7, #8
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}

0800306a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800306a:	b580      	push	{r7, lr}
 800306c:	b086      	sub	sp, #24
 800306e:	af00      	add	r7, sp, #0
 8003070:	4603      	mov	r3, r0
 8003072:	60b9      	str	r1, [r7, #8]
 8003074:	607a      	str	r2, [r7, #4]
 8003076:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003078:	2300      	movs	r3, #0
 800307a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800307c:	f7ff ff3e 	bl	8002efc <__NVIC_GetPriorityGrouping>
 8003080:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003082:	687a      	ldr	r2, [r7, #4]
 8003084:	68b9      	ldr	r1, [r7, #8]
 8003086:	6978      	ldr	r0, [r7, #20]
 8003088:	f7ff ff8e 	bl	8002fa8 <NVIC_EncodePriority>
 800308c:	4602      	mov	r2, r0
 800308e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003092:	4611      	mov	r1, r2
 8003094:	4618      	mov	r0, r3
 8003096:	f7ff ff5d 	bl	8002f54 <__NVIC_SetPriority>
}
 800309a:	bf00      	nop
 800309c:	3718      	adds	r7, #24
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}

080030a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030a2:	b580      	push	{r7, lr}
 80030a4:	b082      	sub	sp, #8
 80030a6:	af00      	add	r7, sp, #0
 80030a8:	4603      	mov	r3, r0
 80030aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030b0:	4618      	mov	r0, r3
 80030b2:	f7ff ff31 	bl	8002f18 <__NVIC_EnableIRQ>
}
 80030b6:	bf00      	nop
 80030b8:	3708      	adds	r7, #8
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}

080030be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030be:	b580      	push	{r7, lr}
 80030c0:	b082      	sub	sp, #8
 80030c2:	af00      	add	r7, sp, #0
 80030c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80030c6:	6878      	ldr	r0, [r7, #4]
 80030c8:	f7ff ffa2 	bl	8003010 <SysTick_Config>
 80030cc:	4603      	mov	r3, r0
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3708      	adds	r7, #8
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}

080030d6 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80030d6:	b580      	push	{r7, lr}
 80030d8:	b086      	sub	sp, #24
 80030da:	af00      	add	r7, sp, #0
 80030dc:	60f8      	str	r0, [r7, #12]
 80030de:	60b9      	str	r1, [r7, #8]
 80030e0:	607a      	str	r2, [r7, #4]
 80030e2:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80030e4:	2300      	movs	r3, #0
 80030e6:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030ec:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80030f4:	2b01      	cmp	r3, #1
 80030f6:	d101      	bne.n	80030fc <HAL_DMA_Start_IT+0x26>
 80030f8:	2302      	movs	r3, #2
 80030fa:	e040      	b.n	800317e <HAL_DMA_Start_IT+0xa8>
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	2201      	movs	r2, #1
 8003100:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800310a:	b2db      	uxtb	r3, r3
 800310c:	2b01      	cmp	r3, #1
 800310e:	d12f      	bne.n	8003170 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2202      	movs	r2, #2
 8003114:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2200      	movs	r2, #0
 800311c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	687a      	ldr	r2, [r7, #4]
 8003122:	68b9      	ldr	r1, [r7, #8]
 8003124:	68f8      	ldr	r0, [r7, #12]
 8003126:	f000 f89e 	bl	8003266 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800312e:	223f      	movs	r2, #63	; 0x3f
 8003130:	409a      	lsls	r2, r3
 8003132:	693b      	ldr	r3, [r7, #16]
 8003134:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	681a      	ldr	r2, [r3, #0]
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f042 0216 	orr.w	r2, r2, #22
 8003144:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800314a:	2b00      	cmp	r3, #0
 800314c:	d007      	beq.n	800315e <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	681a      	ldr	r2, [r3, #0]
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f042 0208 	orr.w	r2, r2, #8
 800315c:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	681a      	ldr	r2, [r3, #0]
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f042 0201 	orr.w	r2, r2, #1
 800316c:	601a      	str	r2, [r3, #0]
 800316e:	e005      	b.n	800317c <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2200      	movs	r2, #0
 8003174:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003178:	2302      	movs	r3, #2
 800317a:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800317c:	7dfb      	ldrb	r3, [r7, #23]
}
 800317e:	4618      	mov	r0, r3
 8003180:	3718      	adds	r7, #24
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}

08003186 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003186:	b580      	push	{r7, lr}
 8003188:	b084      	sub	sp, #16
 800318a:	af00      	add	r7, sp, #0
 800318c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003192:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003194:	f7ff fbec 	bl	8002970 <HAL_GetTick>
 8003198:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	2b02      	cmp	r3, #2
 80031a4:	d008      	beq.n	80031b8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2280      	movs	r2, #128	; 0x80
 80031aa:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2200      	movs	r2, #0
 80031b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80031b4:	2301      	movs	r3, #1
 80031b6:	e052      	b.n	800325e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f022 0216 	bic.w	r2, r2, #22
 80031c6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	695a      	ldr	r2, [r3, #20]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80031d6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d103      	bne.n	80031e8 <HAL_DMA_Abort+0x62>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d007      	beq.n	80031f8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	681a      	ldr	r2, [r3, #0]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f022 0208 	bic.w	r2, r2, #8
 80031f6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	681a      	ldr	r2, [r3, #0]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f022 0201 	bic.w	r2, r2, #1
 8003206:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003208:	e013      	b.n	8003232 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800320a:	f7ff fbb1 	bl	8002970 <HAL_GetTick>
 800320e:	4602      	mov	r2, r0
 8003210:	68bb      	ldr	r3, [r7, #8]
 8003212:	1ad3      	subs	r3, r2, r3
 8003214:	2b05      	cmp	r3, #5
 8003216:	d90c      	bls.n	8003232 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2220      	movs	r2, #32
 800321c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2203      	movs	r2, #3
 8003222:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2200      	movs	r2, #0
 800322a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800322e:	2303      	movs	r3, #3
 8003230:	e015      	b.n	800325e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f003 0301 	and.w	r3, r3, #1
 800323c:	2b00      	cmp	r3, #0
 800323e:	d1e4      	bne.n	800320a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003244:	223f      	movs	r2, #63	; 0x3f
 8003246:	409a      	lsls	r2, r3
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2201      	movs	r2, #1
 8003250:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2200      	movs	r2, #0
 8003258:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800325c:	2300      	movs	r3, #0
}
 800325e:	4618      	mov	r0, r3
 8003260:	3710      	adds	r7, #16
 8003262:	46bd      	mov	sp, r7
 8003264:	bd80      	pop	{r7, pc}

08003266 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003266:	b480      	push	{r7}
 8003268:	b085      	sub	sp, #20
 800326a:	af00      	add	r7, sp, #0
 800326c:	60f8      	str	r0, [r7, #12]
 800326e:	60b9      	str	r1, [r7, #8]
 8003270:	607a      	str	r2, [r7, #4]
 8003272:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003282:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	683a      	ldr	r2, [r7, #0]
 800328a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	2b40      	cmp	r3, #64	; 0x40
 8003292:	d108      	bne.n	80032a6 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	687a      	ldr	r2, [r7, #4]
 800329a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	68ba      	ldr	r2, [r7, #8]
 80032a2:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80032a4:	e007      	b.n	80032b6 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	68ba      	ldr	r2, [r7, #8]
 80032ac:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	687a      	ldr	r2, [r7, #4]
 80032b4:	60da      	str	r2, [r3, #12]
}
 80032b6:	bf00      	nop
 80032b8:	3714      	adds	r7, #20
 80032ba:	46bd      	mov	sp, r7
 80032bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c0:	4770      	bx	lr
	...

080032c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b089      	sub	sp, #36	; 0x24
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
 80032cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80032ce:	2300      	movs	r3, #0
 80032d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80032d2:	2300      	movs	r3, #0
 80032d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80032d6:	2300      	movs	r3, #0
 80032d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032da:	2300      	movs	r3, #0
 80032dc:	61fb      	str	r3, [r7, #28]
 80032de:	e159      	b.n	8003594 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80032e0:	2201      	movs	r2, #1
 80032e2:	69fb      	ldr	r3, [r7, #28]
 80032e4:	fa02 f303 	lsl.w	r3, r2, r3
 80032e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	697a      	ldr	r2, [r7, #20]
 80032f0:	4013      	ands	r3, r2
 80032f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80032f4:	693a      	ldr	r2, [r7, #16]
 80032f6:	697b      	ldr	r3, [r7, #20]
 80032f8:	429a      	cmp	r2, r3
 80032fa:	f040 8148 	bne.w	800358e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	f003 0303 	and.w	r3, r3, #3
 8003306:	2b01      	cmp	r3, #1
 8003308:	d005      	beq.n	8003316 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003312:	2b02      	cmp	r3, #2
 8003314:	d130      	bne.n	8003378 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	689b      	ldr	r3, [r3, #8]
 800331a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800331c:	69fb      	ldr	r3, [r7, #28]
 800331e:	005b      	lsls	r3, r3, #1
 8003320:	2203      	movs	r2, #3
 8003322:	fa02 f303 	lsl.w	r3, r2, r3
 8003326:	43db      	mvns	r3, r3
 8003328:	69ba      	ldr	r2, [r7, #24]
 800332a:	4013      	ands	r3, r2
 800332c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	68da      	ldr	r2, [r3, #12]
 8003332:	69fb      	ldr	r3, [r7, #28]
 8003334:	005b      	lsls	r3, r3, #1
 8003336:	fa02 f303 	lsl.w	r3, r2, r3
 800333a:	69ba      	ldr	r2, [r7, #24]
 800333c:	4313      	orrs	r3, r2
 800333e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	69ba      	ldr	r2, [r7, #24]
 8003344:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800334c:	2201      	movs	r2, #1
 800334e:	69fb      	ldr	r3, [r7, #28]
 8003350:	fa02 f303 	lsl.w	r3, r2, r3
 8003354:	43db      	mvns	r3, r3
 8003356:	69ba      	ldr	r2, [r7, #24]
 8003358:	4013      	ands	r3, r2
 800335a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	091b      	lsrs	r3, r3, #4
 8003362:	f003 0201 	and.w	r2, r3, #1
 8003366:	69fb      	ldr	r3, [r7, #28]
 8003368:	fa02 f303 	lsl.w	r3, r2, r3
 800336c:	69ba      	ldr	r2, [r7, #24]
 800336e:	4313      	orrs	r3, r2
 8003370:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	69ba      	ldr	r2, [r7, #24]
 8003376:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	f003 0303 	and.w	r3, r3, #3
 8003380:	2b03      	cmp	r3, #3
 8003382:	d017      	beq.n	80033b4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	68db      	ldr	r3, [r3, #12]
 8003388:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800338a:	69fb      	ldr	r3, [r7, #28]
 800338c:	005b      	lsls	r3, r3, #1
 800338e:	2203      	movs	r2, #3
 8003390:	fa02 f303 	lsl.w	r3, r2, r3
 8003394:	43db      	mvns	r3, r3
 8003396:	69ba      	ldr	r2, [r7, #24]
 8003398:	4013      	ands	r3, r2
 800339a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	689a      	ldr	r2, [r3, #8]
 80033a0:	69fb      	ldr	r3, [r7, #28]
 80033a2:	005b      	lsls	r3, r3, #1
 80033a4:	fa02 f303 	lsl.w	r3, r2, r3
 80033a8:	69ba      	ldr	r2, [r7, #24]
 80033aa:	4313      	orrs	r3, r2
 80033ac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	69ba      	ldr	r2, [r7, #24]
 80033b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	f003 0303 	and.w	r3, r3, #3
 80033bc:	2b02      	cmp	r3, #2
 80033be:	d123      	bne.n	8003408 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80033c0:	69fb      	ldr	r3, [r7, #28]
 80033c2:	08da      	lsrs	r2, r3, #3
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	3208      	adds	r2, #8
 80033c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80033ce:	69fb      	ldr	r3, [r7, #28]
 80033d0:	f003 0307 	and.w	r3, r3, #7
 80033d4:	009b      	lsls	r3, r3, #2
 80033d6:	220f      	movs	r2, #15
 80033d8:	fa02 f303 	lsl.w	r3, r2, r3
 80033dc:	43db      	mvns	r3, r3
 80033de:	69ba      	ldr	r2, [r7, #24]
 80033e0:	4013      	ands	r3, r2
 80033e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	691a      	ldr	r2, [r3, #16]
 80033e8:	69fb      	ldr	r3, [r7, #28]
 80033ea:	f003 0307 	and.w	r3, r3, #7
 80033ee:	009b      	lsls	r3, r3, #2
 80033f0:	fa02 f303 	lsl.w	r3, r2, r3
 80033f4:	69ba      	ldr	r2, [r7, #24]
 80033f6:	4313      	orrs	r3, r2
 80033f8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80033fa:	69fb      	ldr	r3, [r7, #28]
 80033fc:	08da      	lsrs	r2, r3, #3
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	3208      	adds	r2, #8
 8003402:	69b9      	ldr	r1, [r7, #24]
 8003404:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800340e:	69fb      	ldr	r3, [r7, #28]
 8003410:	005b      	lsls	r3, r3, #1
 8003412:	2203      	movs	r2, #3
 8003414:	fa02 f303 	lsl.w	r3, r2, r3
 8003418:	43db      	mvns	r3, r3
 800341a:	69ba      	ldr	r2, [r7, #24]
 800341c:	4013      	ands	r3, r2
 800341e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	f003 0203 	and.w	r2, r3, #3
 8003428:	69fb      	ldr	r3, [r7, #28]
 800342a:	005b      	lsls	r3, r3, #1
 800342c:	fa02 f303 	lsl.w	r3, r2, r3
 8003430:	69ba      	ldr	r2, [r7, #24]
 8003432:	4313      	orrs	r3, r2
 8003434:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	69ba      	ldr	r2, [r7, #24]
 800343a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003444:	2b00      	cmp	r3, #0
 8003446:	f000 80a2 	beq.w	800358e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800344a:	2300      	movs	r3, #0
 800344c:	60fb      	str	r3, [r7, #12]
 800344e:	4b57      	ldr	r3, [pc, #348]	; (80035ac <HAL_GPIO_Init+0x2e8>)
 8003450:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003452:	4a56      	ldr	r2, [pc, #344]	; (80035ac <HAL_GPIO_Init+0x2e8>)
 8003454:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003458:	6453      	str	r3, [r2, #68]	; 0x44
 800345a:	4b54      	ldr	r3, [pc, #336]	; (80035ac <HAL_GPIO_Init+0x2e8>)
 800345c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800345e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003462:	60fb      	str	r3, [r7, #12]
 8003464:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003466:	4a52      	ldr	r2, [pc, #328]	; (80035b0 <HAL_GPIO_Init+0x2ec>)
 8003468:	69fb      	ldr	r3, [r7, #28]
 800346a:	089b      	lsrs	r3, r3, #2
 800346c:	3302      	adds	r3, #2
 800346e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003472:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003474:	69fb      	ldr	r3, [r7, #28]
 8003476:	f003 0303 	and.w	r3, r3, #3
 800347a:	009b      	lsls	r3, r3, #2
 800347c:	220f      	movs	r2, #15
 800347e:	fa02 f303 	lsl.w	r3, r2, r3
 8003482:	43db      	mvns	r3, r3
 8003484:	69ba      	ldr	r2, [r7, #24]
 8003486:	4013      	ands	r3, r2
 8003488:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	4a49      	ldr	r2, [pc, #292]	; (80035b4 <HAL_GPIO_Init+0x2f0>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d019      	beq.n	80034c6 <HAL_GPIO_Init+0x202>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	4a48      	ldr	r2, [pc, #288]	; (80035b8 <HAL_GPIO_Init+0x2f4>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d013      	beq.n	80034c2 <HAL_GPIO_Init+0x1fe>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	4a47      	ldr	r2, [pc, #284]	; (80035bc <HAL_GPIO_Init+0x2f8>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d00d      	beq.n	80034be <HAL_GPIO_Init+0x1fa>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	4a46      	ldr	r2, [pc, #280]	; (80035c0 <HAL_GPIO_Init+0x2fc>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d007      	beq.n	80034ba <HAL_GPIO_Init+0x1f6>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	4a45      	ldr	r2, [pc, #276]	; (80035c4 <HAL_GPIO_Init+0x300>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d101      	bne.n	80034b6 <HAL_GPIO_Init+0x1f2>
 80034b2:	2304      	movs	r3, #4
 80034b4:	e008      	b.n	80034c8 <HAL_GPIO_Init+0x204>
 80034b6:	2307      	movs	r3, #7
 80034b8:	e006      	b.n	80034c8 <HAL_GPIO_Init+0x204>
 80034ba:	2303      	movs	r3, #3
 80034bc:	e004      	b.n	80034c8 <HAL_GPIO_Init+0x204>
 80034be:	2302      	movs	r3, #2
 80034c0:	e002      	b.n	80034c8 <HAL_GPIO_Init+0x204>
 80034c2:	2301      	movs	r3, #1
 80034c4:	e000      	b.n	80034c8 <HAL_GPIO_Init+0x204>
 80034c6:	2300      	movs	r3, #0
 80034c8:	69fa      	ldr	r2, [r7, #28]
 80034ca:	f002 0203 	and.w	r2, r2, #3
 80034ce:	0092      	lsls	r2, r2, #2
 80034d0:	4093      	lsls	r3, r2
 80034d2:	69ba      	ldr	r2, [r7, #24]
 80034d4:	4313      	orrs	r3, r2
 80034d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80034d8:	4935      	ldr	r1, [pc, #212]	; (80035b0 <HAL_GPIO_Init+0x2ec>)
 80034da:	69fb      	ldr	r3, [r7, #28]
 80034dc:	089b      	lsrs	r3, r3, #2
 80034de:	3302      	adds	r3, #2
 80034e0:	69ba      	ldr	r2, [r7, #24]
 80034e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80034e6:	4b38      	ldr	r3, [pc, #224]	; (80035c8 <HAL_GPIO_Init+0x304>)
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	43db      	mvns	r3, r3
 80034f0:	69ba      	ldr	r2, [r7, #24]
 80034f2:	4013      	ands	r3, r2
 80034f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d003      	beq.n	800350a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003502:	69ba      	ldr	r2, [r7, #24]
 8003504:	693b      	ldr	r3, [r7, #16]
 8003506:	4313      	orrs	r3, r2
 8003508:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800350a:	4a2f      	ldr	r2, [pc, #188]	; (80035c8 <HAL_GPIO_Init+0x304>)
 800350c:	69bb      	ldr	r3, [r7, #24]
 800350e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003510:	4b2d      	ldr	r3, [pc, #180]	; (80035c8 <HAL_GPIO_Init+0x304>)
 8003512:	68db      	ldr	r3, [r3, #12]
 8003514:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	43db      	mvns	r3, r3
 800351a:	69ba      	ldr	r2, [r7, #24]
 800351c:	4013      	ands	r3, r2
 800351e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003528:	2b00      	cmp	r3, #0
 800352a:	d003      	beq.n	8003534 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800352c:	69ba      	ldr	r2, [r7, #24]
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	4313      	orrs	r3, r2
 8003532:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003534:	4a24      	ldr	r2, [pc, #144]	; (80035c8 <HAL_GPIO_Init+0x304>)
 8003536:	69bb      	ldr	r3, [r7, #24]
 8003538:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800353a:	4b23      	ldr	r3, [pc, #140]	; (80035c8 <HAL_GPIO_Init+0x304>)
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	43db      	mvns	r3, r3
 8003544:	69ba      	ldr	r2, [r7, #24]
 8003546:	4013      	ands	r3, r2
 8003548:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003552:	2b00      	cmp	r3, #0
 8003554:	d003      	beq.n	800355e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003556:	69ba      	ldr	r2, [r7, #24]
 8003558:	693b      	ldr	r3, [r7, #16]
 800355a:	4313      	orrs	r3, r2
 800355c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800355e:	4a1a      	ldr	r2, [pc, #104]	; (80035c8 <HAL_GPIO_Init+0x304>)
 8003560:	69bb      	ldr	r3, [r7, #24]
 8003562:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003564:	4b18      	ldr	r3, [pc, #96]	; (80035c8 <HAL_GPIO_Init+0x304>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	43db      	mvns	r3, r3
 800356e:	69ba      	ldr	r2, [r7, #24]
 8003570:	4013      	ands	r3, r2
 8003572:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800357c:	2b00      	cmp	r3, #0
 800357e:	d003      	beq.n	8003588 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003580:	69ba      	ldr	r2, [r7, #24]
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	4313      	orrs	r3, r2
 8003586:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003588:	4a0f      	ldr	r2, [pc, #60]	; (80035c8 <HAL_GPIO_Init+0x304>)
 800358a:	69bb      	ldr	r3, [r7, #24]
 800358c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800358e:	69fb      	ldr	r3, [r7, #28]
 8003590:	3301      	adds	r3, #1
 8003592:	61fb      	str	r3, [r7, #28]
 8003594:	69fb      	ldr	r3, [r7, #28]
 8003596:	2b0f      	cmp	r3, #15
 8003598:	f67f aea2 	bls.w	80032e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800359c:	bf00      	nop
 800359e:	bf00      	nop
 80035a0:	3724      	adds	r7, #36	; 0x24
 80035a2:	46bd      	mov	sp, r7
 80035a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a8:	4770      	bx	lr
 80035aa:	bf00      	nop
 80035ac:	40023800 	.word	0x40023800
 80035b0:	40013800 	.word	0x40013800
 80035b4:	40020000 	.word	0x40020000
 80035b8:	40020400 	.word	0x40020400
 80035bc:	40020800 	.word	0x40020800
 80035c0:	40020c00 	.word	0x40020c00
 80035c4:	40021000 	.word	0x40021000
 80035c8:	40013c00 	.word	0x40013c00

080035cc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b085      	sub	sp, #20
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
 80035d4:	460b      	mov	r3, r1
 80035d6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	691a      	ldr	r2, [r3, #16]
 80035dc:	887b      	ldrh	r3, [r7, #2]
 80035de:	4013      	ands	r3, r2
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d002      	beq.n	80035ea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80035e4:	2301      	movs	r3, #1
 80035e6:	73fb      	strb	r3, [r7, #15]
 80035e8:	e001      	b.n	80035ee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80035ea:	2300      	movs	r3, #0
 80035ec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80035ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80035f0:	4618      	mov	r0, r3
 80035f2:	3714      	adds	r7, #20
 80035f4:	46bd      	mov	sp, r7
 80035f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fa:	4770      	bx	lr

080035fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b083      	sub	sp, #12
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
 8003604:	460b      	mov	r3, r1
 8003606:	807b      	strh	r3, [r7, #2]
 8003608:	4613      	mov	r3, r2
 800360a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800360c:	787b      	ldrb	r3, [r7, #1]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d003      	beq.n	800361a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003612:	887a      	ldrh	r2, [r7, #2]
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003618:	e003      	b.n	8003622 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800361a:	887b      	ldrh	r3, [r7, #2]
 800361c:	041a      	lsls	r2, r3, #16
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	619a      	str	r2, [r3, #24]
}
 8003622:	bf00      	nop
 8003624:	370c      	adds	r7, #12
 8003626:	46bd      	mov	sp, r7
 8003628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362c:	4770      	bx	lr

0800362e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800362e:	b480      	push	{r7}
 8003630:	b085      	sub	sp, #20
 8003632:	af00      	add	r7, sp, #0
 8003634:	6078      	str	r0, [r7, #4]
 8003636:	460b      	mov	r3, r1
 8003638:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	695b      	ldr	r3, [r3, #20]
 800363e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003640:	887a      	ldrh	r2, [r7, #2]
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	4013      	ands	r3, r2
 8003646:	041a      	lsls	r2, r3, #16
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	43d9      	mvns	r1, r3
 800364c:	887b      	ldrh	r3, [r7, #2]
 800364e:	400b      	ands	r3, r1
 8003650:	431a      	orrs	r2, r3
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	619a      	str	r2, [r3, #24]
}
 8003656:	bf00      	nop
 8003658:	3714      	adds	r7, #20
 800365a:	46bd      	mov	sp, r7
 800365c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003660:	4770      	bx	lr
	...

08003664 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b082      	sub	sp, #8
 8003668:	af00      	add	r7, sp, #0
 800366a:	4603      	mov	r3, r0
 800366c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800366e:	4b08      	ldr	r3, [pc, #32]	; (8003690 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003670:	695a      	ldr	r2, [r3, #20]
 8003672:	88fb      	ldrh	r3, [r7, #6]
 8003674:	4013      	ands	r3, r2
 8003676:	2b00      	cmp	r3, #0
 8003678:	d006      	beq.n	8003688 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800367a:	4a05      	ldr	r2, [pc, #20]	; (8003690 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800367c:	88fb      	ldrh	r3, [r7, #6]
 800367e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003680:	88fb      	ldrh	r3, [r7, #6]
 8003682:	4618      	mov	r0, r3
 8003684:	f7fe fe86 	bl	8002394 <HAL_GPIO_EXTI_Callback>
  }
}
 8003688:	bf00      	nop
 800368a:	3708      	adds	r7, #8
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}
 8003690:	40013c00 	.word	0x40013c00

08003694 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b086      	sub	sp, #24
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d101      	bne.n	80036a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036a2:	2301      	movs	r3, #1
 80036a4:	e267      	b.n	8003b76 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f003 0301 	and.w	r3, r3, #1
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d075      	beq.n	800379e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80036b2:	4b88      	ldr	r3, [pc, #544]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 80036b4:	689b      	ldr	r3, [r3, #8]
 80036b6:	f003 030c 	and.w	r3, r3, #12
 80036ba:	2b04      	cmp	r3, #4
 80036bc:	d00c      	beq.n	80036d8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036be:	4b85      	ldr	r3, [pc, #532]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80036c6:	2b08      	cmp	r3, #8
 80036c8:	d112      	bne.n	80036f0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036ca:	4b82      	ldr	r3, [pc, #520]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80036d6:	d10b      	bne.n	80036f0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036d8:	4b7e      	ldr	r3, [pc, #504]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d05b      	beq.n	800379c <HAL_RCC_OscConfig+0x108>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d157      	bne.n	800379c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e242      	b.n	8003b76 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036f8:	d106      	bne.n	8003708 <HAL_RCC_OscConfig+0x74>
 80036fa:	4b76      	ldr	r3, [pc, #472]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a75      	ldr	r2, [pc, #468]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 8003700:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003704:	6013      	str	r3, [r2, #0]
 8003706:	e01d      	b.n	8003744 <HAL_RCC_OscConfig+0xb0>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003710:	d10c      	bne.n	800372c <HAL_RCC_OscConfig+0x98>
 8003712:	4b70      	ldr	r3, [pc, #448]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4a6f      	ldr	r2, [pc, #444]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 8003718:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800371c:	6013      	str	r3, [r2, #0]
 800371e:	4b6d      	ldr	r3, [pc, #436]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4a6c      	ldr	r2, [pc, #432]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 8003724:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003728:	6013      	str	r3, [r2, #0]
 800372a:	e00b      	b.n	8003744 <HAL_RCC_OscConfig+0xb0>
 800372c:	4b69      	ldr	r3, [pc, #420]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a68      	ldr	r2, [pc, #416]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 8003732:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003736:	6013      	str	r3, [r2, #0]
 8003738:	4b66      	ldr	r3, [pc, #408]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a65      	ldr	r2, [pc, #404]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 800373e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003742:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d013      	beq.n	8003774 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800374c:	f7ff f910 	bl	8002970 <HAL_GetTick>
 8003750:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003752:	e008      	b.n	8003766 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003754:	f7ff f90c 	bl	8002970 <HAL_GetTick>
 8003758:	4602      	mov	r2, r0
 800375a:	693b      	ldr	r3, [r7, #16]
 800375c:	1ad3      	subs	r3, r2, r3
 800375e:	2b64      	cmp	r3, #100	; 0x64
 8003760:	d901      	bls.n	8003766 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003762:	2303      	movs	r3, #3
 8003764:	e207      	b.n	8003b76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003766:	4b5b      	ldr	r3, [pc, #364]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800376e:	2b00      	cmp	r3, #0
 8003770:	d0f0      	beq.n	8003754 <HAL_RCC_OscConfig+0xc0>
 8003772:	e014      	b.n	800379e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003774:	f7ff f8fc 	bl	8002970 <HAL_GetTick>
 8003778:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800377a:	e008      	b.n	800378e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800377c:	f7ff f8f8 	bl	8002970 <HAL_GetTick>
 8003780:	4602      	mov	r2, r0
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	1ad3      	subs	r3, r2, r3
 8003786:	2b64      	cmp	r3, #100	; 0x64
 8003788:	d901      	bls.n	800378e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800378a:	2303      	movs	r3, #3
 800378c:	e1f3      	b.n	8003b76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800378e:	4b51      	ldr	r3, [pc, #324]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003796:	2b00      	cmp	r3, #0
 8003798:	d1f0      	bne.n	800377c <HAL_RCC_OscConfig+0xe8>
 800379a:	e000      	b.n	800379e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800379c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f003 0302 	and.w	r3, r3, #2
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d063      	beq.n	8003872 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80037aa:	4b4a      	ldr	r3, [pc, #296]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 80037ac:	689b      	ldr	r3, [r3, #8]
 80037ae:	f003 030c 	and.w	r3, r3, #12
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d00b      	beq.n	80037ce <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037b6:	4b47      	ldr	r3, [pc, #284]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 80037b8:	689b      	ldr	r3, [r3, #8]
 80037ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80037be:	2b08      	cmp	r3, #8
 80037c0:	d11c      	bne.n	80037fc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037c2:	4b44      	ldr	r3, [pc, #272]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d116      	bne.n	80037fc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037ce:	4b41      	ldr	r3, [pc, #260]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 0302 	and.w	r3, r3, #2
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d005      	beq.n	80037e6 <HAL_RCC_OscConfig+0x152>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	68db      	ldr	r3, [r3, #12]
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d001      	beq.n	80037e6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	e1c7      	b.n	8003b76 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037e6:	4b3b      	ldr	r3, [pc, #236]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	691b      	ldr	r3, [r3, #16]
 80037f2:	00db      	lsls	r3, r3, #3
 80037f4:	4937      	ldr	r1, [pc, #220]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 80037f6:	4313      	orrs	r3, r2
 80037f8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037fa:	e03a      	b.n	8003872 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	68db      	ldr	r3, [r3, #12]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d020      	beq.n	8003846 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003804:	4b34      	ldr	r3, [pc, #208]	; (80038d8 <HAL_RCC_OscConfig+0x244>)
 8003806:	2201      	movs	r2, #1
 8003808:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800380a:	f7ff f8b1 	bl	8002970 <HAL_GetTick>
 800380e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003810:	e008      	b.n	8003824 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003812:	f7ff f8ad 	bl	8002970 <HAL_GetTick>
 8003816:	4602      	mov	r2, r0
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	1ad3      	subs	r3, r2, r3
 800381c:	2b02      	cmp	r3, #2
 800381e:	d901      	bls.n	8003824 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003820:	2303      	movs	r3, #3
 8003822:	e1a8      	b.n	8003b76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003824:	4b2b      	ldr	r3, [pc, #172]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f003 0302 	and.w	r3, r3, #2
 800382c:	2b00      	cmp	r3, #0
 800382e:	d0f0      	beq.n	8003812 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003830:	4b28      	ldr	r3, [pc, #160]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	691b      	ldr	r3, [r3, #16]
 800383c:	00db      	lsls	r3, r3, #3
 800383e:	4925      	ldr	r1, [pc, #148]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 8003840:	4313      	orrs	r3, r2
 8003842:	600b      	str	r3, [r1, #0]
 8003844:	e015      	b.n	8003872 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003846:	4b24      	ldr	r3, [pc, #144]	; (80038d8 <HAL_RCC_OscConfig+0x244>)
 8003848:	2200      	movs	r2, #0
 800384a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800384c:	f7ff f890 	bl	8002970 <HAL_GetTick>
 8003850:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003852:	e008      	b.n	8003866 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003854:	f7ff f88c 	bl	8002970 <HAL_GetTick>
 8003858:	4602      	mov	r2, r0
 800385a:	693b      	ldr	r3, [r7, #16]
 800385c:	1ad3      	subs	r3, r2, r3
 800385e:	2b02      	cmp	r3, #2
 8003860:	d901      	bls.n	8003866 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003862:	2303      	movs	r3, #3
 8003864:	e187      	b.n	8003b76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003866:	4b1b      	ldr	r3, [pc, #108]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f003 0302 	and.w	r3, r3, #2
 800386e:	2b00      	cmp	r3, #0
 8003870:	d1f0      	bne.n	8003854 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f003 0308 	and.w	r3, r3, #8
 800387a:	2b00      	cmp	r3, #0
 800387c:	d036      	beq.n	80038ec <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	695b      	ldr	r3, [r3, #20]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d016      	beq.n	80038b4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003886:	4b15      	ldr	r3, [pc, #84]	; (80038dc <HAL_RCC_OscConfig+0x248>)
 8003888:	2201      	movs	r2, #1
 800388a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800388c:	f7ff f870 	bl	8002970 <HAL_GetTick>
 8003890:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003892:	e008      	b.n	80038a6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003894:	f7ff f86c 	bl	8002970 <HAL_GetTick>
 8003898:	4602      	mov	r2, r0
 800389a:	693b      	ldr	r3, [r7, #16]
 800389c:	1ad3      	subs	r3, r2, r3
 800389e:	2b02      	cmp	r3, #2
 80038a0:	d901      	bls.n	80038a6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80038a2:	2303      	movs	r3, #3
 80038a4:	e167      	b.n	8003b76 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038a6:	4b0b      	ldr	r3, [pc, #44]	; (80038d4 <HAL_RCC_OscConfig+0x240>)
 80038a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038aa:	f003 0302 	and.w	r3, r3, #2
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d0f0      	beq.n	8003894 <HAL_RCC_OscConfig+0x200>
 80038b2:	e01b      	b.n	80038ec <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038b4:	4b09      	ldr	r3, [pc, #36]	; (80038dc <HAL_RCC_OscConfig+0x248>)
 80038b6:	2200      	movs	r2, #0
 80038b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038ba:	f7ff f859 	bl	8002970 <HAL_GetTick>
 80038be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038c0:	e00e      	b.n	80038e0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80038c2:	f7ff f855 	bl	8002970 <HAL_GetTick>
 80038c6:	4602      	mov	r2, r0
 80038c8:	693b      	ldr	r3, [r7, #16]
 80038ca:	1ad3      	subs	r3, r2, r3
 80038cc:	2b02      	cmp	r3, #2
 80038ce:	d907      	bls.n	80038e0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80038d0:	2303      	movs	r3, #3
 80038d2:	e150      	b.n	8003b76 <HAL_RCC_OscConfig+0x4e2>
 80038d4:	40023800 	.word	0x40023800
 80038d8:	42470000 	.word	0x42470000
 80038dc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038e0:	4b88      	ldr	r3, [pc, #544]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 80038e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038e4:	f003 0302 	and.w	r3, r3, #2
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d1ea      	bne.n	80038c2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f003 0304 	and.w	r3, r3, #4
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	f000 8097 	beq.w	8003a28 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038fa:	2300      	movs	r3, #0
 80038fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038fe:	4b81      	ldr	r3, [pc, #516]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 8003900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003902:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003906:	2b00      	cmp	r3, #0
 8003908:	d10f      	bne.n	800392a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800390a:	2300      	movs	r3, #0
 800390c:	60bb      	str	r3, [r7, #8]
 800390e:	4b7d      	ldr	r3, [pc, #500]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 8003910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003912:	4a7c      	ldr	r2, [pc, #496]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 8003914:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003918:	6413      	str	r3, [r2, #64]	; 0x40
 800391a:	4b7a      	ldr	r3, [pc, #488]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 800391c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800391e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003922:	60bb      	str	r3, [r7, #8]
 8003924:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003926:	2301      	movs	r3, #1
 8003928:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800392a:	4b77      	ldr	r3, [pc, #476]	; (8003b08 <HAL_RCC_OscConfig+0x474>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003932:	2b00      	cmp	r3, #0
 8003934:	d118      	bne.n	8003968 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003936:	4b74      	ldr	r3, [pc, #464]	; (8003b08 <HAL_RCC_OscConfig+0x474>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a73      	ldr	r2, [pc, #460]	; (8003b08 <HAL_RCC_OscConfig+0x474>)
 800393c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003940:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003942:	f7ff f815 	bl	8002970 <HAL_GetTick>
 8003946:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003948:	e008      	b.n	800395c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800394a:	f7ff f811 	bl	8002970 <HAL_GetTick>
 800394e:	4602      	mov	r2, r0
 8003950:	693b      	ldr	r3, [r7, #16]
 8003952:	1ad3      	subs	r3, r2, r3
 8003954:	2b02      	cmp	r3, #2
 8003956:	d901      	bls.n	800395c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003958:	2303      	movs	r3, #3
 800395a:	e10c      	b.n	8003b76 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800395c:	4b6a      	ldr	r3, [pc, #424]	; (8003b08 <HAL_RCC_OscConfig+0x474>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003964:	2b00      	cmp	r3, #0
 8003966:	d0f0      	beq.n	800394a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	689b      	ldr	r3, [r3, #8]
 800396c:	2b01      	cmp	r3, #1
 800396e:	d106      	bne.n	800397e <HAL_RCC_OscConfig+0x2ea>
 8003970:	4b64      	ldr	r3, [pc, #400]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 8003972:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003974:	4a63      	ldr	r2, [pc, #396]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 8003976:	f043 0301 	orr.w	r3, r3, #1
 800397a:	6713      	str	r3, [r2, #112]	; 0x70
 800397c:	e01c      	b.n	80039b8 <HAL_RCC_OscConfig+0x324>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	689b      	ldr	r3, [r3, #8]
 8003982:	2b05      	cmp	r3, #5
 8003984:	d10c      	bne.n	80039a0 <HAL_RCC_OscConfig+0x30c>
 8003986:	4b5f      	ldr	r3, [pc, #380]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 8003988:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800398a:	4a5e      	ldr	r2, [pc, #376]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 800398c:	f043 0304 	orr.w	r3, r3, #4
 8003990:	6713      	str	r3, [r2, #112]	; 0x70
 8003992:	4b5c      	ldr	r3, [pc, #368]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 8003994:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003996:	4a5b      	ldr	r2, [pc, #364]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 8003998:	f043 0301 	orr.w	r3, r3, #1
 800399c:	6713      	str	r3, [r2, #112]	; 0x70
 800399e:	e00b      	b.n	80039b8 <HAL_RCC_OscConfig+0x324>
 80039a0:	4b58      	ldr	r3, [pc, #352]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 80039a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039a4:	4a57      	ldr	r2, [pc, #348]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 80039a6:	f023 0301 	bic.w	r3, r3, #1
 80039aa:	6713      	str	r3, [r2, #112]	; 0x70
 80039ac:	4b55      	ldr	r3, [pc, #340]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 80039ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039b0:	4a54      	ldr	r2, [pc, #336]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 80039b2:	f023 0304 	bic.w	r3, r3, #4
 80039b6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	689b      	ldr	r3, [r3, #8]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d015      	beq.n	80039ec <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039c0:	f7fe ffd6 	bl	8002970 <HAL_GetTick>
 80039c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039c6:	e00a      	b.n	80039de <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039c8:	f7fe ffd2 	bl	8002970 <HAL_GetTick>
 80039cc:	4602      	mov	r2, r0
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	1ad3      	subs	r3, r2, r3
 80039d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d901      	bls.n	80039de <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80039da:	2303      	movs	r3, #3
 80039dc:	e0cb      	b.n	8003b76 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039de:	4b49      	ldr	r3, [pc, #292]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 80039e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039e2:	f003 0302 	and.w	r3, r3, #2
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d0ee      	beq.n	80039c8 <HAL_RCC_OscConfig+0x334>
 80039ea:	e014      	b.n	8003a16 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039ec:	f7fe ffc0 	bl	8002970 <HAL_GetTick>
 80039f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039f2:	e00a      	b.n	8003a0a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039f4:	f7fe ffbc 	bl	8002970 <HAL_GetTick>
 80039f8:	4602      	mov	r2, r0
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	1ad3      	subs	r3, r2, r3
 80039fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d901      	bls.n	8003a0a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003a06:	2303      	movs	r3, #3
 8003a08:	e0b5      	b.n	8003b76 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a0a:	4b3e      	ldr	r3, [pc, #248]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 8003a0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a0e:	f003 0302 	and.w	r3, r3, #2
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d1ee      	bne.n	80039f4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003a16:	7dfb      	ldrb	r3, [r7, #23]
 8003a18:	2b01      	cmp	r3, #1
 8003a1a:	d105      	bne.n	8003a28 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a1c:	4b39      	ldr	r3, [pc, #228]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 8003a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a20:	4a38      	ldr	r2, [pc, #224]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 8003a22:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a26:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	699b      	ldr	r3, [r3, #24]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	f000 80a1 	beq.w	8003b74 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003a32:	4b34      	ldr	r3, [pc, #208]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	f003 030c 	and.w	r3, r3, #12
 8003a3a:	2b08      	cmp	r3, #8
 8003a3c:	d05c      	beq.n	8003af8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	699b      	ldr	r3, [r3, #24]
 8003a42:	2b02      	cmp	r3, #2
 8003a44:	d141      	bne.n	8003aca <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a46:	4b31      	ldr	r3, [pc, #196]	; (8003b0c <HAL_RCC_OscConfig+0x478>)
 8003a48:	2200      	movs	r2, #0
 8003a4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a4c:	f7fe ff90 	bl	8002970 <HAL_GetTick>
 8003a50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a52:	e008      	b.n	8003a66 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a54:	f7fe ff8c 	bl	8002970 <HAL_GetTick>
 8003a58:	4602      	mov	r2, r0
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	1ad3      	subs	r3, r2, r3
 8003a5e:	2b02      	cmp	r3, #2
 8003a60:	d901      	bls.n	8003a66 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003a62:	2303      	movs	r3, #3
 8003a64:	e087      	b.n	8003b76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a66:	4b27      	ldr	r3, [pc, #156]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d1f0      	bne.n	8003a54 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	69da      	ldr	r2, [r3, #28]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6a1b      	ldr	r3, [r3, #32]
 8003a7a:	431a      	orrs	r2, r3
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a80:	019b      	lsls	r3, r3, #6
 8003a82:	431a      	orrs	r2, r3
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a88:	085b      	lsrs	r3, r3, #1
 8003a8a:	3b01      	subs	r3, #1
 8003a8c:	041b      	lsls	r3, r3, #16
 8003a8e:	431a      	orrs	r2, r3
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a94:	061b      	lsls	r3, r3, #24
 8003a96:	491b      	ldr	r1, [pc, #108]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a9c:	4b1b      	ldr	r3, [pc, #108]	; (8003b0c <HAL_RCC_OscConfig+0x478>)
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aa2:	f7fe ff65 	bl	8002970 <HAL_GetTick>
 8003aa6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003aa8:	e008      	b.n	8003abc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003aaa:	f7fe ff61 	bl	8002970 <HAL_GetTick>
 8003aae:	4602      	mov	r2, r0
 8003ab0:	693b      	ldr	r3, [r7, #16]
 8003ab2:	1ad3      	subs	r3, r2, r3
 8003ab4:	2b02      	cmp	r3, #2
 8003ab6:	d901      	bls.n	8003abc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003ab8:	2303      	movs	r3, #3
 8003aba:	e05c      	b.n	8003b76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003abc:	4b11      	ldr	r3, [pc, #68]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d0f0      	beq.n	8003aaa <HAL_RCC_OscConfig+0x416>
 8003ac8:	e054      	b.n	8003b74 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003aca:	4b10      	ldr	r3, [pc, #64]	; (8003b0c <HAL_RCC_OscConfig+0x478>)
 8003acc:	2200      	movs	r2, #0
 8003ace:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ad0:	f7fe ff4e 	bl	8002970 <HAL_GetTick>
 8003ad4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ad6:	e008      	b.n	8003aea <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ad8:	f7fe ff4a 	bl	8002970 <HAL_GetTick>
 8003adc:	4602      	mov	r2, r0
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	1ad3      	subs	r3, r2, r3
 8003ae2:	2b02      	cmp	r3, #2
 8003ae4:	d901      	bls.n	8003aea <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003ae6:	2303      	movs	r3, #3
 8003ae8:	e045      	b.n	8003b76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003aea:	4b06      	ldr	r3, [pc, #24]	; (8003b04 <HAL_RCC_OscConfig+0x470>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d1f0      	bne.n	8003ad8 <HAL_RCC_OscConfig+0x444>
 8003af6:	e03d      	b.n	8003b74 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	699b      	ldr	r3, [r3, #24]
 8003afc:	2b01      	cmp	r3, #1
 8003afe:	d107      	bne.n	8003b10 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003b00:	2301      	movs	r3, #1
 8003b02:	e038      	b.n	8003b76 <HAL_RCC_OscConfig+0x4e2>
 8003b04:	40023800 	.word	0x40023800
 8003b08:	40007000 	.word	0x40007000
 8003b0c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003b10:	4b1b      	ldr	r3, [pc, #108]	; (8003b80 <HAL_RCC_OscConfig+0x4ec>)
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	699b      	ldr	r3, [r3, #24]
 8003b1a:	2b01      	cmp	r3, #1
 8003b1c:	d028      	beq.n	8003b70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b28:	429a      	cmp	r2, r3
 8003b2a:	d121      	bne.n	8003b70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b36:	429a      	cmp	r2, r3
 8003b38:	d11a      	bne.n	8003b70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b3a:	68fa      	ldr	r2, [r7, #12]
 8003b3c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003b40:	4013      	ands	r3, r2
 8003b42:	687a      	ldr	r2, [r7, #4]
 8003b44:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003b46:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d111      	bne.n	8003b70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b56:	085b      	lsrs	r3, r3, #1
 8003b58:	3b01      	subs	r3, #1
 8003b5a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d107      	bne.n	8003b70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b6a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b6c:	429a      	cmp	r2, r3
 8003b6e:	d001      	beq.n	8003b74 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003b70:	2301      	movs	r3, #1
 8003b72:	e000      	b.n	8003b76 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003b74:	2300      	movs	r3, #0
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	3718      	adds	r7, #24
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}
 8003b7e:	bf00      	nop
 8003b80:	40023800 	.word	0x40023800

08003b84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b084      	sub	sp, #16
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
 8003b8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d101      	bne.n	8003b98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b94:	2301      	movs	r3, #1
 8003b96:	e0cc      	b.n	8003d32 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003b98:	4b68      	ldr	r3, [pc, #416]	; (8003d3c <HAL_RCC_ClockConfig+0x1b8>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f003 0307 	and.w	r3, r3, #7
 8003ba0:	683a      	ldr	r2, [r7, #0]
 8003ba2:	429a      	cmp	r2, r3
 8003ba4:	d90c      	bls.n	8003bc0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ba6:	4b65      	ldr	r3, [pc, #404]	; (8003d3c <HAL_RCC_ClockConfig+0x1b8>)
 8003ba8:	683a      	ldr	r2, [r7, #0]
 8003baa:	b2d2      	uxtb	r2, r2
 8003bac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bae:	4b63      	ldr	r3, [pc, #396]	; (8003d3c <HAL_RCC_ClockConfig+0x1b8>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f003 0307 	and.w	r3, r3, #7
 8003bb6:	683a      	ldr	r2, [r7, #0]
 8003bb8:	429a      	cmp	r2, r3
 8003bba:	d001      	beq.n	8003bc0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	e0b8      	b.n	8003d32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f003 0302 	and.w	r3, r3, #2
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d020      	beq.n	8003c0e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f003 0304 	and.w	r3, r3, #4
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d005      	beq.n	8003be4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003bd8:	4b59      	ldr	r3, [pc, #356]	; (8003d40 <HAL_RCC_ClockConfig+0x1bc>)
 8003bda:	689b      	ldr	r3, [r3, #8]
 8003bdc:	4a58      	ldr	r2, [pc, #352]	; (8003d40 <HAL_RCC_ClockConfig+0x1bc>)
 8003bde:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003be2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f003 0308 	and.w	r3, r3, #8
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d005      	beq.n	8003bfc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003bf0:	4b53      	ldr	r3, [pc, #332]	; (8003d40 <HAL_RCC_ClockConfig+0x1bc>)
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	4a52      	ldr	r2, [pc, #328]	; (8003d40 <HAL_RCC_ClockConfig+0x1bc>)
 8003bf6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003bfa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bfc:	4b50      	ldr	r3, [pc, #320]	; (8003d40 <HAL_RCC_ClockConfig+0x1bc>)
 8003bfe:	689b      	ldr	r3, [r3, #8]
 8003c00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	494d      	ldr	r1, [pc, #308]	; (8003d40 <HAL_RCC_ClockConfig+0x1bc>)
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 0301 	and.w	r3, r3, #1
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d044      	beq.n	8003ca4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	d107      	bne.n	8003c32 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c22:	4b47      	ldr	r3, [pc, #284]	; (8003d40 <HAL_RCC_ClockConfig+0x1bc>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d119      	bne.n	8003c62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	e07f      	b.n	8003d32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	2b02      	cmp	r3, #2
 8003c38:	d003      	beq.n	8003c42 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c3e:	2b03      	cmp	r3, #3
 8003c40:	d107      	bne.n	8003c52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c42:	4b3f      	ldr	r3, [pc, #252]	; (8003d40 <HAL_RCC_ClockConfig+0x1bc>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d109      	bne.n	8003c62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e06f      	b.n	8003d32 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c52:	4b3b      	ldr	r3, [pc, #236]	; (8003d40 <HAL_RCC_ClockConfig+0x1bc>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f003 0302 	and.w	r3, r3, #2
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d101      	bne.n	8003c62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e067      	b.n	8003d32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c62:	4b37      	ldr	r3, [pc, #220]	; (8003d40 <HAL_RCC_ClockConfig+0x1bc>)
 8003c64:	689b      	ldr	r3, [r3, #8]
 8003c66:	f023 0203 	bic.w	r2, r3, #3
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	4934      	ldr	r1, [pc, #208]	; (8003d40 <HAL_RCC_ClockConfig+0x1bc>)
 8003c70:	4313      	orrs	r3, r2
 8003c72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c74:	f7fe fe7c 	bl	8002970 <HAL_GetTick>
 8003c78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c7a:	e00a      	b.n	8003c92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c7c:	f7fe fe78 	bl	8002970 <HAL_GetTick>
 8003c80:	4602      	mov	r2, r0
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	1ad3      	subs	r3, r2, r3
 8003c86:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d901      	bls.n	8003c92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003c8e:	2303      	movs	r3, #3
 8003c90:	e04f      	b.n	8003d32 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c92:	4b2b      	ldr	r3, [pc, #172]	; (8003d40 <HAL_RCC_ClockConfig+0x1bc>)
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	f003 020c 	and.w	r2, r3, #12
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	009b      	lsls	r3, r3, #2
 8003ca0:	429a      	cmp	r2, r3
 8003ca2:	d1eb      	bne.n	8003c7c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ca4:	4b25      	ldr	r3, [pc, #148]	; (8003d3c <HAL_RCC_ClockConfig+0x1b8>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f003 0307 	and.w	r3, r3, #7
 8003cac:	683a      	ldr	r2, [r7, #0]
 8003cae:	429a      	cmp	r2, r3
 8003cb0:	d20c      	bcs.n	8003ccc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cb2:	4b22      	ldr	r3, [pc, #136]	; (8003d3c <HAL_RCC_ClockConfig+0x1b8>)
 8003cb4:	683a      	ldr	r2, [r7, #0]
 8003cb6:	b2d2      	uxtb	r2, r2
 8003cb8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cba:	4b20      	ldr	r3, [pc, #128]	; (8003d3c <HAL_RCC_ClockConfig+0x1b8>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f003 0307 	and.w	r3, r3, #7
 8003cc2:	683a      	ldr	r2, [r7, #0]
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d001      	beq.n	8003ccc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e032      	b.n	8003d32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f003 0304 	and.w	r3, r3, #4
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d008      	beq.n	8003cea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003cd8:	4b19      	ldr	r3, [pc, #100]	; (8003d40 <HAL_RCC_ClockConfig+0x1bc>)
 8003cda:	689b      	ldr	r3, [r3, #8]
 8003cdc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	68db      	ldr	r3, [r3, #12]
 8003ce4:	4916      	ldr	r1, [pc, #88]	; (8003d40 <HAL_RCC_ClockConfig+0x1bc>)
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f003 0308 	and.w	r3, r3, #8
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d009      	beq.n	8003d0a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003cf6:	4b12      	ldr	r3, [pc, #72]	; (8003d40 <HAL_RCC_ClockConfig+0x1bc>)
 8003cf8:	689b      	ldr	r3, [r3, #8]
 8003cfa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	691b      	ldr	r3, [r3, #16]
 8003d02:	00db      	lsls	r3, r3, #3
 8003d04:	490e      	ldr	r1, [pc, #56]	; (8003d40 <HAL_RCC_ClockConfig+0x1bc>)
 8003d06:	4313      	orrs	r3, r2
 8003d08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003d0a:	f000 f821 	bl	8003d50 <HAL_RCC_GetSysClockFreq>
 8003d0e:	4602      	mov	r2, r0
 8003d10:	4b0b      	ldr	r3, [pc, #44]	; (8003d40 <HAL_RCC_ClockConfig+0x1bc>)
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	091b      	lsrs	r3, r3, #4
 8003d16:	f003 030f 	and.w	r3, r3, #15
 8003d1a:	490a      	ldr	r1, [pc, #40]	; (8003d44 <HAL_RCC_ClockConfig+0x1c0>)
 8003d1c:	5ccb      	ldrb	r3, [r1, r3]
 8003d1e:	fa22 f303 	lsr.w	r3, r2, r3
 8003d22:	4a09      	ldr	r2, [pc, #36]	; (8003d48 <HAL_RCC_ClockConfig+0x1c4>)
 8003d24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003d26:	4b09      	ldr	r3, [pc, #36]	; (8003d4c <HAL_RCC_ClockConfig+0x1c8>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f7fe fddc 	bl	80028e8 <HAL_InitTick>

  return HAL_OK;
 8003d30:	2300      	movs	r3, #0
}
 8003d32:	4618      	mov	r0, r3
 8003d34:	3710      	adds	r7, #16
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}
 8003d3a:	bf00      	nop
 8003d3c:	40023c00 	.word	0x40023c00
 8003d40:	40023800 	.word	0x40023800
 8003d44:	0800a454 	.word	0x0800a454
 8003d48:	20000000 	.word	0x20000000
 8003d4c:	20000004 	.word	0x20000004

08003d50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d54:	b094      	sub	sp, #80	; 0x50
 8003d56:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	647b      	str	r3, [r7, #68]	; 0x44
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003d60:	2300      	movs	r3, #0
 8003d62:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003d64:	2300      	movs	r3, #0
 8003d66:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003d68:	4b79      	ldr	r3, [pc, #484]	; (8003f50 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d6a:	689b      	ldr	r3, [r3, #8]
 8003d6c:	f003 030c 	and.w	r3, r3, #12
 8003d70:	2b08      	cmp	r3, #8
 8003d72:	d00d      	beq.n	8003d90 <HAL_RCC_GetSysClockFreq+0x40>
 8003d74:	2b08      	cmp	r3, #8
 8003d76:	f200 80e1 	bhi.w	8003f3c <HAL_RCC_GetSysClockFreq+0x1ec>
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d002      	beq.n	8003d84 <HAL_RCC_GetSysClockFreq+0x34>
 8003d7e:	2b04      	cmp	r3, #4
 8003d80:	d003      	beq.n	8003d8a <HAL_RCC_GetSysClockFreq+0x3a>
 8003d82:	e0db      	b.n	8003f3c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003d84:	4b73      	ldr	r3, [pc, #460]	; (8003f54 <HAL_RCC_GetSysClockFreq+0x204>)
 8003d86:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003d88:	e0db      	b.n	8003f42 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003d8a:	4b73      	ldr	r3, [pc, #460]	; (8003f58 <HAL_RCC_GetSysClockFreq+0x208>)
 8003d8c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003d8e:	e0d8      	b.n	8003f42 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003d90:	4b6f      	ldr	r3, [pc, #444]	; (8003f50 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003d98:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d9a:	4b6d      	ldr	r3, [pc, #436]	; (8003f50 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d063      	beq.n	8003e6e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003da6:	4b6a      	ldr	r3, [pc, #424]	; (8003f50 <HAL_RCC_GetSysClockFreq+0x200>)
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	099b      	lsrs	r3, r3, #6
 8003dac:	2200      	movs	r2, #0
 8003dae:	63bb      	str	r3, [r7, #56]	; 0x38
 8003db0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003db2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003db4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003db8:	633b      	str	r3, [r7, #48]	; 0x30
 8003dba:	2300      	movs	r3, #0
 8003dbc:	637b      	str	r3, [r7, #52]	; 0x34
 8003dbe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003dc2:	4622      	mov	r2, r4
 8003dc4:	462b      	mov	r3, r5
 8003dc6:	f04f 0000 	mov.w	r0, #0
 8003dca:	f04f 0100 	mov.w	r1, #0
 8003dce:	0159      	lsls	r1, r3, #5
 8003dd0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003dd4:	0150      	lsls	r0, r2, #5
 8003dd6:	4602      	mov	r2, r0
 8003dd8:	460b      	mov	r3, r1
 8003dda:	4621      	mov	r1, r4
 8003ddc:	1a51      	subs	r1, r2, r1
 8003dde:	6139      	str	r1, [r7, #16]
 8003de0:	4629      	mov	r1, r5
 8003de2:	eb63 0301 	sbc.w	r3, r3, r1
 8003de6:	617b      	str	r3, [r7, #20]
 8003de8:	f04f 0200 	mov.w	r2, #0
 8003dec:	f04f 0300 	mov.w	r3, #0
 8003df0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003df4:	4659      	mov	r1, fp
 8003df6:	018b      	lsls	r3, r1, #6
 8003df8:	4651      	mov	r1, sl
 8003dfa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003dfe:	4651      	mov	r1, sl
 8003e00:	018a      	lsls	r2, r1, #6
 8003e02:	4651      	mov	r1, sl
 8003e04:	ebb2 0801 	subs.w	r8, r2, r1
 8003e08:	4659      	mov	r1, fp
 8003e0a:	eb63 0901 	sbc.w	r9, r3, r1
 8003e0e:	f04f 0200 	mov.w	r2, #0
 8003e12:	f04f 0300 	mov.w	r3, #0
 8003e16:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003e1a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003e1e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003e22:	4690      	mov	r8, r2
 8003e24:	4699      	mov	r9, r3
 8003e26:	4623      	mov	r3, r4
 8003e28:	eb18 0303 	adds.w	r3, r8, r3
 8003e2c:	60bb      	str	r3, [r7, #8]
 8003e2e:	462b      	mov	r3, r5
 8003e30:	eb49 0303 	adc.w	r3, r9, r3
 8003e34:	60fb      	str	r3, [r7, #12]
 8003e36:	f04f 0200 	mov.w	r2, #0
 8003e3a:	f04f 0300 	mov.w	r3, #0
 8003e3e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003e42:	4629      	mov	r1, r5
 8003e44:	024b      	lsls	r3, r1, #9
 8003e46:	4621      	mov	r1, r4
 8003e48:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003e4c:	4621      	mov	r1, r4
 8003e4e:	024a      	lsls	r2, r1, #9
 8003e50:	4610      	mov	r0, r2
 8003e52:	4619      	mov	r1, r3
 8003e54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003e56:	2200      	movs	r2, #0
 8003e58:	62bb      	str	r3, [r7, #40]	; 0x28
 8003e5a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003e5c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003e60:	f7fc ff2a 	bl	8000cb8 <__aeabi_uldivmod>
 8003e64:	4602      	mov	r2, r0
 8003e66:	460b      	mov	r3, r1
 8003e68:	4613      	mov	r3, r2
 8003e6a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003e6c:	e058      	b.n	8003f20 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e6e:	4b38      	ldr	r3, [pc, #224]	; (8003f50 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	099b      	lsrs	r3, r3, #6
 8003e74:	2200      	movs	r2, #0
 8003e76:	4618      	mov	r0, r3
 8003e78:	4611      	mov	r1, r2
 8003e7a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003e7e:	623b      	str	r3, [r7, #32]
 8003e80:	2300      	movs	r3, #0
 8003e82:	627b      	str	r3, [r7, #36]	; 0x24
 8003e84:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003e88:	4642      	mov	r2, r8
 8003e8a:	464b      	mov	r3, r9
 8003e8c:	f04f 0000 	mov.w	r0, #0
 8003e90:	f04f 0100 	mov.w	r1, #0
 8003e94:	0159      	lsls	r1, r3, #5
 8003e96:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e9a:	0150      	lsls	r0, r2, #5
 8003e9c:	4602      	mov	r2, r0
 8003e9e:	460b      	mov	r3, r1
 8003ea0:	4641      	mov	r1, r8
 8003ea2:	ebb2 0a01 	subs.w	sl, r2, r1
 8003ea6:	4649      	mov	r1, r9
 8003ea8:	eb63 0b01 	sbc.w	fp, r3, r1
 8003eac:	f04f 0200 	mov.w	r2, #0
 8003eb0:	f04f 0300 	mov.w	r3, #0
 8003eb4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003eb8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003ebc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003ec0:	ebb2 040a 	subs.w	r4, r2, sl
 8003ec4:	eb63 050b 	sbc.w	r5, r3, fp
 8003ec8:	f04f 0200 	mov.w	r2, #0
 8003ecc:	f04f 0300 	mov.w	r3, #0
 8003ed0:	00eb      	lsls	r3, r5, #3
 8003ed2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003ed6:	00e2      	lsls	r2, r4, #3
 8003ed8:	4614      	mov	r4, r2
 8003eda:	461d      	mov	r5, r3
 8003edc:	4643      	mov	r3, r8
 8003ede:	18e3      	adds	r3, r4, r3
 8003ee0:	603b      	str	r3, [r7, #0]
 8003ee2:	464b      	mov	r3, r9
 8003ee4:	eb45 0303 	adc.w	r3, r5, r3
 8003ee8:	607b      	str	r3, [r7, #4]
 8003eea:	f04f 0200 	mov.w	r2, #0
 8003eee:	f04f 0300 	mov.w	r3, #0
 8003ef2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003ef6:	4629      	mov	r1, r5
 8003ef8:	028b      	lsls	r3, r1, #10
 8003efa:	4621      	mov	r1, r4
 8003efc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003f00:	4621      	mov	r1, r4
 8003f02:	028a      	lsls	r2, r1, #10
 8003f04:	4610      	mov	r0, r2
 8003f06:	4619      	mov	r1, r3
 8003f08:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	61bb      	str	r3, [r7, #24]
 8003f0e:	61fa      	str	r2, [r7, #28]
 8003f10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f14:	f7fc fed0 	bl	8000cb8 <__aeabi_uldivmod>
 8003f18:	4602      	mov	r2, r0
 8003f1a:	460b      	mov	r3, r1
 8003f1c:	4613      	mov	r3, r2
 8003f1e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003f20:	4b0b      	ldr	r3, [pc, #44]	; (8003f50 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	0c1b      	lsrs	r3, r3, #16
 8003f26:	f003 0303 	and.w	r3, r3, #3
 8003f2a:	3301      	adds	r3, #1
 8003f2c:	005b      	lsls	r3, r3, #1
 8003f2e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003f30:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003f32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f34:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f38:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003f3a:	e002      	b.n	8003f42 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003f3c:	4b05      	ldr	r3, [pc, #20]	; (8003f54 <HAL_RCC_GetSysClockFreq+0x204>)
 8003f3e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003f40:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003f44:	4618      	mov	r0, r3
 8003f46:	3750      	adds	r7, #80	; 0x50
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f4e:	bf00      	nop
 8003f50:	40023800 	.word	0x40023800
 8003f54:	00f42400 	.word	0x00f42400
 8003f58:	007a1200 	.word	0x007a1200

08003f5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f60:	4b03      	ldr	r3, [pc, #12]	; (8003f70 <HAL_RCC_GetHCLKFreq+0x14>)
 8003f62:	681b      	ldr	r3, [r3, #0]
}
 8003f64:	4618      	mov	r0, r3
 8003f66:	46bd      	mov	sp, r7
 8003f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6c:	4770      	bx	lr
 8003f6e:	bf00      	nop
 8003f70:	20000000 	.word	0x20000000

08003f74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003f78:	f7ff fff0 	bl	8003f5c <HAL_RCC_GetHCLKFreq>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	4b05      	ldr	r3, [pc, #20]	; (8003f94 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	0a9b      	lsrs	r3, r3, #10
 8003f84:	f003 0307 	and.w	r3, r3, #7
 8003f88:	4903      	ldr	r1, [pc, #12]	; (8003f98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f8a:	5ccb      	ldrb	r3, [r1, r3]
 8003f8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f90:	4618      	mov	r0, r3
 8003f92:	bd80      	pop	{r7, pc}
 8003f94:	40023800 	.word	0x40023800
 8003f98:	0800a464 	.word	0x0800a464

08003f9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003fa0:	f7ff ffdc 	bl	8003f5c <HAL_RCC_GetHCLKFreq>
 8003fa4:	4602      	mov	r2, r0
 8003fa6:	4b05      	ldr	r3, [pc, #20]	; (8003fbc <HAL_RCC_GetPCLK2Freq+0x20>)
 8003fa8:	689b      	ldr	r3, [r3, #8]
 8003faa:	0b5b      	lsrs	r3, r3, #13
 8003fac:	f003 0307 	and.w	r3, r3, #7
 8003fb0:	4903      	ldr	r1, [pc, #12]	; (8003fc0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003fb2:	5ccb      	ldrb	r3, [r1, r3]
 8003fb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003fb8:	4618      	mov	r0, r3
 8003fba:	bd80      	pop	{r7, pc}
 8003fbc:	40023800 	.word	0x40023800
 8003fc0:	0800a464 	.word	0x0800a464

08003fc4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b082      	sub	sp, #8
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d101      	bne.n	8003fd6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	e041      	b.n	800405a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d106      	bne.n	8003ff0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003fea:	6878      	ldr	r0, [r7, #4]
 8003fec:	f7fe fa7e 	bl	80024ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2202      	movs	r2, #2
 8003ff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681a      	ldr	r2, [r3, #0]
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	3304      	adds	r3, #4
 8004000:	4619      	mov	r1, r3
 8004002:	4610      	mov	r0, r2
 8004004:	f000 fa88 	bl	8004518 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2201      	movs	r2, #1
 800400c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2201      	movs	r2, #1
 8004014:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2201      	movs	r2, #1
 800401c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2201      	movs	r2, #1
 8004024:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2201      	movs	r2, #1
 800402c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2201      	movs	r2, #1
 8004034:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2201      	movs	r2, #1
 800403c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2201      	movs	r2, #1
 8004044:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2201      	movs	r2, #1
 800404c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2201      	movs	r2, #1
 8004054:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004058:	2300      	movs	r3, #0
}
 800405a:	4618      	mov	r0, r3
 800405c:	3708      	adds	r7, #8
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}
	...

08004064 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004064:	b480      	push	{r7}
 8004066:	b085      	sub	sp, #20
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004072:	b2db      	uxtb	r3, r3
 8004074:	2b01      	cmp	r3, #1
 8004076:	d001      	beq.n	800407c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004078:	2301      	movs	r3, #1
 800407a:	e044      	b.n	8004106 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2202      	movs	r2, #2
 8004080:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	68da      	ldr	r2, [r3, #12]
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f042 0201 	orr.w	r2, r2, #1
 8004092:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a1e      	ldr	r2, [pc, #120]	; (8004114 <HAL_TIM_Base_Start_IT+0xb0>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d018      	beq.n	80040d0 <HAL_TIM_Base_Start_IT+0x6c>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040a6:	d013      	beq.n	80040d0 <HAL_TIM_Base_Start_IT+0x6c>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4a1a      	ldr	r2, [pc, #104]	; (8004118 <HAL_TIM_Base_Start_IT+0xb4>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d00e      	beq.n	80040d0 <HAL_TIM_Base_Start_IT+0x6c>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4a19      	ldr	r2, [pc, #100]	; (800411c <HAL_TIM_Base_Start_IT+0xb8>)
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d009      	beq.n	80040d0 <HAL_TIM_Base_Start_IT+0x6c>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a17      	ldr	r2, [pc, #92]	; (8004120 <HAL_TIM_Base_Start_IT+0xbc>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d004      	beq.n	80040d0 <HAL_TIM_Base_Start_IT+0x6c>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4a16      	ldr	r2, [pc, #88]	; (8004124 <HAL_TIM_Base_Start_IT+0xc0>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d111      	bne.n	80040f4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	f003 0307 	and.w	r3, r3, #7
 80040da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	2b06      	cmp	r3, #6
 80040e0:	d010      	beq.n	8004104 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	681a      	ldr	r2, [r3, #0]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f042 0201 	orr.w	r2, r2, #1
 80040f0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040f2:	e007      	b.n	8004104 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	681a      	ldr	r2, [r3, #0]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f042 0201 	orr.w	r2, r2, #1
 8004102:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004104:	2300      	movs	r3, #0
}
 8004106:	4618      	mov	r0, r3
 8004108:	3714      	adds	r7, #20
 800410a:	46bd      	mov	sp, r7
 800410c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004110:	4770      	bx	lr
 8004112:	bf00      	nop
 8004114:	40010000 	.word	0x40010000
 8004118:	40000400 	.word	0x40000400
 800411c:	40000800 	.word	0x40000800
 8004120:	40000c00 	.word	0x40000c00
 8004124:	40014000 	.word	0x40014000

08004128 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b082      	sub	sp, #8
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	691b      	ldr	r3, [r3, #16]
 8004136:	f003 0302 	and.w	r3, r3, #2
 800413a:	2b02      	cmp	r3, #2
 800413c:	d122      	bne.n	8004184 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	68db      	ldr	r3, [r3, #12]
 8004144:	f003 0302 	and.w	r3, r3, #2
 8004148:	2b02      	cmp	r3, #2
 800414a:	d11b      	bne.n	8004184 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f06f 0202 	mvn.w	r2, #2
 8004154:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2201      	movs	r2, #1
 800415a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	699b      	ldr	r3, [r3, #24]
 8004162:	f003 0303 	and.w	r3, r3, #3
 8004166:	2b00      	cmp	r3, #0
 8004168:	d003      	beq.n	8004172 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800416a:	6878      	ldr	r0, [r7, #4]
 800416c:	f000 f9b5 	bl	80044da <HAL_TIM_IC_CaptureCallback>
 8004170:	e005      	b.n	800417e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004172:	6878      	ldr	r0, [r7, #4]
 8004174:	f000 f9a7 	bl	80044c6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004178:	6878      	ldr	r0, [r7, #4]
 800417a:	f000 f9b8 	bl	80044ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2200      	movs	r2, #0
 8004182:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	691b      	ldr	r3, [r3, #16]
 800418a:	f003 0304 	and.w	r3, r3, #4
 800418e:	2b04      	cmp	r3, #4
 8004190:	d122      	bne.n	80041d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	68db      	ldr	r3, [r3, #12]
 8004198:	f003 0304 	and.w	r3, r3, #4
 800419c:	2b04      	cmp	r3, #4
 800419e:	d11b      	bne.n	80041d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f06f 0204 	mvn.w	r2, #4
 80041a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2202      	movs	r2, #2
 80041ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	699b      	ldr	r3, [r3, #24]
 80041b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d003      	beq.n	80041c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	f000 f98b 	bl	80044da <HAL_TIM_IC_CaptureCallback>
 80041c4:	e005      	b.n	80041d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041c6:	6878      	ldr	r0, [r7, #4]
 80041c8:	f000 f97d 	bl	80044c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041cc:	6878      	ldr	r0, [r7, #4]
 80041ce:	f000 f98e 	bl	80044ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2200      	movs	r2, #0
 80041d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	691b      	ldr	r3, [r3, #16]
 80041de:	f003 0308 	and.w	r3, r3, #8
 80041e2:	2b08      	cmp	r3, #8
 80041e4:	d122      	bne.n	800422c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	68db      	ldr	r3, [r3, #12]
 80041ec:	f003 0308 	and.w	r3, r3, #8
 80041f0:	2b08      	cmp	r3, #8
 80041f2:	d11b      	bne.n	800422c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f06f 0208 	mvn.w	r2, #8
 80041fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2204      	movs	r2, #4
 8004202:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	69db      	ldr	r3, [r3, #28]
 800420a:	f003 0303 	and.w	r3, r3, #3
 800420e:	2b00      	cmp	r3, #0
 8004210:	d003      	beq.n	800421a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f000 f961 	bl	80044da <HAL_TIM_IC_CaptureCallback>
 8004218:	e005      	b.n	8004226 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	f000 f953 	bl	80044c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004220:	6878      	ldr	r0, [r7, #4]
 8004222:	f000 f964 	bl	80044ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2200      	movs	r2, #0
 800422a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	691b      	ldr	r3, [r3, #16]
 8004232:	f003 0310 	and.w	r3, r3, #16
 8004236:	2b10      	cmp	r3, #16
 8004238:	d122      	bne.n	8004280 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	68db      	ldr	r3, [r3, #12]
 8004240:	f003 0310 	and.w	r3, r3, #16
 8004244:	2b10      	cmp	r3, #16
 8004246:	d11b      	bne.n	8004280 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f06f 0210 	mvn.w	r2, #16
 8004250:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2208      	movs	r2, #8
 8004256:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	69db      	ldr	r3, [r3, #28]
 800425e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004262:	2b00      	cmp	r3, #0
 8004264:	d003      	beq.n	800426e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004266:	6878      	ldr	r0, [r7, #4]
 8004268:	f000 f937 	bl	80044da <HAL_TIM_IC_CaptureCallback>
 800426c:	e005      	b.n	800427a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800426e:	6878      	ldr	r0, [r7, #4]
 8004270:	f000 f929 	bl	80044c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004274:	6878      	ldr	r0, [r7, #4]
 8004276:	f000 f93a 	bl	80044ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2200      	movs	r2, #0
 800427e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	691b      	ldr	r3, [r3, #16]
 8004286:	f003 0301 	and.w	r3, r3, #1
 800428a:	2b01      	cmp	r3, #1
 800428c:	d10e      	bne.n	80042ac <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	68db      	ldr	r3, [r3, #12]
 8004294:	f003 0301 	and.w	r3, r3, #1
 8004298:	2b01      	cmp	r3, #1
 800429a:	d107      	bne.n	80042ac <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f06f 0201 	mvn.w	r2, #1
 80042a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80042a6:	6878      	ldr	r0, [r7, #4]
 80042a8:	f7fe f854 	bl	8002354 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	691b      	ldr	r3, [r3, #16]
 80042b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042b6:	2b80      	cmp	r3, #128	; 0x80
 80042b8:	d10e      	bne.n	80042d8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	68db      	ldr	r3, [r3, #12]
 80042c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042c4:	2b80      	cmp	r3, #128	; 0x80
 80042c6:	d107      	bne.n	80042d8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80042d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80042d2:	6878      	ldr	r0, [r7, #4]
 80042d4:	f000 fab2 	bl	800483c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	691b      	ldr	r3, [r3, #16]
 80042de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042e2:	2b40      	cmp	r3, #64	; 0x40
 80042e4:	d10e      	bne.n	8004304 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	68db      	ldr	r3, [r3, #12]
 80042ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042f0:	2b40      	cmp	r3, #64	; 0x40
 80042f2:	d107      	bne.n	8004304 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80042fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80042fe:	6878      	ldr	r0, [r7, #4]
 8004300:	f000 f8ff 	bl	8004502 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	691b      	ldr	r3, [r3, #16]
 800430a:	f003 0320 	and.w	r3, r3, #32
 800430e:	2b20      	cmp	r3, #32
 8004310:	d10e      	bne.n	8004330 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	68db      	ldr	r3, [r3, #12]
 8004318:	f003 0320 	and.w	r3, r3, #32
 800431c:	2b20      	cmp	r3, #32
 800431e:	d107      	bne.n	8004330 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f06f 0220 	mvn.w	r2, #32
 8004328:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800432a:	6878      	ldr	r0, [r7, #4]
 800432c:	f000 fa7c 	bl	8004828 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004330:	bf00      	nop
 8004332:	3708      	adds	r7, #8
 8004334:	46bd      	mov	sp, r7
 8004336:	bd80      	pop	{r7, pc}

08004338 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b084      	sub	sp, #16
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
 8004340:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004342:	2300      	movs	r3, #0
 8004344:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800434c:	2b01      	cmp	r3, #1
 800434e:	d101      	bne.n	8004354 <HAL_TIM_ConfigClockSource+0x1c>
 8004350:	2302      	movs	r3, #2
 8004352:	e0b4      	b.n	80044be <HAL_TIM_ConfigClockSource+0x186>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2201      	movs	r2, #1
 8004358:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2202      	movs	r2, #2
 8004360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	689b      	ldr	r3, [r3, #8]
 800436a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004372:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004374:	68bb      	ldr	r3, [r7, #8]
 8004376:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800437a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	68ba      	ldr	r2, [r7, #8]
 8004382:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800438c:	d03e      	beq.n	800440c <HAL_TIM_ConfigClockSource+0xd4>
 800438e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004392:	f200 8087 	bhi.w	80044a4 <HAL_TIM_ConfigClockSource+0x16c>
 8004396:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800439a:	f000 8086 	beq.w	80044aa <HAL_TIM_ConfigClockSource+0x172>
 800439e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043a2:	d87f      	bhi.n	80044a4 <HAL_TIM_ConfigClockSource+0x16c>
 80043a4:	2b70      	cmp	r3, #112	; 0x70
 80043a6:	d01a      	beq.n	80043de <HAL_TIM_ConfigClockSource+0xa6>
 80043a8:	2b70      	cmp	r3, #112	; 0x70
 80043aa:	d87b      	bhi.n	80044a4 <HAL_TIM_ConfigClockSource+0x16c>
 80043ac:	2b60      	cmp	r3, #96	; 0x60
 80043ae:	d050      	beq.n	8004452 <HAL_TIM_ConfigClockSource+0x11a>
 80043b0:	2b60      	cmp	r3, #96	; 0x60
 80043b2:	d877      	bhi.n	80044a4 <HAL_TIM_ConfigClockSource+0x16c>
 80043b4:	2b50      	cmp	r3, #80	; 0x50
 80043b6:	d03c      	beq.n	8004432 <HAL_TIM_ConfigClockSource+0xfa>
 80043b8:	2b50      	cmp	r3, #80	; 0x50
 80043ba:	d873      	bhi.n	80044a4 <HAL_TIM_ConfigClockSource+0x16c>
 80043bc:	2b40      	cmp	r3, #64	; 0x40
 80043be:	d058      	beq.n	8004472 <HAL_TIM_ConfigClockSource+0x13a>
 80043c0:	2b40      	cmp	r3, #64	; 0x40
 80043c2:	d86f      	bhi.n	80044a4 <HAL_TIM_ConfigClockSource+0x16c>
 80043c4:	2b30      	cmp	r3, #48	; 0x30
 80043c6:	d064      	beq.n	8004492 <HAL_TIM_ConfigClockSource+0x15a>
 80043c8:	2b30      	cmp	r3, #48	; 0x30
 80043ca:	d86b      	bhi.n	80044a4 <HAL_TIM_ConfigClockSource+0x16c>
 80043cc:	2b20      	cmp	r3, #32
 80043ce:	d060      	beq.n	8004492 <HAL_TIM_ConfigClockSource+0x15a>
 80043d0:	2b20      	cmp	r3, #32
 80043d2:	d867      	bhi.n	80044a4 <HAL_TIM_ConfigClockSource+0x16c>
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d05c      	beq.n	8004492 <HAL_TIM_ConfigClockSource+0x15a>
 80043d8:	2b10      	cmp	r3, #16
 80043da:	d05a      	beq.n	8004492 <HAL_TIM_ConfigClockSource+0x15a>
 80043dc:	e062      	b.n	80044a4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6818      	ldr	r0, [r3, #0]
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	6899      	ldr	r1, [r3, #8]
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	685a      	ldr	r2, [r3, #4]
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	68db      	ldr	r3, [r3, #12]
 80043ee:	f000 f98d 	bl	800470c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	689b      	ldr	r3, [r3, #8]
 80043f8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80043fa:	68bb      	ldr	r3, [r7, #8]
 80043fc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004400:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	68ba      	ldr	r2, [r7, #8]
 8004408:	609a      	str	r2, [r3, #8]
      break;
 800440a:	e04f      	b.n	80044ac <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6818      	ldr	r0, [r3, #0]
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	6899      	ldr	r1, [r3, #8]
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	685a      	ldr	r2, [r3, #4]
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	68db      	ldr	r3, [r3, #12]
 800441c:	f000 f976 	bl	800470c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	689a      	ldr	r2, [r3, #8]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800442e:	609a      	str	r2, [r3, #8]
      break;
 8004430:	e03c      	b.n	80044ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6818      	ldr	r0, [r3, #0]
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	6859      	ldr	r1, [r3, #4]
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	68db      	ldr	r3, [r3, #12]
 800443e:	461a      	mov	r2, r3
 8004440:	f000 f8ea 	bl	8004618 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	2150      	movs	r1, #80	; 0x50
 800444a:	4618      	mov	r0, r3
 800444c:	f000 f943 	bl	80046d6 <TIM_ITRx_SetConfig>
      break;
 8004450:	e02c      	b.n	80044ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6818      	ldr	r0, [r3, #0]
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	6859      	ldr	r1, [r3, #4]
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	68db      	ldr	r3, [r3, #12]
 800445e:	461a      	mov	r2, r3
 8004460:	f000 f909 	bl	8004676 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	2160      	movs	r1, #96	; 0x60
 800446a:	4618      	mov	r0, r3
 800446c:	f000 f933 	bl	80046d6 <TIM_ITRx_SetConfig>
      break;
 8004470:	e01c      	b.n	80044ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6818      	ldr	r0, [r3, #0]
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	6859      	ldr	r1, [r3, #4]
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	68db      	ldr	r3, [r3, #12]
 800447e:	461a      	mov	r2, r3
 8004480:	f000 f8ca 	bl	8004618 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	2140      	movs	r1, #64	; 0x40
 800448a:	4618      	mov	r0, r3
 800448c:	f000 f923 	bl	80046d6 <TIM_ITRx_SetConfig>
      break;
 8004490:	e00c      	b.n	80044ac <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681a      	ldr	r2, [r3, #0]
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4619      	mov	r1, r3
 800449c:	4610      	mov	r0, r2
 800449e:	f000 f91a 	bl	80046d6 <TIM_ITRx_SetConfig>
      break;
 80044a2:	e003      	b.n	80044ac <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80044a4:	2301      	movs	r3, #1
 80044a6:	73fb      	strb	r3, [r7, #15]
      break;
 80044a8:	e000      	b.n	80044ac <HAL_TIM_ConfigClockSource+0x174>
      break;
 80044aa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2201      	movs	r2, #1
 80044b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2200      	movs	r2, #0
 80044b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80044bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80044be:	4618      	mov	r0, r3
 80044c0:	3710      	adds	r7, #16
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bd80      	pop	{r7, pc}

080044c6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80044c6:	b480      	push	{r7}
 80044c8:	b083      	sub	sp, #12
 80044ca:	af00      	add	r7, sp, #0
 80044cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80044ce:	bf00      	nop
 80044d0:	370c      	adds	r7, #12
 80044d2:	46bd      	mov	sp, r7
 80044d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d8:	4770      	bx	lr

080044da <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80044da:	b480      	push	{r7}
 80044dc:	b083      	sub	sp, #12
 80044de:	af00      	add	r7, sp, #0
 80044e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80044e2:	bf00      	nop
 80044e4:	370c      	adds	r7, #12
 80044e6:	46bd      	mov	sp, r7
 80044e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ec:	4770      	bx	lr

080044ee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80044ee:	b480      	push	{r7}
 80044f0:	b083      	sub	sp, #12
 80044f2:	af00      	add	r7, sp, #0
 80044f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80044f6:	bf00      	nop
 80044f8:	370c      	adds	r7, #12
 80044fa:	46bd      	mov	sp, r7
 80044fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004500:	4770      	bx	lr

08004502 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004502:	b480      	push	{r7}
 8004504:	b083      	sub	sp, #12
 8004506:	af00      	add	r7, sp, #0
 8004508:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800450a:	bf00      	nop
 800450c:	370c      	adds	r7, #12
 800450e:	46bd      	mov	sp, r7
 8004510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004514:	4770      	bx	lr
	...

08004518 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004518:	b480      	push	{r7}
 800451a:	b085      	sub	sp, #20
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
 8004520:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	4a34      	ldr	r2, [pc, #208]	; (80045fc <TIM_Base_SetConfig+0xe4>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d00f      	beq.n	8004550 <TIM_Base_SetConfig+0x38>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004536:	d00b      	beq.n	8004550 <TIM_Base_SetConfig+0x38>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	4a31      	ldr	r2, [pc, #196]	; (8004600 <TIM_Base_SetConfig+0xe8>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d007      	beq.n	8004550 <TIM_Base_SetConfig+0x38>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	4a30      	ldr	r2, [pc, #192]	; (8004604 <TIM_Base_SetConfig+0xec>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d003      	beq.n	8004550 <TIM_Base_SetConfig+0x38>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	4a2f      	ldr	r2, [pc, #188]	; (8004608 <TIM_Base_SetConfig+0xf0>)
 800454c:	4293      	cmp	r3, r2
 800454e:	d108      	bne.n	8004562 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004556:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	68fa      	ldr	r2, [r7, #12]
 800455e:	4313      	orrs	r3, r2
 8004560:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	4a25      	ldr	r2, [pc, #148]	; (80045fc <TIM_Base_SetConfig+0xe4>)
 8004566:	4293      	cmp	r3, r2
 8004568:	d01b      	beq.n	80045a2 <TIM_Base_SetConfig+0x8a>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004570:	d017      	beq.n	80045a2 <TIM_Base_SetConfig+0x8a>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	4a22      	ldr	r2, [pc, #136]	; (8004600 <TIM_Base_SetConfig+0xe8>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d013      	beq.n	80045a2 <TIM_Base_SetConfig+0x8a>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	4a21      	ldr	r2, [pc, #132]	; (8004604 <TIM_Base_SetConfig+0xec>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d00f      	beq.n	80045a2 <TIM_Base_SetConfig+0x8a>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	4a20      	ldr	r2, [pc, #128]	; (8004608 <TIM_Base_SetConfig+0xf0>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d00b      	beq.n	80045a2 <TIM_Base_SetConfig+0x8a>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	4a1f      	ldr	r2, [pc, #124]	; (800460c <TIM_Base_SetConfig+0xf4>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d007      	beq.n	80045a2 <TIM_Base_SetConfig+0x8a>
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	4a1e      	ldr	r2, [pc, #120]	; (8004610 <TIM_Base_SetConfig+0xf8>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d003      	beq.n	80045a2 <TIM_Base_SetConfig+0x8a>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	4a1d      	ldr	r2, [pc, #116]	; (8004614 <TIM_Base_SetConfig+0xfc>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d108      	bne.n	80045b4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	68db      	ldr	r3, [r3, #12]
 80045ae:	68fa      	ldr	r2, [r7, #12]
 80045b0:	4313      	orrs	r3, r2
 80045b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	695b      	ldr	r3, [r3, #20]
 80045be:	4313      	orrs	r3, r2
 80045c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	68fa      	ldr	r2, [r7, #12]
 80045c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	689a      	ldr	r2, [r3, #8]
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	681a      	ldr	r2, [r3, #0]
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	4a08      	ldr	r2, [pc, #32]	; (80045fc <TIM_Base_SetConfig+0xe4>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d103      	bne.n	80045e8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	691a      	ldr	r2, [r3, #16]
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2201      	movs	r2, #1
 80045ec:	615a      	str	r2, [r3, #20]
}
 80045ee:	bf00      	nop
 80045f0:	3714      	adds	r7, #20
 80045f2:	46bd      	mov	sp, r7
 80045f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f8:	4770      	bx	lr
 80045fa:	bf00      	nop
 80045fc:	40010000 	.word	0x40010000
 8004600:	40000400 	.word	0x40000400
 8004604:	40000800 	.word	0x40000800
 8004608:	40000c00 	.word	0x40000c00
 800460c:	40014000 	.word	0x40014000
 8004610:	40014400 	.word	0x40014400
 8004614:	40014800 	.word	0x40014800

08004618 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004618:	b480      	push	{r7}
 800461a:	b087      	sub	sp, #28
 800461c:	af00      	add	r7, sp, #0
 800461e:	60f8      	str	r0, [r7, #12]
 8004620:	60b9      	str	r1, [r7, #8]
 8004622:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	6a1b      	ldr	r3, [r3, #32]
 8004628:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	6a1b      	ldr	r3, [r3, #32]
 800462e:	f023 0201 	bic.w	r2, r3, #1
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	699b      	ldr	r3, [r3, #24]
 800463a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004642:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	011b      	lsls	r3, r3, #4
 8004648:	693a      	ldr	r2, [r7, #16]
 800464a:	4313      	orrs	r3, r2
 800464c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800464e:	697b      	ldr	r3, [r7, #20]
 8004650:	f023 030a 	bic.w	r3, r3, #10
 8004654:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004656:	697a      	ldr	r2, [r7, #20]
 8004658:	68bb      	ldr	r3, [r7, #8]
 800465a:	4313      	orrs	r3, r2
 800465c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	693a      	ldr	r2, [r7, #16]
 8004662:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	697a      	ldr	r2, [r7, #20]
 8004668:	621a      	str	r2, [r3, #32]
}
 800466a:	bf00      	nop
 800466c:	371c      	adds	r7, #28
 800466e:	46bd      	mov	sp, r7
 8004670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004674:	4770      	bx	lr

08004676 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004676:	b480      	push	{r7}
 8004678:	b087      	sub	sp, #28
 800467a:	af00      	add	r7, sp, #0
 800467c:	60f8      	str	r0, [r7, #12]
 800467e:	60b9      	str	r1, [r7, #8]
 8004680:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	6a1b      	ldr	r3, [r3, #32]
 8004686:	f023 0210 	bic.w	r2, r3, #16
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	699b      	ldr	r3, [r3, #24]
 8004692:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	6a1b      	ldr	r3, [r3, #32]
 8004698:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800469a:	697b      	ldr	r3, [r7, #20]
 800469c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80046a0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	031b      	lsls	r3, r3, #12
 80046a6:	697a      	ldr	r2, [r7, #20]
 80046a8:	4313      	orrs	r3, r2
 80046aa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80046ac:	693b      	ldr	r3, [r7, #16]
 80046ae:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80046b2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	011b      	lsls	r3, r3, #4
 80046b8:	693a      	ldr	r2, [r7, #16]
 80046ba:	4313      	orrs	r3, r2
 80046bc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	697a      	ldr	r2, [r7, #20]
 80046c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	693a      	ldr	r2, [r7, #16]
 80046c8:	621a      	str	r2, [r3, #32]
}
 80046ca:	bf00      	nop
 80046cc:	371c      	adds	r7, #28
 80046ce:	46bd      	mov	sp, r7
 80046d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d4:	4770      	bx	lr

080046d6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80046d6:	b480      	push	{r7}
 80046d8:	b085      	sub	sp, #20
 80046da:	af00      	add	r7, sp, #0
 80046dc:	6078      	str	r0, [r7, #4]
 80046de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	689b      	ldr	r3, [r3, #8]
 80046e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80046ee:	683a      	ldr	r2, [r7, #0]
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	4313      	orrs	r3, r2
 80046f4:	f043 0307 	orr.w	r3, r3, #7
 80046f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	68fa      	ldr	r2, [r7, #12]
 80046fe:	609a      	str	r2, [r3, #8]
}
 8004700:	bf00      	nop
 8004702:	3714      	adds	r7, #20
 8004704:	46bd      	mov	sp, r7
 8004706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470a:	4770      	bx	lr

0800470c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800470c:	b480      	push	{r7}
 800470e:	b087      	sub	sp, #28
 8004710:	af00      	add	r7, sp, #0
 8004712:	60f8      	str	r0, [r7, #12]
 8004714:	60b9      	str	r1, [r7, #8]
 8004716:	607a      	str	r2, [r7, #4]
 8004718:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	689b      	ldr	r3, [r3, #8]
 800471e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004726:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	021a      	lsls	r2, r3, #8
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	431a      	orrs	r2, r3
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	4313      	orrs	r3, r2
 8004734:	697a      	ldr	r2, [r7, #20]
 8004736:	4313      	orrs	r3, r2
 8004738:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	697a      	ldr	r2, [r7, #20]
 800473e:	609a      	str	r2, [r3, #8]
}
 8004740:	bf00      	nop
 8004742:	371c      	adds	r7, #28
 8004744:	46bd      	mov	sp, r7
 8004746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474a:	4770      	bx	lr

0800474c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800474c:	b480      	push	{r7}
 800474e:	b085      	sub	sp, #20
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
 8004754:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800475c:	2b01      	cmp	r3, #1
 800475e:	d101      	bne.n	8004764 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004760:	2302      	movs	r3, #2
 8004762:	e050      	b.n	8004806 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2201      	movs	r2, #1
 8004768:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2202      	movs	r2, #2
 8004770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	689b      	ldr	r3, [r3, #8]
 8004782:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800478a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800478c:	683b      	ldr	r3, [r7, #0]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	68fa      	ldr	r2, [r7, #12]
 8004792:	4313      	orrs	r3, r2
 8004794:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	68fa      	ldr	r2, [r7, #12]
 800479c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4a1c      	ldr	r2, [pc, #112]	; (8004814 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d018      	beq.n	80047da <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047b0:	d013      	beq.n	80047da <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	4a18      	ldr	r2, [pc, #96]	; (8004818 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d00e      	beq.n	80047da <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a16      	ldr	r2, [pc, #88]	; (800481c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d009      	beq.n	80047da <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4a15      	ldr	r2, [pc, #84]	; (8004820 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d004      	beq.n	80047da <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	4a13      	ldr	r2, [pc, #76]	; (8004824 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d10c      	bne.n	80047f4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80047e0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	685b      	ldr	r3, [r3, #4]
 80047e6:	68ba      	ldr	r2, [r7, #8]
 80047e8:	4313      	orrs	r3, r2
 80047ea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	68ba      	ldr	r2, [r7, #8]
 80047f2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2201      	movs	r2, #1
 80047f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2200      	movs	r2, #0
 8004800:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004804:	2300      	movs	r3, #0
}
 8004806:	4618      	mov	r0, r3
 8004808:	3714      	adds	r7, #20
 800480a:	46bd      	mov	sp, r7
 800480c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004810:	4770      	bx	lr
 8004812:	bf00      	nop
 8004814:	40010000 	.word	0x40010000
 8004818:	40000400 	.word	0x40000400
 800481c:	40000800 	.word	0x40000800
 8004820:	40000c00 	.word	0x40000c00
 8004824:	40014000 	.word	0x40014000

08004828 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004828:	b480      	push	{r7}
 800482a:	b083      	sub	sp, #12
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004830:	bf00      	nop
 8004832:	370c      	adds	r7, #12
 8004834:	46bd      	mov	sp, r7
 8004836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483a:	4770      	bx	lr

0800483c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800483c:	b480      	push	{r7}
 800483e:	b083      	sub	sp, #12
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004844:	bf00      	nop
 8004846:	370c      	adds	r7, #12
 8004848:	46bd      	mov	sp, r7
 800484a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484e:	4770      	bx	lr

08004850 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b082      	sub	sp, #8
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d101      	bne.n	8004862 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	e03f      	b.n	80048e2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004868:	b2db      	uxtb	r3, r3
 800486a:	2b00      	cmp	r3, #0
 800486c:	d106      	bne.n	800487c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2200      	movs	r2, #0
 8004872:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004876:	6878      	ldr	r0, [r7, #4]
 8004878:	f7fd fe7c 	bl	8002574 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2224      	movs	r2, #36	; 0x24
 8004880:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	68da      	ldr	r2, [r3, #12]
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004892:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004894:	6878      	ldr	r0, [r7, #4]
 8004896:	f000 fc4d 	bl	8005134 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	691a      	ldr	r2, [r3, #16]
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80048a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	695a      	ldr	r2, [r3, #20]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80048b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	68da      	ldr	r2, [r3, #12]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80048c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2200      	movs	r2, #0
 80048ce:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2220      	movs	r2, #32
 80048d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2220      	movs	r2, #32
 80048dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80048e0:	2300      	movs	r3, #0
}
 80048e2:	4618      	mov	r0, r3
 80048e4:	3708      	adds	r7, #8
 80048e6:	46bd      	mov	sp, r7
 80048e8:	bd80      	pop	{r7, pc}

080048ea <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048ea:	b580      	push	{r7, lr}
 80048ec:	b08a      	sub	sp, #40	; 0x28
 80048ee:	af02      	add	r7, sp, #8
 80048f0:	60f8      	str	r0, [r7, #12]
 80048f2:	60b9      	str	r1, [r7, #8]
 80048f4:	603b      	str	r3, [r7, #0]
 80048f6:	4613      	mov	r3, r2
 80048f8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80048fa:	2300      	movs	r3, #0
 80048fc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004904:	b2db      	uxtb	r3, r3
 8004906:	2b20      	cmp	r3, #32
 8004908:	d17c      	bne.n	8004a04 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800490a:	68bb      	ldr	r3, [r7, #8]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d002      	beq.n	8004916 <HAL_UART_Transmit+0x2c>
 8004910:	88fb      	ldrh	r3, [r7, #6]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d101      	bne.n	800491a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004916:	2301      	movs	r3, #1
 8004918:	e075      	b.n	8004a06 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004920:	2b01      	cmp	r3, #1
 8004922:	d101      	bne.n	8004928 <HAL_UART_Transmit+0x3e>
 8004924:	2302      	movs	r3, #2
 8004926:	e06e      	b.n	8004a06 <HAL_UART_Transmit+0x11c>
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	2201      	movs	r2, #1
 800492c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2200      	movs	r2, #0
 8004934:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	2221      	movs	r2, #33	; 0x21
 800493a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800493e:	f7fe f817 	bl	8002970 <HAL_GetTick>
 8004942:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	88fa      	ldrh	r2, [r7, #6]
 8004948:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	88fa      	ldrh	r2, [r7, #6]
 800494e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004958:	d108      	bne.n	800496c <HAL_UART_Transmit+0x82>
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	691b      	ldr	r3, [r3, #16]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d104      	bne.n	800496c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004962:	2300      	movs	r3, #0
 8004964:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004966:	68bb      	ldr	r3, [r7, #8]
 8004968:	61bb      	str	r3, [r7, #24]
 800496a:	e003      	b.n	8004974 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800496c:	68bb      	ldr	r3, [r7, #8]
 800496e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004970:	2300      	movs	r3, #0
 8004972:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	2200      	movs	r2, #0
 8004978:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800497c:	e02a      	b.n	80049d4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	9300      	str	r3, [sp, #0]
 8004982:	697b      	ldr	r3, [r7, #20]
 8004984:	2200      	movs	r2, #0
 8004986:	2180      	movs	r1, #128	; 0x80
 8004988:	68f8      	ldr	r0, [r7, #12]
 800498a:	f000 fa3a 	bl	8004e02 <UART_WaitOnFlagUntilTimeout>
 800498e:	4603      	mov	r3, r0
 8004990:	2b00      	cmp	r3, #0
 8004992:	d001      	beq.n	8004998 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004994:	2303      	movs	r3, #3
 8004996:	e036      	b.n	8004a06 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004998:	69fb      	ldr	r3, [r7, #28]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d10b      	bne.n	80049b6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800499e:	69bb      	ldr	r3, [r7, #24]
 80049a0:	881b      	ldrh	r3, [r3, #0]
 80049a2:	461a      	mov	r2, r3
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80049ac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80049ae:	69bb      	ldr	r3, [r7, #24]
 80049b0:	3302      	adds	r3, #2
 80049b2:	61bb      	str	r3, [r7, #24]
 80049b4:	e007      	b.n	80049c6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80049b6:	69fb      	ldr	r3, [r7, #28]
 80049b8:	781a      	ldrb	r2, [r3, #0]
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80049c0:	69fb      	ldr	r3, [r7, #28]
 80049c2:	3301      	adds	r3, #1
 80049c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80049ca:	b29b      	uxth	r3, r3
 80049cc:	3b01      	subs	r3, #1
 80049ce:	b29a      	uxth	r2, r3
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80049d8:	b29b      	uxth	r3, r3
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d1cf      	bne.n	800497e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	9300      	str	r3, [sp, #0]
 80049e2:	697b      	ldr	r3, [r7, #20]
 80049e4:	2200      	movs	r2, #0
 80049e6:	2140      	movs	r1, #64	; 0x40
 80049e8:	68f8      	ldr	r0, [r7, #12]
 80049ea:	f000 fa0a 	bl	8004e02 <UART_WaitOnFlagUntilTimeout>
 80049ee:	4603      	mov	r3, r0
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d001      	beq.n	80049f8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80049f4:	2303      	movs	r3, #3
 80049f6:	e006      	b.n	8004a06 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	2220      	movs	r2, #32
 80049fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004a00:	2300      	movs	r3, #0
 8004a02:	e000      	b.n	8004a06 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004a04:	2302      	movs	r3, #2
  }
}
 8004a06:	4618      	mov	r0, r3
 8004a08:	3720      	adds	r7, #32
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	bd80      	pop	{r7, pc}

08004a0e <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8004a0e:	b580      	push	{r7, lr}
 8004a10:	b090      	sub	sp, #64	; 0x40
 8004a12:	af00      	add	r7, sp, #0
 8004a14:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004a16:	2300      	movs	r3, #0
 8004a18:	63fb      	str	r3, [r7, #60]	; 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	695b      	ldr	r3, [r3, #20]
 8004a20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a24:	2b80      	cmp	r3, #128	; 0x80
 8004a26:	bf0c      	ite	eq
 8004a28:	2301      	moveq	r3, #1
 8004a2a:	2300      	movne	r3, #0
 8004a2c:	b2db      	uxtb	r3, r3
 8004a2e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a36:	b2db      	uxtb	r3, r3
 8004a38:	2b21      	cmp	r3, #33	; 0x21
 8004a3a:	d128      	bne.n	8004a8e <HAL_UART_DMAStop+0x80>
 8004a3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d025      	beq.n	8004a8e <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	3314      	adds	r3, #20
 8004a48:	627b      	str	r3, [r7, #36]	; 0x24
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a4c:	e853 3f00 	ldrex	r3, [r3]
 8004a50:	623b      	str	r3, [r7, #32]
   return(result);
 8004a52:	6a3b      	ldr	r3, [r7, #32]
 8004a54:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a58:	63bb      	str	r3, [r7, #56]	; 0x38
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	3314      	adds	r3, #20
 8004a60:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004a62:	633a      	str	r2, [r7, #48]	; 0x30
 8004a64:	62fb      	str	r3, [r7, #44]	; 0x2c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a66:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004a68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004a6a:	e841 2300 	strex	r3, r2, [r1]
 8004a6e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d1e5      	bne.n	8004a42 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d004      	beq.n	8004a88 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a82:	4618      	mov	r0, r3
 8004a84:	f7fe fb7f 	bl	8003186 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8004a88:	6878      	ldr	r0, [r7, #4]
 8004a8a:	f000 fac7 	bl	800501c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	695b      	ldr	r3, [r3, #20]
 8004a94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a98:	2b40      	cmp	r3, #64	; 0x40
 8004a9a:	bf0c      	ite	eq
 8004a9c:	2301      	moveq	r3, #1
 8004a9e:	2300      	movne	r3, #0
 8004aa0:	b2db      	uxtb	r3, r3
 8004aa2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004aaa:	b2db      	uxtb	r3, r3
 8004aac:	2b22      	cmp	r3, #34	; 0x22
 8004aae:	d128      	bne.n	8004b02 <HAL_UART_DMAStop+0xf4>
 8004ab0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d025      	beq.n	8004b02 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	3314      	adds	r3, #20
 8004abc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004abe:	693b      	ldr	r3, [r7, #16]
 8004ac0:	e853 3f00 	ldrex	r3, [r3]
 8004ac4:	60fb      	str	r3, [r7, #12]
   return(result);
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004acc:	637b      	str	r3, [r7, #52]	; 0x34
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	3314      	adds	r3, #20
 8004ad4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004ad6:	61fa      	str	r2, [r7, #28]
 8004ad8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ada:	69b9      	ldr	r1, [r7, #24]
 8004adc:	69fa      	ldr	r2, [r7, #28]
 8004ade:	e841 2300 	strex	r3, r2, [r1]
 8004ae2:	617b      	str	r3, [r7, #20]
   return(result);
 8004ae4:	697b      	ldr	r3, [r7, #20]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d1e5      	bne.n	8004ab6 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d004      	beq.n	8004afc <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004af6:	4618      	mov	r0, r3
 8004af8:	f7fe fb45 	bl	8003186 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8004afc:	6878      	ldr	r0, [r7, #4]
 8004afe:	f000 fab5 	bl	800506c <UART_EndRxTransfer>
  }

  return HAL_OK;
 8004b02:	2300      	movs	r3, #0
}
 8004b04:	4618      	mov	r0, r3
 8004b06:	3740      	adds	r7, #64	; 0x40
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	bd80      	pop	{r7, pc}

08004b0c <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b08c      	sub	sp, #48	; 0x30
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	60f8      	str	r0, [r7, #12]
 8004b14:	60b9      	str	r1, [r7, #8]
 8004b16:	4613      	mov	r3, r2
 8004b18:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004b20:	b2db      	uxtb	r3, r3
 8004b22:	2b20      	cmp	r3, #32
 8004b24:	d152      	bne.n	8004bcc <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d002      	beq.n	8004b32 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8004b2c:	88fb      	ldrh	r3, [r7, #6]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d101      	bne.n	8004b36 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8004b32:	2301      	movs	r3, #1
 8004b34:	e04b      	b.n	8004bce <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b3c:	2b01      	cmp	r3, #1
 8004b3e:	d101      	bne.n	8004b44 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8004b40:	2302      	movs	r3, #2
 8004b42:	e044      	b.n	8004bce <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	2201      	movs	r2, #1
 8004b48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	2201      	movs	r2, #1
 8004b50:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8004b52:	88fb      	ldrh	r3, [r7, #6]
 8004b54:	461a      	mov	r2, r3
 8004b56:	68b9      	ldr	r1, [r7, #8]
 8004b58:	68f8      	ldr	r0, [r7, #12]
 8004b5a:	f000 f9c1 	bl	8004ee0 <UART_Start_Receive_DMA>
 8004b5e:	4603      	mov	r3, r0
 8004b60:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8004b64:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d12c      	bne.n	8004bc6 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b70:	2b01      	cmp	r3, #1
 8004b72:	d125      	bne.n	8004bc0 <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004b74:	2300      	movs	r3, #0
 8004b76:	613b      	str	r3, [r7, #16]
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	613b      	str	r3, [r7, #16]
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	613b      	str	r3, [r7, #16]
 8004b88:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	330c      	adds	r3, #12
 8004b90:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b92:	69bb      	ldr	r3, [r7, #24]
 8004b94:	e853 3f00 	ldrex	r3, [r3]
 8004b98:	617b      	str	r3, [r7, #20]
   return(result);
 8004b9a:	697b      	ldr	r3, [r7, #20]
 8004b9c:	f043 0310 	orr.w	r3, r3, #16
 8004ba0:	62bb      	str	r3, [r7, #40]	; 0x28
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	330c      	adds	r3, #12
 8004ba8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004baa:	627a      	str	r2, [r7, #36]	; 0x24
 8004bac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bae:	6a39      	ldr	r1, [r7, #32]
 8004bb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bb2:	e841 2300 	strex	r3, r2, [r1]
 8004bb6:	61fb      	str	r3, [r7, #28]
   return(result);
 8004bb8:	69fb      	ldr	r3, [r7, #28]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d1e5      	bne.n	8004b8a <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 8004bbe:	e002      	b.n	8004bc6 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8004bc6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004bca:	e000      	b.n	8004bce <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 8004bcc:	2302      	movs	r3, #2
  }
}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	3730      	adds	r7, #48	; 0x30
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd80      	pop	{r7, pc}

08004bd6 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004bd6:	b480      	push	{r7}
 8004bd8:	b083      	sub	sp, #12
 8004bda:	af00      	add	r7, sp, #0
 8004bdc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004bde:	bf00      	nop
 8004be0:	370c      	adds	r7, #12
 8004be2:	46bd      	mov	sp, r7
 8004be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be8:	4770      	bx	lr

08004bea <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004bea:	b480      	push	{r7}
 8004bec:	b083      	sub	sp, #12
 8004bee:	af00      	add	r7, sp, #0
 8004bf0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004bf2:	bf00      	nop
 8004bf4:	370c      	adds	r7, #12
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfc:	4770      	bx	lr

08004bfe <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004bfe:	b480      	push	{r7}
 8004c00:	b083      	sub	sp, #12
 8004c02:	af00      	add	r7, sp, #0
 8004c04:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004c06:	bf00      	nop
 8004c08:	370c      	adds	r7, #12
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c10:	4770      	bx	lr

08004c12 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004c12:	b580      	push	{r7, lr}
 8004c14:	b09c      	sub	sp, #112	; 0x70
 8004c16:	af00      	add	r7, sp, #0
 8004c18:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c1e:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d172      	bne.n	8004d14 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004c2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c30:	2200      	movs	r2, #0
 8004c32:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004c34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	330c      	adds	r3, #12
 8004c3a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c3c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c3e:	e853 3f00 	ldrex	r3, [r3]
 8004c42:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004c44:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c46:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c4a:	66bb      	str	r3, [r7, #104]	; 0x68
 8004c4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	330c      	adds	r3, #12
 8004c52:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004c54:	65ba      	str	r2, [r7, #88]	; 0x58
 8004c56:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c58:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004c5a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004c5c:	e841 2300 	strex	r3, r2, [r1]
 8004c60:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004c62:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d1e5      	bne.n	8004c34 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c68:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	3314      	adds	r3, #20
 8004c6e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c72:	e853 3f00 	ldrex	r3, [r3]
 8004c76:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004c78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c7a:	f023 0301 	bic.w	r3, r3, #1
 8004c7e:	667b      	str	r3, [r7, #100]	; 0x64
 8004c80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	3314      	adds	r3, #20
 8004c86:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004c88:	647a      	str	r2, [r7, #68]	; 0x44
 8004c8a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c8c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004c8e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004c90:	e841 2300 	strex	r3, r2, [r1]
 8004c94:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004c96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d1e5      	bne.n	8004c68 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	3314      	adds	r3, #20
 8004ca2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ca6:	e853 3f00 	ldrex	r3, [r3]
 8004caa:	623b      	str	r3, [r7, #32]
   return(result);
 8004cac:	6a3b      	ldr	r3, [r7, #32]
 8004cae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004cb2:	663b      	str	r3, [r7, #96]	; 0x60
 8004cb4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	3314      	adds	r3, #20
 8004cba:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004cbc:	633a      	str	r2, [r7, #48]	; 0x30
 8004cbe:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cc0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004cc2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004cc4:	e841 2300 	strex	r3, r2, [r1]
 8004cc8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004cca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d1e5      	bne.n	8004c9c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004cd0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004cd2:	2220      	movs	r2, #32
 8004cd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004cda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cdc:	2b01      	cmp	r3, #1
 8004cde:	d119      	bne.n	8004d14 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ce0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	330c      	adds	r3, #12
 8004ce6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ce8:	693b      	ldr	r3, [r7, #16]
 8004cea:	e853 3f00 	ldrex	r3, [r3]
 8004cee:	60fb      	str	r3, [r7, #12]
   return(result);
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	f023 0310 	bic.w	r3, r3, #16
 8004cf6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004cf8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	330c      	adds	r3, #12
 8004cfe:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004d00:	61fa      	str	r2, [r7, #28]
 8004d02:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d04:	69b9      	ldr	r1, [r7, #24]
 8004d06:	69fa      	ldr	r2, [r7, #28]
 8004d08:	e841 2300 	strex	r3, r2, [r1]
 8004d0c:	617b      	str	r3, [r7, #20]
   return(result);
 8004d0e:	697b      	ldr	r3, [r7, #20]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d1e5      	bne.n	8004ce0 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d18:	2b01      	cmp	r3, #1
 8004d1a:	d106      	bne.n	8004d2a <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004d1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d1e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004d20:	4619      	mov	r1, r3
 8004d22:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004d24:	f7fd faf0 	bl	8002308 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004d28:	e002      	b.n	8004d30 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8004d2a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004d2c:	f7ff ff53 	bl	8004bd6 <HAL_UART_RxCpltCallback>
}
 8004d30:	bf00      	nop
 8004d32:	3770      	adds	r7, #112	; 0x70
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bd80      	pop	{r7, pc}

08004d38 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b084      	sub	sp, #16
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d44:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d4a:	2b01      	cmp	r3, #1
 8004d4c:	d108      	bne.n	8004d60 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004d52:	085b      	lsrs	r3, r3, #1
 8004d54:	b29b      	uxth	r3, r3
 8004d56:	4619      	mov	r1, r3
 8004d58:	68f8      	ldr	r0, [r7, #12]
 8004d5a:	f7fd fad5 	bl	8002308 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004d5e:	e002      	b.n	8004d66 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8004d60:	68f8      	ldr	r0, [r7, #12]
 8004d62:	f7ff ff42 	bl	8004bea <HAL_UART_RxHalfCpltCallback>
}
 8004d66:	bf00      	nop
 8004d68:	3710      	adds	r7, #16
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bd80      	pop	{r7, pc}

08004d6e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004d6e:	b580      	push	{r7, lr}
 8004d70:	b084      	sub	sp, #16
 8004d72:	af00      	add	r7, sp, #0
 8004d74:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004d76:	2300      	movs	r3, #0
 8004d78:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d7e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	695b      	ldr	r3, [r3, #20]
 8004d86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d8a:	2b80      	cmp	r3, #128	; 0x80
 8004d8c:	bf0c      	ite	eq
 8004d8e:	2301      	moveq	r3, #1
 8004d90:	2300      	movne	r3, #0
 8004d92:	b2db      	uxtb	r3, r3
 8004d94:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004d96:	68bb      	ldr	r3, [r7, #8]
 8004d98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d9c:	b2db      	uxtb	r3, r3
 8004d9e:	2b21      	cmp	r3, #33	; 0x21
 8004da0:	d108      	bne.n	8004db4 <UART_DMAError+0x46>
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d005      	beq.n	8004db4 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004da8:	68bb      	ldr	r3, [r7, #8]
 8004daa:	2200      	movs	r2, #0
 8004dac:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8004dae:	68b8      	ldr	r0, [r7, #8]
 8004db0:	f000 f934 	bl	800501c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	695b      	ldr	r3, [r3, #20]
 8004dba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dbe:	2b40      	cmp	r3, #64	; 0x40
 8004dc0:	bf0c      	ite	eq
 8004dc2:	2301      	moveq	r3, #1
 8004dc4:	2300      	movne	r3, #0
 8004dc6:	b2db      	uxtb	r3, r3
 8004dc8:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004dca:	68bb      	ldr	r3, [r7, #8]
 8004dcc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004dd0:	b2db      	uxtb	r3, r3
 8004dd2:	2b22      	cmp	r3, #34	; 0x22
 8004dd4:	d108      	bne.n	8004de8 <UART_DMAError+0x7a>
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d005      	beq.n	8004de8 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004ddc:	68bb      	ldr	r3, [r7, #8]
 8004dde:	2200      	movs	r2, #0
 8004de0:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8004de2:	68b8      	ldr	r0, [r7, #8]
 8004de4:	f000 f942 	bl	800506c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004de8:	68bb      	ldr	r3, [r7, #8]
 8004dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dec:	f043 0210 	orr.w	r2, r3, #16
 8004df0:	68bb      	ldr	r3, [r7, #8]
 8004df2:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004df4:	68b8      	ldr	r0, [r7, #8]
 8004df6:	f7ff ff02 	bl	8004bfe <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004dfa:	bf00      	nop
 8004dfc:	3710      	adds	r7, #16
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd80      	pop	{r7, pc}

08004e02 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004e02:	b580      	push	{r7, lr}
 8004e04:	b090      	sub	sp, #64	; 0x40
 8004e06:	af00      	add	r7, sp, #0
 8004e08:	60f8      	str	r0, [r7, #12]
 8004e0a:	60b9      	str	r1, [r7, #8]
 8004e0c:	603b      	str	r3, [r7, #0]
 8004e0e:	4613      	mov	r3, r2
 8004e10:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e12:	e050      	b.n	8004eb6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e14:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004e16:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004e1a:	d04c      	beq.n	8004eb6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004e1c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d007      	beq.n	8004e32 <UART_WaitOnFlagUntilTimeout+0x30>
 8004e22:	f7fd fda5 	bl	8002970 <HAL_GetTick>
 8004e26:	4602      	mov	r2, r0
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	1ad3      	subs	r3, r2, r3
 8004e2c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004e2e:	429a      	cmp	r2, r3
 8004e30:	d241      	bcs.n	8004eb6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	330c      	adds	r3, #12
 8004e38:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e3c:	e853 3f00 	ldrex	r3, [r3]
 8004e40:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e44:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004e48:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	330c      	adds	r3, #12
 8004e50:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004e52:	637a      	str	r2, [r7, #52]	; 0x34
 8004e54:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e56:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004e58:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004e5a:	e841 2300 	strex	r3, r2, [r1]
 8004e5e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004e60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d1e5      	bne.n	8004e32 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	3314      	adds	r3, #20
 8004e6c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e6e:	697b      	ldr	r3, [r7, #20]
 8004e70:	e853 3f00 	ldrex	r3, [r3]
 8004e74:	613b      	str	r3, [r7, #16]
   return(result);
 8004e76:	693b      	ldr	r3, [r7, #16]
 8004e78:	f023 0301 	bic.w	r3, r3, #1
 8004e7c:	63bb      	str	r3, [r7, #56]	; 0x38
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	3314      	adds	r3, #20
 8004e84:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004e86:	623a      	str	r2, [r7, #32]
 8004e88:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e8a:	69f9      	ldr	r1, [r7, #28]
 8004e8c:	6a3a      	ldr	r2, [r7, #32]
 8004e8e:	e841 2300 	strex	r3, r2, [r1]
 8004e92:	61bb      	str	r3, [r7, #24]
   return(result);
 8004e94:	69bb      	ldr	r3, [r7, #24]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d1e5      	bne.n	8004e66 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	2220      	movs	r2, #32
 8004e9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	2220      	movs	r2, #32
 8004ea6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	2200      	movs	r2, #0
 8004eae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004eb2:	2303      	movs	r3, #3
 8004eb4:	e00f      	b.n	8004ed6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	681a      	ldr	r2, [r3, #0]
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	4013      	ands	r3, r2
 8004ec0:	68ba      	ldr	r2, [r7, #8]
 8004ec2:	429a      	cmp	r2, r3
 8004ec4:	bf0c      	ite	eq
 8004ec6:	2301      	moveq	r3, #1
 8004ec8:	2300      	movne	r3, #0
 8004eca:	b2db      	uxtb	r3, r3
 8004ecc:	461a      	mov	r2, r3
 8004ece:	79fb      	ldrb	r3, [r7, #7]
 8004ed0:	429a      	cmp	r2, r3
 8004ed2:	d09f      	beq.n	8004e14 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004ed4:	2300      	movs	r3, #0
}
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	3740      	adds	r7, #64	; 0x40
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bd80      	pop	{r7, pc}
	...

08004ee0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b098      	sub	sp, #96	; 0x60
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	60f8      	str	r0, [r7, #12]
 8004ee8:	60b9      	str	r1, [r7, #8]
 8004eea:	4613      	mov	r3, r2
 8004eec:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8004eee:	68ba      	ldr	r2, [r7, #8]
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	88fa      	ldrh	r2, [r7, #6]
 8004ef8:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	2200      	movs	r2, #0
 8004efe:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	2222      	movs	r2, #34	; 0x22
 8004f04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f0c:	4a40      	ldr	r2, [pc, #256]	; (8005010 <UART_Start_Receive_DMA+0x130>)
 8004f0e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f14:	4a3f      	ldr	r2, [pc, #252]	; (8005014 <UART_Start_Receive_DMA+0x134>)
 8004f16:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f1c:	4a3e      	ldr	r2, [pc, #248]	; (8005018 <UART_Start_Receive_DMA+0x138>)
 8004f1e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f24:	2200      	movs	r2, #0
 8004f26:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004f28:	f107 0308 	add.w	r3, r7, #8
 8004f2c:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	3304      	adds	r3, #4
 8004f38:	4619      	mov	r1, r3
 8004f3a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004f3c:	681a      	ldr	r2, [r3, #0]
 8004f3e:	88fb      	ldrh	r3, [r7, #6]
 8004f40:	f7fe f8c9 	bl	80030d6 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004f44:	2300      	movs	r3, #0
 8004f46:	613b      	str	r3, [r7, #16]
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	613b      	str	r3, [r7, #16]
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	613b      	str	r3, [r7, #16]
 8004f58:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	691b      	ldr	r3, [r3, #16]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d019      	beq.n	8004f9e <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	330c      	adds	r3, #12
 8004f70:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f72:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004f74:	e853 3f00 	ldrex	r3, [r3]
 8004f78:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004f7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f80:	65bb      	str	r3, [r7, #88]	; 0x58
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	330c      	adds	r3, #12
 8004f88:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004f8a:	64fa      	str	r2, [r7, #76]	; 0x4c
 8004f8c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f8e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8004f90:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004f92:	e841 2300 	strex	r3, r2, [r1]
 8004f96:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8004f98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d1e5      	bne.n	8004f6a <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	3314      	adds	r3, #20
 8004fa4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fa8:	e853 3f00 	ldrex	r3, [r3]
 8004fac:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004fae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fb0:	f043 0301 	orr.w	r3, r3, #1
 8004fb4:	657b      	str	r3, [r7, #84]	; 0x54
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	3314      	adds	r3, #20
 8004fbc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004fbe:	63ba      	str	r2, [r7, #56]	; 0x38
 8004fc0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fc2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004fc4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004fc6:	e841 2300 	strex	r3, r2, [r1]
 8004fca:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004fcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d1e5      	bne.n	8004f9e <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	3314      	adds	r3, #20
 8004fd8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fda:	69bb      	ldr	r3, [r7, #24]
 8004fdc:	e853 3f00 	ldrex	r3, [r3]
 8004fe0:	617b      	str	r3, [r7, #20]
   return(result);
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004fe8:	653b      	str	r3, [r7, #80]	; 0x50
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	3314      	adds	r3, #20
 8004ff0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004ff2:	627a      	str	r2, [r7, #36]	; 0x24
 8004ff4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ff6:	6a39      	ldr	r1, [r7, #32]
 8004ff8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ffa:	e841 2300 	strex	r3, r2, [r1]
 8004ffe:	61fb      	str	r3, [r7, #28]
   return(result);
 8005000:	69fb      	ldr	r3, [r7, #28]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d1e5      	bne.n	8004fd2 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8005006:	2300      	movs	r3, #0
}
 8005008:	4618      	mov	r0, r3
 800500a:	3760      	adds	r7, #96	; 0x60
 800500c:	46bd      	mov	sp, r7
 800500e:	bd80      	pop	{r7, pc}
 8005010:	08004c13 	.word	0x08004c13
 8005014:	08004d39 	.word	0x08004d39
 8005018:	08004d6f 	.word	0x08004d6f

0800501c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800501c:	b480      	push	{r7}
 800501e:	b089      	sub	sp, #36	; 0x24
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	330c      	adds	r3, #12
 800502a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	e853 3f00 	ldrex	r3, [r3]
 8005032:	60bb      	str	r3, [r7, #8]
   return(result);
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800503a:	61fb      	str	r3, [r7, #28]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	330c      	adds	r3, #12
 8005042:	69fa      	ldr	r2, [r7, #28]
 8005044:	61ba      	str	r2, [r7, #24]
 8005046:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005048:	6979      	ldr	r1, [r7, #20]
 800504a:	69ba      	ldr	r2, [r7, #24]
 800504c:	e841 2300 	strex	r3, r2, [r1]
 8005050:	613b      	str	r3, [r7, #16]
   return(result);
 8005052:	693b      	ldr	r3, [r7, #16]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d1e5      	bne.n	8005024 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2220      	movs	r2, #32
 800505c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8005060:	bf00      	nop
 8005062:	3724      	adds	r7, #36	; 0x24
 8005064:	46bd      	mov	sp, r7
 8005066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506a:	4770      	bx	lr

0800506c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800506c:	b480      	push	{r7}
 800506e:	b095      	sub	sp, #84	; 0x54
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	330c      	adds	r3, #12
 800507a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800507c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800507e:	e853 3f00 	ldrex	r3, [r3]
 8005082:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005084:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005086:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800508a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	330c      	adds	r3, #12
 8005092:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005094:	643a      	str	r2, [r7, #64]	; 0x40
 8005096:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005098:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800509a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800509c:	e841 2300 	strex	r3, r2, [r1]
 80050a0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80050a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d1e5      	bne.n	8005074 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	3314      	adds	r3, #20
 80050ae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050b0:	6a3b      	ldr	r3, [r7, #32]
 80050b2:	e853 3f00 	ldrex	r3, [r3]
 80050b6:	61fb      	str	r3, [r7, #28]
   return(result);
 80050b8:	69fb      	ldr	r3, [r7, #28]
 80050ba:	f023 0301 	bic.w	r3, r3, #1
 80050be:	64bb      	str	r3, [r7, #72]	; 0x48
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	3314      	adds	r3, #20
 80050c6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80050c8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80050ca:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050cc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80050ce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80050d0:	e841 2300 	strex	r3, r2, [r1]
 80050d4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80050d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d1e5      	bne.n	80050a8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050e0:	2b01      	cmp	r3, #1
 80050e2:	d119      	bne.n	8005118 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	330c      	adds	r3, #12
 80050ea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	e853 3f00 	ldrex	r3, [r3]
 80050f2:	60bb      	str	r3, [r7, #8]
   return(result);
 80050f4:	68bb      	ldr	r3, [r7, #8]
 80050f6:	f023 0310 	bic.w	r3, r3, #16
 80050fa:	647b      	str	r3, [r7, #68]	; 0x44
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	330c      	adds	r3, #12
 8005102:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005104:	61ba      	str	r2, [r7, #24]
 8005106:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005108:	6979      	ldr	r1, [r7, #20]
 800510a:	69ba      	ldr	r2, [r7, #24]
 800510c:	e841 2300 	strex	r3, r2, [r1]
 8005110:	613b      	str	r3, [r7, #16]
   return(result);
 8005112:	693b      	ldr	r3, [r7, #16]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d1e5      	bne.n	80050e4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2220      	movs	r2, #32
 800511c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2200      	movs	r2, #0
 8005124:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005126:	bf00      	nop
 8005128:	3754      	adds	r7, #84	; 0x54
 800512a:	46bd      	mov	sp, r7
 800512c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005130:	4770      	bx	lr
	...

08005134 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005134:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005138:	b0c0      	sub	sp, #256	; 0x100
 800513a:	af00      	add	r7, sp, #0
 800513c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005140:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	691b      	ldr	r3, [r3, #16]
 8005148:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800514c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005150:	68d9      	ldr	r1, [r3, #12]
 8005152:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005156:	681a      	ldr	r2, [r3, #0]
 8005158:	ea40 0301 	orr.w	r3, r0, r1
 800515c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800515e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005162:	689a      	ldr	r2, [r3, #8]
 8005164:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005168:	691b      	ldr	r3, [r3, #16]
 800516a:	431a      	orrs	r2, r3
 800516c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005170:	695b      	ldr	r3, [r3, #20]
 8005172:	431a      	orrs	r2, r3
 8005174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005178:	69db      	ldr	r3, [r3, #28]
 800517a:	4313      	orrs	r3, r2
 800517c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005180:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	68db      	ldr	r3, [r3, #12]
 8005188:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800518c:	f021 010c 	bic.w	r1, r1, #12
 8005190:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005194:	681a      	ldr	r2, [r3, #0]
 8005196:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800519a:	430b      	orrs	r3, r1
 800519c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800519e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	695b      	ldr	r3, [r3, #20]
 80051a6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80051aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051ae:	6999      	ldr	r1, [r3, #24]
 80051b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051b4:	681a      	ldr	r2, [r3, #0]
 80051b6:	ea40 0301 	orr.w	r3, r0, r1
 80051ba:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80051bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051c0:	681a      	ldr	r2, [r3, #0]
 80051c2:	4b8f      	ldr	r3, [pc, #572]	; (8005400 <UART_SetConfig+0x2cc>)
 80051c4:	429a      	cmp	r2, r3
 80051c6:	d005      	beq.n	80051d4 <UART_SetConfig+0xa0>
 80051c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051cc:	681a      	ldr	r2, [r3, #0]
 80051ce:	4b8d      	ldr	r3, [pc, #564]	; (8005404 <UART_SetConfig+0x2d0>)
 80051d0:	429a      	cmp	r2, r3
 80051d2:	d104      	bne.n	80051de <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80051d4:	f7fe fee2 	bl	8003f9c <HAL_RCC_GetPCLK2Freq>
 80051d8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80051dc:	e003      	b.n	80051e6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80051de:	f7fe fec9 	bl	8003f74 <HAL_RCC_GetPCLK1Freq>
 80051e2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80051e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051ea:	69db      	ldr	r3, [r3, #28]
 80051ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80051f0:	f040 810c 	bne.w	800540c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80051f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80051f8:	2200      	movs	r2, #0
 80051fa:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80051fe:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005202:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005206:	4622      	mov	r2, r4
 8005208:	462b      	mov	r3, r5
 800520a:	1891      	adds	r1, r2, r2
 800520c:	65b9      	str	r1, [r7, #88]	; 0x58
 800520e:	415b      	adcs	r3, r3
 8005210:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005212:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005216:	4621      	mov	r1, r4
 8005218:	eb12 0801 	adds.w	r8, r2, r1
 800521c:	4629      	mov	r1, r5
 800521e:	eb43 0901 	adc.w	r9, r3, r1
 8005222:	f04f 0200 	mov.w	r2, #0
 8005226:	f04f 0300 	mov.w	r3, #0
 800522a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800522e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005232:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005236:	4690      	mov	r8, r2
 8005238:	4699      	mov	r9, r3
 800523a:	4623      	mov	r3, r4
 800523c:	eb18 0303 	adds.w	r3, r8, r3
 8005240:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005244:	462b      	mov	r3, r5
 8005246:	eb49 0303 	adc.w	r3, r9, r3
 800524a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800524e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005252:	685b      	ldr	r3, [r3, #4]
 8005254:	2200      	movs	r2, #0
 8005256:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800525a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800525e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005262:	460b      	mov	r3, r1
 8005264:	18db      	adds	r3, r3, r3
 8005266:	653b      	str	r3, [r7, #80]	; 0x50
 8005268:	4613      	mov	r3, r2
 800526a:	eb42 0303 	adc.w	r3, r2, r3
 800526e:	657b      	str	r3, [r7, #84]	; 0x54
 8005270:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005274:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005278:	f7fb fd1e 	bl	8000cb8 <__aeabi_uldivmod>
 800527c:	4602      	mov	r2, r0
 800527e:	460b      	mov	r3, r1
 8005280:	4b61      	ldr	r3, [pc, #388]	; (8005408 <UART_SetConfig+0x2d4>)
 8005282:	fba3 2302 	umull	r2, r3, r3, r2
 8005286:	095b      	lsrs	r3, r3, #5
 8005288:	011c      	lsls	r4, r3, #4
 800528a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800528e:	2200      	movs	r2, #0
 8005290:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005294:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005298:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800529c:	4642      	mov	r2, r8
 800529e:	464b      	mov	r3, r9
 80052a0:	1891      	adds	r1, r2, r2
 80052a2:	64b9      	str	r1, [r7, #72]	; 0x48
 80052a4:	415b      	adcs	r3, r3
 80052a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80052a8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80052ac:	4641      	mov	r1, r8
 80052ae:	eb12 0a01 	adds.w	sl, r2, r1
 80052b2:	4649      	mov	r1, r9
 80052b4:	eb43 0b01 	adc.w	fp, r3, r1
 80052b8:	f04f 0200 	mov.w	r2, #0
 80052bc:	f04f 0300 	mov.w	r3, #0
 80052c0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80052c4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80052c8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80052cc:	4692      	mov	sl, r2
 80052ce:	469b      	mov	fp, r3
 80052d0:	4643      	mov	r3, r8
 80052d2:	eb1a 0303 	adds.w	r3, sl, r3
 80052d6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80052da:	464b      	mov	r3, r9
 80052dc:	eb4b 0303 	adc.w	r3, fp, r3
 80052e0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80052e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	2200      	movs	r2, #0
 80052ec:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80052f0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80052f4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80052f8:	460b      	mov	r3, r1
 80052fa:	18db      	adds	r3, r3, r3
 80052fc:	643b      	str	r3, [r7, #64]	; 0x40
 80052fe:	4613      	mov	r3, r2
 8005300:	eb42 0303 	adc.w	r3, r2, r3
 8005304:	647b      	str	r3, [r7, #68]	; 0x44
 8005306:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800530a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800530e:	f7fb fcd3 	bl	8000cb8 <__aeabi_uldivmod>
 8005312:	4602      	mov	r2, r0
 8005314:	460b      	mov	r3, r1
 8005316:	4611      	mov	r1, r2
 8005318:	4b3b      	ldr	r3, [pc, #236]	; (8005408 <UART_SetConfig+0x2d4>)
 800531a:	fba3 2301 	umull	r2, r3, r3, r1
 800531e:	095b      	lsrs	r3, r3, #5
 8005320:	2264      	movs	r2, #100	; 0x64
 8005322:	fb02 f303 	mul.w	r3, r2, r3
 8005326:	1acb      	subs	r3, r1, r3
 8005328:	00db      	lsls	r3, r3, #3
 800532a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800532e:	4b36      	ldr	r3, [pc, #216]	; (8005408 <UART_SetConfig+0x2d4>)
 8005330:	fba3 2302 	umull	r2, r3, r3, r2
 8005334:	095b      	lsrs	r3, r3, #5
 8005336:	005b      	lsls	r3, r3, #1
 8005338:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800533c:	441c      	add	r4, r3
 800533e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005342:	2200      	movs	r2, #0
 8005344:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005348:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800534c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005350:	4642      	mov	r2, r8
 8005352:	464b      	mov	r3, r9
 8005354:	1891      	adds	r1, r2, r2
 8005356:	63b9      	str	r1, [r7, #56]	; 0x38
 8005358:	415b      	adcs	r3, r3
 800535a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800535c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005360:	4641      	mov	r1, r8
 8005362:	1851      	adds	r1, r2, r1
 8005364:	6339      	str	r1, [r7, #48]	; 0x30
 8005366:	4649      	mov	r1, r9
 8005368:	414b      	adcs	r3, r1
 800536a:	637b      	str	r3, [r7, #52]	; 0x34
 800536c:	f04f 0200 	mov.w	r2, #0
 8005370:	f04f 0300 	mov.w	r3, #0
 8005374:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005378:	4659      	mov	r1, fp
 800537a:	00cb      	lsls	r3, r1, #3
 800537c:	4651      	mov	r1, sl
 800537e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005382:	4651      	mov	r1, sl
 8005384:	00ca      	lsls	r2, r1, #3
 8005386:	4610      	mov	r0, r2
 8005388:	4619      	mov	r1, r3
 800538a:	4603      	mov	r3, r0
 800538c:	4642      	mov	r2, r8
 800538e:	189b      	adds	r3, r3, r2
 8005390:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005394:	464b      	mov	r3, r9
 8005396:	460a      	mov	r2, r1
 8005398:	eb42 0303 	adc.w	r3, r2, r3
 800539c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80053a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	2200      	movs	r2, #0
 80053a8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80053ac:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80053b0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80053b4:	460b      	mov	r3, r1
 80053b6:	18db      	adds	r3, r3, r3
 80053b8:	62bb      	str	r3, [r7, #40]	; 0x28
 80053ba:	4613      	mov	r3, r2
 80053bc:	eb42 0303 	adc.w	r3, r2, r3
 80053c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80053c2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80053c6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80053ca:	f7fb fc75 	bl	8000cb8 <__aeabi_uldivmod>
 80053ce:	4602      	mov	r2, r0
 80053d0:	460b      	mov	r3, r1
 80053d2:	4b0d      	ldr	r3, [pc, #52]	; (8005408 <UART_SetConfig+0x2d4>)
 80053d4:	fba3 1302 	umull	r1, r3, r3, r2
 80053d8:	095b      	lsrs	r3, r3, #5
 80053da:	2164      	movs	r1, #100	; 0x64
 80053dc:	fb01 f303 	mul.w	r3, r1, r3
 80053e0:	1ad3      	subs	r3, r2, r3
 80053e2:	00db      	lsls	r3, r3, #3
 80053e4:	3332      	adds	r3, #50	; 0x32
 80053e6:	4a08      	ldr	r2, [pc, #32]	; (8005408 <UART_SetConfig+0x2d4>)
 80053e8:	fba2 2303 	umull	r2, r3, r2, r3
 80053ec:	095b      	lsrs	r3, r3, #5
 80053ee:	f003 0207 	and.w	r2, r3, #7
 80053f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4422      	add	r2, r4
 80053fa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80053fc:	e106      	b.n	800560c <UART_SetConfig+0x4d8>
 80053fe:	bf00      	nop
 8005400:	40011000 	.word	0x40011000
 8005404:	40011400 	.word	0x40011400
 8005408:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800540c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005410:	2200      	movs	r2, #0
 8005412:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005416:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800541a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800541e:	4642      	mov	r2, r8
 8005420:	464b      	mov	r3, r9
 8005422:	1891      	adds	r1, r2, r2
 8005424:	6239      	str	r1, [r7, #32]
 8005426:	415b      	adcs	r3, r3
 8005428:	627b      	str	r3, [r7, #36]	; 0x24
 800542a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800542e:	4641      	mov	r1, r8
 8005430:	1854      	adds	r4, r2, r1
 8005432:	4649      	mov	r1, r9
 8005434:	eb43 0501 	adc.w	r5, r3, r1
 8005438:	f04f 0200 	mov.w	r2, #0
 800543c:	f04f 0300 	mov.w	r3, #0
 8005440:	00eb      	lsls	r3, r5, #3
 8005442:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005446:	00e2      	lsls	r2, r4, #3
 8005448:	4614      	mov	r4, r2
 800544a:	461d      	mov	r5, r3
 800544c:	4643      	mov	r3, r8
 800544e:	18e3      	adds	r3, r4, r3
 8005450:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005454:	464b      	mov	r3, r9
 8005456:	eb45 0303 	adc.w	r3, r5, r3
 800545a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800545e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	2200      	movs	r2, #0
 8005466:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800546a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800546e:	f04f 0200 	mov.w	r2, #0
 8005472:	f04f 0300 	mov.w	r3, #0
 8005476:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800547a:	4629      	mov	r1, r5
 800547c:	008b      	lsls	r3, r1, #2
 800547e:	4621      	mov	r1, r4
 8005480:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005484:	4621      	mov	r1, r4
 8005486:	008a      	lsls	r2, r1, #2
 8005488:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800548c:	f7fb fc14 	bl	8000cb8 <__aeabi_uldivmod>
 8005490:	4602      	mov	r2, r0
 8005492:	460b      	mov	r3, r1
 8005494:	4b60      	ldr	r3, [pc, #384]	; (8005618 <UART_SetConfig+0x4e4>)
 8005496:	fba3 2302 	umull	r2, r3, r3, r2
 800549a:	095b      	lsrs	r3, r3, #5
 800549c:	011c      	lsls	r4, r3, #4
 800549e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80054a2:	2200      	movs	r2, #0
 80054a4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80054a8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80054ac:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80054b0:	4642      	mov	r2, r8
 80054b2:	464b      	mov	r3, r9
 80054b4:	1891      	adds	r1, r2, r2
 80054b6:	61b9      	str	r1, [r7, #24]
 80054b8:	415b      	adcs	r3, r3
 80054ba:	61fb      	str	r3, [r7, #28]
 80054bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80054c0:	4641      	mov	r1, r8
 80054c2:	1851      	adds	r1, r2, r1
 80054c4:	6139      	str	r1, [r7, #16]
 80054c6:	4649      	mov	r1, r9
 80054c8:	414b      	adcs	r3, r1
 80054ca:	617b      	str	r3, [r7, #20]
 80054cc:	f04f 0200 	mov.w	r2, #0
 80054d0:	f04f 0300 	mov.w	r3, #0
 80054d4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80054d8:	4659      	mov	r1, fp
 80054da:	00cb      	lsls	r3, r1, #3
 80054dc:	4651      	mov	r1, sl
 80054de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80054e2:	4651      	mov	r1, sl
 80054e4:	00ca      	lsls	r2, r1, #3
 80054e6:	4610      	mov	r0, r2
 80054e8:	4619      	mov	r1, r3
 80054ea:	4603      	mov	r3, r0
 80054ec:	4642      	mov	r2, r8
 80054ee:	189b      	adds	r3, r3, r2
 80054f0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80054f4:	464b      	mov	r3, r9
 80054f6:	460a      	mov	r2, r1
 80054f8:	eb42 0303 	adc.w	r3, r2, r3
 80054fc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005500:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	2200      	movs	r2, #0
 8005508:	67bb      	str	r3, [r7, #120]	; 0x78
 800550a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800550c:	f04f 0200 	mov.w	r2, #0
 8005510:	f04f 0300 	mov.w	r3, #0
 8005514:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005518:	4649      	mov	r1, r9
 800551a:	008b      	lsls	r3, r1, #2
 800551c:	4641      	mov	r1, r8
 800551e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005522:	4641      	mov	r1, r8
 8005524:	008a      	lsls	r2, r1, #2
 8005526:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800552a:	f7fb fbc5 	bl	8000cb8 <__aeabi_uldivmod>
 800552e:	4602      	mov	r2, r0
 8005530:	460b      	mov	r3, r1
 8005532:	4611      	mov	r1, r2
 8005534:	4b38      	ldr	r3, [pc, #224]	; (8005618 <UART_SetConfig+0x4e4>)
 8005536:	fba3 2301 	umull	r2, r3, r3, r1
 800553a:	095b      	lsrs	r3, r3, #5
 800553c:	2264      	movs	r2, #100	; 0x64
 800553e:	fb02 f303 	mul.w	r3, r2, r3
 8005542:	1acb      	subs	r3, r1, r3
 8005544:	011b      	lsls	r3, r3, #4
 8005546:	3332      	adds	r3, #50	; 0x32
 8005548:	4a33      	ldr	r2, [pc, #204]	; (8005618 <UART_SetConfig+0x4e4>)
 800554a:	fba2 2303 	umull	r2, r3, r2, r3
 800554e:	095b      	lsrs	r3, r3, #5
 8005550:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005554:	441c      	add	r4, r3
 8005556:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800555a:	2200      	movs	r2, #0
 800555c:	673b      	str	r3, [r7, #112]	; 0x70
 800555e:	677a      	str	r2, [r7, #116]	; 0x74
 8005560:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005564:	4642      	mov	r2, r8
 8005566:	464b      	mov	r3, r9
 8005568:	1891      	adds	r1, r2, r2
 800556a:	60b9      	str	r1, [r7, #8]
 800556c:	415b      	adcs	r3, r3
 800556e:	60fb      	str	r3, [r7, #12]
 8005570:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005574:	4641      	mov	r1, r8
 8005576:	1851      	adds	r1, r2, r1
 8005578:	6039      	str	r1, [r7, #0]
 800557a:	4649      	mov	r1, r9
 800557c:	414b      	adcs	r3, r1
 800557e:	607b      	str	r3, [r7, #4]
 8005580:	f04f 0200 	mov.w	r2, #0
 8005584:	f04f 0300 	mov.w	r3, #0
 8005588:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800558c:	4659      	mov	r1, fp
 800558e:	00cb      	lsls	r3, r1, #3
 8005590:	4651      	mov	r1, sl
 8005592:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005596:	4651      	mov	r1, sl
 8005598:	00ca      	lsls	r2, r1, #3
 800559a:	4610      	mov	r0, r2
 800559c:	4619      	mov	r1, r3
 800559e:	4603      	mov	r3, r0
 80055a0:	4642      	mov	r2, r8
 80055a2:	189b      	adds	r3, r3, r2
 80055a4:	66bb      	str	r3, [r7, #104]	; 0x68
 80055a6:	464b      	mov	r3, r9
 80055a8:	460a      	mov	r2, r1
 80055aa:	eb42 0303 	adc.w	r3, r2, r3
 80055ae:	66fb      	str	r3, [r7, #108]	; 0x6c
 80055b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	2200      	movs	r2, #0
 80055b8:	663b      	str	r3, [r7, #96]	; 0x60
 80055ba:	667a      	str	r2, [r7, #100]	; 0x64
 80055bc:	f04f 0200 	mov.w	r2, #0
 80055c0:	f04f 0300 	mov.w	r3, #0
 80055c4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80055c8:	4649      	mov	r1, r9
 80055ca:	008b      	lsls	r3, r1, #2
 80055cc:	4641      	mov	r1, r8
 80055ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80055d2:	4641      	mov	r1, r8
 80055d4:	008a      	lsls	r2, r1, #2
 80055d6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80055da:	f7fb fb6d 	bl	8000cb8 <__aeabi_uldivmod>
 80055de:	4602      	mov	r2, r0
 80055e0:	460b      	mov	r3, r1
 80055e2:	4b0d      	ldr	r3, [pc, #52]	; (8005618 <UART_SetConfig+0x4e4>)
 80055e4:	fba3 1302 	umull	r1, r3, r3, r2
 80055e8:	095b      	lsrs	r3, r3, #5
 80055ea:	2164      	movs	r1, #100	; 0x64
 80055ec:	fb01 f303 	mul.w	r3, r1, r3
 80055f0:	1ad3      	subs	r3, r2, r3
 80055f2:	011b      	lsls	r3, r3, #4
 80055f4:	3332      	adds	r3, #50	; 0x32
 80055f6:	4a08      	ldr	r2, [pc, #32]	; (8005618 <UART_SetConfig+0x4e4>)
 80055f8:	fba2 2303 	umull	r2, r3, r2, r3
 80055fc:	095b      	lsrs	r3, r3, #5
 80055fe:	f003 020f 	and.w	r2, r3, #15
 8005602:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4422      	add	r2, r4
 800560a:	609a      	str	r2, [r3, #8]
}
 800560c:	bf00      	nop
 800560e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005612:	46bd      	mov	sp, r7
 8005614:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005618:	51eb851f 	.word	0x51eb851f

0800561c <atof>:
 800561c:	2100      	movs	r1, #0
 800561e:	f000 be19 	b.w	8006254 <strtod>

08005622 <atoi>:
 8005622:	220a      	movs	r2, #10
 8005624:	2100      	movs	r1, #0
 8005626:	f000 bea5 	b.w	8006374 <strtol>

0800562a <sulp>:
 800562a:	b570      	push	{r4, r5, r6, lr}
 800562c:	4604      	mov	r4, r0
 800562e:	460d      	mov	r5, r1
 8005630:	ec45 4b10 	vmov	d0, r4, r5
 8005634:	4616      	mov	r6, r2
 8005636:	f003 febf 	bl	80093b8 <__ulp>
 800563a:	ec51 0b10 	vmov	r0, r1, d0
 800563e:	b17e      	cbz	r6, 8005660 <sulp+0x36>
 8005640:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8005644:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005648:	2b00      	cmp	r3, #0
 800564a:	dd09      	ble.n	8005660 <sulp+0x36>
 800564c:	051b      	lsls	r3, r3, #20
 800564e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8005652:	2400      	movs	r4, #0
 8005654:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8005658:	4622      	mov	r2, r4
 800565a:	462b      	mov	r3, r5
 800565c:	f7fa ffe4 	bl	8000628 <__aeabi_dmul>
 8005660:	bd70      	pop	{r4, r5, r6, pc}
 8005662:	0000      	movs	r0, r0
 8005664:	0000      	movs	r0, r0
	...

08005668 <_strtod_l>:
 8005668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800566c:	ed2d 8b02 	vpush	{d8}
 8005670:	b09b      	sub	sp, #108	; 0x6c
 8005672:	4604      	mov	r4, r0
 8005674:	9213      	str	r2, [sp, #76]	; 0x4c
 8005676:	2200      	movs	r2, #0
 8005678:	9216      	str	r2, [sp, #88]	; 0x58
 800567a:	460d      	mov	r5, r1
 800567c:	f04f 0800 	mov.w	r8, #0
 8005680:	f04f 0900 	mov.w	r9, #0
 8005684:	460a      	mov	r2, r1
 8005686:	9215      	str	r2, [sp, #84]	; 0x54
 8005688:	7811      	ldrb	r1, [r2, #0]
 800568a:	292b      	cmp	r1, #43	; 0x2b
 800568c:	d04c      	beq.n	8005728 <_strtod_l+0xc0>
 800568e:	d83a      	bhi.n	8005706 <_strtod_l+0x9e>
 8005690:	290d      	cmp	r1, #13
 8005692:	d834      	bhi.n	80056fe <_strtod_l+0x96>
 8005694:	2908      	cmp	r1, #8
 8005696:	d834      	bhi.n	8005702 <_strtod_l+0x9a>
 8005698:	2900      	cmp	r1, #0
 800569a:	d03d      	beq.n	8005718 <_strtod_l+0xb0>
 800569c:	2200      	movs	r2, #0
 800569e:	920a      	str	r2, [sp, #40]	; 0x28
 80056a0:	9e15      	ldr	r6, [sp, #84]	; 0x54
 80056a2:	7832      	ldrb	r2, [r6, #0]
 80056a4:	2a30      	cmp	r2, #48	; 0x30
 80056a6:	f040 80b4 	bne.w	8005812 <_strtod_l+0x1aa>
 80056aa:	7872      	ldrb	r2, [r6, #1]
 80056ac:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80056b0:	2a58      	cmp	r2, #88	; 0x58
 80056b2:	d170      	bne.n	8005796 <_strtod_l+0x12e>
 80056b4:	9302      	str	r3, [sp, #8]
 80056b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056b8:	9301      	str	r3, [sp, #4]
 80056ba:	ab16      	add	r3, sp, #88	; 0x58
 80056bc:	9300      	str	r3, [sp, #0]
 80056be:	4a8e      	ldr	r2, [pc, #568]	; (80058f8 <_strtod_l+0x290>)
 80056c0:	ab17      	add	r3, sp, #92	; 0x5c
 80056c2:	a915      	add	r1, sp, #84	; 0x54
 80056c4:	4620      	mov	r0, r4
 80056c6:	f002 ff55 	bl	8008574 <__gethex>
 80056ca:	f010 070f 	ands.w	r7, r0, #15
 80056ce:	4605      	mov	r5, r0
 80056d0:	d005      	beq.n	80056de <_strtod_l+0x76>
 80056d2:	2f06      	cmp	r7, #6
 80056d4:	d12a      	bne.n	800572c <_strtod_l+0xc4>
 80056d6:	3601      	adds	r6, #1
 80056d8:	2300      	movs	r3, #0
 80056da:	9615      	str	r6, [sp, #84]	; 0x54
 80056dc:	930a      	str	r3, [sp, #40]	; 0x28
 80056de:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	f040 857f 	bne.w	80061e4 <_strtod_l+0xb7c>
 80056e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056e8:	b1db      	cbz	r3, 8005722 <_strtod_l+0xba>
 80056ea:	4642      	mov	r2, r8
 80056ec:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80056f0:	ec43 2b10 	vmov	d0, r2, r3
 80056f4:	b01b      	add	sp, #108	; 0x6c
 80056f6:	ecbd 8b02 	vpop	{d8}
 80056fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056fe:	2920      	cmp	r1, #32
 8005700:	d1cc      	bne.n	800569c <_strtod_l+0x34>
 8005702:	3201      	adds	r2, #1
 8005704:	e7bf      	b.n	8005686 <_strtod_l+0x1e>
 8005706:	292d      	cmp	r1, #45	; 0x2d
 8005708:	d1c8      	bne.n	800569c <_strtod_l+0x34>
 800570a:	2101      	movs	r1, #1
 800570c:	910a      	str	r1, [sp, #40]	; 0x28
 800570e:	1c51      	adds	r1, r2, #1
 8005710:	9115      	str	r1, [sp, #84]	; 0x54
 8005712:	7852      	ldrb	r2, [r2, #1]
 8005714:	2a00      	cmp	r2, #0
 8005716:	d1c3      	bne.n	80056a0 <_strtod_l+0x38>
 8005718:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800571a:	9515      	str	r5, [sp, #84]	; 0x54
 800571c:	2b00      	cmp	r3, #0
 800571e:	f040 855f 	bne.w	80061e0 <_strtod_l+0xb78>
 8005722:	4642      	mov	r2, r8
 8005724:	464b      	mov	r3, r9
 8005726:	e7e3      	b.n	80056f0 <_strtod_l+0x88>
 8005728:	2100      	movs	r1, #0
 800572a:	e7ef      	b.n	800570c <_strtod_l+0xa4>
 800572c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800572e:	b13a      	cbz	r2, 8005740 <_strtod_l+0xd8>
 8005730:	2135      	movs	r1, #53	; 0x35
 8005732:	a818      	add	r0, sp, #96	; 0x60
 8005734:	f003 ff3d 	bl	80095b2 <__copybits>
 8005738:	9916      	ldr	r1, [sp, #88]	; 0x58
 800573a:	4620      	mov	r0, r4
 800573c:	f003 fb10 	bl	8008d60 <_Bfree>
 8005740:	3f01      	subs	r7, #1
 8005742:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005744:	2f04      	cmp	r7, #4
 8005746:	d806      	bhi.n	8005756 <_strtod_l+0xee>
 8005748:	e8df f007 	tbb	[pc, r7]
 800574c:	201d0314 	.word	0x201d0314
 8005750:	14          	.byte	0x14
 8005751:	00          	.byte	0x00
 8005752:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8005756:	05e9      	lsls	r1, r5, #23
 8005758:	bf48      	it	mi
 800575a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800575e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005762:	0d1b      	lsrs	r3, r3, #20
 8005764:	051b      	lsls	r3, r3, #20
 8005766:	2b00      	cmp	r3, #0
 8005768:	d1b9      	bne.n	80056de <_strtod_l+0x76>
 800576a:	f001 ff6b 	bl	8007644 <__errno>
 800576e:	2322      	movs	r3, #34	; 0x22
 8005770:	6003      	str	r3, [r0, #0]
 8005772:	e7b4      	b.n	80056de <_strtod_l+0x76>
 8005774:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8005778:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800577c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005780:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8005784:	e7e7      	b.n	8005756 <_strtod_l+0xee>
 8005786:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8005900 <_strtod_l+0x298>
 800578a:	e7e4      	b.n	8005756 <_strtod_l+0xee>
 800578c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8005790:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8005794:	e7df      	b.n	8005756 <_strtod_l+0xee>
 8005796:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005798:	1c5a      	adds	r2, r3, #1
 800579a:	9215      	str	r2, [sp, #84]	; 0x54
 800579c:	785b      	ldrb	r3, [r3, #1]
 800579e:	2b30      	cmp	r3, #48	; 0x30
 80057a0:	d0f9      	beq.n	8005796 <_strtod_l+0x12e>
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d09b      	beq.n	80056de <_strtod_l+0x76>
 80057a6:	2301      	movs	r3, #1
 80057a8:	f04f 0a00 	mov.w	sl, #0
 80057ac:	9304      	str	r3, [sp, #16]
 80057ae:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80057b0:	930b      	str	r3, [sp, #44]	; 0x2c
 80057b2:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 80057b6:	46d3      	mov	fp, sl
 80057b8:	220a      	movs	r2, #10
 80057ba:	9815      	ldr	r0, [sp, #84]	; 0x54
 80057bc:	7806      	ldrb	r6, [r0, #0]
 80057be:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80057c2:	b2d9      	uxtb	r1, r3
 80057c4:	2909      	cmp	r1, #9
 80057c6:	d926      	bls.n	8005816 <_strtod_l+0x1ae>
 80057c8:	494c      	ldr	r1, [pc, #304]	; (80058fc <_strtod_l+0x294>)
 80057ca:	2201      	movs	r2, #1
 80057cc:	f001 fe82 	bl	80074d4 <strncmp>
 80057d0:	2800      	cmp	r0, #0
 80057d2:	d030      	beq.n	8005836 <_strtod_l+0x1ce>
 80057d4:	2000      	movs	r0, #0
 80057d6:	4632      	mov	r2, r6
 80057d8:	9005      	str	r0, [sp, #20]
 80057da:	465e      	mov	r6, fp
 80057dc:	4603      	mov	r3, r0
 80057de:	2a65      	cmp	r2, #101	; 0x65
 80057e0:	d001      	beq.n	80057e6 <_strtod_l+0x17e>
 80057e2:	2a45      	cmp	r2, #69	; 0x45
 80057e4:	d113      	bne.n	800580e <_strtod_l+0x1a6>
 80057e6:	b91e      	cbnz	r6, 80057f0 <_strtod_l+0x188>
 80057e8:	9a04      	ldr	r2, [sp, #16]
 80057ea:	4302      	orrs	r2, r0
 80057ec:	d094      	beq.n	8005718 <_strtod_l+0xb0>
 80057ee:	2600      	movs	r6, #0
 80057f0:	9d15      	ldr	r5, [sp, #84]	; 0x54
 80057f2:	1c6a      	adds	r2, r5, #1
 80057f4:	9215      	str	r2, [sp, #84]	; 0x54
 80057f6:	786a      	ldrb	r2, [r5, #1]
 80057f8:	2a2b      	cmp	r2, #43	; 0x2b
 80057fa:	d074      	beq.n	80058e6 <_strtod_l+0x27e>
 80057fc:	2a2d      	cmp	r2, #45	; 0x2d
 80057fe:	d078      	beq.n	80058f2 <_strtod_l+0x28a>
 8005800:	f04f 0c00 	mov.w	ip, #0
 8005804:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8005808:	2909      	cmp	r1, #9
 800580a:	d97f      	bls.n	800590c <_strtod_l+0x2a4>
 800580c:	9515      	str	r5, [sp, #84]	; 0x54
 800580e:	2700      	movs	r7, #0
 8005810:	e09e      	b.n	8005950 <_strtod_l+0x2e8>
 8005812:	2300      	movs	r3, #0
 8005814:	e7c8      	b.n	80057a8 <_strtod_l+0x140>
 8005816:	f1bb 0f08 	cmp.w	fp, #8
 800581a:	bfd8      	it	le
 800581c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800581e:	f100 0001 	add.w	r0, r0, #1
 8005822:	bfda      	itte	le
 8005824:	fb02 3301 	mlale	r3, r2, r1, r3
 8005828:	9309      	strle	r3, [sp, #36]	; 0x24
 800582a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800582e:	f10b 0b01 	add.w	fp, fp, #1
 8005832:	9015      	str	r0, [sp, #84]	; 0x54
 8005834:	e7c1      	b.n	80057ba <_strtod_l+0x152>
 8005836:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005838:	1c5a      	adds	r2, r3, #1
 800583a:	9215      	str	r2, [sp, #84]	; 0x54
 800583c:	785a      	ldrb	r2, [r3, #1]
 800583e:	f1bb 0f00 	cmp.w	fp, #0
 8005842:	d037      	beq.n	80058b4 <_strtod_l+0x24c>
 8005844:	9005      	str	r0, [sp, #20]
 8005846:	465e      	mov	r6, fp
 8005848:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800584c:	2b09      	cmp	r3, #9
 800584e:	d912      	bls.n	8005876 <_strtod_l+0x20e>
 8005850:	2301      	movs	r3, #1
 8005852:	e7c4      	b.n	80057de <_strtod_l+0x176>
 8005854:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005856:	1c5a      	adds	r2, r3, #1
 8005858:	9215      	str	r2, [sp, #84]	; 0x54
 800585a:	785a      	ldrb	r2, [r3, #1]
 800585c:	3001      	adds	r0, #1
 800585e:	2a30      	cmp	r2, #48	; 0x30
 8005860:	d0f8      	beq.n	8005854 <_strtod_l+0x1ec>
 8005862:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8005866:	2b08      	cmp	r3, #8
 8005868:	f200 84c1 	bhi.w	80061ee <_strtod_l+0xb86>
 800586c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800586e:	9005      	str	r0, [sp, #20]
 8005870:	2000      	movs	r0, #0
 8005872:	930b      	str	r3, [sp, #44]	; 0x2c
 8005874:	4606      	mov	r6, r0
 8005876:	3a30      	subs	r2, #48	; 0x30
 8005878:	f100 0301 	add.w	r3, r0, #1
 800587c:	d014      	beq.n	80058a8 <_strtod_l+0x240>
 800587e:	9905      	ldr	r1, [sp, #20]
 8005880:	4419      	add	r1, r3
 8005882:	9105      	str	r1, [sp, #20]
 8005884:	4633      	mov	r3, r6
 8005886:	eb00 0c06 	add.w	ip, r0, r6
 800588a:	210a      	movs	r1, #10
 800588c:	4563      	cmp	r3, ip
 800588e:	d113      	bne.n	80058b8 <_strtod_l+0x250>
 8005890:	1833      	adds	r3, r6, r0
 8005892:	2b08      	cmp	r3, #8
 8005894:	f106 0601 	add.w	r6, r6, #1
 8005898:	4406      	add	r6, r0
 800589a:	dc1a      	bgt.n	80058d2 <_strtod_l+0x26a>
 800589c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800589e:	230a      	movs	r3, #10
 80058a0:	fb03 2301 	mla	r3, r3, r1, r2
 80058a4:	9309      	str	r3, [sp, #36]	; 0x24
 80058a6:	2300      	movs	r3, #0
 80058a8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80058aa:	1c51      	adds	r1, r2, #1
 80058ac:	9115      	str	r1, [sp, #84]	; 0x54
 80058ae:	7852      	ldrb	r2, [r2, #1]
 80058b0:	4618      	mov	r0, r3
 80058b2:	e7c9      	b.n	8005848 <_strtod_l+0x1e0>
 80058b4:	4658      	mov	r0, fp
 80058b6:	e7d2      	b.n	800585e <_strtod_l+0x1f6>
 80058b8:	2b08      	cmp	r3, #8
 80058ba:	f103 0301 	add.w	r3, r3, #1
 80058be:	dc03      	bgt.n	80058c8 <_strtod_l+0x260>
 80058c0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80058c2:	434f      	muls	r7, r1
 80058c4:	9709      	str	r7, [sp, #36]	; 0x24
 80058c6:	e7e1      	b.n	800588c <_strtod_l+0x224>
 80058c8:	2b10      	cmp	r3, #16
 80058ca:	bfd8      	it	le
 80058cc:	fb01 fa0a 	mulle.w	sl, r1, sl
 80058d0:	e7dc      	b.n	800588c <_strtod_l+0x224>
 80058d2:	2e10      	cmp	r6, #16
 80058d4:	bfdc      	itt	le
 80058d6:	230a      	movle	r3, #10
 80058d8:	fb03 2a0a 	mlale	sl, r3, sl, r2
 80058dc:	e7e3      	b.n	80058a6 <_strtod_l+0x23e>
 80058de:	2300      	movs	r3, #0
 80058e0:	9305      	str	r3, [sp, #20]
 80058e2:	2301      	movs	r3, #1
 80058e4:	e780      	b.n	80057e8 <_strtod_l+0x180>
 80058e6:	f04f 0c00 	mov.w	ip, #0
 80058ea:	1caa      	adds	r2, r5, #2
 80058ec:	9215      	str	r2, [sp, #84]	; 0x54
 80058ee:	78aa      	ldrb	r2, [r5, #2]
 80058f0:	e788      	b.n	8005804 <_strtod_l+0x19c>
 80058f2:	f04f 0c01 	mov.w	ip, #1
 80058f6:	e7f8      	b.n	80058ea <_strtod_l+0x282>
 80058f8:	0800a470 	.word	0x0800a470
 80058fc:	0800a46c 	.word	0x0800a46c
 8005900:	7ff00000 	.word	0x7ff00000
 8005904:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005906:	1c51      	adds	r1, r2, #1
 8005908:	9115      	str	r1, [sp, #84]	; 0x54
 800590a:	7852      	ldrb	r2, [r2, #1]
 800590c:	2a30      	cmp	r2, #48	; 0x30
 800590e:	d0f9      	beq.n	8005904 <_strtod_l+0x29c>
 8005910:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8005914:	2908      	cmp	r1, #8
 8005916:	f63f af7a 	bhi.w	800580e <_strtod_l+0x1a6>
 800591a:	3a30      	subs	r2, #48	; 0x30
 800591c:	9208      	str	r2, [sp, #32]
 800591e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005920:	920c      	str	r2, [sp, #48]	; 0x30
 8005922:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005924:	1c57      	adds	r7, r2, #1
 8005926:	9715      	str	r7, [sp, #84]	; 0x54
 8005928:	7852      	ldrb	r2, [r2, #1]
 800592a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800592e:	f1be 0f09 	cmp.w	lr, #9
 8005932:	d938      	bls.n	80059a6 <_strtod_l+0x33e>
 8005934:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005936:	1a7f      	subs	r7, r7, r1
 8005938:	2f08      	cmp	r7, #8
 800593a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800593e:	dc03      	bgt.n	8005948 <_strtod_l+0x2e0>
 8005940:	9908      	ldr	r1, [sp, #32]
 8005942:	428f      	cmp	r7, r1
 8005944:	bfa8      	it	ge
 8005946:	460f      	movge	r7, r1
 8005948:	f1bc 0f00 	cmp.w	ip, #0
 800594c:	d000      	beq.n	8005950 <_strtod_l+0x2e8>
 800594e:	427f      	negs	r7, r7
 8005950:	2e00      	cmp	r6, #0
 8005952:	d14f      	bne.n	80059f4 <_strtod_l+0x38c>
 8005954:	9904      	ldr	r1, [sp, #16]
 8005956:	4301      	orrs	r1, r0
 8005958:	f47f aec1 	bne.w	80056de <_strtod_l+0x76>
 800595c:	2b00      	cmp	r3, #0
 800595e:	f47f aedb 	bne.w	8005718 <_strtod_l+0xb0>
 8005962:	2a69      	cmp	r2, #105	; 0x69
 8005964:	d029      	beq.n	80059ba <_strtod_l+0x352>
 8005966:	dc26      	bgt.n	80059b6 <_strtod_l+0x34e>
 8005968:	2a49      	cmp	r2, #73	; 0x49
 800596a:	d026      	beq.n	80059ba <_strtod_l+0x352>
 800596c:	2a4e      	cmp	r2, #78	; 0x4e
 800596e:	f47f aed3 	bne.w	8005718 <_strtod_l+0xb0>
 8005972:	499b      	ldr	r1, [pc, #620]	; (8005be0 <_strtod_l+0x578>)
 8005974:	a815      	add	r0, sp, #84	; 0x54
 8005976:	f003 f83d 	bl	80089f4 <__match>
 800597a:	2800      	cmp	r0, #0
 800597c:	f43f aecc 	beq.w	8005718 <_strtod_l+0xb0>
 8005980:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005982:	781b      	ldrb	r3, [r3, #0]
 8005984:	2b28      	cmp	r3, #40	; 0x28
 8005986:	d12f      	bne.n	80059e8 <_strtod_l+0x380>
 8005988:	4996      	ldr	r1, [pc, #600]	; (8005be4 <_strtod_l+0x57c>)
 800598a:	aa18      	add	r2, sp, #96	; 0x60
 800598c:	a815      	add	r0, sp, #84	; 0x54
 800598e:	f003 f845 	bl	8008a1c <__hexnan>
 8005992:	2805      	cmp	r0, #5
 8005994:	d128      	bne.n	80059e8 <_strtod_l+0x380>
 8005996:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005998:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800599c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80059a0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80059a4:	e69b      	b.n	80056de <_strtod_l+0x76>
 80059a6:	9f08      	ldr	r7, [sp, #32]
 80059a8:	210a      	movs	r1, #10
 80059aa:	fb01 2107 	mla	r1, r1, r7, r2
 80059ae:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80059b2:	9208      	str	r2, [sp, #32]
 80059b4:	e7b5      	b.n	8005922 <_strtod_l+0x2ba>
 80059b6:	2a6e      	cmp	r2, #110	; 0x6e
 80059b8:	e7d9      	b.n	800596e <_strtod_l+0x306>
 80059ba:	498b      	ldr	r1, [pc, #556]	; (8005be8 <_strtod_l+0x580>)
 80059bc:	a815      	add	r0, sp, #84	; 0x54
 80059be:	f003 f819 	bl	80089f4 <__match>
 80059c2:	2800      	cmp	r0, #0
 80059c4:	f43f aea8 	beq.w	8005718 <_strtod_l+0xb0>
 80059c8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80059ca:	4988      	ldr	r1, [pc, #544]	; (8005bec <_strtod_l+0x584>)
 80059cc:	3b01      	subs	r3, #1
 80059ce:	a815      	add	r0, sp, #84	; 0x54
 80059d0:	9315      	str	r3, [sp, #84]	; 0x54
 80059d2:	f003 f80f 	bl	80089f4 <__match>
 80059d6:	b910      	cbnz	r0, 80059de <_strtod_l+0x376>
 80059d8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80059da:	3301      	adds	r3, #1
 80059dc:	9315      	str	r3, [sp, #84]	; 0x54
 80059de:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8005bfc <_strtod_l+0x594>
 80059e2:	f04f 0800 	mov.w	r8, #0
 80059e6:	e67a      	b.n	80056de <_strtod_l+0x76>
 80059e8:	4881      	ldr	r0, [pc, #516]	; (8005bf0 <_strtod_l+0x588>)
 80059ea:	f001 fe69 	bl	80076c0 <nan>
 80059ee:	ec59 8b10 	vmov	r8, r9, d0
 80059f2:	e674      	b.n	80056de <_strtod_l+0x76>
 80059f4:	9b05      	ldr	r3, [sp, #20]
 80059f6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80059f8:	1afb      	subs	r3, r7, r3
 80059fa:	f1bb 0f00 	cmp.w	fp, #0
 80059fe:	bf08      	it	eq
 8005a00:	46b3      	moveq	fp, r6
 8005a02:	2e10      	cmp	r6, #16
 8005a04:	9308      	str	r3, [sp, #32]
 8005a06:	4635      	mov	r5, r6
 8005a08:	bfa8      	it	ge
 8005a0a:	2510      	movge	r5, #16
 8005a0c:	f7fa fd92 	bl	8000534 <__aeabi_ui2d>
 8005a10:	2e09      	cmp	r6, #9
 8005a12:	4680      	mov	r8, r0
 8005a14:	4689      	mov	r9, r1
 8005a16:	dd13      	ble.n	8005a40 <_strtod_l+0x3d8>
 8005a18:	4b76      	ldr	r3, [pc, #472]	; (8005bf4 <_strtod_l+0x58c>)
 8005a1a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8005a1e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8005a22:	f7fa fe01 	bl	8000628 <__aeabi_dmul>
 8005a26:	4680      	mov	r8, r0
 8005a28:	4650      	mov	r0, sl
 8005a2a:	4689      	mov	r9, r1
 8005a2c:	f7fa fd82 	bl	8000534 <__aeabi_ui2d>
 8005a30:	4602      	mov	r2, r0
 8005a32:	460b      	mov	r3, r1
 8005a34:	4640      	mov	r0, r8
 8005a36:	4649      	mov	r1, r9
 8005a38:	f7fa fc40 	bl	80002bc <__adddf3>
 8005a3c:	4680      	mov	r8, r0
 8005a3e:	4689      	mov	r9, r1
 8005a40:	2e0f      	cmp	r6, #15
 8005a42:	dc38      	bgt.n	8005ab6 <_strtod_l+0x44e>
 8005a44:	9b08      	ldr	r3, [sp, #32]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	f43f ae49 	beq.w	80056de <_strtod_l+0x76>
 8005a4c:	dd24      	ble.n	8005a98 <_strtod_l+0x430>
 8005a4e:	2b16      	cmp	r3, #22
 8005a50:	dc0b      	bgt.n	8005a6a <_strtod_l+0x402>
 8005a52:	4968      	ldr	r1, [pc, #416]	; (8005bf4 <_strtod_l+0x58c>)
 8005a54:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005a58:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005a5c:	4642      	mov	r2, r8
 8005a5e:	464b      	mov	r3, r9
 8005a60:	f7fa fde2 	bl	8000628 <__aeabi_dmul>
 8005a64:	4680      	mov	r8, r0
 8005a66:	4689      	mov	r9, r1
 8005a68:	e639      	b.n	80056de <_strtod_l+0x76>
 8005a6a:	9a08      	ldr	r2, [sp, #32]
 8005a6c:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8005a70:	4293      	cmp	r3, r2
 8005a72:	db20      	blt.n	8005ab6 <_strtod_l+0x44e>
 8005a74:	4c5f      	ldr	r4, [pc, #380]	; (8005bf4 <_strtod_l+0x58c>)
 8005a76:	f1c6 060f 	rsb	r6, r6, #15
 8005a7a:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8005a7e:	4642      	mov	r2, r8
 8005a80:	464b      	mov	r3, r9
 8005a82:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005a86:	f7fa fdcf 	bl	8000628 <__aeabi_dmul>
 8005a8a:	9b08      	ldr	r3, [sp, #32]
 8005a8c:	1b9e      	subs	r6, r3, r6
 8005a8e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8005a92:	e9d4 2300 	ldrd	r2, r3, [r4]
 8005a96:	e7e3      	b.n	8005a60 <_strtod_l+0x3f8>
 8005a98:	9b08      	ldr	r3, [sp, #32]
 8005a9a:	3316      	adds	r3, #22
 8005a9c:	db0b      	blt.n	8005ab6 <_strtod_l+0x44e>
 8005a9e:	9b05      	ldr	r3, [sp, #20]
 8005aa0:	1bdf      	subs	r7, r3, r7
 8005aa2:	4b54      	ldr	r3, [pc, #336]	; (8005bf4 <_strtod_l+0x58c>)
 8005aa4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8005aa8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005aac:	4640      	mov	r0, r8
 8005aae:	4649      	mov	r1, r9
 8005ab0:	f7fa fee4 	bl	800087c <__aeabi_ddiv>
 8005ab4:	e7d6      	b.n	8005a64 <_strtod_l+0x3fc>
 8005ab6:	9b08      	ldr	r3, [sp, #32]
 8005ab8:	1b75      	subs	r5, r6, r5
 8005aba:	441d      	add	r5, r3
 8005abc:	2d00      	cmp	r5, #0
 8005abe:	dd70      	ble.n	8005ba2 <_strtod_l+0x53a>
 8005ac0:	f015 030f 	ands.w	r3, r5, #15
 8005ac4:	d00a      	beq.n	8005adc <_strtod_l+0x474>
 8005ac6:	494b      	ldr	r1, [pc, #300]	; (8005bf4 <_strtod_l+0x58c>)
 8005ac8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005acc:	4642      	mov	r2, r8
 8005ace:	464b      	mov	r3, r9
 8005ad0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005ad4:	f7fa fda8 	bl	8000628 <__aeabi_dmul>
 8005ad8:	4680      	mov	r8, r0
 8005ada:	4689      	mov	r9, r1
 8005adc:	f035 050f 	bics.w	r5, r5, #15
 8005ae0:	d04d      	beq.n	8005b7e <_strtod_l+0x516>
 8005ae2:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8005ae6:	dd22      	ble.n	8005b2e <_strtod_l+0x4c6>
 8005ae8:	2500      	movs	r5, #0
 8005aea:	46ab      	mov	fp, r5
 8005aec:	9509      	str	r5, [sp, #36]	; 0x24
 8005aee:	9505      	str	r5, [sp, #20]
 8005af0:	2322      	movs	r3, #34	; 0x22
 8005af2:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8005bfc <_strtod_l+0x594>
 8005af6:	6023      	str	r3, [r4, #0]
 8005af8:	f04f 0800 	mov.w	r8, #0
 8005afc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	f43f aded 	beq.w	80056de <_strtod_l+0x76>
 8005b04:	9916      	ldr	r1, [sp, #88]	; 0x58
 8005b06:	4620      	mov	r0, r4
 8005b08:	f003 f92a 	bl	8008d60 <_Bfree>
 8005b0c:	9905      	ldr	r1, [sp, #20]
 8005b0e:	4620      	mov	r0, r4
 8005b10:	f003 f926 	bl	8008d60 <_Bfree>
 8005b14:	4659      	mov	r1, fp
 8005b16:	4620      	mov	r0, r4
 8005b18:	f003 f922 	bl	8008d60 <_Bfree>
 8005b1c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005b1e:	4620      	mov	r0, r4
 8005b20:	f003 f91e 	bl	8008d60 <_Bfree>
 8005b24:	4629      	mov	r1, r5
 8005b26:	4620      	mov	r0, r4
 8005b28:	f003 f91a 	bl	8008d60 <_Bfree>
 8005b2c:	e5d7      	b.n	80056de <_strtod_l+0x76>
 8005b2e:	4b32      	ldr	r3, [pc, #200]	; (8005bf8 <_strtod_l+0x590>)
 8005b30:	9304      	str	r3, [sp, #16]
 8005b32:	2300      	movs	r3, #0
 8005b34:	112d      	asrs	r5, r5, #4
 8005b36:	4640      	mov	r0, r8
 8005b38:	4649      	mov	r1, r9
 8005b3a:	469a      	mov	sl, r3
 8005b3c:	2d01      	cmp	r5, #1
 8005b3e:	dc21      	bgt.n	8005b84 <_strtod_l+0x51c>
 8005b40:	b10b      	cbz	r3, 8005b46 <_strtod_l+0x4de>
 8005b42:	4680      	mov	r8, r0
 8005b44:	4689      	mov	r9, r1
 8005b46:	492c      	ldr	r1, [pc, #176]	; (8005bf8 <_strtod_l+0x590>)
 8005b48:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8005b4c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8005b50:	4642      	mov	r2, r8
 8005b52:	464b      	mov	r3, r9
 8005b54:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005b58:	f7fa fd66 	bl	8000628 <__aeabi_dmul>
 8005b5c:	4b27      	ldr	r3, [pc, #156]	; (8005bfc <_strtod_l+0x594>)
 8005b5e:	460a      	mov	r2, r1
 8005b60:	400b      	ands	r3, r1
 8005b62:	4927      	ldr	r1, [pc, #156]	; (8005c00 <_strtod_l+0x598>)
 8005b64:	428b      	cmp	r3, r1
 8005b66:	4680      	mov	r8, r0
 8005b68:	d8be      	bhi.n	8005ae8 <_strtod_l+0x480>
 8005b6a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8005b6e:	428b      	cmp	r3, r1
 8005b70:	bf86      	itte	hi
 8005b72:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8005c04 <_strtod_l+0x59c>
 8005b76:	f04f 38ff 	movhi.w	r8, #4294967295	; 0xffffffff
 8005b7a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8005b7e:	2300      	movs	r3, #0
 8005b80:	9304      	str	r3, [sp, #16]
 8005b82:	e07b      	b.n	8005c7c <_strtod_l+0x614>
 8005b84:	07ea      	lsls	r2, r5, #31
 8005b86:	d505      	bpl.n	8005b94 <_strtod_l+0x52c>
 8005b88:	9b04      	ldr	r3, [sp, #16]
 8005b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b8e:	f7fa fd4b 	bl	8000628 <__aeabi_dmul>
 8005b92:	2301      	movs	r3, #1
 8005b94:	9a04      	ldr	r2, [sp, #16]
 8005b96:	3208      	adds	r2, #8
 8005b98:	f10a 0a01 	add.w	sl, sl, #1
 8005b9c:	106d      	asrs	r5, r5, #1
 8005b9e:	9204      	str	r2, [sp, #16]
 8005ba0:	e7cc      	b.n	8005b3c <_strtod_l+0x4d4>
 8005ba2:	d0ec      	beq.n	8005b7e <_strtod_l+0x516>
 8005ba4:	426d      	negs	r5, r5
 8005ba6:	f015 020f 	ands.w	r2, r5, #15
 8005baa:	d00a      	beq.n	8005bc2 <_strtod_l+0x55a>
 8005bac:	4b11      	ldr	r3, [pc, #68]	; (8005bf4 <_strtod_l+0x58c>)
 8005bae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005bb2:	4640      	mov	r0, r8
 8005bb4:	4649      	mov	r1, r9
 8005bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bba:	f7fa fe5f 	bl	800087c <__aeabi_ddiv>
 8005bbe:	4680      	mov	r8, r0
 8005bc0:	4689      	mov	r9, r1
 8005bc2:	112d      	asrs	r5, r5, #4
 8005bc4:	d0db      	beq.n	8005b7e <_strtod_l+0x516>
 8005bc6:	2d1f      	cmp	r5, #31
 8005bc8:	dd1e      	ble.n	8005c08 <_strtod_l+0x5a0>
 8005bca:	2500      	movs	r5, #0
 8005bcc:	46ab      	mov	fp, r5
 8005bce:	9509      	str	r5, [sp, #36]	; 0x24
 8005bd0:	9505      	str	r5, [sp, #20]
 8005bd2:	2322      	movs	r3, #34	; 0x22
 8005bd4:	f04f 0800 	mov.w	r8, #0
 8005bd8:	f04f 0900 	mov.w	r9, #0
 8005bdc:	6023      	str	r3, [r4, #0]
 8005bde:	e78d      	b.n	8005afc <_strtod_l+0x494>
 8005be0:	0800a5ce 	.word	0x0800a5ce
 8005be4:	0800a484 	.word	0x0800a484
 8005be8:	0800a5c6 	.word	0x0800a5c6
 8005bec:	0800a6b2 	.word	0x0800a6b2
 8005bf0:	0800a6ae 	.word	0x0800a6ae
 8005bf4:	0800a808 	.word	0x0800a808
 8005bf8:	0800a7e0 	.word	0x0800a7e0
 8005bfc:	7ff00000 	.word	0x7ff00000
 8005c00:	7ca00000 	.word	0x7ca00000
 8005c04:	7fefffff 	.word	0x7fefffff
 8005c08:	f015 0310 	ands.w	r3, r5, #16
 8005c0c:	bf18      	it	ne
 8005c0e:	236a      	movne	r3, #106	; 0x6a
 8005c10:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8005fb4 <_strtod_l+0x94c>
 8005c14:	9304      	str	r3, [sp, #16]
 8005c16:	4640      	mov	r0, r8
 8005c18:	4649      	mov	r1, r9
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	07ea      	lsls	r2, r5, #31
 8005c1e:	d504      	bpl.n	8005c2a <_strtod_l+0x5c2>
 8005c20:	e9da 2300 	ldrd	r2, r3, [sl]
 8005c24:	f7fa fd00 	bl	8000628 <__aeabi_dmul>
 8005c28:	2301      	movs	r3, #1
 8005c2a:	106d      	asrs	r5, r5, #1
 8005c2c:	f10a 0a08 	add.w	sl, sl, #8
 8005c30:	d1f4      	bne.n	8005c1c <_strtod_l+0x5b4>
 8005c32:	b10b      	cbz	r3, 8005c38 <_strtod_l+0x5d0>
 8005c34:	4680      	mov	r8, r0
 8005c36:	4689      	mov	r9, r1
 8005c38:	9b04      	ldr	r3, [sp, #16]
 8005c3a:	b1bb      	cbz	r3, 8005c6c <_strtod_l+0x604>
 8005c3c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8005c40:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	4649      	mov	r1, r9
 8005c48:	dd10      	ble.n	8005c6c <_strtod_l+0x604>
 8005c4a:	2b1f      	cmp	r3, #31
 8005c4c:	f340 811e 	ble.w	8005e8c <_strtod_l+0x824>
 8005c50:	2b34      	cmp	r3, #52	; 0x34
 8005c52:	bfde      	ittt	le
 8005c54:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 8005c58:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8005c5c:	4093      	lslle	r3, r2
 8005c5e:	f04f 0800 	mov.w	r8, #0
 8005c62:	bfcc      	ite	gt
 8005c64:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8005c68:	ea03 0901 	andle.w	r9, r3, r1
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	2300      	movs	r3, #0
 8005c70:	4640      	mov	r0, r8
 8005c72:	4649      	mov	r1, r9
 8005c74:	f7fa ff40 	bl	8000af8 <__aeabi_dcmpeq>
 8005c78:	2800      	cmp	r0, #0
 8005c7a:	d1a6      	bne.n	8005bca <_strtod_l+0x562>
 8005c7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c7e:	9300      	str	r3, [sp, #0]
 8005c80:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005c82:	4633      	mov	r3, r6
 8005c84:	465a      	mov	r2, fp
 8005c86:	4620      	mov	r0, r4
 8005c88:	f003 f8d2 	bl	8008e30 <__s2b>
 8005c8c:	9009      	str	r0, [sp, #36]	; 0x24
 8005c8e:	2800      	cmp	r0, #0
 8005c90:	f43f af2a 	beq.w	8005ae8 <_strtod_l+0x480>
 8005c94:	9a08      	ldr	r2, [sp, #32]
 8005c96:	9b05      	ldr	r3, [sp, #20]
 8005c98:	2a00      	cmp	r2, #0
 8005c9a:	eba3 0307 	sub.w	r3, r3, r7
 8005c9e:	bfa8      	it	ge
 8005ca0:	2300      	movge	r3, #0
 8005ca2:	930c      	str	r3, [sp, #48]	; 0x30
 8005ca4:	2500      	movs	r5, #0
 8005ca6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8005caa:	9312      	str	r3, [sp, #72]	; 0x48
 8005cac:	46ab      	mov	fp, r5
 8005cae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005cb0:	4620      	mov	r0, r4
 8005cb2:	6859      	ldr	r1, [r3, #4]
 8005cb4:	f003 f814 	bl	8008ce0 <_Balloc>
 8005cb8:	9005      	str	r0, [sp, #20]
 8005cba:	2800      	cmp	r0, #0
 8005cbc:	f43f af18 	beq.w	8005af0 <_strtod_l+0x488>
 8005cc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005cc2:	691a      	ldr	r2, [r3, #16]
 8005cc4:	3202      	adds	r2, #2
 8005cc6:	f103 010c 	add.w	r1, r3, #12
 8005cca:	0092      	lsls	r2, r2, #2
 8005ccc:	300c      	adds	r0, #12
 8005cce:	f001 fce6 	bl	800769e <memcpy>
 8005cd2:	ec49 8b10 	vmov	d0, r8, r9
 8005cd6:	aa18      	add	r2, sp, #96	; 0x60
 8005cd8:	a917      	add	r1, sp, #92	; 0x5c
 8005cda:	4620      	mov	r0, r4
 8005cdc:	f003 fbdc 	bl	8009498 <__d2b>
 8005ce0:	ec49 8b18 	vmov	d8, r8, r9
 8005ce4:	9016      	str	r0, [sp, #88]	; 0x58
 8005ce6:	2800      	cmp	r0, #0
 8005ce8:	f43f af02 	beq.w	8005af0 <_strtod_l+0x488>
 8005cec:	2101      	movs	r1, #1
 8005cee:	4620      	mov	r0, r4
 8005cf0:	f003 f936 	bl	8008f60 <__i2b>
 8005cf4:	4683      	mov	fp, r0
 8005cf6:	2800      	cmp	r0, #0
 8005cf8:	f43f aefa 	beq.w	8005af0 <_strtod_l+0x488>
 8005cfc:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8005cfe:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8005d00:	2e00      	cmp	r6, #0
 8005d02:	bfab      	itete	ge
 8005d04:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8005d06:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8005d08:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8005d0a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8005d0e:	bfac      	ite	ge
 8005d10:	eb06 0a03 	addge.w	sl, r6, r3
 8005d14:	1b9f      	sublt	r7, r3, r6
 8005d16:	9b04      	ldr	r3, [sp, #16]
 8005d18:	1af6      	subs	r6, r6, r3
 8005d1a:	4416      	add	r6, r2
 8005d1c:	4ba0      	ldr	r3, [pc, #640]	; (8005fa0 <_strtod_l+0x938>)
 8005d1e:	3e01      	subs	r6, #1
 8005d20:	429e      	cmp	r6, r3
 8005d22:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8005d26:	f280 80c4 	bge.w	8005eb2 <_strtod_l+0x84a>
 8005d2a:	1b9b      	subs	r3, r3, r6
 8005d2c:	2b1f      	cmp	r3, #31
 8005d2e:	eba2 0203 	sub.w	r2, r2, r3
 8005d32:	f04f 0101 	mov.w	r1, #1
 8005d36:	f300 80b0 	bgt.w	8005e9a <_strtod_l+0x832>
 8005d3a:	fa01 f303 	lsl.w	r3, r1, r3
 8005d3e:	930e      	str	r3, [sp, #56]	; 0x38
 8005d40:	2300      	movs	r3, #0
 8005d42:	930d      	str	r3, [sp, #52]	; 0x34
 8005d44:	eb0a 0602 	add.w	r6, sl, r2
 8005d48:	9b04      	ldr	r3, [sp, #16]
 8005d4a:	45b2      	cmp	sl, r6
 8005d4c:	4417      	add	r7, r2
 8005d4e:	441f      	add	r7, r3
 8005d50:	4653      	mov	r3, sl
 8005d52:	bfa8      	it	ge
 8005d54:	4633      	movge	r3, r6
 8005d56:	42bb      	cmp	r3, r7
 8005d58:	bfa8      	it	ge
 8005d5a:	463b      	movge	r3, r7
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	bfc2      	ittt	gt
 8005d60:	1af6      	subgt	r6, r6, r3
 8005d62:	1aff      	subgt	r7, r7, r3
 8005d64:	ebaa 0a03 	subgt.w	sl, sl, r3
 8005d68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	dd17      	ble.n	8005d9e <_strtod_l+0x736>
 8005d6e:	4659      	mov	r1, fp
 8005d70:	461a      	mov	r2, r3
 8005d72:	4620      	mov	r0, r4
 8005d74:	f003 f9b4 	bl	80090e0 <__pow5mult>
 8005d78:	4683      	mov	fp, r0
 8005d7a:	2800      	cmp	r0, #0
 8005d7c:	f43f aeb8 	beq.w	8005af0 <_strtod_l+0x488>
 8005d80:	4601      	mov	r1, r0
 8005d82:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005d84:	4620      	mov	r0, r4
 8005d86:	f003 f901 	bl	8008f8c <__multiply>
 8005d8a:	900b      	str	r0, [sp, #44]	; 0x2c
 8005d8c:	2800      	cmp	r0, #0
 8005d8e:	f43f aeaf 	beq.w	8005af0 <_strtod_l+0x488>
 8005d92:	9916      	ldr	r1, [sp, #88]	; 0x58
 8005d94:	4620      	mov	r0, r4
 8005d96:	f002 ffe3 	bl	8008d60 <_Bfree>
 8005d9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d9c:	9316      	str	r3, [sp, #88]	; 0x58
 8005d9e:	2e00      	cmp	r6, #0
 8005da0:	f300 808c 	bgt.w	8005ebc <_strtod_l+0x854>
 8005da4:	9b08      	ldr	r3, [sp, #32]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	dd08      	ble.n	8005dbc <_strtod_l+0x754>
 8005daa:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005dac:	9905      	ldr	r1, [sp, #20]
 8005dae:	4620      	mov	r0, r4
 8005db0:	f003 f996 	bl	80090e0 <__pow5mult>
 8005db4:	9005      	str	r0, [sp, #20]
 8005db6:	2800      	cmp	r0, #0
 8005db8:	f43f ae9a 	beq.w	8005af0 <_strtod_l+0x488>
 8005dbc:	2f00      	cmp	r7, #0
 8005dbe:	dd08      	ble.n	8005dd2 <_strtod_l+0x76a>
 8005dc0:	9905      	ldr	r1, [sp, #20]
 8005dc2:	463a      	mov	r2, r7
 8005dc4:	4620      	mov	r0, r4
 8005dc6:	f003 f9e5 	bl	8009194 <__lshift>
 8005dca:	9005      	str	r0, [sp, #20]
 8005dcc:	2800      	cmp	r0, #0
 8005dce:	f43f ae8f 	beq.w	8005af0 <_strtod_l+0x488>
 8005dd2:	f1ba 0f00 	cmp.w	sl, #0
 8005dd6:	dd08      	ble.n	8005dea <_strtod_l+0x782>
 8005dd8:	4659      	mov	r1, fp
 8005dda:	4652      	mov	r2, sl
 8005ddc:	4620      	mov	r0, r4
 8005dde:	f003 f9d9 	bl	8009194 <__lshift>
 8005de2:	4683      	mov	fp, r0
 8005de4:	2800      	cmp	r0, #0
 8005de6:	f43f ae83 	beq.w	8005af0 <_strtod_l+0x488>
 8005dea:	9a05      	ldr	r2, [sp, #20]
 8005dec:	9916      	ldr	r1, [sp, #88]	; 0x58
 8005dee:	4620      	mov	r0, r4
 8005df0:	f003 fa58 	bl	80092a4 <__mdiff>
 8005df4:	4605      	mov	r5, r0
 8005df6:	2800      	cmp	r0, #0
 8005df8:	f43f ae7a 	beq.w	8005af0 <_strtod_l+0x488>
 8005dfc:	68c3      	ldr	r3, [r0, #12]
 8005dfe:	930b      	str	r3, [sp, #44]	; 0x2c
 8005e00:	2300      	movs	r3, #0
 8005e02:	60c3      	str	r3, [r0, #12]
 8005e04:	4659      	mov	r1, fp
 8005e06:	f003 fa31 	bl	800926c <__mcmp>
 8005e0a:	2800      	cmp	r0, #0
 8005e0c:	da60      	bge.n	8005ed0 <_strtod_l+0x868>
 8005e0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005e10:	ea53 0308 	orrs.w	r3, r3, r8
 8005e14:	f040 8084 	bne.w	8005f20 <_strtod_l+0x8b8>
 8005e18:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d17f      	bne.n	8005f20 <_strtod_l+0x8b8>
 8005e20:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005e24:	0d1b      	lsrs	r3, r3, #20
 8005e26:	051b      	lsls	r3, r3, #20
 8005e28:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8005e2c:	d978      	bls.n	8005f20 <_strtod_l+0x8b8>
 8005e2e:	696b      	ldr	r3, [r5, #20]
 8005e30:	b913      	cbnz	r3, 8005e38 <_strtod_l+0x7d0>
 8005e32:	692b      	ldr	r3, [r5, #16]
 8005e34:	2b01      	cmp	r3, #1
 8005e36:	dd73      	ble.n	8005f20 <_strtod_l+0x8b8>
 8005e38:	4629      	mov	r1, r5
 8005e3a:	2201      	movs	r2, #1
 8005e3c:	4620      	mov	r0, r4
 8005e3e:	f003 f9a9 	bl	8009194 <__lshift>
 8005e42:	4659      	mov	r1, fp
 8005e44:	4605      	mov	r5, r0
 8005e46:	f003 fa11 	bl	800926c <__mcmp>
 8005e4a:	2800      	cmp	r0, #0
 8005e4c:	dd68      	ble.n	8005f20 <_strtod_l+0x8b8>
 8005e4e:	9904      	ldr	r1, [sp, #16]
 8005e50:	4a54      	ldr	r2, [pc, #336]	; (8005fa4 <_strtod_l+0x93c>)
 8005e52:	464b      	mov	r3, r9
 8005e54:	2900      	cmp	r1, #0
 8005e56:	f000 8084 	beq.w	8005f62 <_strtod_l+0x8fa>
 8005e5a:	ea02 0109 	and.w	r1, r2, r9
 8005e5e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8005e62:	dc7e      	bgt.n	8005f62 <_strtod_l+0x8fa>
 8005e64:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8005e68:	f77f aeb3 	ble.w	8005bd2 <_strtod_l+0x56a>
 8005e6c:	4b4e      	ldr	r3, [pc, #312]	; (8005fa8 <_strtod_l+0x940>)
 8005e6e:	4640      	mov	r0, r8
 8005e70:	4649      	mov	r1, r9
 8005e72:	2200      	movs	r2, #0
 8005e74:	f7fa fbd8 	bl	8000628 <__aeabi_dmul>
 8005e78:	4b4a      	ldr	r3, [pc, #296]	; (8005fa4 <_strtod_l+0x93c>)
 8005e7a:	400b      	ands	r3, r1
 8005e7c:	4680      	mov	r8, r0
 8005e7e:	4689      	mov	r9, r1
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	f47f ae3f 	bne.w	8005b04 <_strtod_l+0x49c>
 8005e86:	2322      	movs	r3, #34	; 0x22
 8005e88:	6023      	str	r3, [r4, #0]
 8005e8a:	e63b      	b.n	8005b04 <_strtod_l+0x49c>
 8005e8c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005e90:	fa02 f303 	lsl.w	r3, r2, r3
 8005e94:	ea03 0808 	and.w	r8, r3, r8
 8005e98:	e6e8      	b.n	8005c6c <_strtod_l+0x604>
 8005e9a:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8005e9e:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8005ea2:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8005ea6:	36e2      	adds	r6, #226	; 0xe2
 8005ea8:	fa01 f306 	lsl.w	r3, r1, r6
 8005eac:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8005eb0:	e748      	b.n	8005d44 <_strtod_l+0x6dc>
 8005eb2:	2100      	movs	r1, #0
 8005eb4:	2301      	movs	r3, #1
 8005eb6:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8005eba:	e743      	b.n	8005d44 <_strtod_l+0x6dc>
 8005ebc:	9916      	ldr	r1, [sp, #88]	; 0x58
 8005ebe:	4632      	mov	r2, r6
 8005ec0:	4620      	mov	r0, r4
 8005ec2:	f003 f967 	bl	8009194 <__lshift>
 8005ec6:	9016      	str	r0, [sp, #88]	; 0x58
 8005ec8:	2800      	cmp	r0, #0
 8005eca:	f47f af6b 	bne.w	8005da4 <_strtod_l+0x73c>
 8005ece:	e60f      	b.n	8005af0 <_strtod_l+0x488>
 8005ed0:	46ca      	mov	sl, r9
 8005ed2:	d171      	bne.n	8005fb8 <_strtod_l+0x950>
 8005ed4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005ed6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005eda:	b352      	cbz	r2, 8005f32 <_strtod_l+0x8ca>
 8005edc:	4a33      	ldr	r2, [pc, #204]	; (8005fac <_strtod_l+0x944>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d12a      	bne.n	8005f38 <_strtod_l+0x8d0>
 8005ee2:	9b04      	ldr	r3, [sp, #16]
 8005ee4:	4641      	mov	r1, r8
 8005ee6:	b1fb      	cbz	r3, 8005f28 <_strtod_l+0x8c0>
 8005ee8:	4b2e      	ldr	r3, [pc, #184]	; (8005fa4 <_strtod_l+0x93c>)
 8005eea:	ea09 0303 	and.w	r3, r9, r3
 8005eee:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005ef2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005ef6:	d81a      	bhi.n	8005f2e <_strtod_l+0x8c6>
 8005ef8:	0d1b      	lsrs	r3, r3, #20
 8005efa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005efe:	fa02 f303 	lsl.w	r3, r2, r3
 8005f02:	4299      	cmp	r1, r3
 8005f04:	d118      	bne.n	8005f38 <_strtod_l+0x8d0>
 8005f06:	4b2a      	ldr	r3, [pc, #168]	; (8005fb0 <_strtod_l+0x948>)
 8005f08:	459a      	cmp	sl, r3
 8005f0a:	d102      	bne.n	8005f12 <_strtod_l+0x8aa>
 8005f0c:	3101      	adds	r1, #1
 8005f0e:	f43f adef 	beq.w	8005af0 <_strtod_l+0x488>
 8005f12:	4b24      	ldr	r3, [pc, #144]	; (8005fa4 <_strtod_l+0x93c>)
 8005f14:	ea0a 0303 	and.w	r3, sl, r3
 8005f18:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8005f1c:	f04f 0800 	mov.w	r8, #0
 8005f20:	9b04      	ldr	r3, [sp, #16]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d1a2      	bne.n	8005e6c <_strtod_l+0x804>
 8005f26:	e5ed      	b.n	8005b04 <_strtod_l+0x49c>
 8005f28:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005f2c:	e7e9      	b.n	8005f02 <_strtod_l+0x89a>
 8005f2e:	4613      	mov	r3, r2
 8005f30:	e7e7      	b.n	8005f02 <_strtod_l+0x89a>
 8005f32:	ea53 0308 	orrs.w	r3, r3, r8
 8005f36:	d08a      	beq.n	8005e4e <_strtod_l+0x7e6>
 8005f38:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005f3a:	b1e3      	cbz	r3, 8005f76 <_strtod_l+0x90e>
 8005f3c:	ea13 0f0a 	tst.w	r3, sl
 8005f40:	d0ee      	beq.n	8005f20 <_strtod_l+0x8b8>
 8005f42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f44:	9a04      	ldr	r2, [sp, #16]
 8005f46:	4640      	mov	r0, r8
 8005f48:	4649      	mov	r1, r9
 8005f4a:	b1c3      	cbz	r3, 8005f7e <_strtod_l+0x916>
 8005f4c:	f7ff fb6d 	bl	800562a <sulp>
 8005f50:	4602      	mov	r2, r0
 8005f52:	460b      	mov	r3, r1
 8005f54:	ec51 0b18 	vmov	r0, r1, d8
 8005f58:	f7fa f9b0 	bl	80002bc <__adddf3>
 8005f5c:	4680      	mov	r8, r0
 8005f5e:	4689      	mov	r9, r1
 8005f60:	e7de      	b.n	8005f20 <_strtod_l+0x8b8>
 8005f62:	4013      	ands	r3, r2
 8005f64:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8005f68:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8005f6c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8005f70:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8005f74:	e7d4      	b.n	8005f20 <_strtod_l+0x8b8>
 8005f76:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f78:	ea13 0f08 	tst.w	r3, r8
 8005f7c:	e7e0      	b.n	8005f40 <_strtod_l+0x8d8>
 8005f7e:	f7ff fb54 	bl	800562a <sulp>
 8005f82:	4602      	mov	r2, r0
 8005f84:	460b      	mov	r3, r1
 8005f86:	ec51 0b18 	vmov	r0, r1, d8
 8005f8a:	f7fa f995 	bl	80002b8 <__aeabi_dsub>
 8005f8e:	2200      	movs	r2, #0
 8005f90:	2300      	movs	r3, #0
 8005f92:	4680      	mov	r8, r0
 8005f94:	4689      	mov	r9, r1
 8005f96:	f7fa fdaf 	bl	8000af8 <__aeabi_dcmpeq>
 8005f9a:	2800      	cmp	r0, #0
 8005f9c:	d0c0      	beq.n	8005f20 <_strtod_l+0x8b8>
 8005f9e:	e618      	b.n	8005bd2 <_strtod_l+0x56a>
 8005fa0:	fffffc02 	.word	0xfffffc02
 8005fa4:	7ff00000 	.word	0x7ff00000
 8005fa8:	39500000 	.word	0x39500000
 8005fac:	000fffff 	.word	0x000fffff
 8005fb0:	7fefffff 	.word	0x7fefffff
 8005fb4:	0800a498 	.word	0x0800a498
 8005fb8:	4659      	mov	r1, fp
 8005fba:	4628      	mov	r0, r5
 8005fbc:	f003 fac6 	bl	800954c <__ratio>
 8005fc0:	ec57 6b10 	vmov	r6, r7, d0
 8005fc4:	ee10 0a10 	vmov	r0, s0
 8005fc8:	2200      	movs	r2, #0
 8005fca:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005fce:	4639      	mov	r1, r7
 8005fd0:	f7fa fda6 	bl	8000b20 <__aeabi_dcmple>
 8005fd4:	2800      	cmp	r0, #0
 8005fd6:	d071      	beq.n	80060bc <_strtod_l+0xa54>
 8005fd8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d17c      	bne.n	80060d8 <_strtod_l+0xa70>
 8005fde:	f1b8 0f00 	cmp.w	r8, #0
 8005fe2:	d15a      	bne.n	800609a <_strtod_l+0xa32>
 8005fe4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d15d      	bne.n	80060a8 <_strtod_l+0xa40>
 8005fec:	4b90      	ldr	r3, [pc, #576]	; (8006230 <_strtod_l+0xbc8>)
 8005fee:	2200      	movs	r2, #0
 8005ff0:	4630      	mov	r0, r6
 8005ff2:	4639      	mov	r1, r7
 8005ff4:	f7fa fd8a 	bl	8000b0c <__aeabi_dcmplt>
 8005ff8:	2800      	cmp	r0, #0
 8005ffa:	d15c      	bne.n	80060b6 <_strtod_l+0xa4e>
 8005ffc:	4630      	mov	r0, r6
 8005ffe:	4639      	mov	r1, r7
 8006000:	4b8c      	ldr	r3, [pc, #560]	; (8006234 <_strtod_l+0xbcc>)
 8006002:	2200      	movs	r2, #0
 8006004:	f7fa fb10 	bl	8000628 <__aeabi_dmul>
 8006008:	4606      	mov	r6, r0
 800600a:	460f      	mov	r7, r1
 800600c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8006010:	9606      	str	r6, [sp, #24]
 8006012:	9307      	str	r3, [sp, #28]
 8006014:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006018:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800601c:	4b86      	ldr	r3, [pc, #536]	; (8006238 <_strtod_l+0xbd0>)
 800601e:	ea0a 0303 	and.w	r3, sl, r3
 8006022:	930d      	str	r3, [sp, #52]	; 0x34
 8006024:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006026:	4b85      	ldr	r3, [pc, #532]	; (800623c <_strtod_l+0xbd4>)
 8006028:	429a      	cmp	r2, r3
 800602a:	f040 8090 	bne.w	800614e <_strtod_l+0xae6>
 800602e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8006032:	ec49 8b10 	vmov	d0, r8, r9
 8006036:	f003 f9bf 	bl	80093b8 <__ulp>
 800603a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800603e:	ec51 0b10 	vmov	r0, r1, d0
 8006042:	f7fa faf1 	bl	8000628 <__aeabi_dmul>
 8006046:	4642      	mov	r2, r8
 8006048:	464b      	mov	r3, r9
 800604a:	f7fa f937 	bl	80002bc <__adddf3>
 800604e:	460b      	mov	r3, r1
 8006050:	4979      	ldr	r1, [pc, #484]	; (8006238 <_strtod_l+0xbd0>)
 8006052:	4a7b      	ldr	r2, [pc, #492]	; (8006240 <_strtod_l+0xbd8>)
 8006054:	4019      	ands	r1, r3
 8006056:	4291      	cmp	r1, r2
 8006058:	4680      	mov	r8, r0
 800605a:	d944      	bls.n	80060e6 <_strtod_l+0xa7e>
 800605c:	ee18 2a90 	vmov	r2, s17
 8006060:	4b78      	ldr	r3, [pc, #480]	; (8006244 <_strtod_l+0xbdc>)
 8006062:	429a      	cmp	r2, r3
 8006064:	d104      	bne.n	8006070 <_strtod_l+0xa08>
 8006066:	ee18 3a10 	vmov	r3, s16
 800606a:	3301      	adds	r3, #1
 800606c:	f43f ad40 	beq.w	8005af0 <_strtod_l+0x488>
 8006070:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8006244 <_strtod_l+0xbdc>
 8006074:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8006078:	9916      	ldr	r1, [sp, #88]	; 0x58
 800607a:	4620      	mov	r0, r4
 800607c:	f002 fe70 	bl	8008d60 <_Bfree>
 8006080:	9905      	ldr	r1, [sp, #20]
 8006082:	4620      	mov	r0, r4
 8006084:	f002 fe6c 	bl	8008d60 <_Bfree>
 8006088:	4659      	mov	r1, fp
 800608a:	4620      	mov	r0, r4
 800608c:	f002 fe68 	bl	8008d60 <_Bfree>
 8006090:	4629      	mov	r1, r5
 8006092:	4620      	mov	r0, r4
 8006094:	f002 fe64 	bl	8008d60 <_Bfree>
 8006098:	e609      	b.n	8005cae <_strtod_l+0x646>
 800609a:	f1b8 0f01 	cmp.w	r8, #1
 800609e:	d103      	bne.n	80060a8 <_strtod_l+0xa40>
 80060a0:	f1b9 0f00 	cmp.w	r9, #0
 80060a4:	f43f ad95 	beq.w	8005bd2 <_strtod_l+0x56a>
 80060a8:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8006200 <_strtod_l+0xb98>
 80060ac:	4f60      	ldr	r7, [pc, #384]	; (8006230 <_strtod_l+0xbc8>)
 80060ae:	ed8d 7b06 	vstr	d7, [sp, #24]
 80060b2:	2600      	movs	r6, #0
 80060b4:	e7ae      	b.n	8006014 <_strtod_l+0x9ac>
 80060b6:	4f5f      	ldr	r7, [pc, #380]	; (8006234 <_strtod_l+0xbcc>)
 80060b8:	2600      	movs	r6, #0
 80060ba:	e7a7      	b.n	800600c <_strtod_l+0x9a4>
 80060bc:	4b5d      	ldr	r3, [pc, #372]	; (8006234 <_strtod_l+0xbcc>)
 80060be:	4630      	mov	r0, r6
 80060c0:	4639      	mov	r1, r7
 80060c2:	2200      	movs	r2, #0
 80060c4:	f7fa fab0 	bl	8000628 <__aeabi_dmul>
 80060c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80060ca:	4606      	mov	r6, r0
 80060cc:	460f      	mov	r7, r1
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d09c      	beq.n	800600c <_strtod_l+0x9a4>
 80060d2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80060d6:	e79d      	b.n	8006014 <_strtod_l+0x9ac>
 80060d8:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8006208 <_strtod_l+0xba0>
 80060dc:	ed8d 7b06 	vstr	d7, [sp, #24]
 80060e0:	ec57 6b17 	vmov	r6, r7, d7
 80060e4:	e796      	b.n	8006014 <_strtod_l+0x9ac>
 80060e6:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 80060ea:	9b04      	ldr	r3, [sp, #16]
 80060ec:	46ca      	mov	sl, r9
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d1c2      	bne.n	8006078 <_strtod_l+0xa10>
 80060f2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80060f6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80060f8:	0d1b      	lsrs	r3, r3, #20
 80060fa:	051b      	lsls	r3, r3, #20
 80060fc:	429a      	cmp	r2, r3
 80060fe:	d1bb      	bne.n	8006078 <_strtod_l+0xa10>
 8006100:	4630      	mov	r0, r6
 8006102:	4639      	mov	r1, r7
 8006104:	f7fa fdf0 	bl	8000ce8 <__aeabi_d2lz>
 8006108:	f7fa fa60 	bl	80005cc <__aeabi_l2d>
 800610c:	4602      	mov	r2, r0
 800610e:	460b      	mov	r3, r1
 8006110:	4630      	mov	r0, r6
 8006112:	4639      	mov	r1, r7
 8006114:	f7fa f8d0 	bl	80002b8 <__aeabi_dsub>
 8006118:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800611a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800611e:	ea43 0308 	orr.w	r3, r3, r8
 8006122:	4313      	orrs	r3, r2
 8006124:	4606      	mov	r6, r0
 8006126:	460f      	mov	r7, r1
 8006128:	d054      	beq.n	80061d4 <_strtod_l+0xb6c>
 800612a:	a339      	add	r3, pc, #228	; (adr r3, 8006210 <_strtod_l+0xba8>)
 800612c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006130:	f7fa fcec 	bl	8000b0c <__aeabi_dcmplt>
 8006134:	2800      	cmp	r0, #0
 8006136:	f47f ace5 	bne.w	8005b04 <_strtod_l+0x49c>
 800613a:	a337      	add	r3, pc, #220	; (adr r3, 8006218 <_strtod_l+0xbb0>)
 800613c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006140:	4630      	mov	r0, r6
 8006142:	4639      	mov	r1, r7
 8006144:	f7fa fd00 	bl	8000b48 <__aeabi_dcmpgt>
 8006148:	2800      	cmp	r0, #0
 800614a:	d095      	beq.n	8006078 <_strtod_l+0xa10>
 800614c:	e4da      	b.n	8005b04 <_strtod_l+0x49c>
 800614e:	9b04      	ldr	r3, [sp, #16]
 8006150:	b333      	cbz	r3, 80061a0 <_strtod_l+0xb38>
 8006152:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006154:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006158:	d822      	bhi.n	80061a0 <_strtod_l+0xb38>
 800615a:	a331      	add	r3, pc, #196	; (adr r3, 8006220 <_strtod_l+0xbb8>)
 800615c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006160:	4630      	mov	r0, r6
 8006162:	4639      	mov	r1, r7
 8006164:	f7fa fcdc 	bl	8000b20 <__aeabi_dcmple>
 8006168:	b1a0      	cbz	r0, 8006194 <_strtod_l+0xb2c>
 800616a:	4639      	mov	r1, r7
 800616c:	4630      	mov	r0, r6
 800616e:	f7fa fd33 	bl	8000bd8 <__aeabi_d2uiz>
 8006172:	2801      	cmp	r0, #1
 8006174:	bf38      	it	cc
 8006176:	2001      	movcc	r0, #1
 8006178:	f7fa f9dc 	bl	8000534 <__aeabi_ui2d>
 800617c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800617e:	4606      	mov	r6, r0
 8006180:	460f      	mov	r7, r1
 8006182:	bb23      	cbnz	r3, 80061ce <_strtod_l+0xb66>
 8006184:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006188:	9010      	str	r0, [sp, #64]	; 0x40
 800618a:	9311      	str	r3, [sp, #68]	; 0x44
 800618c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006190:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8006194:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006196:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006198:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800619c:	1a9b      	subs	r3, r3, r2
 800619e:	930f      	str	r3, [sp, #60]	; 0x3c
 80061a0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80061a4:	eeb0 0a48 	vmov.f32	s0, s16
 80061a8:	eef0 0a68 	vmov.f32	s1, s17
 80061ac:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80061b0:	f003 f902 	bl	80093b8 <__ulp>
 80061b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80061b8:	ec53 2b10 	vmov	r2, r3, d0
 80061bc:	f7fa fa34 	bl	8000628 <__aeabi_dmul>
 80061c0:	ec53 2b18 	vmov	r2, r3, d8
 80061c4:	f7fa f87a 	bl	80002bc <__adddf3>
 80061c8:	4680      	mov	r8, r0
 80061ca:	4689      	mov	r9, r1
 80061cc:	e78d      	b.n	80060ea <_strtod_l+0xa82>
 80061ce:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80061d2:	e7db      	b.n	800618c <_strtod_l+0xb24>
 80061d4:	a314      	add	r3, pc, #80	; (adr r3, 8006228 <_strtod_l+0xbc0>)
 80061d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061da:	f7fa fc97 	bl	8000b0c <__aeabi_dcmplt>
 80061de:	e7b3      	b.n	8006148 <_strtod_l+0xae0>
 80061e0:	2300      	movs	r3, #0
 80061e2:	930a      	str	r3, [sp, #40]	; 0x28
 80061e4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80061e6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80061e8:	6013      	str	r3, [r2, #0]
 80061ea:	f7ff ba7c 	b.w	80056e6 <_strtod_l+0x7e>
 80061ee:	2a65      	cmp	r2, #101	; 0x65
 80061f0:	f43f ab75 	beq.w	80058de <_strtod_l+0x276>
 80061f4:	2a45      	cmp	r2, #69	; 0x45
 80061f6:	f43f ab72 	beq.w	80058de <_strtod_l+0x276>
 80061fa:	2301      	movs	r3, #1
 80061fc:	f7ff bbaa 	b.w	8005954 <_strtod_l+0x2ec>
 8006200:	00000000 	.word	0x00000000
 8006204:	bff00000 	.word	0xbff00000
 8006208:	00000000 	.word	0x00000000
 800620c:	3ff00000 	.word	0x3ff00000
 8006210:	94a03595 	.word	0x94a03595
 8006214:	3fdfffff 	.word	0x3fdfffff
 8006218:	35afe535 	.word	0x35afe535
 800621c:	3fe00000 	.word	0x3fe00000
 8006220:	ffc00000 	.word	0xffc00000
 8006224:	41dfffff 	.word	0x41dfffff
 8006228:	94a03595 	.word	0x94a03595
 800622c:	3fcfffff 	.word	0x3fcfffff
 8006230:	3ff00000 	.word	0x3ff00000
 8006234:	3fe00000 	.word	0x3fe00000
 8006238:	7ff00000 	.word	0x7ff00000
 800623c:	7fe00000 	.word	0x7fe00000
 8006240:	7c9fffff 	.word	0x7c9fffff
 8006244:	7fefffff 	.word	0x7fefffff

08006248 <_strtod_r>:
 8006248:	4b01      	ldr	r3, [pc, #4]	; (8006250 <_strtod_r+0x8>)
 800624a:	f7ff ba0d 	b.w	8005668 <_strtod_l>
 800624e:	bf00      	nop
 8006250:	20000018 	.word	0x20000018

08006254 <strtod>:
 8006254:	460a      	mov	r2, r1
 8006256:	4601      	mov	r1, r0
 8006258:	4802      	ldr	r0, [pc, #8]	; (8006264 <strtod+0x10>)
 800625a:	4b03      	ldr	r3, [pc, #12]	; (8006268 <strtod+0x14>)
 800625c:	6800      	ldr	r0, [r0, #0]
 800625e:	f7ff ba03 	b.w	8005668 <_strtod_l>
 8006262:	bf00      	nop
 8006264:	200001d0 	.word	0x200001d0
 8006268:	20000018 	.word	0x20000018

0800626c <_strtol_l.constprop.0>:
 800626c:	2b01      	cmp	r3, #1
 800626e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006272:	d001      	beq.n	8006278 <_strtol_l.constprop.0+0xc>
 8006274:	2b24      	cmp	r3, #36	; 0x24
 8006276:	d906      	bls.n	8006286 <_strtol_l.constprop.0+0x1a>
 8006278:	f001 f9e4 	bl	8007644 <__errno>
 800627c:	2316      	movs	r3, #22
 800627e:	6003      	str	r3, [r0, #0]
 8006280:	2000      	movs	r0, #0
 8006282:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006286:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800636c <_strtol_l.constprop.0+0x100>
 800628a:	460d      	mov	r5, r1
 800628c:	462e      	mov	r6, r5
 800628e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006292:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8006296:	f017 0708 	ands.w	r7, r7, #8
 800629a:	d1f7      	bne.n	800628c <_strtol_l.constprop.0+0x20>
 800629c:	2c2d      	cmp	r4, #45	; 0x2d
 800629e:	d132      	bne.n	8006306 <_strtol_l.constprop.0+0x9a>
 80062a0:	782c      	ldrb	r4, [r5, #0]
 80062a2:	2701      	movs	r7, #1
 80062a4:	1cb5      	adds	r5, r6, #2
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d05b      	beq.n	8006362 <_strtol_l.constprop.0+0xf6>
 80062aa:	2b10      	cmp	r3, #16
 80062ac:	d109      	bne.n	80062c2 <_strtol_l.constprop.0+0x56>
 80062ae:	2c30      	cmp	r4, #48	; 0x30
 80062b0:	d107      	bne.n	80062c2 <_strtol_l.constprop.0+0x56>
 80062b2:	782c      	ldrb	r4, [r5, #0]
 80062b4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80062b8:	2c58      	cmp	r4, #88	; 0x58
 80062ba:	d14d      	bne.n	8006358 <_strtol_l.constprop.0+0xec>
 80062bc:	786c      	ldrb	r4, [r5, #1]
 80062be:	2310      	movs	r3, #16
 80062c0:	3502      	adds	r5, #2
 80062c2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80062c6:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80062ca:	f04f 0e00 	mov.w	lr, #0
 80062ce:	fbb8 f9f3 	udiv	r9, r8, r3
 80062d2:	4676      	mov	r6, lr
 80062d4:	fb03 8a19 	mls	sl, r3, r9, r8
 80062d8:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80062dc:	f1bc 0f09 	cmp.w	ip, #9
 80062e0:	d816      	bhi.n	8006310 <_strtol_l.constprop.0+0xa4>
 80062e2:	4664      	mov	r4, ip
 80062e4:	42a3      	cmp	r3, r4
 80062e6:	dd24      	ble.n	8006332 <_strtol_l.constprop.0+0xc6>
 80062e8:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 80062ec:	d008      	beq.n	8006300 <_strtol_l.constprop.0+0x94>
 80062ee:	45b1      	cmp	r9, r6
 80062f0:	d31c      	bcc.n	800632c <_strtol_l.constprop.0+0xc0>
 80062f2:	d101      	bne.n	80062f8 <_strtol_l.constprop.0+0x8c>
 80062f4:	45a2      	cmp	sl, r4
 80062f6:	db19      	blt.n	800632c <_strtol_l.constprop.0+0xc0>
 80062f8:	fb06 4603 	mla	r6, r6, r3, r4
 80062fc:	f04f 0e01 	mov.w	lr, #1
 8006300:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006304:	e7e8      	b.n	80062d8 <_strtol_l.constprop.0+0x6c>
 8006306:	2c2b      	cmp	r4, #43	; 0x2b
 8006308:	bf04      	itt	eq
 800630a:	782c      	ldrbeq	r4, [r5, #0]
 800630c:	1cb5      	addeq	r5, r6, #2
 800630e:	e7ca      	b.n	80062a6 <_strtol_l.constprop.0+0x3a>
 8006310:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8006314:	f1bc 0f19 	cmp.w	ip, #25
 8006318:	d801      	bhi.n	800631e <_strtol_l.constprop.0+0xb2>
 800631a:	3c37      	subs	r4, #55	; 0x37
 800631c:	e7e2      	b.n	80062e4 <_strtol_l.constprop.0+0x78>
 800631e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8006322:	f1bc 0f19 	cmp.w	ip, #25
 8006326:	d804      	bhi.n	8006332 <_strtol_l.constprop.0+0xc6>
 8006328:	3c57      	subs	r4, #87	; 0x57
 800632a:	e7db      	b.n	80062e4 <_strtol_l.constprop.0+0x78>
 800632c:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 8006330:	e7e6      	b.n	8006300 <_strtol_l.constprop.0+0x94>
 8006332:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 8006336:	d105      	bne.n	8006344 <_strtol_l.constprop.0+0xd8>
 8006338:	2322      	movs	r3, #34	; 0x22
 800633a:	6003      	str	r3, [r0, #0]
 800633c:	4646      	mov	r6, r8
 800633e:	b942      	cbnz	r2, 8006352 <_strtol_l.constprop.0+0xe6>
 8006340:	4630      	mov	r0, r6
 8006342:	e79e      	b.n	8006282 <_strtol_l.constprop.0+0x16>
 8006344:	b107      	cbz	r7, 8006348 <_strtol_l.constprop.0+0xdc>
 8006346:	4276      	negs	r6, r6
 8006348:	2a00      	cmp	r2, #0
 800634a:	d0f9      	beq.n	8006340 <_strtol_l.constprop.0+0xd4>
 800634c:	f1be 0f00 	cmp.w	lr, #0
 8006350:	d000      	beq.n	8006354 <_strtol_l.constprop.0+0xe8>
 8006352:	1e69      	subs	r1, r5, #1
 8006354:	6011      	str	r1, [r2, #0]
 8006356:	e7f3      	b.n	8006340 <_strtol_l.constprop.0+0xd4>
 8006358:	2430      	movs	r4, #48	; 0x30
 800635a:	2b00      	cmp	r3, #0
 800635c:	d1b1      	bne.n	80062c2 <_strtol_l.constprop.0+0x56>
 800635e:	2308      	movs	r3, #8
 8006360:	e7af      	b.n	80062c2 <_strtol_l.constprop.0+0x56>
 8006362:	2c30      	cmp	r4, #48	; 0x30
 8006364:	d0a5      	beq.n	80062b2 <_strtol_l.constprop.0+0x46>
 8006366:	230a      	movs	r3, #10
 8006368:	e7ab      	b.n	80062c2 <_strtol_l.constprop.0+0x56>
 800636a:	bf00      	nop
 800636c:	0800a4c1 	.word	0x0800a4c1

08006370 <_strtol_r>:
 8006370:	f7ff bf7c 	b.w	800626c <_strtol_l.constprop.0>

08006374 <strtol>:
 8006374:	4613      	mov	r3, r2
 8006376:	460a      	mov	r2, r1
 8006378:	4601      	mov	r1, r0
 800637a:	4802      	ldr	r0, [pc, #8]	; (8006384 <strtol+0x10>)
 800637c:	6800      	ldr	r0, [r0, #0]
 800637e:	f7ff bf75 	b.w	800626c <_strtol_l.constprop.0>
 8006382:	bf00      	nop
 8006384:	200001d0 	.word	0x200001d0

08006388 <__cvt>:
 8006388:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800638c:	ec55 4b10 	vmov	r4, r5, d0
 8006390:	2d00      	cmp	r5, #0
 8006392:	460e      	mov	r6, r1
 8006394:	4619      	mov	r1, r3
 8006396:	462b      	mov	r3, r5
 8006398:	bfbb      	ittet	lt
 800639a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800639e:	461d      	movlt	r5, r3
 80063a0:	2300      	movge	r3, #0
 80063a2:	232d      	movlt	r3, #45	; 0x2d
 80063a4:	700b      	strb	r3, [r1, #0]
 80063a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80063a8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80063ac:	4691      	mov	r9, r2
 80063ae:	f023 0820 	bic.w	r8, r3, #32
 80063b2:	bfbc      	itt	lt
 80063b4:	4622      	movlt	r2, r4
 80063b6:	4614      	movlt	r4, r2
 80063b8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80063bc:	d005      	beq.n	80063ca <__cvt+0x42>
 80063be:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80063c2:	d100      	bne.n	80063c6 <__cvt+0x3e>
 80063c4:	3601      	adds	r6, #1
 80063c6:	2102      	movs	r1, #2
 80063c8:	e000      	b.n	80063cc <__cvt+0x44>
 80063ca:	2103      	movs	r1, #3
 80063cc:	ab03      	add	r3, sp, #12
 80063ce:	9301      	str	r3, [sp, #4]
 80063d0:	ab02      	add	r3, sp, #8
 80063d2:	9300      	str	r3, [sp, #0]
 80063d4:	ec45 4b10 	vmov	d0, r4, r5
 80063d8:	4653      	mov	r3, sl
 80063da:	4632      	mov	r2, r6
 80063dc:	f001 fa24 	bl	8007828 <_dtoa_r>
 80063e0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80063e4:	4607      	mov	r7, r0
 80063e6:	d102      	bne.n	80063ee <__cvt+0x66>
 80063e8:	f019 0f01 	tst.w	r9, #1
 80063ec:	d022      	beq.n	8006434 <__cvt+0xac>
 80063ee:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80063f2:	eb07 0906 	add.w	r9, r7, r6
 80063f6:	d110      	bne.n	800641a <__cvt+0x92>
 80063f8:	783b      	ldrb	r3, [r7, #0]
 80063fa:	2b30      	cmp	r3, #48	; 0x30
 80063fc:	d10a      	bne.n	8006414 <__cvt+0x8c>
 80063fe:	2200      	movs	r2, #0
 8006400:	2300      	movs	r3, #0
 8006402:	4620      	mov	r0, r4
 8006404:	4629      	mov	r1, r5
 8006406:	f7fa fb77 	bl	8000af8 <__aeabi_dcmpeq>
 800640a:	b918      	cbnz	r0, 8006414 <__cvt+0x8c>
 800640c:	f1c6 0601 	rsb	r6, r6, #1
 8006410:	f8ca 6000 	str.w	r6, [sl]
 8006414:	f8da 3000 	ldr.w	r3, [sl]
 8006418:	4499      	add	r9, r3
 800641a:	2200      	movs	r2, #0
 800641c:	2300      	movs	r3, #0
 800641e:	4620      	mov	r0, r4
 8006420:	4629      	mov	r1, r5
 8006422:	f7fa fb69 	bl	8000af8 <__aeabi_dcmpeq>
 8006426:	b108      	cbz	r0, 800642c <__cvt+0xa4>
 8006428:	f8cd 900c 	str.w	r9, [sp, #12]
 800642c:	2230      	movs	r2, #48	; 0x30
 800642e:	9b03      	ldr	r3, [sp, #12]
 8006430:	454b      	cmp	r3, r9
 8006432:	d307      	bcc.n	8006444 <__cvt+0xbc>
 8006434:	9b03      	ldr	r3, [sp, #12]
 8006436:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006438:	1bdb      	subs	r3, r3, r7
 800643a:	4638      	mov	r0, r7
 800643c:	6013      	str	r3, [r2, #0]
 800643e:	b004      	add	sp, #16
 8006440:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006444:	1c59      	adds	r1, r3, #1
 8006446:	9103      	str	r1, [sp, #12]
 8006448:	701a      	strb	r2, [r3, #0]
 800644a:	e7f0      	b.n	800642e <__cvt+0xa6>

0800644c <__exponent>:
 800644c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800644e:	4603      	mov	r3, r0
 8006450:	2900      	cmp	r1, #0
 8006452:	bfb8      	it	lt
 8006454:	4249      	neglt	r1, r1
 8006456:	f803 2b02 	strb.w	r2, [r3], #2
 800645a:	bfb4      	ite	lt
 800645c:	222d      	movlt	r2, #45	; 0x2d
 800645e:	222b      	movge	r2, #43	; 0x2b
 8006460:	2909      	cmp	r1, #9
 8006462:	7042      	strb	r2, [r0, #1]
 8006464:	dd2a      	ble.n	80064bc <__exponent+0x70>
 8006466:	f10d 0207 	add.w	r2, sp, #7
 800646a:	4617      	mov	r7, r2
 800646c:	260a      	movs	r6, #10
 800646e:	4694      	mov	ip, r2
 8006470:	fb91 f5f6 	sdiv	r5, r1, r6
 8006474:	fb06 1415 	mls	r4, r6, r5, r1
 8006478:	3430      	adds	r4, #48	; 0x30
 800647a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800647e:	460c      	mov	r4, r1
 8006480:	2c63      	cmp	r4, #99	; 0x63
 8006482:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8006486:	4629      	mov	r1, r5
 8006488:	dcf1      	bgt.n	800646e <__exponent+0x22>
 800648a:	3130      	adds	r1, #48	; 0x30
 800648c:	f1ac 0402 	sub.w	r4, ip, #2
 8006490:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006494:	1c41      	adds	r1, r0, #1
 8006496:	4622      	mov	r2, r4
 8006498:	42ba      	cmp	r2, r7
 800649a:	d30a      	bcc.n	80064b2 <__exponent+0x66>
 800649c:	f10d 0209 	add.w	r2, sp, #9
 80064a0:	eba2 020c 	sub.w	r2, r2, ip
 80064a4:	42bc      	cmp	r4, r7
 80064a6:	bf88      	it	hi
 80064a8:	2200      	movhi	r2, #0
 80064aa:	4413      	add	r3, r2
 80064ac:	1a18      	subs	r0, r3, r0
 80064ae:	b003      	add	sp, #12
 80064b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80064b2:	f812 5b01 	ldrb.w	r5, [r2], #1
 80064b6:	f801 5f01 	strb.w	r5, [r1, #1]!
 80064ba:	e7ed      	b.n	8006498 <__exponent+0x4c>
 80064bc:	2330      	movs	r3, #48	; 0x30
 80064be:	3130      	adds	r1, #48	; 0x30
 80064c0:	7083      	strb	r3, [r0, #2]
 80064c2:	70c1      	strb	r1, [r0, #3]
 80064c4:	1d03      	adds	r3, r0, #4
 80064c6:	e7f1      	b.n	80064ac <__exponent+0x60>

080064c8 <_printf_float>:
 80064c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064cc:	ed2d 8b02 	vpush	{d8}
 80064d0:	b08d      	sub	sp, #52	; 0x34
 80064d2:	460c      	mov	r4, r1
 80064d4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80064d8:	4616      	mov	r6, r2
 80064da:	461f      	mov	r7, r3
 80064dc:	4605      	mov	r5, r0
 80064de:	f001 f867 	bl	80075b0 <_localeconv_r>
 80064e2:	f8d0 a000 	ldr.w	sl, [r0]
 80064e6:	4650      	mov	r0, sl
 80064e8:	f7f9 feda 	bl	80002a0 <strlen>
 80064ec:	2300      	movs	r3, #0
 80064ee:	930a      	str	r3, [sp, #40]	; 0x28
 80064f0:	6823      	ldr	r3, [r4, #0]
 80064f2:	9305      	str	r3, [sp, #20]
 80064f4:	f8d8 3000 	ldr.w	r3, [r8]
 80064f8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80064fc:	3307      	adds	r3, #7
 80064fe:	f023 0307 	bic.w	r3, r3, #7
 8006502:	f103 0208 	add.w	r2, r3, #8
 8006506:	f8c8 2000 	str.w	r2, [r8]
 800650a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800650e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006512:	9307      	str	r3, [sp, #28]
 8006514:	f8cd 8018 	str.w	r8, [sp, #24]
 8006518:	ee08 0a10 	vmov	s16, r0
 800651c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8006520:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006524:	4b9e      	ldr	r3, [pc, #632]	; (80067a0 <_printf_float+0x2d8>)
 8006526:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800652a:	f7fa fb17 	bl	8000b5c <__aeabi_dcmpun>
 800652e:	bb88      	cbnz	r0, 8006594 <_printf_float+0xcc>
 8006530:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006534:	4b9a      	ldr	r3, [pc, #616]	; (80067a0 <_printf_float+0x2d8>)
 8006536:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800653a:	f7fa faf1 	bl	8000b20 <__aeabi_dcmple>
 800653e:	bb48      	cbnz	r0, 8006594 <_printf_float+0xcc>
 8006540:	2200      	movs	r2, #0
 8006542:	2300      	movs	r3, #0
 8006544:	4640      	mov	r0, r8
 8006546:	4649      	mov	r1, r9
 8006548:	f7fa fae0 	bl	8000b0c <__aeabi_dcmplt>
 800654c:	b110      	cbz	r0, 8006554 <_printf_float+0x8c>
 800654e:	232d      	movs	r3, #45	; 0x2d
 8006550:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006554:	4a93      	ldr	r2, [pc, #588]	; (80067a4 <_printf_float+0x2dc>)
 8006556:	4b94      	ldr	r3, [pc, #592]	; (80067a8 <_printf_float+0x2e0>)
 8006558:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800655c:	bf94      	ite	ls
 800655e:	4690      	movls	r8, r2
 8006560:	4698      	movhi	r8, r3
 8006562:	2303      	movs	r3, #3
 8006564:	6123      	str	r3, [r4, #16]
 8006566:	9b05      	ldr	r3, [sp, #20]
 8006568:	f023 0304 	bic.w	r3, r3, #4
 800656c:	6023      	str	r3, [r4, #0]
 800656e:	f04f 0900 	mov.w	r9, #0
 8006572:	9700      	str	r7, [sp, #0]
 8006574:	4633      	mov	r3, r6
 8006576:	aa0b      	add	r2, sp, #44	; 0x2c
 8006578:	4621      	mov	r1, r4
 800657a:	4628      	mov	r0, r5
 800657c:	f000 f9da 	bl	8006934 <_printf_common>
 8006580:	3001      	adds	r0, #1
 8006582:	f040 8090 	bne.w	80066a6 <_printf_float+0x1de>
 8006586:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800658a:	b00d      	add	sp, #52	; 0x34
 800658c:	ecbd 8b02 	vpop	{d8}
 8006590:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006594:	4642      	mov	r2, r8
 8006596:	464b      	mov	r3, r9
 8006598:	4640      	mov	r0, r8
 800659a:	4649      	mov	r1, r9
 800659c:	f7fa fade 	bl	8000b5c <__aeabi_dcmpun>
 80065a0:	b140      	cbz	r0, 80065b4 <_printf_float+0xec>
 80065a2:	464b      	mov	r3, r9
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	bfbc      	itt	lt
 80065a8:	232d      	movlt	r3, #45	; 0x2d
 80065aa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80065ae:	4a7f      	ldr	r2, [pc, #508]	; (80067ac <_printf_float+0x2e4>)
 80065b0:	4b7f      	ldr	r3, [pc, #508]	; (80067b0 <_printf_float+0x2e8>)
 80065b2:	e7d1      	b.n	8006558 <_printf_float+0x90>
 80065b4:	6863      	ldr	r3, [r4, #4]
 80065b6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80065ba:	9206      	str	r2, [sp, #24]
 80065bc:	1c5a      	adds	r2, r3, #1
 80065be:	d13f      	bne.n	8006640 <_printf_float+0x178>
 80065c0:	2306      	movs	r3, #6
 80065c2:	6063      	str	r3, [r4, #4]
 80065c4:	9b05      	ldr	r3, [sp, #20]
 80065c6:	6861      	ldr	r1, [r4, #4]
 80065c8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80065cc:	2300      	movs	r3, #0
 80065ce:	9303      	str	r3, [sp, #12]
 80065d0:	ab0a      	add	r3, sp, #40	; 0x28
 80065d2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80065d6:	ab09      	add	r3, sp, #36	; 0x24
 80065d8:	ec49 8b10 	vmov	d0, r8, r9
 80065dc:	9300      	str	r3, [sp, #0]
 80065de:	6022      	str	r2, [r4, #0]
 80065e0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80065e4:	4628      	mov	r0, r5
 80065e6:	f7ff fecf 	bl	8006388 <__cvt>
 80065ea:	9b06      	ldr	r3, [sp, #24]
 80065ec:	9909      	ldr	r1, [sp, #36]	; 0x24
 80065ee:	2b47      	cmp	r3, #71	; 0x47
 80065f0:	4680      	mov	r8, r0
 80065f2:	d108      	bne.n	8006606 <_printf_float+0x13e>
 80065f4:	1cc8      	adds	r0, r1, #3
 80065f6:	db02      	blt.n	80065fe <_printf_float+0x136>
 80065f8:	6863      	ldr	r3, [r4, #4]
 80065fa:	4299      	cmp	r1, r3
 80065fc:	dd41      	ble.n	8006682 <_printf_float+0x1ba>
 80065fe:	f1ab 0302 	sub.w	r3, fp, #2
 8006602:	fa5f fb83 	uxtb.w	fp, r3
 8006606:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800660a:	d820      	bhi.n	800664e <_printf_float+0x186>
 800660c:	3901      	subs	r1, #1
 800660e:	465a      	mov	r2, fp
 8006610:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006614:	9109      	str	r1, [sp, #36]	; 0x24
 8006616:	f7ff ff19 	bl	800644c <__exponent>
 800661a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800661c:	1813      	adds	r3, r2, r0
 800661e:	2a01      	cmp	r2, #1
 8006620:	4681      	mov	r9, r0
 8006622:	6123      	str	r3, [r4, #16]
 8006624:	dc02      	bgt.n	800662c <_printf_float+0x164>
 8006626:	6822      	ldr	r2, [r4, #0]
 8006628:	07d2      	lsls	r2, r2, #31
 800662a:	d501      	bpl.n	8006630 <_printf_float+0x168>
 800662c:	3301      	adds	r3, #1
 800662e:	6123      	str	r3, [r4, #16]
 8006630:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006634:	2b00      	cmp	r3, #0
 8006636:	d09c      	beq.n	8006572 <_printf_float+0xaa>
 8006638:	232d      	movs	r3, #45	; 0x2d
 800663a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800663e:	e798      	b.n	8006572 <_printf_float+0xaa>
 8006640:	9a06      	ldr	r2, [sp, #24]
 8006642:	2a47      	cmp	r2, #71	; 0x47
 8006644:	d1be      	bne.n	80065c4 <_printf_float+0xfc>
 8006646:	2b00      	cmp	r3, #0
 8006648:	d1bc      	bne.n	80065c4 <_printf_float+0xfc>
 800664a:	2301      	movs	r3, #1
 800664c:	e7b9      	b.n	80065c2 <_printf_float+0xfa>
 800664e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006652:	d118      	bne.n	8006686 <_printf_float+0x1be>
 8006654:	2900      	cmp	r1, #0
 8006656:	6863      	ldr	r3, [r4, #4]
 8006658:	dd0b      	ble.n	8006672 <_printf_float+0x1aa>
 800665a:	6121      	str	r1, [r4, #16]
 800665c:	b913      	cbnz	r3, 8006664 <_printf_float+0x19c>
 800665e:	6822      	ldr	r2, [r4, #0]
 8006660:	07d0      	lsls	r0, r2, #31
 8006662:	d502      	bpl.n	800666a <_printf_float+0x1a2>
 8006664:	3301      	adds	r3, #1
 8006666:	440b      	add	r3, r1
 8006668:	6123      	str	r3, [r4, #16]
 800666a:	65a1      	str	r1, [r4, #88]	; 0x58
 800666c:	f04f 0900 	mov.w	r9, #0
 8006670:	e7de      	b.n	8006630 <_printf_float+0x168>
 8006672:	b913      	cbnz	r3, 800667a <_printf_float+0x1b2>
 8006674:	6822      	ldr	r2, [r4, #0]
 8006676:	07d2      	lsls	r2, r2, #31
 8006678:	d501      	bpl.n	800667e <_printf_float+0x1b6>
 800667a:	3302      	adds	r3, #2
 800667c:	e7f4      	b.n	8006668 <_printf_float+0x1a0>
 800667e:	2301      	movs	r3, #1
 8006680:	e7f2      	b.n	8006668 <_printf_float+0x1a0>
 8006682:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006686:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006688:	4299      	cmp	r1, r3
 800668a:	db05      	blt.n	8006698 <_printf_float+0x1d0>
 800668c:	6823      	ldr	r3, [r4, #0]
 800668e:	6121      	str	r1, [r4, #16]
 8006690:	07d8      	lsls	r0, r3, #31
 8006692:	d5ea      	bpl.n	800666a <_printf_float+0x1a2>
 8006694:	1c4b      	adds	r3, r1, #1
 8006696:	e7e7      	b.n	8006668 <_printf_float+0x1a0>
 8006698:	2900      	cmp	r1, #0
 800669a:	bfd4      	ite	le
 800669c:	f1c1 0202 	rsble	r2, r1, #2
 80066a0:	2201      	movgt	r2, #1
 80066a2:	4413      	add	r3, r2
 80066a4:	e7e0      	b.n	8006668 <_printf_float+0x1a0>
 80066a6:	6823      	ldr	r3, [r4, #0]
 80066a8:	055a      	lsls	r2, r3, #21
 80066aa:	d407      	bmi.n	80066bc <_printf_float+0x1f4>
 80066ac:	6923      	ldr	r3, [r4, #16]
 80066ae:	4642      	mov	r2, r8
 80066b0:	4631      	mov	r1, r6
 80066b2:	4628      	mov	r0, r5
 80066b4:	47b8      	blx	r7
 80066b6:	3001      	adds	r0, #1
 80066b8:	d12c      	bne.n	8006714 <_printf_float+0x24c>
 80066ba:	e764      	b.n	8006586 <_printf_float+0xbe>
 80066bc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80066c0:	f240 80e0 	bls.w	8006884 <_printf_float+0x3bc>
 80066c4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80066c8:	2200      	movs	r2, #0
 80066ca:	2300      	movs	r3, #0
 80066cc:	f7fa fa14 	bl	8000af8 <__aeabi_dcmpeq>
 80066d0:	2800      	cmp	r0, #0
 80066d2:	d034      	beq.n	800673e <_printf_float+0x276>
 80066d4:	4a37      	ldr	r2, [pc, #220]	; (80067b4 <_printf_float+0x2ec>)
 80066d6:	2301      	movs	r3, #1
 80066d8:	4631      	mov	r1, r6
 80066da:	4628      	mov	r0, r5
 80066dc:	47b8      	blx	r7
 80066de:	3001      	adds	r0, #1
 80066e0:	f43f af51 	beq.w	8006586 <_printf_float+0xbe>
 80066e4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80066e8:	429a      	cmp	r2, r3
 80066ea:	db02      	blt.n	80066f2 <_printf_float+0x22a>
 80066ec:	6823      	ldr	r3, [r4, #0]
 80066ee:	07d8      	lsls	r0, r3, #31
 80066f0:	d510      	bpl.n	8006714 <_printf_float+0x24c>
 80066f2:	ee18 3a10 	vmov	r3, s16
 80066f6:	4652      	mov	r2, sl
 80066f8:	4631      	mov	r1, r6
 80066fa:	4628      	mov	r0, r5
 80066fc:	47b8      	blx	r7
 80066fe:	3001      	adds	r0, #1
 8006700:	f43f af41 	beq.w	8006586 <_printf_float+0xbe>
 8006704:	f04f 0800 	mov.w	r8, #0
 8006708:	f104 091a 	add.w	r9, r4, #26
 800670c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800670e:	3b01      	subs	r3, #1
 8006710:	4543      	cmp	r3, r8
 8006712:	dc09      	bgt.n	8006728 <_printf_float+0x260>
 8006714:	6823      	ldr	r3, [r4, #0]
 8006716:	079b      	lsls	r3, r3, #30
 8006718:	f100 8107 	bmi.w	800692a <_printf_float+0x462>
 800671c:	68e0      	ldr	r0, [r4, #12]
 800671e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006720:	4298      	cmp	r0, r3
 8006722:	bfb8      	it	lt
 8006724:	4618      	movlt	r0, r3
 8006726:	e730      	b.n	800658a <_printf_float+0xc2>
 8006728:	2301      	movs	r3, #1
 800672a:	464a      	mov	r2, r9
 800672c:	4631      	mov	r1, r6
 800672e:	4628      	mov	r0, r5
 8006730:	47b8      	blx	r7
 8006732:	3001      	adds	r0, #1
 8006734:	f43f af27 	beq.w	8006586 <_printf_float+0xbe>
 8006738:	f108 0801 	add.w	r8, r8, #1
 800673c:	e7e6      	b.n	800670c <_printf_float+0x244>
 800673e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006740:	2b00      	cmp	r3, #0
 8006742:	dc39      	bgt.n	80067b8 <_printf_float+0x2f0>
 8006744:	4a1b      	ldr	r2, [pc, #108]	; (80067b4 <_printf_float+0x2ec>)
 8006746:	2301      	movs	r3, #1
 8006748:	4631      	mov	r1, r6
 800674a:	4628      	mov	r0, r5
 800674c:	47b8      	blx	r7
 800674e:	3001      	adds	r0, #1
 8006750:	f43f af19 	beq.w	8006586 <_printf_float+0xbe>
 8006754:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006758:	4313      	orrs	r3, r2
 800675a:	d102      	bne.n	8006762 <_printf_float+0x29a>
 800675c:	6823      	ldr	r3, [r4, #0]
 800675e:	07d9      	lsls	r1, r3, #31
 8006760:	d5d8      	bpl.n	8006714 <_printf_float+0x24c>
 8006762:	ee18 3a10 	vmov	r3, s16
 8006766:	4652      	mov	r2, sl
 8006768:	4631      	mov	r1, r6
 800676a:	4628      	mov	r0, r5
 800676c:	47b8      	blx	r7
 800676e:	3001      	adds	r0, #1
 8006770:	f43f af09 	beq.w	8006586 <_printf_float+0xbe>
 8006774:	f04f 0900 	mov.w	r9, #0
 8006778:	f104 0a1a 	add.w	sl, r4, #26
 800677c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800677e:	425b      	negs	r3, r3
 8006780:	454b      	cmp	r3, r9
 8006782:	dc01      	bgt.n	8006788 <_printf_float+0x2c0>
 8006784:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006786:	e792      	b.n	80066ae <_printf_float+0x1e6>
 8006788:	2301      	movs	r3, #1
 800678a:	4652      	mov	r2, sl
 800678c:	4631      	mov	r1, r6
 800678e:	4628      	mov	r0, r5
 8006790:	47b8      	blx	r7
 8006792:	3001      	adds	r0, #1
 8006794:	f43f aef7 	beq.w	8006586 <_printf_float+0xbe>
 8006798:	f109 0901 	add.w	r9, r9, #1
 800679c:	e7ee      	b.n	800677c <_printf_float+0x2b4>
 800679e:	bf00      	nop
 80067a0:	7fefffff 	.word	0x7fefffff
 80067a4:	0800a5c1 	.word	0x0800a5c1
 80067a8:	0800a5c5 	.word	0x0800a5c5
 80067ac:	0800a5c9 	.word	0x0800a5c9
 80067b0:	0800a5cd 	.word	0x0800a5cd
 80067b4:	0800a5d1 	.word	0x0800a5d1
 80067b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80067ba:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80067bc:	429a      	cmp	r2, r3
 80067be:	bfa8      	it	ge
 80067c0:	461a      	movge	r2, r3
 80067c2:	2a00      	cmp	r2, #0
 80067c4:	4691      	mov	r9, r2
 80067c6:	dc37      	bgt.n	8006838 <_printf_float+0x370>
 80067c8:	f04f 0b00 	mov.w	fp, #0
 80067cc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80067d0:	f104 021a 	add.w	r2, r4, #26
 80067d4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80067d6:	9305      	str	r3, [sp, #20]
 80067d8:	eba3 0309 	sub.w	r3, r3, r9
 80067dc:	455b      	cmp	r3, fp
 80067de:	dc33      	bgt.n	8006848 <_printf_float+0x380>
 80067e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80067e4:	429a      	cmp	r2, r3
 80067e6:	db3b      	blt.n	8006860 <_printf_float+0x398>
 80067e8:	6823      	ldr	r3, [r4, #0]
 80067ea:	07da      	lsls	r2, r3, #31
 80067ec:	d438      	bmi.n	8006860 <_printf_float+0x398>
 80067ee:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80067f2:	eba2 0903 	sub.w	r9, r2, r3
 80067f6:	9b05      	ldr	r3, [sp, #20]
 80067f8:	1ad2      	subs	r2, r2, r3
 80067fa:	4591      	cmp	r9, r2
 80067fc:	bfa8      	it	ge
 80067fe:	4691      	movge	r9, r2
 8006800:	f1b9 0f00 	cmp.w	r9, #0
 8006804:	dc35      	bgt.n	8006872 <_printf_float+0x3aa>
 8006806:	f04f 0800 	mov.w	r8, #0
 800680a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800680e:	f104 0a1a 	add.w	sl, r4, #26
 8006812:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006816:	1a9b      	subs	r3, r3, r2
 8006818:	eba3 0309 	sub.w	r3, r3, r9
 800681c:	4543      	cmp	r3, r8
 800681e:	f77f af79 	ble.w	8006714 <_printf_float+0x24c>
 8006822:	2301      	movs	r3, #1
 8006824:	4652      	mov	r2, sl
 8006826:	4631      	mov	r1, r6
 8006828:	4628      	mov	r0, r5
 800682a:	47b8      	blx	r7
 800682c:	3001      	adds	r0, #1
 800682e:	f43f aeaa 	beq.w	8006586 <_printf_float+0xbe>
 8006832:	f108 0801 	add.w	r8, r8, #1
 8006836:	e7ec      	b.n	8006812 <_printf_float+0x34a>
 8006838:	4613      	mov	r3, r2
 800683a:	4631      	mov	r1, r6
 800683c:	4642      	mov	r2, r8
 800683e:	4628      	mov	r0, r5
 8006840:	47b8      	blx	r7
 8006842:	3001      	adds	r0, #1
 8006844:	d1c0      	bne.n	80067c8 <_printf_float+0x300>
 8006846:	e69e      	b.n	8006586 <_printf_float+0xbe>
 8006848:	2301      	movs	r3, #1
 800684a:	4631      	mov	r1, r6
 800684c:	4628      	mov	r0, r5
 800684e:	9205      	str	r2, [sp, #20]
 8006850:	47b8      	blx	r7
 8006852:	3001      	adds	r0, #1
 8006854:	f43f ae97 	beq.w	8006586 <_printf_float+0xbe>
 8006858:	9a05      	ldr	r2, [sp, #20]
 800685a:	f10b 0b01 	add.w	fp, fp, #1
 800685e:	e7b9      	b.n	80067d4 <_printf_float+0x30c>
 8006860:	ee18 3a10 	vmov	r3, s16
 8006864:	4652      	mov	r2, sl
 8006866:	4631      	mov	r1, r6
 8006868:	4628      	mov	r0, r5
 800686a:	47b8      	blx	r7
 800686c:	3001      	adds	r0, #1
 800686e:	d1be      	bne.n	80067ee <_printf_float+0x326>
 8006870:	e689      	b.n	8006586 <_printf_float+0xbe>
 8006872:	9a05      	ldr	r2, [sp, #20]
 8006874:	464b      	mov	r3, r9
 8006876:	4442      	add	r2, r8
 8006878:	4631      	mov	r1, r6
 800687a:	4628      	mov	r0, r5
 800687c:	47b8      	blx	r7
 800687e:	3001      	adds	r0, #1
 8006880:	d1c1      	bne.n	8006806 <_printf_float+0x33e>
 8006882:	e680      	b.n	8006586 <_printf_float+0xbe>
 8006884:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006886:	2a01      	cmp	r2, #1
 8006888:	dc01      	bgt.n	800688e <_printf_float+0x3c6>
 800688a:	07db      	lsls	r3, r3, #31
 800688c:	d53a      	bpl.n	8006904 <_printf_float+0x43c>
 800688e:	2301      	movs	r3, #1
 8006890:	4642      	mov	r2, r8
 8006892:	4631      	mov	r1, r6
 8006894:	4628      	mov	r0, r5
 8006896:	47b8      	blx	r7
 8006898:	3001      	adds	r0, #1
 800689a:	f43f ae74 	beq.w	8006586 <_printf_float+0xbe>
 800689e:	ee18 3a10 	vmov	r3, s16
 80068a2:	4652      	mov	r2, sl
 80068a4:	4631      	mov	r1, r6
 80068a6:	4628      	mov	r0, r5
 80068a8:	47b8      	blx	r7
 80068aa:	3001      	adds	r0, #1
 80068ac:	f43f ae6b 	beq.w	8006586 <_printf_float+0xbe>
 80068b0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80068b4:	2200      	movs	r2, #0
 80068b6:	2300      	movs	r3, #0
 80068b8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80068bc:	f7fa f91c 	bl	8000af8 <__aeabi_dcmpeq>
 80068c0:	b9d8      	cbnz	r0, 80068fa <_printf_float+0x432>
 80068c2:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 80068c6:	f108 0201 	add.w	r2, r8, #1
 80068ca:	4631      	mov	r1, r6
 80068cc:	4628      	mov	r0, r5
 80068ce:	47b8      	blx	r7
 80068d0:	3001      	adds	r0, #1
 80068d2:	d10e      	bne.n	80068f2 <_printf_float+0x42a>
 80068d4:	e657      	b.n	8006586 <_printf_float+0xbe>
 80068d6:	2301      	movs	r3, #1
 80068d8:	4652      	mov	r2, sl
 80068da:	4631      	mov	r1, r6
 80068dc:	4628      	mov	r0, r5
 80068de:	47b8      	blx	r7
 80068e0:	3001      	adds	r0, #1
 80068e2:	f43f ae50 	beq.w	8006586 <_printf_float+0xbe>
 80068e6:	f108 0801 	add.w	r8, r8, #1
 80068ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068ec:	3b01      	subs	r3, #1
 80068ee:	4543      	cmp	r3, r8
 80068f0:	dcf1      	bgt.n	80068d6 <_printf_float+0x40e>
 80068f2:	464b      	mov	r3, r9
 80068f4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80068f8:	e6da      	b.n	80066b0 <_printf_float+0x1e8>
 80068fa:	f04f 0800 	mov.w	r8, #0
 80068fe:	f104 0a1a 	add.w	sl, r4, #26
 8006902:	e7f2      	b.n	80068ea <_printf_float+0x422>
 8006904:	2301      	movs	r3, #1
 8006906:	4642      	mov	r2, r8
 8006908:	e7df      	b.n	80068ca <_printf_float+0x402>
 800690a:	2301      	movs	r3, #1
 800690c:	464a      	mov	r2, r9
 800690e:	4631      	mov	r1, r6
 8006910:	4628      	mov	r0, r5
 8006912:	47b8      	blx	r7
 8006914:	3001      	adds	r0, #1
 8006916:	f43f ae36 	beq.w	8006586 <_printf_float+0xbe>
 800691a:	f108 0801 	add.w	r8, r8, #1
 800691e:	68e3      	ldr	r3, [r4, #12]
 8006920:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006922:	1a5b      	subs	r3, r3, r1
 8006924:	4543      	cmp	r3, r8
 8006926:	dcf0      	bgt.n	800690a <_printf_float+0x442>
 8006928:	e6f8      	b.n	800671c <_printf_float+0x254>
 800692a:	f04f 0800 	mov.w	r8, #0
 800692e:	f104 0919 	add.w	r9, r4, #25
 8006932:	e7f4      	b.n	800691e <_printf_float+0x456>

08006934 <_printf_common>:
 8006934:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006938:	4616      	mov	r6, r2
 800693a:	4699      	mov	r9, r3
 800693c:	688a      	ldr	r2, [r1, #8]
 800693e:	690b      	ldr	r3, [r1, #16]
 8006940:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006944:	4293      	cmp	r3, r2
 8006946:	bfb8      	it	lt
 8006948:	4613      	movlt	r3, r2
 800694a:	6033      	str	r3, [r6, #0]
 800694c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006950:	4607      	mov	r7, r0
 8006952:	460c      	mov	r4, r1
 8006954:	b10a      	cbz	r2, 800695a <_printf_common+0x26>
 8006956:	3301      	adds	r3, #1
 8006958:	6033      	str	r3, [r6, #0]
 800695a:	6823      	ldr	r3, [r4, #0]
 800695c:	0699      	lsls	r1, r3, #26
 800695e:	bf42      	ittt	mi
 8006960:	6833      	ldrmi	r3, [r6, #0]
 8006962:	3302      	addmi	r3, #2
 8006964:	6033      	strmi	r3, [r6, #0]
 8006966:	6825      	ldr	r5, [r4, #0]
 8006968:	f015 0506 	ands.w	r5, r5, #6
 800696c:	d106      	bne.n	800697c <_printf_common+0x48>
 800696e:	f104 0a19 	add.w	sl, r4, #25
 8006972:	68e3      	ldr	r3, [r4, #12]
 8006974:	6832      	ldr	r2, [r6, #0]
 8006976:	1a9b      	subs	r3, r3, r2
 8006978:	42ab      	cmp	r3, r5
 800697a:	dc26      	bgt.n	80069ca <_printf_common+0x96>
 800697c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006980:	1e13      	subs	r3, r2, #0
 8006982:	6822      	ldr	r2, [r4, #0]
 8006984:	bf18      	it	ne
 8006986:	2301      	movne	r3, #1
 8006988:	0692      	lsls	r2, r2, #26
 800698a:	d42b      	bmi.n	80069e4 <_printf_common+0xb0>
 800698c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006990:	4649      	mov	r1, r9
 8006992:	4638      	mov	r0, r7
 8006994:	47c0      	blx	r8
 8006996:	3001      	adds	r0, #1
 8006998:	d01e      	beq.n	80069d8 <_printf_common+0xa4>
 800699a:	6823      	ldr	r3, [r4, #0]
 800699c:	6922      	ldr	r2, [r4, #16]
 800699e:	f003 0306 	and.w	r3, r3, #6
 80069a2:	2b04      	cmp	r3, #4
 80069a4:	bf02      	ittt	eq
 80069a6:	68e5      	ldreq	r5, [r4, #12]
 80069a8:	6833      	ldreq	r3, [r6, #0]
 80069aa:	1aed      	subeq	r5, r5, r3
 80069ac:	68a3      	ldr	r3, [r4, #8]
 80069ae:	bf0c      	ite	eq
 80069b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80069b4:	2500      	movne	r5, #0
 80069b6:	4293      	cmp	r3, r2
 80069b8:	bfc4      	itt	gt
 80069ba:	1a9b      	subgt	r3, r3, r2
 80069bc:	18ed      	addgt	r5, r5, r3
 80069be:	2600      	movs	r6, #0
 80069c0:	341a      	adds	r4, #26
 80069c2:	42b5      	cmp	r5, r6
 80069c4:	d11a      	bne.n	80069fc <_printf_common+0xc8>
 80069c6:	2000      	movs	r0, #0
 80069c8:	e008      	b.n	80069dc <_printf_common+0xa8>
 80069ca:	2301      	movs	r3, #1
 80069cc:	4652      	mov	r2, sl
 80069ce:	4649      	mov	r1, r9
 80069d0:	4638      	mov	r0, r7
 80069d2:	47c0      	blx	r8
 80069d4:	3001      	adds	r0, #1
 80069d6:	d103      	bne.n	80069e0 <_printf_common+0xac>
 80069d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80069dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069e0:	3501      	adds	r5, #1
 80069e2:	e7c6      	b.n	8006972 <_printf_common+0x3e>
 80069e4:	18e1      	adds	r1, r4, r3
 80069e6:	1c5a      	adds	r2, r3, #1
 80069e8:	2030      	movs	r0, #48	; 0x30
 80069ea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80069ee:	4422      	add	r2, r4
 80069f0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80069f4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80069f8:	3302      	adds	r3, #2
 80069fa:	e7c7      	b.n	800698c <_printf_common+0x58>
 80069fc:	2301      	movs	r3, #1
 80069fe:	4622      	mov	r2, r4
 8006a00:	4649      	mov	r1, r9
 8006a02:	4638      	mov	r0, r7
 8006a04:	47c0      	blx	r8
 8006a06:	3001      	adds	r0, #1
 8006a08:	d0e6      	beq.n	80069d8 <_printf_common+0xa4>
 8006a0a:	3601      	adds	r6, #1
 8006a0c:	e7d9      	b.n	80069c2 <_printf_common+0x8e>
	...

08006a10 <_printf_i>:
 8006a10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a14:	7e0f      	ldrb	r7, [r1, #24]
 8006a16:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006a18:	2f78      	cmp	r7, #120	; 0x78
 8006a1a:	4691      	mov	r9, r2
 8006a1c:	4680      	mov	r8, r0
 8006a1e:	460c      	mov	r4, r1
 8006a20:	469a      	mov	sl, r3
 8006a22:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006a26:	d807      	bhi.n	8006a38 <_printf_i+0x28>
 8006a28:	2f62      	cmp	r7, #98	; 0x62
 8006a2a:	d80a      	bhi.n	8006a42 <_printf_i+0x32>
 8006a2c:	2f00      	cmp	r7, #0
 8006a2e:	f000 80d4 	beq.w	8006bda <_printf_i+0x1ca>
 8006a32:	2f58      	cmp	r7, #88	; 0x58
 8006a34:	f000 80c0 	beq.w	8006bb8 <_printf_i+0x1a8>
 8006a38:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006a3c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006a40:	e03a      	b.n	8006ab8 <_printf_i+0xa8>
 8006a42:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006a46:	2b15      	cmp	r3, #21
 8006a48:	d8f6      	bhi.n	8006a38 <_printf_i+0x28>
 8006a4a:	a101      	add	r1, pc, #4	; (adr r1, 8006a50 <_printf_i+0x40>)
 8006a4c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006a50:	08006aa9 	.word	0x08006aa9
 8006a54:	08006abd 	.word	0x08006abd
 8006a58:	08006a39 	.word	0x08006a39
 8006a5c:	08006a39 	.word	0x08006a39
 8006a60:	08006a39 	.word	0x08006a39
 8006a64:	08006a39 	.word	0x08006a39
 8006a68:	08006abd 	.word	0x08006abd
 8006a6c:	08006a39 	.word	0x08006a39
 8006a70:	08006a39 	.word	0x08006a39
 8006a74:	08006a39 	.word	0x08006a39
 8006a78:	08006a39 	.word	0x08006a39
 8006a7c:	08006bc1 	.word	0x08006bc1
 8006a80:	08006ae9 	.word	0x08006ae9
 8006a84:	08006b7b 	.word	0x08006b7b
 8006a88:	08006a39 	.word	0x08006a39
 8006a8c:	08006a39 	.word	0x08006a39
 8006a90:	08006be3 	.word	0x08006be3
 8006a94:	08006a39 	.word	0x08006a39
 8006a98:	08006ae9 	.word	0x08006ae9
 8006a9c:	08006a39 	.word	0x08006a39
 8006aa0:	08006a39 	.word	0x08006a39
 8006aa4:	08006b83 	.word	0x08006b83
 8006aa8:	682b      	ldr	r3, [r5, #0]
 8006aaa:	1d1a      	adds	r2, r3, #4
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	602a      	str	r2, [r5, #0]
 8006ab0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006ab4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006ab8:	2301      	movs	r3, #1
 8006aba:	e09f      	b.n	8006bfc <_printf_i+0x1ec>
 8006abc:	6820      	ldr	r0, [r4, #0]
 8006abe:	682b      	ldr	r3, [r5, #0]
 8006ac0:	0607      	lsls	r7, r0, #24
 8006ac2:	f103 0104 	add.w	r1, r3, #4
 8006ac6:	6029      	str	r1, [r5, #0]
 8006ac8:	d501      	bpl.n	8006ace <_printf_i+0xbe>
 8006aca:	681e      	ldr	r6, [r3, #0]
 8006acc:	e003      	b.n	8006ad6 <_printf_i+0xc6>
 8006ace:	0646      	lsls	r6, r0, #25
 8006ad0:	d5fb      	bpl.n	8006aca <_printf_i+0xba>
 8006ad2:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006ad6:	2e00      	cmp	r6, #0
 8006ad8:	da03      	bge.n	8006ae2 <_printf_i+0xd2>
 8006ada:	232d      	movs	r3, #45	; 0x2d
 8006adc:	4276      	negs	r6, r6
 8006ade:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ae2:	485a      	ldr	r0, [pc, #360]	; (8006c4c <_printf_i+0x23c>)
 8006ae4:	230a      	movs	r3, #10
 8006ae6:	e012      	b.n	8006b0e <_printf_i+0xfe>
 8006ae8:	682b      	ldr	r3, [r5, #0]
 8006aea:	6820      	ldr	r0, [r4, #0]
 8006aec:	1d19      	adds	r1, r3, #4
 8006aee:	6029      	str	r1, [r5, #0]
 8006af0:	0605      	lsls	r5, r0, #24
 8006af2:	d501      	bpl.n	8006af8 <_printf_i+0xe8>
 8006af4:	681e      	ldr	r6, [r3, #0]
 8006af6:	e002      	b.n	8006afe <_printf_i+0xee>
 8006af8:	0641      	lsls	r1, r0, #25
 8006afa:	d5fb      	bpl.n	8006af4 <_printf_i+0xe4>
 8006afc:	881e      	ldrh	r6, [r3, #0]
 8006afe:	4853      	ldr	r0, [pc, #332]	; (8006c4c <_printf_i+0x23c>)
 8006b00:	2f6f      	cmp	r7, #111	; 0x6f
 8006b02:	bf0c      	ite	eq
 8006b04:	2308      	moveq	r3, #8
 8006b06:	230a      	movne	r3, #10
 8006b08:	2100      	movs	r1, #0
 8006b0a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006b0e:	6865      	ldr	r5, [r4, #4]
 8006b10:	60a5      	str	r5, [r4, #8]
 8006b12:	2d00      	cmp	r5, #0
 8006b14:	bfa2      	ittt	ge
 8006b16:	6821      	ldrge	r1, [r4, #0]
 8006b18:	f021 0104 	bicge.w	r1, r1, #4
 8006b1c:	6021      	strge	r1, [r4, #0]
 8006b1e:	b90e      	cbnz	r6, 8006b24 <_printf_i+0x114>
 8006b20:	2d00      	cmp	r5, #0
 8006b22:	d04b      	beq.n	8006bbc <_printf_i+0x1ac>
 8006b24:	4615      	mov	r5, r2
 8006b26:	fbb6 f1f3 	udiv	r1, r6, r3
 8006b2a:	fb03 6711 	mls	r7, r3, r1, r6
 8006b2e:	5dc7      	ldrb	r7, [r0, r7]
 8006b30:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006b34:	4637      	mov	r7, r6
 8006b36:	42bb      	cmp	r3, r7
 8006b38:	460e      	mov	r6, r1
 8006b3a:	d9f4      	bls.n	8006b26 <_printf_i+0x116>
 8006b3c:	2b08      	cmp	r3, #8
 8006b3e:	d10b      	bne.n	8006b58 <_printf_i+0x148>
 8006b40:	6823      	ldr	r3, [r4, #0]
 8006b42:	07de      	lsls	r6, r3, #31
 8006b44:	d508      	bpl.n	8006b58 <_printf_i+0x148>
 8006b46:	6923      	ldr	r3, [r4, #16]
 8006b48:	6861      	ldr	r1, [r4, #4]
 8006b4a:	4299      	cmp	r1, r3
 8006b4c:	bfde      	ittt	le
 8006b4e:	2330      	movle	r3, #48	; 0x30
 8006b50:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006b54:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8006b58:	1b52      	subs	r2, r2, r5
 8006b5a:	6122      	str	r2, [r4, #16]
 8006b5c:	f8cd a000 	str.w	sl, [sp]
 8006b60:	464b      	mov	r3, r9
 8006b62:	aa03      	add	r2, sp, #12
 8006b64:	4621      	mov	r1, r4
 8006b66:	4640      	mov	r0, r8
 8006b68:	f7ff fee4 	bl	8006934 <_printf_common>
 8006b6c:	3001      	adds	r0, #1
 8006b6e:	d14a      	bne.n	8006c06 <_printf_i+0x1f6>
 8006b70:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006b74:	b004      	add	sp, #16
 8006b76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b7a:	6823      	ldr	r3, [r4, #0]
 8006b7c:	f043 0320 	orr.w	r3, r3, #32
 8006b80:	6023      	str	r3, [r4, #0]
 8006b82:	4833      	ldr	r0, [pc, #204]	; (8006c50 <_printf_i+0x240>)
 8006b84:	2778      	movs	r7, #120	; 0x78
 8006b86:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006b8a:	6823      	ldr	r3, [r4, #0]
 8006b8c:	6829      	ldr	r1, [r5, #0]
 8006b8e:	061f      	lsls	r7, r3, #24
 8006b90:	f851 6b04 	ldr.w	r6, [r1], #4
 8006b94:	d402      	bmi.n	8006b9c <_printf_i+0x18c>
 8006b96:	065f      	lsls	r7, r3, #25
 8006b98:	bf48      	it	mi
 8006b9a:	b2b6      	uxthmi	r6, r6
 8006b9c:	07df      	lsls	r7, r3, #31
 8006b9e:	bf48      	it	mi
 8006ba0:	f043 0320 	orrmi.w	r3, r3, #32
 8006ba4:	6029      	str	r1, [r5, #0]
 8006ba6:	bf48      	it	mi
 8006ba8:	6023      	strmi	r3, [r4, #0]
 8006baa:	b91e      	cbnz	r6, 8006bb4 <_printf_i+0x1a4>
 8006bac:	6823      	ldr	r3, [r4, #0]
 8006bae:	f023 0320 	bic.w	r3, r3, #32
 8006bb2:	6023      	str	r3, [r4, #0]
 8006bb4:	2310      	movs	r3, #16
 8006bb6:	e7a7      	b.n	8006b08 <_printf_i+0xf8>
 8006bb8:	4824      	ldr	r0, [pc, #144]	; (8006c4c <_printf_i+0x23c>)
 8006bba:	e7e4      	b.n	8006b86 <_printf_i+0x176>
 8006bbc:	4615      	mov	r5, r2
 8006bbe:	e7bd      	b.n	8006b3c <_printf_i+0x12c>
 8006bc0:	682b      	ldr	r3, [r5, #0]
 8006bc2:	6826      	ldr	r6, [r4, #0]
 8006bc4:	6961      	ldr	r1, [r4, #20]
 8006bc6:	1d18      	adds	r0, r3, #4
 8006bc8:	6028      	str	r0, [r5, #0]
 8006bca:	0635      	lsls	r5, r6, #24
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	d501      	bpl.n	8006bd4 <_printf_i+0x1c4>
 8006bd0:	6019      	str	r1, [r3, #0]
 8006bd2:	e002      	b.n	8006bda <_printf_i+0x1ca>
 8006bd4:	0670      	lsls	r0, r6, #25
 8006bd6:	d5fb      	bpl.n	8006bd0 <_printf_i+0x1c0>
 8006bd8:	8019      	strh	r1, [r3, #0]
 8006bda:	2300      	movs	r3, #0
 8006bdc:	6123      	str	r3, [r4, #16]
 8006bde:	4615      	mov	r5, r2
 8006be0:	e7bc      	b.n	8006b5c <_printf_i+0x14c>
 8006be2:	682b      	ldr	r3, [r5, #0]
 8006be4:	1d1a      	adds	r2, r3, #4
 8006be6:	602a      	str	r2, [r5, #0]
 8006be8:	681d      	ldr	r5, [r3, #0]
 8006bea:	6862      	ldr	r2, [r4, #4]
 8006bec:	2100      	movs	r1, #0
 8006bee:	4628      	mov	r0, r5
 8006bf0:	f7f9 fb06 	bl	8000200 <memchr>
 8006bf4:	b108      	cbz	r0, 8006bfa <_printf_i+0x1ea>
 8006bf6:	1b40      	subs	r0, r0, r5
 8006bf8:	6060      	str	r0, [r4, #4]
 8006bfa:	6863      	ldr	r3, [r4, #4]
 8006bfc:	6123      	str	r3, [r4, #16]
 8006bfe:	2300      	movs	r3, #0
 8006c00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c04:	e7aa      	b.n	8006b5c <_printf_i+0x14c>
 8006c06:	6923      	ldr	r3, [r4, #16]
 8006c08:	462a      	mov	r2, r5
 8006c0a:	4649      	mov	r1, r9
 8006c0c:	4640      	mov	r0, r8
 8006c0e:	47d0      	blx	sl
 8006c10:	3001      	adds	r0, #1
 8006c12:	d0ad      	beq.n	8006b70 <_printf_i+0x160>
 8006c14:	6823      	ldr	r3, [r4, #0]
 8006c16:	079b      	lsls	r3, r3, #30
 8006c18:	d413      	bmi.n	8006c42 <_printf_i+0x232>
 8006c1a:	68e0      	ldr	r0, [r4, #12]
 8006c1c:	9b03      	ldr	r3, [sp, #12]
 8006c1e:	4298      	cmp	r0, r3
 8006c20:	bfb8      	it	lt
 8006c22:	4618      	movlt	r0, r3
 8006c24:	e7a6      	b.n	8006b74 <_printf_i+0x164>
 8006c26:	2301      	movs	r3, #1
 8006c28:	4632      	mov	r2, r6
 8006c2a:	4649      	mov	r1, r9
 8006c2c:	4640      	mov	r0, r8
 8006c2e:	47d0      	blx	sl
 8006c30:	3001      	adds	r0, #1
 8006c32:	d09d      	beq.n	8006b70 <_printf_i+0x160>
 8006c34:	3501      	adds	r5, #1
 8006c36:	68e3      	ldr	r3, [r4, #12]
 8006c38:	9903      	ldr	r1, [sp, #12]
 8006c3a:	1a5b      	subs	r3, r3, r1
 8006c3c:	42ab      	cmp	r3, r5
 8006c3e:	dcf2      	bgt.n	8006c26 <_printf_i+0x216>
 8006c40:	e7eb      	b.n	8006c1a <_printf_i+0x20a>
 8006c42:	2500      	movs	r5, #0
 8006c44:	f104 0619 	add.w	r6, r4, #25
 8006c48:	e7f5      	b.n	8006c36 <_printf_i+0x226>
 8006c4a:	bf00      	nop
 8006c4c:	0800a5d3 	.word	0x0800a5d3
 8006c50:	0800a5e4 	.word	0x0800a5e4

08006c54 <_scanf_float>:
 8006c54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c58:	b087      	sub	sp, #28
 8006c5a:	4617      	mov	r7, r2
 8006c5c:	9303      	str	r3, [sp, #12]
 8006c5e:	688b      	ldr	r3, [r1, #8]
 8006c60:	1e5a      	subs	r2, r3, #1
 8006c62:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006c66:	bf83      	ittte	hi
 8006c68:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006c6c:	195b      	addhi	r3, r3, r5
 8006c6e:	9302      	strhi	r3, [sp, #8]
 8006c70:	2300      	movls	r3, #0
 8006c72:	bf86      	itte	hi
 8006c74:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006c78:	608b      	strhi	r3, [r1, #8]
 8006c7a:	9302      	strls	r3, [sp, #8]
 8006c7c:	680b      	ldr	r3, [r1, #0]
 8006c7e:	468b      	mov	fp, r1
 8006c80:	2500      	movs	r5, #0
 8006c82:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006c86:	f84b 3b1c 	str.w	r3, [fp], #28
 8006c8a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006c8e:	4680      	mov	r8, r0
 8006c90:	460c      	mov	r4, r1
 8006c92:	465e      	mov	r6, fp
 8006c94:	46aa      	mov	sl, r5
 8006c96:	46a9      	mov	r9, r5
 8006c98:	9501      	str	r5, [sp, #4]
 8006c9a:	68a2      	ldr	r2, [r4, #8]
 8006c9c:	b152      	cbz	r2, 8006cb4 <_scanf_float+0x60>
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	781b      	ldrb	r3, [r3, #0]
 8006ca2:	2b4e      	cmp	r3, #78	; 0x4e
 8006ca4:	d864      	bhi.n	8006d70 <_scanf_float+0x11c>
 8006ca6:	2b40      	cmp	r3, #64	; 0x40
 8006ca8:	d83c      	bhi.n	8006d24 <_scanf_float+0xd0>
 8006caa:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8006cae:	b2c8      	uxtb	r0, r1
 8006cb0:	280e      	cmp	r0, #14
 8006cb2:	d93a      	bls.n	8006d2a <_scanf_float+0xd6>
 8006cb4:	f1b9 0f00 	cmp.w	r9, #0
 8006cb8:	d003      	beq.n	8006cc2 <_scanf_float+0x6e>
 8006cba:	6823      	ldr	r3, [r4, #0]
 8006cbc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006cc0:	6023      	str	r3, [r4, #0]
 8006cc2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006cc6:	f1ba 0f01 	cmp.w	sl, #1
 8006cca:	f200 8113 	bhi.w	8006ef4 <_scanf_float+0x2a0>
 8006cce:	455e      	cmp	r6, fp
 8006cd0:	f200 8105 	bhi.w	8006ede <_scanf_float+0x28a>
 8006cd4:	2501      	movs	r5, #1
 8006cd6:	4628      	mov	r0, r5
 8006cd8:	b007      	add	sp, #28
 8006cda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cde:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8006ce2:	2a0d      	cmp	r2, #13
 8006ce4:	d8e6      	bhi.n	8006cb4 <_scanf_float+0x60>
 8006ce6:	a101      	add	r1, pc, #4	; (adr r1, 8006cec <_scanf_float+0x98>)
 8006ce8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006cec:	08006e2b 	.word	0x08006e2b
 8006cf0:	08006cb5 	.word	0x08006cb5
 8006cf4:	08006cb5 	.word	0x08006cb5
 8006cf8:	08006cb5 	.word	0x08006cb5
 8006cfc:	08006e8b 	.word	0x08006e8b
 8006d00:	08006e63 	.word	0x08006e63
 8006d04:	08006cb5 	.word	0x08006cb5
 8006d08:	08006cb5 	.word	0x08006cb5
 8006d0c:	08006e39 	.word	0x08006e39
 8006d10:	08006cb5 	.word	0x08006cb5
 8006d14:	08006cb5 	.word	0x08006cb5
 8006d18:	08006cb5 	.word	0x08006cb5
 8006d1c:	08006cb5 	.word	0x08006cb5
 8006d20:	08006df1 	.word	0x08006df1
 8006d24:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006d28:	e7db      	b.n	8006ce2 <_scanf_float+0x8e>
 8006d2a:	290e      	cmp	r1, #14
 8006d2c:	d8c2      	bhi.n	8006cb4 <_scanf_float+0x60>
 8006d2e:	a001      	add	r0, pc, #4	; (adr r0, 8006d34 <_scanf_float+0xe0>)
 8006d30:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006d34:	08006de3 	.word	0x08006de3
 8006d38:	08006cb5 	.word	0x08006cb5
 8006d3c:	08006de3 	.word	0x08006de3
 8006d40:	08006e77 	.word	0x08006e77
 8006d44:	08006cb5 	.word	0x08006cb5
 8006d48:	08006d91 	.word	0x08006d91
 8006d4c:	08006dcd 	.word	0x08006dcd
 8006d50:	08006dcd 	.word	0x08006dcd
 8006d54:	08006dcd 	.word	0x08006dcd
 8006d58:	08006dcd 	.word	0x08006dcd
 8006d5c:	08006dcd 	.word	0x08006dcd
 8006d60:	08006dcd 	.word	0x08006dcd
 8006d64:	08006dcd 	.word	0x08006dcd
 8006d68:	08006dcd 	.word	0x08006dcd
 8006d6c:	08006dcd 	.word	0x08006dcd
 8006d70:	2b6e      	cmp	r3, #110	; 0x6e
 8006d72:	d809      	bhi.n	8006d88 <_scanf_float+0x134>
 8006d74:	2b60      	cmp	r3, #96	; 0x60
 8006d76:	d8b2      	bhi.n	8006cde <_scanf_float+0x8a>
 8006d78:	2b54      	cmp	r3, #84	; 0x54
 8006d7a:	d077      	beq.n	8006e6c <_scanf_float+0x218>
 8006d7c:	2b59      	cmp	r3, #89	; 0x59
 8006d7e:	d199      	bne.n	8006cb4 <_scanf_float+0x60>
 8006d80:	2d07      	cmp	r5, #7
 8006d82:	d197      	bne.n	8006cb4 <_scanf_float+0x60>
 8006d84:	2508      	movs	r5, #8
 8006d86:	e029      	b.n	8006ddc <_scanf_float+0x188>
 8006d88:	2b74      	cmp	r3, #116	; 0x74
 8006d8a:	d06f      	beq.n	8006e6c <_scanf_float+0x218>
 8006d8c:	2b79      	cmp	r3, #121	; 0x79
 8006d8e:	e7f6      	b.n	8006d7e <_scanf_float+0x12a>
 8006d90:	6821      	ldr	r1, [r4, #0]
 8006d92:	05c8      	lsls	r0, r1, #23
 8006d94:	d51a      	bpl.n	8006dcc <_scanf_float+0x178>
 8006d96:	9b02      	ldr	r3, [sp, #8]
 8006d98:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006d9c:	6021      	str	r1, [r4, #0]
 8006d9e:	f109 0901 	add.w	r9, r9, #1
 8006da2:	b11b      	cbz	r3, 8006dac <_scanf_float+0x158>
 8006da4:	3b01      	subs	r3, #1
 8006da6:	3201      	adds	r2, #1
 8006da8:	9302      	str	r3, [sp, #8]
 8006daa:	60a2      	str	r2, [r4, #8]
 8006dac:	68a3      	ldr	r3, [r4, #8]
 8006dae:	3b01      	subs	r3, #1
 8006db0:	60a3      	str	r3, [r4, #8]
 8006db2:	6923      	ldr	r3, [r4, #16]
 8006db4:	3301      	adds	r3, #1
 8006db6:	6123      	str	r3, [r4, #16]
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	3b01      	subs	r3, #1
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	607b      	str	r3, [r7, #4]
 8006dc0:	f340 8084 	ble.w	8006ecc <_scanf_float+0x278>
 8006dc4:	683b      	ldr	r3, [r7, #0]
 8006dc6:	3301      	adds	r3, #1
 8006dc8:	603b      	str	r3, [r7, #0]
 8006dca:	e766      	b.n	8006c9a <_scanf_float+0x46>
 8006dcc:	eb1a 0f05 	cmn.w	sl, r5
 8006dd0:	f47f af70 	bne.w	8006cb4 <_scanf_float+0x60>
 8006dd4:	6822      	ldr	r2, [r4, #0]
 8006dd6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006dda:	6022      	str	r2, [r4, #0]
 8006ddc:	f806 3b01 	strb.w	r3, [r6], #1
 8006de0:	e7e4      	b.n	8006dac <_scanf_float+0x158>
 8006de2:	6822      	ldr	r2, [r4, #0]
 8006de4:	0610      	lsls	r0, r2, #24
 8006de6:	f57f af65 	bpl.w	8006cb4 <_scanf_float+0x60>
 8006dea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006dee:	e7f4      	b.n	8006dda <_scanf_float+0x186>
 8006df0:	f1ba 0f00 	cmp.w	sl, #0
 8006df4:	d10e      	bne.n	8006e14 <_scanf_float+0x1c0>
 8006df6:	f1b9 0f00 	cmp.w	r9, #0
 8006dfa:	d10e      	bne.n	8006e1a <_scanf_float+0x1c6>
 8006dfc:	6822      	ldr	r2, [r4, #0]
 8006dfe:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006e02:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006e06:	d108      	bne.n	8006e1a <_scanf_float+0x1c6>
 8006e08:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006e0c:	6022      	str	r2, [r4, #0]
 8006e0e:	f04f 0a01 	mov.w	sl, #1
 8006e12:	e7e3      	b.n	8006ddc <_scanf_float+0x188>
 8006e14:	f1ba 0f02 	cmp.w	sl, #2
 8006e18:	d055      	beq.n	8006ec6 <_scanf_float+0x272>
 8006e1a:	2d01      	cmp	r5, #1
 8006e1c:	d002      	beq.n	8006e24 <_scanf_float+0x1d0>
 8006e1e:	2d04      	cmp	r5, #4
 8006e20:	f47f af48 	bne.w	8006cb4 <_scanf_float+0x60>
 8006e24:	3501      	adds	r5, #1
 8006e26:	b2ed      	uxtb	r5, r5
 8006e28:	e7d8      	b.n	8006ddc <_scanf_float+0x188>
 8006e2a:	f1ba 0f01 	cmp.w	sl, #1
 8006e2e:	f47f af41 	bne.w	8006cb4 <_scanf_float+0x60>
 8006e32:	f04f 0a02 	mov.w	sl, #2
 8006e36:	e7d1      	b.n	8006ddc <_scanf_float+0x188>
 8006e38:	b97d      	cbnz	r5, 8006e5a <_scanf_float+0x206>
 8006e3a:	f1b9 0f00 	cmp.w	r9, #0
 8006e3e:	f47f af3c 	bne.w	8006cba <_scanf_float+0x66>
 8006e42:	6822      	ldr	r2, [r4, #0]
 8006e44:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006e48:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006e4c:	f47f af39 	bne.w	8006cc2 <_scanf_float+0x6e>
 8006e50:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006e54:	6022      	str	r2, [r4, #0]
 8006e56:	2501      	movs	r5, #1
 8006e58:	e7c0      	b.n	8006ddc <_scanf_float+0x188>
 8006e5a:	2d03      	cmp	r5, #3
 8006e5c:	d0e2      	beq.n	8006e24 <_scanf_float+0x1d0>
 8006e5e:	2d05      	cmp	r5, #5
 8006e60:	e7de      	b.n	8006e20 <_scanf_float+0x1cc>
 8006e62:	2d02      	cmp	r5, #2
 8006e64:	f47f af26 	bne.w	8006cb4 <_scanf_float+0x60>
 8006e68:	2503      	movs	r5, #3
 8006e6a:	e7b7      	b.n	8006ddc <_scanf_float+0x188>
 8006e6c:	2d06      	cmp	r5, #6
 8006e6e:	f47f af21 	bne.w	8006cb4 <_scanf_float+0x60>
 8006e72:	2507      	movs	r5, #7
 8006e74:	e7b2      	b.n	8006ddc <_scanf_float+0x188>
 8006e76:	6822      	ldr	r2, [r4, #0]
 8006e78:	0591      	lsls	r1, r2, #22
 8006e7a:	f57f af1b 	bpl.w	8006cb4 <_scanf_float+0x60>
 8006e7e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8006e82:	6022      	str	r2, [r4, #0]
 8006e84:	f8cd 9004 	str.w	r9, [sp, #4]
 8006e88:	e7a8      	b.n	8006ddc <_scanf_float+0x188>
 8006e8a:	6822      	ldr	r2, [r4, #0]
 8006e8c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006e90:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006e94:	d006      	beq.n	8006ea4 <_scanf_float+0x250>
 8006e96:	0550      	lsls	r0, r2, #21
 8006e98:	f57f af0c 	bpl.w	8006cb4 <_scanf_float+0x60>
 8006e9c:	f1b9 0f00 	cmp.w	r9, #0
 8006ea0:	f43f af0f 	beq.w	8006cc2 <_scanf_float+0x6e>
 8006ea4:	0591      	lsls	r1, r2, #22
 8006ea6:	bf58      	it	pl
 8006ea8:	9901      	ldrpl	r1, [sp, #4]
 8006eaa:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006eae:	bf58      	it	pl
 8006eb0:	eba9 0101 	subpl.w	r1, r9, r1
 8006eb4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006eb8:	bf58      	it	pl
 8006eba:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006ebe:	6022      	str	r2, [r4, #0]
 8006ec0:	f04f 0900 	mov.w	r9, #0
 8006ec4:	e78a      	b.n	8006ddc <_scanf_float+0x188>
 8006ec6:	f04f 0a03 	mov.w	sl, #3
 8006eca:	e787      	b.n	8006ddc <_scanf_float+0x188>
 8006ecc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006ed0:	4639      	mov	r1, r7
 8006ed2:	4640      	mov	r0, r8
 8006ed4:	4798      	blx	r3
 8006ed6:	2800      	cmp	r0, #0
 8006ed8:	f43f aedf 	beq.w	8006c9a <_scanf_float+0x46>
 8006edc:	e6ea      	b.n	8006cb4 <_scanf_float+0x60>
 8006ede:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006ee2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006ee6:	463a      	mov	r2, r7
 8006ee8:	4640      	mov	r0, r8
 8006eea:	4798      	blx	r3
 8006eec:	6923      	ldr	r3, [r4, #16]
 8006eee:	3b01      	subs	r3, #1
 8006ef0:	6123      	str	r3, [r4, #16]
 8006ef2:	e6ec      	b.n	8006cce <_scanf_float+0x7a>
 8006ef4:	1e6b      	subs	r3, r5, #1
 8006ef6:	2b06      	cmp	r3, #6
 8006ef8:	d825      	bhi.n	8006f46 <_scanf_float+0x2f2>
 8006efa:	2d02      	cmp	r5, #2
 8006efc:	d836      	bhi.n	8006f6c <_scanf_float+0x318>
 8006efe:	455e      	cmp	r6, fp
 8006f00:	f67f aee8 	bls.w	8006cd4 <_scanf_float+0x80>
 8006f04:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006f08:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006f0c:	463a      	mov	r2, r7
 8006f0e:	4640      	mov	r0, r8
 8006f10:	4798      	blx	r3
 8006f12:	6923      	ldr	r3, [r4, #16]
 8006f14:	3b01      	subs	r3, #1
 8006f16:	6123      	str	r3, [r4, #16]
 8006f18:	e7f1      	b.n	8006efe <_scanf_float+0x2aa>
 8006f1a:	9802      	ldr	r0, [sp, #8]
 8006f1c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006f20:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006f24:	9002      	str	r0, [sp, #8]
 8006f26:	463a      	mov	r2, r7
 8006f28:	4640      	mov	r0, r8
 8006f2a:	4798      	blx	r3
 8006f2c:	6923      	ldr	r3, [r4, #16]
 8006f2e:	3b01      	subs	r3, #1
 8006f30:	6123      	str	r3, [r4, #16]
 8006f32:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006f36:	fa5f fa8a 	uxtb.w	sl, sl
 8006f3a:	f1ba 0f02 	cmp.w	sl, #2
 8006f3e:	d1ec      	bne.n	8006f1a <_scanf_float+0x2c6>
 8006f40:	3d03      	subs	r5, #3
 8006f42:	b2ed      	uxtb	r5, r5
 8006f44:	1b76      	subs	r6, r6, r5
 8006f46:	6823      	ldr	r3, [r4, #0]
 8006f48:	05da      	lsls	r2, r3, #23
 8006f4a:	d52f      	bpl.n	8006fac <_scanf_float+0x358>
 8006f4c:	055b      	lsls	r3, r3, #21
 8006f4e:	d510      	bpl.n	8006f72 <_scanf_float+0x31e>
 8006f50:	455e      	cmp	r6, fp
 8006f52:	f67f aebf 	bls.w	8006cd4 <_scanf_float+0x80>
 8006f56:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006f5a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006f5e:	463a      	mov	r2, r7
 8006f60:	4640      	mov	r0, r8
 8006f62:	4798      	blx	r3
 8006f64:	6923      	ldr	r3, [r4, #16]
 8006f66:	3b01      	subs	r3, #1
 8006f68:	6123      	str	r3, [r4, #16]
 8006f6a:	e7f1      	b.n	8006f50 <_scanf_float+0x2fc>
 8006f6c:	46aa      	mov	sl, r5
 8006f6e:	9602      	str	r6, [sp, #8]
 8006f70:	e7df      	b.n	8006f32 <_scanf_float+0x2de>
 8006f72:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006f76:	6923      	ldr	r3, [r4, #16]
 8006f78:	2965      	cmp	r1, #101	; 0x65
 8006f7a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8006f7e:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 8006f82:	6123      	str	r3, [r4, #16]
 8006f84:	d00c      	beq.n	8006fa0 <_scanf_float+0x34c>
 8006f86:	2945      	cmp	r1, #69	; 0x45
 8006f88:	d00a      	beq.n	8006fa0 <_scanf_float+0x34c>
 8006f8a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006f8e:	463a      	mov	r2, r7
 8006f90:	4640      	mov	r0, r8
 8006f92:	4798      	blx	r3
 8006f94:	6923      	ldr	r3, [r4, #16]
 8006f96:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006f9a:	3b01      	subs	r3, #1
 8006f9c:	1eb5      	subs	r5, r6, #2
 8006f9e:	6123      	str	r3, [r4, #16]
 8006fa0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006fa4:	463a      	mov	r2, r7
 8006fa6:	4640      	mov	r0, r8
 8006fa8:	4798      	blx	r3
 8006faa:	462e      	mov	r6, r5
 8006fac:	6825      	ldr	r5, [r4, #0]
 8006fae:	f015 0510 	ands.w	r5, r5, #16
 8006fb2:	d158      	bne.n	8007066 <_scanf_float+0x412>
 8006fb4:	7035      	strb	r5, [r6, #0]
 8006fb6:	6823      	ldr	r3, [r4, #0]
 8006fb8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006fbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006fc0:	d11c      	bne.n	8006ffc <_scanf_float+0x3a8>
 8006fc2:	9b01      	ldr	r3, [sp, #4]
 8006fc4:	454b      	cmp	r3, r9
 8006fc6:	eba3 0209 	sub.w	r2, r3, r9
 8006fca:	d124      	bne.n	8007016 <_scanf_float+0x3c2>
 8006fcc:	2200      	movs	r2, #0
 8006fce:	4659      	mov	r1, fp
 8006fd0:	4640      	mov	r0, r8
 8006fd2:	f7ff f939 	bl	8006248 <_strtod_r>
 8006fd6:	9b03      	ldr	r3, [sp, #12]
 8006fd8:	6821      	ldr	r1, [r4, #0]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	f011 0f02 	tst.w	r1, #2
 8006fe0:	ec57 6b10 	vmov	r6, r7, d0
 8006fe4:	f103 0204 	add.w	r2, r3, #4
 8006fe8:	d020      	beq.n	800702c <_scanf_float+0x3d8>
 8006fea:	9903      	ldr	r1, [sp, #12]
 8006fec:	600a      	str	r2, [r1, #0]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	e9c3 6700 	strd	r6, r7, [r3]
 8006ff4:	68e3      	ldr	r3, [r4, #12]
 8006ff6:	3301      	adds	r3, #1
 8006ff8:	60e3      	str	r3, [r4, #12]
 8006ffa:	e66c      	b.n	8006cd6 <_scanf_float+0x82>
 8006ffc:	9b04      	ldr	r3, [sp, #16]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d0e4      	beq.n	8006fcc <_scanf_float+0x378>
 8007002:	9905      	ldr	r1, [sp, #20]
 8007004:	230a      	movs	r3, #10
 8007006:	462a      	mov	r2, r5
 8007008:	3101      	adds	r1, #1
 800700a:	4640      	mov	r0, r8
 800700c:	f7ff f9b0 	bl	8006370 <_strtol_r>
 8007010:	9b04      	ldr	r3, [sp, #16]
 8007012:	9e05      	ldr	r6, [sp, #20]
 8007014:	1ac2      	subs	r2, r0, r3
 8007016:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800701a:	429e      	cmp	r6, r3
 800701c:	bf28      	it	cs
 800701e:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8007022:	4912      	ldr	r1, [pc, #72]	; (800706c <_scanf_float+0x418>)
 8007024:	4630      	mov	r0, r6
 8007026:	f000 f955 	bl	80072d4 <siprintf>
 800702a:	e7cf      	b.n	8006fcc <_scanf_float+0x378>
 800702c:	f011 0f04 	tst.w	r1, #4
 8007030:	9903      	ldr	r1, [sp, #12]
 8007032:	600a      	str	r2, [r1, #0]
 8007034:	d1db      	bne.n	8006fee <_scanf_float+0x39a>
 8007036:	f8d3 8000 	ldr.w	r8, [r3]
 800703a:	ee10 2a10 	vmov	r2, s0
 800703e:	ee10 0a10 	vmov	r0, s0
 8007042:	463b      	mov	r3, r7
 8007044:	4639      	mov	r1, r7
 8007046:	f7f9 fd89 	bl	8000b5c <__aeabi_dcmpun>
 800704a:	b128      	cbz	r0, 8007058 <_scanf_float+0x404>
 800704c:	4808      	ldr	r0, [pc, #32]	; (8007070 <_scanf_float+0x41c>)
 800704e:	f000 fb3f 	bl	80076d0 <nanf>
 8007052:	ed88 0a00 	vstr	s0, [r8]
 8007056:	e7cd      	b.n	8006ff4 <_scanf_float+0x3a0>
 8007058:	4630      	mov	r0, r6
 800705a:	4639      	mov	r1, r7
 800705c:	f7f9 fddc 	bl	8000c18 <__aeabi_d2f>
 8007060:	f8c8 0000 	str.w	r0, [r8]
 8007064:	e7c6      	b.n	8006ff4 <_scanf_float+0x3a0>
 8007066:	2500      	movs	r5, #0
 8007068:	e635      	b.n	8006cd6 <_scanf_float+0x82>
 800706a:	bf00      	nop
 800706c:	0800a5f5 	.word	0x0800a5f5
 8007070:	0800a6ae 	.word	0x0800a6ae

08007074 <std>:
 8007074:	2300      	movs	r3, #0
 8007076:	b510      	push	{r4, lr}
 8007078:	4604      	mov	r4, r0
 800707a:	e9c0 3300 	strd	r3, r3, [r0]
 800707e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007082:	6083      	str	r3, [r0, #8]
 8007084:	8181      	strh	r1, [r0, #12]
 8007086:	6643      	str	r3, [r0, #100]	; 0x64
 8007088:	81c2      	strh	r2, [r0, #14]
 800708a:	6183      	str	r3, [r0, #24]
 800708c:	4619      	mov	r1, r3
 800708e:	2208      	movs	r2, #8
 8007090:	305c      	adds	r0, #92	; 0x5c
 8007092:	f000 fa17 	bl	80074c4 <memset>
 8007096:	4b0d      	ldr	r3, [pc, #52]	; (80070cc <std+0x58>)
 8007098:	6263      	str	r3, [r4, #36]	; 0x24
 800709a:	4b0d      	ldr	r3, [pc, #52]	; (80070d0 <std+0x5c>)
 800709c:	62a3      	str	r3, [r4, #40]	; 0x28
 800709e:	4b0d      	ldr	r3, [pc, #52]	; (80070d4 <std+0x60>)
 80070a0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80070a2:	4b0d      	ldr	r3, [pc, #52]	; (80070d8 <std+0x64>)
 80070a4:	6323      	str	r3, [r4, #48]	; 0x30
 80070a6:	4b0d      	ldr	r3, [pc, #52]	; (80070dc <std+0x68>)
 80070a8:	6224      	str	r4, [r4, #32]
 80070aa:	429c      	cmp	r4, r3
 80070ac:	d006      	beq.n	80070bc <std+0x48>
 80070ae:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80070b2:	4294      	cmp	r4, r2
 80070b4:	d002      	beq.n	80070bc <std+0x48>
 80070b6:	33d0      	adds	r3, #208	; 0xd0
 80070b8:	429c      	cmp	r4, r3
 80070ba:	d105      	bne.n	80070c8 <std+0x54>
 80070bc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80070c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070c4:	f000 bae8 	b.w	8007698 <__retarget_lock_init_recursive>
 80070c8:	bd10      	pop	{r4, pc}
 80070ca:	bf00      	nop
 80070cc:	08007315 	.word	0x08007315
 80070d0:	08007337 	.word	0x08007337
 80070d4:	0800736f 	.word	0x0800736f
 80070d8:	08007393 	.word	0x08007393
 80070dc:	20000448 	.word	0x20000448

080070e0 <stdio_exit_handler>:
 80070e0:	4a02      	ldr	r2, [pc, #8]	; (80070ec <stdio_exit_handler+0xc>)
 80070e2:	4903      	ldr	r1, [pc, #12]	; (80070f0 <stdio_exit_handler+0x10>)
 80070e4:	4803      	ldr	r0, [pc, #12]	; (80070f4 <stdio_exit_handler+0x14>)
 80070e6:	f000 b869 	b.w	80071bc <_fwalk_sglue>
 80070ea:	bf00      	nop
 80070ec:	2000000c 	.word	0x2000000c
 80070f0:	08009c99 	.word	0x08009c99
 80070f4:	20000184 	.word	0x20000184

080070f8 <cleanup_stdio>:
 80070f8:	6841      	ldr	r1, [r0, #4]
 80070fa:	4b0c      	ldr	r3, [pc, #48]	; (800712c <cleanup_stdio+0x34>)
 80070fc:	4299      	cmp	r1, r3
 80070fe:	b510      	push	{r4, lr}
 8007100:	4604      	mov	r4, r0
 8007102:	d001      	beq.n	8007108 <cleanup_stdio+0x10>
 8007104:	f002 fdc8 	bl	8009c98 <_fflush_r>
 8007108:	68a1      	ldr	r1, [r4, #8]
 800710a:	4b09      	ldr	r3, [pc, #36]	; (8007130 <cleanup_stdio+0x38>)
 800710c:	4299      	cmp	r1, r3
 800710e:	d002      	beq.n	8007116 <cleanup_stdio+0x1e>
 8007110:	4620      	mov	r0, r4
 8007112:	f002 fdc1 	bl	8009c98 <_fflush_r>
 8007116:	68e1      	ldr	r1, [r4, #12]
 8007118:	4b06      	ldr	r3, [pc, #24]	; (8007134 <cleanup_stdio+0x3c>)
 800711a:	4299      	cmp	r1, r3
 800711c:	d004      	beq.n	8007128 <cleanup_stdio+0x30>
 800711e:	4620      	mov	r0, r4
 8007120:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007124:	f002 bdb8 	b.w	8009c98 <_fflush_r>
 8007128:	bd10      	pop	{r4, pc}
 800712a:	bf00      	nop
 800712c:	20000448 	.word	0x20000448
 8007130:	200004b0 	.word	0x200004b0
 8007134:	20000518 	.word	0x20000518

08007138 <global_stdio_init.part.0>:
 8007138:	b510      	push	{r4, lr}
 800713a:	4b0b      	ldr	r3, [pc, #44]	; (8007168 <global_stdio_init.part.0+0x30>)
 800713c:	4c0b      	ldr	r4, [pc, #44]	; (800716c <global_stdio_init.part.0+0x34>)
 800713e:	4a0c      	ldr	r2, [pc, #48]	; (8007170 <global_stdio_init.part.0+0x38>)
 8007140:	601a      	str	r2, [r3, #0]
 8007142:	4620      	mov	r0, r4
 8007144:	2200      	movs	r2, #0
 8007146:	2104      	movs	r1, #4
 8007148:	f7ff ff94 	bl	8007074 <std>
 800714c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007150:	2201      	movs	r2, #1
 8007152:	2109      	movs	r1, #9
 8007154:	f7ff ff8e 	bl	8007074 <std>
 8007158:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800715c:	2202      	movs	r2, #2
 800715e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007162:	2112      	movs	r1, #18
 8007164:	f7ff bf86 	b.w	8007074 <std>
 8007168:	20000580 	.word	0x20000580
 800716c:	20000448 	.word	0x20000448
 8007170:	080070e1 	.word	0x080070e1

08007174 <__sfp_lock_acquire>:
 8007174:	4801      	ldr	r0, [pc, #4]	; (800717c <__sfp_lock_acquire+0x8>)
 8007176:	f000 ba90 	b.w	800769a <__retarget_lock_acquire_recursive>
 800717a:	bf00      	nop
 800717c:	20000589 	.word	0x20000589

08007180 <__sfp_lock_release>:
 8007180:	4801      	ldr	r0, [pc, #4]	; (8007188 <__sfp_lock_release+0x8>)
 8007182:	f000 ba8b 	b.w	800769c <__retarget_lock_release_recursive>
 8007186:	bf00      	nop
 8007188:	20000589 	.word	0x20000589

0800718c <__sinit>:
 800718c:	b510      	push	{r4, lr}
 800718e:	4604      	mov	r4, r0
 8007190:	f7ff fff0 	bl	8007174 <__sfp_lock_acquire>
 8007194:	6a23      	ldr	r3, [r4, #32]
 8007196:	b11b      	cbz	r3, 80071a0 <__sinit+0x14>
 8007198:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800719c:	f7ff bff0 	b.w	8007180 <__sfp_lock_release>
 80071a0:	4b04      	ldr	r3, [pc, #16]	; (80071b4 <__sinit+0x28>)
 80071a2:	6223      	str	r3, [r4, #32]
 80071a4:	4b04      	ldr	r3, [pc, #16]	; (80071b8 <__sinit+0x2c>)
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d1f5      	bne.n	8007198 <__sinit+0xc>
 80071ac:	f7ff ffc4 	bl	8007138 <global_stdio_init.part.0>
 80071b0:	e7f2      	b.n	8007198 <__sinit+0xc>
 80071b2:	bf00      	nop
 80071b4:	080070f9 	.word	0x080070f9
 80071b8:	20000580 	.word	0x20000580

080071bc <_fwalk_sglue>:
 80071bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80071c0:	4607      	mov	r7, r0
 80071c2:	4688      	mov	r8, r1
 80071c4:	4614      	mov	r4, r2
 80071c6:	2600      	movs	r6, #0
 80071c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80071cc:	f1b9 0901 	subs.w	r9, r9, #1
 80071d0:	d505      	bpl.n	80071de <_fwalk_sglue+0x22>
 80071d2:	6824      	ldr	r4, [r4, #0]
 80071d4:	2c00      	cmp	r4, #0
 80071d6:	d1f7      	bne.n	80071c8 <_fwalk_sglue+0xc>
 80071d8:	4630      	mov	r0, r6
 80071da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071de:	89ab      	ldrh	r3, [r5, #12]
 80071e0:	2b01      	cmp	r3, #1
 80071e2:	d907      	bls.n	80071f4 <_fwalk_sglue+0x38>
 80071e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80071e8:	3301      	adds	r3, #1
 80071ea:	d003      	beq.n	80071f4 <_fwalk_sglue+0x38>
 80071ec:	4629      	mov	r1, r5
 80071ee:	4638      	mov	r0, r7
 80071f0:	47c0      	blx	r8
 80071f2:	4306      	orrs	r6, r0
 80071f4:	3568      	adds	r5, #104	; 0x68
 80071f6:	e7e9      	b.n	80071cc <_fwalk_sglue+0x10>

080071f8 <iprintf>:
 80071f8:	b40f      	push	{r0, r1, r2, r3}
 80071fa:	b507      	push	{r0, r1, r2, lr}
 80071fc:	4906      	ldr	r1, [pc, #24]	; (8007218 <iprintf+0x20>)
 80071fe:	ab04      	add	r3, sp, #16
 8007200:	6808      	ldr	r0, [r1, #0]
 8007202:	f853 2b04 	ldr.w	r2, [r3], #4
 8007206:	6881      	ldr	r1, [r0, #8]
 8007208:	9301      	str	r3, [sp, #4]
 800720a:	f002 fba5 	bl	8009958 <_vfiprintf_r>
 800720e:	b003      	add	sp, #12
 8007210:	f85d eb04 	ldr.w	lr, [sp], #4
 8007214:	b004      	add	sp, #16
 8007216:	4770      	bx	lr
 8007218:	200001d0 	.word	0x200001d0

0800721c <_puts_r>:
 800721c:	6a03      	ldr	r3, [r0, #32]
 800721e:	b570      	push	{r4, r5, r6, lr}
 8007220:	6884      	ldr	r4, [r0, #8]
 8007222:	4605      	mov	r5, r0
 8007224:	460e      	mov	r6, r1
 8007226:	b90b      	cbnz	r3, 800722c <_puts_r+0x10>
 8007228:	f7ff ffb0 	bl	800718c <__sinit>
 800722c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800722e:	07db      	lsls	r3, r3, #31
 8007230:	d405      	bmi.n	800723e <_puts_r+0x22>
 8007232:	89a3      	ldrh	r3, [r4, #12]
 8007234:	0598      	lsls	r0, r3, #22
 8007236:	d402      	bmi.n	800723e <_puts_r+0x22>
 8007238:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800723a:	f000 fa2e 	bl	800769a <__retarget_lock_acquire_recursive>
 800723e:	89a3      	ldrh	r3, [r4, #12]
 8007240:	0719      	lsls	r1, r3, #28
 8007242:	d513      	bpl.n	800726c <_puts_r+0x50>
 8007244:	6923      	ldr	r3, [r4, #16]
 8007246:	b18b      	cbz	r3, 800726c <_puts_r+0x50>
 8007248:	3e01      	subs	r6, #1
 800724a:	68a3      	ldr	r3, [r4, #8]
 800724c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007250:	3b01      	subs	r3, #1
 8007252:	60a3      	str	r3, [r4, #8]
 8007254:	b9e9      	cbnz	r1, 8007292 <_puts_r+0x76>
 8007256:	2b00      	cmp	r3, #0
 8007258:	da2e      	bge.n	80072b8 <_puts_r+0x9c>
 800725a:	4622      	mov	r2, r4
 800725c:	210a      	movs	r1, #10
 800725e:	4628      	mov	r0, r5
 8007260:	f000 f89b 	bl	800739a <__swbuf_r>
 8007264:	3001      	adds	r0, #1
 8007266:	d007      	beq.n	8007278 <_puts_r+0x5c>
 8007268:	250a      	movs	r5, #10
 800726a:	e007      	b.n	800727c <_puts_r+0x60>
 800726c:	4621      	mov	r1, r4
 800726e:	4628      	mov	r0, r5
 8007270:	f000 f8d0 	bl	8007414 <__swsetup_r>
 8007274:	2800      	cmp	r0, #0
 8007276:	d0e7      	beq.n	8007248 <_puts_r+0x2c>
 8007278:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800727c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800727e:	07da      	lsls	r2, r3, #31
 8007280:	d405      	bmi.n	800728e <_puts_r+0x72>
 8007282:	89a3      	ldrh	r3, [r4, #12]
 8007284:	059b      	lsls	r3, r3, #22
 8007286:	d402      	bmi.n	800728e <_puts_r+0x72>
 8007288:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800728a:	f000 fa07 	bl	800769c <__retarget_lock_release_recursive>
 800728e:	4628      	mov	r0, r5
 8007290:	bd70      	pop	{r4, r5, r6, pc}
 8007292:	2b00      	cmp	r3, #0
 8007294:	da04      	bge.n	80072a0 <_puts_r+0x84>
 8007296:	69a2      	ldr	r2, [r4, #24]
 8007298:	429a      	cmp	r2, r3
 800729a:	dc06      	bgt.n	80072aa <_puts_r+0x8e>
 800729c:	290a      	cmp	r1, #10
 800729e:	d004      	beq.n	80072aa <_puts_r+0x8e>
 80072a0:	6823      	ldr	r3, [r4, #0]
 80072a2:	1c5a      	adds	r2, r3, #1
 80072a4:	6022      	str	r2, [r4, #0]
 80072a6:	7019      	strb	r1, [r3, #0]
 80072a8:	e7cf      	b.n	800724a <_puts_r+0x2e>
 80072aa:	4622      	mov	r2, r4
 80072ac:	4628      	mov	r0, r5
 80072ae:	f000 f874 	bl	800739a <__swbuf_r>
 80072b2:	3001      	adds	r0, #1
 80072b4:	d1c9      	bne.n	800724a <_puts_r+0x2e>
 80072b6:	e7df      	b.n	8007278 <_puts_r+0x5c>
 80072b8:	6823      	ldr	r3, [r4, #0]
 80072ba:	250a      	movs	r5, #10
 80072bc:	1c5a      	adds	r2, r3, #1
 80072be:	6022      	str	r2, [r4, #0]
 80072c0:	701d      	strb	r5, [r3, #0]
 80072c2:	e7db      	b.n	800727c <_puts_r+0x60>

080072c4 <puts>:
 80072c4:	4b02      	ldr	r3, [pc, #8]	; (80072d0 <puts+0xc>)
 80072c6:	4601      	mov	r1, r0
 80072c8:	6818      	ldr	r0, [r3, #0]
 80072ca:	f7ff bfa7 	b.w	800721c <_puts_r>
 80072ce:	bf00      	nop
 80072d0:	200001d0 	.word	0x200001d0

080072d4 <siprintf>:
 80072d4:	b40e      	push	{r1, r2, r3}
 80072d6:	b500      	push	{lr}
 80072d8:	b09c      	sub	sp, #112	; 0x70
 80072da:	ab1d      	add	r3, sp, #116	; 0x74
 80072dc:	9002      	str	r0, [sp, #8]
 80072de:	9006      	str	r0, [sp, #24]
 80072e0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80072e4:	4809      	ldr	r0, [pc, #36]	; (800730c <siprintf+0x38>)
 80072e6:	9107      	str	r1, [sp, #28]
 80072e8:	9104      	str	r1, [sp, #16]
 80072ea:	4909      	ldr	r1, [pc, #36]	; (8007310 <siprintf+0x3c>)
 80072ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80072f0:	9105      	str	r1, [sp, #20]
 80072f2:	6800      	ldr	r0, [r0, #0]
 80072f4:	9301      	str	r3, [sp, #4]
 80072f6:	a902      	add	r1, sp, #8
 80072f8:	f002 fa06 	bl	8009708 <_svfiprintf_r>
 80072fc:	9b02      	ldr	r3, [sp, #8]
 80072fe:	2200      	movs	r2, #0
 8007300:	701a      	strb	r2, [r3, #0]
 8007302:	b01c      	add	sp, #112	; 0x70
 8007304:	f85d eb04 	ldr.w	lr, [sp], #4
 8007308:	b003      	add	sp, #12
 800730a:	4770      	bx	lr
 800730c:	200001d0 	.word	0x200001d0
 8007310:	ffff0208 	.word	0xffff0208

08007314 <__sread>:
 8007314:	b510      	push	{r4, lr}
 8007316:	460c      	mov	r4, r1
 8007318:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800731c:	f000 f96e 	bl	80075fc <_read_r>
 8007320:	2800      	cmp	r0, #0
 8007322:	bfab      	itete	ge
 8007324:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007326:	89a3      	ldrhlt	r3, [r4, #12]
 8007328:	181b      	addge	r3, r3, r0
 800732a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800732e:	bfac      	ite	ge
 8007330:	6563      	strge	r3, [r4, #84]	; 0x54
 8007332:	81a3      	strhlt	r3, [r4, #12]
 8007334:	bd10      	pop	{r4, pc}

08007336 <__swrite>:
 8007336:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800733a:	461f      	mov	r7, r3
 800733c:	898b      	ldrh	r3, [r1, #12]
 800733e:	05db      	lsls	r3, r3, #23
 8007340:	4605      	mov	r5, r0
 8007342:	460c      	mov	r4, r1
 8007344:	4616      	mov	r6, r2
 8007346:	d505      	bpl.n	8007354 <__swrite+0x1e>
 8007348:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800734c:	2302      	movs	r3, #2
 800734e:	2200      	movs	r2, #0
 8007350:	f000 f942 	bl	80075d8 <_lseek_r>
 8007354:	89a3      	ldrh	r3, [r4, #12]
 8007356:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800735a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800735e:	81a3      	strh	r3, [r4, #12]
 8007360:	4632      	mov	r2, r6
 8007362:	463b      	mov	r3, r7
 8007364:	4628      	mov	r0, r5
 8007366:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800736a:	f000 b959 	b.w	8007620 <_write_r>

0800736e <__sseek>:
 800736e:	b510      	push	{r4, lr}
 8007370:	460c      	mov	r4, r1
 8007372:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007376:	f000 f92f 	bl	80075d8 <_lseek_r>
 800737a:	1c43      	adds	r3, r0, #1
 800737c:	89a3      	ldrh	r3, [r4, #12]
 800737e:	bf15      	itete	ne
 8007380:	6560      	strne	r0, [r4, #84]	; 0x54
 8007382:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007386:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800738a:	81a3      	strheq	r3, [r4, #12]
 800738c:	bf18      	it	ne
 800738e:	81a3      	strhne	r3, [r4, #12]
 8007390:	bd10      	pop	{r4, pc}

08007392 <__sclose>:
 8007392:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007396:	f000 b90f 	b.w	80075b8 <_close_r>

0800739a <__swbuf_r>:
 800739a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800739c:	460e      	mov	r6, r1
 800739e:	4614      	mov	r4, r2
 80073a0:	4605      	mov	r5, r0
 80073a2:	b118      	cbz	r0, 80073ac <__swbuf_r+0x12>
 80073a4:	6a03      	ldr	r3, [r0, #32]
 80073a6:	b90b      	cbnz	r3, 80073ac <__swbuf_r+0x12>
 80073a8:	f7ff fef0 	bl	800718c <__sinit>
 80073ac:	69a3      	ldr	r3, [r4, #24]
 80073ae:	60a3      	str	r3, [r4, #8]
 80073b0:	89a3      	ldrh	r3, [r4, #12]
 80073b2:	071a      	lsls	r2, r3, #28
 80073b4:	d525      	bpl.n	8007402 <__swbuf_r+0x68>
 80073b6:	6923      	ldr	r3, [r4, #16]
 80073b8:	b31b      	cbz	r3, 8007402 <__swbuf_r+0x68>
 80073ba:	6823      	ldr	r3, [r4, #0]
 80073bc:	6922      	ldr	r2, [r4, #16]
 80073be:	1a98      	subs	r0, r3, r2
 80073c0:	6963      	ldr	r3, [r4, #20]
 80073c2:	b2f6      	uxtb	r6, r6
 80073c4:	4283      	cmp	r3, r0
 80073c6:	4637      	mov	r7, r6
 80073c8:	dc04      	bgt.n	80073d4 <__swbuf_r+0x3a>
 80073ca:	4621      	mov	r1, r4
 80073cc:	4628      	mov	r0, r5
 80073ce:	f002 fc63 	bl	8009c98 <_fflush_r>
 80073d2:	b9e0      	cbnz	r0, 800740e <__swbuf_r+0x74>
 80073d4:	68a3      	ldr	r3, [r4, #8]
 80073d6:	3b01      	subs	r3, #1
 80073d8:	60a3      	str	r3, [r4, #8]
 80073da:	6823      	ldr	r3, [r4, #0]
 80073dc:	1c5a      	adds	r2, r3, #1
 80073de:	6022      	str	r2, [r4, #0]
 80073e0:	701e      	strb	r6, [r3, #0]
 80073e2:	6962      	ldr	r2, [r4, #20]
 80073e4:	1c43      	adds	r3, r0, #1
 80073e6:	429a      	cmp	r2, r3
 80073e8:	d004      	beq.n	80073f4 <__swbuf_r+0x5a>
 80073ea:	89a3      	ldrh	r3, [r4, #12]
 80073ec:	07db      	lsls	r3, r3, #31
 80073ee:	d506      	bpl.n	80073fe <__swbuf_r+0x64>
 80073f0:	2e0a      	cmp	r6, #10
 80073f2:	d104      	bne.n	80073fe <__swbuf_r+0x64>
 80073f4:	4621      	mov	r1, r4
 80073f6:	4628      	mov	r0, r5
 80073f8:	f002 fc4e 	bl	8009c98 <_fflush_r>
 80073fc:	b938      	cbnz	r0, 800740e <__swbuf_r+0x74>
 80073fe:	4638      	mov	r0, r7
 8007400:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007402:	4621      	mov	r1, r4
 8007404:	4628      	mov	r0, r5
 8007406:	f000 f805 	bl	8007414 <__swsetup_r>
 800740a:	2800      	cmp	r0, #0
 800740c:	d0d5      	beq.n	80073ba <__swbuf_r+0x20>
 800740e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8007412:	e7f4      	b.n	80073fe <__swbuf_r+0x64>

08007414 <__swsetup_r>:
 8007414:	b538      	push	{r3, r4, r5, lr}
 8007416:	4b2a      	ldr	r3, [pc, #168]	; (80074c0 <__swsetup_r+0xac>)
 8007418:	4605      	mov	r5, r0
 800741a:	6818      	ldr	r0, [r3, #0]
 800741c:	460c      	mov	r4, r1
 800741e:	b118      	cbz	r0, 8007428 <__swsetup_r+0x14>
 8007420:	6a03      	ldr	r3, [r0, #32]
 8007422:	b90b      	cbnz	r3, 8007428 <__swsetup_r+0x14>
 8007424:	f7ff feb2 	bl	800718c <__sinit>
 8007428:	89a3      	ldrh	r3, [r4, #12]
 800742a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800742e:	0718      	lsls	r0, r3, #28
 8007430:	d422      	bmi.n	8007478 <__swsetup_r+0x64>
 8007432:	06d9      	lsls	r1, r3, #27
 8007434:	d407      	bmi.n	8007446 <__swsetup_r+0x32>
 8007436:	2309      	movs	r3, #9
 8007438:	602b      	str	r3, [r5, #0]
 800743a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800743e:	81a3      	strh	r3, [r4, #12]
 8007440:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007444:	e034      	b.n	80074b0 <__swsetup_r+0x9c>
 8007446:	0758      	lsls	r0, r3, #29
 8007448:	d512      	bpl.n	8007470 <__swsetup_r+0x5c>
 800744a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800744c:	b141      	cbz	r1, 8007460 <__swsetup_r+0x4c>
 800744e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007452:	4299      	cmp	r1, r3
 8007454:	d002      	beq.n	800745c <__swsetup_r+0x48>
 8007456:	4628      	mov	r0, r5
 8007458:	f000 ffd8 	bl	800840c <_free_r>
 800745c:	2300      	movs	r3, #0
 800745e:	6363      	str	r3, [r4, #52]	; 0x34
 8007460:	89a3      	ldrh	r3, [r4, #12]
 8007462:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007466:	81a3      	strh	r3, [r4, #12]
 8007468:	2300      	movs	r3, #0
 800746a:	6063      	str	r3, [r4, #4]
 800746c:	6923      	ldr	r3, [r4, #16]
 800746e:	6023      	str	r3, [r4, #0]
 8007470:	89a3      	ldrh	r3, [r4, #12]
 8007472:	f043 0308 	orr.w	r3, r3, #8
 8007476:	81a3      	strh	r3, [r4, #12]
 8007478:	6923      	ldr	r3, [r4, #16]
 800747a:	b94b      	cbnz	r3, 8007490 <__swsetup_r+0x7c>
 800747c:	89a3      	ldrh	r3, [r4, #12]
 800747e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007482:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007486:	d003      	beq.n	8007490 <__swsetup_r+0x7c>
 8007488:	4621      	mov	r1, r4
 800748a:	4628      	mov	r0, r5
 800748c:	f002 fc64 	bl	8009d58 <__smakebuf_r>
 8007490:	89a0      	ldrh	r0, [r4, #12]
 8007492:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007496:	f010 0301 	ands.w	r3, r0, #1
 800749a:	d00a      	beq.n	80074b2 <__swsetup_r+0x9e>
 800749c:	2300      	movs	r3, #0
 800749e:	60a3      	str	r3, [r4, #8]
 80074a0:	6963      	ldr	r3, [r4, #20]
 80074a2:	425b      	negs	r3, r3
 80074a4:	61a3      	str	r3, [r4, #24]
 80074a6:	6923      	ldr	r3, [r4, #16]
 80074a8:	b943      	cbnz	r3, 80074bc <__swsetup_r+0xa8>
 80074aa:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80074ae:	d1c4      	bne.n	800743a <__swsetup_r+0x26>
 80074b0:	bd38      	pop	{r3, r4, r5, pc}
 80074b2:	0781      	lsls	r1, r0, #30
 80074b4:	bf58      	it	pl
 80074b6:	6963      	ldrpl	r3, [r4, #20]
 80074b8:	60a3      	str	r3, [r4, #8]
 80074ba:	e7f4      	b.n	80074a6 <__swsetup_r+0x92>
 80074bc:	2000      	movs	r0, #0
 80074be:	e7f7      	b.n	80074b0 <__swsetup_r+0x9c>
 80074c0:	200001d0 	.word	0x200001d0

080074c4 <memset>:
 80074c4:	4402      	add	r2, r0
 80074c6:	4603      	mov	r3, r0
 80074c8:	4293      	cmp	r3, r2
 80074ca:	d100      	bne.n	80074ce <memset+0xa>
 80074cc:	4770      	bx	lr
 80074ce:	f803 1b01 	strb.w	r1, [r3], #1
 80074d2:	e7f9      	b.n	80074c8 <memset+0x4>

080074d4 <strncmp>:
 80074d4:	b510      	push	{r4, lr}
 80074d6:	b16a      	cbz	r2, 80074f4 <strncmp+0x20>
 80074d8:	3901      	subs	r1, #1
 80074da:	1884      	adds	r4, r0, r2
 80074dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80074e0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80074e4:	429a      	cmp	r2, r3
 80074e6:	d103      	bne.n	80074f0 <strncmp+0x1c>
 80074e8:	42a0      	cmp	r0, r4
 80074ea:	d001      	beq.n	80074f0 <strncmp+0x1c>
 80074ec:	2a00      	cmp	r2, #0
 80074ee:	d1f5      	bne.n	80074dc <strncmp+0x8>
 80074f0:	1ad0      	subs	r0, r2, r3
 80074f2:	bd10      	pop	{r4, pc}
 80074f4:	4610      	mov	r0, r2
 80074f6:	e7fc      	b.n	80074f2 <strncmp+0x1e>

080074f8 <strtok>:
 80074f8:	4b16      	ldr	r3, [pc, #88]	; (8007554 <strtok+0x5c>)
 80074fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80074fc:	681e      	ldr	r6, [r3, #0]
 80074fe:	6c74      	ldr	r4, [r6, #68]	; 0x44
 8007500:	4605      	mov	r5, r0
 8007502:	b9fc      	cbnz	r4, 8007544 <strtok+0x4c>
 8007504:	2050      	movs	r0, #80	; 0x50
 8007506:	9101      	str	r1, [sp, #4]
 8007508:	f001 fb24 	bl	8008b54 <malloc>
 800750c:	9901      	ldr	r1, [sp, #4]
 800750e:	6470      	str	r0, [r6, #68]	; 0x44
 8007510:	4602      	mov	r2, r0
 8007512:	b920      	cbnz	r0, 800751e <strtok+0x26>
 8007514:	4b10      	ldr	r3, [pc, #64]	; (8007558 <strtok+0x60>)
 8007516:	4811      	ldr	r0, [pc, #68]	; (800755c <strtok+0x64>)
 8007518:	215b      	movs	r1, #91	; 0x5b
 800751a:	f000 f8df 	bl	80076dc <__assert_func>
 800751e:	e9c0 4400 	strd	r4, r4, [r0]
 8007522:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8007526:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800752a:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800752e:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8007532:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8007536:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800753a:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800753e:	6184      	str	r4, [r0, #24]
 8007540:	7704      	strb	r4, [r0, #28]
 8007542:	6244      	str	r4, [r0, #36]	; 0x24
 8007544:	6c72      	ldr	r2, [r6, #68]	; 0x44
 8007546:	2301      	movs	r3, #1
 8007548:	4628      	mov	r0, r5
 800754a:	b002      	add	sp, #8
 800754c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007550:	f000 b806 	b.w	8007560 <__strtok_r>
 8007554:	200001d0 	.word	0x200001d0
 8007558:	0800a5fa 	.word	0x0800a5fa
 800755c:	0800a611 	.word	0x0800a611

08007560 <__strtok_r>:
 8007560:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007562:	b908      	cbnz	r0, 8007568 <__strtok_r+0x8>
 8007564:	6810      	ldr	r0, [r2, #0]
 8007566:	b188      	cbz	r0, 800758c <__strtok_r+0x2c>
 8007568:	4604      	mov	r4, r0
 800756a:	4620      	mov	r0, r4
 800756c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8007570:	460f      	mov	r7, r1
 8007572:	f817 6b01 	ldrb.w	r6, [r7], #1
 8007576:	b91e      	cbnz	r6, 8007580 <__strtok_r+0x20>
 8007578:	b965      	cbnz	r5, 8007594 <__strtok_r+0x34>
 800757a:	6015      	str	r5, [r2, #0]
 800757c:	4628      	mov	r0, r5
 800757e:	e005      	b.n	800758c <__strtok_r+0x2c>
 8007580:	42b5      	cmp	r5, r6
 8007582:	d1f6      	bne.n	8007572 <__strtok_r+0x12>
 8007584:	2b00      	cmp	r3, #0
 8007586:	d1f0      	bne.n	800756a <__strtok_r+0xa>
 8007588:	6014      	str	r4, [r2, #0]
 800758a:	7003      	strb	r3, [r0, #0]
 800758c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800758e:	461c      	mov	r4, r3
 8007590:	e00c      	b.n	80075ac <__strtok_r+0x4c>
 8007592:	b915      	cbnz	r5, 800759a <__strtok_r+0x3a>
 8007594:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007598:	460e      	mov	r6, r1
 800759a:	f816 5b01 	ldrb.w	r5, [r6], #1
 800759e:	42ab      	cmp	r3, r5
 80075a0:	d1f7      	bne.n	8007592 <__strtok_r+0x32>
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d0f3      	beq.n	800758e <__strtok_r+0x2e>
 80075a6:	2300      	movs	r3, #0
 80075a8:	f804 3c01 	strb.w	r3, [r4, #-1]
 80075ac:	6014      	str	r4, [r2, #0]
 80075ae:	e7ed      	b.n	800758c <__strtok_r+0x2c>

080075b0 <_localeconv_r>:
 80075b0:	4800      	ldr	r0, [pc, #0]	; (80075b4 <_localeconv_r+0x4>)
 80075b2:	4770      	bx	lr
 80075b4:	20000108 	.word	0x20000108

080075b8 <_close_r>:
 80075b8:	b538      	push	{r3, r4, r5, lr}
 80075ba:	4d06      	ldr	r5, [pc, #24]	; (80075d4 <_close_r+0x1c>)
 80075bc:	2300      	movs	r3, #0
 80075be:	4604      	mov	r4, r0
 80075c0:	4608      	mov	r0, r1
 80075c2:	602b      	str	r3, [r5, #0]
 80075c4:	f7fb f8c7 	bl	8002756 <_close>
 80075c8:	1c43      	adds	r3, r0, #1
 80075ca:	d102      	bne.n	80075d2 <_close_r+0x1a>
 80075cc:	682b      	ldr	r3, [r5, #0]
 80075ce:	b103      	cbz	r3, 80075d2 <_close_r+0x1a>
 80075d0:	6023      	str	r3, [r4, #0]
 80075d2:	bd38      	pop	{r3, r4, r5, pc}
 80075d4:	20000584 	.word	0x20000584

080075d8 <_lseek_r>:
 80075d8:	b538      	push	{r3, r4, r5, lr}
 80075da:	4d07      	ldr	r5, [pc, #28]	; (80075f8 <_lseek_r+0x20>)
 80075dc:	4604      	mov	r4, r0
 80075de:	4608      	mov	r0, r1
 80075e0:	4611      	mov	r1, r2
 80075e2:	2200      	movs	r2, #0
 80075e4:	602a      	str	r2, [r5, #0]
 80075e6:	461a      	mov	r2, r3
 80075e8:	f7fb f8dc 	bl	80027a4 <_lseek>
 80075ec:	1c43      	adds	r3, r0, #1
 80075ee:	d102      	bne.n	80075f6 <_lseek_r+0x1e>
 80075f0:	682b      	ldr	r3, [r5, #0]
 80075f2:	b103      	cbz	r3, 80075f6 <_lseek_r+0x1e>
 80075f4:	6023      	str	r3, [r4, #0]
 80075f6:	bd38      	pop	{r3, r4, r5, pc}
 80075f8:	20000584 	.word	0x20000584

080075fc <_read_r>:
 80075fc:	b538      	push	{r3, r4, r5, lr}
 80075fe:	4d07      	ldr	r5, [pc, #28]	; (800761c <_read_r+0x20>)
 8007600:	4604      	mov	r4, r0
 8007602:	4608      	mov	r0, r1
 8007604:	4611      	mov	r1, r2
 8007606:	2200      	movs	r2, #0
 8007608:	602a      	str	r2, [r5, #0]
 800760a:	461a      	mov	r2, r3
 800760c:	f7fb f86a 	bl	80026e4 <_read>
 8007610:	1c43      	adds	r3, r0, #1
 8007612:	d102      	bne.n	800761a <_read_r+0x1e>
 8007614:	682b      	ldr	r3, [r5, #0]
 8007616:	b103      	cbz	r3, 800761a <_read_r+0x1e>
 8007618:	6023      	str	r3, [r4, #0]
 800761a:	bd38      	pop	{r3, r4, r5, pc}
 800761c:	20000584 	.word	0x20000584

08007620 <_write_r>:
 8007620:	b538      	push	{r3, r4, r5, lr}
 8007622:	4d07      	ldr	r5, [pc, #28]	; (8007640 <_write_r+0x20>)
 8007624:	4604      	mov	r4, r0
 8007626:	4608      	mov	r0, r1
 8007628:	4611      	mov	r1, r2
 800762a:	2200      	movs	r2, #0
 800762c:	602a      	str	r2, [r5, #0]
 800762e:	461a      	mov	r2, r3
 8007630:	f7fb f875 	bl	800271e <_write>
 8007634:	1c43      	adds	r3, r0, #1
 8007636:	d102      	bne.n	800763e <_write_r+0x1e>
 8007638:	682b      	ldr	r3, [r5, #0]
 800763a:	b103      	cbz	r3, 800763e <_write_r+0x1e>
 800763c:	6023      	str	r3, [r4, #0]
 800763e:	bd38      	pop	{r3, r4, r5, pc}
 8007640:	20000584 	.word	0x20000584

08007644 <__errno>:
 8007644:	4b01      	ldr	r3, [pc, #4]	; (800764c <__errno+0x8>)
 8007646:	6818      	ldr	r0, [r3, #0]
 8007648:	4770      	bx	lr
 800764a:	bf00      	nop
 800764c:	200001d0 	.word	0x200001d0

08007650 <__libc_init_array>:
 8007650:	b570      	push	{r4, r5, r6, lr}
 8007652:	4d0d      	ldr	r5, [pc, #52]	; (8007688 <__libc_init_array+0x38>)
 8007654:	4c0d      	ldr	r4, [pc, #52]	; (800768c <__libc_init_array+0x3c>)
 8007656:	1b64      	subs	r4, r4, r5
 8007658:	10a4      	asrs	r4, r4, #2
 800765a:	2600      	movs	r6, #0
 800765c:	42a6      	cmp	r6, r4
 800765e:	d109      	bne.n	8007674 <__libc_init_array+0x24>
 8007660:	4d0b      	ldr	r5, [pc, #44]	; (8007690 <__libc_init_array+0x40>)
 8007662:	4c0c      	ldr	r4, [pc, #48]	; (8007694 <__libc_init_array+0x44>)
 8007664:	f002 fc98 	bl	8009f98 <_init>
 8007668:	1b64      	subs	r4, r4, r5
 800766a:	10a4      	asrs	r4, r4, #2
 800766c:	2600      	movs	r6, #0
 800766e:	42a6      	cmp	r6, r4
 8007670:	d105      	bne.n	800767e <__libc_init_array+0x2e>
 8007672:	bd70      	pop	{r4, r5, r6, pc}
 8007674:	f855 3b04 	ldr.w	r3, [r5], #4
 8007678:	4798      	blx	r3
 800767a:	3601      	adds	r6, #1
 800767c:	e7ee      	b.n	800765c <__libc_init_array+0xc>
 800767e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007682:	4798      	blx	r3
 8007684:	3601      	adds	r6, #1
 8007686:	e7f2      	b.n	800766e <__libc_init_array+0x1e>
 8007688:	0800a8f8 	.word	0x0800a8f8
 800768c:	0800a8f8 	.word	0x0800a8f8
 8007690:	0800a8f8 	.word	0x0800a8f8
 8007694:	0800a8fc 	.word	0x0800a8fc

08007698 <__retarget_lock_init_recursive>:
 8007698:	4770      	bx	lr

0800769a <__retarget_lock_acquire_recursive>:
 800769a:	4770      	bx	lr

0800769c <__retarget_lock_release_recursive>:
 800769c:	4770      	bx	lr

0800769e <memcpy>:
 800769e:	440a      	add	r2, r1
 80076a0:	4291      	cmp	r1, r2
 80076a2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80076a6:	d100      	bne.n	80076aa <memcpy+0xc>
 80076a8:	4770      	bx	lr
 80076aa:	b510      	push	{r4, lr}
 80076ac:	f811 4b01 	ldrb.w	r4, [r1], #1
 80076b0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80076b4:	4291      	cmp	r1, r2
 80076b6:	d1f9      	bne.n	80076ac <memcpy+0xe>
 80076b8:	bd10      	pop	{r4, pc}
 80076ba:	0000      	movs	r0, r0
 80076bc:	0000      	movs	r0, r0
	...

080076c0 <nan>:
 80076c0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80076c8 <nan+0x8>
 80076c4:	4770      	bx	lr
 80076c6:	bf00      	nop
 80076c8:	00000000 	.word	0x00000000
 80076cc:	7ff80000 	.word	0x7ff80000

080076d0 <nanf>:
 80076d0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80076d8 <nanf+0x8>
 80076d4:	4770      	bx	lr
 80076d6:	bf00      	nop
 80076d8:	7fc00000 	.word	0x7fc00000

080076dc <__assert_func>:
 80076dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80076de:	4614      	mov	r4, r2
 80076e0:	461a      	mov	r2, r3
 80076e2:	4b09      	ldr	r3, [pc, #36]	; (8007708 <__assert_func+0x2c>)
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	4605      	mov	r5, r0
 80076e8:	68d8      	ldr	r0, [r3, #12]
 80076ea:	b14c      	cbz	r4, 8007700 <__assert_func+0x24>
 80076ec:	4b07      	ldr	r3, [pc, #28]	; (800770c <__assert_func+0x30>)
 80076ee:	9100      	str	r1, [sp, #0]
 80076f0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80076f4:	4906      	ldr	r1, [pc, #24]	; (8007710 <__assert_func+0x34>)
 80076f6:	462b      	mov	r3, r5
 80076f8:	f002 faf6 	bl	8009ce8 <fiprintf>
 80076fc:	f002 fbb4 	bl	8009e68 <abort>
 8007700:	4b04      	ldr	r3, [pc, #16]	; (8007714 <__assert_func+0x38>)
 8007702:	461c      	mov	r4, r3
 8007704:	e7f3      	b.n	80076ee <__assert_func+0x12>
 8007706:	bf00      	nop
 8007708:	200001d0 	.word	0x200001d0
 800770c:	0800a673 	.word	0x0800a673
 8007710:	0800a680 	.word	0x0800a680
 8007714:	0800a6ae 	.word	0x0800a6ae

08007718 <quorem>:
 8007718:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800771c:	6903      	ldr	r3, [r0, #16]
 800771e:	690c      	ldr	r4, [r1, #16]
 8007720:	42a3      	cmp	r3, r4
 8007722:	4607      	mov	r7, r0
 8007724:	db7e      	blt.n	8007824 <quorem+0x10c>
 8007726:	3c01      	subs	r4, #1
 8007728:	f101 0814 	add.w	r8, r1, #20
 800772c:	f100 0514 	add.w	r5, r0, #20
 8007730:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007734:	9301      	str	r3, [sp, #4]
 8007736:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800773a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800773e:	3301      	adds	r3, #1
 8007740:	429a      	cmp	r2, r3
 8007742:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007746:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800774a:	fbb2 f6f3 	udiv	r6, r2, r3
 800774e:	d331      	bcc.n	80077b4 <quorem+0x9c>
 8007750:	f04f 0e00 	mov.w	lr, #0
 8007754:	4640      	mov	r0, r8
 8007756:	46ac      	mov	ip, r5
 8007758:	46f2      	mov	sl, lr
 800775a:	f850 2b04 	ldr.w	r2, [r0], #4
 800775e:	b293      	uxth	r3, r2
 8007760:	fb06 e303 	mla	r3, r6, r3, lr
 8007764:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007768:	0c1a      	lsrs	r2, r3, #16
 800776a:	b29b      	uxth	r3, r3
 800776c:	ebaa 0303 	sub.w	r3, sl, r3
 8007770:	f8dc a000 	ldr.w	sl, [ip]
 8007774:	fa13 f38a 	uxtah	r3, r3, sl
 8007778:	fb06 220e 	mla	r2, r6, lr, r2
 800777c:	9300      	str	r3, [sp, #0]
 800777e:	9b00      	ldr	r3, [sp, #0]
 8007780:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007784:	b292      	uxth	r2, r2
 8007786:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800778a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800778e:	f8bd 3000 	ldrh.w	r3, [sp]
 8007792:	4581      	cmp	r9, r0
 8007794:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007798:	f84c 3b04 	str.w	r3, [ip], #4
 800779c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80077a0:	d2db      	bcs.n	800775a <quorem+0x42>
 80077a2:	f855 300b 	ldr.w	r3, [r5, fp]
 80077a6:	b92b      	cbnz	r3, 80077b4 <quorem+0x9c>
 80077a8:	9b01      	ldr	r3, [sp, #4]
 80077aa:	3b04      	subs	r3, #4
 80077ac:	429d      	cmp	r5, r3
 80077ae:	461a      	mov	r2, r3
 80077b0:	d32c      	bcc.n	800780c <quorem+0xf4>
 80077b2:	613c      	str	r4, [r7, #16]
 80077b4:	4638      	mov	r0, r7
 80077b6:	f001 fd59 	bl	800926c <__mcmp>
 80077ba:	2800      	cmp	r0, #0
 80077bc:	db22      	blt.n	8007804 <quorem+0xec>
 80077be:	3601      	adds	r6, #1
 80077c0:	4629      	mov	r1, r5
 80077c2:	2000      	movs	r0, #0
 80077c4:	f858 2b04 	ldr.w	r2, [r8], #4
 80077c8:	f8d1 c000 	ldr.w	ip, [r1]
 80077cc:	b293      	uxth	r3, r2
 80077ce:	1ac3      	subs	r3, r0, r3
 80077d0:	0c12      	lsrs	r2, r2, #16
 80077d2:	fa13 f38c 	uxtah	r3, r3, ip
 80077d6:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80077da:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80077de:	b29b      	uxth	r3, r3
 80077e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80077e4:	45c1      	cmp	r9, r8
 80077e6:	f841 3b04 	str.w	r3, [r1], #4
 80077ea:	ea4f 4022 	mov.w	r0, r2, asr #16
 80077ee:	d2e9      	bcs.n	80077c4 <quorem+0xac>
 80077f0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80077f4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80077f8:	b922      	cbnz	r2, 8007804 <quorem+0xec>
 80077fa:	3b04      	subs	r3, #4
 80077fc:	429d      	cmp	r5, r3
 80077fe:	461a      	mov	r2, r3
 8007800:	d30a      	bcc.n	8007818 <quorem+0x100>
 8007802:	613c      	str	r4, [r7, #16]
 8007804:	4630      	mov	r0, r6
 8007806:	b003      	add	sp, #12
 8007808:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800780c:	6812      	ldr	r2, [r2, #0]
 800780e:	3b04      	subs	r3, #4
 8007810:	2a00      	cmp	r2, #0
 8007812:	d1ce      	bne.n	80077b2 <quorem+0x9a>
 8007814:	3c01      	subs	r4, #1
 8007816:	e7c9      	b.n	80077ac <quorem+0x94>
 8007818:	6812      	ldr	r2, [r2, #0]
 800781a:	3b04      	subs	r3, #4
 800781c:	2a00      	cmp	r2, #0
 800781e:	d1f0      	bne.n	8007802 <quorem+0xea>
 8007820:	3c01      	subs	r4, #1
 8007822:	e7eb      	b.n	80077fc <quorem+0xe4>
 8007824:	2000      	movs	r0, #0
 8007826:	e7ee      	b.n	8007806 <quorem+0xee>

08007828 <_dtoa_r>:
 8007828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800782c:	ed2d 8b04 	vpush	{d8-d9}
 8007830:	69c5      	ldr	r5, [r0, #28]
 8007832:	b093      	sub	sp, #76	; 0x4c
 8007834:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007838:	ec57 6b10 	vmov	r6, r7, d0
 800783c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007840:	9107      	str	r1, [sp, #28]
 8007842:	4604      	mov	r4, r0
 8007844:	920a      	str	r2, [sp, #40]	; 0x28
 8007846:	930d      	str	r3, [sp, #52]	; 0x34
 8007848:	b975      	cbnz	r5, 8007868 <_dtoa_r+0x40>
 800784a:	2010      	movs	r0, #16
 800784c:	f001 f982 	bl	8008b54 <malloc>
 8007850:	4602      	mov	r2, r0
 8007852:	61e0      	str	r0, [r4, #28]
 8007854:	b920      	cbnz	r0, 8007860 <_dtoa_r+0x38>
 8007856:	4bae      	ldr	r3, [pc, #696]	; (8007b10 <_dtoa_r+0x2e8>)
 8007858:	21ef      	movs	r1, #239	; 0xef
 800785a:	48ae      	ldr	r0, [pc, #696]	; (8007b14 <_dtoa_r+0x2ec>)
 800785c:	f7ff ff3e 	bl	80076dc <__assert_func>
 8007860:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007864:	6005      	str	r5, [r0, #0]
 8007866:	60c5      	str	r5, [r0, #12]
 8007868:	69e3      	ldr	r3, [r4, #28]
 800786a:	6819      	ldr	r1, [r3, #0]
 800786c:	b151      	cbz	r1, 8007884 <_dtoa_r+0x5c>
 800786e:	685a      	ldr	r2, [r3, #4]
 8007870:	604a      	str	r2, [r1, #4]
 8007872:	2301      	movs	r3, #1
 8007874:	4093      	lsls	r3, r2
 8007876:	608b      	str	r3, [r1, #8]
 8007878:	4620      	mov	r0, r4
 800787a:	f001 fa71 	bl	8008d60 <_Bfree>
 800787e:	69e3      	ldr	r3, [r4, #28]
 8007880:	2200      	movs	r2, #0
 8007882:	601a      	str	r2, [r3, #0]
 8007884:	1e3b      	subs	r3, r7, #0
 8007886:	bfbb      	ittet	lt
 8007888:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800788c:	9303      	strlt	r3, [sp, #12]
 800788e:	2300      	movge	r3, #0
 8007890:	2201      	movlt	r2, #1
 8007892:	bfac      	ite	ge
 8007894:	f8c8 3000 	strge.w	r3, [r8]
 8007898:	f8c8 2000 	strlt.w	r2, [r8]
 800789c:	4b9e      	ldr	r3, [pc, #632]	; (8007b18 <_dtoa_r+0x2f0>)
 800789e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80078a2:	ea33 0308 	bics.w	r3, r3, r8
 80078a6:	d11b      	bne.n	80078e0 <_dtoa_r+0xb8>
 80078a8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80078aa:	f242 730f 	movw	r3, #9999	; 0x270f
 80078ae:	6013      	str	r3, [r2, #0]
 80078b0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80078b4:	4333      	orrs	r3, r6
 80078b6:	f000 8593 	beq.w	80083e0 <_dtoa_r+0xbb8>
 80078ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80078bc:	b963      	cbnz	r3, 80078d8 <_dtoa_r+0xb0>
 80078be:	4b97      	ldr	r3, [pc, #604]	; (8007b1c <_dtoa_r+0x2f4>)
 80078c0:	e027      	b.n	8007912 <_dtoa_r+0xea>
 80078c2:	4b97      	ldr	r3, [pc, #604]	; (8007b20 <_dtoa_r+0x2f8>)
 80078c4:	9300      	str	r3, [sp, #0]
 80078c6:	3308      	adds	r3, #8
 80078c8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80078ca:	6013      	str	r3, [r2, #0]
 80078cc:	9800      	ldr	r0, [sp, #0]
 80078ce:	b013      	add	sp, #76	; 0x4c
 80078d0:	ecbd 8b04 	vpop	{d8-d9}
 80078d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078d8:	4b90      	ldr	r3, [pc, #576]	; (8007b1c <_dtoa_r+0x2f4>)
 80078da:	9300      	str	r3, [sp, #0]
 80078dc:	3303      	adds	r3, #3
 80078de:	e7f3      	b.n	80078c8 <_dtoa_r+0xa0>
 80078e0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80078e4:	2200      	movs	r2, #0
 80078e6:	ec51 0b17 	vmov	r0, r1, d7
 80078ea:	eeb0 8a47 	vmov.f32	s16, s14
 80078ee:	eef0 8a67 	vmov.f32	s17, s15
 80078f2:	2300      	movs	r3, #0
 80078f4:	f7f9 f900 	bl	8000af8 <__aeabi_dcmpeq>
 80078f8:	4681      	mov	r9, r0
 80078fa:	b160      	cbz	r0, 8007916 <_dtoa_r+0xee>
 80078fc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80078fe:	2301      	movs	r3, #1
 8007900:	6013      	str	r3, [r2, #0]
 8007902:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007904:	2b00      	cmp	r3, #0
 8007906:	f000 8568 	beq.w	80083da <_dtoa_r+0xbb2>
 800790a:	4b86      	ldr	r3, [pc, #536]	; (8007b24 <_dtoa_r+0x2fc>)
 800790c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800790e:	6013      	str	r3, [r2, #0]
 8007910:	3b01      	subs	r3, #1
 8007912:	9300      	str	r3, [sp, #0]
 8007914:	e7da      	b.n	80078cc <_dtoa_r+0xa4>
 8007916:	aa10      	add	r2, sp, #64	; 0x40
 8007918:	a911      	add	r1, sp, #68	; 0x44
 800791a:	4620      	mov	r0, r4
 800791c:	eeb0 0a48 	vmov.f32	s0, s16
 8007920:	eef0 0a68 	vmov.f32	s1, s17
 8007924:	f001 fdb8 	bl	8009498 <__d2b>
 8007928:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800792c:	4682      	mov	sl, r0
 800792e:	2d00      	cmp	r5, #0
 8007930:	d07f      	beq.n	8007a32 <_dtoa_r+0x20a>
 8007932:	ee18 3a90 	vmov	r3, s17
 8007936:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800793a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800793e:	ec51 0b18 	vmov	r0, r1, d8
 8007942:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007946:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800794a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800794e:	4619      	mov	r1, r3
 8007950:	2200      	movs	r2, #0
 8007952:	4b75      	ldr	r3, [pc, #468]	; (8007b28 <_dtoa_r+0x300>)
 8007954:	f7f8 fcb0 	bl	80002b8 <__aeabi_dsub>
 8007958:	a367      	add	r3, pc, #412	; (adr r3, 8007af8 <_dtoa_r+0x2d0>)
 800795a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800795e:	f7f8 fe63 	bl	8000628 <__aeabi_dmul>
 8007962:	a367      	add	r3, pc, #412	; (adr r3, 8007b00 <_dtoa_r+0x2d8>)
 8007964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007968:	f7f8 fca8 	bl	80002bc <__adddf3>
 800796c:	4606      	mov	r6, r0
 800796e:	4628      	mov	r0, r5
 8007970:	460f      	mov	r7, r1
 8007972:	f7f8 fdef 	bl	8000554 <__aeabi_i2d>
 8007976:	a364      	add	r3, pc, #400	; (adr r3, 8007b08 <_dtoa_r+0x2e0>)
 8007978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800797c:	f7f8 fe54 	bl	8000628 <__aeabi_dmul>
 8007980:	4602      	mov	r2, r0
 8007982:	460b      	mov	r3, r1
 8007984:	4630      	mov	r0, r6
 8007986:	4639      	mov	r1, r7
 8007988:	f7f8 fc98 	bl	80002bc <__adddf3>
 800798c:	4606      	mov	r6, r0
 800798e:	460f      	mov	r7, r1
 8007990:	f7f9 f8fa 	bl	8000b88 <__aeabi_d2iz>
 8007994:	2200      	movs	r2, #0
 8007996:	4683      	mov	fp, r0
 8007998:	2300      	movs	r3, #0
 800799a:	4630      	mov	r0, r6
 800799c:	4639      	mov	r1, r7
 800799e:	f7f9 f8b5 	bl	8000b0c <__aeabi_dcmplt>
 80079a2:	b148      	cbz	r0, 80079b8 <_dtoa_r+0x190>
 80079a4:	4658      	mov	r0, fp
 80079a6:	f7f8 fdd5 	bl	8000554 <__aeabi_i2d>
 80079aa:	4632      	mov	r2, r6
 80079ac:	463b      	mov	r3, r7
 80079ae:	f7f9 f8a3 	bl	8000af8 <__aeabi_dcmpeq>
 80079b2:	b908      	cbnz	r0, 80079b8 <_dtoa_r+0x190>
 80079b4:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80079b8:	f1bb 0f16 	cmp.w	fp, #22
 80079bc:	d857      	bhi.n	8007a6e <_dtoa_r+0x246>
 80079be:	4b5b      	ldr	r3, [pc, #364]	; (8007b2c <_dtoa_r+0x304>)
 80079c0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80079c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079c8:	ec51 0b18 	vmov	r0, r1, d8
 80079cc:	f7f9 f89e 	bl	8000b0c <__aeabi_dcmplt>
 80079d0:	2800      	cmp	r0, #0
 80079d2:	d04e      	beq.n	8007a72 <_dtoa_r+0x24a>
 80079d4:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80079d8:	2300      	movs	r3, #0
 80079da:	930c      	str	r3, [sp, #48]	; 0x30
 80079dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80079de:	1b5b      	subs	r3, r3, r5
 80079e0:	1e5a      	subs	r2, r3, #1
 80079e2:	bf45      	ittet	mi
 80079e4:	f1c3 0301 	rsbmi	r3, r3, #1
 80079e8:	9305      	strmi	r3, [sp, #20]
 80079ea:	2300      	movpl	r3, #0
 80079ec:	2300      	movmi	r3, #0
 80079ee:	9206      	str	r2, [sp, #24]
 80079f0:	bf54      	ite	pl
 80079f2:	9305      	strpl	r3, [sp, #20]
 80079f4:	9306      	strmi	r3, [sp, #24]
 80079f6:	f1bb 0f00 	cmp.w	fp, #0
 80079fa:	db3c      	blt.n	8007a76 <_dtoa_r+0x24e>
 80079fc:	9b06      	ldr	r3, [sp, #24]
 80079fe:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8007a02:	445b      	add	r3, fp
 8007a04:	9306      	str	r3, [sp, #24]
 8007a06:	2300      	movs	r3, #0
 8007a08:	9308      	str	r3, [sp, #32]
 8007a0a:	9b07      	ldr	r3, [sp, #28]
 8007a0c:	2b09      	cmp	r3, #9
 8007a0e:	d868      	bhi.n	8007ae2 <_dtoa_r+0x2ba>
 8007a10:	2b05      	cmp	r3, #5
 8007a12:	bfc4      	itt	gt
 8007a14:	3b04      	subgt	r3, #4
 8007a16:	9307      	strgt	r3, [sp, #28]
 8007a18:	9b07      	ldr	r3, [sp, #28]
 8007a1a:	f1a3 0302 	sub.w	r3, r3, #2
 8007a1e:	bfcc      	ite	gt
 8007a20:	2500      	movgt	r5, #0
 8007a22:	2501      	movle	r5, #1
 8007a24:	2b03      	cmp	r3, #3
 8007a26:	f200 8085 	bhi.w	8007b34 <_dtoa_r+0x30c>
 8007a2a:	e8df f003 	tbb	[pc, r3]
 8007a2e:	3b2e      	.short	0x3b2e
 8007a30:	5839      	.short	0x5839
 8007a32:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007a36:	441d      	add	r5, r3
 8007a38:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007a3c:	2b20      	cmp	r3, #32
 8007a3e:	bfc1      	itttt	gt
 8007a40:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007a44:	fa08 f803 	lslgt.w	r8, r8, r3
 8007a48:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8007a4c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007a50:	bfd6      	itet	le
 8007a52:	f1c3 0320 	rsble	r3, r3, #32
 8007a56:	ea48 0003 	orrgt.w	r0, r8, r3
 8007a5a:	fa06 f003 	lslle.w	r0, r6, r3
 8007a5e:	f7f8 fd69 	bl	8000534 <__aeabi_ui2d>
 8007a62:	2201      	movs	r2, #1
 8007a64:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007a68:	3d01      	subs	r5, #1
 8007a6a:	920e      	str	r2, [sp, #56]	; 0x38
 8007a6c:	e76f      	b.n	800794e <_dtoa_r+0x126>
 8007a6e:	2301      	movs	r3, #1
 8007a70:	e7b3      	b.n	80079da <_dtoa_r+0x1b2>
 8007a72:	900c      	str	r0, [sp, #48]	; 0x30
 8007a74:	e7b2      	b.n	80079dc <_dtoa_r+0x1b4>
 8007a76:	9b05      	ldr	r3, [sp, #20]
 8007a78:	eba3 030b 	sub.w	r3, r3, fp
 8007a7c:	9305      	str	r3, [sp, #20]
 8007a7e:	f1cb 0300 	rsb	r3, fp, #0
 8007a82:	9308      	str	r3, [sp, #32]
 8007a84:	2300      	movs	r3, #0
 8007a86:	930b      	str	r3, [sp, #44]	; 0x2c
 8007a88:	e7bf      	b.n	8007a0a <_dtoa_r+0x1e2>
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	9309      	str	r3, [sp, #36]	; 0x24
 8007a8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	dc52      	bgt.n	8007b3a <_dtoa_r+0x312>
 8007a94:	2301      	movs	r3, #1
 8007a96:	9301      	str	r3, [sp, #4]
 8007a98:	9304      	str	r3, [sp, #16]
 8007a9a:	461a      	mov	r2, r3
 8007a9c:	920a      	str	r2, [sp, #40]	; 0x28
 8007a9e:	e00b      	b.n	8007ab8 <_dtoa_r+0x290>
 8007aa0:	2301      	movs	r3, #1
 8007aa2:	e7f3      	b.n	8007a8c <_dtoa_r+0x264>
 8007aa4:	2300      	movs	r3, #0
 8007aa6:	9309      	str	r3, [sp, #36]	; 0x24
 8007aa8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007aaa:	445b      	add	r3, fp
 8007aac:	9301      	str	r3, [sp, #4]
 8007aae:	3301      	adds	r3, #1
 8007ab0:	2b01      	cmp	r3, #1
 8007ab2:	9304      	str	r3, [sp, #16]
 8007ab4:	bfb8      	it	lt
 8007ab6:	2301      	movlt	r3, #1
 8007ab8:	69e0      	ldr	r0, [r4, #28]
 8007aba:	2100      	movs	r1, #0
 8007abc:	2204      	movs	r2, #4
 8007abe:	f102 0614 	add.w	r6, r2, #20
 8007ac2:	429e      	cmp	r6, r3
 8007ac4:	d93d      	bls.n	8007b42 <_dtoa_r+0x31a>
 8007ac6:	6041      	str	r1, [r0, #4]
 8007ac8:	4620      	mov	r0, r4
 8007aca:	f001 f909 	bl	8008ce0 <_Balloc>
 8007ace:	9000      	str	r0, [sp, #0]
 8007ad0:	2800      	cmp	r0, #0
 8007ad2:	d139      	bne.n	8007b48 <_dtoa_r+0x320>
 8007ad4:	4b16      	ldr	r3, [pc, #88]	; (8007b30 <_dtoa_r+0x308>)
 8007ad6:	4602      	mov	r2, r0
 8007ad8:	f240 11af 	movw	r1, #431	; 0x1af
 8007adc:	e6bd      	b.n	800785a <_dtoa_r+0x32>
 8007ade:	2301      	movs	r3, #1
 8007ae0:	e7e1      	b.n	8007aa6 <_dtoa_r+0x27e>
 8007ae2:	2501      	movs	r5, #1
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	9307      	str	r3, [sp, #28]
 8007ae8:	9509      	str	r5, [sp, #36]	; 0x24
 8007aea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007aee:	9301      	str	r3, [sp, #4]
 8007af0:	9304      	str	r3, [sp, #16]
 8007af2:	2200      	movs	r2, #0
 8007af4:	2312      	movs	r3, #18
 8007af6:	e7d1      	b.n	8007a9c <_dtoa_r+0x274>
 8007af8:	636f4361 	.word	0x636f4361
 8007afc:	3fd287a7 	.word	0x3fd287a7
 8007b00:	8b60c8b3 	.word	0x8b60c8b3
 8007b04:	3fc68a28 	.word	0x3fc68a28
 8007b08:	509f79fb 	.word	0x509f79fb
 8007b0c:	3fd34413 	.word	0x3fd34413
 8007b10:	0800a5fa 	.word	0x0800a5fa
 8007b14:	0800a6bc 	.word	0x0800a6bc
 8007b18:	7ff00000 	.word	0x7ff00000
 8007b1c:	0800a6b8 	.word	0x0800a6b8
 8007b20:	0800a6af 	.word	0x0800a6af
 8007b24:	0800a5d2 	.word	0x0800a5d2
 8007b28:	3ff80000 	.word	0x3ff80000
 8007b2c:	0800a808 	.word	0x0800a808
 8007b30:	0800a714 	.word	0x0800a714
 8007b34:	2301      	movs	r3, #1
 8007b36:	9309      	str	r3, [sp, #36]	; 0x24
 8007b38:	e7d7      	b.n	8007aea <_dtoa_r+0x2c2>
 8007b3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b3c:	9301      	str	r3, [sp, #4]
 8007b3e:	9304      	str	r3, [sp, #16]
 8007b40:	e7ba      	b.n	8007ab8 <_dtoa_r+0x290>
 8007b42:	3101      	adds	r1, #1
 8007b44:	0052      	lsls	r2, r2, #1
 8007b46:	e7ba      	b.n	8007abe <_dtoa_r+0x296>
 8007b48:	69e3      	ldr	r3, [r4, #28]
 8007b4a:	9a00      	ldr	r2, [sp, #0]
 8007b4c:	601a      	str	r2, [r3, #0]
 8007b4e:	9b04      	ldr	r3, [sp, #16]
 8007b50:	2b0e      	cmp	r3, #14
 8007b52:	f200 80a8 	bhi.w	8007ca6 <_dtoa_r+0x47e>
 8007b56:	2d00      	cmp	r5, #0
 8007b58:	f000 80a5 	beq.w	8007ca6 <_dtoa_r+0x47e>
 8007b5c:	f1bb 0f00 	cmp.w	fp, #0
 8007b60:	dd38      	ble.n	8007bd4 <_dtoa_r+0x3ac>
 8007b62:	4bc0      	ldr	r3, [pc, #768]	; (8007e64 <_dtoa_r+0x63c>)
 8007b64:	f00b 020f 	and.w	r2, fp, #15
 8007b68:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007b6c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007b70:	e9d3 6700 	ldrd	r6, r7, [r3]
 8007b74:	ea4f 182b 	mov.w	r8, fp, asr #4
 8007b78:	d019      	beq.n	8007bae <_dtoa_r+0x386>
 8007b7a:	4bbb      	ldr	r3, [pc, #748]	; (8007e68 <_dtoa_r+0x640>)
 8007b7c:	ec51 0b18 	vmov	r0, r1, d8
 8007b80:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007b84:	f7f8 fe7a 	bl	800087c <__aeabi_ddiv>
 8007b88:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b8c:	f008 080f 	and.w	r8, r8, #15
 8007b90:	2503      	movs	r5, #3
 8007b92:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007e68 <_dtoa_r+0x640>
 8007b96:	f1b8 0f00 	cmp.w	r8, #0
 8007b9a:	d10a      	bne.n	8007bb2 <_dtoa_r+0x38a>
 8007b9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ba0:	4632      	mov	r2, r6
 8007ba2:	463b      	mov	r3, r7
 8007ba4:	f7f8 fe6a 	bl	800087c <__aeabi_ddiv>
 8007ba8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007bac:	e02b      	b.n	8007c06 <_dtoa_r+0x3de>
 8007bae:	2502      	movs	r5, #2
 8007bb0:	e7ef      	b.n	8007b92 <_dtoa_r+0x36a>
 8007bb2:	f018 0f01 	tst.w	r8, #1
 8007bb6:	d008      	beq.n	8007bca <_dtoa_r+0x3a2>
 8007bb8:	4630      	mov	r0, r6
 8007bba:	4639      	mov	r1, r7
 8007bbc:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007bc0:	f7f8 fd32 	bl	8000628 <__aeabi_dmul>
 8007bc4:	3501      	adds	r5, #1
 8007bc6:	4606      	mov	r6, r0
 8007bc8:	460f      	mov	r7, r1
 8007bca:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007bce:	f109 0908 	add.w	r9, r9, #8
 8007bd2:	e7e0      	b.n	8007b96 <_dtoa_r+0x36e>
 8007bd4:	f000 809f 	beq.w	8007d16 <_dtoa_r+0x4ee>
 8007bd8:	f1cb 0600 	rsb	r6, fp, #0
 8007bdc:	4ba1      	ldr	r3, [pc, #644]	; (8007e64 <_dtoa_r+0x63c>)
 8007bde:	4fa2      	ldr	r7, [pc, #648]	; (8007e68 <_dtoa_r+0x640>)
 8007be0:	f006 020f 	and.w	r2, r6, #15
 8007be4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007be8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bec:	ec51 0b18 	vmov	r0, r1, d8
 8007bf0:	f7f8 fd1a 	bl	8000628 <__aeabi_dmul>
 8007bf4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007bf8:	1136      	asrs	r6, r6, #4
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	2502      	movs	r5, #2
 8007bfe:	2e00      	cmp	r6, #0
 8007c00:	d17e      	bne.n	8007d00 <_dtoa_r+0x4d8>
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d1d0      	bne.n	8007ba8 <_dtoa_r+0x380>
 8007c06:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c08:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	f000 8084 	beq.w	8007d1a <_dtoa_r+0x4f2>
 8007c12:	4b96      	ldr	r3, [pc, #600]	; (8007e6c <_dtoa_r+0x644>)
 8007c14:	2200      	movs	r2, #0
 8007c16:	4640      	mov	r0, r8
 8007c18:	4649      	mov	r1, r9
 8007c1a:	f7f8 ff77 	bl	8000b0c <__aeabi_dcmplt>
 8007c1e:	2800      	cmp	r0, #0
 8007c20:	d07b      	beq.n	8007d1a <_dtoa_r+0x4f2>
 8007c22:	9b04      	ldr	r3, [sp, #16]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d078      	beq.n	8007d1a <_dtoa_r+0x4f2>
 8007c28:	9b01      	ldr	r3, [sp, #4]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	dd39      	ble.n	8007ca2 <_dtoa_r+0x47a>
 8007c2e:	4b90      	ldr	r3, [pc, #576]	; (8007e70 <_dtoa_r+0x648>)
 8007c30:	2200      	movs	r2, #0
 8007c32:	4640      	mov	r0, r8
 8007c34:	4649      	mov	r1, r9
 8007c36:	f7f8 fcf7 	bl	8000628 <__aeabi_dmul>
 8007c3a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c3e:	9e01      	ldr	r6, [sp, #4]
 8007c40:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 8007c44:	3501      	adds	r5, #1
 8007c46:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007c4a:	4628      	mov	r0, r5
 8007c4c:	f7f8 fc82 	bl	8000554 <__aeabi_i2d>
 8007c50:	4642      	mov	r2, r8
 8007c52:	464b      	mov	r3, r9
 8007c54:	f7f8 fce8 	bl	8000628 <__aeabi_dmul>
 8007c58:	4b86      	ldr	r3, [pc, #536]	; (8007e74 <_dtoa_r+0x64c>)
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	f7f8 fb2e 	bl	80002bc <__adddf3>
 8007c60:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007c64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c68:	9303      	str	r3, [sp, #12]
 8007c6a:	2e00      	cmp	r6, #0
 8007c6c:	d158      	bne.n	8007d20 <_dtoa_r+0x4f8>
 8007c6e:	4b82      	ldr	r3, [pc, #520]	; (8007e78 <_dtoa_r+0x650>)
 8007c70:	2200      	movs	r2, #0
 8007c72:	4640      	mov	r0, r8
 8007c74:	4649      	mov	r1, r9
 8007c76:	f7f8 fb1f 	bl	80002b8 <__aeabi_dsub>
 8007c7a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007c7e:	4680      	mov	r8, r0
 8007c80:	4689      	mov	r9, r1
 8007c82:	f7f8 ff61 	bl	8000b48 <__aeabi_dcmpgt>
 8007c86:	2800      	cmp	r0, #0
 8007c88:	f040 8296 	bne.w	80081b8 <_dtoa_r+0x990>
 8007c8c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007c90:	4640      	mov	r0, r8
 8007c92:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007c96:	4649      	mov	r1, r9
 8007c98:	f7f8 ff38 	bl	8000b0c <__aeabi_dcmplt>
 8007c9c:	2800      	cmp	r0, #0
 8007c9e:	f040 8289 	bne.w	80081b4 <_dtoa_r+0x98c>
 8007ca2:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007ca6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	f2c0 814e 	blt.w	8007f4a <_dtoa_r+0x722>
 8007cae:	f1bb 0f0e 	cmp.w	fp, #14
 8007cb2:	f300 814a 	bgt.w	8007f4a <_dtoa_r+0x722>
 8007cb6:	4b6b      	ldr	r3, [pc, #428]	; (8007e64 <_dtoa_r+0x63c>)
 8007cb8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007cbc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007cc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	f280 80dc 	bge.w	8007e80 <_dtoa_r+0x658>
 8007cc8:	9b04      	ldr	r3, [sp, #16]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	f300 80d8 	bgt.w	8007e80 <_dtoa_r+0x658>
 8007cd0:	f040 826f 	bne.w	80081b2 <_dtoa_r+0x98a>
 8007cd4:	4b68      	ldr	r3, [pc, #416]	; (8007e78 <_dtoa_r+0x650>)
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	4640      	mov	r0, r8
 8007cda:	4649      	mov	r1, r9
 8007cdc:	f7f8 fca4 	bl	8000628 <__aeabi_dmul>
 8007ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007ce4:	f7f8 ff26 	bl	8000b34 <__aeabi_dcmpge>
 8007ce8:	9e04      	ldr	r6, [sp, #16]
 8007cea:	4637      	mov	r7, r6
 8007cec:	2800      	cmp	r0, #0
 8007cee:	f040 8245 	bne.w	800817c <_dtoa_r+0x954>
 8007cf2:	9d00      	ldr	r5, [sp, #0]
 8007cf4:	2331      	movs	r3, #49	; 0x31
 8007cf6:	f805 3b01 	strb.w	r3, [r5], #1
 8007cfa:	f10b 0b01 	add.w	fp, fp, #1
 8007cfe:	e241      	b.n	8008184 <_dtoa_r+0x95c>
 8007d00:	07f2      	lsls	r2, r6, #31
 8007d02:	d505      	bpl.n	8007d10 <_dtoa_r+0x4e8>
 8007d04:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d08:	f7f8 fc8e 	bl	8000628 <__aeabi_dmul>
 8007d0c:	3501      	adds	r5, #1
 8007d0e:	2301      	movs	r3, #1
 8007d10:	1076      	asrs	r6, r6, #1
 8007d12:	3708      	adds	r7, #8
 8007d14:	e773      	b.n	8007bfe <_dtoa_r+0x3d6>
 8007d16:	2502      	movs	r5, #2
 8007d18:	e775      	b.n	8007c06 <_dtoa_r+0x3de>
 8007d1a:	9e04      	ldr	r6, [sp, #16]
 8007d1c:	465f      	mov	r7, fp
 8007d1e:	e792      	b.n	8007c46 <_dtoa_r+0x41e>
 8007d20:	9900      	ldr	r1, [sp, #0]
 8007d22:	4b50      	ldr	r3, [pc, #320]	; (8007e64 <_dtoa_r+0x63c>)
 8007d24:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007d28:	4431      	add	r1, r6
 8007d2a:	9102      	str	r1, [sp, #8]
 8007d2c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007d2e:	eeb0 9a47 	vmov.f32	s18, s14
 8007d32:	eef0 9a67 	vmov.f32	s19, s15
 8007d36:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007d3a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007d3e:	2900      	cmp	r1, #0
 8007d40:	d044      	beq.n	8007dcc <_dtoa_r+0x5a4>
 8007d42:	494e      	ldr	r1, [pc, #312]	; (8007e7c <_dtoa_r+0x654>)
 8007d44:	2000      	movs	r0, #0
 8007d46:	f7f8 fd99 	bl	800087c <__aeabi_ddiv>
 8007d4a:	ec53 2b19 	vmov	r2, r3, d9
 8007d4e:	f7f8 fab3 	bl	80002b8 <__aeabi_dsub>
 8007d52:	9d00      	ldr	r5, [sp, #0]
 8007d54:	ec41 0b19 	vmov	d9, r0, r1
 8007d58:	4649      	mov	r1, r9
 8007d5a:	4640      	mov	r0, r8
 8007d5c:	f7f8 ff14 	bl	8000b88 <__aeabi_d2iz>
 8007d60:	4606      	mov	r6, r0
 8007d62:	f7f8 fbf7 	bl	8000554 <__aeabi_i2d>
 8007d66:	4602      	mov	r2, r0
 8007d68:	460b      	mov	r3, r1
 8007d6a:	4640      	mov	r0, r8
 8007d6c:	4649      	mov	r1, r9
 8007d6e:	f7f8 faa3 	bl	80002b8 <__aeabi_dsub>
 8007d72:	3630      	adds	r6, #48	; 0x30
 8007d74:	f805 6b01 	strb.w	r6, [r5], #1
 8007d78:	ec53 2b19 	vmov	r2, r3, d9
 8007d7c:	4680      	mov	r8, r0
 8007d7e:	4689      	mov	r9, r1
 8007d80:	f7f8 fec4 	bl	8000b0c <__aeabi_dcmplt>
 8007d84:	2800      	cmp	r0, #0
 8007d86:	d164      	bne.n	8007e52 <_dtoa_r+0x62a>
 8007d88:	4642      	mov	r2, r8
 8007d8a:	464b      	mov	r3, r9
 8007d8c:	4937      	ldr	r1, [pc, #220]	; (8007e6c <_dtoa_r+0x644>)
 8007d8e:	2000      	movs	r0, #0
 8007d90:	f7f8 fa92 	bl	80002b8 <__aeabi_dsub>
 8007d94:	ec53 2b19 	vmov	r2, r3, d9
 8007d98:	f7f8 feb8 	bl	8000b0c <__aeabi_dcmplt>
 8007d9c:	2800      	cmp	r0, #0
 8007d9e:	f040 80b6 	bne.w	8007f0e <_dtoa_r+0x6e6>
 8007da2:	9b02      	ldr	r3, [sp, #8]
 8007da4:	429d      	cmp	r5, r3
 8007da6:	f43f af7c 	beq.w	8007ca2 <_dtoa_r+0x47a>
 8007daa:	4b31      	ldr	r3, [pc, #196]	; (8007e70 <_dtoa_r+0x648>)
 8007dac:	ec51 0b19 	vmov	r0, r1, d9
 8007db0:	2200      	movs	r2, #0
 8007db2:	f7f8 fc39 	bl	8000628 <__aeabi_dmul>
 8007db6:	4b2e      	ldr	r3, [pc, #184]	; (8007e70 <_dtoa_r+0x648>)
 8007db8:	ec41 0b19 	vmov	d9, r0, r1
 8007dbc:	2200      	movs	r2, #0
 8007dbe:	4640      	mov	r0, r8
 8007dc0:	4649      	mov	r1, r9
 8007dc2:	f7f8 fc31 	bl	8000628 <__aeabi_dmul>
 8007dc6:	4680      	mov	r8, r0
 8007dc8:	4689      	mov	r9, r1
 8007dca:	e7c5      	b.n	8007d58 <_dtoa_r+0x530>
 8007dcc:	ec51 0b17 	vmov	r0, r1, d7
 8007dd0:	f7f8 fc2a 	bl	8000628 <__aeabi_dmul>
 8007dd4:	9b02      	ldr	r3, [sp, #8]
 8007dd6:	9d00      	ldr	r5, [sp, #0]
 8007dd8:	930f      	str	r3, [sp, #60]	; 0x3c
 8007dda:	ec41 0b19 	vmov	d9, r0, r1
 8007dde:	4649      	mov	r1, r9
 8007de0:	4640      	mov	r0, r8
 8007de2:	f7f8 fed1 	bl	8000b88 <__aeabi_d2iz>
 8007de6:	4606      	mov	r6, r0
 8007de8:	f7f8 fbb4 	bl	8000554 <__aeabi_i2d>
 8007dec:	3630      	adds	r6, #48	; 0x30
 8007dee:	4602      	mov	r2, r0
 8007df0:	460b      	mov	r3, r1
 8007df2:	4640      	mov	r0, r8
 8007df4:	4649      	mov	r1, r9
 8007df6:	f7f8 fa5f 	bl	80002b8 <__aeabi_dsub>
 8007dfa:	f805 6b01 	strb.w	r6, [r5], #1
 8007dfe:	9b02      	ldr	r3, [sp, #8]
 8007e00:	429d      	cmp	r5, r3
 8007e02:	4680      	mov	r8, r0
 8007e04:	4689      	mov	r9, r1
 8007e06:	f04f 0200 	mov.w	r2, #0
 8007e0a:	d124      	bne.n	8007e56 <_dtoa_r+0x62e>
 8007e0c:	4b1b      	ldr	r3, [pc, #108]	; (8007e7c <_dtoa_r+0x654>)
 8007e0e:	ec51 0b19 	vmov	r0, r1, d9
 8007e12:	f7f8 fa53 	bl	80002bc <__adddf3>
 8007e16:	4602      	mov	r2, r0
 8007e18:	460b      	mov	r3, r1
 8007e1a:	4640      	mov	r0, r8
 8007e1c:	4649      	mov	r1, r9
 8007e1e:	f7f8 fe93 	bl	8000b48 <__aeabi_dcmpgt>
 8007e22:	2800      	cmp	r0, #0
 8007e24:	d173      	bne.n	8007f0e <_dtoa_r+0x6e6>
 8007e26:	ec53 2b19 	vmov	r2, r3, d9
 8007e2a:	4914      	ldr	r1, [pc, #80]	; (8007e7c <_dtoa_r+0x654>)
 8007e2c:	2000      	movs	r0, #0
 8007e2e:	f7f8 fa43 	bl	80002b8 <__aeabi_dsub>
 8007e32:	4602      	mov	r2, r0
 8007e34:	460b      	mov	r3, r1
 8007e36:	4640      	mov	r0, r8
 8007e38:	4649      	mov	r1, r9
 8007e3a:	f7f8 fe67 	bl	8000b0c <__aeabi_dcmplt>
 8007e3e:	2800      	cmp	r0, #0
 8007e40:	f43f af2f 	beq.w	8007ca2 <_dtoa_r+0x47a>
 8007e44:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007e46:	1e6b      	subs	r3, r5, #1
 8007e48:	930f      	str	r3, [sp, #60]	; 0x3c
 8007e4a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007e4e:	2b30      	cmp	r3, #48	; 0x30
 8007e50:	d0f8      	beq.n	8007e44 <_dtoa_r+0x61c>
 8007e52:	46bb      	mov	fp, r7
 8007e54:	e04a      	b.n	8007eec <_dtoa_r+0x6c4>
 8007e56:	4b06      	ldr	r3, [pc, #24]	; (8007e70 <_dtoa_r+0x648>)
 8007e58:	f7f8 fbe6 	bl	8000628 <__aeabi_dmul>
 8007e5c:	4680      	mov	r8, r0
 8007e5e:	4689      	mov	r9, r1
 8007e60:	e7bd      	b.n	8007dde <_dtoa_r+0x5b6>
 8007e62:	bf00      	nop
 8007e64:	0800a808 	.word	0x0800a808
 8007e68:	0800a7e0 	.word	0x0800a7e0
 8007e6c:	3ff00000 	.word	0x3ff00000
 8007e70:	40240000 	.word	0x40240000
 8007e74:	401c0000 	.word	0x401c0000
 8007e78:	40140000 	.word	0x40140000
 8007e7c:	3fe00000 	.word	0x3fe00000
 8007e80:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007e84:	9d00      	ldr	r5, [sp, #0]
 8007e86:	4642      	mov	r2, r8
 8007e88:	464b      	mov	r3, r9
 8007e8a:	4630      	mov	r0, r6
 8007e8c:	4639      	mov	r1, r7
 8007e8e:	f7f8 fcf5 	bl	800087c <__aeabi_ddiv>
 8007e92:	f7f8 fe79 	bl	8000b88 <__aeabi_d2iz>
 8007e96:	9001      	str	r0, [sp, #4]
 8007e98:	f7f8 fb5c 	bl	8000554 <__aeabi_i2d>
 8007e9c:	4642      	mov	r2, r8
 8007e9e:	464b      	mov	r3, r9
 8007ea0:	f7f8 fbc2 	bl	8000628 <__aeabi_dmul>
 8007ea4:	4602      	mov	r2, r0
 8007ea6:	460b      	mov	r3, r1
 8007ea8:	4630      	mov	r0, r6
 8007eaa:	4639      	mov	r1, r7
 8007eac:	f7f8 fa04 	bl	80002b8 <__aeabi_dsub>
 8007eb0:	9e01      	ldr	r6, [sp, #4]
 8007eb2:	9f04      	ldr	r7, [sp, #16]
 8007eb4:	3630      	adds	r6, #48	; 0x30
 8007eb6:	f805 6b01 	strb.w	r6, [r5], #1
 8007eba:	9e00      	ldr	r6, [sp, #0]
 8007ebc:	1bae      	subs	r6, r5, r6
 8007ebe:	42b7      	cmp	r7, r6
 8007ec0:	4602      	mov	r2, r0
 8007ec2:	460b      	mov	r3, r1
 8007ec4:	d134      	bne.n	8007f30 <_dtoa_r+0x708>
 8007ec6:	f7f8 f9f9 	bl	80002bc <__adddf3>
 8007eca:	4642      	mov	r2, r8
 8007ecc:	464b      	mov	r3, r9
 8007ece:	4606      	mov	r6, r0
 8007ed0:	460f      	mov	r7, r1
 8007ed2:	f7f8 fe39 	bl	8000b48 <__aeabi_dcmpgt>
 8007ed6:	b9c8      	cbnz	r0, 8007f0c <_dtoa_r+0x6e4>
 8007ed8:	4642      	mov	r2, r8
 8007eda:	464b      	mov	r3, r9
 8007edc:	4630      	mov	r0, r6
 8007ede:	4639      	mov	r1, r7
 8007ee0:	f7f8 fe0a 	bl	8000af8 <__aeabi_dcmpeq>
 8007ee4:	b110      	cbz	r0, 8007eec <_dtoa_r+0x6c4>
 8007ee6:	9b01      	ldr	r3, [sp, #4]
 8007ee8:	07db      	lsls	r3, r3, #31
 8007eea:	d40f      	bmi.n	8007f0c <_dtoa_r+0x6e4>
 8007eec:	4651      	mov	r1, sl
 8007eee:	4620      	mov	r0, r4
 8007ef0:	f000 ff36 	bl	8008d60 <_Bfree>
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007ef8:	702b      	strb	r3, [r5, #0]
 8007efa:	f10b 0301 	add.w	r3, fp, #1
 8007efe:	6013      	str	r3, [r2, #0]
 8007f00:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	f43f ace2 	beq.w	80078cc <_dtoa_r+0xa4>
 8007f08:	601d      	str	r5, [r3, #0]
 8007f0a:	e4df      	b.n	80078cc <_dtoa_r+0xa4>
 8007f0c:	465f      	mov	r7, fp
 8007f0e:	462b      	mov	r3, r5
 8007f10:	461d      	mov	r5, r3
 8007f12:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007f16:	2a39      	cmp	r2, #57	; 0x39
 8007f18:	d106      	bne.n	8007f28 <_dtoa_r+0x700>
 8007f1a:	9a00      	ldr	r2, [sp, #0]
 8007f1c:	429a      	cmp	r2, r3
 8007f1e:	d1f7      	bne.n	8007f10 <_dtoa_r+0x6e8>
 8007f20:	9900      	ldr	r1, [sp, #0]
 8007f22:	2230      	movs	r2, #48	; 0x30
 8007f24:	3701      	adds	r7, #1
 8007f26:	700a      	strb	r2, [r1, #0]
 8007f28:	781a      	ldrb	r2, [r3, #0]
 8007f2a:	3201      	adds	r2, #1
 8007f2c:	701a      	strb	r2, [r3, #0]
 8007f2e:	e790      	b.n	8007e52 <_dtoa_r+0x62a>
 8007f30:	4ba3      	ldr	r3, [pc, #652]	; (80081c0 <_dtoa_r+0x998>)
 8007f32:	2200      	movs	r2, #0
 8007f34:	f7f8 fb78 	bl	8000628 <__aeabi_dmul>
 8007f38:	2200      	movs	r2, #0
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	4606      	mov	r6, r0
 8007f3e:	460f      	mov	r7, r1
 8007f40:	f7f8 fdda 	bl	8000af8 <__aeabi_dcmpeq>
 8007f44:	2800      	cmp	r0, #0
 8007f46:	d09e      	beq.n	8007e86 <_dtoa_r+0x65e>
 8007f48:	e7d0      	b.n	8007eec <_dtoa_r+0x6c4>
 8007f4a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f4c:	2a00      	cmp	r2, #0
 8007f4e:	f000 80ca 	beq.w	80080e6 <_dtoa_r+0x8be>
 8007f52:	9a07      	ldr	r2, [sp, #28]
 8007f54:	2a01      	cmp	r2, #1
 8007f56:	f300 80ad 	bgt.w	80080b4 <_dtoa_r+0x88c>
 8007f5a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007f5c:	2a00      	cmp	r2, #0
 8007f5e:	f000 80a5 	beq.w	80080ac <_dtoa_r+0x884>
 8007f62:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007f66:	9e08      	ldr	r6, [sp, #32]
 8007f68:	9d05      	ldr	r5, [sp, #20]
 8007f6a:	9a05      	ldr	r2, [sp, #20]
 8007f6c:	441a      	add	r2, r3
 8007f6e:	9205      	str	r2, [sp, #20]
 8007f70:	9a06      	ldr	r2, [sp, #24]
 8007f72:	2101      	movs	r1, #1
 8007f74:	441a      	add	r2, r3
 8007f76:	4620      	mov	r0, r4
 8007f78:	9206      	str	r2, [sp, #24]
 8007f7a:	f000 fff1 	bl	8008f60 <__i2b>
 8007f7e:	4607      	mov	r7, r0
 8007f80:	b165      	cbz	r5, 8007f9c <_dtoa_r+0x774>
 8007f82:	9b06      	ldr	r3, [sp, #24]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	dd09      	ble.n	8007f9c <_dtoa_r+0x774>
 8007f88:	42ab      	cmp	r3, r5
 8007f8a:	9a05      	ldr	r2, [sp, #20]
 8007f8c:	bfa8      	it	ge
 8007f8e:	462b      	movge	r3, r5
 8007f90:	1ad2      	subs	r2, r2, r3
 8007f92:	9205      	str	r2, [sp, #20]
 8007f94:	9a06      	ldr	r2, [sp, #24]
 8007f96:	1aed      	subs	r5, r5, r3
 8007f98:	1ad3      	subs	r3, r2, r3
 8007f9a:	9306      	str	r3, [sp, #24]
 8007f9c:	9b08      	ldr	r3, [sp, #32]
 8007f9e:	b1f3      	cbz	r3, 8007fde <_dtoa_r+0x7b6>
 8007fa0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	f000 80a3 	beq.w	80080ee <_dtoa_r+0x8c6>
 8007fa8:	2e00      	cmp	r6, #0
 8007faa:	dd10      	ble.n	8007fce <_dtoa_r+0x7a6>
 8007fac:	4639      	mov	r1, r7
 8007fae:	4632      	mov	r2, r6
 8007fb0:	4620      	mov	r0, r4
 8007fb2:	f001 f895 	bl	80090e0 <__pow5mult>
 8007fb6:	4652      	mov	r2, sl
 8007fb8:	4601      	mov	r1, r0
 8007fba:	4607      	mov	r7, r0
 8007fbc:	4620      	mov	r0, r4
 8007fbe:	f000 ffe5 	bl	8008f8c <__multiply>
 8007fc2:	4651      	mov	r1, sl
 8007fc4:	4680      	mov	r8, r0
 8007fc6:	4620      	mov	r0, r4
 8007fc8:	f000 feca 	bl	8008d60 <_Bfree>
 8007fcc:	46c2      	mov	sl, r8
 8007fce:	9b08      	ldr	r3, [sp, #32]
 8007fd0:	1b9a      	subs	r2, r3, r6
 8007fd2:	d004      	beq.n	8007fde <_dtoa_r+0x7b6>
 8007fd4:	4651      	mov	r1, sl
 8007fd6:	4620      	mov	r0, r4
 8007fd8:	f001 f882 	bl	80090e0 <__pow5mult>
 8007fdc:	4682      	mov	sl, r0
 8007fde:	2101      	movs	r1, #1
 8007fe0:	4620      	mov	r0, r4
 8007fe2:	f000 ffbd 	bl	8008f60 <__i2b>
 8007fe6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	4606      	mov	r6, r0
 8007fec:	f340 8081 	ble.w	80080f2 <_dtoa_r+0x8ca>
 8007ff0:	461a      	mov	r2, r3
 8007ff2:	4601      	mov	r1, r0
 8007ff4:	4620      	mov	r0, r4
 8007ff6:	f001 f873 	bl	80090e0 <__pow5mult>
 8007ffa:	9b07      	ldr	r3, [sp, #28]
 8007ffc:	2b01      	cmp	r3, #1
 8007ffe:	4606      	mov	r6, r0
 8008000:	dd7a      	ble.n	80080f8 <_dtoa_r+0x8d0>
 8008002:	f04f 0800 	mov.w	r8, #0
 8008006:	6933      	ldr	r3, [r6, #16]
 8008008:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800800c:	6918      	ldr	r0, [r3, #16]
 800800e:	f000 ff59 	bl	8008ec4 <__hi0bits>
 8008012:	f1c0 0020 	rsb	r0, r0, #32
 8008016:	9b06      	ldr	r3, [sp, #24]
 8008018:	4418      	add	r0, r3
 800801a:	f010 001f 	ands.w	r0, r0, #31
 800801e:	f000 8094 	beq.w	800814a <_dtoa_r+0x922>
 8008022:	f1c0 0320 	rsb	r3, r0, #32
 8008026:	2b04      	cmp	r3, #4
 8008028:	f340 8085 	ble.w	8008136 <_dtoa_r+0x90e>
 800802c:	9b05      	ldr	r3, [sp, #20]
 800802e:	f1c0 001c 	rsb	r0, r0, #28
 8008032:	4403      	add	r3, r0
 8008034:	9305      	str	r3, [sp, #20]
 8008036:	9b06      	ldr	r3, [sp, #24]
 8008038:	4403      	add	r3, r0
 800803a:	4405      	add	r5, r0
 800803c:	9306      	str	r3, [sp, #24]
 800803e:	9b05      	ldr	r3, [sp, #20]
 8008040:	2b00      	cmp	r3, #0
 8008042:	dd05      	ble.n	8008050 <_dtoa_r+0x828>
 8008044:	4651      	mov	r1, sl
 8008046:	461a      	mov	r2, r3
 8008048:	4620      	mov	r0, r4
 800804a:	f001 f8a3 	bl	8009194 <__lshift>
 800804e:	4682      	mov	sl, r0
 8008050:	9b06      	ldr	r3, [sp, #24]
 8008052:	2b00      	cmp	r3, #0
 8008054:	dd05      	ble.n	8008062 <_dtoa_r+0x83a>
 8008056:	4631      	mov	r1, r6
 8008058:	461a      	mov	r2, r3
 800805a:	4620      	mov	r0, r4
 800805c:	f001 f89a 	bl	8009194 <__lshift>
 8008060:	4606      	mov	r6, r0
 8008062:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008064:	2b00      	cmp	r3, #0
 8008066:	d072      	beq.n	800814e <_dtoa_r+0x926>
 8008068:	4631      	mov	r1, r6
 800806a:	4650      	mov	r0, sl
 800806c:	f001 f8fe 	bl	800926c <__mcmp>
 8008070:	2800      	cmp	r0, #0
 8008072:	da6c      	bge.n	800814e <_dtoa_r+0x926>
 8008074:	2300      	movs	r3, #0
 8008076:	4651      	mov	r1, sl
 8008078:	220a      	movs	r2, #10
 800807a:	4620      	mov	r0, r4
 800807c:	f000 fe92 	bl	8008da4 <__multadd>
 8008080:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008082:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8008086:	4682      	mov	sl, r0
 8008088:	2b00      	cmp	r3, #0
 800808a:	f000 81b0 	beq.w	80083ee <_dtoa_r+0xbc6>
 800808e:	2300      	movs	r3, #0
 8008090:	4639      	mov	r1, r7
 8008092:	220a      	movs	r2, #10
 8008094:	4620      	mov	r0, r4
 8008096:	f000 fe85 	bl	8008da4 <__multadd>
 800809a:	9b01      	ldr	r3, [sp, #4]
 800809c:	2b00      	cmp	r3, #0
 800809e:	4607      	mov	r7, r0
 80080a0:	f300 8096 	bgt.w	80081d0 <_dtoa_r+0x9a8>
 80080a4:	9b07      	ldr	r3, [sp, #28]
 80080a6:	2b02      	cmp	r3, #2
 80080a8:	dc59      	bgt.n	800815e <_dtoa_r+0x936>
 80080aa:	e091      	b.n	80081d0 <_dtoa_r+0x9a8>
 80080ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80080ae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80080b2:	e758      	b.n	8007f66 <_dtoa_r+0x73e>
 80080b4:	9b04      	ldr	r3, [sp, #16]
 80080b6:	1e5e      	subs	r6, r3, #1
 80080b8:	9b08      	ldr	r3, [sp, #32]
 80080ba:	42b3      	cmp	r3, r6
 80080bc:	bfbf      	itttt	lt
 80080be:	9b08      	ldrlt	r3, [sp, #32]
 80080c0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80080c2:	9608      	strlt	r6, [sp, #32]
 80080c4:	1af3      	sublt	r3, r6, r3
 80080c6:	bfb4      	ite	lt
 80080c8:	18d2      	addlt	r2, r2, r3
 80080ca:	1b9e      	subge	r6, r3, r6
 80080cc:	9b04      	ldr	r3, [sp, #16]
 80080ce:	bfbc      	itt	lt
 80080d0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80080d2:	2600      	movlt	r6, #0
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	bfb7      	itett	lt
 80080d8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80080dc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80080e0:	1a9d      	sublt	r5, r3, r2
 80080e2:	2300      	movlt	r3, #0
 80080e4:	e741      	b.n	8007f6a <_dtoa_r+0x742>
 80080e6:	9e08      	ldr	r6, [sp, #32]
 80080e8:	9d05      	ldr	r5, [sp, #20]
 80080ea:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80080ec:	e748      	b.n	8007f80 <_dtoa_r+0x758>
 80080ee:	9a08      	ldr	r2, [sp, #32]
 80080f0:	e770      	b.n	8007fd4 <_dtoa_r+0x7ac>
 80080f2:	9b07      	ldr	r3, [sp, #28]
 80080f4:	2b01      	cmp	r3, #1
 80080f6:	dc19      	bgt.n	800812c <_dtoa_r+0x904>
 80080f8:	9b02      	ldr	r3, [sp, #8]
 80080fa:	b9bb      	cbnz	r3, 800812c <_dtoa_r+0x904>
 80080fc:	9b03      	ldr	r3, [sp, #12]
 80080fe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008102:	b99b      	cbnz	r3, 800812c <_dtoa_r+0x904>
 8008104:	9b03      	ldr	r3, [sp, #12]
 8008106:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800810a:	0d1b      	lsrs	r3, r3, #20
 800810c:	051b      	lsls	r3, r3, #20
 800810e:	b183      	cbz	r3, 8008132 <_dtoa_r+0x90a>
 8008110:	9b05      	ldr	r3, [sp, #20]
 8008112:	3301      	adds	r3, #1
 8008114:	9305      	str	r3, [sp, #20]
 8008116:	9b06      	ldr	r3, [sp, #24]
 8008118:	3301      	adds	r3, #1
 800811a:	9306      	str	r3, [sp, #24]
 800811c:	f04f 0801 	mov.w	r8, #1
 8008120:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008122:	2b00      	cmp	r3, #0
 8008124:	f47f af6f 	bne.w	8008006 <_dtoa_r+0x7de>
 8008128:	2001      	movs	r0, #1
 800812a:	e774      	b.n	8008016 <_dtoa_r+0x7ee>
 800812c:	f04f 0800 	mov.w	r8, #0
 8008130:	e7f6      	b.n	8008120 <_dtoa_r+0x8f8>
 8008132:	4698      	mov	r8, r3
 8008134:	e7f4      	b.n	8008120 <_dtoa_r+0x8f8>
 8008136:	d082      	beq.n	800803e <_dtoa_r+0x816>
 8008138:	9a05      	ldr	r2, [sp, #20]
 800813a:	331c      	adds	r3, #28
 800813c:	441a      	add	r2, r3
 800813e:	9205      	str	r2, [sp, #20]
 8008140:	9a06      	ldr	r2, [sp, #24]
 8008142:	441a      	add	r2, r3
 8008144:	441d      	add	r5, r3
 8008146:	9206      	str	r2, [sp, #24]
 8008148:	e779      	b.n	800803e <_dtoa_r+0x816>
 800814a:	4603      	mov	r3, r0
 800814c:	e7f4      	b.n	8008138 <_dtoa_r+0x910>
 800814e:	9b04      	ldr	r3, [sp, #16]
 8008150:	2b00      	cmp	r3, #0
 8008152:	dc37      	bgt.n	80081c4 <_dtoa_r+0x99c>
 8008154:	9b07      	ldr	r3, [sp, #28]
 8008156:	2b02      	cmp	r3, #2
 8008158:	dd34      	ble.n	80081c4 <_dtoa_r+0x99c>
 800815a:	9b04      	ldr	r3, [sp, #16]
 800815c:	9301      	str	r3, [sp, #4]
 800815e:	9b01      	ldr	r3, [sp, #4]
 8008160:	b963      	cbnz	r3, 800817c <_dtoa_r+0x954>
 8008162:	4631      	mov	r1, r6
 8008164:	2205      	movs	r2, #5
 8008166:	4620      	mov	r0, r4
 8008168:	f000 fe1c 	bl	8008da4 <__multadd>
 800816c:	4601      	mov	r1, r0
 800816e:	4606      	mov	r6, r0
 8008170:	4650      	mov	r0, sl
 8008172:	f001 f87b 	bl	800926c <__mcmp>
 8008176:	2800      	cmp	r0, #0
 8008178:	f73f adbb 	bgt.w	8007cf2 <_dtoa_r+0x4ca>
 800817c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800817e:	9d00      	ldr	r5, [sp, #0]
 8008180:	ea6f 0b03 	mvn.w	fp, r3
 8008184:	f04f 0800 	mov.w	r8, #0
 8008188:	4631      	mov	r1, r6
 800818a:	4620      	mov	r0, r4
 800818c:	f000 fde8 	bl	8008d60 <_Bfree>
 8008190:	2f00      	cmp	r7, #0
 8008192:	f43f aeab 	beq.w	8007eec <_dtoa_r+0x6c4>
 8008196:	f1b8 0f00 	cmp.w	r8, #0
 800819a:	d005      	beq.n	80081a8 <_dtoa_r+0x980>
 800819c:	45b8      	cmp	r8, r7
 800819e:	d003      	beq.n	80081a8 <_dtoa_r+0x980>
 80081a0:	4641      	mov	r1, r8
 80081a2:	4620      	mov	r0, r4
 80081a4:	f000 fddc 	bl	8008d60 <_Bfree>
 80081a8:	4639      	mov	r1, r7
 80081aa:	4620      	mov	r0, r4
 80081ac:	f000 fdd8 	bl	8008d60 <_Bfree>
 80081b0:	e69c      	b.n	8007eec <_dtoa_r+0x6c4>
 80081b2:	2600      	movs	r6, #0
 80081b4:	4637      	mov	r7, r6
 80081b6:	e7e1      	b.n	800817c <_dtoa_r+0x954>
 80081b8:	46bb      	mov	fp, r7
 80081ba:	4637      	mov	r7, r6
 80081bc:	e599      	b.n	8007cf2 <_dtoa_r+0x4ca>
 80081be:	bf00      	nop
 80081c0:	40240000 	.word	0x40240000
 80081c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	f000 80c8 	beq.w	800835c <_dtoa_r+0xb34>
 80081cc:	9b04      	ldr	r3, [sp, #16]
 80081ce:	9301      	str	r3, [sp, #4]
 80081d0:	2d00      	cmp	r5, #0
 80081d2:	dd05      	ble.n	80081e0 <_dtoa_r+0x9b8>
 80081d4:	4639      	mov	r1, r7
 80081d6:	462a      	mov	r2, r5
 80081d8:	4620      	mov	r0, r4
 80081da:	f000 ffdb 	bl	8009194 <__lshift>
 80081de:	4607      	mov	r7, r0
 80081e0:	f1b8 0f00 	cmp.w	r8, #0
 80081e4:	d05b      	beq.n	800829e <_dtoa_r+0xa76>
 80081e6:	6879      	ldr	r1, [r7, #4]
 80081e8:	4620      	mov	r0, r4
 80081ea:	f000 fd79 	bl	8008ce0 <_Balloc>
 80081ee:	4605      	mov	r5, r0
 80081f0:	b928      	cbnz	r0, 80081fe <_dtoa_r+0x9d6>
 80081f2:	4b83      	ldr	r3, [pc, #524]	; (8008400 <_dtoa_r+0xbd8>)
 80081f4:	4602      	mov	r2, r0
 80081f6:	f240 21ef 	movw	r1, #751	; 0x2ef
 80081fa:	f7ff bb2e 	b.w	800785a <_dtoa_r+0x32>
 80081fe:	693a      	ldr	r2, [r7, #16]
 8008200:	3202      	adds	r2, #2
 8008202:	0092      	lsls	r2, r2, #2
 8008204:	f107 010c 	add.w	r1, r7, #12
 8008208:	300c      	adds	r0, #12
 800820a:	f7ff fa48 	bl	800769e <memcpy>
 800820e:	2201      	movs	r2, #1
 8008210:	4629      	mov	r1, r5
 8008212:	4620      	mov	r0, r4
 8008214:	f000 ffbe 	bl	8009194 <__lshift>
 8008218:	9b00      	ldr	r3, [sp, #0]
 800821a:	3301      	adds	r3, #1
 800821c:	9304      	str	r3, [sp, #16]
 800821e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008222:	4413      	add	r3, r2
 8008224:	9308      	str	r3, [sp, #32]
 8008226:	9b02      	ldr	r3, [sp, #8]
 8008228:	f003 0301 	and.w	r3, r3, #1
 800822c:	46b8      	mov	r8, r7
 800822e:	9306      	str	r3, [sp, #24]
 8008230:	4607      	mov	r7, r0
 8008232:	9b04      	ldr	r3, [sp, #16]
 8008234:	4631      	mov	r1, r6
 8008236:	3b01      	subs	r3, #1
 8008238:	4650      	mov	r0, sl
 800823a:	9301      	str	r3, [sp, #4]
 800823c:	f7ff fa6c 	bl	8007718 <quorem>
 8008240:	4641      	mov	r1, r8
 8008242:	9002      	str	r0, [sp, #8]
 8008244:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008248:	4650      	mov	r0, sl
 800824a:	f001 f80f 	bl	800926c <__mcmp>
 800824e:	463a      	mov	r2, r7
 8008250:	9005      	str	r0, [sp, #20]
 8008252:	4631      	mov	r1, r6
 8008254:	4620      	mov	r0, r4
 8008256:	f001 f825 	bl	80092a4 <__mdiff>
 800825a:	68c2      	ldr	r2, [r0, #12]
 800825c:	4605      	mov	r5, r0
 800825e:	bb02      	cbnz	r2, 80082a2 <_dtoa_r+0xa7a>
 8008260:	4601      	mov	r1, r0
 8008262:	4650      	mov	r0, sl
 8008264:	f001 f802 	bl	800926c <__mcmp>
 8008268:	4602      	mov	r2, r0
 800826a:	4629      	mov	r1, r5
 800826c:	4620      	mov	r0, r4
 800826e:	9209      	str	r2, [sp, #36]	; 0x24
 8008270:	f000 fd76 	bl	8008d60 <_Bfree>
 8008274:	9b07      	ldr	r3, [sp, #28]
 8008276:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008278:	9d04      	ldr	r5, [sp, #16]
 800827a:	ea43 0102 	orr.w	r1, r3, r2
 800827e:	9b06      	ldr	r3, [sp, #24]
 8008280:	4319      	orrs	r1, r3
 8008282:	d110      	bne.n	80082a6 <_dtoa_r+0xa7e>
 8008284:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008288:	d029      	beq.n	80082de <_dtoa_r+0xab6>
 800828a:	9b05      	ldr	r3, [sp, #20]
 800828c:	2b00      	cmp	r3, #0
 800828e:	dd02      	ble.n	8008296 <_dtoa_r+0xa6e>
 8008290:	9b02      	ldr	r3, [sp, #8]
 8008292:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8008296:	9b01      	ldr	r3, [sp, #4]
 8008298:	f883 9000 	strb.w	r9, [r3]
 800829c:	e774      	b.n	8008188 <_dtoa_r+0x960>
 800829e:	4638      	mov	r0, r7
 80082a0:	e7ba      	b.n	8008218 <_dtoa_r+0x9f0>
 80082a2:	2201      	movs	r2, #1
 80082a4:	e7e1      	b.n	800826a <_dtoa_r+0xa42>
 80082a6:	9b05      	ldr	r3, [sp, #20]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	db04      	blt.n	80082b6 <_dtoa_r+0xa8e>
 80082ac:	9907      	ldr	r1, [sp, #28]
 80082ae:	430b      	orrs	r3, r1
 80082b0:	9906      	ldr	r1, [sp, #24]
 80082b2:	430b      	orrs	r3, r1
 80082b4:	d120      	bne.n	80082f8 <_dtoa_r+0xad0>
 80082b6:	2a00      	cmp	r2, #0
 80082b8:	dded      	ble.n	8008296 <_dtoa_r+0xa6e>
 80082ba:	4651      	mov	r1, sl
 80082bc:	2201      	movs	r2, #1
 80082be:	4620      	mov	r0, r4
 80082c0:	f000 ff68 	bl	8009194 <__lshift>
 80082c4:	4631      	mov	r1, r6
 80082c6:	4682      	mov	sl, r0
 80082c8:	f000 ffd0 	bl	800926c <__mcmp>
 80082cc:	2800      	cmp	r0, #0
 80082ce:	dc03      	bgt.n	80082d8 <_dtoa_r+0xab0>
 80082d0:	d1e1      	bne.n	8008296 <_dtoa_r+0xa6e>
 80082d2:	f019 0f01 	tst.w	r9, #1
 80082d6:	d0de      	beq.n	8008296 <_dtoa_r+0xa6e>
 80082d8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80082dc:	d1d8      	bne.n	8008290 <_dtoa_r+0xa68>
 80082de:	9a01      	ldr	r2, [sp, #4]
 80082e0:	2339      	movs	r3, #57	; 0x39
 80082e2:	7013      	strb	r3, [r2, #0]
 80082e4:	462b      	mov	r3, r5
 80082e6:	461d      	mov	r5, r3
 80082e8:	3b01      	subs	r3, #1
 80082ea:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80082ee:	2a39      	cmp	r2, #57	; 0x39
 80082f0:	d06c      	beq.n	80083cc <_dtoa_r+0xba4>
 80082f2:	3201      	adds	r2, #1
 80082f4:	701a      	strb	r2, [r3, #0]
 80082f6:	e747      	b.n	8008188 <_dtoa_r+0x960>
 80082f8:	2a00      	cmp	r2, #0
 80082fa:	dd07      	ble.n	800830c <_dtoa_r+0xae4>
 80082fc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008300:	d0ed      	beq.n	80082de <_dtoa_r+0xab6>
 8008302:	9a01      	ldr	r2, [sp, #4]
 8008304:	f109 0301 	add.w	r3, r9, #1
 8008308:	7013      	strb	r3, [r2, #0]
 800830a:	e73d      	b.n	8008188 <_dtoa_r+0x960>
 800830c:	9b04      	ldr	r3, [sp, #16]
 800830e:	9a08      	ldr	r2, [sp, #32]
 8008310:	f803 9c01 	strb.w	r9, [r3, #-1]
 8008314:	4293      	cmp	r3, r2
 8008316:	d043      	beq.n	80083a0 <_dtoa_r+0xb78>
 8008318:	4651      	mov	r1, sl
 800831a:	2300      	movs	r3, #0
 800831c:	220a      	movs	r2, #10
 800831e:	4620      	mov	r0, r4
 8008320:	f000 fd40 	bl	8008da4 <__multadd>
 8008324:	45b8      	cmp	r8, r7
 8008326:	4682      	mov	sl, r0
 8008328:	f04f 0300 	mov.w	r3, #0
 800832c:	f04f 020a 	mov.w	r2, #10
 8008330:	4641      	mov	r1, r8
 8008332:	4620      	mov	r0, r4
 8008334:	d107      	bne.n	8008346 <_dtoa_r+0xb1e>
 8008336:	f000 fd35 	bl	8008da4 <__multadd>
 800833a:	4680      	mov	r8, r0
 800833c:	4607      	mov	r7, r0
 800833e:	9b04      	ldr	r3, [sp, #16]
 8008340:	3301      	adds	r3, #1
 8008342:	9304      	str	r3, [sp, #16]
 8008344:	e775      	b.n	8008232 <_dtoa_r+0xa0a>
 8008346:	f000 fd2d 	bl	8008da4 <__multadd>
 800834a:	4639      	mov	r1, r7
 800834c:	4680      	mov	r8, r0
 800834e:	2300      	movs	r3, #0
 8008350:	220a      	movs	r2, #10
 8008352:	4620      	mov	r0, r4
 8008354:	f000 fd26 	bl	8008da4 <__multadd>
 8008358:	4607      	mov	r7, r0
 800835a:	e7f0      	b.n	800833e <_dtoa_r+0xb16>
 800835c:	9b04      	ldr	r3, [sp, #16]
 800835e:	9301      	str	r3, [sp, #4]
 8008360:	9d00      	ldr	r5, [sp, #0]
 8008362:	4631      	mov	r1, r6
 8008364:	4650      	mov	r0, sl
 8008366:	f7ff f9d7 	bl	8007718 <quorem>
 800836a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800836e:	9b00      	ldr	r3, [sp, #0]
 8008370:	f805 9b01 	strb.w	r9, [r5], #1
 8008374:	1aea      	subs	r2, r5, r3
 8008376:	9b01      	ldr	r3, [sp, #4]
 8008378:	4293      	cmp	r3, r2
 800837a:	dd07      	ble.n	800838c <_dtoa_r+0xb64>
 800837c:	4651      	mov	r1, sl
 800837e:	2300      	movs	r3, #0
 8008380:	220a      	movs	r2, #10
 8008382:	4620      	mov	r0, r4
 8008384:	f000 fd0e 	bl	8008da4 <__multadd>
 8008388:	4682      	mov	sl, r0
 800838a:	e7ea      	b.n	8008362 <_dtoa_r+0xb3a>
 800838c:	9b01      	ldr	r3, [sp, #4]
 800838e:	2b00      	cmp	r3, #0
 8008390:	bfc8      	it	gt
 8008392:	461d      	movgt	r5, r3
 8008394:	9b00      	ldr	r3, [sp, #0]
 8008396:	bfd8      	it	le
 8008398:	2501      	movle	r5, #1
 800839a:	441d      	add	r5, r3
 800839c:	f04f 0800 	mov.w	r8, #0
 80083a0:	4651      	mov	r1, sl
 80083a2:	2201      	movs	r2, #1
 80083a4:	4620      	mov	r0, r4
 80083a6:	f000 fef5 	bl	8009194 <__lshift>
 80083aa:	4631      	mov	r1, r6
 80083ac:	4682      	mov	sl, r0
 80083ae:	f000 ff5d 	bl	800926c <__mcmp>
 80083b2:	2800      	cmp	r0, #0
 80083b4:	dc96      	bgt.n	80082e4 <_dtoa_r+0xabc>
 80083b6:	d102      	bne.n	80083be <_dtoa_r+0xb96>
 80083b8:	f019 0f01 	tst.w	r9, #1
 80083bc:	d192      	bne.n	80082e4 <_dtoa_r+0xabc>
 80083be:	462b      	mov	r3, r5
 80083c0:	461d      	mov	r5, r3
 80083c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80083c6:	2a30      	cmp	r2, #48	; 0x30
 80083c8:	d0fa      	beq.n	80083c0 <_dtoa_r+0xb98>
 80083ca:	e6dd      	b.n	8008188 <_dtoa_r+0x960>
 80083cc:	9a00      	ldr	r2, [sp, #0]
 80083ce:	429a      	cmp	r2, r3
 80083d0:	d189      	bne.n	80082e6 <_dtoa_r+0xabe>
 80083d2:	f10b 0b01 	add.w	fp, fp, #1
 80083d6:	2331      	movs	r3, #49	; 0x31
 80083d8:	e796      	b.n	8008308 <_dtoa_r+0xae0>
 80083da:	4b0a      	ldr	r3, [pc, #40]	; (8008404 <_dtoa_r+0xbdc>)
 80083dc:	f7ff ba99 	b.w	8007912 <_dtoa_r+0xea>
 80083e0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	f47f aa6d 	bne.w	80078c2 <_dtoa_r+0x9a>
 80083e8:	4b07      	ldr	r3, [pc, #28]	; (8008408 <_dtoa_r+0xbe0>)
 80083ea:	f7ff ba92 	b.w	8007912 <_dtoa_r+0xea>
 80083ee:	9b01      	ldr	r3, [sp, #4]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	dcb5      	bgt.n	8008360 <_dtoa_r+0xb38>
 80083f4:	9b07      	ldr	r3, [sp, #28]
 80083f6:	2b02      	cmp	r3, #2
 80083f8:	f73f aeb1 	bgt.w	800815e <_dtoa_r+0x936>
 80083fc:	e7b0      	b.n	8008360 <_dtoa_r+0xb38>
 80083fe:	bf00      	nop
 8008400:	0800a714 	.word	0x0800a714
 8008404:	0800a5d1 	.word	0x0800a5d1
 8008408:	0800a6af 	.word	0x0800a6af

0800840c <_free_r>:
 800840c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800840e:	2900      	cmp	r1, #0
 8008410:	d044      	beq.n	800849c <_free_r+0x90>
 8008412:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008416:	9001      	str	r0, [sp, #4]
 8008418:	2b00      	cmp	r3, #0
 800841a:	f1a1 0404 	sub.w	r4, r1, #4
 800841e:	bfb8      	it	lt
 8008420:	18e4      	addlt	r4, r4, r3
 8008422:	f000 fc51 	bl	8008cc8 <__malloc_lock>
 8008426:	4a1e      	ldr	r2, [pc, #120]	; (80084a0 <_free_r+0x94>)
 8008428:	9801      	ldr	r0, [sp, #4]
 800842a:	6813      	ldr	r3, [r2, #0]
 800842c:	b933      	cbnz	r3, 800843c <_free_r+0x30>
 800842e:	6063      	str	r3, [r4, #4]
 8008430:	6014      	str	r4, [r2, #0]
 8008432:	b003      	add	sp, #12
 8008434:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008438:	f000 bc4c 	b.w	8008cd4 <__malloc_unlock>
 800843c:	42a3      	cmp	r3, r4
 800843e:	d908      	bls.n	8008452 <_free_r+0x46>
 8008440:	6825      	ldr	r5, [r4, #0]
 8008442:	1961      	adds	r1, r4, r5
 8008444:	428b      	cmp	r3, r1
 8008446:	bf01      	itttt	eq
 8008448:	6819      	ldreq	r1, [r3, #0]
 800844a:	685b      	ldreq	r3, [r3, #4]
 800844c:	1949      	addeq	r1, r1, r5
 800844e:	6021      	streq	r1, [r4, #0]
 8008450:	e7ed      	b.n	800842e <_free_r+0x22>
 8008452:	461a      	mov	r2, r3
 8008454:	685b      	ldr	r3, [r3, #4]
 8008456:	b10b      	cbz	r3, 800845c <_free_r+0x50>
 8008458:	42a3      	cmp	r3, r4
 800845a:	d9fa      	bls.n	8008452 <_free_r+0x46>
 800845c:	6811      	ldr	r1, [r2, #0]
 800845e:	1855      	adds	r5, r2, r1
 8008460:	42a5      	cmp	r5, r4
 8008462:	d10b      	bne.n	800847c <_free_r+0x70>
 8008464:	6824      	ldr	r4, [r4, #0]
 8008466:	4421      	add	r1, r4
 8008468:	1854      	adds	r4, r2, r1
 800846a:	42a3      	cmp	r3, r4
 800846c:	6011      	str	r1, [r2, #0]
 800846e:	d1e0      	bne.n	8008432 <_free_r+0x26>
 8008470:	681c      	ldr	r4, [r3, #0]
 8008472:	685b      	ldr	r3, [r3, #4]
 8008474:	6053      	str	r3, [r2, #4]
 8008476:	440c      	add	r4, r1
 8008478:	6014      	str	r4, [r2, #0]
 800847a:	e7da      	b.n	8008432 <_free_r+0x26>
 800847c:	d902      	bls.n	8008484 <_free_r+0x78>
 800847e:	230c      	movs	r3, #12
 8008480:	6003      	str	r3, [r0, #0]
 8008482:	e7d6      	b.n	8008432 <_free_r+0x26>
 8008484:	6825      	ldr	r5, [r4, #0]
 8008486:	1961      	adds	r1, r4, r5
 8008488:	428b      	cmp	r3, r1
 800848a:	bf04      	itt	eq
 800848c:	6819      	ldreq	r1, [r3, #0]
 800848e:	685b      	ldreq	r3, [r3, #4]
 8008490:	6063      	str	r3, [r4, #4]
 8008492:	bf04      	itt	eq
 8008494:	1949      	addeq	r1, r1, r5
 8008496:	6021      	streq	r1, [r4, #0]
 8008498:	6054      	str	r4, [r2, #4]
 800849a:	e7ca      	b.n	8008432 <_free_r+0x26>
 800849c:	b003      	add	sp, #12
 800849e:	bd30      	pop	{r4, r5, pc}
 80084a0:	2000058c 	.word	0x2000058c

080084a4 <rshift>:
 80084a4:	6903      	ldr	r3, [r0, #16]
 80084a6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80084aa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80084ae:	ea4f 1261 	mov.w	r2, r1, asr #5
 80084b2:	f100 0414 	add.w	r4, r0, #20
 80084b6:	dd45      	ble.n	8008544 <rshift+0xa0>
 80084b8:	f011 011f 	ands.w	r1, r1, #31
 80084bc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80084c0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80084c4:	d10c      	bne.n	80084e0 <rshift+0x3c>
 80084c6:	f100 0710 	add.w	r7, r0, #16
 80084ca:	4629      	mov	r1, r5
 80084cc:	42b1      	cmp	r1, r6
 80084ce:	d334      	bcc.n	800853a <rshift+0x96>
 80084d0:	1a9b      	subs	r3, r3, r2
 80084d2:	009b      	lsls	r3, r3, #2
 80084d4:	1eea      	subs	r2, r5, #3
 80084d6:	4296      	cmp	r6, r2
 80084d8:	bf38      	it	cc
 80084da:	2300      	movcc	r3, #0
 80084dc:	4423      	add	r3, r4
 80084de:	e015      	b.n	800850c <rshift+0x68>
 80084e0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80084e4:	f1c1 0820 	rsb	r8, r1, #32
 80084e8:	40cf      	lsrs	r7, r1
 80084ea:	f105 0e04 	add.w	lr, r5, #4
 80084ee:	46a1      	mov	r9, r4
 80084f0:	4576      	cmp	r6, lr
 80084f2:	46f4      	mov	ip, lr
 80084f4:	d815      	bhi.n	8008522 <rshift+0x7e>
 80084f6:	1a9a      	subs	r2, r3, r2
 80084f8:	0092      	lsls	r2, r2, #2
 80084fa:	3a04      	subs	r2, #4
 80084fc:	3501      	adds	r5, #1
 80084fe:	42ae      	cmp	r6, r5
 8008500:	bf38      	it	cc
 8008502:	2200      	movcc	r2, #0
 8008504:	18a3      	adds	r3, r4, r2
 8008506:	50a7      	str	r7, [r4, r2]
 8008508:	b107      	cbz	r7, 800850c <rshift+0x68>
 800850a:	3304      	adds	r3, #4
 800850c:	1b1a      	subs	r2, r3, r4
 800850e:	42a3      	cmp	r3, r4
 8008510:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008514:	bf08      	it	eq
 8008516:	2300      	moveq	r3, #0
 8008518:	6102      	str	r2, [r0, #16]
 800851a:	bf08      	it	eq
 800851c:	6143      	streq	r3, [r0, #20]
 800851e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008522:	f8dc c000 	ldr.w	ip, [ip]
 8008526:	fa0c fc08 	lsl.w	ip, ip, r8
 800852a:	ea4c 0707 	orr.w	r7, ip, r7
 800852e:	f849 7b04 	str.w	r7, [r9], #4
 8008532:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008536:	40cf      	lsrs	r7, r1
 8008538:	e7da      	b.n	80084f0 <rshift+0x4c>
 800853a:	f851 cb04 	ldr.w	ip, [r1], #4
 800853e:	f847 cf04 	str.w	ip, [r7, #4]!
 8008542:	e7c3      	b.n	80084cc <rshift+0x28>
 8008544:	4623      	mov	r3, r4
 8008546:	e7e1      	b.n	800850c <rshift+0x68>

08008548 <__hexdig_fun>:
 8008548:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800854c:	2b09      	cmp	r3, #9
 800854e:	d802      	bhi.n	8008556 <__hexdig_fun+0xe>
 8008550:	3820      	subs	r0, #32
 8008552:	b2c0      	uxtb	r0, r0
 8008554:	4770      	bx	lr
 8008556:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800855a:	2b05      	cmp	r3, #5
 800855c:	d801      	bhi.n	8008562 <__hexdig_fun+0x1a>
 800855e:	3847      	subs	r0, #71	; 0x47
 8008560:	e7f7      	b.n	8008552 <__hexdig_fun+0xa>
 8008562:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008566:	2b05      	cmp	r3, #5
 8008568:	d801      	bhi.n	800856e <__hexdig_fun+0x26>
 800856a:	3827      	subs	r0, #39	; 0x27
 800856c:	e7f1      	b.n	8008552 <__hexdig_fun+0xa>
 800856e:	2000      	movs	r0, #0
 8008570:	4770      	bx	lr
	...

08008574 <__gethex>:
 8008574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008578:	4617      	mov	r7, r2
 800857a:	680a      	ldr	r2, [r1, #0]
 800857c:	b085      	sub	sp, #20
 800857e:	f102 0b02 	add.w	fp, r2, #2
 8008582:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008586:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800858a:	4681      	mov	r9, r0
 800858c:	468a      	mov	sl, r1
 800858e:	9302      	str	r3, [sp, #8]
 8008590:	32fe      	adds	r2, #254	; 0xfe
 8008592:	eb02 030b 	add.w	r3, r2, fp
 8008596:	46d8      	mov	r8, fp
 8008598:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800859c:	9301      	str	r3, [sp, #4]
 800859e:	2830      	cmp	r0, #48	; 0x30
 80085a0:	d0f7      	beq.n	8008592 <__gethex+0x1e>
 80085a2:	f7ff ffd1 	bl	8008548 <__hexdig_fun>
 80085a6:	4604      	mov	r4, r0
 80085a8:	2800      	cmp	r0, #0
 80085aa:	d138      	bne.n	800861e <__gethex+0xaa>
 80085ac:	49a7      	ldr	r1, [pc, #668]	; (800884c <__gethex+0x2d8>)
 80085ae:	2201      	movs	r2, #1
 80085b0:	4640      	mov	r0, r8
 80085b2:	f7fe ff8f 	bl	80074d4 <strncmp>
 80085b6:	4606      	mov	r6, r0
 80085b8:	2800      	cmp	r0, #0
 80085ba:	d169      	bne.n	8008690 <__gethex+0x11c>
 80085bc:	f898 0001 	ldrb.w	r0, [r8, #1]
 80085c0:	465d      	mov	r5, fp
 80085c2:	f7ff ffc1 	bl	8008548 <__hexdig_fun>
 80085c6:	2800      	cmp	r0, #0
 80085c8:	d064      	beq.n	8008694 <__gethex+0x120>
 80085ca:	465a      	mov	r2, fp
 80085cc:	7810      	ldrb	r0, [r2, #0]
 80085ce:	2830      	cmp	r0, #48	; 0x30
 80085d0:	4690      	mov	r8, r2
 80085d2:	f102 0201 	add.w	r2, r2, #1
 80085d6:	d0f9      	beq.n	80085cc <__gethex+0x58>
 80085d8:	f7ff ffb6 	bl	8008548 <__hexdig_fun>
 80085dc:	2301      	movs	r3, #1
 80085de:	fab0 f480 	clz	r4, r0
 80085e2:	0964      	lsrs	r4, r4, #5
 80085e4:	465e      	mov	r6, fp
 80085e6:	9301      	str	r3, [sp, #4]
 80085e8:	4642      	mov	r2, r8
 80085ea:	4615      	mov	r5, r2
 80085ec:	3201      	adds	r2, #1
 80085ee:	7828      	ldrb	r0, [r5, #0]
 80085f0:	f7ff ffaa 	bl	8008548 <__hexdig_fun>
 80085f4:	2800      	cmp	r0, #0
 80085f6:	d1f8      	bne.n	80085ea <__gethex+0x76>
 80085f8:	4994      	ldr	r1, [pc, #592]	; (800884c <__gethex+0x2d8>)
 80085fa:	2201      	movs	r2, #1
 80085fc:	4628      	mov	r0, r5
 80085fe:	f7fe ff69 	bl	80074d4 <strncmp>
 8008602:	b978      	cbnz	r0, 8008624 <__gethex+0xb0>
 8008604:	b946      	cbnz	r6, 8008618 <__gethex+0xa4>
 8008606:	1c6e      	adds	r6, r5, #1
 8008608:	4632      	mov	r2, r6
 800860a:	4615      	mov	r5, r2
 800860c:	3201      	adds	r2, #1
 800860e:	7828      	ldrb	r0, [r5, #0]
 8008610:	f7ff ff9a 	bl	8008548 <__hexdig_fun>
 8008614:	2800      	cmp	r0, #0
 8008616:	d1f8      	bne.n	800860a <__gethex+0x96>
 8008618:	1b73      	subs	r3, r6, r5
 800861a:	009e      	lsls	r6, r3, #2
 800861c:	e004      	b.n	8008628 <__gethex+0xb4>
 800861e:	2400      	movs	r4, #0
 8008620:	4626      	mov	r6, r4
 8008622:	e7e1      	b.n	80085e8 <__gethex+0x74>
 8008624:	2e00      	cmp	r6, #0
 8008626:	d1f7      	bne.n	8008618 <__gethex+0xa4>
 8008628:	782b      	ldrb	r3, [r5, #0]
 800862a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800862e:	2b50      	cmp	r3, #80	; 0x50
 8008630:	d13d      	bne.n	80086ae <__gethex+0x13a>
 8008632:	786b      	ldrb	r3, [r5, #1]
 8008634:	2b2b      	cmp	r3, #43	; 0x2b
 8008636:	d02f      	beq.n	8008698 <__gethex+0x124>
 8008638:	2b2d      	cmp	r3, #45	; 0x2d
 800863a:	d031      	beq.n	80086a0 <__gethex+0x12c>
 800863c:	1c69      	adds	r1, r5, #1
 800863e:	f04f 0b00 	mov.w	fp, #0
 8008642:	7808      	ldrb	r0, [r1, #0]
 8008644:	f7ff ff80 	bl	8008548 <__hexdig_fun>
 8008648:	1e42      	subs	r2, r0, #1
 800864a:	b2d2      	uxtb	r2, r2
 800864c:	2a18      	cmp	r2, #24
 800864e:	d82e      	bhi.n	80086ae <__gethex+0x13a>
 8008650:	f1a0 0210 	sub.w	r2, r0, #16
 8008654:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008658:	f7ff ff76 	bl	8008548 <__hexdig_fun>
 800865c:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8008660:	fa5f fc8c 	uxtb.w	ip, ip
 8008664:	f1bc 0f18 	cmp.w	ip, #24
 8008668:	d91d      	bls.n	80086a6 <__gethex+0x132>
 800866a:	f1bb 0f00 	cmp.w	fp, #0
 800866e:	d000      	beq.n	8008672 <__gethex+0xfe>
 8008670:	4252      	negs	r2, r2
 8008672:	4416      	add	r6, r2
 8008674:	f8ca 1000 	str.w	r1, [sl]
 8008678:	b1dc      	cbz	r4, 80086b2 <__gethex+0x13e>
 800867a:	9b01      	ldr	r3, [sp, #4]
 800867c:	2b00      	cmp	r3, #0
 800867e:	bf14      	ite	ne
 8008680:	f04f 0800 	movne.w	r8, #0
 8008684:	f04f 0806 	moveq.w	r8, #6
 8008688:	4640      	mov	r0, r8
 800868a:	b005      	add	sp, #20
 800868c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008690:	4645      	mov	r5, r8
 8008692:	4626      	mov	r6, r4
 8008694:	2401      	movs	r4, #1
 8008696:	e7c7      	b.n	8008628 <__gethex+0xb4>
 8008698:	f04f 0b00 	mov.w	fp, #0
 800869c:	1ca9      	adds	r1, r5, #2
 800869e:	e7d0      	b.n	8008642 <__gethex+0xce>
 80086a0:	f04f 0b01 	mov.w	fp, #1
 80086a4:	e7fa      	b.n	800869c <__gethex+0x128>
 80086a6:	230a      	movs	r3, #10
 80086a8:	fb03 0002 	mla	r0, r3, r2, r0
 80086ac:	e7d0      	b.n	8008650 <__gethex+0xdc>
 80086ae:	4629      	mov	r1, r5
 80086b0:	e7e0      	b.n	8008674 <__gethex+0x100>
 80086b2:	eba5 0308 	sub.w	r3, r5, r8
 80086b6:	3b01      	subs	r3, #1
 80086b8:	4621      	mov	r1, r4
 80086ba:	2b07      	cmp	r3, #7
 80086bc:	dc0a      	bgt.n	80086d4 <__gethex+0x160>
 80086be:	4648      	mov	r0, r9
 80086c0:	f000 fb0e 	bl	8008ce0 <_Balloc>
 80086c4:	4604      	mov	r4, r0
 80086c6:	b940      	cbnz	r0, 80086da <__gethex+0x166>
 80086c8:	4b61      	ldr	r3, [pc, #388]	; (8008850 <__gethex+0x2dc>)
 80086ca:	4602      	mov	r2, r0
 80086cc:	21e4      	movs	r1, #228	; 0xe4
 80086ce:	4861      	ldr	r0, [pc, #388]	; (8008854 <__gethex+0x2e0>)
 80086d0:	f7ff f804 	bl	80076dc <__assert_func>
 80086d4:	3101      	adds	r1, #1
 80086d6:	105b      	asrs	r3, r3, #1
 80086d8:	e7ef      	b.n	80086ba <__gethex+0x146>
 80086da:	f100 0a14 	add.w	sl, r0, #20
 80086de:	2300      	movs	r3, #0
 80086e0:	495a      	ldr	r1, [pc, #360]	; (800884c <__gethex+0x2d8>)
 80086e2:	f8cd a004 	str.w	sl, [sp, #4]
 80086e6:	469b      	mov	fp, r3
 80086e8:	45a8      	cmp	r8, r5
 80086ea:	d342      	bcc.n	8008772 <__gethex+0x1fe>
 80086ec:	9801      	ldr	r0, [sp, #4]
 80086ee:	f840 bb04 	str.w	fp, [r0], #4
 80086f2:	eba0 000a 	sub.w	r0, r0, sl
 80086f6:	1080      	asrs	r0, r0, #2
 80086f8:	6120      	str	r0, [r4, #16]
 80086fa:	ea4f 1840 	mov.w	r8, r0, lsl #5
 80086fe:	4658      	mov	r0, fp
 8008700:	f000 fbe0 	bl	8008ec4 <__hi0bits>
 8008704:	683d      	ldr	r5, [r7, #0]
 8008706:	eba8 0000 	sub.w	r0, r8, r0
 800870a:	42a8      	cmp	r0, r5
 800870c:	dd59      	ble.n	80087c2 <__gethex+0x24e>
 800870e:	eba0 0805 	sub.w	r8, r0, r5
 8008712:	4641      	mov	r1, r8
 8008714:	4620      	mov	r0, r4
 8008716:	f000 ff6f 	bl	80095f8 <__any_on>
 800871a:	4683      	mov	fp, r0
 800871c:	b1b8      	cbz	r0, 800874e <__gethex+0x1da>
 800871e:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 8008722:	1159      	asrs	r1, r3, #5
 8008724:	f003 021f 	and.w	r2, r3, #31
 8008728:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800872c:	f04f 0b01 	mov.w	fp, #1
 8008730:	fa0b f202 	lsl.w	r2, fp, r2
 8008734:	420a      	tst	r2, r1
 8008736:	d00a      	beq.n	800874e <__gethex+0x1da>
 8008738:	455b      	cmp	r3, fp
 800873a:	dd06      	ble.n	800874a <__gethex+0x1d6>
 800873c:	f1a8 0102 	sub.w	r1, r8, #2
 8008740:	4620      	mov	r0, r4
 8008742:	f000 ff59 	bl	80095f8 <__any_on>
 8008746:	2800      	cmp	r0, #0
 8008748:	d138      	bne.n	80087bc <__gethex+0x248>
 800874a:	f04f 0b02 	mov.w	fp, #2
 800874e:	4641      	mov	r1, r8
 8008750:	4620      	mov	r0, r4
 8008752:	f7ff fea7 	bl	80084a4 <rshift>
 8008756:	4446      	add	r6, r8
 8008758:	68bb      	ldr	r3, [r7, #8]
 800875a:	42b3      	cmp	r3, r6
 800875c:	da41      	bge.n	80087e2 <__gethex+0x26e>
 800875e:	4621      	mov	r1, r4
 8008760:	4648      	mov	r0, r9
 8008762:	f000 fafd 	bl	8008d60 <_Bfree>
 8008766:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008768:	2300      	movs	r3, #0
 800876a:	6013      	str	r3, [r2, #0]
 800876c:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8008770:	e78a      	b.n	8008688 <__gethex+0x114>
 8008772:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8008776:	2a2e      	cmp	r2, #46	; 0x2e
 8008778:	d014      	beq.n	80087a4 <__gethex+0x230>
 800877a:	2b20      	cmp	r3, #32
 800877c:	d106      	bne.n	800878c <__gethex+0x218>
 800877e:	9b01      	ldr	r3, [sp, #4]
 8008780:	f843 bb04 	str.w	fp, [r3], #4
 8008784:	f04f 0b00 	mov.w	fp, #0
 8008788:	9301      	str	r3, [sp, #4]
 800878a:	465b      	mov	r3, fp
 800878c:	7828      	ldrb	r0, [r5, #0]
 800878e:	9303      	str	r3, [sp, #12]
 8008790:	f7ff feda 	bl	8008548 <__hexdig_fun>
 8008794:	9b03      	ldr	r3, [sp, #12]
 8008796:	f000 000f 	and.w	r0, r0, #15
 800879a:	4098      	lsls	r0, r3
 800879c:	ea4b 0b00 	orr.w	fp, fp, r0
 80087a0:	3304      	adds	r3, #4
 80087a2:	e7a1      	b.n	80086e8 <__gethex+0x174>
 80087a4:	45a8      	cmp	r8, r5
 80087a6:	d8e8      	bhi.n	800877a <__gethex+0x206>
 80087a8:	2201      	movs	r2, #1
 80087aa:	4628      	mov	r0, r5
 80087ac:	9303      	str	r3, [sp, #12]
 80087ae:	f7fe fe91 	bl	80074d4 <strncmp>
 80087b2:	4926      	ldr	r1, [pc, #152]	; (800884c <__gethex+0x2d8>)
 80087b4:	9b03      	ldr	r3, [sp, #12]
 80087b6:	2800      	cmp	r0, #0
 80087b8:	d1df      	bne.n	800877a <__gethex+0x206>
 80087ba:	e795      	b.n	80086e8 <__gethex+0x174>
 80087bc:	f04f 0b03 	mov.w	fp, #3
 80087c0:	e7c5      	b.n	800874e <__gethex+0x1da>
 80087c2:	da0b      	bge.n	80087dc <__gethex+0x268>
 80087c4:	eba5 0800 	sub.w	r8, r5, r0
 80087c8:	4621      	mov	r1, r4
 80087ca:	4642      	mov	r2, r8
 80087cc:	4648      	mov	r0, r9
 80087ce:	f000 fce1 	bl	8009194 <__lshift>
 80087d2:	eba6 0608 	sub.w	r6, r6, r8
 80087d6:	4604      	mov	r4, r0
 80087d8:	f100 0a14 	add.w	sl, r0, #20
 80087dc:	f04f 0b00 	mov.w	fp, #0
 80087e0:	e7ba      	b.n	8008758 <__gethex+0x1e4>
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	42b3      	cmp	r3, r6
 80087e6:	dd73      	ble.n	80088d0 <__gethex+0x35c>
 80087e8:	1b9e      	subs	r6, r3, r6
 80087ea:	42b5      	cmp	r5, r6
 80087ec:	dc34      	bgt.n	8008858 <__gethex+0x2e4>
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	2b02      	cmp	r3, #2
 80087f2:	d023      	beq.n	800883c <__gethex+0x2c8>
 80087f4:	2b03      	cmp	r3, #3
 80087f6:	d025      	beq.n	8008844 <__gethex+0x2d0>
 80087f8:	2b01      	cmp	r3, #1
 80087fa:	d115      	bne.n	8008828 <__gethex+0x2b4>
 80087fc:	42b5      	cmp	r5, r6
 80087fe:	d113      	bne.n	8008828 <__gethex+0x2b4>
 8008800:	2d01      	cmp	r5, #1
 8008802:	d10b      	bne.n	800881c <__gethex+0x2a8>
 8008804:	9a02      	ldr	r2, [sp, #8]
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	6013      	str	r3, [r2, #0]
 800880a:	2301      	movs	r3, #1
 800880c:	6123      	str	r3, [r4, #16]
 800880e:	f8ca 3000 	str.w	r3, [sl]
 8008812:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008814:	f04f 0862 	mov.w	r8, #98	; 0x62
 8008818:	601c      	str	r4, [r3, #0]
 800881a:	e735      	b.n	8008688 <__gethex+0x114>
 800881c:	1e69      	subs	r1, r5, #1
 800881e:	4620      	mov	r0, r4
 8008820:	f000 feea 	bl	80095f8 <__any_on>
 8008824:	2800      	cmp	r0, #0
 8008826:	d1ed      	bne.n	8008804 <__gethex+0x290>
 8008828:	4621      	mov	r1, r4
 800882a:	4648      	mov	r0, r9
 800882c:	f000 fa98 	bl	8008d60 <_Bfree>
 8008830:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008832:	2300      	movs	r3, #0
 8008834:	6013      	str	r3, [r2, #0]
 8008836:	f04f 0850 	mov.w	r8, #80	; 0x50
 800883a:	e725      	b.n	8008688 <__gethex+0x114>
 800883c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800883e:	2b00      	cmp	r3, #0
 8008840:	d1f2      	bne.n	8008828 <__gethex+0x2b4>
 8008842:	e7df      	b.n	8008804 <__gethex+0x290>
 8008844:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008846:	2b00      	cmp	r3, #0
 8008848:	d1dc      	bne.n	8008804 <__gethex+0x290>
 800884a:	e7ed      	b.n	8008828 <__gethex+0x2b4>
 800884c:	0800a46c 	.word	0x0800a46c
 8008850:	0800a714 	.word	0x0800a714
 8008854:	0800a725 	.word	0x0800a725
 8008858:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 800885c:	f1bb 0f00 	cmp.w	fp, #0
 8008860:	d133      	bne.n	80088ca <__gethex+0x356>
 8008862:	f1b8 0f00 	cmp.w	r8, #0
 8008866:	d004      	beq.n	8008872 <__gethex+0x2fe>
 8008868:	4641      	mov	r1, r8
 800886a:	4620      	mov	r0, r4
 800886c:	f000 fec4 	bl	80095f8 <__any_on>
 8008870:	4683      	mov	fp, r0
 8008872:	ea4f 1268 	mov.w	r2, r8, asr #5
 8008876:	2301      	movs	r3, #1
 8008878:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800887c:	f008 081f 	and.w	r8, r8, #31
 8008880:	fa03 f308 	lsl.w	r3, r3, r8
 8008884:	4213      	tst	r3, r2
 8008886:	4631      	mov	r1, r6
 8008888:	4620      	mov	r0, r4
 800888a:	bf18      	it	ne
 800888c:	f04b 0b02 	orrne.w	fp, fp, #2
 8008890:	1bad      	subs	r5, r5, r6
 8008892:	f7ff fe07 	bl	80084a4 <rshift>
 8008896:	687e      	ldr	r6, [r7, #4]
 8008898:	f04f 0802 	mov.w	r8, #2
 800889c:	f1bb 0f00 	cmp.w	fp, #0
 80088a0:	d04a      	beq.n	8008938 <__gethex+0x3c4>
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	2b02      	cmp	r3, #2
 80088a6:	d016      	beq.n	80088d6 <__gethex+0x362>
 80088a8:	2b03      	cmp	r3, #3
 80088aa:	d018      	beq.n	80088de <__gethex+0x36a>
 80088ac:	2b01      	cmp	r3, #1
 80088ae:	d109      	bne.n	80088c4 <__gethex+0x350>
 80088b0:	f01b 0f02 	tst.w	fp, #2
 80088b4:	d006      	beq.n	80088c4 <__gethex+0x350>
 80088b6:	f8da 3000 	ldr.w	r3, [sl]
 80088ba:	ea4b 0b03 	orr.w	fp, fp, r3
 80088be:	f01b 0f01 	tst.w	fp, #1
 80088c2:	d10f      	bne.n	80088e4 <__gethex+0x370>
 80088c4:	f048 0810 	orr.w	r8, r8, #16
 80088c8:	e036      	b.n	8008938 <__gethex+0x3c4>
 80088ca:	f04f 0b01 	mov.w	fp, #1
 80088ce:	e7d0      	b.n	8008872 <__gethex+0x2fe>
 80088d0:	f04f 0801 	mov.w	r8, #1
 80088d4:	e7e2      	b.n	800889c <__gethex+0x328>
 80088d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80088d8:	f1c3 0301 	rsb	r3, r3, #1
 80088dc:	930f      	str	r3, [sp, #60]	; 0x3c
 80088de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d0ef      	beq.n	80088c4 <__gethex+0x350>
 80088e4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80088e8:	f104 0214 	add.w	r2, r4, #20
 80088ec:	ea4f 038b 	mov.w	r3, fp, lsl #2
 80088f0:	9301      	str	r3, [sp, #4]
 80088f2:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 80088f6:	2300      	movs	r3, #0
 80088f8:	4694      	mov	ip, r2
 80088fa:	f852 1b04 	ldr.w	r1, [r2], #4
 80088fe:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
 8008902:	d01e      	beq.n	8008942 <__gethex+0x3ce>
 8008904:	3101      	adds	r1, #1
 8008906:	f8cc 1000 	str.w	r1, [ip]
 800890a:	f1b8 0f02 	cmp.w	r8, #2
 800890e:	f104 0214 	add.w	r2, r4, #20
 8008912:	d13d      	bne.n	8008990 <__gethex+0x41c>
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	3b01      	subs	r3, #1
 8008918:	42ab      	cmp	r3, r5
 800891a:	d10b      	bne.n	8008934 <__gethex+0x3c0>
 800891c:	1169      	asrs	r1, r5, #5
 800891e:	2301      	movs	r3, #1
 8008920:	f005 051f 	and.w	r5, r5, #31
 8008924:	fa03 f505 	lsl.w	r5, r3, r5
 8008928:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800892c:	421d      	tst	r5, r3
 800892e:	bf18      	it	ne
 8008930:	f04f 0801 	movne.w	r8, #1
 8008934:	f048 0820 	orr.w	r8, r8, #32
 8008938:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800893a:	601c      	str	r4, [r3, #0]
 800893c:	9b02      	ldr	r3, [sp, #8]
 800893e:	601e      	str	r6, [r3, #0]
 8008940:	e6a2      	b.n	8008688 <__gethex+0x114>
 8008942:	4290      	cmp	r0, r2
 8008944:	f842 3c04 	str.w	r3, [r2, #-4]
 8008948:	d8d6      	bhi.n	80088f8 <__gethex+0x384>
 800894a:	68a2      	ldr	r2, [r4, #8]
 800894c:	4593      	cmp	fp, r2
 800894e:	db17      	blt.n	8008980 <__gethex+0x40c>
 8008950:	6861      	ldr	r1, [r4, #4]
 8008952:	4648      	mov	r0, r9
 8008954:	3101      	adds	r1, #1
 8008956:	f000 f9c3 	bl	8008ce0 <_Balloc>
 800895a:	4682      	mov	sl, r0
 800895c:	b918      	cbnz	r0, 8008966 <__gethex+0x3f2>
 800895e:	4b1b      	ldr	r3, [pc, #108]	; (80089cc <__gethex+0x458>)
 8008960:	4602      	mov	r2, r0
 8008962:	2184      	movs	r1, #132	; 0x84
 8008964:	e6b3      	b.n	80086ce <__gethex+0x15a>
 8008966:	6922      	ldr	r2, [r4, #16]
 8008968:	3202      	adds	r2, #2
 800896a:	f104 010c 	add.w	r1, r4, #12
 800896e:	0092      	lsls	r2, r2, #2
 8008970:	300c      	adds	r0, #12
 8008972:	f7fe fe94 	bl	800769e <memcpy>
 8008976:	4621      	mov	r1, r4
 8008978:	4648      	mov	r0, r9
 800897a:	f000 f9f1 	bl	8008d60 <_Bfree>
 800897e:	4654      	mov	r4, sl
 8008980:	6922      	ldr	r2, [r4, #16]
 8008982:	1c51      	adds	r1, r2, #1
 8008984:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8008988:	6121      	str	r1, [r4, #16]
 800898a:	2101      	movs	r1, #1
 800898c:	6151      	str	r1, [r2, #20]
 800898e:	e7bc      	b.n	800890a <__gethex+0x396>
 8008990:	6921      	ldr	r1, [r4, #16]
 8008992:	4559      	cmp	r1, fp
 8008994:	dd0b      	ble.n	80089ae <__gethex+0x43a>
 8008996:	2101      	movs	r1, #1
 8008998:	4620      	mov	r0, r4
 800899a:	f7ff fd83 	bl	80084a4 <rshift>
 800899e:	68bb      	ldr	r3, [r7, #8]
 80089a0:	3601      	adds	r6, #1
 80089a2:	42b3      	cmp	r3, r6
 80089a4:	f6ff aedb 	blt.w	800875e <__gethex+0x1ea>
 80089a8:	f04f 0801 	mov.w	r8, #1
 80089ac:	e7c2      	b.n	8008934 <__gethex+0x3c0>
 80089ae:	f015 051f 	ands.w	r5, r5, #31
 80089b2:	d0f9      	beq.n	80089a8 <__gethex+0x434>
 80089b4:	9b01      	ldr	r3, [sp, #4]
 80089b6:	441a      	add	r2, r3
 80089b8:	f1c5 0520 	rsb	r5, r5, #32
 80089bc:	f852 0c04 	ldr.w	r0, [r2, #-4]
 80089c0:	f000 fa80 	bl	8008ec4 <__hi0bits>
 80089c4:	42a8      	cmp	r0, r5
 80089c6:	dbe6      	blt.n	8008996 <__gethex+0x422>
 80089c8:	e7ee      	b.n	80089a8 <__gethex+0x434>
 80089ca:	bf00      	nop
 80089cc:	0800a714 	.word	0x0800a714

080089d0 <L_shift>:
 80089d0:	f1c2 0208 	rsb	r2, r2, #8
 80089d4:	0092      	lsls	r2, r2, #2
 80089d6:	b570      	push	{r4, r5, r6, lr}
 80089d8:	f1c2 0620 	rsb	r6, r2, #32
 80089dc:	6843      	ldr	r3, [r0, #4]
 80089de:	6804      	ldr	r4, [r0, #0]
 80089e0:	fa03 f506 	lsl.w	r5, r3, r6
 80089e4:	432c      	orrs	r4, r5
 80089e6:	40d3      	lsrs	r3, r2
 80089e8:	6004      	str	r4, [r0, #0]
 80089ea:	f840 3f04 	str.w	r3, [r0, #4]!
 80089ee:	4288      	cmp	r0, r1
 80089f0:	d3f4      	bcc.n	80089dc <L_shift+0xc>
 80089f2:	bd70      	pop	{r4, r5, r6, pc}

080089f4 <__match>:
 80089f4:	b530      	push	{r4, r5, lr}
 80089f6:	6803      	ldr	r3, [r0, #0]
 80089f8:	3301      	adds	r3, #1
 80089fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80089fe:	b914      	cbnz	r4, 8008a06 <__match+0x12>
 8008a00:	6003      	str	r3, [r0, #0]
 8008a02:	2001      	movs	r0, #1
 8008a04:	bd30      	pop	{r4, r5, pc}
 8008a06:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a0a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008a0e:	2d19      	cmp	r5, #25
 8008a10:	bf98      	it	ls
 8008a12:	3220      	addls	r2, #32
 8008a14:	42a2      	cmp	r2, r4
 8008a16:	d0f0      	beq.n	80089fa <__match+0x6>
 8008a18:	2000      	movs	r0, #0
 8008a1a:	e7f3      	b.n	8008a04 <__match+0x10>

08008a1c <__hexnan>:
 8008a1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a20:	680b      	ldr	r3, [r1, #0]
 8008a22:	6801      	ldr	r1, [r0, #0]
 8008a24:	115e      	asrs	r6, r3, #5
 8008a26:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008a2a:	f013 031f 	ands.w	r3, r3, #31
 8008a2e:	b087      	sub	sp, #28
 8008a30:	bf18      	it	ne
 8008a32:	3604      	addne	r6, #4
 8008a34:	2500      	movs	r5, #0
 8008a36:	1f37      	subs	r7, r6, #4
 8008a38:	4682      	mov	sl, r0
 8008a3a:	4690      	mov	r8, r2
 8008a3c:	9301      	str	r3, [sp, #4]
 8008a3e:	f846 5c04 	str.w	r5, [r6, #-4]
 8008a42:	46b9      	mov	r9, r7
 8008a44:	463c      	mov	r4, r7
 8008a46:	9502      	str	r5, [sp, #8]
 8008a48:	46ab      	mov	fp, r5
 8008a4a:	784a      	ldrb	r2, [r1, #1]
 8008a4c:	1c4b      	adds	r3, r1, #1
 8008a4e:	9303      	str	r3, [sp, #12]
 8008a50:	b342      	cbz	r2, 8008aa4 <__hexnan+0x88>
 8008a52:	4610      	mov	r0, r2
 8008a54:	9105      	str	r1, [sp, #20]
 8008a56:	9204      	str	r2, [sp, #16]
 8008a58:	f7ff fd76 	bl	8008548 <__hexdig_fun>
 8008a5c:	2800      	cmp	r0, #0
 8008a5e:	d14f      	bne.n	8008b00 <__hexnan+0xe4>
 8008a60:	9a04      	ldr	r2, [sp, #16]
 8008a62:	9905      	ldr	r1, [sp, #20]
 8008a64:	2a20      	cmp	r2, #32
 8008a66:	d818      	bhi.n	8008a9a <__hexnan+0x7e>
 8008a68:	9b02      	ldr	r3, [sp, #8]
 8008a6a:	459b      	cmp	fp, r3
 8008a6c:	dd13      	ble.n	8008a96 <__hexnan+0x7a>
 8008a6e:	454c      	cmp	r4, r9
 8008a70:	d206      	bcs.n	8008a80 <__hexnan+0x64>
 8008a72:	2d07      	cmp	r5, #7
 8008a74:	dc04      	bgt.n	8008a80 <__hexnan+0x64>
 8008a76:	462a      	mov	r2, r5
 8008a78:	4649      	mov	r1, r9
 8008a7a:	4620      	mov	r0, r4
 8008a7c:	f7ff ffa8 	bl	80089d0 <L_shift>
 8008a80:	4544      	cmp	r4, r8
 8008a82:	d950      	bls.n	8008b26 <__hexnan+0x10a>
 8008a84:	2300      	movs	r3, #0
 8008a86:	f1a4 0904 	sub.w	r9, r4, #4
 8008a8a:	f844 3c04 	str.w	r3, [r4, #-4]
 8008a8e:	f8cd b008 	str.w	fp, [sp, #8]
 8008a92:	464c      	mov	r4, r9
 8008a94:	461d      	mov	r5, r3
 8008a96:	9903      	ldr	r1, [sp, #12]
 8008a98:	e7d7      	b.n	8008a4a <__hexnan+0x2e>
 8008a9a:	2a29      	cmp	r2, #41	; 0x29
 8008a9c:	d155      	bne.n	8008b4a <__hexnan+0x12e>
 8008a9e:	3102      	adds	r1, #2
 8008aa0:	f8ca 1000 	str.w	r1, [sl]
 8008aa4:	f1bb 0f00 	cmp.w	fp, #0
 8008aa8:	d04f      	beq.n	8008b4a <__hexnan+0x12e>
 8008aaa:	454c      	cmp	r4, r9
 8008aac:	d206      	bcs.n	8008abc <__hexnan+0xa0>
 8008aae:	2d07      	cmp	r5, #7
 8008ab0:	dc04      	bgt.n	8008abc <__hexnan+0xa0>
 8008ab2:	462a      	mov	r2, r5
 8008ab4:	4649      	mov	r1, r9
 8008ab6:	4620      	mov	r0, r4
 8008ab8:	f7ff ff8a 	bl	80089d0 <L_shift>
 8008abc:	4544      	cmp	r4, r8
 8008abe:	d934      	bls.n	8008b2a <__hexnan+0x10e>
 8008ac0:	f1a8 0204 	sub.w	r2, r8, #4
 8008ac4:	4623      	mov	r3, r4
 8008ac6:	f853 1b04 	ldr.w	r1, [r3], #4
 8008aca:	f842 1f04 	str.w	r1, [r2, #4]!
 8008ace:	429f      	cmp	r7, r3
 8008ad0:	d2f9      	bcs.n	8008ac6 <__hexnan+0xaa>
 8008ad2:	1b3b      	subs	r3, r7, r4
 8008ad4:	f023 0303 	bic.w	r3, r3, #3
 8008ad8:	3304      	adds	r3, #4
 8008ada:	3e03      	subs	r6, #3
 8008adc:	3401      	adds	r4, #1
 8008ade:	42a6      	cmp	r6, r4
 8008ae0:	bf38      	it	cc
 8008ae2:	2304      	movcc	r3, #4
 8008ae4:	4443      	add	r3, r8
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	f843 2b04 	str.w	r2, [r3], #4
 8008aec:	429f      	cmp	r7, r3
 8008aee:	d2fb      	bcs.n	8008ae8 <__hexnan+0xcc>
 8008af0:	683b      	ldr	r3, [r7, #0]
 8008af2:	b91b      	cbnz	r3, 8008afc <__hexnan+0xe0>
 8008af4:	4547      	cmp	r7, r8
 8008af6:	d126      	bne.n	8008b46 <__hexnan+0x12a>
 8008af8:	2301      	movs	r3, #1
 8008afa:	603b      	str	r3, [r7, #0]
 8008afc:	2005      	movs	r0, #5
 8008afe:	e025      	b.n	8008b4c <__hexnan+0x130>
 8008b00:	3501      	adds	r5, #1
 8008b02:	2d08      	cmp	r5, #8
 8008b04:	f10b 0b01 	add.w	fp, fp, #1
 8008b08:	dd06      	ble.n	8008b18 <__hexnan+0xfc>
 8008b0a:	4544      	cmp	r4, r8
 8008b0c:	d9c3      	bls.n	8008a96 <__hexnan+0x7a>
 8008b0e:	2300      	movs	r3, #0
 8008b10:	f844 3c04 	str.w	r3, [r4, #-4]
 8008b14:	2501      	movs	r5, #1
 8008b16:	3c04      	subs	r4, #4
 8008b18:	6822      	ldr	r2, [r4, #0]
 8008b1a:	f000 000f 	and.w	r0, r0, #15
 8008b1e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008b22:	6020      	str	r0, [r4, #0]
 8008b24:	e7b7      	b.n	8008a96 <__hexnan+0x7a>
 8008b26:	2508      	movs	r5, #8
 8008b28:	e7b5      	b.n	8008a96 <__hexnan+0x7a>
 8008b2a:	9b01      	ldr	r3, [sp, #4]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d0df      	beq.n	8008af0 <__hexnan+0xd4>
 8008b30:	f1c3 0320 	rsb	r3, r3, #32
 8008b34:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008b38:	40da      	lsrs	r2, r3
 8008b3a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008b3e:	4013      	ands	r3, r2
 8008b40:	f846 3c04 	str.w	r3, [r6, #-4]
 8008b44:	e7d4      	b.n	8008af0 <__hexnan+0xd4>
 8008b46:	3f04      	subs	r7, #4
 8008b48:	e7d2      	b.n	8008af0 <__hexnan+0xd4>
 8008b4a:	2004      	movs	r0, #4
 8008b4c:	b007      	add	sp, #28
 8008b4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08008b54 <malloc>:
 8008b54:	4b02      	ldr	r3, [pc, #8]	; (8008b60 <malloc+0xc>)
 8008b56:	4601      	mov	r1, r0
 8008b58:	6818      	ldr	r0, [r3, #0]
 8008b5a:	f000 b823 	b.w	8008ba4 <_malloc_r>
 8008b5e:	bf00      	nop
 8008b60:	200001d0 	.word	0x200001d0

08008b64 <sbrk_aligned>:
 8008b64:	b570      	push	{r4, r5, r6, lr}
 8008b66:	4e0e      	ldr	r6, [pc, #56]	; (8008ba0 <sbrk_aligned+0x3c>)
 8008b68:	460c      	mov	r4, r1
 8008b6a:	6831      	ldr	r1, [r6, #0]
 8008b6c:	4605      	mov	r5, r0
 8008b6e:	b911      	cbnz	r1, 8008b76 <sbrk_aligned+0x12>
 8008b70:	f001 f96a 	bl	8009e48 <_sbrk_r>
 8008b74:	6030      	str	r0, [r6, #0]
 8008b76:	4621      	mov	r1, r4
 8008b78:	4628      	mov	r0, r5
 8008b7a:	f001 f965 	bl	8009e48 <_sbrk_r>
 8008b7e:	1c43      	adds	r3, r0, #1
 8008b80:	d00a      	beq.n	8008b98 <sbrk_aligned+0x34>
 8008b82:	1cc4      	adds	r4, r0, #3
 8008b84:	f024 0403 	bic.w	r4, r4, #3
 8008b88:	42a0      	cmp	r0, r4
 8008b8a:	d007      	beq.n	8008b9c <sbrk_aligned+0x38>
 8008b8c:	1a21      	subs	r1, r4, r0
 8008b8e:	4628      	mov	r0, r5
 8008b90:	f001 f95a 	bl	8009e48 <_sbrk_r>
 8008b94:	3001      	adds	r0, #1
 8008b96:	d101      	bne.n	8008b9c <sbrk_aligned+0x38>
 8008b98:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8008b9c:	4620      	mov	r0, r4
 8008b9e:	bd70      	pop	{r4, r5, r6, pc}
 8008ba0:	20000590 	.word	0x20000590

08008ba4 <_malloc_r>:
 8008ba4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ba8:	1ccd      	adds	r5, r1, #3
 8008baa:	f025 0503 	bic.w	r5, r5, #3
 8008bae:	3508      	adds	r5, #8
 8008bb0:	2d0c      	cmp	r5, #12
 8008bb2:	bf38      	it	cc
 8008bb4:	250c      	movcc	r5, #12
 8008bb6:	2d00      	cmp	r5, #0
 8008bb8:	4607      	mov	r7, r0
 8008bba:	db01      	blt.n	8008bc0 <_malloc_r+0x1c>
 8008bbc:	42a9      	cmp	r1, r5
 8008bbe:	d905      	bls.n	8008bcc <_malloc_r+0x28>
 8008bc0:	230c      	movs	r3, #12
 8008bc2:	603b      	str	r3, [r7, #0]
 8008bc4:	2600      	movs	r6, #0
 8008bc6:	4630      	mov	r0, r6
 8008bc8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008bcc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008ca0 <_malloc_r+0xfc>
 8008bd0:	f000 f87a 	bl	8008cc8 <__malloc_lock>
 8008bd4:	f8d8 3000 	ldr.w	r3, [r8]
 8008bd8:	461c      	mov	r4, r3
 8008bda:	bb5c      	cbnz	r4, 8008c34 <_malloc_r+0x90>
 8008bdc:	4629      	mov	r1, r5
 8008bde:	4638      	mov	r0, r7
 8008be0:	f7ff ffc0 	bl	8008b64 <sbrk_aligned>
 8008be4:	1c43      	adds	r3, r0, #1
 8008be6:	4604      	mov	r4, r0
 8008be8:	d155      	bne.n	8008c96 <_malloc_r+0xf2>
 8008bea:	f8d8 4000 	ldr.w	r4, [r8]
 8008bee:	4626      	mov	r6, r4
 8008bf0:	2e00      	cmp	r6, #0
 8008bf2:	d145      	bne.n	8008c80 <_malloc_r+0xdc>
 8008bf4:	2c00      	cmp	r4, #0
 8008bf6:	d048      	beq.n	8008c8a <_malloc_r+0xe6>
 8008bf8:	6823      	ldr	r3, [r4, #0]
 8008bfa:	4631      	mov	r1, r6
 8008bfc:	4638      	mov	r0, r7
 8008bfe:	eb04 0903 	add.w	r9, r4, r3
 8008c02:	f001 f921 	bl	8009e48 <_sbrk_r>
 8008c06:	4581      	cmp	r9, r0
 8008c08:	d13f      	bne.n	8008c8a <_malloc_r+0xe6>
 8008c0a:	6821      	ldr	r1, [r4, #0]
 8008c0c:	1a6d      	subs	r5, r5, r1
 8008c0e:	4629      	mov	r1, r5
 8008c10:	4638      	mov	r0, r7
 8008c12:	f7ff ffa7 	bl	8008b64 <sbrk_aligned>
 8008c16:	3001      	adds	r0, #1
 8008c18:	d037      	beq.n	8008c8a <_malloc_r+0xe6>
 8008c1a:	6823      	ldr	r3, [r4, #0]
 8008c1c:	442b      	add	r3, r5
 8008c1e:	6023      	str	r3, [r4, #0]
 8008c20:	f8d8 3000 	ldr.w	r3, [r8]
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d038      	beq.n	8008c9a <_malloc_r+0xf6>
 8008c28:	685a      	ldr	r2, [r3, #4]
 8008c2a:	42a2      	cmp	r2, r4
 8008c2c:	d12b      	bne.n	8008c86 <_malloc_r+0xe2>
 8008c2e:	2200      	movs	r2, #0
 8008c30:	605a      	str	r2, [r3, #4]
 8008c32:	e00f      	b.n	8008c54 <_malloc_r+0xb0>
 8008c34:	6822      	ldr	r2, [r4, #0]
 8008c36:	1b52      	subs	r2, r2, r5
 8008c38:	d41f      	bmi.n	8008c7a <_malloc_r+0xd6>
 8008c3a:	2a0b      	cmp	r2, #11
 8008c3c:	d917      	bls.n	8008c6e <_malloc_r+0xca>
 8008c3e:	1961      	adds	r1, r4, r5
 8008c40:	42a3      	cmp	r3, r4
 8008c42:	6025      	str	r5, [r4, #0]
 8008c44:	bf18      	it	ne
 8008c46:	6059      	strne	r1, [r3, #4]
 8008c48:	6863      	ldr	r3, [r4, #4]
 8008c4a:	bf08      	it	eq
 8008c4c:	f8c8 1000 	streq.w	r1, [r8]
 8008c50:	5162      	str	r2, [r4, r5]
 8008c52:	604b      	str	r3, [r1, #4]
 8008c54:	4638      	mov	r0, r7
 8008c56:	f104 060b 	add.w	r6, r4, #11
 8008c5a:	f000 f83b 	bl	8008cd4 <__malloc_unlock>
 8008c5e:	f026 0607 	bic.w	r6, r6, #7
 8008c62:	1d23      	adds	r3, r4, #4
 8008c64:	1af2      	subs	r2, r6, r3
 8008c66:	d0ae      	beq.n	8008bc6 <_malloc_r+0x22>
 8008c68:	1b9b      	subs	r3, r3, r6
 8008c6a:	50a3      	str	r3, [r4, r2]
 8008c6c:	e7ab      	b.n	8008bc6 <_malloc_r+0x22>
 8008c6e:	42a3      	cmp	r3, r4
 8008c70:	6862      	ldr	r2, [r4, #4]
 8008c72:	d1dd      	bne.n	8008c30 <_malloc_r+0x8c>
 8008c74:	f8c8 2000 	str.w	r2, [r8]
 8008c78:	e7ec      	b.n	8008c54 <_malloc_r+0xb0>
 8008c7a:	4623      	mov	r3, r4
 8008c7c:	6864      	ldr	r4, [r4, #4]
 8008c7e:	e7ac      	b.n	8008bda <_malloc_r+0x36>
 8008c80:	4634      	mov	r4, r6
 8008c82:	6876      	ldr	r6, [r6, #4]
 8008c84:	e7b4      	b.n	8008bf0 <_malloc_r+0x4c>
 8008c86:	4613      	mov	r3, r2
 8008c88:	e7cc      	b.n	8008c24 <_malloc_r+0x80>
 8008c8a:	230c      	movs	r3, #12
 8008c8c:	603b      	str	r3, [r7, #0]
 8008c8e:	4638      	mov	r0, r7
 8008c90:	f000 f820 	bl	8008cd4 <__malloc_unlock>
 8008c94:	e797      	b.n	8008bc6 <_malloc_r+0x22>
 8008c96:	6025      	str	r5, [r4, #0]
 8008c98:	e7dc      	b.n	8008c54 <_malloc_r+0xb0>
 8008c9a:	605b      	str	r3, [r3, #4]
 8008c9c:	deff      	udf	#255	; 0xff
 8008c9e:	bf00      	nop
 8008ca0:	2000058c 	.word	0x2000058c

08008ca4 <__ascii_mbtowc>:
 8008ca4:	b082      	sub	sp, #8
 8008ca6:	b901      	cbnz	r1, 8008caa <__ascii_mbtowc+0x6>
 8008ca8:	a901      	add	r1, sp, #4
 8008caa:	b142      	cbz	r2, 8008cbe <__ascii_mbtowc+0x1a>
 8008cac:	b14b      	cbz	r3, 8008cc2 <__ascii_mbtowc+0x1e>
 8008cae:	7813      	ldrb	r3, [r2, #0]
 8008cb0:	600b      	str	r3, [r1, #0]
 8008cb2:	7812      	ldrb	r2, [r2, #0]
 8008cb4:	1e10      	subs	r0, r2, #0
 8008cb6:	bf18      	it	ne
 8008cb8:	2001      	movne	r0, #1
 8008cba:	b002      	add	sp, #8
 8008cbc:	4770      	bx	lr
 8008cbe:	4610      	mov	r0, r2
 8008cc0:	e7fb      	b.n	8008cba <__ascii_mbtowc+0x16>
 8008cc2:	f06f 0001 	mvn.w	r0, #1
 8008cc6:	e7f8      	b.n	8008cba <__ascii_mbtowc+0x16>

08008cc8 <__malloc_lock>:
 8008cc8:	4801      	ldr	r0, [pc, #4]	; (8008cd0 <__malloc_lock+0x8>)
 8008cca:	f7fe bce6 	b.w	800769a <__retarget_lock_acquire_recursive>
 8008cce:	bf00      	nop
 8008cd0:	20000588 	.word	0x20000588

08008cd4 <__malloc_unlock>:
 8008cd4:	4801      	ldr	r0, [pc, #4]	; (8008cdc <__malloc_unlock+0x8>)
 8008cd6:	f7fe bce1 	b.w	800769c <__retarget_lock_release_recursive>
 8008cda:	bf00      	nop
 8008cdc:	20000588 	.word	0x20000588

08008ce0 <_Balloc>:
 8008ce0:	b570      	push	{r4, r5, r6, lr}
 8008ce2:	69c6      	ldr	r6, [r0, #28]
 8008ce4:	4604      	mov	r4, r0
 8008ce6:	460d      	mov	r5, r1
 8008ce8:	b976      	cbnz	r6, 8008d08 <_Balloc+0x28>
 8008cea:	2010      	movs	r0, #16
 8008cec:	f7ff ff32 	bl	8008b54 <malloc>
 8008cf0:	4602      	mov	r2, r0
 8008cf2:	61e0      	str	r0, [r4, #28]
 8008cf4:	b920      	cbnz	r0, 8008d00 <_Balloc+0x20>
 8008cf6:	4b18      	ldr	r3, [pc, #96]	; (8008d58 <_Balloc+0x78>)
 8008cf8:	4818      	ldr	r0, [pc, #96]	; (8008d5c <_Balloc+0x7c>)
 8008cfa:	216b      	movs	r1, #107	; 0x6b
 8008cfc:	f7fe fcee 	bl	80076dc <__assert_func>
 8008d00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008d04:	6006      	str	r6, [r0, #0]
 8008d06:	60c6      	str	r6, [r0, #12]
 8008d08:	69e6      	ldr	r6, [r4, #28]
 8008d0a:	68f3      	ldr	r3, [r6, #12]
 8008d0c:	b183      	cbz	r3, 8008d30 <_Balloc+0x50>
 8008d0e:	69e3      	ldr	r3, [r4, #28]
 8008d10:	68db      	ldr	r3, [r3, #12]
 8008d12:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008d16:	b9b8      	cbnz	r0, 8008d48 <_Balloc+0x68>
 8008d18:	2101      	movs	r1, #1
 8008d1a:	fa01 f605 	lsl.w	r6, r1, r5
 8008d1e:	1d72      	adds	r2, r6, #5
 8008d20:	0092      	lsls	r2, r2, #2
 8008d22:	4620      	mov	r0, r4
 8008d24:	f001 f8a7 	bl	8009e76 <_calloc_r>
 8008d28:	b160      	cbz	r0, 8008d44 <_Balloc+0x64>
 8008d2a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008d2e:	e00e      	b.n	8008d4e <_Balloc+0x6e>
 8008d30:	2221      	movs	r2, #33	; 0x21
 8008d32:	2104      	movs	r1, #4
 8008d34:	4620      	mov	r0, r4
 8008d36:	f001 f89e 	bl	8009e76 <_calloc_r>
 8008d3a:	69e3      	ldr	r3, [r4, #28]
 8008d3c:	60f0      	str	r0, [r6, #12]
 8008d3e:	68db      	ldr	r3, [r3, #12]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d1e4      	bne.n	8008d0e <_Balloc+0x2e>
 8008d44:	2000      	movs	r0, #0
 8008d46:	bd70      	pop	{r4, r5, r6, pc}
 8008d48:	6802      	ldr	r2, [r0, #0]
 8008d4a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008d4e:	2300      	movs	r3, #0
 8008d50:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008d54:	e7f7      	b.n	8008d46 <_Balloc+0x66>
 8008d56:	bf00      	nop
 8008d58:	0800a5fa 	.word	0x0800a5fa
 8008d5c:	0800a785 	.word	0x0800a785

08008d60 <_Bfree>:
 8008d60:	b570      	push	{r4, r5, r6, lr}
 8008d62:	69c6      	ldr	r6, [r0, #28]
 8008d64:	4605      	mov	r5, r0
 8008d66:	460c      	mov	r4, r1
 8008d68:	b976      	cbnz	r6, 8008d88 <_Bfree+0x28>
 8008d6a:	2010      	movs	r0, #16
 8008d6c:	f7ff fef2 	bl	8008b54 <malloc>
 8008d70:	4602      	mov	r2, r0
 8008d72:	61e8      	str	r0, [r5, #28]
 8008d74:	b920      	cbnz	r0, 8008d80 <_Bfree+0x20>
 8008d76:	4b09      	ldr	r3, [pc, #36]	; (8008d9c <_Bfree+0x3c>)
 8008d78:	4809      	ldr	r0, [pc, #36]	; (8008da0 <_Bfree+0x40>)
 8008d7a:	218f      	movs	r1, #143	; 0x8f
 8008d7c:	f7fe fcae 	bl	80076dc <__assert_func>
 8008d80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008d84:	6006      	str	r6, [r0, #0]
 8008d86:	60c6      	str	r6, [r0, #12]
 8008d88:	b13c      	cbz	r4, 8008d9a <_Bfree+0x3a>
 8008d8a:	69eb      	ldr	r3, [r5, #28]
 8008d8c:	6862      	ldr	r2, [r4, #4]
 8008d8e:	68db      	ldr	r3, [r3, #12]
 8008d90:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008d94:	6021      	str	r1, [r4, #0]
 8008d96:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008d9a:	bd70      	pop	{r4, r5, r6, pc}
 8008d9c:	0800a5fa 	.word	0x0800a5fa
 8008da0:	0800a785 	.word	0x0800a785

08008da4 <__multadd>:
 8008da4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008da8:	690d      	ldr	r5, [r1, #16]
 8008daa:	4607      	mov	r7, r0
 8008dac:	460c      	mov	r4, r1
 8008dae:	461e      	mov	r6, r3
 8008db0:	f101 0c14 	add.w	ip, r1, #20
 8008db4:	2000      	movs	r0, #0
 8008db6:	f8dc 3000 	ldr.w	r3, [ip]
 8008dba:	b299      	uxth	r1, r3
 8008dbc:	fb02 6101 	mla	r1, r2, r1, r6
 8008dc0:	0c1e      	lsrs	r6, r3, #16
 8008dc2:	0c0b      	lsrs	r3, r1, #16
 8008dc4:	fb02 3306 	mla	r3, r2, r6, r3
 8008dc8:	b289      	uxth	r1, r1
 8008dca:	3001      	adds	r0, #1
 8008dcc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008dd0:	4285      	cmp	r5, r0
 8008dd2:	f84c 1b04 	str.w	r1, [ip], #4
 8008dd6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008dda:	dcec      	bgt.n	8008db6 <__multadd+0x12>
 8008ddc:	b30e      	cbz	r6, 8008e22 <__multadd+0x7e>
 8008dde:	68a3      	ldr	r3, [r4, #8]
 8008de0:	42ab      	cmp	r3, r5
 8008de2:	dc19      	bgt.n	8008e18 <__multadd+0x74>
 8008de4:	6861      	ldr	r1, [r4, #4]
 8008de6:	4638      	mov	r0, r7
 8008de8:	3101      	adds	r1, #1
 8008dea:	f7ff ff79 	bl	8008ce0 <_Balloc>
 8008dee:	4680      	mov	r8, r0
 8008df0:	b928      	cbnz	r0, 8008dfe <__multadd+0x5a>
 8008df2:	4602      	mov	r2, r0
 8008df4:	4b0c      	ldr	r3, [pc, #48]	; (8008e28 <__multadd+0x84>)
 8008df6:	480d      	ldr	r0, [pc, #52]	; (8008e2c <__multadd+0x88>)
 8008df8:	21ba      	movs	r1, #186	; 0xba
 8008dfa:	f7fe fc6f 	bl	80076dc <__assert_func>
 8008dfe:	6922      	ldr	r2, [r4, #16]
 8008e00:	3202      	adds	r2, #2
 8008e02:	f104 010c 	add.w	r1, r4, #12
 8008e06:	0092      	lsls	r2, r2, #2
 8008e08:	300c      	adds	r0, #12
 8008e0a:	f7fe fc48 	bl	800769e <memcpy>
 8008e0e:	4621      	mov	r1, r4
 8008e10:	4638      	mov	r0, r7
 8008e12:	f7ff ffa5 	bl	8008d60 <_Bfree>
 8008e16:	4644      	mov	r4, r8
 8008e18:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008e1c:	3501      	adds	r5, #1
 8008e1e:	615e      	str	r6, [r3, #20]
 8008e20:	6125      	str	r5, [r4, #16]
 8008e22:	4620      	mov	r0, r4
 8008e24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e28:	0800a714 	.word	0x0800a714
 8008e2c:	0800a785 	.word	0x0800a785

08008e30 <__s2b>:
 8008e30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e34:	460c      	mov	r4, r1
 8008e36:	4615      	mov	r5, r2
 8008e38:	461f      	mov	r7, r3
 8008e3a:	2209      	movs	r2, #9
 8008e3c:	3308      	adds	r3, #8
 8008e3e:	4606      	mov	r6, r0
 8008e40:	fb93 f3f2 	sdiv	r3, r3, r2
 8008e44:	2100      	movs	r1, #0
 8008e46:	2201      	movs	r2, #1
 8008e48:	429a      	cmp	r2, r3
 8008e4a:	db09      	blt.n	8008e60 <__s2b+0x30>
 8008e4c:	4630      	mov	r0, r6
 8008e4e:	f7ff ff47 	bl	8008ce0 <_Balloc>
 8008e52:	b940      	cbnz	r0, 8008e66 <__s2b+0x36>
 8008e54:	4602      	mov	r2, r0
 8008e56:	4b19      	ldr	r3, [pc, #100]	; (8008ebc <__s2b+0x8c>)
 8008e58:	4819      	ldr	r0, [pc, #100]	; (8008ec0 <__s2b+0x90>)
 8008e5a:	21d3      	movs	r1, #211	; 0xd3
 8008e5c:	f7fe fc3e 	bl	80076dc <__assert_func>
 8008e60:	0052      	lsls	r2, r2, #1
 8008e62:	3101      	adds	r1, #1
 8008e64:	e7f0      	b.n	8008e48 <__s2b+0x18>
 8008e66:	9b08      	ldr	r3, [sp, #32]
 8008e68:	6143      	str	r3, [r0, #20]
 8008e6a:	2d09      	cmp	r5, #9
 8008e6c:	f04f 0301 	mov.w	r3, #1
 8008e70:	6103      	str	r3, [r0, #16]
 8008e72:	dd16      	ble.n	8008ea2 <__s2b+0x72>
 8008e74:	f104 0909 	add.w	r9, r4, #9
 8008e78:	46c8      	mov	r8, r9
 8008e7a:	442c      	add	r4, r5
 8008e7c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008e80:	4601      	mov	r1, r0
 8008e82:	3b30      	subs	r3, #48	; 0x30
 8008e84:	220a      	movs	r2, #10
 8008e86:	4630      	mov	r0, r6
 8008e88:	f7ff ff8c 	bl	8008da4 <__multadd>
 8008e8c:	45a0      	cmp	r8, r4
 8008e8e:	d1f5      	bne.n	8008e7c <__s2b+0x4c>
 8008e90:	f1a5 0408 	sub.w	r4, r5, #8
 8008e94:	444c      	add	r4, r9
 8008e96:	1b2d      	subs	r5, r5, r4
 8008e98:	1963      	adds	r3, r4, r5
 8008e9a:	42bb      	cmp	r3, r7
 8008e9c:	db04      	blt.n	8008ea8 <__s2b+0x78>
 8008e9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ea2:	340a      	adds	r4, #10
 8008ea4:	2509      	movs	r5, #9
 8008ea6:	e7f6      	b.n	8008e96 <__s2b+0x66>
 8008ea8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008eac:	4601      	mov	r1, r0
 8008eae:	3b30      	subs	r3, #48	; 0x30
 8008eb0:	220a      	movs	r2, #10
 8008eb2:	4630      	mov	r0, r6
 8008eb4:	f7ff ff76 	bl	8008da4 <__multadd>
 8008eb8:	e7ee      	b.n	8008e98 <__s2b+0x68>
 8008eba:	bf00      	nop
 8008ebc:	0800a714 	.word	0x0800a714
 8008ec0:	0800a785 	.word	0x0800a785

08008ec4 <__hi0bits>:
 8008ec4:	0c03      	lsrs	r3, r0, #16
 8008ec6:	041b      	lsls	r3, r3, #16
 8008ec8:	b9d3      	cbnz	r3, 8008f00 <__hi0bits+0x3c>
 8008eca:	0400      	lsls	r0, r0, #16
 8008ecc:	2310      	movs	r3, #16
 8008ece:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008ed2:	bf04      	itt	eq
 8008ed4:	0200      	lsleq	r0, r0, #8
 8008ed6:	3308      	addeq	r3, #8
 8008ed8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008edc:	bf04      	itt	eq
 8008ede:	0100      	lsleq	r0, r0, #4
 8008ee0:	3304      	addeq	r3, #4
 8008ee2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008ee6:	bf04      	itt	eq
 8008ee8:	0080      	lsleq	r0, r0, #2
 8008eea:	3302      	addeq	r3, #2
 8008eec:	2800      	cmp	r0, #0
 8008eee:	db05      	blt.n	8008efc <__hi0bits+0x38>
 8008ef0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008ef4:	f103 0301 	add.w	r3, r3, #1
 8008ef8:	bf08      	it	eq
 8008efa:	2320      	moveq	r3, #32
 8008efc:	4618      	mov	r0, r3
 8008efe:	4770      	bx	lr
 8008f00:	2300      	movs	r3, #0
 8008f02:	e7e4      	b.n	8008ece <__hi0bits+0xa>

08008f04 <__lo0bits>:
 8008f04:	6803      	ldr	r3, [r0, #0]
 8008f06:	f013 0207 	ands.w	r2, r3, #7
 8008f0a:	d00c      	beq.n	8008f26 <__lo0bits+0x22>
 8008f0c:	07d9      	lsls	r1, r3, #31
 8008f0e:	d422      	bmi.n	8008f56 <__lo0bits+0x52>
 8008f10:	079a      	lsls	r2, r3, #30
 8008f12:	bf49      	itett	mi
 8008f14:	085b      	lsrmi	r3, r3, #1
 8008f16:	089b      	lsrpl	r3, r3, #2
 8008f18:	6003      	strmi	r3, [r0, #0]
 8008f1a:	2201      	movmi	r2, #1
 8008f1c:	bf5c      	itt	pl
 8008f1e:	6003      	strpl	r3, [r0, #0]
 8008f20:	2202      	movpl	r2, #2
 8008f22:	4610      	mov	r0, r2
 8008f24:	4770      	bx	lr
 8008f26:	b299      	uxth	r1, r3
 8008f28:	b909      	cbnz	r1, 8008f2e <__lo0bits+0x2a>
 8008f2a:	0c1b      	lsrs	r3, r3, #16
 8008f2c:	2210      	movs	r2, #16
 8008f2e:	b2d9      	uxtb	r1, r3
 8008f30:	b909      	cbnz	r1, 8008f36 <__lo0bits+0x32>
 8008f32:	3208      	adds	r2, #8
 8008f34:	0a1b      	lsrs	r3, r3, #8
 8008f36:	0719      	lsls	r1, r3, #28
 8008f38:	bf04      	itt	eq
 8008f3a:	091b      	lsreq	r3, r3, #4
 8008f3c:	3204      	addeq	r2, #4
 8008f3e:	0799      	lsls	r1, r3, #30
 8008f40:	bf04      	itt	eq
 8008f42:	089b      	lsreq	r3, r3, #2
 8008f44:	3202      	addeq	r2, #2
 8008f46:	07d9      	lsls	r1, r3, #31
 8008f48:	d403      	bmi.n	8008f52 <__lo0bits+0x4e>
 8008f4a:	085b      	lsrs	r3, r3, #1
 8008f4c:	f102 0201 	add.w	r2, r2, #1
 8008f50:	d003      	beq.n	8008f5a <__lo0bits+0x56>
 8008f52:	6003      	str	r3, [r0, #0]
 8008f54:	e7e5      	b.n	8008f22 <__lo0bits+0x1e>
 8008f56:	2200      	movs	r2, #0
 8008f58:	e7e3      	b.n	8008f22 <__lo0bits+0x1e>
 8008f5a:	2220      	movs	r2, #32
 8008f5c:	e7e1      	b.n	8008f22 <__lo0bits+0x1e>
	...

08008f60 <__i2b>:
 8008f60:	b510      	push	{r4, lr}
 8008f62:	460c      	mov	r4, r1
 8008f64:	2101      	movs	r1, #1
 8008f66:	f7ff febb 	bl	8008ce0 <_Balloc>
 8008f6a:	4602      	mov	r2, r0
 8008f6c:	b928      	cbnz	r0, 8008f7a <__i2b+0x1a>
 8008f6e:	4b05      	ldr	r3, [pc, #20]	; (8008f84 <__i2b+0x24>)
 8008f70:	4805      	ldr	r0, [pc, #20]	; (8008f88 <__i2b+0x28>)
 8008f72:	f240 1145 	movw	r1, #325	; 0x145
 8008f76:	f7fe fbb1 	bl	80076dc <__assert_func>
 8008f7a:	2301      	movs	r3, #1
 8008f7c:	6144      	str	r4, [r0, #20]
 8008f7e:	6103      	str	r3, [r0, #16]
 8008f80:	bd10      	pop	{r4, pc}
 8008f82:	bf00      	nop
 8008f84:	0800a714 	.word	0x0800a714
 8008f88:	0800a785 	.word	0x0800a785

08008f8c <__multiply>:
 8008f8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f90:	4691      	mov	r9, r2
 8008f92:	690a      	ldr	r2, [r1, #16]
 8008f94:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008f98:	429a      	cmp	r2, r3
 8008f9a:	bfb8      	it	lt
 8008f9c:	460b      	movlt	r3, r1
 8008f9e:	460c      	mov	r4, r1
 8008fa0:	bfbc      	itt	lt
 8008fa2:	464c      	movlt	r4, r9
 8008fa4:	4699      	movlt	r9, r3
 8008fa6:	6927      	ldr	r7, [r4, #16]
 8008fa8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008fac:	68a3      	ldr	r3, [r4, #8]
 8008fae:	6861      	ldr	r1, [r4, #4]
 8008fb0:	eb07 060a 	add.w	r6, r7, sl
 8008fb4:	42b3      	cmp	r3, r6
 8008fb6:	b085      	sub	sp, #20
 8008fb8:	bfb8      	it	lt
 8008fba:	3101      	addlt	r1, #1
 8008fbc:	f7ff fe90 	bl	8008ce0 <_Balloc>
 8008fc0:	b930      	cbnz	r0, 8008fd0 <__multiply+0x44>
 8008fc2:	4602      	mov	r2, r0
 8008fc4:	4b44      	ldr	r3, [pc, #272]	; (80090d8 <__multiply+0x14c>)
 8008fc6:	4845      	ldr	r0, [pc, #276]	; (80090dc <__multiply+0x150>)
 8008fc8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8008fcc:	f7fe fb86 	bl	80076dc <__assert_func>
 8008fd0:	f100 0514 	add.w	r5, r0, #20
 8008fd4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008fd8:	462b      	mov	r3, r5
 8008fda:	2200      	movs	r2, #0
 8008fdc:	4543      	cmp	r3, r8
 8008fde:	d321      	bcc.n	8009024 <__multiply+0x98>
 8008fe0:	f104 0314 	add.w	r3, r4, #20
 8008fe4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008fe8:	f109 0314 	add.w	r3, r9, #20
 8008fec:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008ff0:	9202      	str	r2, [sp, #8]
 8008ff2:	1b3a      	subs	r2, r7, r4
 8008ff4:	3a15      	subs	r2, #21
 8008ff6:	f022 0203 	bic.w	r2, r2, #3
 8008ffa:	3204      	adds	r2, #4
 8008ffc:	f104 0115 	add.w	r1, r4, #21
 8009000:	428f      	cmp	r7, r1
 8009002:	bf38      	it	cc
 8009004:	2204      	movcc	r2, #4
 8009006:	9201      	str	r2, [sp, #4]
 8009008:	9a02      	ldr	r2, [sp, #8]
 800900a:	9303      	str	r3, [sp, #12]
 800900c:	429a      	cmp	r2, r3
 800900e:	d80c      	bhi.n	800902a <__multiply+0x9e>
 8009010:	2e00      	cmp	r6, #0
 8009012:	dd03      	ble.n	800901c <__multiply+0x90>
 8009014:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009018:	2b00      	cmp	r3, #0
 800901a:	d05b      	beq.n	80090d4 <__multiply+0x148>
 800901c:	6106      	str	r6, [r0, #16]
 800901e:	b005      	add	sp, #20
 8009020:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009024:	f843 2b04 	str.w	r2, [r3], #4
 8009028:	e7d8      	b.n	8008fdc <__multiply+0x50>
 800902a:	f8b3 a000 	ldrh.w	sl, [r3]
 800902e:	f1ba 0f00 	cmp.w	sl, #0
 8009032:	d024      	beq.n	800907e <__multiply+0xf2>
 8009034:	f104 0e14 	add.w	lr, r4, #20
 8009038:	46a9      	mov	r9, r5
 800903a:	f04f 0c00 	mov.w	ip, #0
 800903e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009042:	f8d9 1000 	ldr.w	r1, [r9]
 8009046:	fa1f fb82 	uxth.w	fp, r2
 800904a:	b289      	uxth	r1, r1
 800904c:	fb0a 110b 	mla	r1, sl, fp, r1
 8009050:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009054:	f8d9 2000 	ldr.w	r2, [r9]
 8009058:	4461      	add	r1, ip
 800905a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800905e:	fb0a c20b 	mla	r2, sl, fp, ip
 8009062:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009066:	b289      	uxth	r1, r1
 8009068:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800906c:	4577      	cmp	r7, lr
 800906e:	f849 1b04 	str.w	r1, [r9], #4
 8009072:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009076:	d8e2      	bhi.n	800903e <__multiply+0xb2>
 8009078:	9a01      	ldr	r2, [sp, #4]
 800907a:	f845 c002 	str.w	ip, [r5, r2]
 800907e:	9a03      	ldr	r2, [sp, #12]
 8009080:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009084:	3304      	adds	r3, #4
 8009086:	f1b9 0f00 	cmp.w	r9, #0
 800908a:	d021      	beq.n	80090d0 <__multiply+0x144>
 800908c:	6829      	ldr	r1, [r5, #0]
 800908e:	f104 0c14 	add.w	ip, r4, #20
 8009092:	46ae      	mov	lr, r5
 8009094:	f04f 0a00 	mov.w	sl, #0
 8009098:	f8bc b000 	ldrh.w	fp, [ip]
 800909c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80090a0:	fb09 220b 	mla	r2, r9, fp, r2
 80090a4:	4452      	add	r2, sl
 80090a6:	b289      	uxth	r1, r1
 80090a8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80090ac:	f84e 1b04 	str.w	r1, [lr], #4
 80090b0:	f85c 1b04 	ldr.w	r1, [ip], #4
 80090b4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80090b8:	f8be 1000 	ldrh.w	r1, [lr]
 80090bc:	fb09 110a 	mla	r1, r9, sl, r1
 80090c0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80090c4:	4567      	cmp	r7, ip
 80090c6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80090ca:	d8e5      	bhi.n	8009098 <__multiply+0x10c>
 80090cc:	9a01      	ldr	r2, [sp, #4]
 80090ce:	50a9      	str	r1, [r5, r2]
 80090d0:	3504      	adds	r5, #4
 80090d2:	e799      	b.n	8009008 <__multiply+0x7c>
 80090d4:	3e01      	subs	r6, #1
 80090d6:	e79b      	b.n	8009010 <__multiply+0x84>
 80090d8:	0800a714 	.word	0x0800a714
 80090dc:	0800a785 	.word	0x0800a785

080090e0 <__pow5mult>:
 80090e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80090e4:	4615      	mov	r5, r2
 80090e6:	f012 0203 	ands.w	r2, r2, #3
 80090ea:	4606      	mov	r6, r0
 80090ec:	460f      	mov	r7, r1
 80090ee:	d007      	beq.n	8009100 <__pow5mult+0x20>
 80090f0:	4c25      	ldr	r4, [pc, #148]	; (8009188 <__pow5mult+0xa8>)
 80090f2:	3a01      	subs	r2, #1
 80090f4:	2300      	movs	r3, #0
 80090f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80090fa:	f7ff fe53 	bl	8008da4 <__multadd>
 80090fe:	4607      	mov	r7, r0
 8009100:	10ad      	asrs	r5, r5, #2
 8009102:	d03d      	beq.n	8009180 <__pow5mult+0xa0>
 8009104:	69f4      	ldr	r4, [r6, #28]
 8009106:	b97c      	cbnz	r4, 8009128 <__pow5mult+0x48>
 8009108:	2010      	movs	r0, #16
 800910a:	f7ff fd23 	bl	8008b54 <malloc>
 800910e:	4602      	mov	r2, r0
 8009110:	61f0      	str	r0, [r6, #28]
 8009112:	b928      	cbnz	r0, 8009120 <__pow5mult+0x40>
 8009114:	4b1d      	ldr	r3, [pc, #116]	; (800918c <__pow5mult+0xac>)
 8009116:	481e      	ldr	r0, [pc, #120]	; (8009190 <__pow5mult+0xb0>)
 8009118:	f240 11b3 	movw	r1, #435	; 0x1b3
 800911c:	f7fe fade 	bl	80076dc <__assert_func>
 8009120:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009124:	6004      	str	r4, [r0, #0]
 8009126:	60c4      	str	r4, [r0, #12]
 8009128:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800912c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009130:	b94c      	cbnz	r4, 8009146 <__pow5mult+0x66>
 8009132:	f240 2171 	movw	r1, #625	; 0x271
 8009136:	4630      	mov	r0, r6
 8009138:	f7ff ff12 	bl	8008f60 <__i2b>
 800913c:	2300      	movs	r3, #0
 800913e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009142:	4604      	mov	r4, r0
 8009144:	6003      	str	r3, [r0, #0]
 8009146:	f04f 0900 	mov.w	r9, #0
 800914a:	07eb      	lsls	r3, r5, #31
 800914c:	d50a      	bpl.n	8009164 <__pow5mult+0x84>
 800914e:	4639      	mov	r1, r7
 8009150:	4622      	mov	r2, r4
 8009152:	4630      	mov	r0, r6
 8009154:	f7ff ff1a 	bl	8008f8c <__multiply>
 8009158:	4639      	mov	r1, r7
 800915a:	4680      	mov	r8, r0
 800915c:	4630      	mov	r0, r6
 800915e:	f7ff fdff 	bl	8008d60 <_Bfree>
 8009162:	4647      	mov	r7, r8
 8009164:	106d      	asrs	r5, r5, #1
 8009166:	d00b      	beq.n	8009180 <__pow5mult+0xa0>
 8009168:	6820      	ldr	r0, [r4, #0]
 800916a:	b938      	cbnz	r0, 800917c <__pow5mult+0x9c>
 800916c:	4622      	mov	r2, r4
 800916e:	4621      	mov	r1, r4
 8009170:	4630      	mov	r0, r6
 8009172:	f7ff ff0b 	bl	8008f8c <__multiply>
 8009176:	6020      	str	r0, [r4, #0]
 8009178:	f8c0 9000 	str.w	r9, [r0]
 800917c:	4604      	mov	r4, r0
 800917e:	e7e4      	b.n	800914a <__pow5mult+0x6a>
 8009180:	4638      	mov	r0, r7
 8009182:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009186:	bf00      	nop
 8009188:	0800a8d0 	.word	0x0800a8d0
 800918c:	0800a5fa 	.word	0x0800a5fa
 8009190:	0800a785 	.word	0x0800a785

08009194 <__lshift>:
 8009194:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009198:	460c      	mov	r4, r1
 800919a:	6849      	ldr	r1, [r1, #4]
 800919c:	6923      	ldr	r3, [r4, #16]
 800919e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80091a2:	68a3      	ldr	r3, [r4, #8]
 80091a4:	4607      	mov	r7, r0
 80091a6:	4691      	mov	r9, r2
 80091a8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80091ac:	f108 0601 	add.w	r6, r8, #1
 80091b0:	42b3      	cmp	r3, r6
 80091b2:	db0b      	blt.n	80091cc <__lshift+0x38>
 80091b4:	4638      	mov	r0, r7
 80091b6:	f7ff fd93 	bl	8008ce0 <_Balloc>
 80091ba:	4605      	mov	r5, r0
 80091bc:	b948      	cbnz	r0, 80091d2 <__lshift+0x3e>
 80091be:	4602      	mov	r2, r0
 80091c0:	4b28      	ldr	r3, [pc, #160]	; (8009264 <__lshift+0xd0>)
 80091c2:	4829      	ldr	r0, [pc, #164]	; (8009268 <__lshift+0xd4>)
 80091c4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80091c8:	f7fe fa88 	bl	80076dc <__assert_func>
 80091cc:	3101      	adds	r1, #1
 80091ce:	005b      	lsls	r3, r3, #1
 80091d0:	e7ee      	b.n	80091b0 <__lshift+0x1c>
 80091d2:	2300      	movs	r3, #0
 80091d4:	f100 0114 	add.w	r1, r0, #20
 80091d8:	f100 0210 	add.w	r2, r0, #16
 80091dc:	4618      	mov	r0, r3
 80091de:	4553      	cmp	r3, sl
 80091e0:	db33      	blt.n	800924a <__lshift+0xb6>
 80091e2:	6920      	ldr	r0, [r4, #16]
 80091e4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80091e8:	f104 0314 	add.w	r3, r4, #20
 80091ec:	f019 091f 	ands.w	r9, r9, #31
 80091f0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80091f4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80091f8:	d02b      	beq.n	8009252 <__lshift+0xbe>
 80091fa:	f1c9 0e20 	rsb	lr, r9, #32
 80091fe:	468a      	mov	sl, r1
 8009200:	2200      	movs	r2, #0
 8009202:	6818      	ldr	r0, [r3, #0]
 8009204:	fa00 f009 	lsl.w	r0, r0, r9
 8009208:	4310      	orrs	r0, r2
 800920a:	f84a 0b04 	str.w	r0, [sl], #4
 800920e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009212:	459c      	cmp	ip, r3
 8009214:	fa22 f20e 	lsr.w	r2, r2, lr
 8009218:	d8f3      	bhi.n	8009202 <__lshift+0x6e>
 800921a:	ebac 0304 	sub.w	r3, ip, r4
 800921e:	3b15      	subs	r3, #21
 8009220:	f023 0303 	bic.w	r3, r3, #3
 8009224:	3304      	adds	r3, #4
 8009226:	f104 0015 	add.w	r0, r4, #21
 800922a:	4584      	cmp	ip, r0
 800922c:	bf38      	it	cc
 800922e:	2304      	movcc	r3, #4
 8009230:	50ca      	str	r2, [r1, r3]
 8009232:	b10a      	cbz	r2, 8009238 <__lshift+0xa4>
 8009234:	f108 0602 	add.w	r6, r8, #2
 8009238:	3e01      	subs	r6, #1
 800923a:	4638      	mov	r0, r7
 800923c:	612e      	str	r6, [r5, #16]
 800923e:	4621      	mov	r1, r4
 8009240:	f7ff fd8e 	bl	8008d60 <_Bfree>
 8009244:	4628      	mov	r0, r5
 8009246:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800924a:	f842 0f04 	str.w	r0, [r2, #4]!
 800924e:	3301      	adds	r3, #1
 8009250:	e7c5      	b.n	80091de <__lshift+0x4a>
 8009252:	3904      	subs	r1, #4
 8009254:	f853 2b04 	ldr.w	r2, [r3], #4
 8009258:	f841 2f04 	str.w	r2, [r1, #4]!
 800925c:	459c      	cmp	ip, r3
 800925e:	d8f9      	bhi.n	8009254 <__lshift+0xc0>
 8009260:	e7ea      	b.n	8009238 <__lshift+0xa4>
 8009262:	bf00      	nop
 8009264:	0800a714 	.word	0x0800a714
 8009268:	0800a785 	.word	0x0800a785

0800926c <__mcmp>:
 800926c:	b530      	push	{r4, r5, lr}
 800926e:	6902      	ldr	r2, [r0, #16]
 8009270:	690c      	ldr	r4, [r1, #16]
 8009272:	1b12      	subs	r2, r2, r4
 8009274:	d10e      	bne.n	8009294 <__mcmp+0x28>
 8009276:	f100 0314 	add.w	r3, r0, #20
 800927a:	3114      	adds	r1, #20
 800927c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009280:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009284:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009288:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800928c:	42a5      	cmp	r5, r4
 800928e:	d003      	beq.n	8009298 <__mcmp+0x2c>
 8009290:	d305      	bcc.n	800929e <__mcmp+0x32>
 8009292:	2201      	movs	r2, #1
 8009294:	4610      	mov	r0, r2
 8009296:	bd30      	pop	{r4, r5, pc}
 8009298:	4283      	cmp	r3, r0
 800929a:	d3f3      	bcc.n	8009284 <__mcmp+0x18>
 800929c:	e7fa      	b.n	8009294 <__mcmp+0x28>
 800929e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80092a2:	e7f7      	b.n	8009294 <__mcmp+0x28>

080092a4 <__mdiff>:
 80092a4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092a8:	460c      	mov	r4, r1
 80092aa:	4606      	mov	r6, r0
 80092ac:	4611      	mov	r1, r2
 80092ae:	4620      	mov	r0, r4
 80092b0:	4690      	mov	r8, r2
 80092b2:	f7ff ffdb 	bl	800926c <__mcmp>
 80092b6:	1e05      	subs	r5, r0, #0
 80092b8:	d110      	bne.n	80092dc <__mdiff+0x38>
 80092ba:	4629      	mov	r1, r5
 80092bc:	4630      	mov	r0, r6
 80092be:	f7ff fd0f 	bl	8008ce0 <_Balloc>
 80092c2:	b930      	cbnz	r0, 80092d2 <__mdiff+0x2e>
 80092c4:	4b3a      	ldr	r3, [pc, #232]	; (80093b0 <__mdiff+0x10c>)
 80092c6:	4602      	mov	r2, r0
 80092c8:	f240 2137 	movw	r1, #567	; 0x237
 80092cc:	4839      	ldr	r0, [pc, #228]	; (80093b4 <__mdiff+0x110>)
 80092ce:	f7fe fa05 	bl	80076dc <__assert_func>
 80092d2:	2301      	movs	r3, #1
 80092d4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80092d8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092dc:	bfa4      	itt	ge
 80092de:	4643      	movge	r3, r8
 80092e0:	46a0      	movge	r8, r4
 80092e2:	4630      	mov	r0, r6
 80092e4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80092e8:	bfa6      	itte	ge
 80092ea:	461c      	movge	r4, r3
 80092ec:	2500      	movge	r5, #0
 80092ee:	2501      	movlt	r5, #1
 80092f0:	f7ff fcf6 	bl	8008ce0 <_Balloc>
 80092f4:	b920      	cbnz	r0, 8009300 <__mdiff+0x5c>
 80092f6:	4b2e      	ldr	r3, [pc, #184]	; (80093b0 <__mdiff+0x10c>)
 80092f8:	4602      	mov	r2, r0
 80092fa:	f240 2145 	movw	r1, #581	; 0x245
 80092fe:	e7e5      	b.n	80092cc <__mdiff+0x28>
 8009300:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009304:	6926      	ldr	r6, [r4, #16]
 8009306:	60c5      	str	r5, [r0, #12]
 8009308:	f104 0914 	add.w	r9, r4, #20
 800930c:	f108 0514 	add.w	r5, r8, #20
 8009310:	f100 0e14 	add.w	lr, r0, #20
 8009314:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009318:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800931c:	f108 0210 	add.w	r2, r8, #16
 8009320:	46f2      	mov	sl, lr
 8009322:	2100      	movs	r1, #0
 8009324:	f859 3b04 	ldr.w	r3, [r9], #4
 8009328:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800932c:	fa11 f88b 	uxtah	r8, r1, fp
 8009330:	b299      	uxth	r1, r3
 8009332:	0c1b      	lsrs	r3, r3, #16
 8009334:	eba8 0801 	sub.w	r8, r8, r1
 8009338:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800933c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009340:	fa1f f888 	uxth.w	r8, r8
 8009344:	1419      	asrs	r1, r3, #16
 8009346:	454e      	cmp	r6, r9
 8009348:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800934c:	f84a 3b04 	str.w	r3, [sl], #4
 8009350:	d8e8      	bhi.n	8009324 <__mdiff+0x80>
 8009352:	1b33      	subs	r3, r6, r4
 8009354:	3b15      	subs	r3, #21
 8009356:	f023 0303 	bic.w	r3, r3, #3
 800935a:	3304      	adds	r3, #4
 800935c:	3415      	adds	r4, #21
 800935e:	42a6      	cmp	r6, r4
 8009360:	bf38      	it	cc
 8009362:	2304      	movcc	r3, #4
 8009364:	441d      	add	r5, r3
 8009366:	4473      	add	r3, lr
 8009368:	469e      	mov	lr, r3
 800936a:	462e      	mov	r6, r5
 800936c:	4566      	cmp	r6, ip
 800936e:	d30e      	bcc.n	800938e <__mdiff+0xea>
 8009370:	f10c 0203 	add.w	r2, ip, #3
 8009374:	1b52      	subs	r2, r2, r5
 8009376:	f022 0203 	bic.w	r2, r2, #3
 800937a:	3d03      	subs	r5, #3
 800937c:	45ac      	cmp	ip, r5
 800937e:	bf38      	it	cc
 8009380:	2200      	movcc	r2, #0
 8009382:	4413      	add	r3, r2
 8009384:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8009388:	b17a      	cbz	r2, 80093aa <__mdiff+0x106>
 800938a:	6107      	str	r7, [r0, #16]
 800938c:	e7a4      	b.n	80092d8 <__mdiff+0x34>
 800938e:	f856 8b04 	ldr.w	r8, [r6], #4
 8009392:	fa11 f288 	uxtah	r2, r1, r8
 8009396:	1414      	asrs	r4, r2, #16
 8009398:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800939c:	b292      	uxth	r2, r2
 800939e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80093a2:	f84e 2b04 	str.w	r2, [lr], #4
 80093a6:	1421      	asrs	r1, r4, #16
 80093a8:	e7e0      	b.n	800936c <__mdiff+0xc8>
 80093aa:	3f01      	subs	r7, #1
 80093ac:	e7ea      	b.n	8009384 <__mdiff+0xe0>
 80093ae:	bf00      	nop
 80093b0:	0800a714 	.word	0x0800a714
 80093b4:	0800a785 	.word	0x0800a785

080093b8 <__ulp>:
 80093b8:	b082      	sub	sp, #8
 80093ba:	ed8d 0b00 	vstr	d0, [sp]
 80093be:	9a01      	ldr	r2, [sp, #4]
 80093c0:	4b0f      	ldr	r3, [pc, #60]	; (8009400 <__ulp+0x48>)
 80093c2:	4013      	ands	r3, r2
 80093c4:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	dc08      	bgt.n	80093de <__ulp+0x26>
 80093cc:	425b      	negs	r3, r3
 80093ce:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 80093d2:	ea4f 5223 	mov.w	r2, r3, asr #20
 80093d6:	da04      	bge.n	80093e2 <__ulp+0x2a>
 80093d8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80093dc:	4113      	asrs	r3, r2
 80093de:	2200      	movs	r2, #0
 80093e0:	e008      	b.n	80093f4 <__ulp+0x3c>
 80093e2:	f1a2 0314 	sub.w	r3, r2, #20
 80093e6:	2b1e      	cmp	r3, #30
 80093e8:	bfda      	itte	le
 80093ea:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 80093ee:	40da      	lsrle	r2, r3
 80093f0:	2201      	movgt	r2, #1
 80093f2:	2300      	movs	r3, #0
 80093f4:	4619      	mov	r1, r3
 80093f6:	4610      	mov	r0, r2
 80093f8:	ec41 0b10 	vmov	d0, r0, r1
 80093fc:	b002      	add	sp, #8
 80093fe:	4770      	bx	lr
 8009400:	7ff00000 	.word	0x7ff00000

08009404 <__b2d>:
 8009404:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009408:	6906      	ldr	r6, [r0, #16]
 800940a:	f100 0814 	add.w	r8, r0, #20
 800940e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8009412:	1f37      	subs	r7, r6, #4
 8009414:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009418:	4610      	mov	r0, r2
 800941a:	f7ff fd53 	bl	8008ec4 <__hi0bits>
 800941e:	f1c0 0320 	rsb	r3, r0, #32
 8009422:	280a      	cmp	r0, #10
 8009424:	600b      	str	r3, [r1, #0]
 8009426:	491b      	ldr	r1, [pc, #108]	; (8009494 <__b2d+0x90>)
 8009428:	dc15      	bgt.n	8009456 <__b2d+0x52>
 800942a:	f1c0 0c0b 	rsb	ip, r0, #11
 800942e:	fa22 f30c 	lsr.w	r3, r2, ip
 8009432:	45b8      	cmp	r8, r7
 8009434:	ea43 0501 	orr.w	r5, r3, r1
 8009438:	bf34      	ite	cc
 800943a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800943e:	2300      	movcs	r3, #0
 8009440:	3015      	adds	r0, #21
 8009442:	fa02 f000 	lsl.w	r0, r2, r0
 8009446:	fa23 f30c 	lsr.w	r3, r3, ip
 800944a:	4303      	orrs	r3, r0
 800944c:	461c      	mov	r4, r3
 800944e:	ec45 4b10 	vmov	d0, r4, r5
 8009452:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009456:	45b8      	cmp	r8, r7
 8009458:	bf3a      	itte	cc
 800945a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800945e:	f1a6 0708 	subcc.w	r7, r6, #8
 8009462:	2300      	movcs	r3, #0
 8009464:	380b      	subs	r0, #11
 8009466:	d012      	beq.n	800948e <__b2d+0x8a>
 8009468:	f1c0 0120 	rsb	r1, r0, #32
 800946c:	fa23 f401 	lsr.w	r4, r3, r1
 8009470:	4082      	lsls	r2, r0
 8009472:	4322      	orrs	r2, r4
 8009474:	4547      	cmp	r7, r8
 8009476:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800947a:	bf8c      	ite	hi
 800947c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009480:	2200      	movls	r2, #0
 8009482:	4083      	lsls	r3, r0
 8009484:	40ca      	lsrs	r2, r1
 8009486:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800948a:	4313      	orrs	r3, r2
 800948c:	e7de      	b.n	800944c <__b2d+0x48>
 800948e:	ea42 0501 	orr.w	r5, r2, r1
 8009492:	e7db      	b.n	800944c <__b2d+0x48>
 8009494:	3ff00000 	.word	0x3ff00000

08009498 <__d2b>:
 8009498:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800949c:	460f      	mov	r7, r1
 800949e:	2101      	movs	r1, #1
 80094a0:	ec59 8b10 	vmov	r8, r9, d0
 80094a4:	4616      	mov	r6, r2
 80094a6:	f7ff fc1b 	bl	8008ce0 <_Balloc>
 80094aa:	4604      	mov	r4, r0
 80094ac:	b930      	cbnz	r0, 80094bc <__d2b+0x24>
 80094ae:	4602      	mov	r2, r0
 80094b0:	4b24      	ldr	r3, [pc, #144]	; (8009544 <__d2b+0xac>)
 80094b2:	4825      	ldr	r0, [pc, #148]	; (8009548 <__d2b+0xb0>)
 80094b4:	f240 310f 	movw	r1, #783	; 0x30f
 80094b8:	f7fe f910 	bl	80076dc <__assert_func>
 80094bc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80094c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80094c4:	bb2d      	cbnz	r5, 8009512 <__d2b+0x7a>
 80094c6:	9301      	str	r3, [sp, #4]
 80094c8:	f1b8 0300 	subs.w	r3, r8, #0
 80094cc:	d026      	beq.n	800951c <__d2b+0x84>
 80094ce:	4668      	mov	r0, sp
 80094d0:	9300      	str	r3, [sp, #0]
 80094d2:	f7ff fd17 	bl	8008f04 <__lo0bits>
 80094d6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80094da:	b1e8      	cbz	r0, 8009518 <__d2b+0x80>
 80094dc:	f1c0 0320 	rsb	r3, r0, #32
 80094e0:	fa02 f303 	lsl.w	r3, r2, r3
 80094e4:	430b      	orrs	r3, r1
 80094e6:	40c2      	lsrs	r2, r0
 80094e8:	6163      	str	r3, [r4, #20]
 80094ea:	9201      	str	r2, [sp, #4]
 80094ec:	9b01      	ldr	r3, [sp, #4]
 80094ee:	61a3      	str	r3, [r4, #24]
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	bf14      	ite	ne
 80094f4:	2202      	movne	r2, #2
 80094f6:	2201      	moveq	r2, #1
 80094f8:	6122      	str	r2, [r4, #16]
 80094fa:	b1bd      	cbz	r5, 800952c <__d2b+0x94>
 80094fc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009500:	4405      	add	r5, r0
 8009502:	603d      	str	r5, [r7, #0]
 8009504:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009508:	6030      	str	r0, [r6, #0]
 800950a:	4620      	mov	r0, r4
 800950c:	b003      	add	sp, #12
 800950e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009512:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009516:	e7d6      	b.n	80094c6 <__d2b+0x2e>
 8009518:	6161      	str	r1, [r4, #20]
 800951a:	e7e7      	b.n	80094ec <__d2b+0x54>
 800951c:	a801      	add	r0, sp, #4
 800951e:	f7ff fcf1 	bl	8008f04 <__lo0bits>
 8009522:	9b01      	ldr	r3, [sp, #4]
 8009524:	6163      	str	r3, [r4, #20]
 8009526:	3020      	adds	r0, #32
 8009528:	2201      	movs	r2, #1
 800952a:	e7e5      	b.n	80094f8 <__d2b+0x60>
 800952c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009530:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009534:	6038      	str	r0, [r7, #0]
 8009536:	6918      	ldr	r0, [r3, #16]
 8009538:	f7ff fcc4 	bl	8008ec4 <__hi0bits>
 800953c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009540:	e7e2      	b.n	8009508 <__d2b+0x70>
 8009542:	bf00      	nop
 8009544:	0800a714 	.word	0x0800a714
 8009548:	0800a785 	.word	0x0800a785

0800954c <__ratio>:
 800954c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009550:	4688      	mov	r8, r1
 8009552:	4669      	mov	r1, sp
 8009554:	4681      	mov	r9, r0
 8009556:	f7ff ff55 	bl	8009404 <__b2d>
 800955a:	a901      	add	r1, sp, #4
 800955c:	4640      	mov	r0, r8
 800955e:	ec55 4b10 	vmov	r4, r5, d0
 8009562:	f7ff ff4f 	bl	8009404 <__b2d>
 8009566:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800956a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800956e:	eba3 0c02 	sub.w	ip, r3, r2
 8009572:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009576:	1a9b      	subs	r3, r3, r2
 8009578:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800957c:	ec51 0b10 	vmov	r0, r1, d0
 8009580:	2b00      	cmp	r3, #0
 8009582:	bfd6      	itet	le
 8009584:	460a      	movle	r2, r1
 8009586:	462a      	movgt	r2, r5
 8009588:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800958c:	468b      	mov	fp, r1
 800958e:	462f      	mov	r7, r5
 8009590:	bfd4      	ite	le
 8009592:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009596:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800959a:	4620      	mov	r0, r4
 800959c:	ee10 2a10 	vmov	r2, s0
 80095a0:	465b      	mov	r3, fp
 80095a2:	4639      	mov	r1, r7
 80095a4:	f7f7 f96a 	bl	800087c <__aeabi_ddiv>
 80095a8:	ec41 0b10 	vmov	d0, r0, r1
 80095ac:	b003      	add	sp, #12
 80095ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080095b2 <__copybits>:
 80095b2:	3901      	subs	r1, #1
 80095b4:	b570      	push	{r4, r5, r6, lr}
 80095b6:	1149      	asrs	r1, r1, #5
 80095b8:	6914      	ldr	r4, [r2, #16]
 80095ba:	3101      	adds	r1, #1
 80095bc:	f102 0314 	add.w	r3, r2, #20
 80095c0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80095c4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80095c8:	1f05      	subs	r5, r0, #4
 80095ca:	42a3      	cmp	r3, r4
 80095cc:	d30c      	bcc.n	80095e8 <__copybits+0x36>
 80095ce:	1aa3      	subs	r3, r4, r2
 80095d0:	3b11      	subs	r3, #17
 80095d2:	f023 0303 	bic.w	r3, r3, #3
 80095d6:	3211      	adds	r2, #17
 80095d8:	42a2      	cmp	r2, r4
 80095da:	bf88      	it	hi
 80095dc:	2300      	movhi	r3, #0
 80095de:	4418      	add	r0, r3
 80095e0:	2300      	movs	r3, #0
 80095e2:	4288      	cmp	r0, r1
 80095e4:	d305      	bcc.n	80095f2 <__copybits+0x40>
 80095e6:	bd70      	pop	{r4, r5, r6, pc}
 80095e8:	f853 6b04 	ldr.w	r6, [r3], #4
 80095ec:	f845 6f04 	str.w	r6, [r5, #4]!
 80095f0:	e7eb      	b.n	80095ca <__copybits+0x18>
 80095f2:	f840 3b04 	str.w	r3, [r0], #4
 80095f6:	e7f4      	b.n	80095e2 <__copybits+0x30>

080095f8 <__any_on>:
 80095f8:	f100 0214 	add.w	r2, r0, #20
 80095fc:	6900      	ldr	r0, [r0, #16]
 80095fe:	114b      	asrs	r3, r1, #5
 8009600:	4298      	cmp	r0, r3
 8009602:	b510      	push	{r4, lr}
 8009604:	db11      	blt.n	800962a <__any_on+0x32>
 8009606:	dd0a      	ble.n	800961e <__any_on+0x26>
 8009608:	f011 011f 	ands.w	r1, r1, #31
 800960c:	d007      	beq.n	800961e <__any_on+0x26>
 800960e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009612:	fa24 f001 	lsr.w	r0, r4, r1
 8009616:	fa00 f101 	lsl.w	r1, r0, r1
 800961a:	428c      	cmp	r4, r1
 800961c:	d10b      	bne.n	8009636 <__any_on+0x3e>
 800961e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009622:	4293      	cmp	r3, r2
 8009624:	d803      	bhi.n	800962e <__any_on+0x36>
 8009626:	2000      	movs	r0, #0
 8009628:	bd10      	pop	{r4, pc}
 800962a:	4603      	mov	r3, r0
 800962c:	e7f7      	b.n	800961e <__any_on+0x26>
 800962e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009632:	2900      	cmp	r1, #0
 8009634:	d0f5      	beq.n	8009622 <__any_on+0x2a>
 8009636:	2001      	movs	r0, #1
 8009638:	e7f6      	b.n	8009628 <__any_on+0x30>

0800963a <__ascii_wctomb>:
 800963a:	b149      	cbz	r1, 8009650 <__ascii_wctomb+0x16>
 800963c:	2aff      	cmp	r2, #255	; 0xff
 800963e:	bf85      	ittet	hi
 8009640:	238a      	movhi	r3, #138	; 0x8a
 8009642:	6003      	strhi	r3, [r0, #0]
 8009644:	700a      	strbls	r2, [r1, #0]
 8009646:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800964a:	bf98      	it	ls
 800964c:	2001      	movls	r0, #1
 800964e:	4770      	bx	lr
 8009650:	4608      	mov	r0, r1
 8009652:	4770      	bx	lr

08009654 <__ssputs_r>:
 8009654:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009658:	688e      	ldr	r6, [r1, #8]
 800965a:	461f      	mov	r7, r3
 800965c:	42be      	cmp	r6, r7
 800965e:	680b      	ldr	r3, [r1, #0]
 8009660:	4682      	mov	sl, r0
 8009662:	460c      	mov	r4, r1
 8009664:	4690      	mov	r8, r2
 8009666:	d82c      	bhi.n	80096c2 <__ssputs_r+0x6e>
 8009668:	898a      	ldrh	r2, [r1, #12]
 800966a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800966e:	d026      	beq.n	80096be <__ssputs_r+0x6a>
 8009670:	6965      	ldr	r5, [r4, #20]
 8009672:	6909      	ldr	r1, [r1, #16]
 8009674:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009678:	eba3 0901 	sub.w	r9, r3, r1
 800967c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009680:	1c7b      	adds	r3, r7, #1
 8009682:	444b      	add	r3, r9
 8009684:	106d      	asrs	r5, r5, #1
 8009686:	429d      	cmp	r5, r3
 8009688:	bf38      	it	cc
 800968a:	461d      	movcc	r5, r3
 800968c:	0553      	lsls	r3, r2, #21
 800968e:	d527      	bpl.n	80096e0 <__ssputs_r+0x8c>
 8009690:	4629      	mov	r1, r5
 8009692:	f7ff fa87 	bl	8008ba4 <_malloc_r>
 8009696:	4606      	mov	r6, r0
 8009698:	b360      	cbz	r0, 80096f4 <__ssputs_r+0xa0>
 800969a:	6921      	ldr	r1, [r4, #16]
 800969c:	464a      	mov	r2, r9
 800969e:	f7fd fffe 	bl	800769e <memcpy>
 80096a2:	89a3      	ldrh	r3, [r4, #12]
 80096a4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80096a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80096ac:	81a3      	strh	r3, [r4, #12]
 80096ae:	6126      	str	r6, [r4, #16]
 80096b0:	6165      	str	r5, [r4, #20]
 80096b2:	444e      	add	r6, r9
 80096b4:	eba5 0509 	sub.w	r5, r5, r9
 80096b8:	6026      	str	r6, [r4, #0]
 80096ba:	60a5      	str	r5, [r4, #8]
 80096bc:	463e      	mov	r6, r7
 80096be:	42be      	cmp	r6, r7
 80096c0:	d900      	bls.n	80096c4 <__ssputs_r+0x70>
 80096c2:	463e      	mov	r6, r7
 80096c4:	6820      	ldr	r0, [r4, #0]
 80096c6:	4632      	mov	r2, r6
 80096c8:	4641      	mov	r1, r8
 80096ca:	f000 fb81 	bl	8009dd0 <memmove>
 80096ce:	68a3      	ldr	r3, [r4, #8]
 80096d0:	1b9b      	subs	r3, r3, r6
 80096d2:	60a3      	str	r3, [r4, #8]
 80096d4:	6823      	ldr	r3, [r4, #0]
 80096d6:	4433      	add	r3, r6
 80096d8:	6023      	str	r3, [r4, #0]
 80096da:	2000      	movs	r0, #0
 80096dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096e0:	462a      	mov	r2, r5
 80096e2:	f000 fbde 	bl	8009ea2 <_realloc_r>
 80096e6:	4606      	mov	r6, r0
 80096e8:	2800      	cmp	r0, #0
 80096ea:	d1e0      	bne.n	80096ae <__ssputs_r+0x5a>
 80096ec:	6921      	ldr	r1, [r4, #16]
 80096ee:	4650      	mov	r0, sl
 80096f0:	f7fe fe8c 	bl	800840c <_free_r>
 80096f4:	230c      	movs	r3, #12
 80096f6:	f8ca 3000 	str.w	r3, [sl]
 80096fa:	89a3      	ldrh	r3, [r4, #12]
 80096fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009700:	81a3      	strh	r3, [r4, #12]
 8009702:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009706:	e7e9      	b.n	80096dc <__ssputs_r+0x88>

08009708 <_svfiprintf_r>:
 8009708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800970c:	4698      	mov	r8, r3
 800970e:	898b      	ldrh	r3, [r1, #12]
 8009710:	061b      	lsls	r3, r3, #24
 8009712:	b09d      	sub	sp, #116	; 0x74
 8009714:	4607      	mov	r7, r0
 8009716:	460d      	mov	r5, r1
 8009718:	4614      	mov	r4, r2
 800971a:	d50e      	bpl.n	800973a <_svfiprintf_r+0x32>
 800971c:	690b      	ldr	r3, [r1, #16]
 800971e:	b963      	cbnz	r3, 800973a <_svfiprintf_r+0x32>
 8009720:	2140      	movs	r1, #64	; 0x40
 8009722:	f7ff fa3f 	bl	8008ba4 <_malloc_r>
 8009726:	6028      	str	r0, [r5, #0]
 8009728:	6128      	str	r0, [r5, #16]
 800972a:	b920      	cbnz	r0, 8009736 <_svfiprintf_r+0x2e>
 800972c:	230c      	movs	r3, #12
 800972e:	603b      	str	r3, [r7, #0]
 8009730:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009734:	e0d0      	b.n	80098d8 <_svfiprintf_r+0x1d0>
 8009736:	2340      	movs	r3, #64	; 0x40
 8009738:	616b      	str	r3, [r5, #20]
 800973a:	2300      	movs	r3, #0
 800973c:	9309      	str	r3, [sp, #36]	; 0x24
 800973e:	2320      	movs	r3, #32
 8009740:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009744:	f8cd 800c 	str.w	r8, [sp, #12]
 8009748:	2330      	movs	r3, #48	; 0x30
 800974a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80098f0 <_svfiprintf_r+0x1e8>
 800974e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009752:	f04f 0901 	mov.w	r9, #1
 8009756:	4623      	mov	r3, r4
 8009758:	469a      	mov	sl, r3
 800975a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800975e:	b10a      	cbz	r2, 8009764 <_svfiprintf_r+0x5c>
 8009760:	2a25      	cmp	r2, #37	; 0x25
 8009762:	d1f9      	bne.n	8009758 <_svfiprintf_r+0x50>
 8009764:	ebba 0b04 	subs.w	fp, sl, r4
 8009768:	d00b      	beq.n	8009782 <_svfiprintf_r+0x7a>
 800976a:	465b      	mov	r3, fp
 800976c:	4622      	mov	r2, r4
 800976e:	4629      	mov	r1, r5
 8009770:	4638      	mov	r0, r7
 8009772:	f7ff ff6f 	bl	8009654 <__ssputs_r>
 8009776:	3001      	adds	r0, #1
 8009778:	f000 80a9 	beq.w	80098ce <_svfiprintf_r+0x1c6>
 800977c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800977e:	445a      	add	r2, fp
 8009780:	9209      	str	r2, [sp, #36]	; 0x24
 8009782:	f89a 3000 	ldrb.w	r3, [sl]
 8009786:	2b00      	cmp	r3, #0
 8009788:	f000 80a1 	beq.w	80098ce <_svfiprintf_r+0x1c6>
 800978c:	2300      	movs	r3, #0
 800978e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009792:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009796:	f10a 0a01 	add.w	sl, sl, #1
 800979a:	9304      	str	r3, [sp, #16]
 800979c:	9307      	str	r3, [sp, #28]
 800979e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80097a2:	931a      	str	r3, [sp, #104]	; 0x68
 80097a4:	4654      	mov	r4, sl
 80097a6:	2205      	movs	r2, #5
 80097a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097ac:	4850      	ldr	r0, [pc, #320]	; (80098f0 <_svfiprintf_r+0x1e8>)
 80097ae:	f7f6 fd27 	bl	8000200 <memchr>
 80097b2:	9a04      	ldr	r2, [sp, #16]
 80097b4:	b9d8      	cbnz	r0, 80097ee <_svfiprintf_r+0xe6>
 80097b6:	06d0      	lsls	r0, r2, #27
 80097b8:	bf44      	itt	mi
 80097ba:	2320      	movmi	r3, #32
 80097bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80097c0:	0711      	lsls	r1, r2, #28
 80097c2:	bf44      	itt	mi
 80097c4:	232b      	movmi	r3, #43	; 0x2b
 80097c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80097ca:	f89a 3000 	ldrb.w	r3, [sl]
 80097ce:	2b2a      	cmp	r3, #42	; 0x2a
 80097d0:	d015      	beq.n	80097fe <_svfiprintf_r+0xf6>
 80097d2:	9a07      	ldr	r2, [sp, #28]
 80097d4:	4654      	mov	r4, sl
 80097d6:	2000      	movs	r0, #0
 80097d8:	f04f 0c0a 	mov.w	ip, #10
 80097dc:	4621      	mov	r1, r4
 80097de:	f811 3b01 	ldrb.w	r3, [r1], #1
 80097e2:	3b30      	subs	r3, #48	; 0x30
 80097e4:	2b09      	cmp	r3, #9
 80097e6:	d94d      	bls.n	8009884 <_svfiprintf_r+0x17c>
 80097e8:	b1b0      	cbz	r0, 8009818 <_svfiprintf_r+0x110>
 80097ea:	9207      	str	r2, [sp, #28]
 80097ec:	e014      	b.n	8009818 <_svfiprintf_r+0x110>
 80097ee:	eba0 0308 	sub.w	r3, r0, r8
 80097f2:	fa09 f303 	lsl.w	r3, r9, r3
 80097f6:	4313      	orrs	r3, r2
 80097f8:	9304      	str	r3, [sp, #16]
 80097fa:	46a2      	mov	sl, r4
 80097fc:	e7d2      	b.n	80097a4 <_svfiprintf_r+0x9c>
 80097fe:	9b03      	ldr	r3, [sp, #12]
 8009800:	1d19      	adds	r1, r3, #4
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	9103      	str	r1, [sp, #12]
 8009806:	2b00      	cmp	r3, #0
 8009808:	bfbb      	ittet	lt
 800980a:	425b      	neglt	r3, r3
 800980c:	f042 0202 	orrlt.w	r2, r2, #2
 8009810:	9307      	strge	r3, [sp, #28]
 8009812:	9307      	strlt	r3, [sp, #28]
 8009814:	bfb8      	it	lt
 8009816:	9204      	strlt	r2, [sp, #16]
 8009818:	7823      	ldrb	r3, [r4, #0]
 800981a:	2b2e      	cmp	r3, #46	; 0x2e
 800981c:	d10c      	bne.n	8009838 <_svfiprintf_r+0x130>
 800981e:	7863      	ldrb	r3, [r4, #1]
 8009820:	2b2a      	cmp	r3, #42	; 0x2a
 8009822:	d134      	bne.n	800988e <_svfiprintf_r+0x186>
 8009824:	9b03      	ldr	r3, [sp, #12]
 8009826:	1d1a      	adds	r2, r3, #4
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	9203      	str	r2, [sp, #12]
 800982c:	2b00      	cmp	r3, #0
 800982e:	bfb8      	it	lt
 8009830:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009834:	3402      	adds	r4, #2
 8009836:	9305      	str	r3, [sp, #20]
 8009838:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8009900 <_svfiprintf_r+0x1f8>
 800983c:	7821      	ldrb	r1, [r4, #0]
 800983e:	2203      	movs	r2, #3
 8009840:	4650      	mov	r0, sl
 8009842:	f7f6 fcdd 	bl	8000200 <memchr>
 8009846:	b138      	cbz	r0, 8009858 <_svfiprintf_r+0x150>
 8009848:	9b04      	ldr	r3, [sp, #16]
 800984a:	eba0 000a 	sub.w	r0, r0, sl
 800984e:	2240      	movs	r2, #64	; 0x40
 8009850:	4082      	lsls	r2, r0
 8009852:	4313      	orrs	r3, r2
 8009854:	3401      	adds	r4, #1
 8009856:	9304      	str	r3, [sp, #16]
 8009858:	f814 1b01 	ldrb.w	r1, [r4], #1
 800985c:	4825      	ldr	r0, [pc, #148]	; (80098f4 <_svfiprintf_r+0x1ec>)
 800985e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009862:	2206      	movs	r2, #6
 8009864:	f7f6 fccc 	bl	8000200 <memchr>
 8009868:	2800      	cmp	r0, #0
 800986a:	d038      	beq.n	80098de <_svfiprintf_r+0x1d6>
 800986c:	4b22      	ldr	r3, [pc, #136]	; (80098f8 <_svfiprintf_r+0x1f0>)
 800986e:	bb1b      	cbnz	r3, 80098b8 <_svfiprintf_r+0x1b0>
 8009870:	9b03      	ldr	r3, [sp, #12]
 8009872:	3307      	adds	r3, #7
 8009874:	f023 0307 	bic.w	r3, r3, #7
 8009878:	3308      	adds	r3, #8
 800987a:	9303      	str	r3, [sp, #12]
 800987c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800987e:	4433      	add	r3, r6
 8009880:	9309      	str	r3, [sp, #36]	; 0x24
 8009882:	e768      	b.n	8009756 <_svfiprintf_r+0x4e>
 8009884:	fb0c 3202 	mla	r2, ip, r2, r3
 8009888:	460c      	mov	r4, r1
 800988a:	2001      	movs	r0, #1
 800988c:	e7a6      	b.n	80097dc <_svfiprintf_r+0xd4>
 800988e:	2300      	movs	r3, #0
 8009890:	3401      	adds	r4, #1
 8009892:	9305      	str	r3, [sp, #20]
 8009894:	4619      	mov	r1, r3
 8009896:	f04f 0c0a 	mov.w	ip, #10
 800989a:	4620      	mov	r0, r4
 800989c:	f810 2b01 	ldrb.w	r2, [r0], #1
 80098a0:	3a30      	subs	r2, #48	; 0x30
 80098a2:	2a09      	cmp	r2, #9
 80098a4:	d903      	bls.n	80098ae <_svfiprintf_r+0x1a6>
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d0c6      	beq.n	8009838 <_svfiprintf_r+0x130>
 80098aa:	9105      	str	r1, [sp, #20]
 80098ac:	e7c4      	b.n	8009838 <_svfiprintf_r+0x130>
 80098ae:	fb0c 2101 	mla	r1, ip, r1, r2
 80098b2:	4604      	mov	r4, r0
 80098b4:	2301      	movs	r3, #1
 80098b6:	e7f0      	b.n	800989a <_svfiprintf_r+0x192>
 80098b8:	ab03      	add	r3, sp, #12
 80098ba:	9300      	str	r3, [sp, #0]
 80098bc:	462a      	mov	r2, r5
 80098be:	4b0f      	ldr	r3, [pc, #60]	; (80098fc <_svfiprintf_r+0x1f4>)
 80098c0:	a904      	add	r1, sp, #16
 80098c2:	4638      	mov	r0, r7
 80098c4:	f7fc fe00 	bl	80064c8 <_printf_float>
 80098c8:	1c42      	adds	r2, r0, #1
 80098ca:	4606      	mov	r6, r0
 80098cc:	d1d6      	bne.n	800987c <_svfiprintf_r+0x174>
 80098ce:	89ab      	ldrh	r3, [r5, #12]
 80098d0:	065b      	lsls	r3, r3, #25
 80098d2:	f53f af2d 	bmi.w	8009730 <_svfiprintf_r+0x28>
 80098d6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80098d8:	b01d      	add	sp, #116	; 0x74
 80098da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098de:	ab03      	add	r3, sp, #12
 80098e0:	9300      	str	r3, [sp, #0]
 80098e2:	462a      	mov	r2, r5
 80098e4:	4b05      	ldr	r3, [pc, #20]	; (80098fc <_svfiprintf_r+0x1f4>)
 80098e6:	a904      	add	r1, sp, #16
 80098e8:	4638      	mov	r0, r7
 80098ea:	f7fd f891 	bl	8006a10 <_printf_i>
 80098ee:	e7eb      	b.n	80098c8 <_svfiprintf_r+0x1c0>
 80098f0:	0800a8dc 	.word	0x0800a8dc
 80098f4:	0800a8e6 	.word	0x0800a8e6
 80098f8:	080064c9 	.word	0x080064c9
 80098fc:	08009655 	.word	0x08009655
 8009900:	0800a8e2 	.word	0x0800a8e2

08009904 <__sfputc_r>:
 8009904:	6893      	ldr	r3, [r2, #8]
 8009906:	3b01      	subs	r3, #1
 8009908:	2b00      	cmp	r3, #0
 800990a:	b410      	push	{r4}
 800990c:	6093      	str	r3, [r2, #8]
 800990e:	da08      	bge.n	8009922 <__sfputc_r+0x1e>
 8009910:	6994      	ldr	r4, [r2, #24]
 8009912:	42a3      	cmp	r3, r4
 8009914:	db01      	blt.n	800991a <__sfputc_r+0x16>
 8009916:	290a      	cmp	r1, #10
 8009918:	d103      	bne.n	8009922 <__sfputc_r+0x1e>
 800991a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800991e:	f7fd bd3c 	b.w	800739a <__swbuf_r>
 8009922:	6813      	ldr	r3, [r2, #0]
 8009924:	1c58      	adds	r0, r3, #1
 8009926:	6010      	str	r0, [r2, #0]
 8009928:	7019      	strb	r1, [r3, #0]
 800992a:	4608      	mov	r0, r1
 800992c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009930:	4770      	bx	lr

08009932 <__sfputs_r>:
 8009932:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009934:	4606      	mov	r6, r0
 8009936:	460f      	mov	r7, r1
 8009938:	4614      	mov	r4, r2
 800993a:	18d5      	adds	r5, r2, r3
 800993c:	42ac      	cmp	r4, r5
 800993e:	d101      	bne.n	8009944 <__sfputs_r+0x12>
 8009940:	2000      	movs	r0, #0
 8009942:	e007      	b.n	8009954 <__sfputs_r+0x22>
 8009944:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009948:	463a      	mov	r2, r7
 800994a:	4630      	mov	r0, r6
 800994c:	f7ff ffda 	bl	8009904 <__sfputc_r>
 8009950:	1c43      	adds	r3, r0, #1
 8009952:	d1f3      	bne.n	800993c <__sfputs_r+0xa>
 8009954:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009958 <_vfiprintf_r>:
 8009958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800995c:	460d      	mov	r5, r1
 800995e:	b09d      	sub	sp, #116	; 0x74
 8009960:	4614      	mov	r4, r2
 8009962:	4698      	mov	r8, r3
 8009964:	4606      	mov	r6, r0
 8009966:	b118      	cbz	r0, 8009970 <_vfiprintf_r+0x18>
 8009968:	6a03      	ldr	r3, [r0, #32]
 800996a:	b90b      	cbnz	r3, 8009970 <_vfiprintf_r+0x18>
 800996c:	f7fd fc0e 	bl	800718c <__sinit>
 8009970:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009972:	07d9      	lsls	r1, r3, #31
 8009974:	d405      	bmi.n	8009982 <_vfiprintf_r+0x2a>
 8009976:	89ab      	ldrh	r3, [r5, #12]
 8009978:	059a      	lsls	r2, r3, #22
 800997a:	d402      	bmi.n	8009982 <_vfiprintf_r+0x2a>
 800997c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800997e:	f7fd fe8c 	bl	800769a <__retarget_lock_acquire_recursive>
 8009982:	89ab      	ldrh	r3, [r5, #12]
 8009984:	071b      	lsls	r3, r3, #28
 8009986:	d501      	bpl.n	800998c <_vfiprintf_r+0x34>
 8009988:	692b      	ldr	r3, [r5, #16]
 800998a:	b99b      	cbnz	r3, 80099b4 <_vfiprintf_r+0x5c>
 800998c:	4629      	mov	r1, r5
 800998e:	4630      	mov	r0, r6
 8009990:	f7fd fd40 	bl	8007414 <__swsetup_r>
 8009994:	b170      	cbz	r0, 80099b4 <_vfiprintf_r+0x5c>
 8009996:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009998:	07dc      	lsls	r4, r3, #31
 800999a:	d504      	bpl.n	80099a6 <_vfiprintf_r+0x4e>
 800999c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80099a0:	b01d      	add	sp, #116	; 0x74
 80099a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099a6:	89ab      	ldrh	r3, [r5, #12]
 80099a8:	0598      	lsls	r0, r3, #22
 80099aa:	d4f7      	bmi.n	800999c <_vfiprintf_r+0x44>
 80099ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80099ae:	f7fd fe75 	bl	800769c <__retarget_lock_release_recursive>
 80099b2:	e7f3      	b.n	800999c <_vfiprintf_r+0x44>
 80099b4:	2300      	movs	r3, #0
 80099b6:	9309      	str	r3, [sp, #36]	; 0x24
 80099b8:	2320      	movs	r3, #32
 80099ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80099be:	f8cd 800c 	str.w	r8, [sp, #12]
 80099c2:	2330      	movs	r3, #48	; 0x30
 80099c4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8009b78 <_vfiprintf_r+0x220>
 80099c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80099cc:	f04f 0901 	mov.w	r9, #1
 80099d0:	4623      	mov	r3, r4
 80099d2:	469a      	mov	sl, r3
 80099d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80099d8:	b10a      	cbz	r2, 80099de <_vfiprintf_r+0x86>
 80099da:	2a25      	cmp	r2, #37	; 0x25
 80099dc:	d1f9      	bne.n	80099d2 <_vfiprintf_r+0x7a>
 80099de:	ebba 0b04 	subs.w	fp, sl, r4
 80099e2:	d00b      	beq.n	80099fc <_vfiprintf_r+0xa4>
 80099e4:	465b      	mov	r3, fp
 80099e6:	4622      	mov	r2, r4
 80099e8:	4629      	mov	r1, r5
 80099ea:	4630      	mov	r0, r6
 80099ec:	f7ff ffa1 	bl	8009932 <__sfputs_r>
 80099f0:	3001      	adds	r0, #1
 80099f2:	f000 80a9 	beq.w	8009b48 <_vfiprintf_r+0x1f0>
 80099f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80099f8:	445a      	add	r2, fp
 80099fa:	9209      	str	r2, [sp, #36]	; 0x24
 80099fc:	f89a 3000 	ldrb.w	r3, [sl]
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	f000 80a1 	beq.w	8009b48 <_vfiprintf_r+0x1f0>
 8009a06:	2300      	movs	r3, #0
 8009a08:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009a0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009a10:	f10a 0a01 	add.w	sl, sl, #1
 8009a14:	9304      	str	r3, [sp, #16]
 8009a16:	9307      	str	r3, [sp, #28]
 8009a18:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009a1c:	931a      	str	r3, [sp, #104]	; 0x68
 8009a1e:	4654      	mov	r4, sl
 8009a20:	2205      	movs	r2, #5
 8009a22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a26:	4854      	ldr	r0, [pc, #336]	; (8009b78 <_vfiprintf_r+0x220>)
 8009a28:	f7f6 fbea 	bl	8000200 <memchr>
 8009a2c:	9a04      	ldr	r2, [sp, #16]
 8009a2e:	b9d8      	cbnz	r0, 8009a68 <_vfiprintf_r+0x110>
 8009a30:	06d1      	lsls	r1, r2, #27
 8009a32:	bf44      	itt	mi
 8009a34:	2320      	movmi	r3, #32
 8009a36:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009a3a:	0713      	lsls	r3, r2, #28
 8009a3c:	bf44      	itt	mi
 8009a3e:	232b      	movmi	r3, #43	; 0x2b
 8009a40:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009a44:	f89a 3000 	ldrb.w	r3, [sl]
 8009a48:	2b2a      	cmp	r3, #42	; 0x2a
 8009a4a:	d015      	beq.n	8009a78 <_vfiprintf_r+0x120>
 8009a4c:	9a07      	ldr	r2, [sp, #28]
 8009a4e:	4654      	mov	r4, sl
 8009a50:	2000      	movs	r0, #0
 8009a52:	f04f 0c0a 	mov.w	ip, #10
 8009a56:	4621      	mov	r1, r4
 8009a58:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009a5c:	3b30      	subs	r3, #48	; 0x30
 8009a5e:	2b09      	cmp	r3, #9
 8009a60:	d94d      	bls.n	8009afe <_vfiprintf_r+0x1a6>
 8009a62:	b1b0      	cbz	r0, 8009a92 <_vfiprintf_r+0x13a>
 8009a64:	9207      	str	r2, [sp, #28]
 8009a66:	e014      	b.n	8009a92 <_vfiprintf_r+0x13a>
 8009a68:	eba0 0308 	sub.w	r3, r0, r8
 8009a6c:	fa09 f303 	lsl.w	r3, r9, r3
 8009a70:	4313      	orrs	r3, r2
 8009a72:	9304      	str	r3, [sp, #16]
 8009a74:	46a2      	mov	sl, r4
 8009a76:	e7d2      	b.n	8009a1e <_vfiprintf_r+0xc6>
 8009a78:	9b03      	ldr	r3, [sp, #12]
 8009a7a:	1d19      	adds	r1, r3, #4
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	9103      	str	r1, [sp, #12]
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	bfbb      	ittet	lt
 8009a84:	425b      	neglt	r3, r3
 8009a86:	f042 0202 	orrlt.w	r2, r2, #2
 8009a8a:	9307      	strge	r3, [sp, #28]
 8009a8c:	9307      	strlt	r3, [sp, #28]
 8009a8e:	bfb8      	it	lt
 8009a90:	9204      	strlt	r2, [sp, #16]
 8009a92:	7823      	ldrb	r3, [r4, #0]
 8009a94:	2b2e      	cmp	r3, #46	; 0x2e
 8009a96:	d10c      	bne.n	8009ab2 <_vfiprintf_r+0x15a>
 8009a98:	7863      	ldrb	r3, [r4, #1]
 8009a9a:	2b2a      	cmp	r3, #42	; 0x2a
 8009a9c:	d134      	bne.n	8009b08 <_vfiprintf_r+0x1b0>
 8009a9e:	9b03      	ldr	r3, [sp, #12]
 8009aa0:	1d1a      	adds	r2, r3, #4
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	9203      	str	r2, [sp, #12]
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	bfb8      	it	lt
 8009aaa:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009aae:	3402      	adds	r4, #2
 8009ab0:	9305      	str	r3, [sp, #20]
 8009ab2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8009b88 <_vfiprintf_r+0x230>
 8009ab6:	7821      	ldrb	r1, [r4, #0]
 8009ab8:	2203      	movs	r2, #3
 8009aba:	4650      	mov	r0, sl
 8009abc:	f7f6 fba0 	bl	8000200 <memchr>
 8009ac0:	b138      	cbz	r0, 8009ad2 <_vfiprintf_r+0x17a>
 8009ac2:	9b04      	ldr	r3, [sp, #16]
 8009ac4:	eba0 000a 	sub.w	r0, r0, sl
 8009ac8:	2240      	movs	r2, #64	; 0x40
 8009aca:	4082      	lsls	r2, r0
 8009acc:	4313      	orrs	r3, r2
 8009ace:	3401      	adds	r4, #1
 8009ad0:	9304      	str	r3, [sp, #16]
 8009ad2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ad6:	4829      	ldr	r0, [pc, #164]	; (8009b7c <_vfiprintf_r+0x224>)
 8009ad8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009adc:	2206      	movs	r2, #6
 8009ade:	f7f6 fb8f 	bl	8000200 <memchr>
 8009ae2:	2800      	cmp	r0, #0
 8009ae4:	d03f      	beq.n	8009b66 <_vfiprintf_r+0x20e>
 8009ae6:	4b26      	ldr	r3, [pc, #152]	; (8009b80 <_vfiprintf_r+0x228>)
 8009ae8:	bb1b      	cbnz	r3, 8009b32 <_vfiprintf_r+0x1da>
 8009aea:	9b03      	ldr	r3, [sp, #12]
 8009aec:	3307      	adds	r3, #7
 8009aee:	f023 0307 	bic.w	r3, r3, #7
 8009af2:	3308      	adds	r3, #8
 8009af4:	9303      	str	r3, [sp, #12]
 8009af6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009af8:	443b      	add	r3, r7
 8009afa:	9309      	str	r3, [sp, #36]	; 0x24
 8009afc:	e768      	b.n	80099d0 <_vfiprintf_r+0x78>
 8009afe:	fb0c 3202 	mla	r2, ip, r2, r3
 8009b02:	460c      	mov	r4, r1
 8009b04:	2001      	movs	r0, #1
 8009b06:	e7a6      	b.n	8009a56 <_vfiprintf_r+0xfe>
 8009b08:	2300      	movs	r3, #0
 8009b0a:	3401      	adds	r4, #1
 8009b0c:	9305      	str	r3, [sp, #20]
 8009b0e:	4619      	mov	r1, r3
 8009b10:	f04f 0c0a 	mov.w	ip, #10
 8009b14:	4620      	mov	r0, r4
 8009b16:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009b1a:	3a30      	subs	r2, #48	; 0x30
 8009b1c:	2a09      	cmp	r2, #9
 8009b1e:	d903      	bls.n	8009b28 <_vfiprintf_r+0x1d0>
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d0c6      	beq.n	8009ab2 <_vfiprintf_r+0x15a>
 8009b24:	9105      	str	r1, [sp, #20]
 8009b26:	e7c4      	b.n	8009ab2 <_vfiprintf_r+0x15a>
 8009b28:	fb0c 2101 	mla	r1, ip, r1, r2
 8009b2c:	4604      	mov	r4, r0
 8009b2e:	2301      	movs	r3, #1
 8009b30:	e7f0      	b.n	8009b14 <_vfiprintf_r+0x1bc>
 8009b32:	ab03      	add	r3, sp, #12
 8009b34:	9300      	str	r3, [sp, #0]
 8009b36:	462a      	mov	r2, r5
 8009b38:	4b12      	ldr	r3, [pc, #72]	; (8009b84 <_vfiprintf_r+0x22c>)
 8009b3a:	a904      	add	r1, sp, #16
 8009b3c:	4630      	mov	r0, r6
 8009b3e:	f7fc fcc3 	bl	80064c8 <_printf_float>
 8009b42:	4607      	mov	r7, r0
 8009b44:	1c78      	adds	r0, r7, #1
 8009b46:	d1d6      	bne.n	8009af6 <_vfiprintf_r+0x19e>
 8009b48:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009b4a:	07d9      	lsls	r1, r3, #31
 8009b4c:	d405      	bmi.n	8009b5a <_vfiprintf_r+0x202>
 8009b4e:	89ab      	ldrh	r3, [r5, #12]
 8009b50:	059a      	lsls	r2, r3, #22
 8009b52:	d402      	bmi.n	8009b5a <_vfiprintf_r+0x202>
 8009b54:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009b56:	f7fd fda1 	bl	800769c <__retarget_lock_release_recursive>
 8009b5a:	89ab      	ldrh	r3, [r5, #12]
 8009b5c:	065b      	lsls	r3, r3, #25
 8009b5e:	f53f af1d 	bmi.w	800999c <_vfiprintf_r+0x44>
 8009b62:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009b64:	e71c      	b.n	80099a0 <_vfiprintf_r+0x48>
 8009b66:	ab03      	add	r3, sp, #12
 8009b68:	9300      	str	r3, [sp, #0]
 8009b6a:	462a      	mov	r2, r5
 8009b6c:	4b05      	ldr	r3, [pc, #20]	; (8009b84 <_vfiprintf_r+0x22c>)
 8009b6e:	a904      	add	r1, sp, #16
 8009b70:	4630      	mov	r0, r6
 8009b72:	f7fc ff4d 	bl	8006a10 <_printf_i>
 8009b76:	e7e4      	b.n	8009b42 <_vfiprintf_r+0x1ea>
 8009b78:	0800a8dc 	.word	0x0800a8dc
 8009b7c:	0800a8e6 	.word	0x0800a8e6
 8009b80:	080064c9 	.word	0x080064c9
 8009b84:	08009933 	.word	0x08009933
 8009b88:	0800a8e2 	.word	0x0800a8e2

08009b8c <__sflush_r>:
 8009b8c:	898a      	ldrh	r2, [r1, #12]
 8009b8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b92:	4605      	mov	r5, r0
 8009b94:	0710      	lsls	r0, r2, #28
 8009b96:	460c      	mov	r4, r1
 8009b98:	d458      	bmi.n	8009c4c <__sflush_r+0xc0>
 8009b9a:	684b      	ldr	r3, [r1, #4]
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	dc05      	bgt.n	8009bac <__sflush_r+0x20>
 8009ba0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	dc02      	bgt.n	8009bac <__sflush_r+0x20>
 8009ba6:	2000      	movs	r0, #0
 8009ba8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009bac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009bae:	2e00      	cmp	r6, #0
 8009bb0:	d0f9      	beq.n	8009ba6 <__sflush_r+0x1a>
 8009bb2:	2300      	movs	r3, #0
 8009bb4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009bb8:	682f      	ldr	r7, [r5, #0]
 8009bba:	6a21      	ldr	r1, [r4, #32]
 8009bbc:	602b      	str	r3, [r5, #0]
 8009bbe:	d032      	beq.n	8009c26 <__sflush_r+0x9a>
 8009bc0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009bc2:	89a3      	ldrh	r3, [r4, #12]
 8009bc4:	075a      	lsls	r2, r3, #29
 8009bc6:	d505      	bpl.n	8009bd4 <__sflush_r+0x48>
 8009bc8:	6863      	ldr	r3, [r4, #4]
 8009bca:	1ac0      	subs	r0, r0, r3
 8009bcc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009bce:	b10b      	cbz	r3, 8009bd4 <__sflush_r+0x48>
 8009bd0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009bd2:	1ac0      	subs	r0, r0, r3
 8009bd4:	2300      	movs	r3, #0
 8009bd6:	4602      	mov	r2, r0
 8009bd8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009bda:	6a21      	ldr	r1, [r4, #32]
 8009bdc:	4628      	mov	r0, r5
 8009bde:	47b0      	blx	r6
 8009be0:	1c43      	adds	r3, r0, #1
 8009be2:	89a3      	ldrh	r3, [r4, #12]
 8009be4:	d106      	bne.n	8009bf4 <__sflush_r+0x68>
 8009be6:	6829      	ldr	r1, [r5, #0]
 8009be8:	291d      	cmp	r1, #29
 8009bea:	d82b      	bhi.n	8009c44 <__sflush_r+0xb8>
 8009bec:	4a29      	ldr	r2, [pc, #164]	; (8009c94 <__sflush_r+0x108>)
 8009bee:	410a      	asrs	r2, r1
 8009bf0:	07d6      	lsls	r6, r2, #31
 8009bf2:	d427      	bmi.n	8009c44 <__sflush_r+0xb8>
 8009bf4:	2200      	movs	r2, #0
 8009bf6:	6062      	str	r2, [r4, #4]
 8009bf8:	04d9      	lsls	r1, r3, #19
 8009bfa:	6922      	ldr	r2, [r4, #16]
 8009bfc:	6022      	str	r2, [r4, #0]
 8009bfe:	d504      	bpl.n	8009c0a <__sflush_r+0x7e>
 8009c00:	1c42      	adds	r2, r0, #1
 8009c02:	d101      	bne.n	8009c08 <__sflush_r+0x7c>
 8009c04:	682b      	ldr	r3, [r5, #0]
 8009c06:	b903      	cbnz	r3, 8009c0a <__sflush_r+0x7e>
 8009c08:	6560      	str	r0, [r4, #84]	; 0x54
 8009c0a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009c0c:	602f      	str	r7, [r5, #0]
 8009c0e:	2900      	cmp	r1, #0
 8009c10:	d0c9      	beq.n	8009ba6 <__sflush_r+0x1a>
 8009c12:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009c16:	4299      	cmp	r1, r3
 8009c18:	d002      	beq.n	8009c20 <__sflush_r+0x94>
 8009c1a:	4628      	mov	r0, r5
 8009c1c:	f7fe fbf6 	bl	800840c <_free_r>
 8009c20:	2000      	movs	r0, #0
 8009c22:	6360      	str	r0, [r4, #52]	; 0x34
 8009c24:	e7c0      	b.n	8009ba8 <__sflush_r+0x1c>
 8009c26:	2301      	movs	r3, #1
 8009c28:	4628      	mov	r0, r5
 8009c2a:	47b0      	blx	r6
 8009c2c:	1c41      	adds	r1, r0, #1
 8009c2e:	d1c8      	bne.n	8009bc2 <__sflush_r+0x36>
 8009c30:	682b      	ldr	r3, [r5, #0]
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d0c5      	beq.n	8009bc2 <__sflush_r+0x36>
 8009c36:	2b1d      	cmp	r3, #29
 8009c38:	d001      	beq.n	8009c3e <__sflush_r+0xb2>
 8009c3a:	2b16      	cmp	r3, #22
 8009c3c:	d101      	bne.n	8009c42 <__sflush_r+0xb6>
 8009c3e:	602f      	str	r7, [r5, #0]
 8009c40:	e7b1      	b.n	8009ba6 <__sflush_r+0x1a>
 8009c42:	89a3      	ldrh	r3, [r4, #12]
 8009c44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c48:	81a3      	strh	r3, [r4, #12]
 8009c4a:	e7ad      	b.n	8009ba8 <__sflush_r+0x1c>
 8009c4c:	690f      	ldr	r7, [r1, #16]
 8009c4e:	2f00      	cmp	r7, #0
 8009c50:	d0a9      	beq.n	8009ba6 <__sflush_r+0x1a>
 8009c52:	0793      	lsls	r3, r2, #30
 8009c54:	680e      	ldr	r6, [r1, #0]
 8009c56:	bf08      	it	eq
 8009c58:	694b      	ldreq	r3, [r1, #20]
 8009c5a:	600f      	str	r7, [r1, #0]
 8009c5c:	bf18      	it	ne
 8009c5e:	2300      	movne	r3, #0
 8009c60:	eba6 0807 	sub.w	r8, r6, r7
 8009c64:	608b      	str	r3, [r1, #8]
 8009c66:	f1b8 0f00 	cmp.w	r8, #0
 8009c6a:	dd9c      	ble.n	8009ba6 <__sflush_r+0x1a>
 8009c6c:	6a21      	ldr	r1, [r4, #32]
 8009c6e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009c70:	4643      	mov	r3, r8
 8009c72:	463a      	mov	r2, r7
 8009c74:	4628      	mov	r0, r5
 8009c76:	47b0      	blx	r6
 8009c78:	2800      	cmp	r0, #0
 8009c7a:	dc06      	bgt.n	8009c8a <__sflush_r+0xfe>
 8009c7c:	89a3      	ldrh	r3, [r4, #12]
 8009c7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c82:	81a3      	strh	r3, [r4, #12]
 8009c84:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009c88:	e78e      	b.n	8009ba8 <__sflush_r+0x1c>
 8009c8a:	4407      	add	r7, r0
 8009c8c:	eba8 0800 	sub.w	r8, r8, r0
 8009c90:	e7e9      	b.n	8009c66 <__sflush_r+0xda>
 8009c92:	bf00      	nop
 8009c94:	dfbffffe 	.word	0xdfbffffe

08009c98 <_fflush_r>:
 8009c98:	b538      	push	{r3, r4, r5, lr}
 8009c9a:	690b      	ldr	r3, [r1, #16]
 8009c9c:	4605      	mov	r5, r0
 8009c9e:	460c      	mov	r4, r1
 8009ca0:	b913      	cbnz	r3, 8009ca8 <_fflush_r+0x10>
 8009ca2:	2500      	movs	r5, #0
 8009ca4:	4628      	mov	r0, r5
 8009ca6:	bd38      	pop	{r3, r4, r5, pc}
 8009ca8:	b118      	cbz	r0, 8009cb2 <_fflush_r+0x1a>
 8009caa:	6a03      	ldr	r3, [r0, #32]
 8009cac:	b90b      	cbnz	r3, 8009cb2 <_fflush_r+0x1a>
 8009cae:	f7fd fa6d 	bl	800718c <__sinit>
 8009cb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d0f3      	beq.n	8009ca2 <_fflush_r+0xa>
 8009cba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009cbc:	07d0      	lsls	r0, r2, #31
 8009cbe:	d404      	bmi.n	8009cca <_fflush_r+0x32>
 8009cc0:	0599      	lsls	r1, r3, #22
 8009cc2:	d402      	bmi.n	8009cca <_fflush_r+0x32>
 8009cc4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009cc6:	f7fd fce8 	bl	800769a <__retarget_lock_acquire_recursive>
 8009cca:	4628      	mov	r0, r5
 8009ccc:	4621      	mov	r1, r4
 8009cce:	f7ff ff5d 	bl	8009b8c <__sflush_r>
 8009cd2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009cd4:	07da      	lsls	r2, r3, #31
 8009cd6:	4605      	mov	r5, r0
 8009cd8:	d4e4      	bmi.n	8009ca4 <_fflush_r+0xc>
 8009cda:	89a3      	ldrh	r3, [r4, #12]
 8009cdc:	059b      	lsls	r3, r3, #22
 8009cde:	d4e1      	bmi.n	8009ca4 <_fflush_r+0xc>
 8009ce0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009ce2:	f7fd fcdb 	bl	800769c <__retarget_lock_release_recursive>
 8009ce6:	e7dd      	b.n	8009ca4 <_fflush_r+0xc>

08009ce8 <fiprintf>:
 8009ce8:	b40e      	push	{r1, r2, r3}
 8009cea:	b503      	push	{r0, r1, lr}
 8009cec:	4601      	mov	r1, r0
 8009cee:	ab03      	add	r3, sp, #12
 8009cf0:	4805      	ldr	r0, [pc, #20]	; (8009d08 <fiprintf+0x20>)
 8009cf2:	f853 2b04 	ldr.w	r2, [r3], #4
 8009cf6:	6800      	ldr	r0, [r0, #0]
 8009cf8:	9301      	str	r3, [sp, #4]
 8009cfa:	f7ff fe2d 	bl	8009958 <_vfiprintf_r>
 8009cfe:	b002      	add	sp, #8
 8009d00:	f85d eb04 	ldr.w	lr, [sp], #4
 8009d04:	b003      	add	sp, #12
 8009d06:	4770      	bx	lr
 8009d08:	200001d0 	.word	0x200001d0

08009d0c <__swhatbuf_r>:
 8009d0c:	b570      	push	{r4, r5, r6, lr}
 8009d0e:	460c      	mov	r4, r1
 8009d10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d14:	2900      	cmp	r1, #0
 8009d16:	b096      	sub	sp, #88	; 0x58
 8009d18:	4615      	mov	r5, r2
 8009d1a:	461e      	mov	r6, r3
 8009d1c:	da0d      	bge.n	8009d3a <__swhatbuf_r+0x2e>
 8009d1e:	89a3      	ldrh	r3, [r4, #12]
 8009d20:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009d24:	f04f 0100 	mov.w	r1, #0
 8009d28:	bf0c      	ite	eq
 8009d2a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8009d2e:	2340      	movne	r3, #64	; 0x40
 8009d30:	2000      	movs	r0, #0
 8009d32:	6031      	str	r1, [r6, #0]
 8009d34:	602b      	str	r3, [r5, #0]
 8009d36:	b016      	add	sp, #88	; 0x58
 8009d38:	bd70      	pop	{r4, r5, r6, pc}
 8009d3a:	466a      	mov	r2, sp
 8009d3c:	f000 f862 	bl	8009e04 <_fstat_r>
 8009d40:	2800      	cmp	r0, #0
 8009d42:	dbec      	blt.n	8009d1e <__swhatbuf_r+0x12>
 8009d44:	9901      	ldr	r1, [sp, #4]
 8009d46:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009d4a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8009d4e:	4259      	negs	r1, r3
 8009d50:	4159      	adcs	r1, r3
 8009d52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009d56:	e7eb      	b.n	8009d30 <__swhatbuf_r+0x24>

08009d58 <__smakebuf_r>:
 8009d58:	898b      	ldrh	r3, [r1, #12]
 8009d5a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009d5c:	079d      	lsls	r5, r3, #30
 8009d5e:	4606      	mov	r6, r0
 8009d60:	460c      	mov	r4, r1
 8009d62:	d507      	bpl.n	8009d74 <__smakebuf_r+0x1c>
 8009d64:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009d68:	6023      	str	r3, [r4, #0]
 8009d6a:	6123      	str	r3, [r4, #16]
 8009d6c:	2301      	movs	r3, #1
 8009d6e:	6163      	str	r3, [r4, #20]
 8009d70:	b002      	add	sp, #8
 8009d72:	bd70      	pop	{r4, r5, r6, pc}
 8009d74:	ab01      	add	r3, sp, #4
 8009d76:	466a      	mov	r2, sp
 8009d78:	f7ff ffc8 	bl	8009d0c <__swhatbuf_r>
 8009d7c:	9900      	ldr	r1, [sp, #0]
 8009d7e:	4605      	mov	r5, r0
 8009d80:	4630      	mov	r0, r6
 8009d82:	f7fe ff0f 	bl	8008ba4 <_malloc_r>
 8009d86:	b948      	cbnz	r0, 8009d9c <__smakebuf_r+0x44>
 8009d88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d8c:	059a      	lsls	r2, r3, #22
 8009d8e:	d4ef      	bmi.n	8009d70 <__smakebuf_r+0x18>
 8009d90:	f023 0303 	bic.w	r3, r3, #3
 8009d94:	f043 0302 	orr.w	r3, r3, #2
 8009d98:	81a3      	strh	r3, [r4, #12]
 8009d9a:	e7e3      	b.n	8009d64 <__smakebuf_r+0xc>
 8009d9c:	89a3      	ldrh	r3, [r4, #12]
 8009d9e:	6020      	str	r0, [r4, #0]
 8009da0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009da4:	81a3      	strh	r3, [r4, #12]
 8009da6:	9b00      	ldr	r3, [sp, #0]
 8009da8:	6163      	str	r3, [r4, #20]
 8009daa:	9b01      	ldr	r3, [sp, #4]
 8009dac:	6120      	str	r0, [r4, #16]
 8009dae:	b15b      	cbz	r3, 8009dc8 <__smakebuf_r+0x70>
 8009db0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009db4:	4630      	mov	r0, r6
 8009db6:	f000 f837 	bl	8009e28 <_isatty_r>
 8009dba:	b128      	cbz	r0, 8009dc8 <__smakebuf_r+0x70>
 8009dbc:	89a3      	ldrh	r3, [r4, #12]
 8009dbe:	f023 0303 	bic.w	r3, r3, #3
 8009dc2:	f043 0301 	orr.w	r3, r3, #1
 8009dc6:	81a3      	strh	r3, [r4, #12]
 8009dc8:	89a3      	ldrh	r3, [r4, #12]
 8009dca:	431d      	orrs	r5, r3
 8009dcc:	81a5      	strh	r5, [r4, #12]
 8009dce:	e7cf      	b.n	8009d70 <__smakebuf_r+0x18>

08009dd0 <memmove>:
 8009dd0:	4288      	cmp	r0, r1
 8009dd2:	b510      	push	{r4, lr}
 8009dd4:	eb01 0402 	add.w	r4, r1, r2
 8009dd8:	d902      	bls.n	8009de0 <memmove+0x10>
 8009dda:	4284      	cmp	r4, r0
 8009ddc:	4623      	mov	r3, r4
 8009dde:	d807      	bhi.n	8009df0 <memmove+0x20>
 8009de0:	1e43      	subs	r3, r0, #1
 8009de2:	42a1      	cmp	r1, r4
 8009de4:	d008      	beq.n	8009df8 <memmove+0x28>
 8009de6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009dea:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009dee:	e7f8      	b.n	8009de2 <memmove+0x12>
 8009df0:	4402      	add	r2, r0
 8009df2:	4601      	mov	r1, r0
 8009df4:	428a      	cmp	r2, r1
 8009df6:	d100      	bne.n	8009dfa <memmove+0x2a>
 8009df8:	bd10      	pop	{r4, pc}
 8009dfa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009dfe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009e02:	e7f7      	b.n	8009df4 <memmove+0x24>

08009e04 <_fstat_r>:
 8009e04:	b538      	push	{r3, r4, r5, lr}
 8009e06:	4d07      	ldr	r5, [pc, #28]	; (8009e24 <_fstat_r+0x20>)
 8009e08:	2300      	movs	r3, #0
 8009e0a:	4604      	mov	r4, r0
 8009e0c:	4608      	mov	r0, r1
 8009e0e:	4611      	mov	r1, r2
 8009e10:	602b      	str	r3, [r5, #0]
 8009e12:	f7f8 fcac 	bl	800276e <_fstat>
 8009e16:	1c43      	adds	r3, r0, #1
 8009e18:	d102      	bne.n	8009e20 <_fstat_r+0x1c>
 8009e1a:	682b      	ldr	r3, [r5, #0]
 8009e1c:	b103      	cbz	r3, 8009e20 <_fstat_r+0x1c>
 8009e1e:	6023      	str	r3, [r4, #0]
 8009e20:	bd38      	pop	{r3, r4, r5, pc}
 8009e22:	bf00      	nop
 8009e24:	20000584 	.word	0x20000584

08009e28 <_isatty_r>:
 8009e28:	b538      	push	{r3, r4, r5, lr}
 8009e2a:	4d06      	ldr	r5, [pc, #24]	; (8009e44 <_isatty_r+0x1c>)
 8009e2c:	2300      	movs	r3, #0
 8009e2e:	4604      	mov	r4, r0
 8009e30:	4608      	mov	r0, r1
 8009e32:	602b      	str	r3, [r5, #0]
 8009e34:	f7f8 fcab 	bl	800278e <_isatty>
 8009e38:	1c43      	adds	r3, r0, #1
 8009e3a:	d102      	bne.n	8009e42 <_isatty_r+0x1a>
 8009e3c:	682b      	ldr	r3, [r5, #0]
 8009e3e:	b103      	cbz	r3, 8009e42 <_isatty_r+0x1a>
 8009e40:	6023      	str	r3, [r4, #0]
 8009e42:	bd38      	pop	{r3, r4, r5, pc}
 8009e44:	20000584 	.word	0x20000584

08009e48 <_sbrk_r>:
 8009e48:	b538      	push	{r3, r4, r5, lr}
 8009e4a:	4d06      	ldr	r5, [pc, #24]	; (8009e64 <_sbrk_r+0x1c>)
 8009e4c:	2300      	movs	r3, #0
 8009e4e:	4604      	mov	r4, r0
 8009e50:	4608      	mov	r0, r1
 8009e52:	602b      	str	r3, [r5, #0]
 8009e54:	f7f8 fcb4 	bl	80027c0 <_sbrk>
 8009e58:	1c43      	adds	r3, r0, #1
 8009e5a:	d102      	bne.n	8009e62 <_sbrk_r+0x1a>
 8009e5c:	682b      	ldr	r3, [r5, #0]
 8009e5e:	b103      	cbz	r3, 8009e62 <_sbrk_r+0x1a>
 8009e60:	6023      	str	r3, [r4, #0]
 8009e62:	bd38      	pop	{r3, r4, r5, pc}
 8009e64:	20000584 	.word	0x20000584

08009e68 <abort>:
 8009e68:	b508      	push	{r3, lr}
 8009e6a:	2006      	movs	r0, #6
 8009e6c:	f000 f870 	bl	8009f50 <raise>
 8009e70:	2001      	movs	r0, #1
 8009e72:	f7f8 fc2d 	bl	80026d0 <_exit>

08009e76 <_calloc_r>:
 8009e76:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009e78:	fba1 2402 	umull	r2, r4, r1, r2
 8009e7c:	b94c      	cbnz	r4, 8009e92 <_calloc_r+0x1c>
 8009e7e:	4611      	mov	r1, r2
 8009e80:	9201      	str	r2, [sp, #4]
 8009e82:	f7fe fe8f 	bl	8008ba4 <_malloc_r>
 8009e86:	9a01      	ldr	r2, [sp, #4]
 8009e88:	4605      	mov	r5, r0
 8009e8a:	b930      	cbnz	r0, 8009e9a <_calloc_r+0x24>
 8009e8c:	4628      	mov	r0, r5
 8009e8e:	b003      	add	sp, #12
 8009e90:	bd30      	pop	{r4, r5, pc}
 8009e92:	220c      	movs	r2, #12
 8009e94:	6002      	str	r2, [r0, #0]
 8009e96:	2500      	movs	r5, #0
 8009e98:	e7f8      	b.n	8009e8c <_calloc_r+0x16>
 8009e9a:	4621      	mov	r1, r4
 8009e9c:	f7fd fb12 	bl	80074c4 <memset>
 8009ea0:	e7f4      	b.n	8009e8c <_calloc_r+0x16>

08009ea2 <_realloc_r>:
 8009ea2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ea6:	4680      	mov	r8, r0
 8009ea8:	4614      	mov	r4, r2
 8009eaa:	460e      	mov	r6, r1
 8009eac:	b921      	cbnz	r1, 8009eb8 <_realloc_r+0x16>
 8009eae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009eb2:	4611      	mov	r1, r2
 8009eb4:	f7fe be76 	b.w	8008ba4 <_malloc_r>
 8009eb8:	b92a      	cbnz	r2, 8009ec6 <_realloc_r+0x24>
 8009eba:	f7fe faa7 	bl	800840c <_free_r>
 8009ebe:	4625      	mov	r5, r4
 8009ec0:	4628      	mov	r0, r5
 8009ec2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ec6:	f000 f85f 	bl	8009f88 <_malloc_usable_size_r>
 8009eca:	4284      	cmp	r4, r0
 8009ecc:	4607      	mov	r7, r0
 8009ece:	d802      	bhi.n	8009ed6 <_realloc_r+0x34>
 8009ed0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009ed4:	d812      	bhi.n	8009efc <_realloc_r+0x5a>
 8009ed6:	4621      	mov	r1, r4
 8009ed8:	4640      	mov	r0, r8
 8009eda:	f7fe fe63 	bl	8008ba4 <_malloc_r>
 8009ede:	4605      	mov	r5, r0
 8009ee0:	2800      	cmp	r0, #0
 8009ee2:	d0ed      	beq.n	8009ec0 <_realloc_r+0x1e>
 8009ee4:	42bc      	cmp	r4, r7
 8009ee6:	4622      	mov	r2, r4
 8009ee8:	4631      	mov	r1, r6
 8009eea:	bf28      	it	cs
 8009eec:	463a      	movcs	r2, r7
 8009eee:	f7fd fbd6 	bl	800769e <memcpy>
 8009ef2:	4631      	mov	r1, r6
 8009ef4:	4640      	mov	r0, r8
 8009ef6:	f7fe fa89 	bl	800840c <_free_r>
 8009efa:	e7e1      	b.n	8009ec0 <_realloc_r+0x1e>
 8009efc:	4635      	mov	r5, r6
 8009efe:	e7df      	b.n	8009ec0 <_realloc_r+0x1e>

08009f00 <_raise_r>:
 8009f00:	291f      	cmp	r1, #31
 8009f02:	b538      	push	{r3, r4, r5, lr}
 8009f04:	4604      	mov	r4, r0
 8009f06:	460d      	mov	r5, r1
 8009f08:	d904      	bls.n	8009f14 <_raise_r+0x14>
 8009f0a:	2316      	movs	r3, #22
 8009f0c:	6003      	str	r3, [r0, #0]
 8009f0e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009f12:	bd38      	pop	{r3, r4, r5, pc}
 8009f14:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009f16:	b112      	cbz	r2, 8009f1e <_raise_r+0x1e>
 8009f18:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009f1c:	b94b      	cbnz	r3, 8009f32 <_raise_r+0x32>
 8009f1e:	4620      	mov	r0, r4
 8009f20:	f000 f830 	bl	8009f84 <_getpid_r>
 8009f24:	462a      	mov	r2, r5
 8009f26:	4601      	mov	r1, r0
 8009f28:	4620      	mov	r0, r4
 8009f2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009f2e:	f000 b817 	b.w	8009f60 <_kill_r>
 8009f32:	2b01      	cmp	r3, #1
 8009f34:	d00a      	beq.n	8009f4c <_raise_r+0x4c>
 8009f36:	1c59      	adds	r1, r3, #1
 8009f38:	d103      	bne.n	8009f42 <_raise_r+0x42>
 8009f3a:	2316      	movs	r3, #22
 8009f3c:	6003      	str	r3, [r0, #0]
 8009f3e:	2001      	movs	r0, #1
 8009f40:	e7e7      	b.n	8009f12 <_raise_r+0x12>
 8009f42:	2400      	movs	r4, #0
 8009f44:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009f48:	4628      	mov	r0, r5
 8009f4a:	4798      	blx	r3
 8009f4c:	2000      	movs	r0, #0
 8009f4e:	e7e0      	b.n	8009f12 <_raise_r+0x12>

08009f50 <raise>:
 8009f50:	4b02      	ldr	r3, [pc, #8]	; (8009f5c <raise+0xc>)
 8009f52:	4601      	mov	r1, r0
 8009f54:	6818      	ldr	r0, [r3, #0]
 8009f56:	f7ff bfd3 	b.w	8009f00 <_raise_r>
 8009f5a:	bf00      	nop
 8009f5c:	200001d0 	.word	0x200001d0

08009f60 <_kill_r>:
 8009f60:	b538      	push	{r3, r4, r5, lr}
 8009f62:	4d07      	ldr	r5, [pc, #28]	; (8009f80 <_kill_r+0x20>)
 8009f64:	2300      	movs	r3, #0
 8009f66:	4604      	mov	r4, r0
 8009f68:	4608      	mov	r0, r1
 8009f6a:	4611      	mov	r1, r2
 8009f6c:	602b      	str	r3, [r5, #0]
 8009f6e:	f7f8 fb9f 	bl	80026b0 <_kill>
 8009f72:	1c43      	adds	r3, r0, #1
 8009f74:	d102      	bne.n	8009f7c <_kill_r+0x1c>
 8009f76:	682b      	ldr	r3, [r5, #0]
 8009f78:	b103      	cbz	r3, 8009f7c <_kill_r+0x1c>
 8009f7a:	6023      	str	r3, [r4, #0]
 8009f7c:	bd38      	pop	{r3, r4, r5, pc}
 8009f7e:	bf00      	nop
 8009f80:	20000584 	.word	0x20000584

08009f84 <_getpid_r>:
 8009f84:	f7f8 bb8c 	b.w	80026a0 <_getpid>

08009f88 <_malloc_usable_size_r>:
 8009f88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f8c:	1f18      	subs	r0, r3, #4
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	bfbc      	itt	lt
 8009f92:	580b      	ldrlt	r3, [r1, r0]
 8009f94:	18c0      	addlt	r0, r0, r3
 8009f96:	4770      	bx	lr

08009f98 <_init>:
 8009f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f9a:	bf00      	nop
 8009f9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f9e:	bc08      	pop	{r3}
 8009fa0:	469e      	mov	lr, r3
 8009fa2:	4770      	bx	lr

08009fa4 <_fini>:
 8009fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fa6:	bf00      	nop
 8009fa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009faa:	bc08      	pop	{r3}
 8009fac:	469e      	mov	lr, r3
 8009fae:	4770      	bx	lr
