INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/armin/Documents/University/Vivado/project_9/project_9.sim/cpu.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CPU8BIT2'
