

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Thu Jan 18 21:39:33 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  10325875|  10325875|  10325875|  10325875|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                        |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1                |   1624|   1624|        58|          -|          -|    28|    no    |
        | + Loop 1.1             |     56|     56|         2|          -|          -|    28|    no    |
        |- memset_conv_1_out     |  22333|  22333|       859|          -|          -|    26|    no    |
        | + memset_conv_1_out    |    857|    857|        33|          -|          -|    26|    no    |
        |  ++ memset_conv_1_out  |     31|     31|         1|          -|          -|    32|    no    |
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 7 6 5 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %cnn_input) nounwind, !map !31"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction) nounwind, !map !37"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind"   --->   Operation 22 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv_1_input_0 = alloca [784 x float], align 4" [cnn/cnn.cpp:13]   --->   Operation 23 'alloca' 'conv_1_input_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv_1_out = alloca [21632 x float], align 4" [cnn/cnn.cpp:29]   --->   Operation 24 'alloca' 'conv_1_out' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([784 x float]* %cnn_input, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [cnn/cnn.cpp:12]   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [cnn/cnn.cpp:12]   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.76ns)   --->   "br label %.loopexit" [cnn/cnn.cpp:17]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 28 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ix_in_0 = phi i10 [ 0, %0 ], [ %ix_in, %.loopexit.loopexit ]"   --->   Operation 29 'phi' 'ix_in_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.36ns)   --->   "%icmp_ln17 = icmp eq i5 %i_0, -4" [cnn/cnn.cpp:17]   --->   Operation 30 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [cnn/cnn.cpp:17]   --->   Operation 32 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %meminst.preheader, label %1" [cnn/cnn.cpp:17]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.73ns)   --->   "%ix_in = add i10 %ix_in_0, 28" [cnn/cnn.cpp:24]   --->   Operation 34 'add' 'ix_in' <Predicate = (!icmp_ln17)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0, i5 0)" [cnn/cnn.cpp:23]   --->   Operation 35 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i10 %tmp to i11" [cnn/cnn.cpp:23]   --->   Operation 36 'zext' 'zext_ln23' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_0, i2 0)" [cnn/cnn.cpp:23]   --->   Operation 37 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i7 %tmp_s to i11" [cnn/cnn.cpp:23]   --->   Operation 38 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.73ns)   --->   "%sub_ln23 = sub i11 %zext_ln23, %zext_ln23_1" [cnn/cnn.cpp:23]   --->   Operation 39 'sub' 'sub_ln23' <Predicate = (!icmp_ln17)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.76ns)   --->   "br label %2" [cnn/cnn.cpp:19]   --->   Operation 40 'br' <Predicate = (!icmp_ln17)> <Delay = 1.76>
ST_2 : Operation 41 [1/1] (1.76ns)   --->   "br label %meminst" [cnn/cnn.cpp:29]   --->   Operation 41 'br' <Predicate = (icmp_ln17)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%ix_in_1 = phi i10 [ %ix_in_0, %1 ], [ %add_ln24, %3 ]" [cnn/cnn.cpp:24]   --->   Operation 42 'phi' 'ix_in_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %1 ], [ %j, %3 ]"   --->   Operation 43 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.36ns)   --->   "%icmp_ln19 = icmp eq i5 %j_0, -4" [cnn/cnn.cpp:19]   --->   Operation 44 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 45 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.78ns)   --->   "%j = add i5 %j_0, 1" [cnn/cnn.cpp:19]   --->   Operation 46 'add' 'j' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %.loopexit.loopexit, label %3" [cnn/cnn.cpp:19]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.73ns)   --->   "%add_ln24 = add i10 %ix_in_1, 1" [cnn/cnn.cpp:24]   --->   Operation 48 'add' 'add_ln24' <Predicate = (!icmp_ln19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i5 %j_0 to i11" [cnn/cnn.cpp:23]   --->   Operation 49 'zext' 'zext_ln23_3' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.63ns)   --->   "%add_ln23 = add i11 %sub_ln23, %zext_ln23_3" [cnn/cnn.cpp:23]   --->   Operation 50 'add' 'add_ln23' <Predicate = (!icmp_ln19)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i10 %ix_in_1 to i64" [cnn/cnn.cpp:23]   --->   Operation 51 'zext' 'zext_ln23_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%cnn_input_addr = getelementptr [784 x float]* %cnn_input, i64 0, i64 %zext_ln23_2" [cnn/cnn.cpp:23]   --->   Operation 52 'getelementptr' 'cnn_input_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn/cnn.cpp:23]   --->   Operation 53 'load' 'cnn_input_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 54 'br' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i11 %add_ln23 to i64" [cnn/cnn.cpp:23]   --->   Operation 55 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%conv_1_input_0_addr = getelementptr [784 x float]* %conv_1_input_0, i64 0, i64 %sext_ln23" [cnn/cnn.cpp:23]   --->   Operation 56 'getelementptr' 'conv_1_input_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn/cnn.cpp:23]   --->   Operation 57 'load' 'cnn_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_4 : Operation 58 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_0_addr, align 4" [cnn/cnn.cpp:23]   --->   Operation 58 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "br label %2" [cnn/cnn.cpp:19]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.78>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%phi_ln29 = phi i5 [ %add_ln29, %meminst1 ], [ 0, %meminst.preheader ]" [cnn/cnn.cpp:29]   --->   Operation 60 'phi' 'phi_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ %add_ln29_4, %meminst1 ], [ 0, %meminst.preheader ]" [cnn/cnn.cpp:29]   --->   Operation 61 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.73ns)   --->   "%add_ln29_4 = add i10 %phi_mul, 26" [cnn/cnn.cpp:29]   --->   Operation 62 'add' 'add_ln29_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (1.78ns)   --->   "%add_ln29 = add i5 %phi_ln29, 1" [cnn/cnn.cpp:29]   --->   Operation 63 'add' 'add_ln29' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 64 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.76ns)   --->   "br label %meminst2"   --->   Operation 65 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 3> <Delay = 1.78>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%phi_ln29_1 = phi i5 [ 0, %meminst ], [ %add_ln29_1, %meminst25 ]" [cnn/cnn.cpp:29]   --->   Operation 66 'phi' 'phi_ln29_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (1.78ns)   --->   "%add_ln29_1 = add i5 %phi_ln29_1, 1" [cnn/cnn.cpp:29]   --->   Operation 67 'add' 'add_ln29_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i5 %phi_ln29_1 to i10" [cnn/cnn.cpp:29]   --->   Operation 68 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (1.73ns)   --->   "%add_ln29_3 = add i10 %zext_ln29, %phi_mul" [cnn/cnn.cpp:29]   --->   Operation 69 'add' 'add_ln29_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 70 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (1.76ns)   --->   "br label %meminst6"   --->   Operation 71 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 4> <Delay = 3.25>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%phi_ln29_2 = phi i5 [ 0, %meminst2 ], [ %add_ln29_2, %meminst6 ]" [cnn/cnn.cpp:29]   --->   Operation 72 'phi' 'phi_ln29_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (1.78ns)   --->   "%add_ln29_2 = add i5 %phi_ln29_2, 1" [cnn/cnn.cpp:29]   --->   Operation 73 'add' 'add_ln29_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_12 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln29_3, i5 %phi_ln29_2)" [cnn/cnn.cpp:29]   --->   Operation 74 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i15 %tmp_12 to i64" [cnn/cnn.cpp:29]   --->   Operation 75 'zext' 'zext_ln29_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%conv_1_out_addr = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln29_1" [cnn/cnn.cpp:29]   --->   Operation 76 'getelementptr' 'conv_1_out_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %conv_1_out_addr, align 4" [cnn/cnn.cpp:29]   --->   Operation 77 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_7 : Operation 78 [1/1] (1.36ns)   --->   "%icmp_ln29 = icmp eq i5 %phi_ln29_2, -1" [cnn/cnn.cpp:29]   --->   Operation 78 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memset_conv_1_out_st)"   --->   Operation 79 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 80 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %meminst25, label %meminst6" [cnn/cnn.cpp:29]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (1.36ns)   --->   "%icmp_ln29_1 = icmp eq i5 %phi_ln29_1, -7" [cnn/cnn.cpp:29]   --->   Operation 82 'icmp' 'icmp_ln29_1' <Predicate = (icmp_ln29)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memset_conv_1_out_st)"   --->   Operation 83 'specloopname' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29_1, label %meminst1, label %meminst2" [cnn/cnn.cpp:29]   --->   Operation 84 'br' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (1.36ns)   --->   "%icmp_ln29_2 = icmp eq i5 %phi_ln29, -7" [cnn/cnn.cpp:29]   --->   Operation 85 'icmp' 'icmp_ln29_2' <Predicate = (icmp_ln29 & icmp_ln29_1)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memset_conv_1_out_st)"   --->   Operation 86 'specloopname' <Predicate = (icmp_ln29 & icmp_ln29_1)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29_2, label %4, label %meminst" [cnn/cnn.cpp:29]   --->   Operation 87 'br' <Predicate = (icmp_ln29 & icmp_ln29_1)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 88 [2/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x float]* %conv_1_input_0, [21632 x float]* %conv_1_out) nounwind" [cnn/cnn.cpp:30]   --->   Operation 88 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 89 [1/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x float]* %conv_1_input_0, [21632 x float]* %conv_1_out) nounwind" [cnn/cnn.cpp:30]   --->   Operation 89 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 90 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_1([21632 x float]* %conv_1_out, [5408 x float]* @max_pool_1_out) nounwind" [cnn/cnn.cpp:36]   --->   Operation 90 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 91 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_1([21632 x float]* %conv_1_out, [5408 x float]* @max_pool_1_out) nounwind" [cnn/cnn.cpp:36]   --->   Operation 91 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 92 [2/2] (0.00ns)   --->   "call fastcc void @conv_2([7744 x float]* @conv_2_out) nounwind" [cnn/cnn.cpp:41]   --->   Operation 92 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 10> <Delay = 0.00>
ST_13 : Operation 93 [1/2] (0.00ns)   --->   "call fastcc void @conv_2([7744 x float]* @conv_2_out) nounwind" [cnn/cnn.cpp:41]   --->   Operation 93 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 11> <Delay = 0.00>
ST_14 : Operation 94 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_2([1600 x float]* @max_pool_2_out) nounwind" [cnn/cnn.cpp:46]   --->   Operation 94 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 12> <Delay = 0.00>
ST_15 : Operation 95 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_2([1600 x float]* @max_pool_2_out) nounwind" [cnn/cnn.cpp:46]   --->   Operation 95 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 13> <Delay = 0.00>
ST_16 : Operation 96 [2/2] (0.00ns)   --->   "call fastcc void @flat([1600 x float]* @flat_array) nounwind" [cnn/cnn.cpp:49]   --->   Operation 96 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 14> <Delay = 0.00>
ST_17 : Operation 97 [1/2] (0.00ns)   --->   "call fastcc void @flat([1600 x float]* @flat_array) nounwind" [cnn/cnn.cpp:49]   --->   Operation 97 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 15> <Delay = 0.00>
ST_18 : Operation 98 [2/2] (0.00ns)   --->   "call fastcc void @dense([10 x float]* %prediction) nounwind" [cnn/cnn.cpp:51]   --->   Operation 98 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 16> <Delay = 0.00>
ST_19 : Operation 99 [1/2] (0.00ns)   --->   "call fastcc void @dense([10 x float]* %prediction) nounwind" [cnn/cnn.cpp:51]   --->   Operation 99 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 100 [1/1] (0.00ns)   --->   "ret void" [cnn/cnn.cpp:52]   --->   Operation 100 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', cnn/cnn.cpp:17) [21]  (1.77 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cnn/cnn.cpp:17) [21]  (0 ns)
	'add' operation ('i', cnn/cnn.cpp:17) [25]  (1.78 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'phi' operation ('ix_in_1', cnn/cnn.cpp:24) with incoming values : ('ix_in', cnn/cnn.cpp:24) ('add_ln24', cnn/cnn.cpp:24) [36]  (0 ns)
	'getelementptr' operation ('cnn_input_addr', cnn/cnn.cpp:23) [49]  (0 ns)
	'load' operation ('cnn_input_load', cnn/cnn.cpp:23) on array 'cnn_input' [50]  (3.25 ns)

 <State 4>: 6.51ns
The critical path consists of the following:
	'load' operation ('cnn_input_load', cnn/cnn.cpp:23) on array 'cnn_input' [50]  (3.25 ns)
	'store' operation ('store_ln23', cnn/cnn.cpp:23) of variable 'cnn_input_load', cnn/cnn.cpp:23 on array 'conv_1_input[0]', cnn/cnn.cpp:13 [51]  (3.25 ns)

 <State 5>: 1.78ns
The critical path consists of the following:
	'phi' operation ('phi_ln29', cnn/cnn.cpp:29) with incoming values : ('add_ln29', cnn/cnn.cpp:29) [58]  (0 ns)
	'add' operation ('add_ln29', cnn/cnn.cpp:29) [61]  (1.78 ns)

 <State 6>: 1.78ns
The critical path consists of the following:
	'phi' operation ('phi_ln29_1', cnn/cnn.cpp:29) with incoming values : ('add_ln29_1', cnn/cnn.cpp:29) [65]  (0 ns)
	'add' operation ('add_ln29_1', cnn/cnn.cpp:29) [66]  (1.78 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'phi' operation ('phi_ln29_2', cnn/cnn.cpp:29) with incoming values : ('add_ln29_2', cnn/cnn.cpp:29) [72]  (0 ns)
	'getelementptr' operation ('conv_1_out_addr', cnn/cnn.cpp:29) [76]  (0 ns)
	'store' operation ('store_ln29', cnn/cnn.cpp:29) of constant 0 on array 'conv_1_out', cnn/cnn.cpp:29 [77]  (3.25 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
