

================================================================
== Vitis HLS Report for 'backProp_64_8_8_Pipeline_VITIS_LOOP_284_3'
================================================================
* Date:           Fri Mar 21 12:03:50 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.439 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       43|       43|  0.430 us|  0.430 us|   42|   42|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_284_3  |       41|       41|         7|          5|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 5, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ii = alloca i32 1" [../layer.h:284]   --->   Operation 10 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mux_case_01 = alloca i32 1"   --->   Operation 11 'alloca' 'mux_case_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mux_case_12 = alloca i32 1"   --->   Operation 12 'alloca' 'mux_case_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mux_case_23 = alloca i32 1"   --->   Operation 13 'alloca' 'mux_case_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mux_case_34 = alloca i32 1"   --->   Operation 14 'alloca' 'mux_case_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mux_case_45 = alloca i32 1"   --->   Operation 15 'alloca' 'mux_case_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mux_case_56 = alloca i32 1"   --->   Operation 16 'alloca' 'mux_case_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mux_case_67 = alloca i32 1"   --->   Operation 17 'alloca' 'mux_case_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mux_case_78 = alloca i32 1"   --->   Operation 18 'alloca' 'mux_case_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%agg_result_7_0_local_0 = alloca i32 1"   --->   Operation 19 'alloca' 'agg_result_7_0_local_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%agg_result_6_0_local_0 = alloca i32 1"   --->   Operation 20 'alloca' 'agg_result_6_0_local_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%agg_result_5_0_local_0 = alloca i32 1"   --->   Operation 21 'alloca' 'agg_result_5_0_local_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%agg_result_4_0_local_0 = alloca i32 1"   --->   Operation 22 'alloca' 'agg_result_4_0_local_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%agg_result_3_0_local_0 = alloca i32 1"   --->   Operation 23 'alloca' 'agg_result_3_0_local_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%agg_result_2_0_local_0 = alloca i32 1"   --->   Operation 24 'alloca' 'agg_result_2_0_local_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%agg_result_1_0_local_0 = alloca i32 1"   --->   Operation 25 'alloca' 'agg_result_1_0_local_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%agg_result_0_0_local_0 = alloca i32 1"   --->   Operation 26 'alloca' 'agg_result_0_0_local_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mux_case_0_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_0_reload"   --->   Operation 27 'read' 'mux_case_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mux_case_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_1_reload"   --->   Operation 28 'read' 'mux_case_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mux_case_2_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_2_reload"   --->   Operation 29 'read' 'mux_case_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mux_case_3_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_3_reload"   --->   Operation 30 'read' 'mux_case_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mux_case_4_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_4_reload"   --->   Operation 31 'read' 'mux_case_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mux_case_5_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_5_reload"   --->   Operation 32 'read' 'mux_case_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mux_case_6_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_6_reload"   --->   Operation 33 'read' 'mux_case_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mux_case_7_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_7_reload"   --->   Operation 34 'read' 'mux_case_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%add_i_715_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %add_i_715_reload"   --->   Operation 35 'read' 'add_i_715_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%add_i_71_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %add_i_71_reload"   --->   Operation 36 'read' 'add_i_71_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add_i_73_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %add_i_73_reload"   --->   Operation 37 'read' 'add_i_73_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add_i_75_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %add_i_75_reload"   --->   Operation 38 'read' 'add_i_75_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add_i_77_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %add_i_77_reload"   --->   Operation 39 'read' 'add_i_77_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add_i_79_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %add_i_79_reload"   --->   Operation 40 'read' 'add_i_79_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add_i_711_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %add_i_711_reload"   --->   Operation 41 'read' 'add_i_711_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add_i_713_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %add_i_713_reload"   --->   Operation 42 'read' 'add_i_713_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 %add_i_713_reload_read, i64 %agg_result_0_0_local_0"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 44 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 %add_i_711_reload_read, i64 %agg_result_1_0_local_0"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 45 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 %add_i_79_reload_read, i64 %agg_result_2_0_local_0"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 46 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 %add_i_77_reload_read, i64 %agg_result_3_0_local_0"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 47 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 %add_i_75_reload_read, i64 %agg_result_4_0_local_0"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 48 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 %add_i_73_reload_read, i64 %agg_result_5_0_local_0"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 49 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 %add_i_71_reload_read, i64 %agg_result_6_0_local_0"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 50 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 %add_i_715_reload_read, i64 %agg_result_7_0_local_0"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 51 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 %mux_case_7_reload_read, i64 %mux_case_78"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 52 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 %mux_case_6_reload_read, i64 %mux_case_67"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 53 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 %mux_case_5_reload_read, i64 %mux_case_56"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 54 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 %mux_case_4_reload_read, i64 %mux_case_45"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 55 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 %mux_case_3_reload_read, i64 %mux_case_34"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 56 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 %mux_case_2_reload_read, i64 %mux_case_23"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 57 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 %mux_case_1_reload_read, i64 %mux_case_12"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 58 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 %mux_case_0_reload_read, i64 %mux_case_01"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 59 [1/1] (0.48ns)   --->   "%store_ln284 = store i4 0, i4 %ii" [../layer.h:284]   --->   Operation 59 'store' 'store_ln284' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_285_4"   --->   Operation 60 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%ii_2 = load i4 %ii" [../layer.h:284]   --->   Operation 61 'load' 'ii_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.86ns)   --->   "%icmp_ln284 = icmp_eq  i4 %ii_2, i4 8" [../layer.h:284]   --->   Operation 62 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln284 = br i1 %icmp_ln284, void %VITIS_LOOP_285_4.split, void %for.end37.exitStub" [../layer.h:284]   --->   Operation 63 'br' 'br_ln284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln284 = zext i4 %ii_2" [../layer.h:284]   --->   Operation 64 'zext' 'zext_ln284' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%d_activation_0_addr = getelementptr i64 %d_activation_0, i64 0, i64 %zext_ln284" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:286]   --->   Operation 65 'getelementptr' 'd_activation_0_addr' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (0.79ns)   --->   "%d_activation_0_load = load i3 %d_activation_0_addr" [../layer.h:286]   --->   Operation 66 'load' 'd_activation_0_load' <Predicate = (!icmp_ln284)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 7.43>
ST_2 : Operation 67 [1/1] (0.86ns)   --->   "%add_ln284 = add i4 %ii_2, i4 1" [../layer.h:284]   --->   Operation 67 'add' 'add_ln284' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%mux_case_01_load = load i64 %mux_case_01" [../layer.h:286]   --->   Operation 68 'load' 'mux_case_01_load' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%mux_case_12_load = load i64 %mux_case_12" [../layer.h:286]   --->   Operation 69 'load' 'mux_case_12_load' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%mux_case_23_load = load i64 %mux_case_23" [../layer.h:286]   --->   Operation 70 'load' 'mux_case_23_load' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%mux_case_34_load = load i64 %mux_case_34" [../layer.h:286]   --->   Operation 71 'load' 'mux_case_34_load' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%mux_case_45_load = load i64 %mux_case_45" [../layer.h:286]   --->   Operation 72 'load' 'mux_case_45_load' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%mux_case_56_load = load i64 %mux_case_56" [../layer.h:286]   --->   Operation 73 'load' 'mux_case_56_load' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%mux_case_67_load = load i64 %mux_case_67" [../layer.h:286]   --->   Operation 74 'load' 'mux_case_67_load' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%mux_case_78_load = load i64 %mux_case_78" [../layer.h:286]   --->   Operation 75 'load' 'mux_case_78_load' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln284 = trunc i4 %ii_2" [../layer.h:284]   --->   Operation 76 'trunc' 'trunc_ln284' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 77 [1/2] (0.79ns)   --->   "%d_activation_0_load = load i3 %d_activation_0_addr" [../layer.h:286]   --->   Operation 77 'load' 'd_activation_0_load' <Predicate = (!icmp_ln284)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 78 [1/1] (0.83ns)   --->   "%tmp_s = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %mux_case_01_load, i3 1, i64 %mux_case_12_load, i3 2, i64 %mux_case_23_load, i3 3, i64 %mux_case_34_load, i3 4, i64 %mux_case_45_load, i3 5, i64 %mux_case_56_load, i3 6, i64 %mux_case_67_load, i3 7, i64 %mux_case_78_load, i64 <undef>, i3 %trunc_ln284" [../layer.h:286]   --->   Operation 78 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln284)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [6/6] (6.60ns)   --->   "%mul = dmul i64 %tmp_s, i64 %d_activation_0_load" [../layer.h:286]   --->   Operation 79 'dmul' 'mul' <Predicate = (!icmp_ln284)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (1.03ns)   --->   "%switch_ln286 = switch i3 %trunc_ln284, void %arrayidx.i.i6090.case.7, i3 0, void %VITIS_LOOP_285_4.split.arrayidx.i.i6090.exit_crit_edge, i3 1, void %VITIS_LOOP_285_4.split.arrayidx.i.i6090.exit_crit_edge20, i3 2, void %arrayidx.i.i6090.case.2, i3 3, void %arrayidx.i.i6090.case.3, i3 4, void %arrayidx.i.i6090.case.4, i3 5, void %arrayidx.i.i6090.case.5, i3 6, void %arrayidx.i.i6090.case.6" [../layer.h:286]   --->   Operation 80 'switch' 'switch_ln286' <Predicate = (!icmp_ln284)> <Delay = 1.03>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%agg_result_7_0_local_0_load = load i64 %agg_result_7_0_local_0"   --->   Operation 115 'load' 'agg_result_7_0_local_0_load' <Predicate = (icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%agg_result_6_0_local_0_load = load i64 %agg_result_6_0_local_0"   --->   Operation 116 'load' 'agg_result_6_0_local_0_load' <Predicate = (icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%agg_result_5_0_local_0_load = load i64 %agg_result_5_0_local_0"   --->   Operation 117 'load' 'agg_result_5_0_local_0_load' <Predicate = (icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%agg_result_4_0_local_0_load = load i64 %agg_result_4_0_local_0"   --->   Operation 118 'load' 'agg_result_4_0_local_0_load' <Predicate = (icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%agg_result_3_0_local_0_load = load i64 %agg_result_3_0_local_0"   --->   Operation 119 'load' 'agg_result_3_0_local_0_load' <Predicate = (icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%agg_result_2_0_local_0_load = load i64 %agg_result_2_0_local_0"   --->   Operation 120 'load' 'agg_result_2_0_local_0_load' <Predicate = (icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%agg_result_1_0_local_0_load = load i64 %agg_result_1_0_local_0"   --->   Operation 121 'load' 'agg_result_1_0_local_0_load' <Predicate = (icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%agg_result_0_0_local_0_load = load i64 %agg_result_0_0_local_0"   --->   Operation 122 'load' 'agg_result_0_0_local_0_load' <Predicate = (icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %agg_result_0_0_local_0_out, i64 %agg_result_0_0_local_0_load"   --->   Operation 123 'write' 'write_ln0' <Predicate = (icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %agg_result_1_0_local_0_out, i64 %agg_result_1_0_local_0_load"   --->   Operation 124 'write' 'write_ln0' <Predicate = (icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %agg_result_2_0_local_0_out, i64 %agg_result_2_0_local_0_load"   --->   Operation 125 'write' 'write_ln0' <Predicate = (icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %agg_result_3_0_local_0_out, i64 %agg_result_3_0_local_0_load"   --->   Operation 126 'write' 'write_ln0' <Predicate = (icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %agg_result_4_0_local_0_out, i64 %agg_result_4_0_local_0_load"   --->   Operation 127 'write' 'write_ln0' <Predicate = (icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %agg_result_5_0_local_0_out, i64 %agg_result_5_0_local_0_load"   --->   Operation 128 'write' 'write_ln0' <Predicate = (icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %agg_result_6_0_local_0_out, i64 %agg_result_6_0_local_0_load"   --->   Operation 129 'write' 'write_ln0' <Predicate = (icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %agg_result_7_0_local_0_out, i64 %agg_result_7_0_local_0_load"   --->   Operation 130 'write' 'write_ln0' <Predicate = (icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 131 'ret' 'ret_ln0' <Predicate = (icmp_ln284)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 6.60>
ST_3 : Operation 81 [5/6] (6.60ns)   --->   "%mul = dmul i64 %tmp_s, i64 %d_activation_0_load" [../layer.h:286]   --->   Operation 81 'dmul' 'mul' <Predicate = (!icmp_ln284)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.60>
ST_4 : Operation 82 [4/6] (6.60ns)   --->   "%mul = dmul i64 %tmp_s, i64 %d_activation_0_load" [../layer.h:286]   --->   Operation 82 'dmul' 'mul' <Predicate = (!icmp_ln284)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln286 = br void %arrayidx.i.i6090.exit" [../layer.h:286]   --->   Operation 83 'br' 'br_ln286' <Predicate = (!icmp_ln284 & trunc_ln284 == 6)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln286 = br void %arrayidx.i.i6090.exit" [../layer.h:286]   --->   Operation 84 'br' 'br_ln286' <Predicate = (!icmp_ln284 & trunc_ln284 == 5)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln286 = br void %arrayidx.i.i6090.exit" [../layer.h:286]   --->   Operation 85 'br' 'br_ln286' <Predicate = (!icmp_ln284 & trunc_ln284 == 4)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln286 = br void %arrayidx.i.i6090.exit" [../layer.h:286]   --->   Operation 86 'br' 'br_ln286' <Predicate = (!icmp_ln284 & trunc_ln284 == 3)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln286 = br void %arrayidx.i.i6090.exit" [../layer.h:286]   --->   Operation 87 'br' 'br_ln286' <Predicate = (!icmp_ln284 & trunc_ln284 == 2)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln286 = br void %arrayidx.i.i6090.exit" [../layer.h:286]   --->   Operation 88 'br' 'br_ln286' <Predicate = (!icmp_ln284 & trunc_ln284 == 1)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln286 = br void %arrayidx.i.i6090.exit" [../layer.h:286]   --->   Operation 89 'br' 'br_ln286' <Predicate = (!icmp_ln284 & trunc_ln284 == 0)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln286 = br void %arrayidx.i.i6090.exit" [../layer.h:286]   --->   Operation 90 'br' 'br_ln286' <Predicate = (!icmp_ln284 & trunc_ln284 == 7)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.60>
ST_5 : Operation 91 [3/6] (6.60ns)   --->   "%mul = dmul i64 %tmp_s, i64 %d_activation_0_load" [../layer.h:286]   --->   Operation 91 'dmul' 'mul' <Predicate = (!icmp_ln284)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.48ns)   --->   "%store_ln284 = store i4 %add_ln284, i4 %ii" [../layer.h:284]   --->   Operation 92 'store' 'store_ln284' <Predicate = (!icmp_ln284)> <Delay = 0.48>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln284 = br void %VITIS_LOOP_285_4" [../layer.h:284]   --->   Operation 93 'br' 'br_ln284' <Predicate = (!icmp_ln284)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.60>
ST_6 : Operation 94 [2/6] (6.60ns)   --->   "%mul = dmul i64 %tmp_s, i64 %d_activation_0_load" [../layer.h:286]   --->   Operation 94 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.09>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%specpipeline_ln284 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../layer.h:284]   --->   Operation 95 'specpipeline' 'specpipeline_ln284' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%speclooptripcount_ln284 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [../layer.h:284]   --->   Operation 96 'speclooptripcount' 'speclooptripcount_ln284' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln284 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../layer.h:284]   --->   Operation 97 'specloopname' 'specloopname_ln284' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/6] (6.60ns)   --->   "%mul = dmul i64 %tmp_s, i64 %d_activation_0_load" [../layer.h:286]   --->   Operation 98 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.48ns)   --->   "%store_ln286 = store i64 %mul, i64 %agg_result_6_0_local_0" [../layer.h:286]   --->   Operation 99 'store' 'store_ln286' <Predicate = (trunc_ln284 == 6)> <Delay = 0.48>
ST_7 : Operation 100 [1/1] (0.48ns)   --->   "%store_ln286 = store i64 %mul, i64 %mux_case_67" [../layer.h:286]   --->   Operation 100 'store' 'store_ln286' <Predicate = (trunc_ln284 == 6)> <Delay = 0.48>
ST_7 : Operation 101 [1/1] (0.48ns)   --->   "%store_ln286 = store i64 %mul, i64 %agg_result_5_0_local_0" [../layer.h:286]   --->   Operation 101 'store' 'store_ln286' <Predicate = (trunc_ln284 == 5)> <Delay = 0.48>
ST_7 : Operation 102 [1/1] (0.48ns)   --->   "%store_ln286 = store i64 %mul, i64 %mux_case_56" [../layer.h:286]   --->   Operation 102 'store' 'store_ln286' <Predicate = (trunc_ln284 == 5)> <Delay = 0.48>
ST_7 : Operation 103 [1/1] (0.48ns)   --->   "%store_ln286 = store i64 %mul, i64 %agg_result_4_0_local_0" [../layer.h:286]   --->   Operation 103 'store' 'store_ln286' <Predicate = (trunc_ln284 == 4)> <Delay = 0.48>
ST_7 : Operation 104 [1/1] (0.48ns)   --->   "%store_ln286 = store i64 %mul, i64 %mux_case_45" [../layer.h:286]   --->   Operation 104 'store' 'store_ln286' <Predicate = (trunc_ln284 == 4)> <Delay = 0.48>
ST_7 : Operation 105 [1/1] (0.48ns)   --->   "%store_ln286 = store i64 %mul, i64 %agg_result_3_0_local_0" [../layer.h:286]   --->   Operation 105 'store' 'store_ln286' <Predicate = (trunc_ln284 == 3)> <Delay = 0.48>
ST_7 : Operation 106 [1/1] (0.48ns)   --->   "%store_ln286 = store i64 %mul, i64 %mux_case_34" [../layer.h:286]   --->   Operation 106 'store' 'store_ln286' <Predicate = (trunc_ln284 == 3)> <Delay = 0.48>
ST_7 : Operation 107 [1/1] (0.48ns)   --->   "%store_ln286 = store i64 %mul, i64 %agg_result_2_0_local_0" [../layer.h:286]   --->   Operation 107 'store' 'store_ln286' <Predicate = (trunc_ln284 == 2)> <Delay = 0.48>
ST_7 : Operation 108 [1/1] (0.48ns)   --->   "%store_ln286 = store i64 %mul, i64 %mux_case_23" [../layer.h:286]   --->   Operation 108 'store' 'store_ln286' <Predicate = (trunc_ln284 == 2)> <Delay = 0.48>
ST_7 : Operation 109 [1/1] (0.48ns)   --->   "%store_ln286 = store i64 %mul, i64 %agg_result_1_0_local_0" [../layer.h:286]   --->   Operation 109 'store' 'store_ln286' <Predicate = (trunc_ln284 == 1)> <Delay = 0.48>
ST_7 : Operation 110 [1/1] (0.48ns)   --->   "%store_ln286 = store i64 %mul, i64 %mux_case_12" [../layer.h:286]   --->   Operation 110 'store' 'store_ln286' <Predicate = (trunc_ln284 == 1)> <Delay = 0.48>
ST_7 : Operation 111 [1/1] (0.48ns)   --->   "%store_ln286 = store i64 %mul, i64 %agg_result_0_0_local_0" [../layer.h:286]   --->   Operation 111 'store' 'store_ln286' <Predicate = (trunc_ln284 == 0)> <Delay = 0.48>
ST_7 : Operation 112 [1/1] (0.48ns)   --->   "%store_ln286 = store i64 %mul, i64 %mux_case_01" [../layer.h:286]   --->   Operation 112 'store' 'store_ln286' <Predicate = (trunc_ln284 == 0)> <Delay = 0.48>
ST_7 : Operation 113 [1/1] (0.48ns)   --->   "%store_ln286 = store i64 %mul, i64 %agg_result_7_0_local_0" [../layer.h:286]   --->   Operation 113 'store' 'store_ln286' <Predicate = (trunc_ln284 == 7)> <Delay = 0.48>
ST_7 : Operation 114 [1/1] (0.48ns)   --->   "%store_ln286 = store i64 %mul, i64 %mux_case_78" [../layer.h:286]   --->   Operation 114 'store' 'store_ln286' <Predicate = (trunc_ln284 == 7)> <Delay = 0.48>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 1.357ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln284', ../layer.h:284) of constant 0 on local variable 'ii', ../layer.h:284 [75]  (0.489 ns)
	'load' operation 4 bit ('ii', ../layer.h:284) on local variable 'ii', ../layer.h:284 [78]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln284', ../layer.h:284) [79]  (0.868 ns)

 <State 2>: 7.439ns
The critical path consists of the following:
	'load' operation 64 bit ('mux_case_01_load', ../layer.h:286) on local variable 'mux_case_01' [83]  (0.000 ns)
	'sparsemux' operation 64 bit ('tmp_s', ../layer.h:286) [98]  (0.837 ns)
	'dmul' operation 64 bit ('mul', ../layer.h:286) [99]  (6.602 ns)

 <State 3>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../layer.h:286) [99]  (6.602 ns)

 <State 4>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../layer.h:286) [99]  (6.602 ns)

 <State 5>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../layer.h:286) [99]  (6.602 ns)

 <State 6>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../layer.h:286) [99]  (6.602 ns)

 <State 7>: 7.091ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../layer.h:286) [99]  (6.602 ns)
	'store' operation 0 bit ('store_ln286', ../layer.h:286) of variable 'mul', ../layer.h:286 on local variable 'agg_result_0_0_local_0' [126]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
